#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Feb 20 15:26:27 2022
# Process ID: 19012
# Current directory: C:/Users/shrey/Desktop/AES_SV
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22356 C:\Users\shrey\Desktop\AES_SV\AES_SV.xpr
# Log file: C:/Users/shrey/Desktop/AES_SV/vivado.log
# Journal file: C:/Users/shrey/Desktop/AES_SV\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/shrey/Desktop/AES_SV/AES_SV.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 743.777 ; gain = 92.086
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/key_expansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_expansion
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mixcolumn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumn_enc
INFO: [VRFC 10-311] analyzing module mixcolumn_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul11_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul11_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul13_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul13_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul14_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul14_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul2_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul2_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul3_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul3_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul9_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul9_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/rounds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enc_rounds
INFO: [VRFC 10-311] analyzing module enc_last_round
INFO: [VRFC 10-311] analyzing module dec_first_round
INFO: [VRFC 10-311] analyzing module dec_rounds
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-311] analyzing module sboxi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/shiftrow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrow_enc
INFO: [VRFC 10-311] analyzing module shiftrow_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/subbytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes_enc
INFO: [VRFC 10-311] analyzing module subbytes_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_test_bench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 74bf728c8c944b209bcc72d1580fdc17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_test_bench_behav xil_defaultlib.aes_test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:69]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:71]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:76]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:78]
WARNING: [VRFC 10-3283] element index 128 into 'buffer' is out of bounds [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:154]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 69, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 71, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 76, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 78, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.key_expansion
Compiling module xil_defaultlib.subbytes_enc
Compiling module xil_defaultlib.shiftrow_enc
Compiling module xil_defaultlib.mul2_lut
Compiling module xil_defaultlib.mul3_lut
Compiling module xil_defaultlib.mixcolumn_enc
Compiling module xil_defaultlib.enc_rounds
Compiling module xil_defaultlib.enc_last_round
Compiling module xil_defaultlib.sboxi
Compiling module xil_defaultlib.subbytes_dec
Compiling module xil_defaultlib.shiftrow_dec
Compiling module xil_defaultlib.dec_first_round
Compiling module xil_defaultlib.mul9_lut
Compiling module xil_defaultlib.mul11_lut
Compiling module xil_defaultlib.mul14_lut
Compiling module xil_defaultlib.mul13_lut
Compiling module xil_defaultlib.mixcolumn_dec
Compiling module xil_defaultlib.dec_rounds
Compiling module xil_defaultlib.aes_main
Compiling module xil_defaultlib.aes_test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_test_bench_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim/xsim.dir/aes_test_bench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Feb 20 15:27:04 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "aes_test_bench_behav -key {Behavioral:sim_1:Functional:aes_test_bench} -tclbatch {aes_test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source aes_test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'aes_test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 786.051 ; gain = 40.734
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/key_expansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_expansion
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mixcolumn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumn_enc
INFO: [VRFC 10-311] analyzing module mixcolumn_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul11_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul11_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul13_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul13_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul14_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul14_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul2_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul2_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul3_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul3_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul9_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul9_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/rounds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enc_rounds
INFO: [VRFC 10-311] analyzing module enc_last_round
INFO: [VRFC 10-311] analyzing module dec_first_round
INFO: [VRFC 10-311] analyzing module dec_rounds
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-311] analyzing module sboxi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/shiftrow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrow_enc
INFO: [VRFC 10-311] analyzing module shiftrow_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/subbytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes_enc
INFO: [VRFC 10-311] analyzing module subbytes_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 74bf728c8c944b209bcc72d1580fdc17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_test_bench_behav xil_defaultlib.aes_test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:69]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:71]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:76]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:78]
WARNING: [VRFC 10-3283] element index 128 into 'buffer' is out of bounds [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:154]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 69, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 71, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 76, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 78, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.key_expansion
Compiling module xil_defaultlib.subbytes_enc
Compiling module xil_defaultlib.shiftrow_enc
Compiling module xil_defaultlib.mul2_lut
Compiling module xil_defaultlib.mul3_lut
Compiling module xil_defaultlib.mixcolumn_enc
Compiling module xil_defaultlib.enc_rounds
Compiling module xil_defaultlib.enc_last_round
Compiling module xil_defaultlib.sboxi
Compiling module xil_defaultlib.subbytes_dec
Compiling module xil_defaultlib.shiftrow_dec
Compiling module xil_defaultlib.dec_first_round
Compiling module xil_defaultlib.mul9_lut
Compiling module xil_defaultlib.mul11_lut
Compiling module xil_defaultlib.mul14_lut
Compiling module xil_defaultlib.mul13_lut
Compiling module xil_defaultlib.mixcolumn_dec
Compiling module xil_defaultlib.dec_rounds
Compiling module xil_defaultlib.aes_main
Compiling module xil_defaultlib.aes_test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "aes_test_bench_behav -key {Behavioral:sim_1:Functional:aes_test_bench} -tclbatch {aes_test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source aes_test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Encryption & Decryption are successful!!
$finish called at time : 650 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 81
INFO: [USF-XSim-96] XSim completed. Design snapshot 'aes_test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 790.609 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/key_expansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_expansion
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mixcolumn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumn_enc
INFO: [VRFC 10-311] analyzing module mixcolumn_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul11_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul11_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul13_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul13_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul14_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul14_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul2_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul2_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul3_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul3_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul9_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul9_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/rounds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enc_rounds
INFO: [VRFC 10-311] analyzing module enc_last_round
INFO: [VRFC 10-311] analyzing module dec_first_round
INFO: [VRFC 10-311] analyzing module dec_rounds
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-311] analyzing module sboxi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/shiftrow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrow_enc
INFO: [VRFC 10-311] analyzing module shiftrow_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/subbytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes_enc
INFO: [VRFC 10-311] analyzing module subbytes_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 74bf728c8c944b209bcc72d1580fdc17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_test_bench_behav xil_defaultlib.aes_test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:70]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:72]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:77]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:79]
WARNING: [VRFC 10-3283] element index 128 into 'buffer' is out of bounds [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:154]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 70, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 72, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 77, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 79, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.key_expansion
Compiling module xil_defaultlib.subbytes_enc
Compiling module xil_defaultlib.shiftrow_enc
Compiling module xil_defaultlib.mul2_lut
Compiling module xil_defaultlib.mul3_lut
Compiling module xil_defaultlib.mixcolumn_enc
Compiling module xil_defaultlib.enc_rounds
Compiling module xil_defaultlib.enc_last_round
Compiling module xil_defaultlib.sboxi
Compiling module xil_defaultlib.subbytes_dec
Compiling module xil_defaultlib.shiftrow_dec
Compiling module xil_defaultlib.dec_first_round
Compiling module xil_defaultlib.mul9_lut
Compiling module xil_defaultlib.mul11_lut
Compiling module xil_defaultlib.mul14_lut
Compiling module xil_defaultlib.mul13_lut
Compiling module xil_defaultlib.mixcolumn_dec
Compiling module xil_defaultlib.dec_rounds
Compiling module xil_defaultlib.aes_main
Compiling module xil_defaultlib.aes_test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Encryption & Decryption are successful!!
$finish called at time : 650 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 82
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 792.082 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/key_expansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_expansion
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mixcolumn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumn_enc
INFO: [VRFC 10-311] analyzing module mixcolumn_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul11_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul11_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul13_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul13_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul14_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul14_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul2_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul2_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul3_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul3_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul9_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul9_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/rounds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enc_rounds
INFO: [VRFC 10-311] analyzing module enc_last_round
INFO: [VRFC 10-311] analyzing module dec_first_round
INFO: [VRFC 10-311] analyzing module dec_rounds
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-311] analyzing module sboxi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/shiftrow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrow_enc
INFO: [VRFC 10-311] analyzing module shiftrow_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/subbytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes_enc
INFO: [VRFC 10-311] analyzing module subbytes_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 74bf728c8c944b209bcc72d1580fdc17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_test_bench_behav xil_defaultlib.aes_test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:70]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:72]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:77]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:79]
WARNING: [VRFC 10-3283] element index 128 into 'buffer' is out of bounds [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:154]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 70, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 72, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 77, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 79, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.key_expansion
Compiling module xil_defaultlib.subbytes_enc
Compiling module xil_defaultlib.shiftrow_enc
Compiling module xil_defaultlib.mul2_lut
Compiling module xil_defaultlib.mul3_lut
Compiling module xil_defaultlib.mixcolumn_enc
Compiling module xil_defaultlib.enc_rounds
Compiling module xil_defaultlib.enc_last_round
Compiling module xil_defaultlib.sboxi
Compiling module xil_defaultlib.subbytes_dec
Compiling module xil_defaultlib.shiftrow_dec
Compiling module xil_defaultlib.dec_first_round
Compiling module xil_defaultlib.mul9_lut
Compiling module xil_defaultlib.mul11_lut
Compiling module xil_defaultlib.mul14_lut
Compiling module xil_defaultlib.mul13_lut
Compiling module xil_defaultlib.mixcolumn_dec
Compiling module xil_defaultlib.dec_rounds
Compiling module xil_defaultlib.aes_main
Compiling module xil_defaultlib.aes_test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Encryption & Decryption are successful!!
$finish called at time : 645 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 82
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 792.082 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/key_expansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_expansion
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mixcolumn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumn_enc
INFO: [VRFC 10-311] analyzing module mixcolumn_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul11_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul11_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul13_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul13_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul14_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul14_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul2_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul2_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul3_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul3_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul9_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul9_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/rounds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enc_rounds
INFO: [VRFC 10-311] analyzing module enc_last_round
INFO: [VRFC 10-311] analyzing module dec_first_round
INFO: [VRFC 10-311] analyzing module dec_rounds
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-311] analyzing module sboxi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/shiftrow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrow_enc
INFO: [VRFC 10-311] analyzing module shiftrow_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/subbytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes_enc
INFO: [VRFC 10-311] analyzing module subbytes_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 74bf728c8c944b209bcc72d1580fdc17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_test_bench_behav xil_defaultlib.aes_test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:71]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:73]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:78]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:80]
WARNING: [VRFC 10-3283] element index 128 into 'buffer' is out of bounds [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:154]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 71, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 73, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 78, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 80, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.key_expansion
Compiling module xil_defaultlib.subbytes_enc
Compiling module xil_defaultlib.shiftrow_enc
Compiling module xil_defaultlib.mul2_lut
Compiling module xil_defaultlib.mul3_lut
Compiling module xil_defaultlib.mixcolumn_enc
Compiling module xil_defaultlib.enc_rounds
Compiling module xil_defaultlib.enc_last_round
Compiling module xil_defaultlib.sboxi
Compiling module xil_defaultlib.subbytes_dec
Compiling module xil_defaultlib.shiftrow_dec
Compiling module xil_defaultlib.dec_first_round
Compiling module xil_defaultlib.mul9_lut
Compiling module xil_defaultlib.mul11_lut
Compiling module xil_defaultlib.mul14_lut
Compiling module xil_defaultlib.mul13_lut
Compiling module xil_defaultlib.mixcolumn_dec
Compiling module xil_defaultlib.dec_rounds
Compiling module xil_defaultlib.aes_main
Compiling module xil_defaultlib.aes_test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Encryption & Decryption are successful!!
$finish called at time : 645 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 83
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 793.016 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/key_expansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_expansion
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mixcolumn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumn_enc
INFO: [VRFC 10-311] analyzing module mixcolumn_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul11_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul11_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul13_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul13_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul14_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul14_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul2_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul2_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul3_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul3_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul9_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul9_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/rounds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enc_rounds
INFO: [VRFC 10-311] analyzing module enc_last_round
INFO: [VRFC 10-311] analyzing module dec_first_round
INFO: [VRFC 10-311] analyzing module dec_rounds
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-311] analyzing module sboxi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/shiftrow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrow_enc
INFO: [VRFC 10-311] analyzing module shiftrow_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/subbytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes_enc
INFO: [VRFC 10-311] analyzing module subbytes_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 74bf728c8c944b209bcc72d1580fdc17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_test_bench_behav xil_defaultlib.aes_test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:71]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:73]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:78]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:80]
WARNING: [VRFC 10-3283] element index 128 into 'buffer' is out of bounds [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:154]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 71, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 73, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 78, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 80, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.key_expansion
Compiling module xil_defaultlib.subbytes_enc
Compiling module xil_defaultlib.shiftrow_enc
Compiling module xil_defaultlib.mul2_lut
Compiling module xil_defaultlib.mul3_lut
Compiling module xil_defaultlib.mixcolumn_enc
Compiling module xil_defaultlib.enc_rounds
Compiling module xil_defaultlib.enc_last_round
Compiling module xil_defaultlib.sboxi
Compiling module xil_defaultlib.subbytes_dec
Compiling module xil_defaultlib.shiftrow_dec
Compiling module xil_defaultlib.dec_first_round
Compiling module xil_defaultlib.mul9_lut
Compiling module xil_defaultlib.mul11_lut
Compiling module xil_defaultlib.mul14_lut
Compiling module xil_defaultlib.mul13_lut
Compiling module xil_defaultlib.mixcolumn_dec
Compiling module xil_defaultlib.dec_rounds
Compiling module xil_defaultlib.aes_main
Compiling module xil_defaultlib.aes_test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Encryption & Decryption are successful!!
$finish called at time : 655 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 83
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 806.371 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/key_expansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_expansion
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mixcolumn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumn_enc
INFO: [VRFC 10-311] analyzing module mixcolumn_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul11_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul11_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul13_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul13_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul14_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul14_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul2_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul2_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul3_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul3_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul9_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul9_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/rounds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enc_rounds
INFO: [VRFC 10-311] analyzing module enc_last_round
INFO: [VRFC 10-311] analyzing module dec_first_round
INFO: [VRFC 10-311] analyzing module dec_rounds
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-311] analyzing module sboxi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/shiftrow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrow_enc
INFO: [VRFC 10-311] analyzing module shiftrow_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/subbytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes_enc
INFO: [VRFC 10-311] analyzing module subbytes_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 74bf728c8c944b209bcc72d1580fdc17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_test_bench_behav xil_defaultlib.aes_test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:72]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:74]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:79]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:81]
WARNING: [VRFC 10-3283] element index 128 into 'buffer' is out of bounds [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:154]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 72, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 74, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 79, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 81, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.key_expansion
Compiling module xil_defaultlib.subbytes_enc
Compiling module xil_defaultlib.shiftrow_enc
Compiling module xil_defaultlib.mul2_lut
Compiling module xil_defaultlib.mul3_lut
Compiling module xil_defaultlib.mixcolumn_enc
Compiling module xil_defaultlib.enc_rounds
Compiling module xil_defaultlib.enc_last_round
Compiling module xil_defaultlib.sboxi
Compiling module xil_defaultlib.subbytes_dec
Compiling module xil_defaultlib.shiftrow_dec
Compiling module xil_defaultlib.dec_first_round
Compiling module xil_defaultlib.mul9_lut
Compiling module xil_defaultlib.mul11_lut
Compiling module xil_defaultlib.mul14_lut
Compiling module xil_defaultlib.mul13_lut
Compiling module xil_defaultlib.mixcolumn_dec
Compiling module xil_defaultlib.dec_rounds
Compiling module xil_defaultlib.aes_main
Compiling module xil_defaultlib.aes_test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Encryption & Decryption are successful!!
$finish called at time : 650 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 84
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 806.371 ; gain = 0.000
add_bp {C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v} 35
add_bp {C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v} 36
add_bp {C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v} 37
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_test_bench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 74bf728c8c944b209bcc72d1580fdc17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_test_bench_behav xil_defaultlib.aes_test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:72]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:74]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:79]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:81]
WARNING: [VRFC 10-3283] element index 128 into 'buffer' is out of bounds [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:154]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Stopped at time : 5 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 35
run all
Stopped at time : 5 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 36
run all
Stopped at time : 5 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 37
run all
Stopped at time : 5 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 35
run all
Stopped at time : 5 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 36
run all
Stopped at time : 5 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 37
run all
Stopped at time : 5 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 35
run all
Stopped at time : 5 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 36
run all
Stopped at time : 5 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 37
run all
Stopped at time : 5 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 35
run all
Stopped at time : 5 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 36
run all
Stopped at time : 5 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 37
run all
Stopped at time : 5 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 35
run all
Stopped at time : 5 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 36
run all
Stopped at time : 5 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 37
run all
Stopped at time : 5 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 35
remove_bps -file {C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v} -line 35
remove_bps -file {C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v} -line 36
remove_bps -file {C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v} -line 37
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/key_expansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_expansion
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mixcolumn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumn_enc
INFO: [VRFC 10-311] analyzing module mixcolumn_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul11_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul11_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul13_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul13_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul14_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul14_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul2_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul2_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul3_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul3_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul9_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul9_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/rounds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enc_rounds
INFO: [VRFC 10-311] analyzing module enc_last_round
INFO: [VRFC 10-311] analyzing module dec_first_round
INFO: [VRFC 10-311] analyzing module dec_rounds
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-311] analyzing module sboxi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/shiftrow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrow_enc
INFO: [VRFC 10-311] analyzing module shiftrow_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/subbytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes_enc
INFO: [VRFC 10-311] analyzing module subbytes_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 74bf728c8c944b209bcc72d1580fdc17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_test_bench_behav xil_defaultlib.aes_test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:78]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:80]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:85]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:87]
WARNING: [VRFC 10-3283] element index 128 into 'buffer' is out of bounds [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:154]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 78, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 80, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 85, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 87, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.key_expansion
Compiling module xil_defaultlib.subbytes_enc
Compiling module xil_defaultlib.shiftrow_enc
Compiling module xil_defaultlib.mul2_lut
Compiling module xil_defaultlib.mul3_lut
Compiling module xil_defaultlib.mixcolumn_enc
Compiling module xil_defaultlib.enc_rounds
Compiling module xil_defaultlib.enc_last_round
Compiling module xil_defaultlib.sboxi
Compiling module xil_defaultlib.subbytes_dec
Compiling module xil_defaultlib.shiftrow_dec
Compiling module xil_defaultlib.dec_first_round
Compiling module xil_defaultlib.mul9_lut
Compiling module xil_defaultlib.mul11_lut
Compiling module xil_defaultlib.mul14_lut
Compiling module xil_defaultlib.mul13_lut
Compiling module xil_defaultlib.mixcolumn_dec
Compiling module xil_defaultlib.dec_rounds
Compiling module xil_defaultlib.aes_main
Compiling module xil_defaultlib.aes_test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "aes_test_bench_behav -key {Behavioral:sim_1:Functional:aes_test_bench} -tclbatch {aes_test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source aes_test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Encryption & Decryption are successful!!
$finish called at time : 520 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 90
INFO: [USF-XSim-96] XSim completed. Design snapshot 'aes_test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 806.371 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/key_expansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_expansion
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mixcolumn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumn_enc
INFO: [VRFC 10-311] analyzing module mixcolumn_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul11_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul11_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul13_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul13_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul14_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul14_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul2_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul2_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul3_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul3_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul9_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul9_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/rounds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enc_rounds
INFO: [VRFC 10-311] analyzing module enc_last_round
INFO: [VRFC 10-311] analyzing module dec_first_round
INFO: [VRFC 10-311] analyzing module dec_rounds
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-311] analyzing module sboxi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/shiftrow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrow_enc
INFO: [VRFC 10-311] analyzing module shiftrow_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/subbytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes_enc
INFO: [VRFC 10-311] analyzing module subbytes_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 74bf728c8c944b209bcc72d1580fdc17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_test_bench_behav xil_defaultlib.aes_test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:78]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:80]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:85]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:87]
WARNING: [VRFC 10-3283] element index 128 into 'buffer' is out of bounds [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:154]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 78, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 80, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 85, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 87, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.key_expansion
Compiling module xil_defaultlib.subbytes_enc
Compiling module xil_defaultlib.shiftrow_enc
Compiling module xil_defaultlib.mul2_lut
Compiling module xil_defaultlib.mul3_lut
Compiling module xil_defaultlib.mixcolumn_enc
Compiling module xil_defaultlib.enc_rounds
Compiling module xil_defaultlib.enc_last_round
Compiling module xil_defaultlib.sboxi
Compiling module xil_defaultlib.subbytes_dec
Compiling module xil_defaultlib.shiftrow_dec
Compiling module xil_defaultlib.dec_first_round
Compiling module xil_defaultlib.mul9_lut
Compiling module xil_defaultlib.mul11_lut
Compiling module xil_defaultlib.mul14_lut
Compiling module xil_defaultlib.mul13_lut
Compiling module xil_defaultlib.mixcolumn_dec
Compiling module xil_defaultlib.dec_rounds
Compiling module xil_defaultlib.aes_main
Compiling module xil_defaultlib.aes_test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Encryption & Decryption are successful!!
$finish called at time : 525 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 90
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 806.371 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/key_expansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_expansion
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mixcolumn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumn_enc
INFO: [VRFC 10-311] analyzing module mixcolumn_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul11_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul11_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul13_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul13_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul14_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul14_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul2_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul2_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul3_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul3_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul9_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul9_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/rounds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enc_rounds
INFO: [VRFC 10-311] analyzing module enc_last_round
INFO: [VRFC 10-311] analyzing module dec_first_round
INFO: [VRFC 10-311] analyzing module dec_rounds
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-311] analyzing module sboxi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/shiftrow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrow_enc
INFO: [VRFC 10-311] analyzing module shiftrow_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/subbytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes_enc
INFO: [VRFC 10-311] analyzing module subbytes_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 74bf728c8c944b209bcc72d1580fdc17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_test_bench_behav xil_defaultlib.aes_test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:78]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:80]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:85]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:87]
WARNING: [VRFC 10-3283] element index 128 into 'buffer' is out of bounds [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:154]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 78, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 80, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 85, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 87, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.key_expansion
Compiling module xil_defaultlib.subbytes_enc
Compiling module xil_defaultlib.shiftrow_enc
Compiling module xil_defaultlib.mul2_lut
Compiling module xil_defaultlib.mul3_lut
Compiling module xil_defaultlib.mixcolumn_enc
Compiling module xil_defaultlib.enc_rounds
Compiling module xil_defaultlib.enc_last_round
Compiling module xil_defaultlib.sboxi
Compiling module xil_defaultlib.subbytes_dec
Compiling module xil_defaultlib.shiftrow_dec
Compiling module xil_defaultlib.dec_first_round
Compiling module xil_defaultlib.mul9_lut
Compiling module xil_defaultlib.mul11_lut
Compiling module xil_defaultlib.mul14_lut
Compiling module xil_defaultlib.mul13_lut
Compiling module xil_defaultlib.mixcolumn_dec
Compiling module xil_defaultlib.dec_rounds
Compiling module xil_defaultlib.aes_main
Compiling module xil_defaultlib.aes_test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Encryption & Decryption are successful!!
$finish called at time : 525 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 90
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 806.371 ; gain = 0.000
add_bp {C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v} 56
add_bp {C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v} 55
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_test_bench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 74bf728c8c944b209bcc72d1580fdc17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_test_bench_behav xil_defaultlib.aes_test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:78]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:80]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:85]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:87]
WARNING: [VRFC 10-3283] element index 128 into 'buffer' is out of bounds [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:154]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Stopped at time : 0 fs : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 55
step
Stopped at time : 0 fs : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim/glbl.v" Line 57
step
Stopped at time : 0 fs : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim/glbl.v" Line 58
step
Stopped at time : 0 fs : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim/glbl.v" Line 59
step
Stopped at time : 0 fs : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim/glbl.v" Line 65
step
Stopped at time : 0 fs : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim/glbl.v" Line 66
step
Stopped at time : 0 fs : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/key_expansion.v" Line 36
run all
Stopped at time : 5 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 56
add_bp {C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v} 57
add_bp {C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v} 58
run all
Stopped at time : 5 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 57
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/key_expansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_expansion
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mixcolumn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumn_enc
INFO: [VRFC 10-311] analyzing module mixcolumn_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul11_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul11_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul13_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul13_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul14_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul14_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul2_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul2_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul3_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul3_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul9_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul9_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/rounds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enc_rounds
INFO: [VRFC 10-311] analyzing module enc_last_round
INFO: [VRFC 10-311] analyzing module dec_first_round
INFO: [VRFC 10-311] analyzing module dec_rounds
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-311] analyzing module sboxi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/shiftrow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrow_enc
INFO: [VRFC 10-311] analyzing module shiftrow_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/subbytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes_enc
INFO: [VRFC 10-311] analyzing module subbytes_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 74bf728c8c944b209bcc72d1580fdc17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_test_bench_behav xil_defaultlib.aes_test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:78]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:80]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:85]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:87]
WARNING: [VRFC 10-3283] element index 128 into 'buffer' is out of bounds [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:154]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 78, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 80, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 85, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 87, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.key_expansion
Compiling module xil_defaultlib.subbytes_enc
Compiling module xil_defaultlib.shiftrow_enc
Compiling module xil_defaultlib.mul2_lut
Compiling module xil_defaultlib.mul3_lut
Compiling module xil_defaultlib.mixcolumn_enc
Compiling module xil_defaultlib.enc_rounds
Compiling module xil_defaultlib.enc_last_round
Compiling module xil_defaultlib.sboxi
Compiling module xil_defaultlib.subbytes_dec
Compiling module xil_defaultlib.shiftrow_dec
Compiling module xil_defaultlib.dec_first_round
Compiling module xil_defaultlib.mul9_lut
Compiling module xil_defaultlib.mul11_lut
Compiling module xil_defaultlib.mul14_lut
Compiling module xil_defaultlib.mul13_lut
Compiling module xil_defaultlib.mixcolumn_dec
Compiling module xil_defaultlib.dec_rounds
Compiling module xil_defaultlib.aes_main
Compiling module xil_defaultlib.aes_test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Stopped at time : 0 fs : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 55
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 806.371 ; gain = 0.000
run all
Stopped at time : 5 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 56
run all
Stopped at time : 5 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 57
run all
Stopped at time : 15 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 58
run all
Encryption & Decryption are successful!!
$finish called at time : 530 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 90
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/key_expansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_expansion
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mixcolumn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumn_enc
INFO: [VRFC 10-311] analyzing module mixcolumn_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul11_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul11_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul13_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul13_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul14_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul14_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul2_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul2_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul3_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul3_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul9_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul9_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/rounds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enc_rounds
INFO: [VRFC 10-311] analyzing module enc_last_round
INFO: [VRFC 10-311] analyzing module dec_first_round
INFO: [VRFC 10-311] analyzing module dec_rounds
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-311] analyzing module sboxi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/shiftrow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrow_enc
INFO: [VRFC 10-311] analyzing module shiftrow_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/subbytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes_enc
INFO: [VRFC 10-311] analyzing module subbytes_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 74bf728c8c944b209bcc72d1580fdc17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_test_bench_behav xil_defaultlib.aes_test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:78]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:80]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:85]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:87]
WARNING: [VRFC 10-3283] element index 128 into 'buffer' is out of bounds [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:154]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 78, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 80, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 85, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 87, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.key_expansion
Compiling module xil_defaultlib.subbytes_enc
Compiling module xil_defaultlib.shiftrow_enc
Compiling module xil_defaultlib.mul2_lut
Compiling module xil_defaultlib.mul3_lut
Compiling module xil_defaultlib.mixcolumn_enc
Compiling module xil_defaultlib.enc_rounds
Compiling module xil_defaultlib.enc_last_round
Compiling module xil_defaultlib.sboxi
Compiling module xil_defaultlib.subbytes_dec
Compiling module xil_defaultlib.shiftrow_dec
Compiling module xil_defaultlib.dec_first_round
Compiling module xil_defaultlib.mul9_lut
Compiling module xil_defaultlib.mul11_lut
Compiling module xil_defaultlib.mul14_lut
Compiling module xil_defaultlib.mul13_lut
Compiling module xil_defaultlib.mixcolumn_dec
Compiling module xil_defaultlib.dec_rounds
Compiling module xil_defaultlib.aes_main
Compiling module xil_defaultlib.aes_test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "aes_test_bench_behav -key {Behavioral:sim_1:Functional:aes_test_bench} -tclbatch {aes_test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source aes_test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 0 fs : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 55
INFO: [USF-XSim-96] XSim completed. Design snapshot 'aes_test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 808.621 ; gain = 2.250
run all
Stopped at time : 5 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 56
run all
Stopped at time : 5 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 57
run all
Stopped at time : 15 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 58
run all
Encryption & Decryption are successful!!
$finish called at time : 530 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 90
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/key_expansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_expansion
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mixcolumn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumn_enc
INFO: [VRFC 10-311] analyzing module mixcolumn_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul11_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul11_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul13_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul13_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul14_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul14_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul2_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul2_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul3_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul3_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul9_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul9_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/rounds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enc_rounds
INFO: [VRFC 10-311] analyzing module enc_last_round
INFO: [VRFC 10-311] analyzing module dec_first_round
INFO: [VRFC 10-311] analyzing module dec_rounds
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-311] analyzing module sboxi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/shiftrow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrow_enc
INFO: [VRFC 10-311] analyzing module shiftrow_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/subbytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes_enc
INFO: [VRFC 10-311] analyzing module subbytes_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 74bf728c8c944b209bcc72d1580fdc17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_test_bench_behav xil_defaultlib.aes_test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:78]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:80]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:85]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:87]
WARNING: [VRFC 10-3283] element index 128 into 'buffer' is out of bounds [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:154]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 78, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 80, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 85, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 87, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.key_expansion
Compiling module xil_defaultlib.subbytes_enc
Compiling module xil_defaultlib.shiftrow_enc
Compiling module xil_defaultlib.mul2_lut
Compiling module xil_defaultlib.mul3_lut
Compiling module xil_defaultlib.mixcolumn_enc
Compiling module xil_defaultlib.enc_rounds
Compiling module xil_defaultlib.enc_last_round
Compiling module xil_defaultlib.sboxi
Compiling module xil_defaultlib.subbytes_dec
Compiling module xil_defaultlib.shiftrow_dec
Compiling module xil_defaultlib.dec_first_round
Compiling module xil_defaultlib.mul9_lut
Compiling module xil_defaultlib.mul11_lut
Compiling module xil_defaultlib.mul14_lut
Compiling module xil_defaultlib.mul13_lut
Compiling module xil_defaultlib.mixcolumn_dec
Compiling module xil_defaultlib.dec_rounds
Compiling module xil_defaultlib.aes_main
Compiling module xil_defaultlib.aes_test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: [Simulator 45-24] Previous breakpoint at line 55 in file 'C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v' not restored because it is no longer a breakable line.
Stopped at time : 0 fs : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 56
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 810.195 ; gain = 0.000
run all
Stopped at time : 0 fs : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 57
run all
Stopped at time : 10 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 58
run all
Encryption & Decryption are successful!!
$finish called at time : 525 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 90
run all
remove_bps -file {C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v} -line 56
remove_bps -file {C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v} -line 57
remove_bps -file {C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v} -line 58
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/key_expansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_expansion
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mixcolumn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumn_enc
INFO: [VRFC 10-311] analyzing module mixcolumn_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul11_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul11_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul13_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul13_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul14_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul14_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul2_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul2_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul3_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul3_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul9_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul9_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/rounds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enc_rounds
INFO: [VRFC 10-311] analyzing module enc_last_round
INFO: [VRFC 10-311] analyzing module dec_first_round
INFO: [VRFC 10-311] analyzing module dec_rounds
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-311] analyzing module sboxi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/shiftrow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrow_enc
INFO: [VRFC 10-311] analyzing module shiftrow_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/subbytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes_enc
INFO: [VRFC 10-311] analyzing module subbytes_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 74bf728c8c944b209bcc72d1580fdc17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_test_bench_behav xil_defaultlib.aes_test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:78]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:80]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:85]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:87]
WARNING: [VRFC 10-3283] element index 128 into 'buffer' is out of bounds [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:154]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 78, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 80, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 85, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 87, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.key_expansion
Compiling module xil_defaultlib.subbytes_enc
Compiling module xil_defaultlib.shiftrow_enc
Compiling module xil_defaultlib.mul2_lut
Compiling module xil_defaultlib.mul3_lut
Compiling module xil_defaultlib.mixcolumn_enc
Compiling module xil_defaultlib.enc_rounds
Compiling module xil_defaultlib.enc_last_round
Compiling module xil_defaultlib.sboxi
Compiling module xil_defaultlib.subbytes_dec
Compiling module xil_defaultlib.shiftrow_dec
Compiling module xil_defaultlib.dec_first_round
Compiling module xil_defaultlib.mul9_lut
Compiling module xil_defaultlib.mul11_lut
Compiling module xil_defaultlib.mul14_lut
Compiling module xil_defaultlib.mul13_lut
Compiling module xil_defaultlib.mixcolumn_dec
Compiling module xil_defaultlib.dec_rounds
Compiling module xil_defaultlib.aes_main
Compiling module xil_defaultlib.aes_test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Encryption & Decryption are successful!!
$finish called at time : 645 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 90
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 855.270 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/key_expansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_expansion
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mixcolumn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumn_enc
INFO: [VRFC 10-311] analyzing module mixcolumn_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul11_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul11_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul13_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul13_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul14_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul14_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul2_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul2_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul3_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul3_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul9_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul9_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/rounds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enc_rounds
INFO: [VRFC 10-311] analyzing module enc_last_round
INFO: [VRFC 10-311] analyzing module dec_first_round
INFO: [VRFC 10-311] analyzing module dec_rounds
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-311] analyzing module sboxi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/shiftrow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrow_enc
INFO: [VRFC 10-311] analyzing module shiftrow_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/subbytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes_enc
INFO: [VRFC 10-311] analyzing module subbytes_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 74bf728c8c944b209bcc72d1580fdc17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_test_bench_behav xil_defaultlib.aes_test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:81]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:83]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:88]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:90]
WARNING: [VRFC 10-3283] element index 128 into 'buffer' is out of bounds [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:154]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 81, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 83, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 88, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 90, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.key_expansion
Compiling module xil_defaultlib.subbytes_enc
Compiling module xil_defaultlib.shiftrow_enc
Compiling module xil_defaultlib.mul2_lut
Compiling module xil_defaultlib.mul3_lut
Compiling module xil_defaultlib.mixcolumn_enc
Compiling module xil_defaultlib.enc_rounds
Compiling module xil_defaultlib.enc_last_round
Compiling module xil_defaultlib.sboxi
Compiling module xil_defaultlib.subbytes_dec
Compiling module xil_defaultlib.shiftrow_dec
Compiling module xil_defaultlib.dec_first_round
Compiling module xil_defaultlib.mul9_lut
Compiling module xil_defaultlib.mul11_lut
Compiling module xil_defaultlib.mul14_lut
Compiling module xil_defaultlib.mul13_lut
Compiling module xil_defaultlib.mixcolumn_dec
Compiling module xil_defaultlib.dec_rounds
Compiling module xil_defaultlib.aes_main
Compiling module xil_defaultlib.aes_test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "aes_test_bench_behav -key {Behavioral:sim_1:Functional:aes_test_bench} -tclbatch {aes_test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source aes_test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Encryption & Decryption are successful!!
$finish called at time : 565 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 93
INFO: [USF-XSim-96] XSim completed. Design snapshot 'aes_test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 887.594 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/key_expansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_expansion
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mixcolumn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumn_enc
INFO: [VRFC 10-311] analyzing module mixcolumn_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul11_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul11_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul13_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul13_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul14_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul14_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul2_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul2_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul3_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul3_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul9_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul9_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/rounds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enc_rounds
INFO: [VRFC 10-311] analyzing module enc_last_round
INFO: [VRFC 10-311] analyzing module dec_first_round
INFO: [VRFC 10-311] analyzing module dec_rounds
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-311] analyzing module sboxi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/shiftrow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrow_enc
INFO: [VRFC 10-311] analyzing module shiftrow_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/subbytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes_enc
INFO: [VRFC 10-311] analyzing module subbytes_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 74bf728c8c944b209bcc72d1580fdc17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_test_bench_behav xil_defaultlib.aes_test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:81]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:83]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:88]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:90]
WARNING: [VRFC 10-3283] element index 128 into 'buffer' is out of bounds [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:154]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 81, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 83, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 88, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 90, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.key_expansion
Compiling module xil_defaultlib.subbytes_enc
Compiling module xil_defaultlib.shiftrow_enc
Compiling module xil_defaultlib.mul2_lut
Compiling module xil_defaultlib.mul3_lut
Compiling module xil_defaultlib.mixcolumn_enc
Compiling module xil_defaultlib.enc_rounds
Compiling module xil_defaultlib.enc_last_round
Compiling module xil_defaultlib.sboxi
Compiling module xil_defaultlib.subbytes_dec
Compiling module xil_defaultlib.shiftrow_dec
Compiling module xil_defaultlib.dec_first_round
Compiling module xil_defaultlib.mul9_lut
Compiling module xil_defaultlib.mul11_lut
Compiling module xil_defaultlib.mul14_lut
Compiling module xil_defaultlib.mul13_lut
Compiling module xil_defaultlib.mixcolumn_dec
Compiling module xil_defaultlib.dec_rounds
Compiling module xil_defaultlib.aes_main
Compiling module xil_defaultlib.aes_test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Encryption & Decryption are successful!!
$finish called at time : 485 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 93
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 887.594 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/key_expansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_expansion
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mixcolumn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumn_enc
INFO: [VRFC 10-311] analyzing module mixcolumn_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul11_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul11_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul13_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul13_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul14_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul14_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul2_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul2_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul3_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul3_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul9_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul9_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/rounds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enc_rounds
INFO: [VRFC 10-311] analyzing module enc_last_round
INFO: [VRFC 10-311] analyzing module dec_first_round
INFO: [VRFC 10-311] analyzing module dec_rounds
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-311] analyzing module sboxi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/shiftrow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrow_enc
INFO: [VRFC 10-311] analyzing module shiftrow_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/subbytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes_enc
INFO: [VRFC 10-311] analyzing module subbytes_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 74bf728c8c944b209bcc72d1580fdc17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_test_bench_behav xil_defaultlib.aes_test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:81]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:83]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:88]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:90]
WARNING: [VRFC 10-3283] element index 128 into 'buffer' is out of bounds [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:154]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 81, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 83, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 88, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 90, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.key_expansion
Compiling module xil_defaultlib.subbytes_enc
Compiling module xil_defaultlib.shiftrow_enc
Compiling module xil_defaultlib.mul2_lut
Compiling module xil_defaultlib.mul3_lut
Compiling module xil_defaultlib.mixcolumn_enc
Compiling module xil_defaultlib.enc_rounds
Compiling module xil_defaultlib.enc_last_round
Compiling module xil_defaultlib.sboxi
Compiling module xil_defaultlib.subbytes_dec
Compiling module xil_defaultlib.shiftrow_dec
Compiling module xil_defaultlib.dec_first_round
Compiling module xil_defaultlib.mul9_lut
Compiling module xil_defaultlib.mul11_lut
Compiling module xil_defaultlib.mul14_lut
Compiling module xil_defaultlib.mul13_lut
Compiling module xil_defaultlib.mixcolumn_dec
Compiling module xil_defaultlib.dec_rounds
Compiling module xil_defaultlib.aes_main
Compiling module xil_defaultlib.aes_test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Encryption & Decryption are successful!!
$finish called at time : 645 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 93
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 887.594 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/key_expansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_expansion
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mixcolumn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumn_enc
INFO: [VRFC 10-311] analyzing module mixcolumn_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul11_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul11_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul13_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul13_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul14_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul14_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul2_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul2_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul3_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul3_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul9_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul9_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/rounds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enc_rounds
INFO: [VRFC 10-311] analyzing module enc_last_round
INFO: [VRFC 10-311] analyzing module dec_first_round
INFO: [VRFC 10-311] analyzing module dec_rounds
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-311] analyzing module sboxi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/shiftrow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrow_enc
INFO: [VRFC 10-311] analyzing module shiftrow_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/subbytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes_enc
INFO: [VRFC 10-311] analyzing module subbytes_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 74bf728c8c944b209bcc72d1580fdc17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_test_bench_behav xil_defaultlib.aes_test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:81]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:83]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:88]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:90]
WARNING: [VRFC 10-3283] element index 128 into 'buffer' is out of bounds [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:154]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 81, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 83, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 88, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 90, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.key_expansion
Compiling module xil_defaultlib.subbytes_enc
Compiling module xil_defaultlib.shiftrow_enc
Compiling module xil_defaultlib.mul2_lut
Compiling module xil_defaultlib.mul3_lut
Compiling module xil_defaultlib.mixcolumn_enc
Compiling module xil_defaultlib.enc_rounds
Compiling module xil_defaultlib.enc_last_round
Compiling module xil_defaultlib.sboxi
Compiling module xil_defaultlib.subbytes_dec
Compiling module xil_defaultlib.shiftrow_dec
Compiling module xil_defaultlib.dec_first_round
Compiling module xil_defaultlib.mul9_lut
Compiling module xil_defaultlib.mul11_lut
Compiling module xil_defaultlib.mul14_lut
Compiling module xil_defaultlib.mul13_lut
Compiling module xil_defaultlib.mixcolumn_dec
Compiling module xil_defaultlib.dec_rounds
Compiling module xil_defaultlib.aes_main
Compiling module xil_defaultlib.aes_test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Encryption & Decryption are successful!!
$finish called at time : 837 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 93
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 887.594 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/key_expansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_expansion
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mixcolumn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumn_enc
INFO: [VRFC 10-311] analyzing module mixcolumn_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul11_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul11_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul13_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul13_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul14_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul14_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul2_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul2_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul3_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul3_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul9_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul9_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/rounds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enc_rounds
INFO: [VRFC 10-311] analyzing module enc_last_round
INFO: [VRFC 10-311] analyzing module dec_first_round
INFO: [VRFC 10-311] analyzing module dec_rounds
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-311] analyzing module sboxi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/shiftrow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrow_enc
INFO: [VRFC 10-311] analyzing module shiftrow_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/subbytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes_enc
INFO: [VRFC 10-311] analyzing module subbytes_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 74bf728c8c944b209bcc72d1580fdc17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_test_bench_behav xil_defaultlib.aes_test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:81]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:83]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:88]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:90]
WARNING: [VRFC 10-3283] element index 128 into 'buffer' is out of bounds [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:154]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 81, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 83, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 88, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 90, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.key_expansion
Compiling module xil_defaultlib.subbytes_enc
Compiling module xil_defaultlib.shiftrow_enc
Compiling module xil_defaultlib.mul2_lut
Compiling module xil_defaultlib.mul3_lut
Compiling module xil_defaultlib.mixcolumn_enc
Compiling module xil_defaultlib.enc_rounds
Compiling module xil_defaultlib.enc_last_round
Compiling module xil_defaultlib.sboxi
Compiling module xil_defaultlib.subbytes_dec
Compiling module xil_defaultlib.shiftrow_dec
Compiling module xil_defaultlib.dec_first_round
Compiling module xil_defaultlib.mul9_lut
Compiling module xil_defaultlib.mul11_lut
Compiling module xil_defaultlib.mul14_lut
Compiling module xil_defaultlib.mul13_lut
Compiling module xil_defaultlib.mixcolumn_dec
Compiling module xil_defaultlib.dec_rounds
Compiling module xil_defaultlib.aes_main
Compiling module xil_defaultlib.aes_test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Encryption & Decryption are successful!!
$finish called at time : 837 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 93
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 887.594 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_test_bench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 74bf728c8c944b209bcc72d1580fdc17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_test_bench_behav xil_defaultlib.aes_test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:81]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:83]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:88]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:90]
WARNING: [VRFC 10-3283] element index 128 into 'buffer' is out of bounds [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:154]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Encryption & Decryption are successful!!
$finish called at time : 837 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 93
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/key_expansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_expansion
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mixcolumn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumn_enc
INFO: [VRFC 10-311] analyzing module mixcolumn_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul11_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul11_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul13_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul13_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul14_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul14_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul2_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul2_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul3_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul3_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul9_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul9_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/rounds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enc_rounds
INFO: [VRFC 10-311] analyzing module enc_last_round
INFO: [VRFC 10-311] analyzing module dec_first_round
INFO: [VRFC 10-311] analyzing module dec_rounds
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-311] analyzing module sboxi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/shiftrow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrow_enc
INFO: [VRFC 10-311] analyzing module shiftrow_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/subbytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes_enc
INFO: [VRFC 10-311] analyzing module subbytes_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 74bf728c8c944b209bcc72d1580fdc17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_test_bench_behav xil_defaultlib.aes_test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:81]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:83]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:88]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:90]
WARNING: [VRFC 10-3283] element index 128 into 'buffer' is out of bounds [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:154]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 81, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 83, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 88, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 90, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.key_expansion
Compiling module xil_defaultlib.subbytes_enc
Compiling module xil_defaultlib.shiftrow_enc
Compiling module xil_defaultlib.mul2_lut
Compiling module xil_defaultlib.mul3_lut
Compiling module xil_defaultlib.mixcolumn_enc
Compiling module xil_defaultlib.enc_rounds
Compiling module xil_defaultlib.enc_last_round
Compiling module xil_defaultlib.sboxi
Compiling module xil_defaultlib.subbytes_dec
Compiling module xil_defaultlib.shiftrow_dec
Compiling module xil_defaultlib.dec_first_round
Compiling module xil_defaultlib.mul9_lut
Compiling module xil_defaultlib.mul11_lut
Compiling module xil_defaultlib.mul14_lut
Compiling module xil_defaultlib.mul13_lut
Compiling module xil_defaultlib.mixcolumn_dec
Compiling module xil_defaultlib.dec_rounds
Compiling module xil_defaultlib.aes_main
Compiling module xil_defaultlib.aes_test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Encryption & Decryption are successful!!
$finish called at time : 837 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 93
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 887.594 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/key_expansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_expansion
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mixcolumn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumn_enc
INFO: [VRFC 10-311] analyzing module mixcolumn_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul11_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul11_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul13_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul13_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul14_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul14_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul2_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul2_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul3_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul3_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul9_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul9_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/rounds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enc_rounds
INFO: [VRFC 10-311] analyzing module enc_last_round
INFO: [VRFC 10-311] analyzing module dec_first_round
INFO: [VRFC 10-311] analyzing module dec_rounds
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-311] analyzing module sboxi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/shiftrow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrow_enc
INFO: [VRFC 10-311] analyzing module shiftrow_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/subbytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes_enc
INFO: [VRFC 10-311] analyzing module subbytes_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 74bf728c8c944b209bcc72d1580fdc17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_test_bench_behav xil_defaultlib.aes_test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:81]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:83]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:88]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:90]
WARNING: [VRFC 10-3283] element index 128 into 'buffer' is out of bounds [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:154]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 81, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 83, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 88, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 90, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.key_expansion
Compiling module xil_defaultlib.subbytes_enc
Compiling module xil_defaultlib.shiftrow_enc
Compiling module xil_defaultlib.mul2_lut
Compiling module xil_defaultlib.mul3_lut
Compiling module xil_defaultlib.mixcolumn_enc
Compiling module xil_defaultlib.enc_rounds
Compiling module xil_defaultlib.enc_last_round
Compiling module xil_defaultlib.sboxi
Compiling module xil_defaultlib.subbytes_dec
Compiling module xil_defaultlib.shiftrow_dec
Compiling module xil_defaultlib.dec_first_round
Compiling module xil_defaultlib.mul9_lut
Compiling module xil_defaultlib.mul11_lut
Compiling module xil_defaultlib.mul14_lut
Compiling module xil_defaultlib.mul13_lut
Compiling module xil_defaultlib.mixcolumn_dec
Compiling module xil_defaultlib.dec_rounds
Compiling module xil_defaultlib.aes_main
Compiling module xil_defaultlib.aes_test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Encryption & Decryption are successful!!
$finish called at time : 805 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 93
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 887.594 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/key_expansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_expansion
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mixcolumn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumn_enc
INFO: [VRFC 10-311] analyzing module mixcolumn_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul11_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul11_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul13_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul13_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul14_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul14_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul2_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul2_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul3_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul3_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul9_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul9_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/rounds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enc_rounds
INFO: [VRFC 10-311] analyzing module enc_last_round
INFO: [VRFC 10-311] analyzing module dec_first_round
INFO: [VRFC 10-311] analyzing module dec_rounds
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-311] analyzing module sboxi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/shiftrow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrow_enc
INFO: [VRFC 10-311] analyzing module shiftrow_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/subbytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes_enc
INFO: [VRFC 10-311] analyzing module subbytes_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 74bf728c8c944b209bcc72d1580fdc17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_test_bench_behav xil_defaultlib.aes_test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:81]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:83]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:88]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:90]
WARNING: [VRFC 10-3283] element index 128 into 'buffer' is out of bounds [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:154]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 81, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 83, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 88, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 90, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.key_expansion
Compiling module xil_defaultlib.subbytes_enc
Compiling module xil_defaultlib.shiftrow_enc
Compiling module xil_defaultlib.mul2_lut
Compiling module xil_defaultlib.mul3_lut
Compiling module xil_defaultlib.mixcolumn_enc
Compiling module xil_defaultlib.enc_rounds
Compiling module xil_defaultlib.enc_last_round
Compiling module xil_defaultlib.sboxi
Compiling module xil_defaultlib.subbytes_dec
Compiling module xil_defaultlib.shiftrow_dec
Compiling module xil_defaultlib.dec_first_round
Compiling module xil_defaultlib.mul9_lut
Compiling module xil_defaultlib.mul11_lut
Compiling module xil_defaultlib.mul14_lut
Compiling module xil_defaultlib.mul13_lut
Compiling module xil_defaultlib.mixcolumn_dec
Compiling module xil_defaultlib.dec_rounds
Compiling module xil_defaultlib.aes_main
Compiling module xil_defaultlib.aes_test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Encryption & Decryption are successful!!
$finish called at time : 805 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 93
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 887.594 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/key_expansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_expansion
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mixcolumn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumn_enc
INFO: [VRFC 10-311] analyzing module mixcolumn_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul11_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul11_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul13_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul13_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul14_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul14_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul2_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul2_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul3_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul3_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul9_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul9_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/rounds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enc_rounds
INFO: [VRFC 10-311] analyzing module enc_last_round
INFO: [VRFC 10-311] analyzing module dec_first_round
INFO: [VRFC 10-311] analyzing module dec_rounds
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-311] analyzing module sboxi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/shiftrow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrow_enc
INFO: [VRFC 10-311] analyzing module shiftrow_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/subbytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes_enc
INFO: [VRFC 10-311] analyzing module subbytes_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 74bf728c8c944b209bcc72d1580fdc17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_test_bench_behav xil_defaultlib.aes_test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:81]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:83]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:88]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:90]
WARNING: [VRFC 10-3283] element index 128 into 'buffer' is out of bounds [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:150]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 81, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 83, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 88, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 90, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.key_expansion
Compiling module xil_defaultlib.subbytes_enc
Compiling module xil_defaultlib.shiftrow_enc
Compiling module xil_defaultlib.mul2_lut
Compiling module xil_defaultlib.mul3_lut
Compiling module xil_defaultlib.mixcolumn_enc
Compiling module xil_defaultlib.enc_rounds
Compiling module xil_defaultlib.enc_last_round
Compiling module xil_defaultlib.sboxi
Compiling module xil_defaultlib.subbytes_dec
Compiling module xil_defaultlib.shiftrow_dec
Compiling module xil_defaultlib.dec_first_round
Compiling module xil_defaultlib.mul9_lut
Compiling module xil_defaultlib.mul11_lut
Compiling module xil_defaultlib.mul14_lut
Compiling module xil_defaultlib.mul13_lut
Compiling module xil_defaultlib.mixcolumn_dec
Compiling module xil_defaultlib.dec_rounds
Compiling module xil_defaultlib.aes_main
Compiling module xil_defaultlib.aes_test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Encryption & Decryption are successful!!
$finish called at time : 805 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 93
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 887.594 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_test_bench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 74bf728c8c944b209bcc72d1580fdc17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_test_bench_behav xil_defaultlib.aes_test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:81]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:83]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:88]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:90]
WARNING: [VRFC 10-3283] element index 128 into 'buffer' is out of bounds [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:150]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Encryption & Decryption are successful!!
$finish called at time : 805 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 93
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 889.270 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/key_expansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_expansion
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mixcolumn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumn_enc
INFO: [VRFC 10-311] analyzing module mixcolumn_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul11_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul11_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul13_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul13_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul14_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul14_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul2_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul2_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul3_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul3_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul9_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul9_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/rounds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enc_rounds
INFO: [VRFC 10-311] analyzing module enc_last_round
INFO: [VRFC 10-311] analyzing module dec_first_round
INFO: [VRFC 10-311] analyzing module dec_rounds
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-311] analyzing module sboxi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/shiftrow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrow_enc
INFO: [VRFC 10-311] analyzing module shiftrow_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/subbytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes_enc
INFO: [VRFC 10-311] analyzing module subbytes_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 74bf728c8c944b209bcc72d1580fdc17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_test_bench_behav xil_defaultlib.aes_test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:81]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:83]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:88]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:90]
WARNING: [VRFC 10-3283] element index 128 into 'buffer' is out of bounds [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:150]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 81, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 83, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 88, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 90, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.key_expansion
Compiling module xil_defaultlib.subbytes_enc
Compiling module xil_defaultlib.shiftrow_enc
Compiling module xil_defaultlib.mul2_lut
Compiling module xil_defaultlib.mul3_lut
Compiling module xil_defaultlib.mixcolumn_enc
Compiling module xil_defaultlib.enc_rounds
Compiling module xil_defaultlib.enc_last_round
Compiling module xil_defaultlib.sboxi
Compiling module xil_defaultlib.subbytes_dec
Compiling module xil_defaultlib.shiftrow_dec
Compiling module xil_defaultlib.dec_first_round
Compiling module xil_defaultlib.mul9_lut
Compiling module xil_defaultlib.mul11_lut
Compiling module xil_defaultlib.mul14_lut
Compiling module xil_defaultlib.mul13_lut
Compiling module xil_defaultlib.mixcolumn_dec
Compiling module xil_defaultlib.dec_rounds
Compiling module xil_defaultlib.aes_main
Compiling module xil_defaultlib.aes_test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Encryption & Decryption are successful!!
$finish called at time : 805 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 93
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 901.508 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/key_expansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_expansion
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mixcolumn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumn_enc
INFO: [VRFC 10-311] analyzing module mixcolumn_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul11_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul11_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul13_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul13_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul14_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul14_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul2_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul2_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul3_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul3_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul9_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul9_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/rounds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enc_rounds
INFO: [VRFC 10-311] analyzing module enc_last_round
INFO: [VRFC 10-311] analyzing module dec_first_round
INFO: [VRFC 10-311] analyzing module dec_rounds
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-311] analyzing module sboxi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/shiftrow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrow_enc
INFO: [VRFC 10-311] analyzing module shiftrow_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/subbytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes_enc
INFO: [VRFC 10-311] analyzing module subbytes_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 74bf728c8c944b209bcc72d1580fdc17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_test_bench_behav xil_defaultlib.aes_test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:81]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:83]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:88]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:90]
WARNING: [VRFC 10-3283] element index 128 into 'buffer' is out of bounds [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:150]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 81, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 83, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 88, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 90, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.key_expansion
Compiling module xil_defaultlib.subbytes_enc
Compiling module xil_defaultlib.shiftrow_enc
Compiling module xil_defaultlib.mul2_lut
Compiling module xil_defaultlib.mul3_lut
Compiling module xil_defaultlib.mixcolumn_enc
Compiling module xil_defaultlib.enc_rounds
Compiling module xil_defaultlib.enc_last_round
Compiling module xil_defaultlib.sboxi
Compiling module xil_defaultlib.subbytes_dec
Compiling module xil_defaultlib.shiftrow_dec
Compiling module xil_defaultlib.dec_first_round
Compiling module xil_defaultlib.mul9_lut
Compiling module xil_defaultlib.mul11_lut
Compiling module xil_defaultlib.mul14_lut
Compiling module xil_defaultlib.mul13_lut
Compiling module xil_defaultlib.mixcolumn_dec
Compiling module xil_defaultlib.dec_rounds
Compiling module xil_defaultlib.aes_main
Compiling module xil_defaultlib.aes_test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Encryption & Decryption are successful!!
$finish called at time : 805 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 93
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 901.508 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_test_bench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 74bf728c8c944b209bcc72d1580fdc17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_test_bench_behav xil_defaultlib.aes_test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:81]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:83]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:88]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:90]
WARNING: [VRFC 10-3283] element index 128 into 'buffer' is out of bounds [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:150]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Encryption & Decryption are successful!!
$finish called at time : 805 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 93
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/key_expansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_expansion
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mixcolumn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumn_enc
INFO: [VRFC 10-311] analyzing module mixcolumn_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul11_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul11_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul13_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul13_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul14_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul14_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul2_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul2_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul3_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul3_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul9_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul9_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/rounds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enc_rounds
INFO: [VRFC 10-311] analyzing module enc_last_round
INFO: [VRFC 10-311] analyzing module dec_first_round
INFO: [VRFC 10-311] analyzing module dec_rounds
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-311] analyzing module sboxi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/shiftrow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrow_enc
INFO: [VRFC 10-311] analyzing module shiftrow_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/subbytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes_enc
INFO: [VRFC 10-311] analyzing module subbytes_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 74bf728c8c944b209bcc72d1580fdc17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_test_bench_behav xil_defaultlib.aes_test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:81]
WARNING: [VRFC 10-3283] element index 128 into 'buffer' is out of bounds [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:150]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 81, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.key_expansion
Compiling module xil_defaultlib.subbytes_enc
Compiling module xil_defaultlib.shiftrow_enc
Compiling module xil_defaultlib.mul2_lut
Compiling module xil_defaultlib.mul3_lut
Compiling module xil_defaultlib.mixcolumn_enc
Compiling module xil_defaultlib.enc_rounds
Compiling module xil_defaultlib.enc_last_round
Compiling module xil_defaultlib.sboxi
Compiling module xil_defaultlib.subbytes_dec
Compiling module xil_defaultlib.shiftrow_dec
Compiling module xil_defaultlib.dec_first_round
Compiling module xil_defaultlib.mul9_lut
Compiling module xil_defaultlib.mul11_lut
Compiling module xil_defaultlib.mul14_lut
Compiling module xil_defaultlib.mul13_lut
Compiling module xil_defaultlib.mixcolumn_dec
Compiling module xil_defaultlib.dec_rounds
Compiling module xil_defaultlib.aes_main
Compiling module xil_defaultlib.aes_test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Encryption & Decryption are successful!!
$finish called at time : 565 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 93
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 901.508 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_test_bench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 74bf728c8c944b209bcc72d1580fdc17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_test_bench_behav xil_defaultlib.aes_test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:81]
WARNING: [VRFC 10-3283] element index 128 into 'buffer' is out of bounds [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:150]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Encryption & Decryption are successful!!
$finish called at time : 565 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 93
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/key_expansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_expansion
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mixcolumn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumn_enc
INFO: [VRFC 10-311] analyzing module mixcolumn_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul11_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul11_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul13_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul13_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul14_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul14_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul2_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul2_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul3_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul3_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul9_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul9_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/rounds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enc_rounds
INFO: [VRFC 10-311] analyzing module enc_last_round
INFO: [VRFC 10-311] analyzing module dec_first_round
INFO: [VRFC 10-311] analyzing module dec_rounds
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-311] analyzing module sboxi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/shiftrow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrow_enc
INFO: [VRFC 10-311] analyzing module shiftrow_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/subbytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes_enc
INFO: [VRFC 10-311] analyzing module subbytes_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 74bf728c8c944b209bcc72d1580fdc17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_test_bench_behav xil_defaultlib.aes_test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:81]
WARNING: [VRFC 10-3283] element index 128 into 'buffer' is out of bounds [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:147]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 81, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.key_expansion
Compiling module xil_defaultlib.subbytes_enc
Compiling module xil_defaultlib.shiftrow_enc
Compiling module xil_defaultlib.mul2_lut
Compiling module xil_defaultlib.mul3_lut
Compiling module xil_defaultlib.mixcolumn_enc
Compiling module xil_defaultlib.enc_rounds
Compiling module xil_defaultlib.enc_last_round
Compiling module xil_defaultlib.sboxi
Compiling module xil_defaultlib.subbytes_dec
Compiling module xil_defaultlib.shiftrow_dec
Compiling module xil_defaultlib.dec_first_round
Compiling module xil_defaultlib.mul9_lut
Compiling module xil_defaultlib.mul11_lut
Compiling module xil_defaultlib.mul14_lut
Compiling module xil_defaultlib.mul13_lut
Compiling module xil_defaultlib.mixcolumn_dec
Compiling module xil_defaultlib.dec_rounds
Compiling module xil_defaultlib.aes_main
Compiling module xil_defaultlib.aes_test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Encryption & Decryption are successful!!
$finish called at time : 565 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 93
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 901.508 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 901.508 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/key_expansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_expansion
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mixcolumn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumn_enc
INFO: [VRFC 10-311] analyzing module mixcolumn_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul11_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul11_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul13_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul13_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul14_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul14_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul2_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul2_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul3_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul3_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul9_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul9_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/rounds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enc_rounds
INFO: [VRFC 10-311] analyzing module enc_last_round
INFO: [VRFC 10-311] analyzing module dec_first_round
INFO: [VRFC 10-311] analyzing module dec_rounds
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-311] analyzing module sboxi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/shiftrow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrow_enc
INFO: [VRFC 10-311] analyzing module shiftrow_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/subbytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes_enc
INFO: [VRFC 10-311] analyzing module subbytes_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 74bf728c8c944b209bcc72d1580fdc17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_test_bench_behav xil_defaultlib.aes_test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:81]
WARNING: [VRFC 10-3283] element index 128 into 'buffer' is out of bounds [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:145]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 81, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.key_expansion
Compiling module xil_defaultlib.subbytes_enc
Compiling module xil_defaultlib.shiftrow_enc
Compiling module xil_defaultlib.mul2_lut
Compiling module xil_defaultlib.mul3_lut
Compiling module xil_defaultlib.mixcolumn_enc
Compiling module xil_defaultlib.enc_rounds
Compiling module xil_defaultlib.enc_last_round
Compiling module xil_defaultlib.sboxi
Compiling module xil_defaultlib.subbytes_dec
Compiling module xil_defaultlib.shiftrow_dec
Compiling module xil_defaultlib.dec_first_round
Compiling module xil_defaultlib.mul9_lut
Compiling module xil_defaultlib.mul11_lut
Compiling module xil_defaultlib.mul14_lut
Compiling module xil_defaultlib.mul13_lut
Compiling module xil_defaultlib.mixcolumn_dec
Compiling module xil_defaultlib.dec_rounds
Compiling module xil_defaultlib.aes_main
Compiling module xil_defaultlib.aes_test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Encryption & Decryption are successful!!
$finish called at time : 565 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 93
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 901.508 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/key_expansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_expansion
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mixcolumn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumn_enc
INFO: [VRFC 10-311] analyzing module mixcolumn_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul11_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul11_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul13_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul13_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul14_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul14_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul2_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul2_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul3_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul3_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul9_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul9_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/rounds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enc_rounds
INFO: [VRFC 10-311] analyzing module enc_last_round
INFO: [VRFC 10-311] analyzing module dec_first_round
INFO: [VRFC 10-311] analyzing module dec_rounds
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-311] analyzing module sboxi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/shiftrow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrow_enc
INFO: [VRFC 10-311] analyzing module shiftrow_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/subbytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes_enc
INFO: [VRFC 10-311] analyzing module subbytes_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_test_bench
ERROR: [VRFC 10-1412] syntax error near end [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:94]
ERROR: [VRFC 10-2790] Verilog 2000 keyword end used in incorrect context [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:94]
ERROR: [VRFC 10-2865] module 'aes_test_bench' ignored due to previous errors [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/key_expansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_expansion
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mixcolumn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumn_enc
INFO: [VRFC 10-311] analyzing module mixcolumn_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul11_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul11_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul13_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul13_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul14_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul14_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul2_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul2_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul3_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul3_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul9_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul9_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/rounds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enc_rounds
INFO: [VRFC 10-311] analyzing module enc_last_round
INFO: [VRFC 10-311] analyzing module dec_first_round
INFO: [VRFC 10-311] analyzing module dec_rounds
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-311] analyzing module sboxi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/shiftrow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrow_enc
INFO: [VRFC 10-311] analyzing module shiftrow_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/subbytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes_enc
INFO: [VRFC 10-311] analyzing module subbytes_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 74bf728c8c944b209bcc72d1580fdc17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_test_bench_behav xil_defaultlib.aes_test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:81]
WARNING: [VRFC 10-3283] element index 128 into 'buffer' is out of bounds [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:145]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 81, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.key_expansion
Compiling module xil_defaultlib.subbytes_enc
Compiling module xil_defaultlib.shiftrow_enc
Compiling module xil_defaultlib.mul2_lut
Compiling module xil_defaultlib.mul3_lut
Compiling module xil_defaultlib.mixcolumn_enc
Compiling module xil_defaultlib.enc_rounds
Compiling module xil_defaultlib.enc_last_round
Compiling module xil_defaultlib.sboxi
Compiling module xil_defaultlib.subbytes_dec
Compiling module xil_defaultlib.shiftrow_dec
Compiling module xil_defaultlib.dec_first_round
Compiling module xil_defaultlib.mul9_lut
Compiling module xil_defaultlib.mul11_lut
Compiling module xil_defaultlib.mul14_lut
Compiling module xil_defaultlib.mul13_lut
Compiling module xil_defaultlib.mixcolumn_dec
Compiling module xil_defaultlib.dec_rounds
Compiling module xil_defaultlib.aes_main
Compiling module xil_defaultlib.aes_test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Encryption & Decryption are successful!!
$finish called at time : 765 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 93
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_test_bench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 74bf728c8c944b209bcc72d1580fdc17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_test_bench_behav xil_defaultlib.aes_test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:81]
WARNING: [VRFC 10-3283] element index 128 into 'buffer' is out of bounds [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:145]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Encryption & Decryption are successful!!
$finish called at time : 765 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 93
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/key_expansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_expansion
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mixcolumn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumn_enc
INFO: [VRFC 10-311] analyzing module mixcolumn_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul11_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul11_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul13_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul13_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul14_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul14_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul2_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul2_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul3_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul3_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul9_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul9_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/rounds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enc_rounds
INFO: [VRFC 10-311] analyzing module enc_last_round
INFO: [VRFC 10-311] analyzing module dec_first_round
INFO: [VRFC 10-311] analyzing module dec_rounds
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-311] analyzing module sboxi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/shiftrow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrow_enc
INFO: [VRFC 10-311] analyzing module shiftrow_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/subbytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes_enc
INFO: [VRFC 10-311] analyzing module subbytes_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 74bf728c8c944b209bcc72d1580fdc17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_test_bench_behav xil_defaultlib.aes_test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:81]
WARNING: [VRFC 10-3283] element index 128 into 'buffer' is out of bounds [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:145]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 81, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.key_expansion
Compiling module xil_defaultlib.subbytes_enc
Compiling module xil_defaultlib.shiftrow_enc
Compiling module xil_defaultlib.mul2_lut
Compiling module xil_defaultlib.mul3_lut
Compiling module xil_defaultlib.mixcolumn_enc
Compiling module xil_defaultlib.enc_rounds
Compiling module xil_defaultlib.enc_last_round
Compiling module xil_defaultlib.sboxi
Compiling module xil_defaultlib.subbytes_dec
Compiling module xil_defaultlib.shiftrow_dec
Compiling module xil_defaultlib.dec_first_round
Compiling module xil_defaultlib.mul9_lut
Compiling module xil_defaultlib.mul11_lut
Compiling module xil_defaultlib.mul14_lut
Compiling module xil_defaultlib.mul13_lut
Compiling module xil_defaultlib.mixcolumn_dec
Compiling module xil_defaultlib.dec_rounds
Compiling module xil_defaultlib.aes_main
Compiling module xil_defaultlib.aes_test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Encryption & Decryption are successful!!
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 911.305 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/key_expansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_expansion
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mixcolumn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumn_enc
INFO: [VRFC 10-311] analyzing module mixcolumn_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul11_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul11_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul13_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul13_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul14_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul14_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul2_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul2_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul3_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul3_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul9_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul9_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/rounds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enc_rounds
INFO: [VRFC 10-311] analyzing module enc_last_round
INFO: [VRFC 10-311] analyzing module dec_first_round
INFO: [VRFC 10-311] analyzing module dec_rounds
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-311] analyzing module sboxi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/shiftrow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrow_enc
INFO: [VRFC 10-311] analyzing module shiftrow_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/subbytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes_enc
INFO: [VRFC 10-311] analyzing module subbytes_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 74bf728c8c944b209bcc72d1580fdc17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_test_bench_behav xil_defaultlib.aes_test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:81]
WARNING: [VRFC 10-3283] element index 128 into 'buffer' is out of bounds [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:145]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 81, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.key_expansion
Compiling module xil_defaultlib.subbytes_enc
Compiling module xil_defaultlib.shiftrow_enc
Compiling module xil_defaultlib.mul2_lut
Compiling module xil_defaultlib.mul3_lut
Compiling module xil_defaultlib.mixcolumn_enc
Compiling module xil_defaultlib.enc_rounds
Compiling module xil_defaultlib.enc_last_round
Compiling module xil_defaultlib.sboxi
Compiling module xil_defaultlib.subbytes_dec
Compiling module xil_defaultlib.shiftrow_dec
Compiling module xil_defaultlib.dec_first_round
Compiling module xil_defaultlib.mul9_lut
Compiling module xil_defaultlib.mul11_lut
Compiling module xil_defaultlib.mul14_lut
Compiling module xil_defaultlib.mul13_lut
Compiling module xil_defaultlib.mixcolumn_dec
Compiling module xil_defaultlib.dec_rounds
Compiling module xil_defaultlib.aes_main
Compiling module xil_defaultlib.aes_test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Encryption & Decryption are successful!!
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 911.305 ; gain = 0.000
run all
run 300 ns
run 300 ns
run 300 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_test_bench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 74bf728c8c944b209bcc72d1580fdc17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_test_bench_behav xil_defaultlib.aes_test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:81]
WARNING: [VRFC 10-3283] element index 128 into 'buffer' is out of bounds [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:145]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "aes_test_bench_behav -key {Behavioral:sim_1:Functional:aes_test_bench} -tclbatch {aes_test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source aes_test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Encryption & Decryption are successful!!
INFO: [USF-XSim-96] XSim completed. Design snapshot 'aes_test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 300 ns
run 300 ns
run 300 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/key_expansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_expansion
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mixcolumn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumn_enc
INFO: [VRFC 10-311] analyzing module mixcolumn_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul11_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul11_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul13_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul13_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul14_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul14_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul2_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul2_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul3_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul3_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul9_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul9_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/rounds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enc_rounds
INFO: [VRFC 10-311] analyzing module enc_last_round
INFO: [VRFC 10-311] analyzing module dec_first_round
INFO: [VRFC 10-311] analyzing module dec_rounds
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-311] analyzing module sboxi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/shiftrow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrow_enc
INFO: [VRFC 10-311] analyzing module shiftrow_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/subbytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes_enc
INFO: [VRFC 10-311] analyzing module subbytes_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 74bf728c8c944b209bcc72d1580fdc17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_test_bench_behav xil_defaultlib.aes_test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:81]
WARNING: [VRFC 10-3283] element index 128 into 'buffer' is out of bounds [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:145]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 81, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.key_expansion
Compiling module xil_defaultlib.subbytes_enc
Compiling module xil_defaultlib.shiftrow_enc
Compiling module xil_defaultlib.mul2_lut
Compiling module xil_defaultlib.mul3_lut
Compiling module xil_defaultlib.mixcolumn_enc
Compiling module xil_defaultlib.enc_rounds
Compiling module xil_defaultlib.enc_last_round
Compiling module xil_defaultlib.sboxi
Compiling module xil_defaultlib.subbytes_dec
Compiling module xil_defaultlib.shiftrow_dec
Compiling module xil_defaultlib.dec_first_round
Compiling module xil_defaultlib.mul9_lut
Compiling module xil_defaultlib.mul11_lut
Compiling module xil_defaultlib.mul14_lut
Compiling module xil_defaultlib.mul13_lut
Compiling module xil_defaultlib.mixcolumn_dec
Compiling module xil_defaultlib.dec_rounds
Compiling module xil_defaultlib.aes_main
Compiling module xil_defaultlib.aes_test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Encryption & Decryption are successful!!
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 911.305 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_test_bench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 74bf728c8c944b209bcc72d1580fdc17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_test_bench_behav xil_defaultlib.aes_test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:81]
WARNING: [VRFC 10-3283] element index 128 into 'buffer' is out of bounds [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:145]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Encryption & Decryption are successful!!
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/key_expansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_expansion
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mixcolumn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumn_enc
INFO: [VRFC 10-311] analyzing module mixcolumn_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul11_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul11_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul13_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul13_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul14_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul14_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul2_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul2_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul3_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul3_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul9_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul9_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/rounds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enc_rounds
INFO: [VRFC 10-311] analyzing module enc_last_round
INFO: [VRFC 10-311] analyzing module dec_first_round
INFO: [VRFC 10-311] analyzing module dec_rounds
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-311] analyzing module sboxi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/shiftrow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrow_enc
INFO: [VRFC 10-311] analyzing module shiftrow_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/subbytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes_enc
INFO: [VRFC 10-311] analyzing module subbytes_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 74bf728c8c944b209bcc72d1580fdc17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_test_bench_behav xil_defaultlib.aes_test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:81]
WARNING: [VRFC 10-3283] element index 128 into 'buffer' is out of bounds [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:145]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 81, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.key_expansion
Compiling module xil_defaultlib.subbytes_enc
Compiling module xil_defaultlib.shiftrow_enc
Compiling module xil_defaultlib.mul2_lut
Compiling module xil_defaultlib.mul3_lut
Compiling module xil_defaultlib.mixcolumn_enc
Compiling module xil_defaultlib.enc_rounds
Compiling module xil_defaultlib.enc_last_round
Compiling module xil_defaultlib.sboxi
Compiling module xil_defaultlib.subbytes_dec
Compiling module xil_defaultlib.shiftrow_dec
Compiling module xil_defaultlib.dec_first_round
Compiling module xil_defaultlib.mul9_lut
Compiling module xil_defaultlib.mul11_lut
Compiling module xil_defaultlib.mul14_lut
Compiling module xil_defaultlib.mul13_lut
Compiling module xil_defaultlib.mixcolumn_dec
Compiling module xil_defaultlib.dec_rounds
Compiling module xil_defaultlib.aes_main
Compiling module xil_defaultlib.aes_test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Encryption & Decryption are successful!!
$finish called at time : 765 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 93
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 911.305 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_test_bench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 74bf728c8c944b209bcc72d1580fdc17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_test_bench_behav xil_defaultlib.aes_test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:81]
WARNING: [VRFC 10-3283] element index 128 into 'buffer' is out of bounds [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:145]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Encryption & Decryption are successful!!
$finish called at time : 765 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 93
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 911.305 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/key_expansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_expansion
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mixcolumn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumn_enc
INFO: [VRFC 10-311] analyzing module mixcolumn_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul11_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul11_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul13_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul13_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul14_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul14_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul2_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul2_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul3_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul3_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul9_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul9_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/rounds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enc_rounds
INFO: [VRFC 10-311] analyzing module enc_last_round
INFO: [VRFC 10-311] analyzing module dec_first_round
INFO: [VRFC 10-311] analyzing module dec_rounds
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-311] analyzing module sboxi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/shiftrow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrow_enc
INFO: [VRFC 10-311] analyzing module shiftrow_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/subbytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes_enc
INFO: [VRFC 10-311] analyzing module subbytes_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 74bf728c8c944b209bcc72d1580fdc17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_test_bench_behav xil_defaultlib.aes_test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:81]
WARNING: [VRFC 10-3283] element index 128 into 'buffer' is out of bounds [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:145]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 81, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.key_expansion
Compiling module xil_defaultlib.subbytes_enc
Compiling module xil_defaultlib.shiftrow_enc
Compiling module xil_defaultlib.mul2_lut
Compiling module xil_defaultlib.mul3_lut
Compiling module xil_defaultlib.mixcolumn_enc
Compiling module xil_defaultlib.enc_rounds
Compiling module xil_defaultlib.enc_last_round
Compiling module xil_defaultlib.sboxi
Compiling module xil_defaultlib.subbytes_dec
Compiling module xil_defaultlib.shiftrow_dec
Compiling module xil_defaultlib.dec_first_round
Compiling module xil_defaultlib.mul9_lut
Compiling module xil_defaultlib.mul11_lut
Compiling module xil_defaultlib.mul14_lut
Compiling module xil_defaultlib.mul13_lut
Compiling module xil_defaultlib.mixcolumn_dec
Compiling module xil_defaultlib.dec_rounds
Compiling module xil_defaultlib.aes_main
Compiling module xil_defaultlib.aes_test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Encryption & Decryption are successful!!
$finish called at time : 765 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 93
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 911.305 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_test_bench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 74bf728c8c944b209bcc72d1580fdc17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_test_bench_behav xil_defaultlib.aes_test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:81]
WARNING: [VRFC 10-3283] element index 128 into 'buffer' is out of bounds [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:145]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Encryption & Decryption are successful!!
$finish called at time : 765 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 93
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 930.273 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_test_bench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 74bf728c8c944b209bcc72d1580fdc17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_test_bench_behav xil_defaultlib.aes_test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:81]
WARNING: [VRFC 10-3283] element index 128 into 'buffer' is out of bounds [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:145]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Encryption & Decryption are successful!!
$finish called at time : 765 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 93
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_test_bench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 74bf728c8c944b209bcc72d1580fdc17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_test_bench_behav xil_defaultlib.aes_test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:81]
WARNING: [VRFC 10-3283] element index 128 into 'buffer' is out of bounds [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:145]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Encryption & Decryption are successful!!
$finish called at time : 765 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 93
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_test_bench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 74bf728c8c944b209bcc72d1580fdc17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_test_bench_behav xil_defaultlib.aes_test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:81]
WARNING: [VRFC 10-3283] element index 128 into 'buffer' is out of bounds [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:145]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Encryption & Decryption are successful!!
$finish called at time : 765 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 93
add_bp {C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v} 70
add_bp {C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v} 71
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_test_bench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 74bf728c8c944b209bcc72d1580fdc17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_test_bench_behav xil_defaultlib.aes_test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:81]
WARNING: [VRFC 10-3283] element index 128 into 'buffer' is out of bounds [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:145]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Stopped at time : 525 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" Line 70
step
Stopped at time : 525 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" Line 71
step
Stopped at time : 525 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" Line 75
step
Stopped at time : 525 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" Line 44
add_bp {C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v} 45
run all
Stopped at time : 535 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" Line 45
step
Stopped at time : 535 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" Line 46
step
Stopped at time : 535 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" Line 48
step
Stopped at time : 535 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" Line 49
step
Stopped at time : 535 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" Line 44
step
Stopped at time : 535 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" Line 82
step
Stopped at time : 535 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" Line 81
step
Stopped at time : 535 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/key_expansion.v" Line 36
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/key_expansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_expansion
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mixcolumn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumn_enc
INFO: [VRFC 10-311] analyzing module mixcolumn_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul11_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul11_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul13_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul13_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul14_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul14_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul2_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul2_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul3_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul3_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul9_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul9_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/rounds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enc_rounds
INFO: [VRFC 10-311] analyzing module enc_last_round
INFO: [VRFC 10-311] analyzing module dec_first_round
INFO: [VRFC 10-311] analyzing module dec_rounds
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-311] analyzing module sboxi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/shiftrow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrow_enc
INFO: [VRFC 10-311] analyzing module shiftrow_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/subbytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes_enc
INFO: [VRFC 10-311] analyzing module subbytes_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 74bf728c8c944b209bcc72d1580fdc17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_test_bench_behav xil_defaultlib.aes_test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:81]
WARNING: [VRFC 10-3283] element index 128 into 'buffer' is out of bounds [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:146]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 81, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.key_expansion
Compiling module xil_defaultlib.subbytes_enc
Compiling module xil_defaultlib.shiftrow_enc
Compiling module xil_defaultlib.mul2_lut
Compiling module xil_defaultlib.mul3_lut
Compiling module xil_defaultlib.mixcolumn_enc
Compiling module xil_defaultlib.enc_rounds
Compiling module xil_defaultlib.enc_last_round
Compiling module xil_defaultlib.sboxi
Compiling module xil_defaultlib.subbytes_dec
Compiling module xil_defaultlib.shiftrow_dec
Compiling module xil_defaultlib.dec_first_round
Compiling module xil_defaultlib.mul9_lut
Compiling module xil_defaultlib.mul11_lut
Compiling module xil_defaultlib.mul14_lut
Compiling module xil_defaultlib.mul13_lut
Compiling module xil_defaultlib.mixcolumn_dec
Compiling module xil_defaultlib.dec_rounds
Compiling module xil_defaultlib.aes_main
Compiling module xil_defaultlib.aes_test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Stopped at time : 5 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" Line 45
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 933.004 ; gain = 0.000
remove_bps -file {C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v} -line 45
run all
Encryption & Decryption are successful!!
$finish called at time : 765 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 93
run 300 ns
remove_bps -file {C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v} -line 71
remove_bps -file {C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v} -line 70
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/key_expansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_expansion
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mixcolumn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumn_enc
INFO: [VRFC 10-311] analyzing module mixcolumn_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul11_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul11_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul13_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul13_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul14_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul14_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul2_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul2_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul3_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul3_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul9_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul9_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/rounds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enc_rounds
INFO: [VRFC 10-311] analyzing module enc_last_round
INFO: [VRFC 10-311] analyzing module dec_first_round
INFO: [VRFC 10-311] analyzing module dec_rounds
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-311] analyzing module sboxi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/shiftrow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrow_enc
INFO: [VRFC 10-311] analyzing module shiftrow_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/subbytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes_enc
INFO: [VRFC 10-311] analyzing module subbytes_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 74bf728c8c944b209bcc72d1580fdc17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_test_bench_behav xil_defaultlib.aes_test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:81]
WARNING: [VRFC 10-3283] element index 128 into 'buffer' is out of bounds [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:147]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 81, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.key_expansion
Compiling module xil_defaultlib.subbytes_enc
Compiling module xil_defaultlib.shiftrow_enc
Compiling module xil_defaultlib.mul2_lut
Compiling module xil_defaultlib.mul3_lut
Compiling module xil_defaultlib.mixcolumn_enc
Compiling module xil_defaultlib.enc_rounds
Compiling module xil_defaultlib.enc_last_round
Compiling module xil_defaultlib.sboxi
Compiling module xil_defaultlib.subbytes_dec
Compiling module xil_defaultlib.shiftrow_dec
Compiling module xil_defaultlib.dec_first_round
Compiling module xil_defaultlib.mul9_lut
Compiling module xil_defaultlib.mul11_lut
Compiling module xil_defaultlib.mul14_lut
Compiling module xil_defaultlib.mul13_lut
Compiling module xil_defaultlib.mixcolumn_dec
Compiling module xil_defaultlib.dec_rounds
Compiling module xil_defaultlib.aes_main
Compiling module xil_defaultlib.aes_test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Encryption & Decryption are successful!!
$finish called at time : 765 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 93
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 933.004 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_test_bench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 74bf728c8c944b209bcc72d1580fdc17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_test_bench_behav xil_defaultlib.aes_test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:81]
WARNING: [VRFC 10-3283] element index 128 into 'buffer' is out of bounds [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:147]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Encryption & Decryption are successful!!
$finish called at time : 765 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 93
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_test_bench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 74bf728c8c944b209bcc72d1580fdc17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_test_bench_behav xil_defaultlib.aes_test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:81]
WARNING: [VRFC 10-3283] element index 128 into 'buffer' is out of bounds [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:147]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Encryption & Decryption are successful!!
$finish called at time : 765 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 93
add_bp {C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v} 70
add_bp {C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v} 71
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_test_bench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 74bf728c8c944b209bcc72d1580fdc17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_test_bench_behav xil_defaultlib.aes_test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:81]
WARNING: [VRFC 10-3283] element index 128 into 'buffer' is out of bounds [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:147]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Stopped at time : 525 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" Line 70
step
Stopped at time : 525 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" Line 71
step
Stopped at time : 525 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" Line 44
step
Stopped at time : 525 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" Line 84
step
Stopped at time : 525 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" Line 83
step
Stopped at time : 530 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 26
step
Stopped at time : 530 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 26
step
Stopped at time : 535 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 26
step
Stopped at time : 535 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 26
step
Stopped at time : 535 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" Line 45
step
Stopped at time : 535 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" Line 46
step
Stopped at time : 535 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" Line 48
step
Stopped at time : 535 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" Line 49
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_test_bench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 74bf728c8c944b209bcc72d1580fdc17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_test_bench_behav xil_defaultlib.aes_test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:81]
WARNING: [VRFC 10-3283] element index 128 into 'buffer' is out of bounds [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:147]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Stopped at time : 525 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" Line 70
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 946.445 ; gain = 0.000
run 300 ns
Stopped at time : 525 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" Line 71
run 300 ns
Encryption & Decryption are successful!!
$finish called at time : 765 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 93
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/key_expansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_expansion
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mixcolumn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumn_enc
INFO: [VRFC 10-311] analyzing module mixcolumn_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul11_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul11_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul13_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul13_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul14_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul14_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul2_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul2_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul3_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul3_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul9_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul9_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/rounds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enc_rounds
INFO: [VRFC 10-311] analyzing module enc_last_round
INFO: [VRFC 10-311] analyzing module dec_first_round
INFO: [VRFC 10-311] analyzing module dec_rounds
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-311] analyzing module sboxi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/shiftrow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrow_enc
INFO: [VRFC 10-311] analyzing module shiftrow_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/subbytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes_enc
INFO: [VRFC 10-311] analyzing module subbytes_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 74bf728c8c944b209bcc72d1580fdc17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_test_bench_behav xil_defaultlib.aes_test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'data_out' is not permitted [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:22]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:58]
WARNING: [VRFC 10-3283] element index 128 into 'buffer' is out of bounds [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:150]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/key_expansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_expansion
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mixcolumn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumn_enc
INFO: [VRFC 10-311] analyzing module mixcolumn_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul11_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul11_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul13_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul13_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul14_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul14_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul2_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul2_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul3_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul3_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul9_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul9_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/rounds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enc_rounds
INFO: [VRFC 10-311] analyzing module enc_last_round
INFO: [VRFC 10-311] analyzing module dec_first_round
INFO: [VRFC 10-311] analyzing module dec_rounds
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-311] analyzing module sboxi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/shiftrow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrow_enc
INFO: [VRFC 10-311] analyzing module shiftrow_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/subbytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes_enc
INFO: [VRFC 10-311] analyzing module subbytes_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 74bf728c8c944b209bcc72d1580fdc17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_test_bench_behav xil_defaultlib.aes_test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:58]
WARNING: [VRFC 10-3283] element index 128 into 'buffer' is out of bounds [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:150]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 58, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.key_expansion
Compiling module xil_defaultlib.subbytes_enc
Compiling module xil_defaultlib.shiftrow_enc
Compiling module xil_defaultlib.mul2_lut
Compiling module xil_defaultlib.mul3_lut
Compiling module xil_defaultlib.mixcolumn_enc
Compiling module xil_defaultlib.enc_rounds
Compiling module xil_defaultlib.enc_last_round
Compiling module xil_defaultlib.sboxi
Compiling module xil_defaultlib.subbytes_dec
Compiling module xil_defaultlib.shiftrow_dec
Compiling module xil_defaultlib.dec_first_round
Compiling module xil_defaultlib.mul9_lut
Compiling module xil_defaultlib.mul11_lut
Compiling module xil_defaultlib.mul14_lut
Compiling module xil_defaultlib.mul13_lut
Compiling module xil_defaultlib.mixcolumn_dec
Compiling module xil_defaultlib.dec_rounds
Compiling module xil_defaultlib.aes_main
Compiling module xil_defaultlib.aes_test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "aes_test_bench_behav -key {Behavioral:sim_1:Functional:aes_test_bench} -tclbatch {aes_test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: [Simulator 45-24] Previous breakpoint at line 70 in file 'C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v' not restored because it is no longer a breakable line.
source aes_test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 435 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" Line 71
INFO: [USF-XSim-96] XSim completed. Design snapshot 'aes_test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 946.445 ; gain = 0.000
remove_bps -file {C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v} -line 71
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/key_expansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_expansion
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mixcolumn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumn_enc
INFO: [VRFC 10-311] analyzing module mixcolumn_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul11_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul11_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul13_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul13_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul14_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul14_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul2_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul2_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul3_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul3_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul9_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul9_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/rounds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enc_rounds
INFO: [VRFC 10-311] analyzing module enc_last_round
INFO: [VRFC 10-311] analyzing module dec_first_round
INFO: [VRFC 10-311] analyzing module dec_rounds
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-311] analyzing module sboxi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/shiftrow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrow_enc
INFO: [VRFC 10-311] analyzing module shiftrow_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/subbytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes_enc
INFO: [VRFC 10-311] analyzing module subbytes_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_test_bench
ERROR: [VRFC 10-2989] 'encrypt_text' is not declared [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:58]
ERROR: [VRFC 10-2865] module 'aes_test_bench' ignored due to previous errors [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/key_expansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_expansion
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mixcolumn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumn_enc
INFO: [VRFC 10-311] analyzing module mixcolumn_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul11_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul11_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul13_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul13_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul14_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul14_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul2_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul2_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul3_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul3_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul9_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul9_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/rounds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enc_rounds
INFO: [VRFC 10-311] analyzing module enc_last_round
INFO: [VRFC 10-311] analyzing module dec_first_round
INFO: [VRFC 10-311] analyzing module dec_rounds
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-311] analyzing module sboxi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/shiftrow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrow_enc
INFO: [VRFC 10-311] analyzing module shiftrow_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/subbytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes_enc
INFO: [VRFC 10-311] analyzing module subbytes_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 74bf728c8c944b209bcc72d1580fdc17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_test_bench_behav xil_defaultlib.aes_test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3283] element index 128 into 'buffer' is out of bounds [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:150]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.key_expansion
Compiling module xil_defaultlib.subbytes_enc
Compiling module xil_defaultlib.shiftrow_enc
Compiling module xil_defaultlib.mul2_lut
Compiling module xil_defaultlib.mul3_lut
Compiling module xil_defaultlib.mixcolumn_enc
Compiling module xil_defaultlib.enc_rounds
Compiling module xil_defaultlib.enc_last_round
Compiling module xil_defaultlib.sboxi
Compiling module xil_defaultlib.subbytes_dec
Compiling module xil_defaultlib.shiftrow_dec
Compiling module xil_defaultlib.dec_first_round
Compiling module xil_defaultlib.mul9_lut
Compiling module xil_defaultlib.mul11_lut
Compiling module xil_defaultlib.mul14_lut
Compiling module xil_defaultlib.mul13_lut
Compiling module xil_defaultlib.mixcolumn_dec
Compiling module xil_defaultlib.dec_rounds
Compiling module xil_defaultlib.aes_main
Compiling module xil_defaultlib.aes_test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Encryption & Decryption are successful!!
$finish called at time : 325 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 70
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 946.445 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_test_bench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 74bf728c8c944b209bcc72d1580fdc17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_test_bench_behav xil_defaultlib.aes_test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3283] element index 128 into 'buffer' is out of bounds [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:150]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Encryption & Decryption are successful!!
$finish called at time : 325 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 70
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_test_bench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 74bf728c8c944b209bcc72d1580fdc17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_test_bench_behav xil_defaultlib.aes_test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3283] element index 128 into 'buffer' is out of bounds [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:150]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Encryption & Decryption are successful!!
$finish called at time : 325 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 70
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_test_bench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 74bf728c8c944b209bcc72d1580fdc17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_test_bench_behav xil_defaultlib.aes_test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3283] element index 128 into 'buffer' is out of bounds [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:150]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Encryption & Decryption are successful!!
$finish called at time : 325 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 70
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 946.445 ; gain = 0.000
add_bp {C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v} 49
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_test_bench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 74bf728c8c944b209bcc72d1580fdc17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_test_bench_behav xil_defaultlib.aes_test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3283] element index 128 into 'buffer' is out of bounds [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:150]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Encryption & Decryption are successful!!
$finish called at time : 325 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 70
add_bp {C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v} 46
add_bp {C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v} 45
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_test_bench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 74bf728c8c944b209bcc72d1580fdc17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_test_bench_behav xil_defaultlib.aes_test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3283] element index 128 into 'buffer' is out of bounds [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:150]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Stopped at time : 5 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" Line 45
run all
Stopped at time : 15 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" Line 45
run all
Stopped at time : 25 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" Line 45
run all
Stopped at time : 35 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" Line 45
run all
Stopped at time : 45 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" Line 45
run all
Stopped at time : 55 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" Line 45
run all
Stopped at time : 65 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" Line 45
run all
Stopped at time : 75 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" Line 45
run all
Stopped at time : 85 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" Line 45
run all
Stopped at time : 95 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" Line 45
remove_bps -file {C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v} -line 45
run all
Encryption & Decryption are successful!!
$finish called at time : 325 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 70
add_bp {C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v} 45
remove_bps -file {C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v} -line 45
add_bp {C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v} 45
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_test_bench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 74bf728c8c944b209bcc72d1580fdc17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_test_bench_behav xil_defaultlib.aes_test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3283] element index 128 into 'buffer' is out of bounds [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:150]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Stopped at time : 5 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" Line 45
step
Stopped at time : 5 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" Line 44
remove_bps -file {C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v} -line 45
run all
Encryption & Decryption are successful!!
$finish called at time : 325 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 70
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/key_expansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_expansion
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mixcolumn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumn_enc
INFO: [VRFC 10-311] analyzing module mixcolumn_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul11_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul11_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul13_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul13_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul14_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul14_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul2_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul2_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul3_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul3_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul9_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul9_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/rounds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enc_rounds
INFO: [VRFC 10-311] analyzing module enc_last_round
INFO: [VRFC 10-311] analyzing module dec_first_round
INFO: [VRFC 10-311] analyzing module dec_rounds
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-311] analyzing module sboxi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/shiftrow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrow_enc
INFO: [VRFC 10-311] analyzing module shiftrow_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/subbytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes_enc
INFO: [VRFC 10-311] analyzing module subbytes_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 74bf728c8c944b209bcc72d1580fdc17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_test_bench_behav xil_defaultlib.aes_test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3283] element index 128 into 'buffer' is out of bounds [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:150]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.key_expansion
Compiling module xil_defaultlib.subbytes_enc
Compiling module xil_defaultlib.shiftrow_enc
Compiling module xil_defaultlib.mul2_lut
Compiling module xil_defaultlib.mul3_lut
Compiling module xil_defaultlib.mixcolumn_enc
Compiling module xil_defaultlib.enc_rounds
Compiling module xil_defaultlib.enc_last_round
Compiling module xil_defaultlib.sboxi
Compiling module xil_defaultlib.subbytes_dec
Compiling module xil_defaultlib.shiftrow_dec
Compiling module xil_defaultlib.dec_first_round
Compiling module xil_defaultlib.mul9_lut
Compiling module xil_defaultlib.mul11_lut
Compiling module xil_defaultlib.mul14_lut
Compiling module xil_defaultlib.mul13_lut
Compiling module xil_defaultlib.mixcolumn_dec
Compiling module xil_defaultlib.dec_rounds
Compiling module xil_defaultlib.aes_main
Compiling module xil_defaultlib.aes_test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Stopped at time : 325 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" Line 46
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 946.445 ; gain = 0.000
remove_bps -file {C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v} -line 46
remove_bps -file {C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v} -line 49
run all
Encryption & Decryption are successful!!
$finish called at time : 765 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 70
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/key_expansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_expansion
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mixcolumn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumn_enc
INFO: [VRFC 10-311] analyzing module mixcolumn_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul11_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul11_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul13_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul13_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul14_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul14_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul2_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul2_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul3_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul3_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul9_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul9_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/rounds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enc_rounds
INFO: [VRFC 10-311] analyzing module enc_last_round
INFO: [VRFC 10-311] analyzing module dec_first_round
INFO: [VRFC 10-311] analyzing module dec_rounds
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-311] analyzing module sboxi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/shiftrow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrow_enc
INFO: [VRFC 10-311] analyzing module shiftrow_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/subbytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes_enc
INFO: [VRFC 10-311] analyzing module subbytes_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 74bf728c8c944b209bcc72d1580fdc17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_test_bench_behav xil_defaultlib.aes_test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3283] element index 128 into 'buffer' is out of bounds [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:150]
WARNING: [VRFC 10-3283] element index 128 into 'buffer' is out of bounds [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:235]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.key_expansion
Compiling module xil_defaultlib.subbytes_enc
Compiling module xil_defaultlib.shiftrow_enc
Compiling module xil_defaultlib.mul2_lut
Compiling module xil_defaultlib.mul3_lut
Compiling module xil_defaultlib.mixcolumn_enc
Compiling module xil_defaultlib.enc_rounds
Compiling module xil_defaultlib.enc_last_round
Compiling module xil_defaultlib.sboxi
Compiling module xil_defaultlib.subbytes_dec
Compiling module xil_defaultlib.shiftrow_dec
Compiling module xil_defaultlib.dec_first_round
Compiling module xil_defaultlib.mul9_lut
Compiling module xil_defaultlib.mul11_lut
Compiling module xil_defaultlib.mul14_lut
Compiling module xil_defaultlib.mul13_lut
Compiling module xil_defaultlib.mixcolumn_dec
Compiling module xil_defaultlib.dec_rounds
Compiling module xil_defaultlib.aes_main
Compiling module xil_defaultlib.aes_test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Encryption & Decryption are successful!!
$finish called at time : 765 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 70
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 946.445 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/key_expansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_expansion
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mixcolumn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumn_enc
INFO: [VRFC 10-311] analyzing module mixcolumn_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul11_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul11_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul13_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul13_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul14_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul14_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul2_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul2_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul3_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul3_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul9_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul9_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/rounds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enc_rounds
INFO: [VRFC 10-311] analyzing module enc_last_round
INFO: [VRFC 10-311] analyzing module dec_first_round
INFO: [VRFC 10-311] analyzing module dec_rounds
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-311] analyzing module sboxi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/shiftrow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrow_enc
INFO: [VRFC 10-311] analyzing module shiftrow_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/subbytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes_enc
INFO: [VRFC 10-311] analyzing module subbytes_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 74bf728c8c944b209bcc72d1580fdc17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_test_bench_behav xil_defaultlib.aes_test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3283] element index 128 into 'buffer' is out of bounds [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:150]
WARNING: [VRFC 10-3283] element index 128 into 'buffer' is out of bounds [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:235]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.key_expansion
Compiling module xil_defaultlib.subbytes_enc
Compiling module xil_defaultlib.shiftrow_enc
Compiling module xil_defaultlib.mul2_lut
Compiling module xil_defaultlib.mul3_lut
Compiling module xil_defaultlib.mixcolumn_enc
Compiling module xil_defaultlib.enc_rounds
Compiling module xil_defaultlib.enc_last_round
Compiling module xil_defaultlib.sboxi
Compiling module xil_defaultlib.subbytes_dec
Compiling module xil_defaultlib.shiftrow_dec
Compiling module xil_defaultlib.dec_first_round
Compiling module xil_defaultlib.mul9_lut
Compiling module xil_defaultlib.mul11_lut
Compiling module xil_defaultlib.mul14_lut
Compiling module xil_defaultlib.mul13_lut
Compiling module xil_defaultlib.mixcolumn_dec
Compiling module xil_defaultlib.dec_rounds
Compiling module xil_defaultlib.aes_main
Compiling module xil_defaultlib.aes_test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Encryption & Decryption are successful!!
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 946.445 ; gain = 0.000
add_bp {C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v} 162
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/key_expansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_expansion
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mixcolumn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumn_enc
INFO: [VRFC 10-311] analyzing module mixcolumn_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul11_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul11_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul13_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul13_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul14_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul14_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul2_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul2_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul3_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul3_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul9_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul9_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/rounds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enc_rounds
INFO: [VRFC 10-311] analyzing module enc_last_round
INFO: [VRFC 10-311] analyzing module dec_first_round
INFO: [VRFC 10-311] analyzing module dec_rounds
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-311] analyzing module sboxi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/shiftrow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrow_enc
INFO: [VRFC 10-311] analyzing module shiftrow_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/subbytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes_enc
INFO: [VRFC 10-311] analyzing module subbytes_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 74bf728c8c944b209bcc72d1580fdc17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_test_bench_behav xil_defaultlib.aes_test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3283] element index 128 into 'buffer' is out of bounds [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:150]
WARNING: [VRFC 10-3283] element index 128 into 'buffer' is out of bounds [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:235]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.key_expansion
Compiling module xil_defaultlib.subbytes_enc
Compiling module xil_defaultlib.shiftrow_enc
Compiling module xil_defaultlib.mul2_lut
Compiling module xil_defaultlib.mul3_lut
Compiling module xil_defaultlib.mixcolumn_enc
Compiling module xil_defaultlib.enc_rounds
Compiling module xil_defaultlib.enc_last_round
Compiling module xil_defaultlib.sboxi
Compiling module xil_defaultlib.subbytes_dec
Compiling module xil_defaultlib.shiftrow_dec
Compiling module xil_defaultlib.dec_first_round
Compiling module xil_defaultlib.mul9_lut
Compiling module xil_defaultlib.mul11_lut
Compiling module xil_defaultlib.mul14_lut
Compiling module xil_defaultlib.mul13_lut
Compiling module xil_defaultlib.mixcolumn_dec
Compiling module xil_defaultlib.dec_rounds
Compiling module xil_defaultlib.aes_main
Compiling module xil_defaultlib.aes_test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Stopped at time : 5 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" Line 162
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 953.203 ; gain = 0.000
remove_bps -file {C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v} -line 162
run all
Encryption & Decryption are successful!!
run: Time (s): cpu = 00:01:39 ; elapsed = 00:01:35 . Memory (MB): peak = 953.203 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/key_expansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_expansion
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mixcolumn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumn_enc
INFO: [VRFC 10-311] analyzing module mixcolumn_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul11_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul11_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul13_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul13_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul14_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul14_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul2_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul2_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul3_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul3_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul9_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul9_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/rounds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enc_rounds
INFO: [VRFC 10-311] analyzing module enc_last_round
INFO: [VRFC 10-311] analyzing module dec_first_round
INFO: [VRFC 10-311] analyzing module dec_rounds
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-311] analyzing module sboxi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/shiftrow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrow_enc
INFO: [VRFC 10-311] analyzing module shiftrow_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/subbytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes_enc
INFO: [VRFC 10-311] analyzing module subbytes_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 74bf728c8c944b209bcc72d1580fdc17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_test_bench_behav xil_defaultlib.aes_test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3283] element index 128 into 'buffer' is out of bounds [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:150]
WARNING: [VRFC 10-3283] element index 128 into 'buffer' is out of bounds [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:235]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.key_expansion
Compiling module xil_defaultlib.subbytes_enc
Compiling module xil_defaultlib.shiftrow_enc
Compiling module xil_defaultlib.mul2_lut
Compiling module xil_defaultlib.mul3_lut
Compiling module xil_defaultlib.mixcolumn_enc
Compiling module xil_defaultlib.enc_rounds
Compiling module xil_defaultlib.enc_last_round
Compiling module xil_defaultlib.sboxi
Compiling module xil_defaultlib.subbytes_dec
Compiling module xil_defaultlib.shiftrow_dec
Compiling module xil_defaultlib.dec_first_round
Compiling module xil_defaultlib.mul9_lut
Compiling module xil_defaultlib.mul11_lut
Compiling module xil_defaultlib.mul14_lut
Compiling module xil_defaultlib.mul13_lut
Compiling module xil_defaultlib.mixcolumn_dec
Compiling module xil_defaultlib.dec_rounds
Compiling module xil_defaultlib.aes_main
Compiling module xil_defaultlib.aes_test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Encryption & Decryption are successful!!
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 953.203 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/key_expansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_expansion
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mixcolumn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumn_enc
INFO: [VRFC 10-311] analyzing module mixcolumn_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul11_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul11_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul13_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul13_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul14_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul14_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul2_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul2_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul3_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul3_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul9_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul9_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/rounds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enc_rounds
INFO: [VRFC 10-311] analyzing module enc_last_round
INFO: [VRFC 10-311] analyzing module dec_first_round
INFO: [VRFC 10-311] analyzing module dec_rounds
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-311] analyzing module sboxi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/shiftrow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrow_enc
INFO: [VRFC 10-311] analyzing module shiftrow_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/subbytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes_enc
INFO: [VRFC 10-311] analyzing module subbytes_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 74bf728c8c944b209bcc72d1580fdc17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_test_bench_behav xil_defaultlib.aes_test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3283] element index 128 into 'buffer' is out of bounds [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:150]
WARNING: [VRFC 10-3283] element index 128 into 'buffer' is out of bounds [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:235]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.key_expansion
Compiling module xil_defaultlib.subbytes_enc
Compiling module xil_defaultlib.shiftrow_enc
Compiling module xil_defaultlib.mul2_lut
Compiling module xil_defaultlib.mul3_lut
Compiling module xil_defaultlib.mixcolumn_enc
Compiling module xil_defaultlib.enc_rounds
Compiling module xil_defaultlib.enc_last_round
Compiling module xil_defaultlib.sboxi
Compiling module xil_defaultlib.subbytes_dec
Compiling module xil_defaultlib.shiftrow_dec
Compiling module xil_defaultlib.dec_first_round
Compiling module xil_defaultlib.mul9_lut
Compiling module xil_defaultlib.mul11_lut
Compiling module xil_defaultlib.mul14_lut
Compiling module xil_defaultlib.mul13_lut
Compiling module xil_defaultlib.mixcolumn_dec
Compiling module xil_defaultlib.dec_rounds
Compiling module xil_defaultlib.aes_main
Compiling module xil_defaultlib.aes_test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Encryption & Decryption are successful!!
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 953.203 ; gain = 0.000
add_bp {C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v} 175
remove_bps -file {C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v} -line 175
add_bp {C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v} 173
add_bp {C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v} 175
add_bp {C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v} 176
remove_bps -file {C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v} -line 176
add_bp {C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v} 179
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_test_bench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 74bf728c8c944b209bcc72d1580fdc17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_test_bench_behav xil_defaultlib.aes_test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3283] element index 128 into 'buffer' is out of bounds [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:150]
WARNING: [VRFC 10-3283] element index 128 into 'buffer' is out of bounds [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:235]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Stopped at time : 545 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" Line 173
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 953.203 ; gain = 0.000
run all
Stopped at time : 545 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" Line 175
run all
Stopped at time : 555 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" Line 173
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_test_bench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 74bf728c8c944b209bcc72d1580fdc17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_test_bench_behav xil_defaultlib.aes_test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3283] element index 128 into 'buffer' is out of bounds [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:150]
WARNING: [VRFC 10-3283] element index 128 into 'buffer' is out of bounds [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:235]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Stopped at time : 545 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" Line 173
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 953.203 ; gain = 0.000
run all
Stopped at time : 545 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" Line 175
run all
Stopped at time : 555 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" Line 173
run all
Stopped at time : 555 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" Line 179
run all
Stopped at time : 565 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" Line 173
run all
Stopped at time : 575 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" Line 173
run all
Stopped at time : 585 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" Line 173
run all
Stopped at time : 595 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" Line 173
remove_bps -file {C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v} -line 173
run all
Stopped at time : 715 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" Line 175
remove_bps -file {C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v} -line 175
remove_bps -file {C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v} -line 179
run all
Encryption & Decryption are successful!!
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/key_expansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_expansion
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mixcolumn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumn_enc
INFO: [VRFC 10-311] analyzing module mixcolumn_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul11_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul11_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul13_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul13_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul14_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul14_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul2_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul2_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul3_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul3_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul9_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul9_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/rounds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enc_rounds
INFO: [VRFC 10-311] analyzing module enc_last_round
INFO: [VRFC 10-311] analyzing module dec_first_round
INFO: [VRFC 10-311] analyzing module dec_rounds
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-311] analyzing module sboxi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/shiftrow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrow_enc
INFO: [VRFC 10-311] analyzing module shiftrow_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/subbytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes_enc
INFO: [VRFC 10-311] analyzing module subbytes_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 74bf728c8c944b209bcc72d1580fdc17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_test_bench_behav xil_defaultlib.aes_test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3283] element index 128 into 'buffer' is out of bounds [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:150]
WARNING: [VRFC 10-3283] element index 128 into 'buffer' is out of bounds [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:236]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.key_expansion
Compiling module xil_defaultlib.subbytes_enc
Compiling module xil_defaultlib.shiftrow_enc
Compiling module xil_defaultlib.mul2_lut
Compiling module xil_defaultlib.mul3_lut
Compiling module xil_defaultlib.mixcolumn_enc
Compiling module xil_defaultlib.enc_rounds
Compiling module xil_defaultlib.enc_last_round
Compiling module xil_defaultlib.sboxi
Compiling module xil_defaultlib.subbytes_dec
Compiling module xil_defaultlib.shiftrow_dec
Compiling module xil_defaultlib.dec_first_round
Compiling module xil_defaultlib.mul9_lut
Compiling module xil_defaultlib.mul11_lut
Compiling module xil_defaultlib.mul14_lut
Compiling module xil_defaultlib.mul13_lut
Compiling module xil_defaultlib.mixcolumn_dec
Compiling module xil_defaultlib.dec_rounds
Compiling module xil_defaultlib.aes_main
Compiling module xil_defaultlib.aes_test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Encryption & Decryption are successful!!
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1032.520 ; gain = 0.000
run 300 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/key_expansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_expansion
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mixcolumn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumn_enc
INFO: [VRFC 10-311] analyzing module mixcolumn_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul11_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul11_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul13_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul13_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul14_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul14_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul2_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul2_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul3_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul3_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul9_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul9_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/rounds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enc_rounds
INFO: [VRFC 10-311] analyzing module enc_last_round
INFO: [VRFC 10-311] analyzing module dec_first_round
INFO: [VRFC 10-311] analyzing module dec_rounds
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-311] analyzing module sboxi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/shiftrow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrow_enc
INFO: [VRFC 10-311] analyzing module shiftrow_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/subbytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes_enc
INFO: [VRFC 10-311] analyzing module subbytes_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 74bf728c8c944b209bcc72d1580fdc17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_test_bench_behav xil_defaultlib.aes_test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3283] element index 128 into 'buffer' is out of bounds [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:150]
WARNING: [VRFC 10-3283] element index 128 into 'buffer' is out of bounds [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:236]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.key_expansion
Compiling module xil_defaultlib.subbytes_enc
Compiling module xil_defaultlib.shiftrow_enc
Compiling module xil_defaultlib.mul2_lut
Compiling module xil_defaultlib.mul3_lut
Compiling module xil_defaultlib.mixcolumn_enc
Compiling module xil_defaultlib.enc_rounds
Compiling module xil_defaultlib.enc_last_round
Compiling module xil_defaultlib.sboxi
Compiling module xil_defaultlib.subbytes_dec
Compiling module xil_defaultlib.shiftrow_dec
Compiling module xil_defaultlib.dec_first_round
Compiling module xil_defaultlib.mul9_lut
Compiling module xil_defaultlib.mul11_lut
Compiling module xil_defaultlib.mul14_lut
Compiling module xil_defaultlib.mul13_lut
Compiling module xil_defaultlib.mixcolumn_dec
Compiling module xil_defaultlib.dec_rounds
Compiling module xil_defaultlib.aes_main
Compiling module xil_defaultlib.aes_test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Encryption & Decryption are successful!!
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1032.520 ; gain = 0.000
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/shrey/Desktop/AES_SV/AES_SV.runs/synth_2

launch_runs synth_2 -jobs 8
[Sun Feb 20 18:47:36 2022] Launched synth_2...
Run output will be captured here: C:/Users/shrey/Desktop/AES_SV/AES_SV.runs/synth_2/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
delete_report_configs [get_report_configs -of_objects [get_runs synth_2] synth_2_synth_report_utilization_0] 
reset_run synth_2
launch_runs synth_2 -jobs 8
[Sun Feb 20 18:48:47 2022] Launched synth_2...
Run output will be captured here: C:/Users/shrey/Desktop/AES_SV/AES_SV.runs/synth_2/runme.log
reset_run synth_2
launch_runs synth_2 -jobs 8
[Sun Feb 20 18:51:33 2022] Launched synth_2...
Run output will be captured here: C:/Users/shrey/Desktop/AES_SV/AES_SV.runs/synth_2/runme.log
reset_run synth_2
launch_runs synth_2 -jobs 8
[Sun Feb 20 18:52:30 2022] Launched synth_2...
Run output will be captured here: C:/Users/shrey/Desktop/AES_SV/AES_SV.runs/synth_2/runme.log
reset_run synth_2
launch_runs synth_2 -jobs 8
[Sun Feb 20 18:53:04 2022] Launched synth_2...
Run output will be captured here: C:/Users/shrey/Desktop/AES_SV/AES_SV.runs/synth_2/runme.log
open_run synth_2 -name synth_2
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tfbv676-1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a200tfbv676-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1304.336 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1481.156 ; gain = 426.168
report_utilization -name utilization_1
set_property top aes_main [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
reset_run synth_2
launch_runs synth_2 -jobs 8
[Sun Feb 20 18:56:57 2022] Launched synth_2...
Run output will be captured here: C:/Users/shrey/Desktop/AES_SV/AES_SV.runs/synth_2/runme.log
report_utilization -name utilization_1
launch_runs impl_2 -jobs 8
WARNING: [Project 1-478] Design 'synth_2' is stale and will not be used when launching 'impl_2'
[Sun Feb 20 18:58:35 2022] Launched impl_2...
Run output will be captured here: C:/Users/shrey/Desktop/AES_SV/AES_SV.runs/impl_2/runme.log
refresh_design
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2079.652 ; gain = 146.867
open_run impl_2
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 2212.066 ; gain = 0.082
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 2212.066 ; gain = 0.082
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2212.121 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
report_utilization -name utilization_1
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a200tfbv676-1
Top: aes_main
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2433.840 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'aes_main' [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:88]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:174]
INFO: [Synth 8-6157] synthesizing module 'key_expansion' [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/key_expansion.v:23]
WARNING: [Synth 8-6104] Input port 'rcon_indx' has an internal driver [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/key_expansion.v:60]
WARNING: [Synth 8-6104] Input port 'rcon_indx' has an internal driver [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/key_expansion.v:60]
WARNING: [Synth 8-6104] Input port 'rcon_indx' has an internal driver [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/key_expansion.v:60]
WARNING: [Synth 8-6104] Input port 'rcon_indx' has an internal driver [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/key_expansion.v:60]
INFO: [Synth 8-6157] synthesizing module 'sbox' [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/sbox.v:3]
INFO: [Synth 8-6155] done synthesizing module 'sbox' (1#1) [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/sbox.v:3]
INFO: [Synth 8-6155] done synthesizing module 'key_expansion' (2#1) [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/key_expansion.v:23]
INFO: [Synth 8-6157] synthesizing module 'enc_rounds' [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/rounds.v:22]
INFO: [Synth 8-6157] synthesizing module 'subbytes_enc' [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/subbytes.v:3]
INFO: [Synth 8-6155] done synthesizing module 'subbytes_enc' (3#1) [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/subbytes.v:3]
INFO: [Synth 8-6157] synthesizing module 'shiftrow_enc' [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/shiftrow.v:3]
INFO: [Synth 8-6155] done synthesizing module 'shiftrow_enc' (4#1) [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/shiftrow.v:3]
INFO: [Synth 8-6157] synthesizing module 'mixcolumn_enc' [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mixcolumn.v:3]
INFO: [Synth 8-6157] synthesizing module 'mul2_lut' [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul2_lut.v:24]
INFO: [Synth 8-6155] done synthesizing module 'mul2_lut' (5#1) [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul2_lut.v:24]
INFO: [Synth 8-6157] synthesizing module 'mul3_lut' [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul3_lut.v:24]
INFO: [Synth 8-6155] done synthesizing module 'mul3_lut' (6#1) [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul3_lut.v:24]
INFO: [Synth 8-6155] done synthesizing module 'mixcolumn_enc' (7#1) [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mixcolumn.v:3]
INFO: [Synth 8-6155] done synthesizing module 'enc_rounds' (8#1) [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/rounds.v:22]
INFO: [Synth 8-6157] synthesizing module 'enc_last_round' [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/rounds.v:36]
INFO: [Synth 8-6155] done synthesizing module 'enc_last_round' (9#1) [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/rounds.v:36]
INFO: [Synth 8-6157] synthesizing module 'dec_first_round' [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/rounds.v:49]
INFO: [Synth 8-6157] synthesizing module 'subbytes_dec' [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/subbytes.v:30]
INFO: [Synth 8-6157] synthesizing module 'sboxi' [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/sbox.v:275]
INFO: [Synth 8-6155] done synthesizing module 'sboxi' (10#1) [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/sbox.v:275]
INFO: [Synth 8-6155] done synthesizing module 'subbytes_dec' (11#1) [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/subbytes.v:30]
INFO: [Synth 8-6157] synthesizing module 'shiftrow_dec' [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/shiftrow.v:32]
INFO: [Synth 8-6155] done synthesizing module 'shiftrow_dec' (12#1) [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/shiftrow.v:32]
INFO: [Synth 8-6155] done synthesizing module 'dec_first_round' (13#1) [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/rounds.v:49]
INFO: [Synth 8-6157] synthesizing module 'dec_rounds' [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/rounds.v:63]
INFO: [Synth 8-6157] synthesizing module 'mixcolumn_dec' [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mixcolumn.v:71]
INFO: [Synth 8-6157] synthesizing module 'mul9_lut' [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul9_lut.v:3]
INFO: [Synth 8-6155] done synthesizing module 'mul9_lut' (14#1) [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul9_lut.v:3]
INFO: [Synth 8-6157] synthesizing module 'mul11_lut' [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul11_lut.v:3]
INFO: [Synth 8-6155] done synthesizing module 'mul11_lut' (15#1) [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul11_lut.v:3]
INFO: [Synth 8-6157] synthesizing module 'mul14_lut' [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul14_lut.v:3]
INFO: [Synth 8-6155] done synthesizing module 'mul14_lut' (16#1) [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul14_lut.v:3]
INFO: [Synth 8-6157] synthesizing module 'mul13_lut' [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul13_lut.v:3]
INFO: [Synth 8-6155] done synthesizing module 'mul13_lut' (17#1) [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul13_lut.v:3]
INFO: [Synth 8-6155] done synthesizing module 'mixcolumn_dec' (18#1) [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mixcolumn.v:71]
INFO: [Synth 8-6155] done synthesizing module 'dec_rounds' (19#1) [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/rounds.v:63]
INFO: [Synth 8-6155] done synthesizing module 'aes_main' (20#1) [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:23]
WARNING: [Synth 8-3331] design dec_rounds has unconnected port clk
WARNING: [Synth 8-3331] design dec_first_round has unconnected port clk
WARNING: [Synth 8-3331] design enc_last_round has unconnected port clk
WARNING: [Synth 8-3331] design enc_rounds has unconnected port clk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2433.840 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2433.840 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2433.840 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2433.840 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2433.840 ; gain = 0.000
45 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2433.840 ; gain = 0.000
reset_run synth_2
launch_runs synth_2 -jobs 8
[Sun Feb 20 19:02:52 2022] Launched synth_2...
Run output will be captured here: C:/Users/shrey/Desktop/AES_SV/AES_SV.runs/synth_2/runme.log
current_design synth_2
report_utilization -name utilization_1
close_design
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_main' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_main_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/key_expansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_expansion
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mixcolumn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumn_enc
INFO: [VRFC 10-311] analyzing module mixcolumn_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul11_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul11_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul13_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul13_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul14_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul14_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul2_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul2_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul3_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul3_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul9_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul9_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/rounds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enc_rounds
INFO: [VRFC 10-311] analyzing module enc_last_round
INFO: [VRFC 10-311] analyzing module dec_first_round
INFO: [VRFC 10-311] analyzing module dec_rounds
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-311] analyzing module sboxi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/shiftrow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrow_enc
INFO: [VRFC 10-311] analyzing module shiftrow_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/subbytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes_enc
INFO: [VRFC 10-311] analyzing module subbytes_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_main
WARNING: [VRFC 10-3676] redeclaration of ansi port 'encrypt_done' is not allowed [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:32]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 74bf728c8c944b209bcc72d1580fdc17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_main_behav xil_defaultlib.aes_main xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.key_expansion
Compiling module xil_defaultlib.subbytes_enc
Compiling module xil_defaultlib.shiftrow_enc
Compiling module xil_defaultlib.mul2_lut
Compiling module xil_defaultlib.mul3_lut
Compiling module xil_defaultlib.mixcolumn_enc
Compiling module xil_defaultlib.enc_rounds
Compiling module xil_defaultlib.enc_last_round
Compiling module xil_defaultlib.sboxi
Compiling module xil_defaultlib.subbytes_dec
Compiling module xil_defaultlib.shiftrow_dec
Compiling module xil_defaultlib.dec_first_round
Compiling module xil_defaultlib.mul9_lut
Compiling module xil_defaultlib.mul11_lut
Compiling module xil_defaultlib.mul14_lut
Compiling module xil_defaultlib.mul13_lut
Compiling module xil_defaultlib.mixcolumn_dec
Compiling module xil_defaultlib.dec_rounds
Compiling module xil_defaultlib.aes_main
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_main_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim/xsim.dir/aes_main_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Feb 20 19:34:54 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "aes_main_behav -key {Behavioral:sim_1:Functional:aes_main} -tclbatch {aes_main.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source aes_main.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'aes_main_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 2573.887 ; gain = 0.000
set_property top aes_test_bench [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_main
WARNING: [VRFC 10-3676] redeclaration of ansi port 'encrypt_done' is not allowed [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/key_expansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_expansion
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mixcolumn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumn_enc
INFO: [VRFC 10-311] analyzing module mixcolumn_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul11_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul11_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul13_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul13_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul14_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul14_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul2_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul2_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul3_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul3_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul9_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul9_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/rounds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enc_rounds
INFO: [VRFC 10-311] analyzing module enc_last_round
INFO: [VRFC 10-311] analyzing module dec_first_round
INFO: [VRFC 10-311] analyzing module dec_rounds
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-311] analyzing module sboxi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/shiftrow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrow_enc
INFO: [VRFC 10-311] analyzing module shiftrow_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/subbytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes_enc
INFO: [VRFC 10-311] analyzing module subbytes_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 74bf728c8c944b209bcc72d1580fdc17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_test_bench_behav xil_defaultlib.aes_test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'encrypt_strobe' is not permitted [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:28]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'decrypt_strobe' is not permitted [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:29]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_main
WARNING: [VRFC 10-3676] redeclaration of ansi port 'encrypt_done' is not allowed [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/key_expansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_expansion
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mixcolumn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumn_enc
INFO: [VRFC 10-311] analyzing module mixcolumn_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul11_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul11_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul13_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul13_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul14_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul14_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul2_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul2_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul3_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul3_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul9_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul9_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/rounds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enc_rounds
INFO: [VRFC 10-311] analyzing module enc_last_round
INFO: [VRFC 10-311] analyzing module dec_first_round
INFO: [VRFC 10-311] analyzing module dec_rounds
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-311] analyzing module sboxi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/shiftrow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrow_enc
INFO: [VRFC 10-311] analyzing module shiftrow_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/subbytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes_enc
INFO: [VRFC 10-311] analyzing module subbytes_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 74bf728c8c944b209bcc72d1580fdc17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_test_bench_behav xil_defaultlib.aes_test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.key_expansion
Compiling module xil_defaultlib.subbytes_enc
Compiling module xil_defaultlib.shiftrow_enc
Compiling module xil_defaultlib.mul2_lut
Compiling module xil_defaultlib.mul3_lut
Compiling module xil_defaultlib.mixcolumn_enc
Compiling module xil_defaultlib.enc_rounds
Compiling module xil_defaultlib.enc_last_round
Compiling module xil_defaultlib.sboxi
Compiling module xil_defaultlib.subbytes_dec
Compiling module xil_defaultlib.shiftrow_dec
Compiling module xil_defaultlib.dec_first_round
Compiling module xil_defaultlib.mul9_lut
Compiling module xil_defaultlib.mul11_lut
Compiling module xil_defaultlib.mul14_lut
Compiling module xil_defaultlib.mul13_lut
Compiling module xil_defaultlib.mixcolumn_dec
Compiling module xil_defaultlib.dec_rounds
Compiling module xil_defaultlib.aes_main
Compiling module xil_defaultlib.aes_test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "aes_test_bench_behav -key {Behavioral:sim_1:Functional:aes_test_bench} -tclbatch {aes_test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source aes_test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'aes_test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2573.887 ; gain = 0.000
current_sim simulation_8
close_sim
INFO: [Simtcl 6-16] Simulation closed
add_bp {C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v} 66
add_bp {C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v} 67
add_bp {C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v} 68
add_bp {C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v} 69
add_bp {C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v} 70
add_bp {C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v} 71
add_bp {C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v} 73
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_test_bench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 74bf728c8c944b209bcc72d1580fdc17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_test_bench_behav xil_defaultlib.aes_test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2573.887 ; gain = 0.000
run all
Stopped at time : 1125 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 66
run all
Encryption & Decryption are successful!!
$finish called at time : 1125 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 181
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Stopped at time : 1125 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 66
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_main
WARNING: [VRFC 10-3676] redeclaration of ansi port 'encrypt_done' is not allowed [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/key_expansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_expansion
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mixcolumn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumn_enc
INFO: [VRFC 10-311] analyzing module mixcolumn_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul11_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul11_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul13_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul13_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul14_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul14_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul2_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul2_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul3_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul3_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul9_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul9_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/rounds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enc_rounds
INFO: [VRFC 10-311] analyzing module enc_last_round
INFO: [VRFC 10-311] analyzing module dec_first_round
INFO: [VRFC 10-311] analyzing module dec_rounds
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-311] analyzing module sboxi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/shiftrow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrow_enc
INFO: [VRFC 10-311] analyzing module shiftrow_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/subbytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes_enc
INFO: [VRFC 10-311] analyzing module subbytes_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 74bf728c8c944b209bcc72d1580fdc17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_test_bench_behav xil_defaultlib.aes_test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.key_expansion
Compiling module xil_defaultlib.subbytes_enc
Compiling module xil_defaultlib.shiftrow_enc
Compiling module xil_defaultlib.mul2_lut
Compiling module xil_defaultlib.mul3_lut
Compiling module xil_defaultlib.mixcolumn_enc
Compiling module xil_defaultlib.enc_rounds
Compiling module xil_defaultlib.enc_last_round
Compiling module xil_defaultlib.sboxi
Compiling module xil_defaultlib.subbytes_dec
Compiling module xil_defaultlib.shiftrow_dec
Compiling module xil_defaultlib.dec_first_round
Compiling module xil_defaultlib.mul9_lut
Compiling module xil_defaultlib.mul11_lut
Compiling module xil_defaultlib.mul14_lut
Compiling module xil_defaultlib.mul13_lut
Compiling module xil_defaultlib.mixcolumn_dec
Compiling module xil_defaultlib.dec_rounds
Compiling module xil_defaultlib.aes_main
Compiling module xil_defaultlib.aes_test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Stopped at time : 325 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 66
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 2615.793 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 2615.793 ; gain = 0.000
run all
Encryption & Decryption are successful!!
$finish called at time : 325 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 181
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 74bf728c8c944b209bcc72d1580fdc17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_test_bench_behav xil_defaultlib.aes_test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "aes_test_bench_behav -key {Behavioral:sim_1:Functional:aes_test_bench} -tclbatch {aes_test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source aes_test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 325 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 66
INFO: [USF-XSim-96] XSim completed. Design snapshot 'aes_test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2615.793 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
set_property top aes_test_bench [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_main
WARNING: [VRFC 10-3676] redeclaration of ansi port 'encrypt_done' is not allowed [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/key_expansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_expansion
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mixcolumn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumn_enc
INFO: [VRFC 10-311] analyzing module mixcolumn_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul11_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul11_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul13_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul13_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul14_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul14_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul2_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul2_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul3_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul3_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul9_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul9_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/rounds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enc_rounds
INFO: [VRFC 10-311] analyzing module enc_last_round
INFO: [VRFC 10-311] analyzing module dec_first_round
INFO: [VRFC 10-311] analyzing module dec_rounds
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-311] analyzing module sboxi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/shiftrow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrow_enc
INFO: [VRFC 10-311] analyzing module shiftrow_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/subbytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes_enc
INFO: [VRFC 10-311] analyzing module subbytes_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 74bf728c8c944b209bcc72d1580fdc17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_test_bench_behav xil_defaultlib.aes_test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.key_expansion
Compiling module xil_defaultlib.subbytes_enc
Compiling module xil_defaultlib.shiftrow_enc
Compiling module xil_defaultlib.mul2_lut
Compiling module xil_defaultlib.mul3_lut
Compiling module xil_defaultlib.mixcolumn_enc
Compiling module xil_defaultlib.enc_rounds
Compiling module xil_defaultlib.enc_last_round
Compiling module xil_defaultlib.sboxi
Compiling module xil_defaultlib.subbytes_dec
Compiling module xil_defaultlib.shiftrow_dec
Compiling module xil_defaultlib.dec_first_round
Compiling module xil_defaultlib.mul9_lut
Compiling module xil_defaultlib.mul11_lut
Compiling module xil_defaultlib.mul14_lut
Compiling module xil_defaultlib.mul13_lut
Compiling module xil_defaultlib.mixcolumn_dec
Compiling module xil_defaultlib.dec_rounds
Compiling module xil_defaultlib.aes_main
Compiling module xil_defaultlib.aes_test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "aes_test_bench_behav -key {Behavioral:sim_1:Functional:aes_test_bench} -tclbatch {aes_test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: [Simulator 45-24] Previous breakpoint at line 71 in file 'C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v' not restored because it is no longer a breakable line.
source aes_test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 2615.793 ; gain = 0.000
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 2615.793 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'aes_test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 2615.793 ; gain = 0.000
add_bp {C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v} 65
restart
INFO: [Simtcl 6-17] Simulation restarted
run 300 ns
Stopped at time : 0 fs : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 65
run 300 ns
Stopped at time : 0 fs : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 65
run 300 ns
Stopped at time : 0 fs : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 65
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_main
WARNING: [VRFC 10-3676] redeclaration of ansi port 'encrypt_done' is not allowed [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/key_expansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_expansion
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mixcolumn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumn_enc
INFO: [VRFC 10-311] analyzing module mixcolumn_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul11_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul11_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul13_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul13_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul14_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul14_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul2_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul2_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul3_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul3_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul9_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul9_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/rounds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enc_rounds
INFO: [VRFC 10-311] analyzing module enc_last_round
INFO: [VRFC 10-311] analyzing module dec_first_round
INFO: [VRFC 10-311] analyzing module dec_rounds
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-311] analyzing module sboxi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/shiftrow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrow_enc
INFO: [VRFC 10-311] analyzing module shiftrow_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/subbytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes_enc
INFO: [VRFC 10-311] analyzing module subbytes_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 74bf728c8c944b209bcc72d1580fdc17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_test_bench_behav xil_defaultlib.aes_test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.key_expansion
Compiling module xil_defaultlib.subbytes_enc
Compiling module xil_defaultlib.shiftrow_enc
Compiling module xil_defaultlib.mul2_lut
Compiling module xil_defaultlib.mul3_lut
Compiling module xil_defaultlib.mixcolumn_enc
Compiling module xil_defaultlib.enc_rounds
Compiling module xil_defaultlib.enc_last_round
Compiling module xil_defaultlib.sboxi
Compiling module xil_defaultlib.subbytes_dec
Compiling module xil_defaultlib.shiftrow_dec
Compiling module xil_defaultlib.dec_first_round
Compiling module xil_defaultlib.mul9_lut
Compiling module xil_defaultlib.mul11_lut
Compiling module xil_defaultlib.mul14_lut
Compiling module xil_defaultlib.mul13_lut
Compiling module xil_defaultlib.mixcolumn_dec
Compiling module xil_defaultlib.dec_rounds
Compiling module xil_defaultlib.aes_main
Compiling module xil_defaultlib.aes_test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "aes_test_bench_behav -key {Behavioral:sim_1:Functional:aes_test_bench} -tclbatch {aes_test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: [Simulator 45-24] Previous breakpoint at line 69 in file 'C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v' not restored because it is no longer a breakable line.
WARNING: [Simulator 45-24] Previous breakpoint at line 73 in file 'C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v' not restored because it is no longer a breakable line.
source aes_test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Encryption & Decryption are successful!!
$finish called at time : 325 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 177
INFO: [USF-XSim-96] XSim completed. Design snapshot 'aes_test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2615.793 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_main
WARNING: [VRFC 10-3676] redeclaration of ansi port 'encrypt_done' is not allowed [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/key_expansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_expansion
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mixcolumn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumn_enc
INFO: [VRFC 10-311] analyzing module mixcolumn_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul11_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul11_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul13_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul13_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul14_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul14_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul2_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul2_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul3_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul3_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul9_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul9_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/rounds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enc_rounds
INFO: [VRFC 10-311] analyzing module enc_last_round
INFO: [VRFC 10-311] analyzing module dec_first_round
INFO: [VRFC 10-311] analyzing module dec_rounds
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-311] analyzing module sboxi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/shiftrow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrow_enc
INFO: [VRFC 10-311] analyzing module shiftrow_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/subbytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes_enc
INFO: [VRFC 10-311] analyzing module subbytes_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 74bf728c8c944b209bcc72d1580fdc17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_test_bench_behav xil_defaultlib.aes_test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.key_expansion
Compiling module xil_defaultlib.subbytes_enc
Compiling module xil_defaultlib.shiftrow_enc
Compiling module xil_defaultlib.mul2_lut
Compiling module xil_defaultlib.mul3_lut
Compiling module xil_defaultlib.mixcolumn_enc
Compiling module xil_defaultlib.enc_rounds
Compiling module xil_defaultlib.enc_last_round
Compiling module xil_defaultlib.sboxi
Compiling module xil_defaultlib.subbytes_dec
Compiling module xil_defaultlib.shiftrow_dec
Compiling module xil_defaultlib.dec_first_round
Compiling module xil_defaultlib.mul9_lut
Compiling module xil_defaultlib.mul11_lut
Compiling module xil_defaultlib.mul14_lut
Compiling module xil_defaultlib.mul13_lut
Compiling module xil_defaultlib.mixcolumn_dec
Compiling module xil_defaultlib.dec_rounds
Compiling module xil_defaultlib.aes_main
Compiling module xil_defaultlib.aes_test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2615.793 ; gain = 0.000
remove_bps -file {C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v} -line 66
add_bp {C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v} 66
remove_bps -file {C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v} -line 66
remove_bps -file {C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v} -line 65
remove_bps -file {C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v} -line 67
remove_bps -file {C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v} -line 68
remove_bps -file {C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v} -line 70
run all
Encryption & Decryption are successful!!
$finish called at time : 1125 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 177
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_main
WARNING: [VRFC 10-3676] redeclaration of ansi port 'encrypt_done' is not allowed [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/key_expansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_expansion
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mixcolumn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumn_enc
INFO: [VRFC 10-311] analyzing module mixcolumn_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul11_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul11_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul13_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul13_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul14_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul14_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul2_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul2_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul3_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul3_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul9_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul9_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/rounds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enc_rounds
INFO: [VRFC 10-311] analyzing module enc_last_round
INFO: [VRFC 10-311] analyzing module dec_first_round
INFO: [VRFC 10-311] analyzing module dec_rounds
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-311] analyzing module sboxi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/shiftrow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrow_enc
INFO: [VRFC 10-311] analyzing module shiftrow_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/subbytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes_enc
INFO: [VRFC 10-311] analyzing module subbytes_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 74bf728c8c944b209bcc72d1580fdc17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_test_bench_behav xil_defaultlib.aes_test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.key_expansion
Compiling module xil_defaultlib.subbytes_enc
Compiling module xil_defaultlib.shiftrow_enc
Compiling module xil_defaultlib.mul2_lut
Compiling module xil_defaultlib.mul3_lut
Compiling module xil_defaultlib.mixcolumn_enc
Compiling module xil_defaultlib.enc_rounds
Compiling module xil_defaultlib.enc_last_round
Compiling module xil_defaultlib.sboxi
Compiling module xil_defaultlib.subbytes_dec
Compiling module xil_defaultlib.shiftrow_dec
Compiling module xil_defaultlib.dec_first_round
Compiling module xil_defaultlib.mul9_lut
Compiling module xil_defaultlib.mul11_lut
Compiling module xil_defaultlib.mul14_lut
Compiling module xil_defaultlib.mul13_lut
Compiling module xil_defaultlib.mixcolumn_dec
Compiling module xil_defaultlib.dec_rounds
Compiling module xil_defaultlib.aes_main
Compiling module xil_defaultlib.aes_test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2615.793 ; gain = 0.000
run 300 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_main
WARNING: [VRFC 10-3676] redeclaration of ansi port 'encrypt_done' is not allowed [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/key_expansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_expansion
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mixcolumn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumn_enc
INFO: [VRFC 10-311] analyzing module mixcolumn_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul11_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul11_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul13_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul13_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul14_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul14_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul2_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul2_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul3_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul3_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul9_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul9_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/rounds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enc_rounds
INFO: [VRFC 10-311] analyzing module enc_last_round
INFO: [VRFC 10-311] analyzing module dec_first_round
INFO: [VRFC 10-311] analyzing module dec_rounds
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-311] analyzing module sboxi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/shiftrow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrow_enc
INFO: [VRFC 10-311] analyzing module shiftrow_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/subbytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes_enc
INFO: [VRFC 10-311] analyzing module subbytes_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 74bf728c8c944b209bcc72d1580fdc17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_test_bench_behav xil_defaultlib.aes_test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.key_expansion
Compiling module xil_defaultlib.subbytes_enc
Compiling module xil_defaultlib.shiftrow_enc
Compiling module xil_defaultlib.mul2_lut
Compiling module xil_defaultlib.mul3_lut
Compiling module xil_defaultlib.mixcolumn_enc
Compiling module xil_defaultlib.enc_rounds
Compiling module xil_defaultlib.enc_last_round
Compiling module xil_defaultlib.sboxi
Compiling module xil_defaultlib.subbytes_dec
Compiling module xil_defaultlib.shiftrow_dec
Compiling module xil_defaultlib.dec_first_round
Compiling module xil_defaultlib.mul9_lut
Compiling module xil_defaultlib.mul11_lut
Compiling module xil_defaultlib.mul14_lut
Compiling module xil_defaultlib.mul13_lut
Compiling module xil_defaultlib.mixcolumn_dec
Compiling module xil_defaultlib.dec_rounds
Compiling module xil_defaultlib.aes_main
Compiling module xil_defaultlib.aes_test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2615.793 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_main
WARNING: [VRFC 10-3676] redeclaration of ansi port 'encrypt_done' is not allowed [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/key_expansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_expansion
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mixcolumn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumn_enc
INFO: [VRFC 10-311] analyzing module mixcolumn_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul11_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul11_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul13_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul13_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul14_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul14_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul2_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul2_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul3_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul3_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul9_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul9_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/rounds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enc_rounds
INFO: [VRFC 10-311] analyzing module enc_last_round
INFO: [VRFC 10-311] analyzing module dec_first_round
INFO: [VRFC 10-311] analyzing module dec_rounds
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-311] analyzing module sboxi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/shiftrow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrow_enc
INFO: [VRFC 10-311] analyzing module shiftrow_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/subbytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes_enc
INFO: [VRFC 10-311] analyzing module subbytes_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 74bf728c8c944b209bcc72d1580fdc17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_test_bench_behav xil_defaultlib.aes_test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.key_expansion
Compiling module xil_defaultlib.subbytes_enc
Compiling module xil_defaultlib.shiftrow_enc
Compiling module xil_defaultlib.mul2_lut
Compiling module xil_defaultlib.mul3_lut
Compiling module xil_defaultlib.mixcolumn_enc
Compiling module xil_defaultlib.enc_rounds
Compiling module xil_defaultlib.enc_last_round
Compiling module xil_defaultlib.sboxi
Compiling module xil_defaultlib.subbytes_dec
Compiling module xil_defaultlib.shiftrow_dec
Compiling module xil_defaultlib.dec_first_round
Compiling module xil_defaultlib.mul9_lut
Compiling module xil_defaultlib.mul11_lut
Compiling module xil_defaultlib.mul14_lut
Compiling module xil_defaultlib.mul13_lut
Compiling module xil_defaultlib.mixcolumn_dec
Compiling module xil_defaultlib.dec_rounds
Compiling module xil_defaultlib.aes_main
Compiling module xil_defaultlib.aes_test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2615.793 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_main
WARNING: [VRFC 10-3676] redeclaration of ansi port 'encrypt_done' is not allowed [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/key_expansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_expansion
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mixcolumn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumn_enc
INFO: [VRFC 10-311] analyzing module mixcolumn_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul11_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul11_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul13_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul13_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul14_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul14_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul2_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul2_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul3_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul3_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul9_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul9_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/rounds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enc_rounds
INFO: [VRFC 10-311] analyzing module enc_last_round
INFO: [VRFC 10-311] analyzing module dec_first_round
INFO: [VRFC 10-311] analyzing module dec_rounds
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-311] analyzing module sboxi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/shiftrow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrow_enc
INFO: [VRFC 10-311] analyzing module shiftrow_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/subbytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes_enc
INFO: [VRFC 10-311] analyzing module subbytes_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 74bf728c8c944b209bcc72d1580fdc17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_test_bench_behav xil_defaultlib.aes_test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.key_expansion
Compiling module xil_defaultlib.subbytes_enc
Compiling module xil_defaultlib.shiftrow_enc
Compiling module xil_defaultlib.mul2_lut
Compiling module xil_defaultlib.mul3_lut
Compiling module xil_defaultlib.mixcolumn_enc
Compiling module xil_defaultlib.enc_rounds
Compiling module xil_defaultlib.enc_last_round
Compiling module xil_defaultlib.sboxi
Compiling module xil_defaultlib.subbytes_dec
Compiling module xil_defaultlib.shiftrow_dec
Compiling module xil_defaultlib.dec_first_round
Compiling module xil_defaultlib.mul9_lut
Compiling module xil_defaultlib.mul11_lut
Compiling module xil_defaultlib.mul14_lut
Compiling module xil_defaultlib.mul13_lut
Compiling module xil_defaultlib.mixcolumn_dec
Compiling module xil_defaultlib.dec_rounds
Compiling module xil_defaultlib.aes_main
Compiling module xil_defaultlib.aes_test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2615.793 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_main
WARNING: [VRFC 10-3676] redeclaration of ansi port 'encrypt_done' is not allowed [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/key_expansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_expansion
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mixcolumn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumn_enc
INFO: [VRFC 10-311] analyzing module mixcolumn_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul11_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul11_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul13_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul13_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul14_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul14_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul2_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul2_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul3_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul3_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul9_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul9_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/rounds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enc_rounds
INFO: [VRFC 10-311] analyzing module enc_last_round
INFO: [VRFC 10-311] analyzing module dec_first_round
INFO: [VRFC 10-311] analyzing module dec_rounds
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-311] analyzing module sboxi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/shiftrow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrow_enc
INFO: [VRFC 10-311] analyzing module shiftrow_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/subbytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes_enc
INFO: [VRFC 10-311] analyzing module subbytes_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_test_bench
ERROR: [VRFC 10-2989] 'deccrypt_out' is not declared [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:87]
ERROR: [VRFC 10-2865] module 'aes_test_bench' ignored due to previous errors [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_main
WARNING: [VRFC 10-3676] redeclaration of ansi port 'encrypt_done' is not allowed [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/key_expansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_expansion
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mixcolumn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumn_enc
INFO: [VRFC 10-311] analyzing module mixcolumn_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul11_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul11_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul13_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul13_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul14_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul14_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul2_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul2_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul3_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul3_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul9_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul9_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/rounds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enc_rounds
INFO: [VRFC 10-311] analyzing module enc_last_round
INFO: [VRFC 10-311] analyzing module dec_first_round
INFO: [VRFC 10-311] analyzing module dec_rounds
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-311] analyzing module sboxi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/shiftrow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrow_enc
INFO: [VRFC 10-311] analyzing module shiftrow_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/subbytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes_enc
INFO: [VRFC 10-311] analyzing module subbytes_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 74bf728c8c944b209bcc72d1580fdc17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_test_bench_behav xil_defaultlib.aes_test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.key_expansion
Compiling module xil_defaultlib.subbytes_enc
Compiling module xil_defaultlib.shiftrow_enc
Compiling module xil_defaultlib.mul2_lut
Compiling module xil_defaultlib.mul3_lut
Compiling module xil_defaultlib.mixcolumn_enc
Compiling module xil_defaultlib.enc_rounds
Compiling module xil_defaultlib.enc_last_round
Compiling module xil_defaultlib.sboxi
Compiling module xil_defaultlib.subbytes_dec
Compiling module xil_defaultlib.shiftrow_dec
Compiling module xil_defaultlib.dec_first_round
Compiling module xil_defaultlib.mul9_lut
Compiling module xil_defaultlib.mul11_lut
Compiling module xil_defaultlib.mul14_lut
Compiling module xil_defaultlib.mul13_lut
Compiling module xil_defaultlib.mixcolumn_dec
Compiling module xil_defaultlib.dec_rounds
Compiling module xil_defaultlib.aes_main
Compiling module xil_defaultlib.aes_test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2615.793 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_main
WARNING: [VRFC 10-3676] redeclaration of ansi port 'encrypt_done' is not allowed [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/key_expansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_expansion
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mixcolumn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumn_enc
INFO: [VRFC 10-311] analyzing module mixcolumn_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul11_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul11_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul13_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul13_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul14_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul14_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul2_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul2_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul3_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul3_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul9_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul9_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/rounds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enc_rounds
INFO: [VRFC 10-311] analyzing module enc_last_round
INFO: [VRFC 10-311] analyzing module dec_first_round
INFO: [VRFC 10-311] analyzing module dec_rounds
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-311] analyzing module sboxi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/shiftrow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrow_enc
INFO: [VRFC 10-311] analyzing module shiftrow_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/subbytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes_enc
INFO: [VRFC 10-311] analyzing module subbytes_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 74bf728c8c944b209bcc72d1580fdc17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_test_bench_behav xil_defaultlib.aes_test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.key_expansion
Compiling module xil_defaultlib.subbytes_enc
Compiling module xil_defaultlib.shiftrow_enc
Compiling module xil_defaultlib.mul2_lut
Compiling module xil_defaultlib.mul3_lut
Compiling module xil_defaultlib.mixcolumn_enc
Compiling module xil_defaultlib.enc_rounds
Compiling module xil_defaultlib.enc_last_round
Compiling module xil_defaultlib.sboxi
Compiling module xil_defaultlib.subbytes_dec
Compiling module xil_defaultlib.shiftrow_dec
Compiling module xil_defaultlib.dec_first_round
Compiling module xil_defaultlib.mul9_lut
Compiling module xil_defaultlib.mul11_lut
Compiling module xil_defaultlib.mul14_lut
Compiling module xil_defaultlib.mul13_lut
Compiling module xil_defaultlib.mixcolumn_dec
Compiling module xil_defaultlib.dec_rounds
Compiling module xil_defaultlib.aes_main
Compiling module xil_defaultlib.aes_test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2615.793 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_2
launch_runs synth_2 -jobs 8
[Sun Feb 20 21:27:20 2022] Launched synth_2...
Run output will be captured here: C:/Users/shrey/Desktop/AES_SV/AES_SV.runs/synth_2/runme.log
open_run synth_2 -name synth_2
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tfbv676-1
INFO: [Netlist 29-17] Analyzing 997 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2615.793 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_utilization -name utilization_1
reset_run synth_2
launch_runs synth_2 -jobs 8
[Sun Feb 20 21:31:13 2022] Launched synth_2...
Run output will be captured here: C:/Users/shrey/Desktop/AES_SV/AES_SV.runs/synth_2/runme.log
report_utilization -name utilization_2
close_design
open_run synth_2 -name synth_2
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tfbv676-1
INFO: [Netlist 29-17] Analyzing 997 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2615.793 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_utilization -name utilization_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_main
WARNING: [VRFC 10-3676] redeclaration of ansi port 'encrypt_done' is not allowed [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/key_expansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_expansion
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mixcolumn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumn_enc
INFO: [VRFC 10-311] analyzing module mixcolumn_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul11_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul11_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul13_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul13_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul14_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul14_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul2_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul2_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul3_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul3_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul9_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul9_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/rounds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enc_rounds
INFO: [VRFC 10-311] analyzing module enc_last_round
INFO: [VRFC 10-311] analyzing module dec_first_round
INFO: [VRFC 10-311] analyzing module dec_rounds
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-311] analyzing module sboxi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/shiftrow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrow_enc
INFO: [VRFC 10-311] analyzing module shiftrow_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/subbytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes_enc
INFO: [VRFC 10-311] analyzing module subbytes_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 74bf728c8c944b209bcc72d1580fdc17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_test_bench_behav xil_defaultlib.aes_test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.key_expansion
Compiling module xil_defaultlib.subbytes_enc
Compiling module xil_defaultlib.shiftrow_enc
Compiling module xil_defaultlib.mul2_lut
Compiling module xil_defaultlib.mul3_lut
Compiling module xil_defaultlib.mixcolumn_enc
Compiling module xil_defaultlib.enc_rounds
Compiling module xil_defaultlib.enc_last_round
Compiling module xil_defaultlib.sboxi
Compiling module xil_defaultlib.subbytes_dec
Compiling module xil_defaultlib.shiftrow_dec
Compiling module xil_defaultlib.dec_first_round
Compiling module xil_defaultlib.mul9_lut
Compiling module xil_defaultlib.mul11_lut
Compiling module xil_defaultlib.mul14_lut
Compiling module xil_defaultlib.mul13_lut
Compiling module xil_defaultlib.mixcolumn_dec
Compiling module xil_defaultlib.dec_rounds
Compiling module xil_defaultlib.aes_main
Compiling module xil_defaultlib.aes_test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "aes_test_bench_behav -key {Behavioral:sim_1:Functional:aes_test_bench} -tclbatch {aes_test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source aes_test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'aes_test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2615.793 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_main
WARNING: [VRFC 10-3676] redeclaration of ansi port 'encrypt_done' is not allowed [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/key_expansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_expansion
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mixcolumn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumn_enc
INFO: [VRFC 10-311] analyzing module mixcolumn_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul11_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul11_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul13_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul13_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul14_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul14_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul2_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul2_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul3_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul3_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul9_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul9_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/rounds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enc_rounds
INFO: [VRFC 10-311] analyzing module enc_last_round
INFO: [VRFC 10-311] analyzing module dec_first_round
INFO: [VRFC 10-311] analyzing module dec_rounds
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-311] analyzing module sboxi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/shiftrow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrow_enc
INFO: [VRFC 10-311] analyzing module shiftrow_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/subbytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes_enc
INFO: [VRFC 10-311] analyzing module subbytes_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 74bf728c8c944b209bcc72d1580fdc17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_test_bench_behav xil_defaultlib.aes_test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:92]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:93]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 92, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 93, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.key_expansion
Compiling module xil_defaultlib.subbytes_enc
Compiling module xil_defaultlib.shiftrow_enc
Compiling module xil_defaultlib.mul2_lut
Compiling module xil_defaultlib.mul3_lut
Compiling module xil_defaultlib.mixcolumn_enc
Compiling module xil_defaultlib.enc_rounds
Compiling module xil_defaultlib.enc_last_round
Compiling module xil_defaultlib.sboxi
Compiling module xil_defaultlib.subbytes_dec
Compiling module xil_defaultlib.shiftrow_dec
Compiling module xil_defaultlib.dec_first_round
Compiling module xil_defaultlib.mul9_lut
Compiling module xil_defaultlib.mul11_lut
Compiling module xil_defaultlib.mul14_lut
Compiling module xil_defaultlib.mul13_lut
Compiling module xil_defaultlib.mixcolumn_dec
Compiling module xil_defaultlib.dec_rounds
Compiling module xil_defaultlib.aes_main
Compiling module xil_defaultlib.aes_test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "aes_test_bench_behav -key {Behavioral:sim_1:Functional:aes_test_bench} -tclbatch {aes_test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source aes_test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Fatal: Incorrect Encryption 
Time: 885 ns  Iteration: 0  Process: /aes_test_bench/Initial37_170  File: C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
$finish called at time : 885 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 92
INFO: [USF-XSim-96] XSim completed. Design snapshot 'aes_test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2615.793 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_main
WARNING: [VRFC 10-3676] redeclaration of ansi port 'encrypt_done' is not allowed [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/key_expansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_expansion
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mixcolumn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumn_enc
INFO: [VRFC 10-311] analyzing module mixcolumn_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul11_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul11_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul13_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul13_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul14_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul14_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul2_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul2_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul3_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul3_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul9_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul9_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/rounds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enc_rounds
INFO: [VRFC 10-311] analyzing module enc_last_round
INFO: [VRFC 10-311] analyzing module dec_first_round
INFO: [VRFC 10-311] analyzing module dec_rounds
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-311] analyzing module sboxi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/shiftrow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrow_enc
INFO: [VRFC 10-311] analyzing module shiftrow_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/subbytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes_enc
INFO: [VRFC 10-311] analyzing module subbytes_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 74bf728c8c944b209bcc72d1580fdc17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_test_bench_behav xil_defaultlib.aes_test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:92]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:93]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 92, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 93, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.key_expansion
Compiling module xil_defaultlib.subbytes_enc
Compiling module xil_defaultlib.shiftrow_enc
Compiling module xil_defaultlib.mul2_lut
Compiling module xil_defaultlib.mul3_lut
Compiling module xil_defaultlib.mixcolumn_enc
Compiling module xil_defaultlib.enc_rounds
Compiling module xil_defaultlib.enc_last_round
Compiling module xil_defaultlib.sboxi
Compiling module xil_defaultlib.subbytes_dec
Compiling module xil_defaultlib.shiftrow_dec
Compiling module xil_defaultlib.dec_first_round
Compiling module xil_defaultlib.mul9_lut
Compiling module xil_defaultlib.mul11_lut
Compiling module xil_defaultlib.mul14_lut
Compiling module xil_defaultlib.mul13_lut
Compiling module xil_defaultlib.mixcolumn_dec
Compiling module xil_defaultlib.dec_rounds
Compiling module xil_defaultlib.aes_main
Compiling module xil_defaultlib.aes_test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "aes_test_bench_behav -key {Behavioral:sim_1:Functional:aes_test_bench} -tclbatch {aes_test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source aes_test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Fatal: Incorrect Encryption 
Time: 885 ns  Iteration: 0  Process: /aes_test_bench/Initial37_170  File: C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
$finish called at time : 885 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 92
INFO: [USF-XSim-96] XSim completed. Design snapshot 'aes_test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2615.793 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_main
WARNING: [VRFC 10-3676] redeclaration of ansi port 'encrypt_done' is not allowed [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/key_expansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_expansion
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mixcolumn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumn_enc
INFO: [VRFC 10-311] analyzing module mixcolumn_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul11_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul11_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul13_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul13_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul14_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul14_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul2_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul2_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul3_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul3_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul9_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul9_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/rounds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enc_rounds
INFO: [VRFC 10-311] analyzing module enc_last_round
INFO: [VRFC 10-311] analyzing module dec_first_round
INFO: [VRFC 10-311] analyzing module dec_rounds
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-311] analyzing module sboxi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/shiftrow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrow_enc
INFO: [VRFC 10-311] analyzing module shiftrow_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/subbytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes_enc
INFO: [VRFC 10-311] analyzing module subbytes_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 74bf728c8c944b209bcc72d1580fdc17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_test_bench_behav xil_defaultlib.aes_test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.key_expansion
Compiling module xil_defaultlib.subbytes_enc
Compiling module xil_defaultlib.shiftrow_enc
Compiling module xil_defaultlib.mul2_lut
Compiling module xil_defaultlib.mul3_lut
Compiling module xil_defaultlib.mixcolumn_enc
Compiling module xil_defaultlib.enc_rounds
Compiling module xil_defaultlib.enc_last_round
Compiling module xil_defaultlib.sboxi
Compiling module xil_defaultlib.subbytes_dec
Compiling module xil_defaultlib.shiftrow_dec
Compiling module xil_defaultlib.dec_first_round
Compiling module xil_defaultlib.mul9_lut
Compiling module xil_defaultlib.mul11_lut
Compiling module xil_defaultlib.mul14_lut
Compiling module xil_defaultlib.mul13_lut
Compiling module xil_defaultlib.mixcolumn_dec
Compiling module xil_defaultlib.dec_rounds
Compiling module xil_defaultlib.aes_main
Compiling module xil_defaultlib.aes_test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Encryption & Decryption are successful!!
$finish called at time : 885 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 104
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2615.793 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_main
WARNING: [VRFC 10-3676] redeclaration of ansi port 'encrypt_done' is not allowed [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/key_expansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_expansion
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mixcolumn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumn_enc
INFO: [VRFC 10-311] analyzing module mixcolumn_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul11_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul11_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul13_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul13_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul14_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul14_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul2_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul2_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul3_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul3_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul9_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul9_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/rounds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enc_rounds
INFO: [VRFC 10-311] analyzing module enc_last_round
INFO: [VRFC 10-311] analyzing module dec_first_round
INFO: [VRFC 10-311] analyzing module dec_rounds
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-311] analyzing module sboxi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/shiftrow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrow_enc
INFO: [VRFC 10-311] analyzing module shiftrow_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/subbytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes_enc
INFO: [VRFC 10-311] analyzing module subbytes_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 74bf728c8c944b209bcc72d1580fdc17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_test_bench_behav xil_defaultlib.aes_test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.key_expansion
Compiling module xil_defaultlib.subbytes_enc
Compiling module xil_defaultlib.shiftrow_enc
Compiling module xil_defaultlib.mul2_lut
Compiling module xil_defaultlib.mul3_lut
Compiling module xil_defaultlib.mixcolumn_enc
Compiling module xil_defaultlib.enc_rounds
Compiling module xil_defaultlib.enc_last_round
Compiling module xil_defaultlib.sboxi
Compiling module xil_defaultlib.subbytes_dec
Compiling module xil_defaultlib.shiftrow_dec
Compiling module xil_defaultlib.dec_first_round
Compiling module xil_defaultlib.mul9_lut
Compiling module xil_defaultlib.mul11_lut
Compiling module xil_defaultlib.mul14_lut
Compiling module xil_defaultlib.mul13_lut
Compiling module xil_defaultlib.mixcolumn_dec
Compiling module xil_defaultlib.dec_rounds
Compiling module xil_defaultlib.aes_main
Compiling module xil_defaultlib.aes_test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Encryption & Decryption are successful!!
$finish called at time : 885 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 103
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2615.793 ; gain = 0.000
run 300 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_main
WARNING: [VRFC 10-3676] redeclaration of ansi port 'encrypt_done' is not allowed [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/key_expansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_expansion
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mixcolumn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumn_enc
INFO: [VRFC 10-311] analyzing module mixcolumn_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul11_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul11_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul13_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul13_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul14_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul14_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul2_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul2_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul3_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul3_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul9_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul9_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/rounds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enc_rounds
INFO: [VRFC 10-311] analyzing module enc_last_round
INFO: [VRFC 10-311] analyzing module dec_first_round
INFO: [VRFC 10-311] analyzing module dec_rounds
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-311] analyzing module sboxi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/shiftrow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrow_enc
INFO: [VRFC 10-311] analyzing module shiftrow_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/subbytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes_enc
INFO: [VRFC 10-311] analyzing module subbytes_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 74bf728c8c944b209bcc72d1580fdc17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_test_bench_behav xil_defaultlib.aes_test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.key_expansion
Compiling module xil_defaultlib.subbytes_enc
Compiling module xil_defaultlib.shiftrow_enc
Compiling module xil_defaultlib.mul2_lut
Compiling module xil_defaultlib.mul3_lut
Compiling module xil_defaultlib.mixcolumn_enc
Compiling module xil_defaultlib.enc_rounds
Compiling module xil_defaultlib.enc_last_round
Compiling module xil_defaultlib.sboxi
Compiling module xil_defaultlib.subbytes_dec
Compiling module xil_defaultlib.shiftrow_dec
Compiling module xil_defaultlib.dec_first_round
Compiling module xil_defaultlib.mul9_lut
Compiling module xil_defaultlib.mul11_lut
Compiling module xil_defaultlib.mul14_lut
Compiling module xil_defaultlib.mul13_lut
Compiling module xil_defaultlib.mixcolumn_dec
Compiling module xil_defaultlib.dec_rounds
Compiling module xil_defaultlib.aes_main
Compiling module xil_defaultlib.aes_test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2615.793 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_main
WARNING: [VRFC 10-3676] redeclaration of ansi port 'encrypt_done' is not allowed [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/key_expansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_expansion
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mixcolumn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumn_enc
INFO: [VRFC 10-311] analyzing module mixcolumn_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul11_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul11_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul13_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul13_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul14_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul14_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul2_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul2_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul3_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul3_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul9_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul9_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/rounds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enc_rounds
INFO: [VRFC 10-311] analyzing module enc_last_round
INFO: [VRFC 10-311] analyzing module dec_first_round
INFO: [VRFC 10-311] analyzing module dec_rounds
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-311] analyzing module sboxi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/shiftrow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrow_enc
INFO: [VRFC 10-311] analyzing module shiftrow_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/subbytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes_enc
INFO: [VRFC 10-311] analyzing module subbytes_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 74bf728c8c944b209bcc72d1580fdc17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_test_bench_behav xil_defaultlib.aes_test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:92]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:93]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 92, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 93, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.key_expansion
Compiling module xil_defaultlib.subbytes_enc
Compiling module xil_defaultlib.shiftrow_enc
Compiling module xil_defaultlib.mul2_lut
Compiling module xil_defaultlib.mul3_lut
Compiling module xil_defaultlib.mixcolumn_enc
Compiling module xil_defaultlib.enc_rounds
Compiling module xil_defaultlib.enc_last_round
Compiling module xil_defaultlib.sboxi
Compiling module xil_defaultlib.subbytes_dec
Compiling module xil_defaultlib.shiftrow_dec
Compiling module xil_defaultlib.dec_first_round
Compiling module xil_defaultlib.mul9_lut
Compiling module xil_defaultlib.mul11_lut
Compiling module xil_defaultlib.mul14_lut
Compiling module xil_defaultlib.mul13_lut
Compiling module xil_defaultlib.mixcolumn_dec
Compiling module xil_defaultlib.dec_rounds
Compiling module xil_defaultlib.aes_main
Compiling module xil_defaultlib.aes_test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2615.793 ; gain = 0.000
run 300 ns
Encryption & Decryption are successful!!
$finish called at time : 1185 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 104
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_test_bench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 74bf728c8c944b209bcc72d1580fdc17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_test_bench_behav xil_defaultlib.aes_test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:92]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:93]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_main
WARNING: [VRFC 10-3676] redeclaration of ansi port 'encrypt_done' is not allowed [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/key_expansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_expansion
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mixcolumn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumn_enc
INFO: [VRFC 10-311] analyzing module mixcolumn_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul11_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul11_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul13_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul13_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul14_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul14_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul2_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul2_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul3_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul3_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul9_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul9_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/rounds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enc_rounds
INFO: [VRFC 10-311] analyzing module enc_last_round
INFO: [VRFC 10-311] analyzing module dec_first_round
INFO: [VRFC 10-311] analyzing module dec_rounds
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-311] analyzing module sboxi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/shiftrow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrow_enc
INFO: [VRFC 10-311] analyzing module shiftrow_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/subbytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes_enc
INFO: [VRFC 10-311] analyzing module subbytes_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 74bf728c8c944b209bcc72d1580fdc17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_test_bench_behav xil_defaultlib.aes_test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:92]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:93]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 92, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 93, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.key_expansion
Compiling module xil_defaultlib.subbytes_enc
Compiling module xil_defaultlib.shiftrow_enc
Compiling module xil_defaultlib.mul2_lut
Compiling module xil_defaultlib.mul3_lut
Compiling module xil_defaultlib.mixcolumn_enc
Compiling module xil_defaultlib.enc_rounds
Compiling module xil_defaultlib.enc_last_round
Compiling module xil_defaultlib.sboxi
Compiling module xil_defaultlib.subbytes_dec
Compiling module xil_defaultlib.shiftrow_dec
Compiling module xil_defaultlib.dec_first_round
Compiling module xil_defaultlib.mul9_lut
Compiling module xil_defaultlib.mul11_lut
Compiling module xil_defaultlib.mul14_lut
Compiling module xil_defaultlib.mul13_lut
Compiling module xil_defaultlib.mixcolumn_dec
Compiling module xil_defaultlib.dec_rounds
Compiling module xil_defaultlib.aes_main
Compiling module xil_defaultlib.aes_test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2615.793 ; gain = 0.000
run 300 ns
run 300 ns
Encryption & Decryption are successful!!
$finish called at time : 1485 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 104
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_main
WARNING: [VRFC 10-3676] redeclaration of ansi port 'encrypt_done' is not allowed [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/key_expansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_expansion
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mixcolumn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumn_enc
INFO: [VRFC 10-311] analyzing module mixcolumn_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul11_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul11_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul13_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul13_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul14_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul14_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul2_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul2_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul3_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul3_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul9_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul9_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/rounds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enc_rounds
INFO: [VRFC 10-311] analyzing module enc_last_round
INFO: [VRFC 10-311] analyzing module dec_first_round
INFO: [VRFC 10-311] analyzing module dec_rounds
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-311] analyzing module sboxi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/shiftrow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrow_enc
INFO: [VRFC 10-311] analyzing module shiftrow_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/subbytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes_enc
INFO: [VRFC 10-311] analyzing module subbytes_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 74bf728c8c944b209bcc72d1580fdc17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_test_bench_behav xil_defaultlib.aes_test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:92]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:93]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 92, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 93, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.key_expansion
Compiling module xil_defaultlib.subbytes_enc
Compiling module xil_defaultlib.shiftrow_enc
Compiling module xil_defaultlib.mul2_lut
Compiling module xil_defaultlib.mul3_lut
Compiling module xil_defaultlib.mixcolumn_enc
Compiling module xil_defaultlib.enc_rounds
Compiling module xil_defaultlib.enc_last_round
Compiling module xil_defaultlib.sboxi
Compiling module xil_defaultlib.subbytes_dec
Compiling module xil_defaultlib.shiftrow_dec
Compiling module xil_defaultlib.dec_first_round
Compiling module xil_defaultlib.mul9_lut
Compiling module xil_defaultlib.mul11_lut
Compiling module xil_defaultlib.mul14_lut
Compiling module xil_defaultlib.mul13_lut
Compiling module xil_defaultlib.mixcolumn_dec
Compiling module xil_defaultlib.dec_rounds
Compiling module xil_defaultlib.aes_main
Compiling module xil_defaultlib.aes_test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2615.793 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Encryption & Decryption are successful!!
$finish called at time : 1185 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 104
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_main
WARNING: [VRFC 10-3676] redeclaration of ansi port 'encrypt_done' is not allowed [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/key_expansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_expansion
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mixcolumn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumn_enc
INFO: [VRFC 10-311] analyzing module mixcolumn_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul11_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul11_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul13_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul13_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul14_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul14_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul2_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul2_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul3_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul3_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul9_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul9_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/rounds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enc_rounds
INFO: [VRFC 10-311] analyzing module enc_last_round
INFO: [VRFC 10-311] analyzing module dec_first_round
INFO: [VRFC 10-311] analyzing module dec_rounds
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-311] analyzing module sboxi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/shiftrow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrow_enc
INFO: [VRFC 10-311] analyzing module shiftrow_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/subbytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes_enc
INFO: [VRFC 10-311] analyzing module subbytes_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 74bf728c8c944b209bcc72d1580fdc17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_test_bench_behav xil_defaultlib.aes_test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:92]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v:93]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 92, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 93, File C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.key_expansion
Compiling module xil_defaultlib.subbytes_enc
Compiling module xil_defaultlib.shiftrow_enc
Compiling module xil_defaultlib.mul2_lut
Compiling module xil_defaultlib.mul3_lut
Compiling module xil_defaultlib.mixcolumn_enc
Compiling module xil_defaultlib.enc_rounds
Compiling module xil_defaultlib.enc_last_round
Compiling module xil_defaultlib.sboxi
Compiling module xil_defaultlib.subbytes_dec
Compiling module xil_defaultlib.shiftrow_dec
Compiling module xil_defaultlib.dec_first_round
Compiling module xil_defaultlib.mul9_lut
Compiling module xil_defaultlib.mul11_lut
Compiling module xil_defaultlib.mul14_lut
Compiling module xil_defaultlib.mul13_lut
Compiling module xil_defaultlib.mixcolumn_dec
Compiling module xil_defaultlib.dec_rounds
Compiling module xil_defaultlib.aes_main
Compiling module xil_defaultlib.aes_test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2615.793 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Fatal: Incorrect Encryption 
Time: 1185 ns  Iteration: 0  Process: /aes_test_bench/Initial37_170  File: C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
$finish called at time : 1185 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 92
run 300 ns
Fatal: Incorrect Decryption 
Time: 1185 ns  Iteration: 0  Process: /aes_test_bench/Initial37_170  File: C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
$finish called at time : 1185 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 93
run 300 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Fatal: Incorrect Encryption 
Time: 1185 ns  Iteration: 0  Process: /aes_test_bench/Initial37_170  File: C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
$finish called at time : 1185 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 92
run all
Fatal: Incorrect Decryption 
Time: 1185 ns  Iteration: 0  Process: /aes_test_bench/Initial37_170  File: C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
$finish called at time : 1185 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 93
run all
Fatal: Incorrect Encryption 
Time: 2370 ns  Iteration: 0  Process: /aes_test_bench/Initial37_170  File: C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
$finish called at time : 2370 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 92
run all
Fatal: Incorrect Decryption 
Time: 2370 ns  Iteration: 0  Process: /aes_test_bench/Initial37_170  File: C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v
$finish called at time : 2370 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 93
run all
Encryption & Decryption are successful!!
$finish called at time : 2370 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 104
run all
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2615.793 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 300 ns
run 300 ns
run 300 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_main
WARNING: [VRFC 10-3676] redeclaration of ansi port 'encrypt_done' is not allowed [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/key_expansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_expansion
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mixcolumn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumn_enc
INFO: [VRFC 10-311] analyzing module mixcolumn_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul11_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul11_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul13_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul13_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul14_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul14_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul2_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul2_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul3_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul3_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul9_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul9_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/rounds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enc_rounds
INFO: [VRFC 10-311] analyzing module enc_last_round
INFO: [VRFC 10-311] analyzing module dec_first_round
INFO: [VRFC 10-311] analyzing module dec_rounds
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-311] analyzing module sboxi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/shiftrow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrow_enc
INFO: [VRFC 10-311] analyzing module shiftrow_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/subbytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes_enc
INFO: [VRFC 10-311] analyzing module subbytes_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 74bf728c8c944b209bcc72d1580fdc17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_test_bench_behav xil_defaultlib.aes_test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.key_expansion
Compiling module xil_defaultlib.subbytes_enc
Compiling module xil_defaultlib.shiftrow_enc
Compiling module xil_defaultlib.mul2_lut
Compiling module xil_defaultlib.mul3_lut
Compiling module xil_defaultlib.mixcolumn_enc
Compiling module xil_defaultlib.enc_rounds
Compiling module xil_defaultlib.enc_last_round
Compiling module xil_defaultlib.sboxi
Compiling module xil_defaultlib.subbytes_dec
Compiling module xil_defaultlib.shiftrow_dec
Compiling module xil_defaultlib.dec_first_round
Compiling module xil_defaultlib.mul9_lut
Compiling module xil_defaultlib.mul11_lut
Compiling module xil_defaultlib.mul14_lut
Compiling module xil_defaultlib.mul13_lut
Compiling module xil_defaultlib.mixcolumn_dec
Compiling module xil_defaultlib.dec_rounds
Compiling module xil_defaultlib.aes_main
Compiling module xil_defaultlib.aes_test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "aes_test_bench_behav -key {Behavioral:sim_1:Functional:aes_test_bench} -tclbatch {aes_test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source aes_test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'aes_test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2615.793 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aes_test_bench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_main
WARNING: [VRFC 10-3676] redeclaration of ansi port 'encrypt_done' is not allowed [C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/aes_main.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/key_expansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_expansion
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mixcolumn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumn_enc
INFO: [VRFC 10-311] analyzing module mixcolumn_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul11_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul11_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul13_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul13_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul14_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul14_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul2_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul2_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul3_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul3_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/mul9_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul9_lut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/rounds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enc_rounds
INFO: [VRFC 10-311] analyzing module enc_last_round
INFO: [VRFC 10-311] analyzing module dec_first_round
INFO: [VRFC 10-311] analyzing module dec_rounds
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-311] analyzing module sboxi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/shiftrow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrow_enc
INFO: [VRFC 10-311] analyzing module shiftrow_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sources_1/new/subbytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes_enc
INFO: [VRFC 10-311] analyzing module subbytes_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_test_bench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/shrey/Desktop/AES_SV/AES_SV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 74bf728c8c944b209bcc72d1580fdc17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aes_test_bench_behav xil_defaultlib.aes_test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.key_expansion
Compiling module xil_defaultlib.subbytes_enc
Compiling module xil_defaultlib.shiftrow_enc
Compiling module xil_defaultlib.mul2_lut
Compiling module xil_defaultlib.mul3_lut
Compiling module xil_defaultlib.mixcolumn_enc
Compiling module xil_defaultlib.enc_rounds
Compiling module xil_defaultlib.enc_last_round
Compiling module xil_defaultlib.sboxi
Compiling module xil_defaultlib.subbytes_dec
Compiling module xil_defaultlib.shiftrow_dec
Compiling module xil_defaultlib.dec_first_round
Compiling module xil_defaultlib.mul9_lut
Compiling module xil_defaultlib.mul11_lut
Compiling module xil_defaultlib.mul14_lut
Compiling module xil_defaultlib.mul13_lut
Compiling module xil_defaultlib.mixcolumn_dec
Compiling module xil_defaultlib.dec_rounds
Compiling module xil_defaultlib.aes_main
Compiling module xil_defaultlib.aes_test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2615.793 ; gain = 0.000
run all
Incorrect Encryption 
Incorrect Decryption 
Encryption & Decryption are successful!!
$finish called at time : 2370 ns : File "C:/Users/shrey/Desktop/AES_SV/AES_SV.srcs/sim_1/AES_TB.v" Line 105
run all
run: Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 2615.793 ; gain = 0.000
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/shrey/Desktop/AES_SV/AES_SV.runs/synth_2

launch_runs synth_2 -jobs 8
[Mon Feb 21 14:58:17 2022] Launched synth_2...
Run output will be captured here: C:/Users/shrey/Desktop/AES_SV/AES_SV.runs/synth_2/runme.log
report_utilization -name utilization_2
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Feb 21 15:02:21 2022...
