# Edge_Detection_Verilog
