
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.2-SP6.4 <build 146967>)
| Date         : Thu Nov  6 18:09:05 2025
| Design       : ad_da_hdmi_top
| Device       : PGL50H
| Speed Grade  : -5
| Package      : FBG484
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                              
*************************************************************************************************************************************************************
                                                                                          Clock   Non-clock                                                  
 Clock                                     Period       Waveform            Type          Loads       Loads  Sources                                         
-------------------------------------------------------------------------------------------------------------------------------------------------------------
 ad_da_hdmi_top|clk_50M                    1000.0000    {0.0000 500.0000}   Declared       1890           0  {clk_50M}                                       
 pll_adda|u_pll_adda/u_pll_e3/CLKOUT1      1000.0000    {0.0000 500.0000}   Declared       3080           2  {u_pll_adda/u_pll_e3/goppll/CLKOUT1}            
 meter_pll|meter_0/pll_0/u_pll_e3/CLKOUT0  1000.0000    {0.0000 500.0000}   Declared        162           0  {meter_0/pll_0/u_pll_e3/goppll/CLKOUT0}         
 pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1     1000.0000    {0.0000 500.0000}   Declared        125           0  {hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT1}      
 pll|hdmi_color/u_pll/u_pll_e3/CLKOUT0     1000.0000    {0.0000 500.0000}   Declared        693           1  {hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT0}      
 DebugCore_JCLK                            50.0000      {0.0000 25.0000}    Declared        517           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER} 
 DebugCore_CAPTURE                         100.0000     {25.0000 75.0000}   Declared         11           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR}    
=============================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               ad_da_hdmi_top|clk_50M                    
 Inferred_clock_group_1        asynchronous               pll_adda|u_pll_adda/u_pll_e3/CLKOUT1      
 Inferred_clock_group_2        asynchronous               meter_pll|meter_0/pll_0/u_pll_e3/CLKOUT0  
 Inferred_clock_group_3        asynchronous               pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1     
 Inferred_clock_group_4        asynchronous               pll|hdmi_color/u_pll/u_pll_e3/CLKOUT0     
 DebugCoreClockGroup           asynchronous               DebugCore_JCLK  DebugCore_CAPTURE         
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 ad_da_hdmi_top|clk_50M      1.0000 MHz     22.5673 MHz      1000.0000        44.3120        955.688
 pll_adda|u_pll_adda/u_pll_e3/CLKOUT1
                             1.0000 MHz      9.0513 MHz      1000.0000       110.4810        889.519
 meter_pll|meter_0/pll_0/u_pll_e3/CLKOUT0
                             1.0000 MHz    126.0875 MHz      1000.0000         7.9310        992.069
 pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1
                             1.0000 MHz    167.5603 MHz      1000.0000         5.9680        994.032
 pll|hdmi_color/u_pll/u_pll_e3/CLKOUT0
                             1.0000 MHz     84.1397 MHz      1000.0000        11.8850        988.115
 DebugCore_JCLK             20.0000 MHz     65.6082 MHz        50.0000        15.2420         34.758
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ad_da_hdmi_top|clk_50M ad_da_hdmi_top|clk_50M     955.688       0.000              0           4370
 pll_adda|u_pll_adda/u_pll_e3/CLKOUT1
                        pll_adda|u_pll_adda/u_pll_e3/CLKOUT1
                                                   889.519       0.000              0          11481
 meter_pll|meter_0/pll_0/u_pll_e3/CLKOUT0
                        meter_pll|meter_0/pll_0/u_pll_e3/CLKOUT0
                                                   992.069       0.000              0            462
 pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1
                        pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1
                                                   994.032       0.000              0            560
 pll|hdmi_color/u_pll/u_pll_e3/CLKOUT0
                        pll|hdmi_color/u_pll/u_pll_e3/CLKOUT0
                                                   988.115       0.000              0           3258
 DebugCore_JCLK         DebugCore_JCLK              23.523       0.000              0           2105
 DebugCore_CAPTURE      DebugCore_JCLK              19.717       0.000              0            118
 DebugCore_JCLK         DebugCore_CAPTURE           46.794       0.000              0             16
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ad_da_hdmi_top|clk_50M ad_da_hdmi_top|clk_50M       0.287       0.000              0           4370
 pll_adda|u_pll_adda/u_pll_e3/CLKOUT1
                        pll_adda|u_pll_adda/u_pll_e3/CLKOUT1
                                                     0.335       0.000              0          11481
 meter_pll|meter_0/pll_0/u_pll_e3/CLKOUT0
                        meter_pll|meter_0/pll_0/u_pll_e3/CLKOUT0
                                                     0.330       0.000              0            462
 pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1
                        pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1
                                                     0.232       0.000              0            560
 pll|hdmi_color/u_pll/u_pll_e3/CLKOUT0
                        pll|hdmi_color/u_pll/u_pll_e3/CLKOUT0
                                                     0.341       0.000              0           3258
 DebugCore_JCLK         DebugCore_JCLK               0.337       0.000              0           2105
 DebugCore_CAPTURE      DebugCore_JCLK              23.599       0.000              0            118
 DebugCore_JCLK         DebugCore_CAPTURE            0.292       0.000              0             16
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ad_da_hdmi_top|clk_50M ad_da_hdmi_top|clk_50M     995.525       0.000              0           1277
 pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1
                        pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1
                                                   996.187       0.000              0              1
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ad_da_hdmi_top|clk_50M ad_da_hdmi_top|clk_50M       0.732       0.000              0           1277
 pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1
                        pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1
                                                     1.770       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ad_da_hdmi_top|clk_50M                            498.862       0.000              0           1890
 pll_adda|u_pll_adda/u_pll_e3/CLKOUT1              498.100       0.000              0           3080
 meter_pll|meter_0/pll_0/u_pll_e3/CLKOUT0          499.380       0.000              0            162
 pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1             499.102       0.000              0            125
 pll|hdmi_color/u_pll/u_pll_e3/CLKOUT0             498.862       0.000              0            693
 DebugCore_JCLK                                     24.102       0.000              0            517
 DebugCore_CAPTURE                                  49.380       0.000              0             11
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ad_da_hdmi_top|clk_50M ad_da_hdmi_top|clk_50M     974.014       0.000              0           4370
 pll_adda|u_pll_adda/u_pll_e3/CLKOUT1
                        pll_adda|u_pll_adda/u_pll_e3/CLKOUT1
                                                   934.935       0.000              0          11481
 meter_pll|meter_0/pll_0/u_pll_e3/CLKOUT0
                        meter_pll|meter_0/pll_0/u_pll_e3/CLKOUT0
                                                   995.334       0.000              0            462
 pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1
                        pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1
                                                   996.410       0.000              0            560
 pll|hdmi_color/u_pll/u_pll_e3/CLKOUT0
                        pll|hdmi_color/u_pll/u_pll_e3/CLKOUT0
                                                   993.136       0.000              0           3258
 DebugCore_JCLK         DebugCore_JCLK              24.152       0.000              0           2105
 DebugCore_CAPTURE      DebugCore_JCLK              22.274       0.000              0            118
 DebugCore_JCLK         DebugCore_CAPTURE           47.415       0.000              0             16
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ad_da_hdmi_top|clk_50M ad_da_hdmi_top|clk_50M       0.204       0.000              0           4370
 pll_adda|u_pll_adda/u_pll_e3/CLKOUT1
                        pll_adda|u_pll_adda/u_pll_e3/CLKOUT1
                                                     0.254       0.000              0          11481
 meter_pll|meter_0/pll_0/u_pll_e3/CLKOUT0
                        meter_pll|meter_0/pll_0/u_pll_e3/CLKOUT0
                                                     0.229       0.000              0            462
 pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1
                        pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1
                                                     0.165       0.000              0            560
 pll|hdmi_color/u_pll/u_pll_e3/CLKOUT0
                        pll|hdmi_color/u_pll/u_pll_e3/CLKOUT0
                                                     0.253       0.000              0           3258
 DebugCore_JCLK         DebugCore_JCLK               0.260       0.000              0           2105
 DebugCore_CAPTURE      DebugCore_JCLK              24.400       0.000              0            118
 DebugCore_JCLK         DebugCore_CAPTURE            1.137       0.000              0             16
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ad_da_hdmi_top|clk_50M ad_da_hdmi_top|clk_50M     997.461       0.000              0           1277
 pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1
                        pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1
                                                   997.694       0.000              0              1
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ad_da_hdmi_top|clk_50M ad_da_hdmi_top|clk_50M       0.496       0.000              0           1277
 pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1
                        pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1
                                                     1.240       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ad_da_hdmi_top|clk_50M                            499.090       0.000              0           1890
 pll_adda|u_pll_adda/u_pll_e3/CLKOUT1              498.480       0.000              0           3080
 meter_pll|meter_0/pll_0/u_pll_e3/CLKOUT0          499.504       0.000              0            162
 pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1             499.282       0.000              0            125
 pll|hdmi_color/u_pll/u_pll_e3/CLKOUT0             499.090       0.000              0            693
 DebugCore_JCLK                                     24.282       0.000              0            517
 DebugCore_CAPTURE                                  49.504       0.000              0             11
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : uart_drive_1/fsm/r_st_cnt[24]/opit_0_inv_A2Q21/CLK
Endpoint    : uart_drive_1/fsm/read_cmd/opit_0_inv_MUX4TO1Q/I2
Path Group  : ad_da_hdmi_top|clk_50M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.855
  Launch Clock Delay      :  6.233
  Clock Pessimism Removal :  0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_da_hdmi_top|clk_50M (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.074       0.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    1.430       1.504 r       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.504         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.087       1.591 r       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=3)        2.780       4.371         _N180            
 USCM_84_109/CLK_USCM              td                    0.000       4.371 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1890)     1.862       6.233         ntclkbufg_1      
 CLMS_150_49/CLK                                                           r       uart_drive_1/fsm/r_st_cnt[24]/opit_0_inv_A2Q21/CLK

 CLMS_150_49/Q3                    tco                   0.328       6.561 r       uart_drive_1/fsm/r_st_cnt[24]/opit_0_inv_A2Q21/Q1
                                   net (fanout=5)        0.618       7.179         uart_drive_1/fsm/r_st_cnt [24]
 CLMA_150_52/COUT                  td                    0.392       7.571 r       uart_drive_1/fsm/N64_sub19.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.571         uart_drive_1/fsm/N64_sub19.co [4]
                                   td                    0.066       7.637 r       uart_drive_1/fsm/N64_sub19.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.637         uart_drive_1/fsm/N64_sub19.co [6]
 CLMA_150_56/COUT                  td                    0.066       7.703 r       uart_drive_1/fsm/N64_sub19.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.703         uart_drive_1/fsm/N64_sub19.co [8]
                                   td                    0.066       7.769 r       uart_drive_1/fsm/N64_sub19.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.769         uart_drive_1/fsm/N64_sub19.co [10]
 CLMA_150_60/Y2                    td                    0.309       8.078 r       uart_drive_1/fsm/N64_sub19.faddsub_11/gateop/Y
                                   net (fanout=10)       1.093       9.171         uart_drive_1/fsm/_N10
 CLMA_162_52/COUT                  td                    0.578       9.749 r       uart_drive_1/fsm/N64_sub18.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.749         uart_drive_1/fsm/N64_sub18.co [4]
                                   td                    0.066       9.815 r       uart_drive_1/fsm/N64_sub18.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.815         uart_drive_1/fsm/N64_sub18.co [6]
 CLMA_162_56/COUT                  td                    0.066       9.881 r       uart_drive_1/fsm/N64_sub18.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.881         uart_drive_1/fsm/N64_sub18.co [8]
                                   td                    0.066       9.947 r       uart_drive_1/fsm/N64_sub18.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.947         uart_drive_1/fsm/N64_sub18.co [10]
 CLMA_162_60/Y2                    td                    0.309      10.256 r       uart_drive_1/fsm/N64_sub18.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.878      11.134         uart_drive_1/fsm/_N21
 CLMA_154_52/COUT                  td                    0.573      11.707 r       uart_drive_1/fsm/N64_sub17.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.707         uart_drive_1/fsm/N64_sub17.co [4]
                                   td                    0.066      11.773 r       uart_drive_1/fsm/N64_sub17.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.773         uart_drive_1/fsm/N64_sub17.co [6]
 CLMA_154_56/COUT                  td                    0.066      11.839 r       uart_drive_1/fsm/N64_sub17.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.839         uart_drive_1/fsm/N64_sub17.co [8]
                                   td                    0.066      11.905 r       uart_drive_1/fsm/N64_sub17.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.905         uart_drive_1/fsm/N64_sub17.co [10]
 CLMA_154_60/Y2                    td                    0.309      12.214 r       uart_drive_1/fsm/N64_sub17.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.904      13.118         uart_drive_1/fsm/_N32
 CLMA_154_49/COUT                  td                    0.578      13.696 r       uart_drive_1/fsm/N64_sub16.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.696         uart_drive_1/fsm/N64_sub16.co [4]
                                   td                    0.066      13.762 r       uart_drive_1/fsm/N64_sub16.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.762         uart_drive_1/fsm/N64_sub16.co [6]
 CLMA_154_53/COUT                  td                    0.066      13.828 r       uart_drive_1/fsm/N64_sub16.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.828         uart_drive_1/fsm/N64_sub16.co [8]
                                   td                    0.066      13.894 r       uart_drive_1/fsm/N64_sub16.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.894         uart_drive_1/fsm/N64_sub16.co [10]
 CLMA_154_57/Y2                    td                    0.309      14.203 r       uart_drive_1/fsm/N64_sub16.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.868      15.071         uart_drive_1/fsm/_N43
 CLMS_158_37/COUT                  td                    0.578      15.649 r       uart_drive_1/fsm/N64_sub15.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.649         uart_drive_1/fsm/N64_sub15.co [4]
                                   td                    0.066      15.715 r       uart_drive_1/fsm/N64_sub15.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.715         uart_drive_1/fsm/N64_sub15.co [6]
 CLMS_158_41/COUT                  td                    0.066      15.781 r       uart_drive_1/fsm/N64_sub15.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.781         uart_drive_1/fsm/N64_sub15.co [8]
                                   td                    0.066      15.847 r       uart_drive_1/fsm/N64_sub15.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.847         uart_drive_1/fsm/N64_sub15.co [10]
 CLMS_158_45/Y2                    td                    0.309      16.156 r       uart_drive_1/fsm/N64_sub15.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.873      17.029         uart_drive_1/fsm/_N54
                                   td                    0.328      17.357 f       uart_drive_1/fsm/N64_sub14.faddsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.357         uart_drive_1/fsm/N64_sub14.co [2]
 CLMA_162_40/Y3                    td                    0.572      17.929 r       uart_drive_1/fsm/N64_sub14.faddsub_3/gateop_A2/Y1
                                   net (fanout=2)        0.880      18.809         uart_drive_1/fsm/_N58
                                   td                    0.373      19.182 f       uart_drive_1/fsm/N64_sub13.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.182         uart_drive_1/fsm/N64_sub13.co [6]
 CLMA_166_52/COUT                  td                    0.066      19.248 r       uart_drive_1/fsm/N64_sub13.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.248         uart_drive_1/fsm/N64_sub13.co [8]
                                   td                    0.066      19.314 r       uart_drive_1/fsm/N64_sub13.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.314         uart_drive_1/fsm/N64_sub13.co [10]
 CLMA_166_56/Y2                    td                    0.309      19.623 r       uart_drive_1/fsm/N64_sub13.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.860      20.483         uart_drive_1/fsm/_N76
 CLMA_170_40/COUT                  td                    0.578      21.061 r       uart_drive_1/fsm/N64_sub12.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.061         uart_drive_1/fsm/N64_sub12.co [4]
                                   td                    0.066      21.127 r       uart_drive_1/fsm/N64_sub12.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.127         uart_drive_1/fsm/N64_sub12.co [6]
 CLMA_170_44/COUT                  td                    0.066      21.193 r       uart_drive_1/fsm/N64_sub12.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.193         uart_drive_1/fsm/N64_sub12.co [8]
                                   td                    0.066      21.259 r       uart_drive_1/fsm/N64_sub12.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.259         uart_drive_1/fsm/N64_sub12.co [10]
 CLMA_170_48/Y2                    td                    0.309      21.568 r       uart_drive_1/fsm/N64_sub12.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       1.046      22.614         uart_drive_1/fsm/_N87
                                   td                    0.328      22.942 f       uart_drive_1/fsm/N64_sub11.faddsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.942         uart_drive_1/fsm/N64_sub11.co [2]
 CLMS_162_41/COUT                  td                    0.066      23.008 r       uart_drive_1/fsm/N64_sub11.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.008         uart_drive_1/fsm/N64_sub11.co [4]
                                   td                    0.066      23.074 r       uart_drive_1/fsm/N64_sub11.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.074         uart_drive_1/fsm/N64_sub11.co [6]
 CLMS_162_45/COUT                  td                    0.066      23.140 r       uart_drive_1/fsm/N64_sub11.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.140         uart_drive_1/fsm/N64_sub11.co [8]
                                   td                    0.066      23.206 r       uart_drive_1/fsm/N64_sub11.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.206         uart_drive_1/fsm/N64_sub11.co [10]
 CLMS_162_49/Y2                    td                    0.309      23.515 r       uart_drive_1/fsm/N64_sub11.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       1.116      24.631         uart_drive_1/fsm/_N98
 CLMS_166_37/COUT                  td                    0.578      25.209 r       uart_drive_1/fsm/N64_sub10.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.209         uart_drive_1/fsm/N64_sub10.co [4]
                                   td                    0.066      25.275 r       uart_drive_1/fsm/N64_sub10.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.275         uart_drive_1/fsm/N64_sub10.co [6]
 CLMS_166_41/COUT                  td                    0.066      25.341 r       uart_drive_1/fsm/N64_sub10.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.341         uart_drive_1/fsm/N64_sub10.co [8]
                                   td                    0.066      25.407 r       uart_drive_1/fsm/N64_sub10.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.407         uart_drive_1/fsm/N64_sub10.co [10]
 CLMS_166_45/Y2                    td                    0.309      25.716 r       uart_drive_1/fsm/N64_sub10.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.843      26.559         uart_drive_1/fsm/_N109
 CLMA_166_36/COUT                  td                    0.578      27.137 r       uart_drive_1/fsm/N64_sub9.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.137         uart_drive_1/fsm/N64_sub9.co [4]
                                   td                    0.066      27.203 r       uart_drive_1/fsm/N64_sub9.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.203         uart_drive_1/fsm/N64_sub9.co [6]
 CLMA_166_40/COUT                  td                    0.066      27.269 r       uart_drive_1/fsm/N64_sub9.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.269         uart_drive_1/fsm/N64_sub9.co [8]
                                   td                    0.066      27.335 r       uart_drive_1/fsm/N64_sub9.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.335         uart_drive_1/fsm/N64_sub9.co [10]
 CLMA_166_44/Y2                    td                    0.309      27.644 r       uart_drive_1/fsm/N64_sub9.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.864      28.508         uart_drive_1/fsm/_N120
 CLMA_170_28/COUT                  td                    0.578      29.086 r       uart_drive_1/fsm/N64_sub8.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.086         uart_drive_1/fsm/N64_sub8.co [4]
                                   td                    0.066      29.152 r       uart_drive_1/fsm/N64_sub8.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.152         uart_drive_1/fsm/N64_sub8.co [6]
 CLMA_170_32/COUT                  td                    0.066      29.218 r       uart_drive_1/fsm/N64_sub8.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.218         uart_drive_1/fsm/N64_sub8.co [8]
                                   td                    0.066      29.284 r       uart_drive_1/fsm/N64_sub8.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.284         uart_drive_1/fsm/N64_sub8.co [10]
 CLMA_170_36/Y2                    td                    0.309      29.593 r       uart_drive_1/fsm/N64_sub8.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.890      30.483         uart_drive_1/fsm/_N131
 CLMS_162_29/COUT                  td                    0.578      31.061 r       uart_drive_1/fsm/N64_sub7.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.061         uart_drive_1/fsm/N64_sub7.co [4]
                                   td                    0.066      31.127 r       uart_drive_1/fsm/N64_sub7.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.127         uart_drive_1/fsm/N64_sub7.co [6]
 CLMS_162_33/COUT                  td                    0.066      31.193 r       uart_drive_1/fsm/N64_sub7.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.193         uart_drive_1/fsm/N64_sub7.co [8]
                                   td                    0.066      31.259 r       uart_drive_1/fsm/N64_sub7.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.259         uart_drive_1/fsm/N64_sub7.co [10]
 CLMS_162_37/Y2                    td                    0.309      31.568 r       uart_drive_1/fsm/N64_sub7.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.837      32.405         uart_drive_1/fsm/_N142
 CLMA_162_28/COUT                  td                    0.578      32.983 r       uart_drive_1/fsm/N64_sub6.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      32.983         uart_drive_1/fsm/N64_sub6.co [4]
                                   td                    0.066      33.049 r       uart_drive_1/fsm/N64_sub6.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.049         uart_drive_1/fsm/N64_sub6.co [6]
 CLMA_162_32/COUT                  td                    0.066      33.115 r       uart_drive_1/fsm/N64_sub6.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.115         uart_drive_1/fsm/N64_sub6.co [8]
                                   td                    0.066      33.181 r       uart_drive_1/fsm/N64_sub6.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.181         uart_drive_1/fsm/N64_sub6.co [10]
 CLMA_162_36/Y2                    td                    0.309      33.490 r       uart_drive_1/fsm/N64_sub6.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       1.155      34.645         uart_drive_1/fsm/_N153
 CLMA_158_24/COUT                  td                    0.573      35.218 r       uart_drive_1/fsm/N64_sub5.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.218         uart_drive_1/fsm/N64_sub5.co [4]
                                   td                    0.066      35.284 r       uart_drive_1/fsm/N64_sub5.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.284         uart_drive_1/fsm/N64_sub5.co [6]
 CLMA_158_28/COUT                  td                    0.066      35.350 r       uart_drive_1/fsm/N64_sub5.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.350         uart_drive_1/fsm/N64_sub5.co [8]
                                   td                    0.066      35.416 r       uart_drive_1/fsm/N64_sub5.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.416         uart_drive_1/fsm/N64_sub5.co [10]
 CLMA_158_32/Y2                    td                    0.309      35.725 r       uart_drive_1/fsm/N64_sub5.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       1.002      36.727         uart_drive_1/fsm/_N164
 CLMS_158_25/COUT                  td                    0.578      37.305 r       uart_drive_1/fsm/N64_sub4.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.305         uart_drive_1/fsm/N64_sub4.co [4]
                                   td                    0.066      37.371 r       uart_drive_1/fsm/N64_sub4.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.371         uart_drive_1/fsm/N64_sub4.co [6]
 CLMS_158_29/COUT                  td                    0.066      37.437 r       uart_drive_1/fsm/N64_sub4.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.437         uart_drive_1/fsm/N64_sub4.co [8]
                                   td                    0.066      37.503 r       uart_drive_1/fsm/N64_sub4.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.503         uart_drive_1/fsm/N64_sub4.co [10]
 CLMS_158_33/Y2                    td                    0.309      37.812 r       uart_drive_1/fsm/N64_sub4.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       1.060      38.872         uart_drive_1/fsm/_N175
 CLMA_150_24/COUT                  td                    0.578      39.450 r       uart_drive_1/fsm/N64_sub3.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      39.450         uart_drive_1/fsm/N64_sub3.co [4]
                                   td                    0.066      39.516 r       uart_drive_1/fsm/N64_sub3.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      39.516         uart_drive_1/fsm/N64_sub3.co [6]
 CLMA_150_28/COUT                  td                    0.066      39.582 r       uart_drive_1/fsm/N64_sub3.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      39.582         uart_drive_1/fsm/N64_sub3.co [8]
                                   td                    0.066      39.648 r       uart_drive_1/fsm/N64_sub3.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      39.648         uart_drive_1/fsm/N64_sub3.co [10]
 CLMA_150_32/Y2                    td                    0.309      39.957 r       uart_drive_1/fsm/N64_sub3.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.611      40.568         uart_drive_1/fsm/_N186
 CLMA_154_28/COUT                  td                    0.578      41.146 r       uart_drive_1/fsm/N64_sub2.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      41.146         uart_drive_1/fsm/N64_sub2.co [4]
                                   td                    0.066      41.212 r       uart_drive_1/fsm/N64_sub2.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      41.212         uart_drive_1/fsm/N64_sub2.co [6]
 CLMA_154_32/COUT                  td                    0.066      41.278 r       uart_drive_1/fsm/N64_sub2.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      41.278         uart_drive_1/fsm/N64_sub2.co [8]
                                   td                    0.066      41.344 r       uart_drive_1/fsm/N64_sub2.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      41.344         uart_drive_1/fsm/N64_sub2.co [10]
 CLMA_154_36/Y2                    td                    0.309      41.653 r       uart_drive_1/fsm/N64_sub2.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       1.057      42.710         uart_drive_1/fsm/_N197
 CLMA_146_24/COUT                  td                    0.573      43.283 r       uart_drive_1/fsm/N64_sub1.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      43.283         uart_drive_1/fsm/N64_sub1.co [4]
                                   td                    0.066      43.349 r       uart_drive_1/fsm/N64_sub1.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      43.349         uart_drive_1/fsm/N64_sub1.co [6]
 CLMA_146_28/COUT                  td                    0.066      43.415 r       uart_drive_1/fsm/N64_sub1.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      43.415         uart_drive_1/fsm/N64_sub1.co [8]
                                   td                    0.066      43.481 r       uart_drive_1/fsm/N64_sub1.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      43.481         uart_drive_1/fsm/N64_sub1.co [10]
 CLMA_146_32/Y2                    td                    0.309      43.790 r       uart_drive_1/fsm/N64_sub1.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.917      44.707         uart_drive_1/fsm/_N208
                                   td                    0.328      45.035 f       uart_drive_1/fsm/N64_sub0.faddsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      45.035         uart_drive_1/fsm/N64_sub0.co [2]
 CLMS_146_25/Y2                    td                    0.309      45.344 r       uart_drive_1/fsm/N64_sub0.faddsub_3/gateop_A2/Y0
                                   net (fanout=2)        0.609      45.953         uart_drive_1/fsm/_N211
                                   td                    0.540      46.493 f       uart_drive_1/fsm/N64_add_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.493         uart_drive_1/fsm/_N9416
 CLMA_154_25/Y3                    td                    0.572      47.065 r       uart_drive_1/fsm/N64_add_1_3/gateop_A2/Y1
                                   net (fanout=1)        0.611      47.676         uart_drive_1/fsm/_N224
 CLMS_150_25/Y3                    td                    0.327      48.003 r       uart_drive_1/fsm/N69_121/gateop_perm/Z
                                   net (fanout=1)        0.826      48.829         uart_drive_1/fsm/_N25195
 CLMS_150_25/Y6AB                  td                    0.507      49.336 r       uart_drive_1/fsm/N69_66_muxf6_perm/Z
                                   net (fanout=1)        0.672      50.008         uart_drive_1/fsm/_N24386_1
 CLMA_150_36/A2                                                            r       uart_drive_1/fsm/read_cmd/opit_0_inv_MUX4TO1Q/I2

 Data arrival time                                                  50.008         Logic Levels: 58 
                                                                                   Logic: 22.685ns(51.822%), Route: 21.090ns(48.178%)
----------------------------------------------------------------------------------------------------

 Clock ad_da_hdmi_top|clk_50M (rising edge)
                                                      1000.000    1000.000 r                        
 P20                                                     0.000    1000.000 r       clk_50M (port)   
                                   net (fanout=1)        0.074    1000.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    1.196    1001.270 r       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.270         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.055    1001.325 r       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=3)        2.737    1004.062         _N180            
 USCM_84_109/CLK_USCM              td                    0.000    1004.062 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1890)     1.793    1005.855         ntclkbufg_1      
 CLMA_150_36/CLK                                                           r       uart_drive_1/fsm/read_cmd/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.334    1006.189                          
 clock uncertainty                                      -0.050    1006.139                          

 Setup time                                             -0.443    1005.696                          

 Data required time                                               1005.696                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.696                          
 Data arrival time                                                  50.008                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       955.688                          
====================================================================================================

====================================================================================================

Startpoint  : uart_drive_1/fsm/r_st_cnt[24]/opit_0_inv_A2Q21/CLK
Endpoint    : uart_drive_1/fsm/read_cmd/opit_0_inv_MUX4TO1Q/I3
Path Group  : ad_da_hdmi_top|clk_50M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.855
  Launch Clock Delay      :  6.233
  Clock Pessimism Removal :  0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_da_hdmi_top|clk_50M (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.074       0.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    1.430       1.504 r       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.504         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.087       1.591 r       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=3)        2.780       4.371         _N180            
 USCM_84_109/CLK_USCM              td                    0.000       4.371 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1890)     1.862       6.233         ntclkbufg_1      
 CLMS_150_49/CLK                                                           r       uart_drive_1/fsm/r_st_cnt[24]/opit_0_inv_A2Q21/CLK

 CLMS_150_49/Q3                    tco                   0.328       6.561 r       uart_drive_1/fsm/r_st_cnt[24]/opit_0_inv_A2Q21/Q1
                                   net (fanout=5)        0.618       7.179         uart_drive_1/fsm/r_st_cnt [24]
 CLMA_150_52/COUT                  td                    0.392       7.571 r       uart_drive_1/fsm/N64_sub19.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.571         uart_drive_1/fsm/N64_sub19.co [4]
                                   td                    0.066       7.637 r       uart_drive_1/fsm/N64_sub19.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.637         uart_drive_1/fsm/N64_sub19.co [6]
 CLMA_150_56/COUT                  td                    0.066       7.703 r       uart_drive_1/fsm/N64_sub19.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.703         uart_drive_1/fsm/N64_sub19.co [8]
                                   td                    0.066       7.769 r       uart_drive_1/fsm/N64_sub19.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.769         uart_drive_1/fsm/N64_sub19.co [10]
 CLMA_150_60/Y2                    td                    0.309       8.078 r       uart_drive_1/fsm/N64_sub19.faddsub_11/gateop/Y
                                   net (fanout=10)       1.093       9.171         uart_drive_1/fsm/_N10
 CLMA_162_52/COUT                  td                    0.578       9.749 r       uart_drive_1/fsm/N64_sub18.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.749         uart_drive_1/fsm/N64_sub18.co [4]
                                   td                    0.066       9.815 r       uart_drive_1/fsm/N64_sub18.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.815         uart_drive_1/fsm/N64_sub18.co [6]
 CLMA_162_56/COUT                  td                    0.066       9.881 r       uart_drive_1/fsm/N64_sub18.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.881         uart_drive_1/fsm/N64_sub18.co [8]
                                   td                    0.066       9.947 r       uart_drive_1/fsm/N64_sub18.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.947         uart_drive_1/fsm/N64_sub18.co [10]
 CLMA_162_60/Y2                    td                    0.309      10.256 r       uart_drive_1/fsm/N64_sub18.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.878      11.134         uart_drive_1/fsm/_N21
 CLMA_154_52/COUT                  td                    0.573      11.707 r       uart_drive_1/fsm/N64_sub17.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.707         uart_drive_1/fsm/N64_sub17.co [4]
                                   td                    0.066      11.773 r       uart_drive_1/fsm/N64_sub17.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.773         uart_drive_1/fsm/N64_sub17.co [6]
 CLMA_154_56/COUT                  td                    0.066      11.839 r       uart_drive_1/fsm/N64_sub17.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.839         uart_drive_1/fsm/N64_sub17.co [8]
                                   td                    0.066      11.905 r       uart_drive_1/fsm/N64_sub17.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.905         uart_drive_1/fsm/N64_sub17.co [10]
 CLMA_154_60/Y2                    td                    0.309      12.214 r       uart_drive_1/fsm/N64_sub17.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.904      13.118         uart_drive_1/fsm/_N32
 CLMA_154_49/COUT                  td                    0.578      13.696 r       uart_drive_1/fsm/N64_sub16.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.696         uart_drive_1/fsm/N64_sub16.co [4]
                                   td                    0.066      13.762 r       uart_drive_1/fsm/N64_sub16.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.762         uart_drive_1/fsm/N64_sub16.co [6]
 CLMA_154_53/COUT                  td                    0.066      13.828 r       uart_drive_1/fsm/N64_sub16.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.828         uart_drive_1/fsm/N64_sub16.co [8]
                                   td                    0.066      13.894 r       uart_drive_1/fsm/N64_sub16.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.894         uart_drive_1/fsm/N64_sub16.co [10]
 CLMA_154_57/Y2                    td                    0.309      14.203 r       uart_drive_1/fsm/N64_sub16.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.868      15.071         uart_drive_1/fsm/_N43
 CLMS_158_37/COUT                  td                    0.578      15.649 r       uart_drive_1/fsm/N64_sub15.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.649         uart_drive_1/fsm/N64_sub15.co [4]
                                   td                    0.066      15.715 r       uart_drive_1/fsm/N64_sub15.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.715         uart_drive_1/fsm/N64_sub15.co [6]
 CLMS_158_41/COUT                  td                    0.066      15.781 r       uart_drive_1/fsm/N64_sub15.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.781         uart_drive_1/fsm/N64_sub15.co [8]
                                   td                    0.066      15.847 r       uart_drive_1/fsm/N64_sub15.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.847         uart_drive_1/fsm/N64_sub15.co [10]
 CLMS_158_45/Y2                    td                    0.309      16.156 r       uart_drive_1/fsm/N64_sub15.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.873      17.029         uart_drive_1/fsm/_N54
                                   td                    0.328      17.357 f       uart_drive_1/fsm/N64_sub14.faddsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.357         uart_drive_1/fsm/N64_sub14.co [2]
 CLMA_162_40/Y3                    td                    0.572      17.929 r       uart_drive_1/fsm/N64_sub14.faddsub_3/gateop_A2/Y1
                                   net (fanout=2)        0.880      18.809         uart_drive_1/fsm/_N58
                                   td                    0.373      19.182 f       uart_drive_1/fsm/N64_sub13.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.182         uart_drive_1/fsm/N64_sub13.co [6]
 CLMA_166_52/COUT                  td                    0.066      19.248 r       uart_drive_1/fsm/N64_sub13.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.248         uart_drive_1/fsm/N64_sub13.co [8]
                                   td                    0.066      19.314 r       uart_drive_1/fsm/N64_sub13.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.314         uart_drive_1/fsm/N64_sub13.co [10]
 CLMA_166_56/Y2                    td                    0.309      19.623 r       uart_drive_1/fsm/N64_sub13.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.860      20.483         uart_drive_1/fsm/_N76
 CLMA_170_40/COUT                  td                    0.578      21.061 r       uart_drive_1/fsm/N64_sub12.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.061         uart_drive_1/fsm/N64_sub12.co [4]
                                   td                    0.066      21.127 r       uart_drive_1/fsm/N64_sub12.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.127         uart_drive_1/fsm/N64_sub12.co [6]
 CLMA_170_44/COUT                  td                    0.066      21.193 r       uart_drive_1/fsm/N64_sub12.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.193         uart_drive_1/fsm/N64_sub12.co [8]
                                   td                    0.066      21.259 r       uart_drive_1/fsm/N64_sub12.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.259         uart_drive_1/fsm/N64_sub12.co [10]
 CLMA_170_48/Y2                    td                    0.309      21.568 r       uart_drive_1/fsm/N64_sub12.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       1.046      22.614         uart_drive_1/fsm/_N87
                                   td                    0.328      22.942 f       uart_drive_1/fsm/N64_sub11.faddsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.942         uart_drive_1/fsm/N64_sub11.co [2]
 CLMS_162_41/COUT                  td                    0.066      23.008 r       uart_drive_1/fsm/N64_sub11.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.008         uart_drive_1/fsm/N64_sub11.co [4]
                                   td                    0.066      23.074 r       uart_drive_1/fsm/N64_sub11.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.074         uart_drive_1/fsm/N64_sub11.co [6]
 CLMS_162_45/COUT                  td                    0.066      23.140 r       uart_drive_1/fsm/N64_sub11.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.140         uart_drive_1/fsm/N64_sub11.co [8]
                                   td                    0.066      23.206 r       uart_drive_1/fsm/N64_sub11.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.206         uart_drive_1/fsm/N64_sub11.co [10]
 CLMS_162_49/Y2                    td                    0.309      23.515 r       uart_drive_1/fsm/N64_sub11.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       1.116      24.631         uart_drive_1/fsm/_N98
 CLMS_166_37/COUT                  td                    0.578      25.209 r       uart_drive_1/fsm/N64_sub10.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.209         uart_drive_1/fsm/N64_sub10.co [4]
                                   td                    0.066      25.275 r       uart_drive_1/fsm/N64_sub10.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.275         uart_drive_1/fsm/N64_sub10.co [6]
 CLMS_166_41/COUT                  td                    0.066      25.341 r       uart_drive_1/fsm/N64_sub10.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.341         uart_drive_1/fsm/N64_sub10.co [8]
                                   td                    0.066      25.407 r       uart_drive_1/fsm/N64_sub10.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.407         uart_drive_1/fsm/N64_sub10.co [10]
 CLMS_166_45/Y2                    td                    0.309      25.716 r       uart_drive_1/fsm/N64_sub10.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.843      26.559         uart_drive_1/fsm/_N109
 CLMA_166_36/COUT                  td                    0.578      27.137 r       uart_drive_1/fsm/N64_sub9.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.137         uart_drive_1/fsm/N64_sub9.co [4]
                                   td                    0.066      27.203 r       uart_drive_1/fsm/N64_sub9.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.203         uart_drive_1/fsm/N64_sub9.co [6]
 CLMA_166_40/COUT                  td                    0.066      27.269 r       uart_drive_1/fsm/N64_sub9.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.269         uart_drive_1/fsm/N64_sub9.co [8]
                                   td                    0.066      27.335 r       uart_drive_1/fsm/N64_sub9.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.335         uart_drive_1/fsm/N64_sub9.co [10]
 CLMA_166_44/Y2                    td                    0.309      27.644 r       uart_drive_1/fsm/N64_sub9.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.864      28.508         uart_drive_1/fsm/_N120
 CLMA_170_28/COUT                  td                    0.578      29.086 r       uart_drive_1/fsm/N64_sub8.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.086         uart_drive_1/fsm/N64_sub8.co [4]
                                   td                    0.066      29.152 r       uart_drive_1/fsm/N64_sub8.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.152         uart_drive_1/fsm/N64_sub8.co [6]
 CLMA_170_32/COUT                  td                    0.066      29.218 r       uart_drive_1/fsm/N64_sub8.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.218         uart_drive_1/fsm/N64_sub8.co [8]
                                   td                    0.066      29.284 r       uart_drive_1/fsm/N64_sub8.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.284         uart_drive_1/fsm/N64_sub8.co [10]
 CLMA_170_36/Y2                    td                    0.309      29.593 r       uart_drive_1/fsm/N64_sub8.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.890      30.483         uart_drive_1/fsm/_N131
 CLMS_162_29/COUT                  td                    0.578      31.061 r       uart_drive_1/fsm/N64_sub7.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.061         uart_drive_1/fsm/N64_sub7.co [4]
                                   td                    0.066      31.127 r       uart_drive_1/fsm/N64_sub7.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.127         uart_drive_1/fsm/N64_sub7.co [6]
 CLMS_162_33/COUT                  td                    0.066      31.193 r       uart_drive_1/fsm/N64_sub7.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.193         uart_drive_1/fsm/N64_sub7.co [8]
                                   td                    0.066      31.259 r       uart_drive_1/fsm/N64_sub7.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.259         uart_drive_1/fsm/N64_sub7.co [10]
 CLMS_162_37/Y2                    td                    0.309      31.568 r       uart_drive_1/fsm/N64_sub7.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.837      32.405         uart_drive_1/fsm/_N142
 CLMA_162_28/COUT                  td                    0.578      32.983 r       uart_drive_1/fsm/N64_sub6.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      32.983         uart_drive_1/fsm/N64_sub6.co [4]
                                   td                    0.066      33.049 r       uart_drive_1/fsm/N64_sub6.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.049         uart_drive_1/fsm/N64_sub6.co [6]
 CLMA_162_32/COUT                  td                    0.066      33.115 r       uart_drive_1/fsm/N64_sub6.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.115         uart_drive_1/fsm/N64_sub6.co [8]
                                   td                    0.066      33.181 r       uart_drive_1/fsm/N64_sub6.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.181         uart_drive_1/fsm/N64_sub6.co [10]
 CLMA_162_36/Y2                    td                    0.309      33.490 r       uart_drive_1/fsm/N64_sub6.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       1.155      34.645         uart_drive_1/fsm/_N153
 CLMA_158_24/COUT                  td                    0.573      35.218 r       uart_drive_1/fsm/N64_sub5.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.218         uart_drive_1/fsm/N64_sub5.co [4]
                                   td                    0.066      35.284 r       uart_drive_1/fsm/N64_sub5.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.284         uart_drive_1/fsm/N64_sub5.co [6]
 CLMA_158_28/COUT                  td                    0.066      35.350 r       uart_drive_1/fsm/N64_sub5.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.350         uart_drive_1/fsm/N64_sub5.co [8]
                                   td                    0.066      35.416 r       uart_drive_1/fsm/N64_sub5.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.416         uart_drive_1/fsm/N64_sub5.co [10]
 CLMA_158_32/Y2                    td                    0.309      35.725 r       uart_drive_1/fsm/N64_sub5.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       1.002      36.727         uart_drive_1/fsm/_N164
 CLMS_158_25/COUT                  td                    0.578      37.305 r       uart_drive_1/fsm/N64_sub4.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.305         uart_drive_1/fsm/N64_sub4.co [4]
                                   td                    0.066      37.371 r       uart_drive_1/fsm/N64_sub4.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.371         uart_drive_1/fsm/N64_sub4.co [6]
 CLMS_158_29/COUT                  td                    0.066      37.437 r       uart_drive_1/fsm/N64_sub4.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.437         uart_drive_1/fsm/N64_sub4.co [8]
                                   td                    0.066      37.503 r       uart_drive_1/fsm/N64_sub4.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.503         uart_drive_1/fsm/N64_sub4.co [10]
 CLMS_158_33/Y2                    td                    0.309      37.812 r       uart_drive_1/fsm/N64_sub4.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       1.060      38.872         uart_drive_1/fsm/_N175
 CLMA_150_24/COUT                  td                    0.578      39.450 r       uart_drive_1/fsm/N64_sub3.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      39.450         uart_drive_1/fsm/N64_sub3.co [4]
                                   td                    0.066      39.516 r       uart_drive_1/fsm/N64_sub3.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      39.516         uart_drive_1/fsm/N64_sub3.co [6]
 CLMA_150_28/COUT                  td                    0.066      39.582 r       uart_drive_1/fsm/N64_sub3.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      39.582         uart_drive_1/fsm/N64_sub3.co [8]
                                   td                    0.066      39.648 r       uart_drive_1/fsm/N64_sub3.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      39.648         uart_drive_1/fsm/N64_sub3.co [10]
 CLMA_150_32/Y2                    td                    0.309      39.957 r       uart_drive_1/fsm/N64_sub3.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.611      40.568         uart_drive_1/fsm/_N186
 CLMA_154_28/COUT                  td                    0.578      41.146 r       uart_drive_1/fsm/N64_sub2.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      41.146         uart_drive_1/fsm/N64_sub2.co [4]
                                   td                    0.066      41.212 r       uart_drive_1/fsm/N64_sub2.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      41.212         uart_drive_1/fsm/N64_sub2.co [6]
 CLMA_154_32/COUT                  td                    0.066      41.278 r       uart_drive_1/fsm/N64_sub2.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      41.278         uart_drive_1/fsm/N64_sub2.co [8]
                                   td                    0.066      41.344 r       uart_drive_1/fsm/N64_sub2.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      41.344         uart_drive_1/fsm/N64_sub2.co [10]
 CLMA_154_36/Y2                    td                    0.309      41.653 r       uart_drive_1/fsm/N64_sub2.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       1.057      42.710         uart_drive_1/fsm/_N197
 CLMA_146_24/COUT                  td                    0.573      43.283 r       uart_drive_1/fsm/N64_sub1.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      43.283         uart_drive_1/fsm/N64_sub1.co [4]
                                   td                    0.066      43.349 r       uart_drive_1/fsm/N64_sub1.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      43.349         uart_drive_1/fsm/N64_sub1.co [6]
 CLMA_146_28/COUT                  td                    0.066      43.415 r       uart_drive_1/fsm/N64_sub1.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      43.415         uart_drive_1/fsm/N64_sub1.co [8]
                                   td                    0.066      43.481 r       uart_drive_1/fsm/N64_sub1.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      43.481         uart_drive_1/fsm/N64_sub1.co [10]
 CLMA_146_32/Y2                    td                    0.309      43.790 r       uart_drive_1/fsm/N64_sub1.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.917      44.707         uart_drive_1/fsm/_N208
 CLMS_146_25/COUT                  td                    0.578      45.285 r       uart_drive_1/fsm/N64_sub0.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      45.285         uart_drive_1/fsm/N64_sub0.co [4]
                                   td                    0.066      45.351 r       uart_drive_1/fsm/N64_sub0.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      45.351         uart_drive_1/fsm/N64_sub0.co [6]
 CLMS_146_29/COUT                  td                    0.066      45.417 r       uart_drive_1/fsm/N64_sub0.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      45.417         uart_drive_1/fsm/N64_sub0.co [8]
 CLMS_146_33/Y0                    td                    0.306      45.723 r       uart_drive_1/fsm/N64_sub0.faddsub_9/gateop_A2/Y0
                                   net (fanout=2)        0.810      46.533         uart_drive_1/fsm/_N217
 CLMA_154_29/COUT                  td                    0.397      46.930 r       uart_drive_1/fsm/N64_add_1_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.930         uart_drive_1/fsm/_N9422
 CLMA_154_33/Y0                    td                    0.306      47.236 r       uart_drive_1/fsm/N64_add_1_9/gateop/Y
                                   net (fanout=1)        0.616      47.852         uart_drive_1/fsm/_N229
 CLMA_150_36/A0                                                            r       uart_drive_1/fsm/read_cmd/opit_0_inv_MUX4TO1Q/I3

 Data arrival time                                                  47.852         Logic Levels: 59 
                                                                                   Logic: 21.821ns(52.430%), Route: 19.798ns(47.570%)
----------------------------------------------------------------------------------------------------

 Clock ad_da_hdmi_top|clk_50M (rising edge)
                                                      1000.000    1000.000 r                        
 P20                                                     0.000    1000.000 r       clk_50M (port)   
                                   net (fanout=1)        0.074    1000.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    1.196    1001.270 r       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.270         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.055    1001.325 r       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=3)        2.737    1004.062         _N180            
 USCM_84_109/CLK_USCM              td                    0.000    1004.062 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1890)     1.793    1005.855         ntclkbufg_1      
 CLMA_150_36/CLK                                                           r       uart_drive_1/fsm/read_cmd/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.334    1006.189                          
 clock uncertainty                                      -0.050    1006.139                          

 Setup time                                             -0.222    1005.917                          

 Data required time                                               1005.917                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.917                          
 Data arrival time                                                  47.852                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       958.065                          
====================================================================================================

====================================================================================================

Startpoint  : uart_drive_1/fsm/r_st_cnt[24]/opit_0_inv_A2Q21/CLK
Endpoint    : uart_drive_1/fsm/read_cmd/opit_0_inv_MUX4TO1Q/I0
Path Group  : ad_da_hdmi_top|clk_50M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.855
  Launch Clock Delay      :  6.233
  Clock Pessimism Removal :  0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_da_hdmi_top|clk_50M (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.074       0.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    1.430       1.504 r       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.504         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.087       1.591 r       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=3)        2.780       4.371         _N180            
 USCM_84_109/CLK_USCM              td                    0.000       4.371 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1890)     1.862       6.233         ntclkbufg_1      
 CLMS_150_49/CLK                                                           r       uart_drive_1/fsm/r_st_cnt[24]/opit_0_inv_A2Q21/CLK

 CLMS_150_49/Q3                    tco                   0.328       6.561 r       uart_drive_1/fsm/r_st_cnt[24]/opit_0_inv_A2Q21/Q1
                                   net (fanout=5)        0.618       7.179         uart_drive_1/fsm/r_st_cnt [24]
 CLMA_150_52/COUT                  td                    0.392       7.571 r       uart_drive_1/fsm/N64_sub19.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.571         uart_drive_1/fsm/N64_sub19.co [4]
                                   td                    0.066       7.637 r       uart_drive_1/fsm/N64_sub19.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.637         uart_drive_1/fsm/N64_sub19.co [6]
 CLMA_150_56/COUT                  td                    0.066       7.703 r       uart_drive_1/fsm/N64_sub19.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.703         uart_drive_1/fsm/N64_sub19.co [8]
                                   td                    0.066       7.769 r       uart_drive_1/fsm/N64_sub19.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.769         uart_drive_1/fsm/N64_sub19.co [10]
 CLMA_150_60/Y2                    td                    0.309       8.078 r       uart_drive_1/fsm/N64_sub19.faddsub_11/gateop/Y
                                   net (fanout=10)       1.093       9.171         uart_drive_1/fsm/_N10
 CLMA_162_52/COUT                  td                    0.578       9.749 r       uart_drive_1/fsm/N64_sub18.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.749         uart_drive_1/fsm/N64_sub18.co [4]
                                   td                    0.066       9.815 r       uart_drive_1/fsm/N64_sub18.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.815         uart_drive_1/fsm/N64_sub18.co [6]
 CLMA_162_56/COUT                  td                    0.066       9.881 r       uart_drive_1/fsm/N64_sub18.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.881         uart_drive_1/fsm/N64_sub18.co [8]
                                   td                    0.066       9.947 r       uart_drive_1/fsm/N64_sub18.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.947         uart_drive_1/fsm/N64_sub18.co [10]
 CLMA_162_60/Y2                    td                    0.309      10.256 r       uart_drive_1/fsm/N64_sub18.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.878      11.134         uart_drive_1/fsm/_N21
 CLMA_154_52/COUT                  td                    0.573      11.707 r       uart_drive_1/fsm/N64_sub17.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.707         uart_drive_1/fsm/N64_sub17.co [4]
                                   td                    0.066      11.773 r       uart_drive_1/fsm/N64_sub17.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.773         uart_drive_1/fsm/N64_sub17.co [6]
 CLMA_154_56/COUT                  td                    0.066      11.839 r       uart_drive_1/fsm/N64_sub17.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.839         uart_drive_1/fsm/N64_sub17.co [8]
                                   td                    0.066      11.905 r       uart_drive_1/fsm/N64_sub17.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.905         uart_drive_1/fsm/N64_sub17.co [10]
 CLMA_154_60/Y2                    td                    0.309      12.214 r       uart_drive_1/fsm/N64_sub17.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.904      13.118         uart_drive_1/fsm/_N32
 CLMA_154_49/COUT                  td                    0.578      13.696 r       uart_drive_1/fsm/N64_sub16.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.696         uart_drive_1/fsm/N64_sub16.co [4]
                                   td                    0.066      13.762 r       uart_drive_1/fsm/N64_sub16.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.762         uart_drive_1/fsm/N64_sub16.co [6]
 CLMA_154_53/COUT                  td                    0.066      13.828 r       uart_drive_1/fsm/N64_sub16.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.828         uart_drive_1/fsm/N64_sub16.co [8]
                                   td                    0.066      13.894 r       uart_drive_1/fsm/N64_sub16.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.894         uart_drive_1/fsm/N64_sub16.co [10]
 CLMA_154_57/Y2                    td                    0.309      14.203 r       uart_drive_1/fsm/N64_sub16.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.868      15.071         uart_drive_1/fsm/_N43
 CLMS_158_37/COUT                  td                    0.578      15.649 r       uart_drive_1/fsm/N64_sub15.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.649         uart_drive_1/fsm/N64_sub15.co [4]
                                   td                    0.066      15.715 r       uart_drive_1/fsm/N64_sub15.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.715         uart_drive_1/fsm/N64_sub15.co [6]
 CLMS_158_41/COUT                  td                    0.066      15.781 r       uart_drive_1/fsm/N64_sub15.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.781         uart_drive_1/fsm/N64_sub15.co [8]
                                   td                    0.066      15.847 r       uart_drive_1/fsm/N64_sub15.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.847         uart_drive_1/fsm/N64_sub15.co [10]
 CLMS_158_45/Y2                    td                    0.309      16.156 r       uart_drive_1/fsm/N64_sub15.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.873      17.029         uart_drive_1/fsm/_N54
                                   td                    0.328      17.357 f       uart_drive_1/fsm/N64_sub14.faddsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.357         uart_drive_1/fsm/N64_sub14.co [2]
 CLMA_162_40/Y3                    td                    0.572      17.929 r       uart_drive_1/fsm/N64_sub14.faddsub_3/gateop_A2/Y1
                                   net (fanout=2)        0.880      18.809         uart_drive_1/fsm/_N58
                                   td                    0.373      19.182 f       uart_drive_1/fsm/N64_sub13.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.182         uart_drive_1/fsm/N64_sub13.co [6]
 CLMA_166_52/COUT                  td                    0.066      19.248 r       uart_drive_1/fsm/N64_sub13.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.248         uart_drive_1/fsm/N64_sub13.co [8]
                                   td                    0.066      19.314 r       uart_drive_1/fsm/N64_sub13.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.314         uart_drive_1/fsm/N64_sub13.co [10]
 CLMA_166_56/Y2                    td                    0.309      19.623 r       uart_drive_1/fsm/N64_sub13.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.860      20.483         uart_drive_1/fsm/_N76
 CLMA_170_40/COUT                  td                    0.578      21.061 r       uart_drive_1/fsm/N64_sub12.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.061         uart_drive_1/fsm/N64_sub12.co [4]
                                   td                    0.066      21.127 r       uart_drive_1/fsm/N64_sub12.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.127         uart_drive_1/fsm/N64_sub12.co [6]
 CLMA_170_44/COUT                  td                    0.066      21.193 r       uart_drive_1/fsm/N64_sub12.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.193         uart_drive_1/fsm/N64_sub12.co [8]
                                   td                    0.066      21.259 r       uart_drive_1/fsm/N64_sub12.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.259         uart_drive_1/fsm/N64_sub12.co [10]
 CLMA_170_48/Y2                    td                    0.309      21.568 r       uart_drive_1/fsm/N64_sub12.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       1.046      22.614         uart_drive_1/fsm/_N87
                                   td                    0.328      22.942 f       uart_drive_1/fsm/N64_sub11.faddsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.942         uart_drive_1/fsm/N64_sub11.co [2]
 CLMS_162_41/COUT                  td                    0.066      23.008 r       uart_drive_1/fsm/N64_sub11.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.008         uart_drive_1/fsm/N64_sub11.co [4]
                                   td                    0.066      23.074 r       uart_drive_1/fsm/N64_sub11.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.074         uart_drive_1/fsm/N64_sub11.co [6]
 CLMS_162_45/COUT                  td                    0.066      23.140 r       uart_drive_1/fsm/N64_sub11.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.140         uart_drive_1/fsm/N64_sub11.co [8]
                                   td                    0.066      23.206 r       uart_drive_1/fsm/N64_sub11.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.206         uart_drive_1/fsm/N64_sub11.co [10]
 CLMS_162_49/Y2                    td                    0.309      23.515 r       uart_drive_1/fsm/N64_sub11.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       1.116      24.631         uart_drive_1/fsm/_N98
 CLMS_166_37/COUT                  td                    0.578      25.209 r       uart_drive_1/fsm/N64_sub10.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.209         uart_drive_1/fsm/N64_sub10.co [4]
                                   td                    0.066      25.275 r       uart_drive_1/fsm/N64_sub10.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.275         uart_drive_1/fsm/N64_sub10.co [6]
 CLMS_166_41/COUT                  td                    0.066      25.341 r       uart_drive_1/fsm/N64_sub10.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.341         uart_drive_1/fsm/N64_sub10.co [8]
                                   td                    0.066      25.407 r       uart_drive_1/fsm/N64_sub10.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.407         uart_drive_1/fsm/N64_sub10.co [10]
 CLMS_166_45/Y2                    td                    0.309      25.716 r       uart_drive_1/fsm/N64_sub10.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.843      26.559         uart_drive_1/fsm/_N109
 CLMA_166_36/COUT                  td                    0.578      27.137 r       uart_drive_1/fsm/N64_sub9.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.137         uart_drive_1/fsm/N64_sub9.co [4]
                                   td                    0.066      27.203 r       uart_drive_1/fsm/N64_sub9.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.203         uart_drive_1/fsm/N64_sub9.co [6]
 CLMA_166_40/COUT                  td                    0.066      27.269 r       uart_drive_1/fsm/N64_sub9.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.269         uart_drive_1/fsm/N64_sub9.co [8]
                                   td                    0.066      27.335 r       uart_drive_1/fsm/N64_sub9.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.335         uart_drive_1/fsm/N64_sub9.co [10]
 CLMA_166_44/Y2                    td                    0.309      27.644 r       uart_drive_1/fsm/N64_sub9.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.864      28.508         uart_drive_1/fsm/_N120
 CLMA_170_28/COUT                  td                    0.578      29.086 r       uart_drive_1/fsm/N64_sub8.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.086         uart_drive_1/fsm/N64_sub8.co [4]
                                   td                    0.066      29.152 r       uart_drive_1/fsm/N64_sub8.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.152         uart_drive_1/fsm/N64_sub8.co [6]
 CLMA_170_32/COUT                  td                    0.066      29.218 r       uart_drive_1/fsm/N64_sub8.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.218         uart_drive_1/fsm/N64_sub8.co [8]
                                   td                    0.066      29.284 r       uart_drive_1/fsm/N64_sub8.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.284         uart_drive_1/fsm/N64_sub8.co [10]
 CLMA_170_36/Y2                    td                    0.309      29.593 r       uart_drive_1/fsm/N64_sub8.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.890      30.483         uart_drive_1/fsm/_N131
 CLMS_162_29/COUT                  td                    0.578      31.061 r       uart_drive_1/fsm/N64_sub7.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.061         uart_drive_1/fsm/N64_sub7.co [4]
                                   td                    0.066      31.127 r       uart_drive_1/fsm/N64_sub7.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.127         uart_drive_1/fsm/N64_sub7.co [6]
 CLMS_162_33/COUT                  td                    0.066      31.193 r       uart_drive_1/fsm/N64_sub7.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.193         uart_drive_1/fsm/N64_sub7.co [8]
                                   td                    0.066      31.259 r       uart_drive_1/fsm/N64_sub7.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.259         uart_drive_1/fsm/N64_sub7.co [10]
 CLMS_162_37/Y2                    td                    0.309      31.568 r       uart_drive_1/fsm/N64_sub7.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.837      32.405         uart_drive_1/fsm/_N142
 CLMA_162_28/COUT                  td                    0.578      32.983 r       uart_drive_1/fsm/N64_sub6.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      32.983         uart_drive_1/fsm/N64_sub6.co [4]
                                   td                    0.066      33.049 r       uart_drive_1/fsm/N64_sub6.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.049         uart_drive_1/fsm/N64_sub6.co [6]
 CLMA_162_32/COUT                  td                    0.066      33.115 r       uart_drive_1/fsm/N64_sub6.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.115         uart_drive_1/fsm/N64_sub6.co [8]
                                   td                    0.066      33.181 r       uart_drive_1/fsm/N64_sub6.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.181         uart_drive_1/fsm/N64_sub6.co [10]
 CLMA_162_36/Y2                    td                    0.309      33.490 r       uart_drive_1/fsm/N64_sub6.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       1.155      34.645         uart_drive_1/fsm/_N153
 CLMA_158_24/COUT                  td                    0.573      35.218 r       uart_drive_1/fsm/N64_sub5.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.218         uart_drive_1/fsm/N64_sub5.co [4]
                                   td                    0.066      35.284 r       uart_drive_1/fsm/N64_sub5.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.284         uart_drive_1/fsm/N64_sub5.co [6]
 CLMA_158_28/COUT                  td                    0.066      35.350 r       uart_drive_1/fsm/N64_sub5.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.350         uart_drive_1/fsm/N64_sub5.co [8]
                                   td                    0.066      35.416 r       uart_drive_1/fsm/N64_sub5.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.416         uart_drive_1/fsm/N64_sub5.co [10]
 CLMA_158_32/Y2                    td                    0.309      35.725 r       uart_drive_1/fsm/N64_sub5.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       1.002      36.727         uart_drive_1/fsm/_N164
 CLMS_158_25/COUT                  td                    0.578      37.305 r       uart_drive_1/fsm/N64_sub4.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.305         uart_drive_1/fsm/N64_sub4.co [4]
                                   td                    0.066      37.371 r       uart_drive_1/fsm/N64_sub4.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.371         uart_drive_1/fsm/N64_sub4.co [6]
 CLMS_158_29/COUT                  td                    0.066      37.437 r       uart_drive_1/fsm/N64_sub4.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.437         uart_drive_1/fsm/N64_sub4.co [8]
                                   td                    0.066      37.503 r       uart_drive_1/fsm/N64_sub4.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.503         uart_drive_1/fsm/N64_sub4.co [10]
 CLMS_158_33/Y2                    td                    0.309      37.812 r       uart_drive_1/fsm/N64_sub4.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       1.060      38.872         uart_drive_1/fsm/_N175
 CLMA_150_24/COUT                  td                    0.578      39.450 r       uart_drive_1/fsm/N64_sub3.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      39.450         uart_drive_1/fsm/N64_sub3.co [4]
                                   td                    0.066      39.516 r       uart_drive_1/fsm/N64_sub3.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      39.516         uart_drive_1/fsm/N64_sub3.co [6]
 CLMA_150_28/COUT                  td                    0.066      39.582 r       uart_drive_1/fsm/N64_sub3.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      39.582         uart_drive_1/fsm/N64_sub3.co [8]
                                   td                    0.066      39.648 r       uart_drive_1/fsm/N64_sub3.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      39.648         uart_drive_1/fsm/N64_sub3.co [10]
 CLMA_150_32/Y2                    td                    0.309      39.957 r       uart_drive_1/fsm/N64_sub3.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.611      40.568         uart_drive_1/fsm/_N186
 CLMA_154_28/COUT                  td                    0.578      41.146 r       uart_drive_1/fsm/N64_sub2.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      41.146         uart_drive_1/fsm/N64_sub2.co [4]
                                   td                    0.066      41.212 r       uart_drive_1/fsm/N64_sub2.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      41.212         uart_drive_1/fsm/N64_sub2.co [6]
 CLMA_154_32/COUT                  td                    0.066      41.278 r       uart_drive_1/fsm/N64_sub2.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      41.278         uart_drive_1/fsm/N64_sub2.co [8]
                                   td                    0.066      41.344 r       uart_drive_1/fsm/N64_sub2.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      41.344         uart_drive_1/fsm/N64_sub2.co [10]
 CLMA_154_36/Y2                    td                    0.309      41.653 r       uart_drive_1/fsm/N64_sub2.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       1.057      42.710         uart_drive_1/fsm/_N197
 CLMA_146_24/COUT                  td                    0.573      43.283 r       uart_drive_1/fsm/N64_sub1.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      43.283         uart_drive_1/fsm/N64_sub1.co [4]
                                   td                    0.066      43.349 r       uart_drive_1/fsm/N64_sub1.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      43.349         uart_drive_1/fsm/N64_sub1.co [6]
 CLMA_146_28/COUT                  td                    0.066      43.415 r       uart_drive_1/fsm/N64_sub1.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      43.415         uart_drive_1/fsm/N64_sub1.co [8]
                                   td                    0.066      43.481 r       uart_drive_1/fsm/N64_sub1.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      43.481         uart_drive_1/fsm/N64_sub1.co [10]
 CLMA_146_32/Y2                    td                    0.309      43.790 r       uart_drive_1/fsm/N64_sub1.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.917      44.707         uart_drive_1/fsm/_N208
 CLMS_146_25/COUT                  td                    0.578      45.285 r       uart_drive_1/fsm/N64_sub0.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      45.285         uart_drive_1/fsm/N64_sub0.co [4]
                                   td                    0.066      45.351 r       uart_drive_1/fsm/N64_sub0.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      45.351         uart_drive_1/fsm/N64_sub0.co [6]
 CLMS_146_29/COUT                  td                    0.066      45.417 r       uart_drive_1/fsm/N64_sub0.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      45.417         uart_drive_1/fsm/N64_sub0.co [8]
 CLMS_146_33/Y1                    td                    0.568      45.985 r       uart_drive_1/fsm/N64_sub0.faddsub_9/gateop_A2/Y1
                                   net (fanout=2)        0.813      46.798         uart_drive_1/fsm/_N218
 CLMA_150_36/AD                                                            r       uart_drive_1/fsm/read_cmd/opit_0_inv_MUX4TO1Q/I0

 Data arrival time                                                  46.798         Logic Levels: 57 
                                                                                   Logic: 21.380ns(52.706%), Route: 19.185ns(47.294%)
----------------------------------------------------------------------------------------------------

 Clock ad_da_hdmi_top|clk_50M (rising edge)
                                                      1000.000    1000.000 r                        
 P20                                                     0.000    1000.000 r       clk_50M (port)   
                                   net (fanout=1)        0.074    1000.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    1.196    1001.270 r       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.270         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.055    1001.325 r       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=3)        2.737    1004.062         _N180            
 USCM_84_109/CLK_USCM              td                    0.000    1004.062 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1890)     1.793    1005.855         ntclkbufg_1      
 CLMA_150_36/CLK                                                           r       uart_drive_1/fsm/read_cmd/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.334    1006.189                          
 clock uncertainty                                      -0.050    1006.139                          

 Setup time                                             -0.223    1005.916                          

 Data required time                                               1005.916                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.916                          
 Data arrival time                                                  46.798                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       959.118                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/TRIG0_ff[0][66]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[1][66]/opit_0_inv/D
Path Group  : ad_da_hdmi_top|clk_50M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.233
  Launch Clock Delay      :  5.855
  Clock Pessimism Removal :  -0.377

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_da_hdmi_top|clk_50M (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.074       0.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    1.196       1.270 r       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.270         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.055       1.325 r       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=3)        2.737       4.062         _N180            
 USCM_84_109/CLK_USCM              td                    0.000       4.062 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1890)     1.793       5.855         ntclkbufg_1      
 CLMS_98_241/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[0][66]/opit_0_inv/CLK

 CLMS_98_241/Q3                    tco                   0.253       6.108 f       u_CORES/u_debug_core_0/TRIG0_ff[0][66]/opit_0_inv/Q
                                   net (fanout=1)        0.096       6.204         u_CORES/u_debug_core_0/TRIG0_ff[0] [66]
 CLMS_98_241/AD                                                            f       u_CORES/u_debug_core_0/TRIG0_ff[1][66]/opit_0_inv/D

 Data arrival time                                                   6.204         Logic Levels: 0  
                                                                                   Logic: 0.253ns(72.493%), Route: 0.096ns(27.507%)
----------------------------------------------------------------------------------------------------

 Clock ad_da_hdmi_top|clk_50M (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.074       0.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    1.430       1.504 r       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.504         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.087       1.591 r       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=3)        2.780       4.371         _N180            
 USCM_84_109/CLK_USCM              td                    0.000       4.371 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1890)     1.862       6.233         ntclkbufg_1      
 CLMS_98_241/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[1][66]/opit_0_inv/CLK
 clock pessimism                                        -0.377       5.856                          
 clock uncertainty                                       0.000       5.856                          

 Hold time                                               0.061       5.917                          

 Data required time                                                  5.917                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.917                          
 Data arrival time                                                   6.204                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.287                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/trig0_d1[14]/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/trig0_d2[14]/opit_0/D
Path Group  : ad_da_hdmi_top|clk_50M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.233
  Launch Clock Delay      :  5.855
  Clock Pessimism Removal :  -0.377

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_da_hdmi_top|clk_50M (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.074       0.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    1.196       1.270 r       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.270         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.055       1.325 r       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=3)        2.737       4.062         _N180            
 USCM_84_109/CLK_USCM              td                    0.000       4.062 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1890)     1.793       5.855         ntclkbufg_1      
 CLMS_146_165/CLK                                                          r       u_CORES/u_debug_core_0/trig0_d1[14]/opit_0/CLK

 CLMS_146_165/Q3                   tco                   0.253       6.108 f       u_CORES/u_debug_core_0/trig0_d1[14]/opit_0/Q
                                   net (fanout=1)        0.096       6.204         u_CORES/u_debug_core_0/trig0_d1 [14]
 CLMS_146_165/AD                                                           f       u_CORES/u_debug_core_0/trig0_d2[14]/opit_0/D

 Data arrival time                                                   6.204         Logic Levels: 0  
                                                                                   Logic: 0.253ns(72.493%), Route: 0.096ns(27.507%)
----------------------------------------------------------------------------------------------------

 Clock ad_da_hdmi_top|clk_50M (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.074       0.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    1.430       1.504 r       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.504         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.087       1.591 r       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=3)        2.780       4.371         _N180            
 USCM_84_109/CLK_USCM              td                    0.000       4.371 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1890)     1.862       6.233         ntclkbufg_1      
 CLMS_146_165/CLK                                                          r       u_CORES/u_debug_core_0/trig0_d2[14]/opit_0/CLK
 clock pessimism                                        -0.377       5.856                          
 clock uncertainty                                       0.000       5.856                          

 Hold time                                               0.061       5.917                          

 Data required time                                                  5.917                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.917                          
 Data arrival time                                                   6.204                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.287                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/trig0_d1[74]/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/trig0_d2[74]/opit_0/D
Path Group  : ad_da_hdmi_top|clk_50M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.233
  Launch Clock Delay      :  5.855
  Clock Pessimism Removal :  -0.377

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_da_hdmi_top|clk_50M (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.074       0.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    1.196       1.270 r       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.270         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.055       1.325 r       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=3)        2.737       4.062         _N180            
 USCM_84_109/CLK_USCM              td                    0.000       4.062 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1890)     1.793       5.855         ntclkbufg_1      
 CLMA_90_221/CLK                                                           r       u_CORES/u_debug_core_0/trig0_d1[74]/opit_0/CLK

 CLMA_90_221/Q3                    tco                   0.253       6.108 f       u_CORES/u_debug_core_0/trig0_d1[74]/opit_0/Q
                                   net (fanout=1)        0.096       6.204         u_CORES/u_debug_core_0/trig0_d1 [74]
 CLMA_90_221/AD                                                            f       u_CORES/u_debug_core_0/trig0_d2[74]/opit_0/D

 Data arrival time                                                   6.204         Logic Levels: 0  
                                                                                   Logic: 0.253ns(72.493%), Route: 0.096ns(27.507%)
----------------------------------------------------------------------------------------------------

 Clock ad_da_hdmi_top|clk_50M (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.074       0.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    1.430       1.504 r       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.504         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.087       1.591 r       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=3)        2.780       4.371         _N180            
 USCM_84_109/CLK_USCM              td                    0.000       4.371 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1890)     1.862       6.233         ntclkbufg_1      
 CLMA_90_221/CLK                                                           r       u_CORES/u_debug_core_0/trig0_d2[74]/opit_0/CLK
 clock pessimism                                        -0.377       5.856                          
 clock uncertainty                                       0.000       5.856                          

 Hold time                                               0.061       5.917                          

 Data required time                                                  5.917                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.917                          
 Data arrival time                                                   6.204                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.287                          
====================================================================================================

====================================================================================================

Startpoint  : yibiao_1/N492_m1/gopapm/CLK
Endpoint    : yibiao_1/duty_cycle_dec[0]/opit_0_inv_L5Q_perm/L4
Path Group  : pll_adda|u_pll_adda/u_pll_e3/CLKOUT1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.003
  Launch Clock Delay      :  3.091
  Clock Pessimism Removal :  0.019

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_adda|u_pll_adda/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_75/CLK_OUT1                                     0.000       0.000 r       u_pll_adda/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.229       1.229         nt_ad_clk_2      
 USCM_84_108/CLK_USCM              td                    0.000       1.229 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3080)     1.862       3.091         ntclkbufg_0      
 APM_106_204/CLK                                                           r       yibiao_1/N492_m1/gopapm/CLK

 APM_106_204/P[24]                 tco                   2.923       6.014 r       yibiao_1/N492_m1/gopapm/P[24]
                                   net (fanout=1)        0.984       6.998         yibiao_1/_N828   
 APM_106_216/P[10]                 td                    2.276       9.274 r       yibiao_1/N492_m2/gopapm/P[10]
                                   net (fanout=2)        1.698      10.972         yibiao_1/N968 [28]
                                   td                    0.373      11.345 f       yibiao_1/N496_sub31.faddsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.345         yibiao_1/N496_sub31.co [2]
 CLMA_158_240/COUT                 td                    0.066      11.411 r       yibiao_1/N496_sub31.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.411         yibiao_1/N496_sub31.co [4]
                                   td                    0.066      11.477 r       yibiao_1/N496_sub31.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.477         yibiao_1/N496_sub31.co [6]
 CLMA_158_244/COUT                 td                    0.066      11.543 r       yibiao_1/N496_sub31.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.543         yibiao_1/N496_sub31.co [8]
                                   td                    0.066      11.609 r       yibiao_1/N496_sub31.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.609         yibiao_1/N496_sub31.co [10]
 CLMA_158_248/COUT                 td                    0.066      11.675 r       yibiao_1/N496_sub31.faddsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.675         yibiao_1/N496_sub31.co [12]
                                   td                    0.066      11.741 r       yibiao_1/N496_sub31.faddsub_13/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.741         yibiao_1/N496_sub31.co [14]
 CLMA_158_252/COUT                 td                    0.066      11.807 r       yibiao_1/N496_sub31.faddsub_15/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.807         yibiao_1/N496_sub31.co [16]
                                   td                    0.066      11.873 r       yibiao_1/N496_sub31.faddsub_17/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.873         yibiao_1/N496_sub31.co [18]
 CLMA_158_256/COUT                 td                    0.066      11.939 r       yibiao_1/N496_sub31.faddsub_19/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.939         yibiao_1/N496_sub31.co [20]
                                   td                    0.066      12.005 r       yibiao_1/N496_sub31.faddsub_21/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.005         yibiao_1/N496_sub31.co [22]
 CLMA_158_260/COUT                 td                    0.066      12.071 r       yibiao_1/N496_sub31.faddsub_23/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.071         yibiao_1/N496_sub31.co [24]
 CLMA_158_264/Y1                   td                    0.568      12.639 r       yibiao_1/N496_sub31.faddsub_25/gateop_A2/Y1
                                   net (fanout=27)       1.506      14.145         yibiao_1/_N867   
                                   td                    0.544      14.689 f       yibiao_1/N496_sub30.faddsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.689         yibiao_1/N496_sub30.co [1]
 CLMA_154_213/COUT                 td                    0.066      14.755 r       yibiao_1/N496_sub30.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.755         yibiao_1/N496_sub30.co [3]
                                   td                    0.066      14.821 r       yibiao_1/N496_sub30.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.821         yibiao_1/N496_sub30.co [5]
 CLMA_154_217/COUT                 td                    0.066      14.887 r       yibiao_1/N496_sub30.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.887         yibiao_1/N496_sub30.co [7]
                                   td                    0.066      14.953 r       yibiao_1/N496_sub30.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.953         yibiao_1/N496_sub30.co [9]
 CLMA_154_221/COUT                 td                    0.066      15.019 r       yibiao_1/N496_sub30.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.019         yibiao_1/N496_sub30.co [11]
                                   td                    0.066      15.085 r       yibiao_1/N496_sub30.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.085         yibiao_1/N496_sub30.co [13]
 CLMA_154_225/COUT                 td                    0.066      15.151 r       yibiao_1/N496_sub30.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.151         yibiao_1/N496_sub30.co [15]
                                   td                    0.066      15.217 r       yibiao_1/N496_sub30.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.217         yibiao_1/N496_sub30.co [17]
 CLMA_154_229/COUT                 td                    0.066      15.283 r       yibiao_1/N496_sub30.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.283         yibiao_1/N496_sub30.co [19]
                                   td                    0.066      15.349 r       yibiao_1/N496_sub30.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.349         yibiao_1/N496_sub30.co [21]
 CLMA_154_233/COUT                 td                    0.066      15.415 r       yibiao_1/N496_sub30.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.415         yibiao_1/N496_sub30.co [23]
                                   td                    0.066      15.481 r       yibiao_1/N496_sub30.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.481         yibiao_1/N496_sub30.co [25]
 CLMA_154_237/Y2                   td                    0.309      15.790 r       yibiao_1/N496_sub30.faddsub_26/gateop/Y
                                   net (fanout=27)       1.781      17.571         yibiao_1/_N893   
 CLMS_118_221/COUT                 td                    0.587      18.158 r       yibiao_1/N496_sub29.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.158         yibiao_1/N496_sub29.co [11]
                                   td                    0.066      18.224 r       yibiao_1/N496_sub29.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.224         yibiao_1/N496_sub29.co [13]
 CLMS_118_225/Y3                   td                    0.572      18.796 r       yibiao_1/N496_sub29.faddsub_14/gateop_A2/Y1
                                   net (fanout=2)        2.092      20.888         yibiao_1/_N908   
                                   td                    0.544      21.432 f       yibiao_1/N496_sub28.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.432         yibiao_1/N496_sub28.co [17]
 CLMS_150_257/COUT                 td                    0.066      21.498 r       yibiao_1/N496_sub28.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.498         yibiao_1/N496_sub28.co [19]
                                   td                    0.066      21.564 r       yibiao_1/N496_sub28.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.564         yibiao_1/N496_sub28.co [21]
 CLMS_150_261/COUT                 td                    0.066      21.630 r       yibiao_1/N496_sub28.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.630         yibiao_1/N496_sub28.co [23]
                                   td                    0.066      21.696 r       yibiao_1/N496_sub28.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.696         yibiao_1/N496_sub28.co [25]
 CLMS_150_265/Y2                   td                    0.309      22.005 r       yibiao_1/N496_sub28.faddsub_26/gateop_perm/Y
                                   net (fanout=27)       2.417      24.422         yibiao_1/_N945   
                                   td                    0.544      24.966 f       yibiao_1/N496_sub27.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      24.966         yibiao_1/N496_sub27.co [5]
 CLMA_154_192/COUT                 td                    0.066      25.032 r       yibiao_1/N496_sub27.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.032         yibiao_1/N496_sub27.co [7]
                                   td                    0.066      25.098 r       yibiao_1/N496_sub27.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.098         yibiao_1/N496_sub27.co [9]
 CLMA_154_196/COUT                 td                    0.066      25.164 r       yibiao_1/N496_sub27.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.164         yibiao_1/N496_sub27.co [11]
                                   td                    0.066      25.230 r       yibiao_1/N496_sub27.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.230         yibiao_1/N496_sub27.co [13]
 CLMA_154_200/COUT                 td                    0.066      25.296 r       yibiao_1/N496_sub27.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.296         yibiao_1/N496_sub27.co [15]
                                   td                    0.066      25.362 r       yibiao_1/N496_sub27.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.362         yibiao_1/N496_sub27.co [17]
 CLMA_154_204/COUT                 td                    0.066      25.428 r       yibiao_1/N496_sub27.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.428         yibiao_1/N496_sub27.co [19]
                                   td                    0.066      25.494 r       yibiao_1/N496_sub27.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.494         yibiao_1/N496_sub27.co [21]
 CLMA_154_208/COUT                 td                    0.066      25.560 r       yibiao_1/N496_sub27.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.560         yibiao_1/N496_sub27.co [23]
                                   td                    0.066      25.626 r       yibiao_1/N496_sub27.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.626         yibiao_1/N496_sub27.co [25]
 CLMA_154_212/Y2                   td                    0.309      25.935 r       yibiao_1/N496_sub27.faddsub_26/gateop_perm/Y
                                   net (fanout=27)       1.427      27.362         yibiao_1/_N971   
 CLMA_154_220/COUT                 td                    0.587      27.949 r       yibiao_1/N496_sub26.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.949         yibiao_1/N496_sub26.co [7]
                                   td                    0.066      28.015 r       yibiao_1/N496_sub26.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      28.015         yibiao_1/N496_sub26.co [9]
 CLMA_154_224/Y3                   td                    0.572      28.587 r       yibiao_1/N496_sub26.faddsub_10/gateop_A2/Y1
                                   net (fanout=2)        1.618      30.205         yibiao_1/_N982   
                                   td                    0.544      30.749 f       yibiao_1/N496_sub25.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.749         yibiao_1/N496_sub25.co [13]
 CLMA_162_252/COUT                 td                    0.066      30.815 r       yibiao_1/N496_sub25.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.815         yibiao_1/N496_sub25.co [15]
                                   td                    0.066      30.881 r       yibiao_1/N496_sub25.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.881         yibiao_1/N496_sub25.co [17]
 CLMA_162_256/COUT                 td                    0.066      30.947 r       yibiao_1/N496_sub25.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.947         yibiao_1/N496_sub25.co [19]
                                   td                    0.066      31.013 r       yibiao_1/N496_sub25.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.013         yibiao_1/N496_sub25.co [21]
 CLMA_162_260/COUT                 td                    0.066      31.079 r       yibiao_1/N496_sub25.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.079         yibiao_1/N496_sub25.co [23]
                                   td                    0.066      31.145 r       yibiao_1/N496_sub25.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.145         yibiao_1/N496_sub25.co [25]
 CLMA_162_264/Y2                   td                    0.309      31.454 r       yibiao_1/N496_sub25.faddsub_26/gateop_perm/Y
                                   net (fanout=27)       1.382      32.836         yibiao_1/_N1023  
 CLMA_174_240/COUT                 td                    0.583      33.419 r       yibiao_1/N496_sub24.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.419         yibiao_1/N496_sub24.co [3]
                                   td                    0.066      33.485 r       yibiao_1/N496_sub24.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.485         yibiao_1/N496_sub24.co [5]
 CLMA_174_244/COUT                 td                    0.066      33.551 r       yibiao_1/N496_sub24.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.551         yibiao_1/N496_sub24.co [7]
                                   td                    0.066      33.617 r       yibiao_1/N496_sub24.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.617         yibiao_1/N496_sub24.co [9]
 CLMA_174_248/COUT                 td                    0.066      33.683 r       yibiao_1/N496_sub24.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.683         yibiao_1/N496_sub24.co [11]
                                   td                    0.066      33.749 r       yibiao_1/N496_sub24.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.749         yibiao_1/N496_sub24.co [13]
 CLMA_174_252/COUT                 td                    0.066      33.815 r       yibiao_1/N496_sub24.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.815         yibiao_1/N496_sub24.co [15]
                                   td                    0.066      33.881 r       yibiao_1/N496_sub24.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.881         yibiao_1/N496_sub24.co [17]
 CLMA_174_256/COUT                 td                    0.066      33.947 r       yibiao_1/N496_sub24.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.947         yibiao_1/N496_sub24.co [19]
                                   td                    0.066      34.013 r       yibiao_1/N496_sub24.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      34.013         yibiao_1/N496_sub24.co [21]
 CLMA_174_260/COUT                 td                    0.066      34.079 r       yibiao_1/N496_sub24.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      34.079         yibiao_1/N496_sub24.co [23]
                                   td                    0.066      34.145 r       yibiao_1/N496_sub24.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      34.145         yibiao_1/N496_sub24.co [25]
 CLMA_174_264/Y2                   td                    0.309      34.454 r       yibiao_1/N496_sub24.faddsub_26/gateop_perm/Y
                                   net (fanout=27)       1.896      36.350         yibiao_1/_N1049  
                                   td                    0.544      36.894 f       yibiao_1/N496_sub23.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      36.894         yibiao_1/N496_sub23.co [5]
 CLMS_166_217/COUT                 td                    0.066      36.960 r       yibiao_1/N496_sub23.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      36.960         yibiao_1/N496_sub23.co [7]
                                   td                    0.066      37.026 r       yibiao_1/N496_sub23.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.026         yibiao_1/N496_sub23.co [9]
 CLMS_166_221/COUT                 td                    0.066      37.092 r       yibiao_1/N496_sub23.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.092         yibiao_1/N496_sub23.co [11]
                                   td                    0.066      37.158 r       yibiao_1/N496_sub23.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.158         yibiao_1/N496_sub23.co [13]
 CLMS_166_225/COUT                 td                    0.066      37.224 r       yibiao_1/N496_sub23.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.224         yibiao_1/N496_sub23.co [15]
                                   td                    0.066      37.290 r       yibiao_1/N496_sub23.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.290         yibiao_1/N496_sub23.co [17]
 CLMS_166_229/COUT                 td                    0.066      37.356 r       yibiao_1/N496_sub23.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.356         yibiao_1/N496_sub23.co [19]
                                   td                    0.066      37.422 r       yibiao_1/N496_sub23.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.422         yibiao_1/N496_sub23.co [21]
 CLMS_166_233/COUT                 td                    0.066      37.488 r       yibiao_1/N496_sub23.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.488         yibiao_1/N496_sub23.co [23]
                                   td                    0.066      37.554 r       yibiao_1/N496_sub23.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.554         yibiao_1/N496_sub23.co [25]
 CLMS_166_237/Y2                   td                    0.309      37.863 r       yibiao_1/N496_sub23.faddsub_26/gateop/Y
                                   net (fanout=27)       2.271      40.134         yibiao_1/_N1075  
                                   td                    0.544      40.678 f       yibiao_1/N496_sub22.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      40.678         yibiao_1/N496_sub22.co [5]
 CLMA_118_220/COUT                 td                    0.066      40.744 r       yibiao_1/N496_sub22.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      40.744         yibiao_1/N496_sub22.co [7]
                                   td                    0.066      40.810 r       yibiao_1/N496_sub22.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      40.810         yibiao_1/N496_sub22.co [9]
 CLMA_118_224/Y3                   td                    0.572      41.382 r       yibiao_1/N496_sub22.faddsub_10/gateop_A2/Y1
                                   net (fanout=2)        2.194      43.576         yibiao_1/_N1086  
                                   td                    0.544      44.120 f       yibiao_1/N496_sub21.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      44.120         yibiao_1/N496_sub21.co [13]
 CLMA_154_253/COUT                 td                    0.066      44.186 r       yibiao_1/N496_sub21.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      44.186         yibiao_1/N496_sub21.co [15]
                                   td                    0.066      44.252 r       yibiao_1/N496_sub21.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      44.252         yibiao_1/N496_sub21.co [17]
 CLMA_154_257/COUT                 td                    0.066      44.318 r       yibiao_1/N496_sub21.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      44.318         yibiao_1/N496_sub21.co [19]
                                   td                    0.066      44.384 r       yibiao_1/N496_sub21.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      44.384         yibiao_1/N496_sub21.co [21]
 CLMA_154_261/COUT                 td                    0.066      44.450 r       yibiao_1/N496_sub21.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      44.450         yibiao_1/N496_sub21.co [23]
                                   td                    0.066      44.516 r       yibiao_1/N496_sub21.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      44.516         yibiao_1/N496_sub21.co [25]
 CLMA_154_265/Y2                   td                    0.309      44.825 r       yibiao_1/N496_sub21.faddsub_26/gateop_perm/Y
                                   net (fanout=27)       1.422      46.247         yibiao_1/_N1127  
 CLMA_170_240/COUT                 td                    0.583      46.830 r       yibiao_1/N496_sub20.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.830         yibiao_1/N496_sub20.co [3]
                                   td                    0.066      46.896 r       yibiao_1/N496_sub20.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.896         yibiao_1/N496_sub20.co [5]
 CLMA_170_244/COUT                 td                    0.066      46.962 r       yibiao_1/N496_sub20.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.962         yibiao_1/N496_sub20.co [7]
                                   td                    0.066      47.028 r       yibiao_1/N496_sub20.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      47.028         yibiao_1/N496_sub20.co [9]
 CLMA_170_248/COUT                 td                    0.066      47.094 r       yibiao_1/N496_sub20.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      47.094         yibiao_1/N496_sub20.co [11]
                                   td                    0.066      47.160 r       yibiao_1/N496_sub20.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      47.160         yibiao_1/N496_sub20.co [13]
 CLMA_170_252/COUT                 td                    0.066      47.226 r       yibiao_1/N496_sub20.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      47.226         yibiao_1/N496_sub20.co [15]
                                   td                    0.066      47.292 r       yibiao_1/N496_sub20.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      47.292         yibiao_1/N496_sub20.co [17]
 CLMA_170_256/COUT                 td                    0.066      47.358 r       yibiao_1/N496_sub20.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      47.358         yibiao_1/N496_sub20.co [19]
                                   td                    0.066      47.424 r       yibiao_1/N496_sub20.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      47.424         yibiao_1/N496_sub20.co [21]
 CLMA_170_260/COUT                 td                    0.066      47.490 r       yibiao_1/N496_sub20.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      47.490         yibiao_1/N496_sub20.co [23]
                                   td                    0.066      47.556 r       yibiao_1/N496_sub20.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      47.556         yibiao_1/N496_sub20.co [25]
 CLMA_170_264/Y2                   td                    0.309      47.865 r       yibiao_1/N496_sub20.faddsub_26/gateop_perm/Y
                                   net (fanout=27)       2.269      50.134         yibiao_1/_N1153  
                                   td                    0.544      50.678 f       yibiao_1/N496_sub19.faddsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      50.678         yibiao_1/N496_sub19.co [1]
 CLMS_150_213/COUT                 td                    0.066      50.744 r       yibiao_1/N496_sub19.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      50.744         yibiao_1/N496_sub19.co [3]
                                   td                    0.066      50.810 r       yibiao_1/N496_sub19.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      50.810         yibiao_1/N496_sub19.co [5]
 CLMS_150_217/COUT                 td                    0.066      50.876 r       yibiao_1/N496_sub19.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      50.876         yibiao_1/N496_sub19.co [7]
                                   td                    0.066      50.942 r       yibiao_1/N496_sub19.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      50.942         yibiao_1/N496_sub19.co [9]
 CLMS_150_221/COUT                 td                    0.066      51.008 r       yibiao_1/N496_sub19.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      51.008         yibiao_1/N496_sub19.co [11]
                                   td                    0.066      51.074 r       yibiao_1/N496_sub19.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      51.074         yibiao_1/N496_sub19.co [13]
 CLMS_150_225/COUT                 td                    0.066      51.140 r       yibiao_1/N496_sub19.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      51.140         yibiao_1/N496_sub19.co [15]
                                   td                    0.066      51.206 r       yibiao_1/N496_sub19.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      51.206         yibiao_1/N496_sub19.co [17]
 CLMS_150_229/COUT                 td                    0.066      51.272 r       yibiao_1/N496_sub19.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      51.272         yibiao_1/N496_sub19.co [19]
                                   td                    0.066      51.338 r       yibiao_1/N496_sub19.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      51.338         yibiao_1/N496_sub19.co [21]
 CLMS_150_233/COUT                 td                    0.066      51.404 r       yibiao_1/N496_sub19.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      51.404         yibiao_1/N496_sub19.co [23]
                                   td                    0.066      51.470 r       yibiao_1/N496_sub19.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      51.470         yibiao_1/N496_sub19.co [25]
 CLMS_150_237/Y2                   td                    0.309      51.779 r       yibiao_1/N496_sub19.faddsub_26/gateop_perm/Y
                                   net (fanout=27)       1.989      53.768         yibiao_1/_N1179  
 CLMS_190_213/COUT                 td                    0.583      54.351 r       yibiao_1/N496_sub18.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      54.351         yibiao_1/N496_sub18.co [3]
                                   td                    0.066      54.417 r       yibiao_1/N496_sub18.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      54.417         yibiao_1/N496_sub18.co [5]
 CLMS_190_217/COUT                 td                    0.066      54.483 r       yibiao_1/N496_sub18.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      54.483         yibiao_1/N496_sub18.co [7]
                                   td                    0.066      54.549 r       yibiao_1/N496_sub18.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      54.549         yibiao_1/N496_sub18.co [9]
 CLMS_190_221/COUT                 td                    0.066      54.615 r       yibiao_1/N496_sub18.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      54.615         yibiao_1/N496_sub18.co [11]
                                   td                    0.066      54.681 r       yibiao_1/N496_sub18.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      54.681         yibiao_1/N496_sub18.co [13]
 CLMS_190_225/COUT                 td                    0.066      54.747 r       yibiao_1/N496_sub18.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      54.747         yibiao_1/N496_sub18.co [15]
                                   td                    0.066      54.813 r       yibiao_1/N496_sub18.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      54.813         yibiao_1/N496_sub18.co [17]
 CLMS_190_229/COUT                 td                    0.066      54.879 r       yibiao_1/N496_sub18.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      54.879         yibiao_1/N496_sub18.co [19]
                                   td                    0.066      54.945 r       yibiao_1/N496_sub18.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      54.945         yibiao_1/N496_sub18.co [21]
 CLMS_190_233/COUT                 td                    0.066      55.011 r       yibiao_1/N496_sub18.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      55.011         yibiao_1/N496_sub18.co [23]
                                   td                    0.066      55.077 r       yibiao_1/N496_sub18.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      55.077         yibiao_1/N496_sub18.co [25]
 CLMS_190_237/Y2                   td                    0.309      55.386 r       yibiao_1/N496_sub18.faddsub_26/gateop_perm/Y
                                   net (fanout=27)       1.418      56.804         yibiao_1/_N1205  
                                   td                    0.544      57.348 f       yibiao_1/N496_sub17.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      57.348         yibiao_1/N496_sub17.co [5]
 CLMS_162_245/COUT                 td                    0.066      57.414 r       yibiao_1/N496_sub17.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      57.414         yibiao_1/N496_sub17.co [7]
                                   td                    0.066      57.480 r       yibiao_1/N496_sub17.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      57.480         yibiao_1/N496_sub17.co [9]
 CLMS_162_249/COUT                 td                    0.066      57.546 r       yibiao_1/N496_sub17.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      57.546         yibiao_1/N496_sub17.co [11]
                                   td                    0.066      57.612 r       yibiao_1/N496_sub17.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      57.612         yibiao_1/N496_sub17.co [13]
 CLMS_162_253/COUT                 td                    0.066      57.678 r       yibiao_1/N496_sub17.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      57.678         yibiao_1/N496_sub17.co [15]
                                   td                    0.066      57.744 r       yibiao_1/N496_sub17.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      57.744         yibiao_1/N496_sub17.co [17]
 CLMS_162_257/COUT                 td                    0.066      57.810 r       yibiao_1/N496_sub17.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      57.810         yibiao_1/N496_sub17.co [19]
                                   td                    0.066      57.876 r       yibiao_1/N496_sub17.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      57.876         yibiao_1/N496_sub17.co [21]
 CLMS_162_261/COUT                 td                    0.066      57.942 r       yibiao_1/N496_sub17.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      57.942         yibiao_1/N496_sub17.co [23]
                                   td                    0.066      58.008 r       yibiao_1/N496_sub17.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      58.008         yibiao_1/N496_sub17.co [25]
 CLMS_162_265/Y2                   td                    0.309      58.317 r       yibiao_1/N496_sub17.faddsub_26/gateop_perm/Y
                                   net (fanout=27)       1.598      59.915         yibiao_1/_N1231  
 CLMA_166_212/COUT                 td                    0.587      60.502 r       yibiao_1/N496_sub16.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      60.502         yibiao_1/N496_sub16.co [3]
                                   td                    0.066      60.568 r       yibiao_1/N496_sub16.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      60.568         yibiao_1/N496_sub16.co [5]
 CLMA_166_216/COUT                 td                    0.066      60.634 r       yibiao_1/N496_sub16.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      60.634         yibiao_1/N496_sub16.co [7]
                                   td                    0.066      60.700 r       yibiao_1/N496_sub16.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      60.700         yibiao_1/N496_sub16.co [9]
 CLMA_166_220/COUT                 td                    0.066      60.766 r       yibiao_1/N496_sub16.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      60.766         yibiao_1/N496_sub16.co [11]
                                   td                    0.066      60.832 r       yibiao_1/N496_sub16.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      60.832         yibiao_1/N496_sub16.co [13]
 CLMA_166_224/COUT                 td                    0.066      60.898 r       yibiao_1/N496_sub16.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      60.898         yibiao_1/N496_sub16.co [15]
                                   td                    0.066      60.964 r       yibiao_1/N496_sub16.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      60.964         yibiao_1/N496_sub16.co [17]
 CLMA_166_228/COUT                 td                    0.066      61.030 r       yibiao_1/N496_sub16.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      61.030         yibiao_1/N496_sub16.co [19]
                                   td                    0.066      61.096 r       yibiao_1/N496_sub16.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      61.096         yibiao_1/N496_sub16.co [21]
 CLMA_166_232/COUT                 td                    0.066      61.162 r       yibiao_1/N496_sub16.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      61.162         yibiao_1/N496_sub16.co [23]
                                   td                    0.066      61.228 r       yibiao_1/N496_sub16.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      61.228         yibiao_1/N496_sub16.co [25]
 CLMA_166_236/Y2                   td                    0.309      61.537 r       yibiao_1/N496_sub16.faddsub_26/gateop_perm/Y
                                   net (fanout=27)       1.683      63.220         yibiao_1/_N1257  
                                   td                    0.544      63.764 f       yibiao_1/N496_sub15.faddsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      63.764         yibiao_1/N496_sub15.co [1]
 CLMA_158_212/COUT                 td                    0.066      63.830 r       yibiao_1/N496_sub15.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      63.830         yibiao_1/N496_sub15.co [3]
                                   td                    0.066      63.896 r       yibiao_1/N496_sub15.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      63.896         yibiao_1/N496_sub15.co [5]
 CLMA_158_216/COUT                 td                    0.066      63.962 r       yibiao_1/N496_sub15.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      63.962         yibiao_1/N496_sub15.co [7]
                                   td                    0.066      64.028 r       yibiao_1/N496_sub15.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      64.028         yibiao_1/N496_sub15.co [9]
 CLMA_158_220/COUT                 td                    0.066      64.094 r       yibiao_1/N496_sub15.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      64.094         yibiao_1/N496_sub15.co [11]
                                   td                    0.066      64.160 r       yibiao_1/N496_sub15.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      64.160         yibiao_1/N496_sub15.co [13]
 CLMA_158_224/COUT                 td                    0.066      64.226 r       yibiao_1/N496_sub15.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      64.226         yibiao_1/N496_sub15.co [15]
                                   td                    0.066      64.292 r       yibiao_1/N496_sub15.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      64.292         yibiao_1/N496_sub15.co [17]
 CLMA_158_228/COUT                 td                    0.066      64.358 r       yibiao_1/N496_sub15.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      64.358         yibiao_1/N496_sub15.co [19]
                                   td                    0.066      64.424 r       yibiao_1/N496_sub15.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      64.424         yibiao_1/N496_sub15.co [21]
 CLMA_158_232/COUT                 td                    0.066      64.490 r       yibiao_1/N496_sub15.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      64.490         yibiao_1/N496_sub15.co [23]
                                   td                    0.066      64.556 r       yibiao_1/N496_sub15.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      64.556         yibiao_1/N496_sub15.co [25]
 CLMA_158_236/Y2                   td                    0.309      64.865 r       yibiao_1/N496_sub15.faddsub_26/gateop_perm/Y
                                   net (fanout=30)       1.428      66.293         yibiao_1/_N1283  
                                   td                    0.544      66.837 f       yibiao_1/N496_sub14.faddsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      66.837         yibiao_1/N496_sub14.co [1]
 CLMA_170_212/COUT                 td                    0.066      66.903 r       yibiao_1/N496_sub14.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      66.903         yibiao_1/N496_sub14.co [3]
                                   td                    0.066      66.969 r       yibiao_1/N496_sub14.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      66.969         yibiao_1/N496_sub14.co [5]
 CLMA_170_216/COUT                 td                    0.066      67.035 r       yibiao_1/N496_sub14.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      67.035         yibiao_1/N496_sub14.co [7]
                                   td                    0.066      67.101 r       yibiao_1/N496_sub14.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      67.101         yibiao_1/N496_sub14.co [9]
 CLMA_170_220/COUT                 td                    0.066      67.167 r       yibiao_1/N496_sub14.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      67.167         yibiao_1/N496_sub14.co [11]
                                   td                    0.066      67.233 r       yibiao_1/N496_sub14.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      67.233         yibiao_1/N496_sub14.co [13]
 CLMA_170_224/COUT                 td                    0.066      67.299 r       yibiao_1/N496_sub14.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      67.299         yibiao_1/N496_sub14.co [15]
                                   td                    0.066      67.365 r       yibiao_1/N496_sub14.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      67.365         yibiao_1/N496_sub14.co [17]
 CLMA_170_228/COUT                 td                    0.066      67.431 r       yibiao_1/N496_sub14.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      67.431         yibiao_1/N496_sub14.co [19]
                                   td                    0.066      67.497 r       yibiao_1/N496_sub14.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      67.497         yibiao_1/N496_sub14.co [21]
 CLMA_170_232/COUT                 td                    0.066      67.563 r       yibiao_1/N496_sub14.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      67.563         yibiao_1/N496_sub14.co [23]
                                   td                    0.066      67.629 r       yibiao_1/N496_sub14.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      67.629         yibiao_1/N496_sub14.co [25]
 CLMA_170_236/Y2                   td                    0.309      67.938 r       yibiao_1/N496_sub14.faddsub_26/gateop_perm/Y
                                   net (fanout=30)       1.544      69.482         yibiao_1/_N1309  
                                   td                    0.544      70.026 f       yibiao_1/N496_sub13.faddsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      70.026         yibiao_1/N496_sub13.co [1]
 CLMS_162_213/COUT                 td                    0.066      70.092 r       yibiao_1/N496_sub13.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      70.092         yibiao_1/N496_sub13.co [3]
                                   td                    0.066      70.158 r       yibiao_1/N496_sub13.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      70.158         yibiao_1/N496_sub13.co [5]
 CLMS_162_217/COUT                 td                    0.066      70.224 r       yibiao_1/N496_sub13.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      70.224         yibiao_1/N496_sub13.co [7]
                                   td                    0.066      70.290 r       yibiao_1/N496_sub13.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      70.290         yibiao_1/N496_sub13.co [9]
 CLMS_162_221/COUT                 td                    0.066      70.356 r       yibiao_1/N496_sub13.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      70.356         yibiao_1/N496_sub13.co [11]
                                   td                    0.066      70.422 r       yibiao_1/N496_sub13.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      70.422         yibiao_1/N496_sub13.co [13]
 CLMS_162_225/COUT                 td                    0.066      70.488 r       yibiao_1/N496_sub13.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      70.488         yibiao_1/N496_sub13.co [15]
                                   td                    0.066      70.554 r       yibiao_1/N496_sub13.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      70.554         yibiao_1/N496_sub13.co [17]
 CLMS_162_229/COUT                 td                    0.066      70.620 r       yibiao_1/N496_sub13.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      70.620         yibiao_1/N496_sub13.co [19]
                                   td                    0.066      70.686 r       yibiao_1/N496_sub13.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      70.686         yibiao_1/N496_sub13.co [21]
 CLMS_162_233/COUT                 td                    0.066      70.752 r       yibiao_1/N496_sub13.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      70.752         yibiao_1/N496_sub13.co [23]
                                   td                    0.066      70.818 r       yibiao_1/N496_sub13.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      70.818         yibiao_1/N496_sub13.co [25]
 CLMS_162_237/Y2                   td                    0.309      71.127 r       yibiao_1/N496_sub13.faddsub_26/gateop_perm/Y
                                   net (fanout=30)       1.399      72.526         yibiao_1/_N1335  
 CLMA_150_212/COUT                 td                    0.587      73.113 r       yibiao_1/N496_sub12.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      73.113         yibiao_1/N496_sub12.co [3]
                                   td                    0.066      73.179 r       yibiao_1/N496_sub12.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      73.179         yibiao_1/N496_sub12.co [5]
 CLMA_150_216/COUT                 td                    0.066      73.245 r       yibiao_1/N496_sub12.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      73.245         yibiao_1/N496_sub12.co [7]
                                   td                    0.066      73.311 r       yibiao_1/N496_sub12.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      73.311         yibiao_1/N496_sub12.co [9]
 CLMA_150_220/COUT                 td                    0.066      73.377 r       yibiao_1/N496_sub12.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      73.377         yibiao_1/N496_sub12.co [11]
                                   td                    0.066      73.443 r       yibiao_1/N496_sub12.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      73.443         yibiao_1/N496_sub12.co [13]
 CLMA_150_224/COUT                 td                    0.066      73.509 r       yibiao_1/N496_sub12.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      73.509         yibiao_1/N496_sub12.co [15]
                                   td                    0.066      73.575 r       yibiao_1/N496_sub12.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      73.575         yibiao_1/N496_sub12.co [17]
 CLMA_150_228/COUT                 td                    0.066      73.641 r       yibiao_1/N496_sub12.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      73.641         yibiao_1/N496_sub12.co [19]
                                   td                    0.066      73.707 r       yibiao_1/N496_sub12.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      73.707         yibiao_1/N496_sub12.co [21]
 CLMA_150_232/COUT                 td                    0.066      73.773 r       yibiao_1/N496_sub12.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      73.773         yibiao_1/N496_sub12.co [23]
                                   td                    0.066      73.839 r       yibiao_1/N496_sub12.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      73.839         yibiao_1/N496_sub12.co [25]
 CLMA_150_236/Y2                   td                    0.309      74.148 r       yibiao_1/N496_sub12.faddsub_26/gateop_perm/Y
                                   net (fanout=30)       1.831      75.979         yibiao_1/_N1361  
 CLMA_182_212/COUT                 td                    0.583      76.562 r       yibiao_1/N496_sub11.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      76.562         yibiao_1/N496_sub11.co [3]
                                   td                    0.066      76.628 r       yibiao_1/N496_sub11.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      76.628         yibiao_1/N496_sub11.co [5]
 CLMA_182_216/COUT                 td                    0.066      76.694 r       yibiao_1/N496_sub11.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      76.694         yibiao_1/N496_sub11.co [7]
                                   td                    0.066      76.760 r       yibiao_1/N496_sub11.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      76.760         yibiao_1/N496_sub11.co [9]
 CLMA_182_220/COUT                 td                    0.066      76.826 r       yibiao_1/N496_sub11.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      76.826         yibiao_1/N496_sub11.co [11]
                                   td                    0.066      76.892 r       yibiao_1/N496_sub11.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      76.892         yibiao_1/N496_sub11.co [13]
 CLMA_182_224/COUT                 td                    0.066      76.958 r       yibiao_1/N496_sub11.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      76.958         yibiao_1/N496_sub11.co [15]
                                   td                    0.066      77.024 r       yibiao_1/N496_sub11.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      77.024         yibiao_1/N496_sub11.co [17]
 CLMA_182_228/COUT                 td                    0.066      77.090 r       yibiao_1/N496_sub11.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      77.090         yibiao_1/N496_sub11.co [19]
                                   td                    0.066      77.156 r       yibiao_1/N496_sub11.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      77.156         yibiao_1/N496_sub11.co [21]
 CLMA_182_232/COUT                 td                    0.066      77.222 r       yibiao_1/N496_sub11.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      77.222         yibiao_1/N496_sub11.co [23]
                                   td                    0.066      77.288 r       yibiao_1/N496_sub11.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      77.288         yibiao_1/N496_sub11.co [25]
 CLMA_182_236/Y2                   td                    0.309      77.597 r       yibiao_1/N496_sub11.faddsub_26/gateop_perm/Y
                                   net (fanout=30)       1.423      79.020         yibiao_1/_N1387  
 CLMA_182_213/COUT                 td                    0.587      79.607 r       yibiao_1/N496_sub10.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      79.607         yibiao_1/N496_sub10.co [3]
                                   td                    0.066      79.673 r       yibiao_1/N496_sub10.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      79.673         yibiao_1/N496_sub10.co [5]
 CLMA_182_217/COUT                 td                    0.066      79.739 r       yibiao_1/N496_sub10.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      79.739         yibiao_1/N496_sub10.co [7]
                                   td                    0.066      79.805 r       yibiao_1/N496_sub10.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      79.805         yibiao_1/N496_sub10.co [9]
 CLMA_182_221/COUT                 td                    0.066      79.871 r       yibiao_1/N496_sub10.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      79.871         yibiao_1/N496_sub10.co [11]
                                   td                    0.066      79.937 r       yibiao_1/N496_sub10.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      79.937         yibiao_1/N496_sub10.co [13]
 CLMA_182_225/COUT                 td                    0.066      80.003 r       yibiao_1/N496_sub10.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      80.003         yibiao_1/N496_sub10.co [15]
                                   td                    0.066      80.069 r       yibiao_1/N496_sub10.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      80.069         yibiao_1/N496_sub10.co [17]
 CLMA_182_229/COUT                 td                    0.066      80.135 r       yibiao_1/N496_sub10.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      80.135         yibiao_1/N496_sub10.co [19]
                                   td                    0.066      80.201 r       yibiao_1/N496_sub10.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      80.201         yibiao_1/N496_sub10.co [21]
 CLMA_182_233/COUT                 td                    0.066      80.267 r       yibiao_1/N496_sub10.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      80.267         yibiao_1/N496_sub10.co [23]
                                   td                    0.066      80.333 r       yibiao_1/N496_sub10.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      80.333         yibiao_1/N496_sub10.co [25]
 CLMA_182_237/Y2                   td                    0.309      80.642 r       yibiao_1/N496_sub10.faddsub_26/gateop/Y
                                   net (fanout=28)       1.372      82.014         yibiao_1/_N1413  
 CLMS_174_213/COUT                 td                    0.587      82.601 r       yibiao_1/N496_sub9.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      82.601         yibiao_1/N496_sub9.co [3]
                                   td                    0.066      82.667 r       yibiao_1/N496_sub9.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      82.667         yibiao_1/N496_sub9.co [5]
 CLMS_174_217/COUT                 td                    0.066      82.733 r       yibiao_1/N496_sub9.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      82.733         yibiao_1/N496_sub9.co [7]
                                   td                    0.066      82.799 r       yibiao_1/N496_sub9.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      82.799         yibiao_1/N496_sub9.co [9]
 CLMS_174_221/COUT                 td                    0.066      82.865 r       yibiao_1/N496_sub9.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      82.865         yibiao_1/N496_sub9.co [11]
                                   td                    0.066      82.931 r       yibiao_1/N496_sub9.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      82.931         yibiao_1/N496_sub9.co [13]
 CLMS_174_225/COUT                 td                    0.066      82.997 r       yibiao_1/N496_sub9.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      82.997         yibiao_1/N496_sub9.co [15]
                                   td                    0.066      83.063 r       yibiao_1/N496_sub9.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      83.063         yibiao_1/N496_sub9.co [17]
 CLMS_174_229/COUT                 td                    0.066      83.129 r       yibiao_1/N496_sub9.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      83.129         yibiao_1/N496_sub9.co [19]
                                   td                    0.066      83.195 r       yibiao_1/N496_sub9.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      83.195         yibiao_1/N496_sub9.co [21]
 CLMS_174_233/COUT                 td                    0.066      83.261 r       yibiao_1/N496_sub9.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      83.261         yibiao_1/N496_sub9.co [23]
                                   td                    0.066      83.327 r       yibiao_1/N496_sub9.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      83.327         yibiao_1/N496_sub9.co [25]
 CLMS_174_237/Y2                   td                    0.309      83.636 r       yibiao_1/N496_sub9.faddsub_26/gateop_perm/Y
                                   net (fanout=30)       1.957      85.593         yibiao_1/_N1439  
                                   td                    0.544      86.137 f       yibiao_1/N496_sub8.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      86.137         yibiao_1/N496_sub8.co [5]
 CLMA_166_184/COUT                 td                    0.066      86.203 r       yibiao_1/N496_sub8.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      86.203         yibiao_1/N496_sub8.co [7]
                                   td                    0.066      86.269 r       yibiao_1/N496_sub8.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      86.269         yibiao_1/N496_sub8.co [9]
 CLMA_166_192/COUT                 td                    0.066      86.335 r       yibiao_1/N496_sub8.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      86.335         yibiao_1/N496_sub8.co [11]
                                   td                    0.066      86.401 r       yibiao_1/N496_sub8.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      86.401         yibiao_1/N496_sub8.co [13]
 CLMA_166_196/COUT                 td                    0.066      86.467 r       yibiao_1/N496_sub8.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      86.467         yibiao_1/N496_sub8.co [15]
                                   td                    0.066      86.533 r       yibiao_1/N496_sub8.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      86.533         yibiao_1/N496_sub8.co [17]
 CLMA_166_200/COUT                 td                    0.066      86.599 r       yibiao_1/N496_sub8.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      86.599         yibiao_1/N496_sub8.co [19]
                                   td                    0.066      86.665 r       yibiao_1/N496_sub8.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      86.665         yibiao_1/N496_sub8.co [21]
 CLMA_166_204/COUT                 td                    0.066      86.731 r       yibiao_1/N496_sub8.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      86.731         yibiao_1/N496_sub8.co [23]
                                   td                    0.066      86.797 r       yibiao_1/N496_sub8.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      86.797         yibiao_1/N496_sub8.co [25]
 CLMA_166_208/Y2                   td                    0.309      87.106 r       yibiao_1/N496_sub8.faddsub_26/gateop_perm/Y
                                   net (fanout=30)       0.953      88.059         yibiao_1/_N1465  
                                   td                    0.544      88.603 f       yibiao_1/N496_sub7.faddsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      88.603         yibiao_1/N496_sub7.co [1]
 CLMS_158_213/COUT                 td                    0.066      88.669 r       yibiao_1/N496_sub7.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      88.669         yibiao_1/N496_sub7.co [3]
                                   td                    0.066      88.735 r       yibiao_1/N496_sub7.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      88.735         yibiao_1/N496_sub7.co [5]
 CLMS_158_217/COUT                 td                    0.066      88.801 r       yibiao_1/N496_sub7.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      88.801         yibiao_1/N496_sub7.co [7]
                                   td                    0.066      88.867 r       yibiao_1/N496_sub7.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      88.867         yibiao_1/N496_sub7.co [9]
 CLMS_158_221/COUT                 td                    0.066      88.933 r       yibiao_1/N496_sub7.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      88.933         yibiao_1/N496_sub7.co [11]
                                   td                    0.066      88.999 r       yibiao_1/N496_sub7.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      88.999         yibiao_1/N496_sub7.co [13]
 CLMS_158_225/COUT                 td                    0.066      89.065 r       yibiao_1/N496_sub7.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      89.065         yibiao_1/N496_sub7.co [15]
                                   td                    0.066      89.131 r       yibiao_1/N496_sub7.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      89.131         yibiao_1/N496_sub7.co [17]
 CLMS_158_229/COUT                 td                    0.066      89.197 r       yibiao_1/N496_sub7.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      89.197         yibiao_1/N496_sub7.co [19]
                                   td                    0.066      89.263 r       yibiao_1/N496_sub7.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      89.263         yibiao_1/N496_sub7.co [21]
 CLMS_158_233/COUT                 td                    0.066      89.329 r       yibiao_1/N496_sub7.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      89.329         yibiao_1/N496_sub7.co [23]
                                   td                    0.066      89.395 r       yibiao_1/N496_sub7.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      89.395         yibiao_1/N496_sub7.co [25]
 CLMS_158_237/Y2                   td                    0.309      89.704 r       yibiao_1/N496_sub7.faddsub_26/gateop_perm/Y
                                   net (fanout=30)       2.297      92.001         yibiao_1/_N1491  
                                   td                    0.547      92.548 f       yibiao_1/N496_sub6.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      92.548         yibiao_1/N496_sub6.co [9]
 CLMA_198_216/COUT                 td                    0.066      92.614 r       yibiao_1/N496_sub6.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      92.614         yibiao_1/N496_sub6.co [11]
                                   td                    0.066      92.680 r       yibiao_1/N496_sub6.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      92.680         yibiao_1/N496_sub6.co [13]
 CLMA_198_220/COUT                 td                    0.066      92.746 r       yibiao_1/N496_sub6.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      92.746         yibiao_1/N496_sub6.co [15]
                                   td                    0.066      92.812 r       yibiao_1/N496_sub6.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      92.812         yibiao_1/N496_sub6.co [17]
 CLMA_198_224/COUT                 td                    0.066      92.878 r       yibiao_1/N496_sub6.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      92.878         yibiao_1/N496_sub6.co [19]
                                   td                    0.066      92.944 r       yibiao_1/N496_sub6.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      92.944         yibiao_1/N496_sub6.co [21]
 CLMA_198_228/COUT                 td                    0.066      93.010 r       yibiao_1/N496_sub6.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      93.010         yibiao_1/N496_sub6.co [23]
                                   td                    0.066      93.076 r       yibiao_1/N496_sub6.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      93.076         yibiao_1/N496_sub6.co [25]
 CLMA_198_232/Y2                   td                    0.309      93.385 r       yibiao_1/N496_sub6.faddsub_26/gateop_perm/Y
                                   net (fanout=30)       1.335      94.720         yibiao_1/_N1517  
 CLMA_202_220/COUT                 td                    0.583      95.303 r       yibiao_1/N496_sub5.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      95.303         yibiao_1/N496_sub5.co [7]
                                   td                    0.066      95.369 r       yibiao_1/N496_sub5.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      95.369         yibiao_1/N496_sub5.co [9]
 CLMA_202_224/COUT                 td                    0.066      95.435 r       yibiao_1/N496_sub5.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      95.435         yibiao_1/N496_sub5.co [11]
                                   td                    0.066      95.501 r       yibiao_1/N496_sub5.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      95.501         yibiao_1/N496_sub5.co [13]
 CLMA_202_228/COUT                 td                    0.066      95.567 r       yibiao_1/N496_sub5.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      95.567         yibiao_1/N496_sub5.co [15]
                                   td                    0.066      95.633 r       yibiao_1/N496_sub5.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      95.633         yibiao_1/N496_sub5.co [17]
 CLMA_202_232/COUT                 td                    0.066      95.699 r       yibiao_1/N496_sub5.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      95.699         yibiao_1/N496_sub5.co [19]
                                   td                    0.066      95.765 r       yibiao_1/N496_sub5.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      95.765         yibiao_1/N496_sub5.co [21]
 CLMA_202_236/COUT                 td                    0.066      95.831 r       yibiao_1/N496_sub5.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      95.831         yibiao_1/N496_sub5.co [23]
                                   td                    0.066      95.897 r       yibiao_1/N496_sub5.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      95.897         yibiao_1/N496_sub5.co [25]
 CLMA_202_240/Y2                   td                    0.309      96.206 r       yibiao_1/N496_sub5.faddsub_26/gateop_perm/Y
                                   net (fanout=30)       1.795      98.001         yibiao_1/_N1543  
 CLMA_174_212/COUT                 td                    0.587      98.588 r       yibiao_1/N496_sub4.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      98.588         yibiao_1/N496_sub4.co [3]
                                   td                    0.066      98.654 r       yibiao_1/N496_sub4.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      98.654         yibiao_1/N496_sub4.co [5]
 CLMA_174_216/COUT                 td                    0.066      98.720 r       yibiao_1/N496_sub4.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      98.720         yibiao_1/N496_sub4.co [7]
                                   td                    0.066      98.786 r       yibiao_1/N496_sub4.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      98.786         yibiao_1/N496_sub4.co [9]
 CLMA_174_220/COUT                 td                    0.066      98.852 r       yibiao_1/N496_sub4.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      98.852         yibiao_1/N496_sub4.co [11]
                                   td                    0.066      98.918 r       yibiao_1/N496_sub4.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      98.918         yibiao_1/N496_sub4.co [13]
 CLMA_174_224/COUT                 td                    0.066      98.984 r       yibiao_1/N496_sub4.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      98.984         yibiao_1/N496_sub4.co [15]
                                   td                    0.066      99.050 r       yibiao_1/N496_sub4.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      99.050         yibiao_1/N496_sub4.co [17]
 CLMA_174_228/COUT                 td                    0.066      99.116 r       yibiao_1/N496_sub4.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      99.116         yibiao_1/N496_sub4.co [19]
                                   td                    0.066      99.182 r       yibiao_1/N496_sub4.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      99.182         yibiao_1/N496_sub4.co [21]
 CLMA_174_232/COUT                 td                    0.066      99.248 r       yibiao_1/N496_sub4.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      99.248         yibiao_1/N496_sub4.co [23]
                                   td                    0.066      99.314 r       yibiao_1/N496_sub4.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      99.314         yibiao_1/N496_sub4.co [25]
 CLMA_174_236/Y2                   td                    0.309      99.623 r       yibiao_1/N496_sub4.faddsub_26/gateop_perm/Y
                                   net (fanout=30)       1.706     101.329         yibiao_1/_N1569  
 CLMA_162_216/COUT                 td                    0.587     101.916 r       yibiao_1/N496_sub3.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     101.916         yibiao_1/N496_sub3.co [7]
                                   td                    0.066     101.982 r       yibiao_1/N496_sub3.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000     101.982         yibiao_1/N496_sub3.co [9]
 CLMA_162_220/COUT                 td                    0.066     102.048 r       yibiao_1/N496_sub3.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000     102.048         yibiao_1/N496_sub3.co [11]
                                   td                    0.066     102.114 r       yibiao_1/N496_sub3.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000     102.114         yibiao_1/N496_sub3.co [13]
 CLMA_162_224/COUT                 td                    0.066     102.180 r       yibiao_1/N496_sub3.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000     102.180         yibiao_1/N496_sub3.co [15]
                                   td                    0.066     102.246 r       yibiao_1/N496_sub3.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000     102.246         yibiao_1/N496_sub3.co [17]
 CLMA_162_228/COUT                 td                    0.066     102.312 r       yibiao_1/N496_sub3.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000     102.312         yibiao_1/N496_sub3.co [19]
                                   td                    0.066     102.378 r       yibiao_1/N496_sub3.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000     102.378         yibiao_1/N496_sub3.co [21]
 CLMA_162_232/COUT                 td                    0.066     102.444 r       yibiao_1/N496_sub3.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000     102.444         yibiao_1/N496_sub3.co [23]
                                   td                    0.066     102.510 r       yibiao_1/N496_sub3.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000     102.510         yibiao_1/N496_sub3.co [25]
 CLMA_162_236/Y2                   td                    0.309     102.819 r       yibiao_1/N496_sub3.faddsub_26/gateop_perm/Y
                                   net (fanout=28)       2.108     104.927         yibiao_1/_N1595  
 CLMA_174_180/COUT                 td                    0.587     105.514 r       yibiao_1/N496_sub2.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000     105.514         yibiao_1/N496_sub2.co [4]
                                   td                    0.066     105.580 r       yibiao_1/N496_sub2.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000     105.580         yibiao_1/N496_sub2.co [6]
 CLMA_174_184/COUT                 td                    0.066     105.646 r       yibiao_1/N496_sub2.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000     105.646         yibiao_1/N496_sub2.co [8]
                                   td                    0.066     105.712 r       yibiao_1/N496_sub2.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000     105.712         yibiao_1/N496_sub2.co [10]
 CLMA_174_192/COUT                 td                    0.066     105.778 r       yibiao_1/N496_sub2.faddsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000     105.778         yibiao_1/N496_sub2.co [12]
                                   td                    0.066     105.844 r       yibiao_1/N496_sub2.faddsub_13/gateop_A2/Cout
                                   net (fanout=1)        0.000     105.844         yibiao_1/N496_sub2.co [14]
 CLMA_174_196/COUT                 td                    0.066     105.910 r       yibiao_1/N496_sub2.faddsub_15/gateop_A2/Cout
                                   net (fanout=1)        0.000     105.910         yibiao_1/N496_sub2.co [16]
                                   td                    0.066     105.976 r       yibiao_1/N496_sub2.faddsub_17/gateop_A2/Cout
                                   net (fanout=1)        0.000     105.976         yibiao_1/N496_sub2.co [18]
 CLMA_174_200/COUT                 td                    0.066     106.042 r       yibiao_1/N496_sub2.faddsub_19/gateop_A2/Cout
                                   net (fanout=1)        0.000     106.042         yibiao_1/N496_sub2.co [20]
                                   td                    0.066     106.108 r       yibiao_1/N496_sub2.faddsub_21/gateop_A2/Cout
                                   net (fanout=1)        0.000     106.108         yibiao_1/N496_sub2.co [22]
 CLMA_174_204/COUT                 td                    0.066     106.174 r       yibiao_1/N496_sub2.faddsub_23/gateop_A2/Cout
                                   net (fanout=1)        0.000     106.174         yibiao_1/N496_sub2.co [24]
 CLMA_174_208/Y1                   td                    0.568     106.742 r       yibiao_1/N496_sub2.faddsub_25/gateop_A2/Y1
                                   net (fanout=27)       1.090     107.832         yibiao_1/_N1621  
 CLMA_186_196/COUT                 td                    0.587     108.419 r       yibiao_1/N496_sub1.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000     108.419         yibiao_1/N496_sub1.co [4]
                                   td                    0.066     108.485 r       yibiao_1/N496_sub1.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000     108.485         yibiao_1/N496_sub1.co [6]
 CLMA_186_200/COUT                 td                    0.066     108.551 r       yibiao_1/N496_sub1.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000     108.551         yibiao_1/N496_sub1.co [8]
                                   td                    0.066     108.617 r       yibiao_1/N496_sub1.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000     108.617         yibiao_1/N496_sub1.co [10]
 CLMA_186_204/COUT                 td                    0.066     108.683 r       yibiao_1/N496_sub1.faddsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000     108.683         yibiao_1/N496_sub1.co [12]
                                   td                    0.066     108.749 r       yibiao_1/N496_sub1.faddsub_13/gateop_A2/Cout
                                   net (fanout=1)        0.000     108.749         yibiao_1/N496_sub1.co [14]
 CLMA_186_208/COUT                 td                    0.066     108.815 r       yibiao_1/N496_sub1.faddsub_15/gateop_A2/Cout
                                   net (fanout=1)        0.000     108.815         yibiao_1/N496_sub1.co [16]
                                   td                    0.066     108.881 r       yibiao_1/N496_sub1.faddsub_17/gateop_A2/Cout
                                   net (fanout=1)        0.000     108.881         yibiao_1/N496_sub1.co [18]
 CLMA_186_212/COUT                 td                    0.066     108.947 r       yibiao_1/N496_sub1.faddsub_19/gateop_A2/Cout
                                   net (fanout=1)        0.000     108.947         yibiao_1/N496_sub1.co [20]
                                   td                    0.066     109.013 r       yibiao_1/N496_sub1.faddsub_21/gateop_A2/Cout
                                   net (fanout=1)        0.000     109.013         yibiao_1/N496_sub1.co [22]
 CLMA_186_216/COUT                 td                    0.066     109.079 r       yibiao_1/N496_sub1.faddsub_23/gateop_A2/Cout
                                   net (fanout=1)        0.000     109.079         yibiao_1/N496_sub1.co [24]
 CLMA_186_220/Y1                   td                    0.568     109.647 r       yibiao_1/N496_sub1.faddsub_25/gateop_A2/Y1
                                   net (fanout=28)       0.899     110.546         yibiao_1/_N1647  
 CLMS_186_201/COUT                 td                    0.587     111.133 r       yibiao_1/N496_sub0.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000     111.133         yibiao_1/N496_sub0.co [4]
                                   td                    0.066     111.199 r       yibiao_1/N496_sub0.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000     111.199         yibiao_1/N496_sub0.co [6]
 CLMS_186_205/COUT                 td                    0.066     111.265 r       yibiao_1/N496_sub0.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000     111.265         yibiao_1/N496_sub0.co [8]
                                   td                    0.066     111.331 r       yibiao_1/N496_sub0.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000     111.331         yibiao_1/N496_sub0.co [10]
 CLMS_186_209/COUT                 td                    0.066     111.397 r       yibiao_1/N496_sub0.faddsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000     111.397         yibiao_1/N496_sub0.co [12]
                                   td                    0.066     111.463 r       yibiao_1/N496_sub0.faddsub_13/gateop_A2/Cout
                                   net (fanout=1)        0.000     111.463         yibiao_1/N496_sub0.co [14]
 CLMS_186_213/COUT                 td                    0.066     111.529 r       yibiao_1/N496_sub0.faddsub_15/gateop_A2/Cout
                                   net (fanout=1)        0.000     111.529         yibiao_1/N496_sub0.co [16]
                                   td                    0.066     111.595 r       yibiao_1/N496_sub0.faddsub_17/gateop_A2/Cout
                                   net (fanout=1)        0.000     111.595         yibiao_1/N496_sub0.co [18]
 CLMS_186_217/COUT                 td                    0.066     111.661 r       yibiao_1/N496_sub0.faddsub_19/gateop_A2/Cout
                                   net (fanout=1)        0.000     111.661         yibiao_1/N496_sub0.co [20]
                                   td                    0.066     111.727 r       yibiao_1/N496_sub0.faddsub_21/gateop_A2/Cout
                                   net (fanout=1)        0.000     111.727         yibiao_1/N496_sub0.co [22]
 CLMS_186_221/COUT                 td                    0.066     111.793 r       yibiao_1/N496_sub0.faddsub_23/gateop_A2/Cout
                                   net (fanout=1)        0.000     111.793         yibiao_1/N496_sub0.co [24]
 CLMS_186_225/Y1                   td                    0.568     112.361 r       yibiao_1/N496_sub0.faddsub_25/gateop_A2/Y1
                                   net (fanout=1)        0.853     113.214         yibiao_1/_N1673  
 CLMA_182_204/A4                                                           r       yibiao_1/duty_cycle_dec[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                 113.214         Logic Levels: 192
                                                                                   Logic: 54.488ns(49.479%), Route: 55.635ns(50.521%)
----------------------------------------------------------------------------------------------------

 Clock pll_adda|u_pll_adda/u_pll_e3/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_75/CLK_OUT1                                     0.000    1000.000 r       u_pll_adda/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.210    1001.210         nt_ad_clk_2      
 USCM_84_108/CLK_USCM              td                    0.000    1001.210 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3080)     1.793    1003.003         ntclkbufg_0      
 CLMA_182_204/CLK                                                          r       yibiao_1/duty_cycle_dec[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.019    1003.022                          
 clock uncertainty                                      -0.150    1002.872                          

 Setup time                                             -0.139    1002.733                          

 Data required time                                               1002.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.733                          
 Data arrival time                                                 113.214                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       889.519                          
====================================================================================================

====================================================================================================

Startpoint  : yibiao_1/N492_m1/gopapm/CLK
Endpoint    : yibiao_1/duty_cycle_dec[2]/opit_0_inv_L5Q_perm/L2
Path Group  : pll_adda|u_pll_adda/u_pll_e3/CLKOUT1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.003
  Launch Clock Delay      :  3.091
  Clock Pessimism Removal :  0.019

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_adda|u_pll_adda/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_75/CLK_OUT1                                     0.000       0.000 r       u_pll_adda/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.229       1.229         nt_ad_clk_2      
 USCM_84_108/CLK_USCM              td                    0.000       1.229 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3080)     1.862       3.091         ntclkbufg_0      
 APM_106_204/CLK                                                           r       yibiao_1/N492_m1/gopapm/CLK

 APM_106_204/P[24]                 tco                   2.923       6.014 r       yibiao_1/N492_m1/gopapm/P[24]
                                   net (fanout=1)        0.984       6.998         yibiao_1/_N828   
 APM_106_216/P[10]                 td                    2.276       9.274 r       yibiao_1/N492_m2/gopapm/P[10]
                                   net (fanout=2)        1.698      10.972         yibiao_1/N968 [28]
                                   td                    0.373      11.345 f       yibiao_1/N496_sub31.faddsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.345         yibiao_1/N496_sub31.co [2]
 CLMA_158_240/COUT                 td                    0.066      11.411 r       yibiao_1/N496_sub31.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.411         yibiao_1/N496_sub31.co [4]
                                   td                    0.066      11.477 r       yibiao_1/N496_sub31.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.477         yibiao_1/N496_sub31.co [6]
 CLMA_158_244/COUT                 td                    0.066      11.543 r       yibiao_1/N496_sub31.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.543         yibiao_1/N496_sub31.co [8]
                                   td                    0.066      11.609 r       yibiao_1/N496_sub31.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.609         yibiao_1/N496_sub31.co [10]
 CLMA_158_248/COUT                 td                    0.066      11.675 r       yibiao_1/N496_sub31.faddsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.675         yibiao_1/N496_sub31.co [12]
                                   td                    0.066      11.741 r       yibiao_1/N496_sub31.faddsub_13/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.741         yibiao_1/N496_sub31.co [14]
 CLMA_158_252/COUT                 td                    0.066      11.807 r       yibiao_1/N496_sub31.faddsub_15/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.807         yibiao_1/N496_sub31.co [16]
                                   td                    0.066      11.873 r       yibiao_1/N496_sub31.faddsub_17/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.873         yibiao_1/N496_sub31.co [18]
 CLMA_158_256/COUT                 td                    0.066      11.939 r       yibiao_1/N496_sub31.faddsub_19/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.939         yibiao_1/N496_sub31.co [20]
                                   td                    0.066      12.005 r       yibiao_1/N496_sub31.faddsub_21/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.005         yibiao_1/N496_sub31.co [22]
 CLMA_158_260/COUT                 td                    0.066      12.071 r       yibiao_1/N496_sub31.faddsub_23/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.071         yibiao_1/N496_sub31.co [24]
 CLMA_158_264/Y1                   td                    0.568      12.639 r       yibiao_1/N496_sub31.faddsub_25/gateop_A2/Y1
                                   net (fanout=27)       1.506      14.145         yibiao_1/_N867   
                                   td                    0.544      14.689 f       yibiao_1/N496_sub30.faddsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.689         yibiao_1/N496_sub30.co [1]
 CLMA_154_213/COUT                 td                    0.066      14.755 r       yibiao_1/N496_sub30.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.755         yibiao_1/N496_sub30.co [3]
                                   td                    0.066      14.821 r       yibiao_1/N496_sub30.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.821         yibiao_1/N496_sub30.co [5]
 CLMA_154_217/COUT                 td                    0.066      14.887 r       yibiao_1/N496_sub30.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.887         yibiao_1/N496_sub30.co [7]
                                   td                    0.066      14.953 r       yibiao_1/N496_sub30.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.953         yibiao_1/N496_sub30.co [9]
 CLMA_154_221/COUT                 td                    0.066      15.019 r       yibiao_1/N496_sub30.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.019         yibiao_1/N496_sub30.co [11]
                                   td                    0.066      15.085 r       yibiao_1/N496_sub30.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.085         yibiao_1/N496_sub30.co [13]
 CLMA_154_225/COUT                 td                    0.066      15.151 r       yibiao_1/N496_sub30.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.151         yibiao_1/N496_sub30.co [15]
                                   td                    0.066      15.217 r       yibiao_1/N496_sub30.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.217         yibiao_1/N496_sub30.co [17]
 CLMA_154_229/COUT                 td                    0.066      15.283 r       yibiao_1/N496_sub30.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.283         yibiao_1/N496_sub30.co [19]
                                   td                    0.066      15.349 r       yibiao_1/N496_sub30.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.349         yibiao_1/N496_sub30.co [21]
 CLMA_154_233/COUT                 td                    0.066      15.415 r       yibiao_1/N496_sub30.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.415         yibiao_1/N496_sub30.co [23]
                                   td                    0.066      15.481 r       yibiao_1/N496_sub30.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.481         yibiao_1/N496_sub30.co [25]
 CLMA_154_237/Y2                   td                    0.309      15.790 r       yibiao_1/N496_sub30.faddsub_26/gateop/Y
                                   net (fanout=27)       1.781      17.571         yibiao_1/_N893   
 CLMS_118_221/COUT                 td                    0.587      18.158 r       yibiao_1/N496_sub29.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.158         yibiao_1/N496_sub29.co [11]
                                   td                    0.066      18.224 r       yibiao_1/N496_sub29.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.224         yibiao_1/N496_sub29.co [13]
 CLMS_118_225/Y3                   td                    0.572      18.796 r       yibiao_1/N496_sub29.faddsub_14/gateop_A2/Y1
                                   net (fanout=2)        2.092      20.888         yibiao_1/_N908   
                                   td                    0.544      21.432 f       yibiao_1/N496_sub28.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.432         yibiao_1/N496_sub28.co [17]
 CLMS_150_257/COUT                 td                    0.066      21.498 r       yibiao_1/N496_sub28.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.498         yibiao_1/N496_sub28.co [19]
                                   td                    0.066      21.564 r       yibiao_1/N496_sub28.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.564         yibiao_1/N496_sub28.co [21]
 CLMS_150_261/COUT                 td                    0.066      21.630 r       yibiao_1/N496_sub28.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.630         yibiao_1/N496_sub28.co [23]
                                   td                    0.066      21.696 r       yibiao_1/N496_sub28.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.696         yibiao_1/N496_sub28.co [25]
 CLMS_150_265/Y2                   td                    0.309      22.005 r       yibiao_1/N496_sub28.faddsub_26/gateop_perm/Y
                                   net (fanout=27)       2.417      24.422         yibiao_1/_N945   
                                   td                    0.544      24.966 f       yibiao_1/N496_sub27.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      24.966         yibiao_1/N496_sub27.co [5]
 CLMA_154_192/COUT                 td                    0.066      25.032 r       yibiao_1/N496_sub27.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.032         yibiao_1/N496_sub27.co [7]
                                   td                    0.066      25.098 r       yibiao_1/N496_sub27.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.098         yibiao_1/N496_sub27.co [9]
 CLMA_154_196/COUT                 td                    0.066      25.164 r       yibiao_1/N496_sub27.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.164         yibiao_1/N496_sub27.co [11]
                                   td                    0.066      25.230 r       yibiao_1/N496_sub27.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.230         yibiao_1/N496_sub27.co [13]
 CLMA_154_200/COUT                 td                    0.066      25.296 r       yibiao_1/N496_sub27.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.296         yibiao_1/N496_sub27.co [15]
                                   td                    0.066      25.362 r       yibiao_1/N496_sub27.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.362         yibiao_1/N496_sub27.co [17]
 CLMA_154_204/COUT                 td                    0.066      25.428 r       yibiao_1/N496_sub27.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.428         yibiao_1/N496_sub27.co [19]
                                   td                    0.066      25.494 r       yibiao_1/N496_sub27.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.494         yibiao_1/N496_sub27.co [21]
 CLMA_154_208/COUT                 td                    0.066      25.560 r       yibiao_1/N496_sub27.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.560         yibiao_1/N496_sub27.co [23]
                                   td                    0.066      25.626 r       yibiao_1/N496_sub27.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.626         yibiao_1/N496_sub27.co [25]
 CLMA_154_212/Y2                   td                    0.309      25.935 r       yibiao_1/N496_sub27.faddsub_26/gateop_perm/Y
                                   net (fanout=27)       1.427      27.362         yibiao_1/_N971   
 CLMA_154_220/COUT                 td                    0.587      27.949 r       yibiao_1/N496_sub26.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.949         yibiao_1/N496_sub26.co [7]
                                   td                    0.066      28.015 r       yibiao_1/N496_sub26.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      28.015         yibiao_1/N496_sub26.co [9]
 CLMA_154_224/Y3                   td                    0.572      28.587 r       yibiao_1/N496_sub26.faddsub_10/gateop_A2/Y1
                                   net (fanout=2)        1.618      30.205         yibiao_1/_N982   
                                   td                    0.544      30.749 f       yibiao_1/N496_sub25.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.749         yibiao_1/N496_sub25.co [13]
 CLMA_162_252/COUT                 td                    0.066      30.815 r       yibiao_1/N496_sub25.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.815         yibiao_1/N496_sub25.co [15]
                                   td                    0.066      30.881 r       yibiao_1/N496_sub25.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.881         yibiao_1/N496_sub25.co [17]
 CLMA_162_256/COUT                 td                    0.066      30.947 r       yibiao_1/N496_sub25.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.947         yibiao_1/N496_sub25.co [19]
                                   td                    0.066      31.013 r       yibiao_1/N496_sub25.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.013         yibiao_1/N496_sub25.co [21]
 CLMA_162_260/COUT                 td                    0.066      31.079 r       yibiao_1/N496_sub25.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.079         yibiao_1/N496_sub25.co [23]
                                   td                    0.066      31.145 r       yibiao_1/N496_sub25.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.145         yibiao_1/N496_sub25.co [25]
 CLMA_162_264/Y2                   td                    0.309      31.454 r       yibiao_1/N496_sub25.faddsub_26/gateop_perm/Y
                                   net (fanout=27)       1.382      32.836         yibiao_1/_N1023  
 CLMA_174_240/COUT                 td                    0.583      33.419 r       yibiao_1/N496_sub24.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.419         yibiao_1/N496_sub24.co [3]
                                   td                    0.066      33.485 r       yibiao_1/N496_sub24.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.485         yibiao_1/N496_sub24.co [5]
 CLMA_174_244/COUT                 td                    0.066      33.551 r       yibiao_1/N496_sub24.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.551         yibiao_1/N496_sub24.co [7]
                                   td                    0.066      33.617 r       yibiao_1/N496_sub24.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.617         yibiao_1/N496_sub24.co [9]
 CLMA_174_248/COUT                 td                    0.066      33.683 r       yibiao_1/N496_sub24.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.683         yibiao_1/N496_sub24.co [11]
                                   td                    0.066      33.749 r       yibiao_1/N496_sub24.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.749         yibiao_1/N496_sub24.co [13]
 CLMA_174_252/COUT                 td                    0.066      33.815 r       yibiao_1/N496_sub24.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.815         yibiao_1/N496_sub24.co [15]
                                   td                    0.066      33.881 r       yibiao_1/N496_sub24.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.881         yibiao_1/N496_sub24.co [17]
 CLMA_174_256/COUT                 td                    0.066      33.947 r       yibiao_1/N496_sub24.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.947         yibiao_1/N496_sub24.co [19]
                                   td                    0.066      34.013 r       yibiao_1/N496_sub24.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      34.013         yibiao_1/N496_sub24.co [21]
 CLMA_174_260/COUT                 td                    0.066      34.079 r       yibiao_1/N496_sub24.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      34.079         yibiao_1/N496_sub24.co [23]
                                   td                    0.066      34.145 r       yibiao_1/N496_sub24.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      34.145         yibiao_1/N496_sub24.co [25]
 CLMA_174_264/Y2                   td                    0.309      34.454 r       yibiao_1/N496_sub24.faddsub_26/gateop_perm/Y
                                   net (fanout=27)       1.896      36.350         yibiao_1/_N1049  
                                   td                    0.544      36.894 f       yibiao_1/N496_sub23.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      36.894         yibiao_1/N496_sub23.co [5]
 CLMS_166_217/COUT                 td                    0.066      36.960 r       yibiao_1/N496_sub23.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      36.960         yibiao_1/N496_sub23.co [7]
                                   td                    0.066      37.026 r       yibiao_1/N496_sub23.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.026         yibiao_1/N496_sub23.co [9]
 CLMS_166_221/COUT                 td                    0.066      37.092 r       yibiao_1/N496_sub23.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.092         yibiao_1/N496_sub23.co [11]
                                   td                    0.066      37.158 r       yibiao_1/N496_sub23.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.158         yibiao_1/N496_sub23.co [13]
 CLMS_166_225/COUT                 td                    0.066      37.224 r       yibiao_1/N496_sub23.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.224         yibiao_1/N496_sub23.co [15]
                                   td                    0.066      37.290 r       yibiao_1/N496_sub23.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.290         yibiao_1/N496_sub23.co [17]
 CLMS_166_229/COUT                 td                    0.066      37.356 r       yibiao_1/N496_sub23.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.356         yibiao_1/N496_sub23.co [19]
                                   td                    0.066      37.422 r       yibiao_1/N496_sub23.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.422         yibiao_1/N496_sub23.co [21]
 CLMS_166_233/COUT                 td                    0.066      37.488 r       yibiao_1/N496_sub23.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.488         yibiao_1/N496_sub23.co [23]
                                   td                    0.066      37.554 r       yibiao_1/N496_sub23.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.554         yibiao_1/N496_sub23.co [25]
 CLMS_166_237/Y2                   td                    0.309      37.863 r       yibiao_1/N496_sub23.faddsub_26/gateop/Y
                                   net (fanout=27)       2.271      40.134         yibiao_1/_N1075  
                                   td                    0.544      40.678 f       yibiao_1/N496_sub22.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      40.678         yibiao_1/N496_sub22.co [5]
 CLMA_118_220/COUT                 td                    0.066      40.744 r       yibiao_1/N496_sub22.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      40.744         yibiao_1/N496_sub22.co [7]
                                   td                    0.066      40.810 r       yibiao_1/N496_sub22.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      40.810         yibiao_1/N496_sub22.co [9]
 CLMA_118_224/Y3                   td                    0.572      41.382 r       yibiao_1/N496_sub22.faddsub_10/gateop_A2/Y1
                                   net (fanout=2)        2.194      43.576         yibiao_1/_N1086  
                                   td                    0.544      44.120 f       yibiao_1/N496_sub21.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      44.120         yibiao_1/N496_sub21.co [13]
 CLMA_154_253/COUT                 td                    0.066      44.186 r       yibiao_1/N496_sub21.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      44.186         yibiao_1/N496_sub21.co [15]
                                   td                    0.066      44.252 r       yibiao_1/N496_sub21.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      44.252         yibiao_1/N496_sub21.co [17]
 CLMA_154_257/COUT                 td                    0.066      44.318 r       yibiao_1/N496_sub21.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      44.318         yibiao_1/N496_sub21.co [19]
                                   td                    0.066      44.384 r       yibiao_1/N496_sub21.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      44.384         yibiao_1/N496_sub21.co [21]
 CLMA_154_261/COUT                 td                    0.066      44.450 r       yibiao_1/N496_sub21.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      44.450         yibiao_1/N496_sub21.co [23]
                                   td                    0.066      44.516 r       yibiao_1/N496_sub21.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      44.516         yibiao_1/N496_sub21.co [25]
 CLMA_154_265/Y2                   td                    0.309      44.825 r       yibiao_1/N496_sub21.faddsub_26/gateop_perm/Y
                                   net (fanout=27)       1.422      46.247         yibiao_1/_N1127  
 CLMA_170_240/COUT                 td                    0.583      46.830 r       yibiao_1/N496_sub20.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.830         yibiao_1/N496_sub20.co [3]
                                   td                    0.066      46.896 r       yibiao_1/N496_sub20.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.896         yibiao_1/N496_sub20.co [5]
 CLMA_170_244/COUT                 td                    0.066      46.962 r       yibiao_1/N496_sub20.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.962         yibiao_1/N496_sub20.co [7]
                                   td                    0.066      47.028 r       yibiao_1/N496_sub20.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      47.028         yibiao_1/N496_sub20.co [9]
 CLMA_170_248/COUT                 td                    0.066      47.094 r       yibiao_1/N496_sub20.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      47.094         yibiao_1/N496_sub20.co [11]
                                   td                    0.066      47.160 r       yibiao_1/N496_sub20.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      47.160         yibiao_1/N496_sub20.co [13]
 CLMA_170_252/COUT                 td                    0.066      47.226 r       yibiao_1/N496_sub20.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      47.226         yibiao_1/N496_sub20.co [15]
                                   td                    0.066      47.292 r       yibiao_1/N496_sub20.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      47.292         yibiao_1/N496_sub20.co [17]
 CLMA_170_256/COUT                 td                    0.066      47.358 r       yibiao_1/N496_sub20.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      47.358         yibiao_1/N496_sub20.co [19]
                                   td                    0.066      47.424 r       yibiao_1/N496_sub20.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      47.424         yibiao_1/N496_sub20.co [21]
 CLMA_170_260/COUT                 td                    0.066      47.490 r       yibiao_1/N496_sub20.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      47.490         yibiao_1/N496_sub20.co [23]
                                   td                    0.066      47.556 r       yibiao_1/N496_sub20.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      47.556         yibiao_1/N496_sub20.co [25]
 CLMA_170_264/Y2                   td                    0.309      47.865 r       yibiao_1/N496_sub20.faddsub_26/gateop_perm/Y
                                   net (fanout=27)       2.269      50.134         yibiao_1/_N1153  
                                   td                    0.544      50.678 f       yibiao_1/N496_sub19.faddsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      50.678         yibiao_1/N496_sub19.co [1]
 CLMS_150_213/COUT                 td                    0.066      50.744 r       yibiao_1/N496_sub19.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      50.744         yibiao_1/N496_sub19.co [3]
                                   td                    0.066      50.810 r       yibiao_1/N496_sub19.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      50.810         yibiao_1/N496_sub19.co [5]
 CLMS_150_217/COUT                 td                    0.066      50.876 r       yibiao_1/N496_sub19.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      50.876         yibiao_1/N496_sub19.co [7]
                                   td                    0.066      50.942 r       yibiao_1/N496_sub19.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      50.942         yibiao_1/N496_sub19.co [9]
 CLMS_150_221/COUT                 td                    0.066      51.008 r       yibiao_1/N496_sub19.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      51.008         yibiao_1/N496_sub19.co [11]
                                   td                    0.066      51.074 r       yibiao_1/N496_sub19.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      51.074         yibiao_1/N496_sub19.co [13]
 CLMS_150_225/COUT                 td                    0.066      51.140 r       yibiao_1/N496_sub19.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      51.140         yibiao_1/N496_sub19.co [15]
                                   td                    0.066      51.206 r       yibiao_1/N496_sub19.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      51.206         yibiao_1/N496_sub19.co [17]
 CLMS_150_229/COUT                 td                    0.066      51.272 r       yibiao_1/N496_sub19.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      51.272         yibiao_1/N496_sub19.co [19]
                                   td                    0.066      51.338 r       yibiao_1/N496_sub19.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      51.338         yibiao_1/N496_sub19.co [21]
 CLMS_150_233/COUT                 td                    0.066      51.404 r       yibiao_1/N496_sub19.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      51.404         yibiao_1/N496_sub19.co [23]
                                   td                    0.066      51.470 r       yibiao_1/N496_sub19.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      51.470         yibiao_1/N496_sub19.co [25]
 CLMS_150_237/Y2                   td                    0.309      51.779 r       yibiao_1/N496_sub19.faddsub_26/gateop_perm/Y
                                   net (fanout=27)       1.989      53.768         yibiao_1/_N1179  
 CLMS_190_213/COUT                 td                    0.583      54.351 r       yibiao_1/N496_sub18.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      54.351         yibiao_1/N496_sub18.co [3]
                                   td                    0.066      54.417 r       yibiao_1/N496_sub18.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      54.417         yibiao_1/N496_sub18.co [5]
 CLMS_190_217/COUT                 td                    0.066      54.483 r       yibiao_1/N496_sub18.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      54.483         yibiao_1/N496_sub18.co [7]
                                   td                    0.066      54.549 r       yibiao_1/N496_sub18.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      54.549         yibiao_1/N496_sub18.co [9]
 CLMS_190_221/COUT                 td                    0.066      54.615 r       yibiao_1/N496_sub18.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      54.615         yibiao_1/N496_sub18.co [11]
                                   td                    0.066      54.681 r       yibiao_1/N496_sub18.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      54.681         yibiao_1/N496_sub18.co [13]
 CLMS_190_225/COUT                 td                    0.066      54.747 r       yibiao_1/N496_sub18.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      54.747         yibiao_1/N496_sub18.co [15]
                                   td                    0.066      54.813 r       yibiao_1/N496_sub18.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      54.813         yibiao_1/N496_sub18.co [17]
 CLMS_190_229/COUT                 td                    0.066      54.879 r       yibiao_1/N496_sub18.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      54.879         yibiao_1/N496_sub18.co [19]
                                   td                    0.066      54.945 r       yibiao_1/N496_sub18.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      54.945         yibiao_1/N496_sub18.co [21]
 CLMS_190_233/COUT                 td                    0.066      55.011 r       yibiao_1/N496_sub18.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      55.011         yibiao_1/N496_sub18.co [23]
                                   td                    0.066      55.077 r       yibiao_1/N496_sub18.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      55.077         yibiao_1/N496_sub18.co [25]
 CLMS_190_237/Y2                   td                    0.309      55.386 r       yibiao_1/N496_sub18.faddsub_26/gateop_perm/Y
                                   net (fanout=27)       1.418      56.804         yibiao_1/_N1205  
                                   td                    0.544      57.348 f       yibiao_1/N496_sub17.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      57.348         yibiao_1/N496_sub17.co [5]
 CLMS_162_245/COUT                 td                    0.066      57.414 r       yibiao_1/N496_sub17.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      57.414         yibiao_1/N496_sub17.co [7]
                                   td                    0.066      57.480 r       yibiao_1/N496_sub17.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      57.480         yibiao_1/N496_sub17.co [9]
 CLMS_162_249/COUT                 td                    0.066      57.546 r       yibiao_1/N496_sub17.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      57.546         yibiao_1/N496_sub17.co [11]
                                   td                    0.066      57.612 r       yibiao_1/N496_sub17.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      57.612         yibiao_1/N496_sub17.co [13]
 CLMS_162_253/COUT                 td                    0.066      57.678 r       yibiao_1/N496_sub17.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      57.678         yibiao_1/N496_sub17.co [15]
                                   td                    0.066      57.744 r       yibiao_1/N496_sub17.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      57.744         yibiao_1/N496_sub17.co [17]
 CLMS_162_257/COUT                 td                    0.066      57.810 r       yibiao_1/N496_sub17.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      57.810         yibiao_1/N496_sub17.co [19]
                                   td                    0.066      57.876 r       yibiao_1/N496_sub17.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      57.876         yibiao_1/N496_sub17.co [21]
 CLMS_162_261/COUT                 td                    0.066      57.942 r       yibiao_1/N496_sub17.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      57.942         yibiao_1/N496_sub17.co [23]
                                   td                    0.066      58.008 r       yibiao_1/N496_sub17.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      58.008         yibiao_1/N496_sub17.co [25]
 CLMS_162_265/Y2                   td                    0.309      58.317 r       yibiao_1/N496_sub17.faddsub_26/gateop_perm/Y
                                   net (fanout=27)       1.598      59.915         yibiao_1/_N1231  
 CLMA_166_212/COUT                 td                    0.587      60.502 r       yibiao_1/N496_sub16.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      60.502         yibiao_1/N496_sub16.co [3]
                                   td                    0.066      60.568 r       yibiao_1/N496_sub16.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      60.568         yibiao_1/N496_sub16.co [5]
 CLMA_166_216/COUT                 td                    0.066      60.634 r       yibiao_1/N496_sub16.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      60.634         yibiao_1/N496_sub16.co [7]
                                   td                    0.066      60.700 r       yibiao_1/N496_sub16.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      60.700         yibiao_1/N496_sub16.co [9]
 CLMA_166_220/COUT                 td                    0.066      60.766 r       yibiao_1/N496_sub16.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      60.766         yibiao_1/N496_sub16.co [11]
                                   td                    0.066      60.832 r       yibiao_1/N496_sub16.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      60.832         yibiao_1/N496_sub16.co [13]
 CLMA_166_224/COUT                 td                    0.066      60.898 r       yibiao_1/N496_sub16.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      60.898         yibiao_1/N496_sub16.co [15]
                                   td                    0.066      60.964 r       yibiao_1/N496_sub16.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      60.964         yibiao_1/N496_sub16.co [17]
 CLMA_166_228/COUT                 td                    0.066      61.030 r       yibiao_1/N496_sub16.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      61.030         yibiao_1/N496_sub16.co [19]
                                   td                    0.066      61.096 r       yibiao_1/N496_sub16.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      61.096         yibiao_1/N496_sub16.co [21]
 CLMA_166_232/COUT                 td                    0.066      61.162 r       yibiao_1/N496_sub16.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      61.162         yibiao_1/N496_sub16.co [23]
                                   td                    0.066      61.228 r       yibiao_1/N496_sub16.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      61.228         yibiao_1/N496_sub16.co [25]
 CLMA_166_236/Y2                   td                    0.309      61.537 r       yibiao_1/N496_sub16.faddsub_26/gateop_perm/Y
                                   net (fanout=27)       1.683      63.220         yibiao_1/_N1257  
                                   td                    0.544      63.764 f       yibiao_1/N496_sub15.faddsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      63.764         yibiao_1/N496_sub15.co [1]
 CLMA_158_212/COUT                 td                    0.066      63.830 r       yibiao_1/N496_sub15.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      63.830         yibiao_1/N496_sub15.co [3]
                                   td                    0.066      63.896 r       yibiao_1/N496_sub15.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      63.896         yibiao_1/N496_sub15.co [5]
 CLMA_158_216/COUT                 td                    0.066      63.962 r       yibiao_1/N496_sub15.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      63.962         yibiao_1/N496_sub15.co [7]
                                   td                    0.066      64.028 r       yibiao_1/N496_sub15.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      64.028         yibiao_1/N496_sub15.co [9]
 CLMA_158_220/COUT                 td                    0.066      64.094 r       yibiao_1/N496_sub15.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      64.094         yibiao_1/N496_sub15.co [11]
                                   td                    0.066      64.160 r       yibiao_1/N496_sub15.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      64.160         yibiao_1/N496_sub15.co [13]
 CLMA_158_224/COUT                 td                    0.066      64.226 r       yibiao_1/N496_sub15.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      64.226         yibiao_1/N496_sub15.co [15]
                                   td                    0.066      64.292 r       yibiao_1/N496_sub15.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      64.292         yibiao_1/N496_sub15.co [17]
 CLMA_158_228/COUT                 td                    0.066      64.358 r       yibiao_1/N496_sub15.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      64.358         yibiao_1/N496_sub15.co [19]
                                   td                    0.066      64.424 r       yibiao_1/N496_sub15.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      64.424         yibiao_1/N496_sub15.co [21]
 CLMA_158_232/COUT                 td                    0.066      64.490 r       yibiao_1/N496_sub15.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      64.490         yibiao_1/N496_sub15.co [23]
                                   td                    0.066      64.556 r       yibiao_1/N496_sub15.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      64.556         yibiao_1/N496_sub15.co [25]
 CLMA_158_236/Y2                   td                    0.309      64.865 r       yibiao_1/N496_sub15.faddsub_26/gateop_perm/Y
                                   net (fanout=30)       1.428      66.293         yibiao_1/_N1283  
                                   td                    0.544      66.837 f       yibiao_1/N496_sub14.faddsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      66.837         yibiao_1/N496_sub14.co [1]
 CLMA_170_212/COUT                 td                    0.066      66.903 r       yibiao_1/N496_sub14.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      66.903         yibiao_1/N496_sub14.co [3]
                                   td                    0.066      66.969 r       yibiao_1/N496_sub14.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      66.969         yibiao_1/N496_sub14.co [5]
 CLMA_170_216/COUT                 td                    0.066      67.035 r       yibiao_1/N496_sub14.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      67.035         yibiao_1/N496_sub14.co [7]
                                   td                    0.066      67.101 r       yibiao_1/N496_sub14.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      67.101         yibiao_1/N496_sub14.co [9]
 CLMA_170_220/COUT                 td                    0.066      67.167 r       yibiao_1/N496_sub14.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      67.167         yibiao_1/N496_sub14.co [11]
                                   td                    0.066      67.233 r       yibiao_1/N496_sub14.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      67.233         yibiao_1/N496_sub14.co [13]
 CLMA_170_224/COUT                 td                    0.066      67.299 r       yibiao_1/N496_sub14.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      67.299         yibiao_1/N496_sub14.co [15]
                                   td                    0.066      67.365 r       yibiao_1/N496_sub14.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      67.365         yibiao_1/N496_sub14.co [17]
 CLMA_170_228/COUT                 td                    0.066      67.431 r       yibiao_1/N496_sub14.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      67.431         yibiao_1/N496_sub14.co [19]
                                   td                    0.066      67.497 r       yibiao_1/N496_sub14.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      67.497         yibiao_1/N496_sub14.co [21]
 CLMA_170_232/COUT                 td                    0.066      67.563 r       yibiao_1/N496_sub14.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      67.563         yibiao_1/N496_sub14.co [23]
                                   td                    0.066      67.629 r       yibiao_1/N496_sub14.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      67.629         yibiao_1/N496_sub14.co [25]
 CLMA_170_236/Y2                   td                    0.309      67.938 r       yibiao_1/N496_sub14.faddsub_26/gateop_perm/Y
                                   net (fanout=30)       1.544      69.482         yibiao_1/_N1309  
                                   td                    0.544      70.026 f       yibiao_1/N496_sub13.faddsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      70.026         yibiao_1/N496_sub13.co [1]
 CLMS_162_213/COUT                 td                    0.066      70.092 r       yibiao_1/N496_sub13.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      70.092         yibiao_1/N496_sub13.co [3]
                                   td                    0.066      70.158 r       yibiao_1/N496_sub13.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      70.158         yibiao_1/N496_sub13.co [5]
 CLMS_162_217/COUT                 td                    0.066      70.224 r       yibiao_1/N496_sub13.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      70.224         yibiao_1/N496_sub13.co [7]
                                   td                    0.066      70.290 r       yibiao_1/N496_sub13.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      70.290         yibiao_1/N496_sub13.co [9]
 CLMS_162_221/COUT                 td                    0.066      70.356 r       yibiao_1/N496_sub13.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      70.356         yibiao_1/N496_sub13.co [11]
                                   td                    0.066      70.422 r       yibiao_1/N496_sub13.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      70.422         yibiao_1/N496_sub13.co [13]
 CLMS_162_225/COUT                 td                    0.066      70.488 r       yibiao_1/N496_sub13.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      70.488         yibiao_1/N496_sub13.co [15]
                                   td                    0.066      70.554 r       yibiao_1/N496_sub13.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      70.554         yibiao_1/N496_sub13.co [17]
 CLMS_162_229/COUT                 td                    0.066      70.620 r       yibiao_1/N496_sub13.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      70.620         yibiao_1/N496_sub13.co [19]
                                   td                    0.066      70.686 r       yibiao_1/N496_sub13.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      70.686         yibiao_1/N496_sub13.co [21]
 CLMS_162_233/COUT                 td                    0.066      70.752 r       yibiao_1/N496_sub13.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      70.752         yibiao_1/N496_sub13.co [23]
                                   td                    0.066      70.818 r       yibiao_1/N496_sub13.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      70.818         yibiao_1/N496_sub13.co [25]
 CLMS_162_237/Y2                   td                    0.309      71.127 r       yibiao_1/N496_sub13.faddsub_26/gateop_perm/Y
                                   net (fanout=30)       1.399      72.526         yibiao_1/_N1335  
 CLMA_150_212/COUT                 td                    0.587      73.113 r       yibiao_1/N496_sub12.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      73.113         yibiao_1/N496_sub12.co [3]
                                   td                    0.066      73.179 r       yibiao_1/N496_sub12.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      73.179         yibiao_1/N496_sub12.co [5]
 CLMA_150_216/COUT                 td                    0.066      73.245 r       yibiao_1/N496_sub12.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      73.245         yibiao_1/N496_sub12.co [7]
                                   td                    0.066      73.311 r       yibiao_1/N496_sub12.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      73.311         yibiao_1/N496_sub12.co [9]
 CLMA_150_220/COUT                 td                    0.066      73.377 r       yibiao_1/N496_sub12.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      73.377         yibiao_1/N496_sub12.co [11]
                                   td                    0.066      73.443 r       yibiao_1/N496_sub12.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      73.443         yibiao_1/N496_sub12.co [13]
 CLMA_150_224/COUT                 td                    0.066      73.509 r       yibiao_1/N496_sub12.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      73.509         yibiao_1/N496_sub12.co [15]
                                   td                    0.066      73.575 r       yibiao_1/N496_sub12.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      73.575         yibiao_1/N496_sub12.co [17]
 CLMA_150_228/COUT                 td                    0.066      73.641 r       yibiao_1/N496_sub12.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      73.641         yibiao_1/N496_sub12.co [19]
                                   td                    0.066      73.707 r       yibiao_1/N496_sub12.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      73.707         yibiao_1/N496_sub12.co [21]
 CLMA_150_232/COUT                 td                    0.066      73.773 r       yibiao_1/N496_sub12.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      73.773         yibiao_1/N496_sub12.co [23]
                                   td                    0.066      73.839 r       yibiao_1/N496_sub12.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      73.839         yibiao_1/N496_sub12.co [25]
 CLMA_150_236/Y2                   td                    0.309      74.148 r       yibiao_1/N496_sub12.faddsub_26/gateop_perm/Y
                                   net (fanout=30)       1.831      75.979         yibiao_1/_N1361  
 CLMA_182_212/COUT                 td                    0.583      76.562 r       yibiao_1/N496_sub11.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      76.562         yibiao_1/N496_sub11.co [3]
                                   td                    0.066      76.628 r       yibiao_1/N496_sub11.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      76.628         yibiao_1/N496_sub11.co [5]
 CLMA_182_216/COUT                 td                    0.066      76.694 r       yibiao_1/N496_sub11.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      76.694         yibiao_1/N496_sub11.co [7]
                                   td                    0.066      76.760 r       yibiao_1/N496_sub11.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      76.760         yibiao_1/N496_sub11.co [9]
 CLMA_182_220/COUT                 td                    0.066      76.826 r       yibiao_1/N496_sub11.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      76.826         yibiao_1/N496_sub11.co [11]
                                   td                    0.066      76.892 r       yibiao_1/N496_sub11.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      76.892         yibiao_1/N496_sub11.co [13]
 CLMA_182_224/COUT                 td                    0.066      76.958 r       yibiao_1/N496_sub11.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      76.958         yibiao_1/N496_sub11.co [15]
                                   td                    0.066      77.024 r       yibiao_1/N496_sub11.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      77.024         yibiao_1/N496_sub11.co [17]
 CLMA_182_228/COUT                 td                    0.066      77.090 r       yibiao_1/N496_sub11.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      77.090         yibiao_1/N496_sub11.co [19]
                                   td                    0.066      77.156 r       yibiao_1/N496_sub11.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      77.156         yibiao_1/N496_sub11.co [21]
 CLMA_182_232/COUT                 td                    0.066      77.222 r       yibiao_1/N496_sub11.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      77.222         yibiao_1/N496_sub11.co [23]
                                   td                    0.066      77.288 r       yibiao_1/N496_sub11.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      77.288         yibiao_1/N496_sub11.co [25]
 CLMA_182_236/Y2                   td                    0.309      77.597 r       yibiao_1/N496_sub11.faddsub_26/gateop_perm/Y
                                   net (fanout=30)       1.423      79.020         yibiao_1/_N1387  
 CLMA_182_213/COUT                 td                    0.587      79.607 r       yibiao_1/N496_sub10.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      79.607         yibiao_1/N496_sub10.co [3]
                                   td                    0.066      79.673 r       yibiao_1/N496_sub10.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      79.673         yibiao_1/N496_sub10.co [5]
 CLMA_182_217/COUT                 td                    0.066      79.739 r       yibiao_1/N496_sub10.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      79.739         yibiao_1/N496_sub10.co [7]
                                   td                    0.066      79.805 r       yibiao_1/N496_sub10.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      79.805         yibiao_1/N496_sub10.co [9]
 CLMA_182_221/COUT                 td                    0.066      79.871 r       yibiao_1/N496_sub10.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      79.871         yibiao_1/N496_sub10.co [11]
                                   td                    0.066      79.937 r       yibiao_1/N496_sub10.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      79.937         yibiao_1/N496_sub10.co [13]
 CLMA_182_225/COUT                 td                    0.066      80.003 r       yibiao_1/N496_sub10.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      80.003         yibiao_1/N496_sub10.co [15]
                                   td                    0.066      80.069 r       yibiao_1/N496_sub10.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      80.069         yibiao_1/N496_sub10.co [17]
 CLMA_182_229/COUT                 td                    0.066      80.135 r       yibiao_1/N496_sub10.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      80.135         yibiao_1/N496_sub10.co [19]
                                   td                    0.066      80.201 r       yibiao_1/N496_sub10.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      80.201         yibiao_1/N496_sub10.co [21]
 CLMA_182_233/COUT                 td                    0.066      80.267 r       yibiao_1/N496_sub10.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      80.267         yibiao_1/N496_sub10.co [23]
                                   td                    0.066      80.333 r       yibiao_1/N496_sub10.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      80.333         yibiao_1/N496_sub10.co [25]
 CLMA_182_237/Y2                   td                    0.309      80.642 r       yibiao_1/N496_sub10.faddsub_26/gateop/Y
                                   net (fanout=28)       1.372      82.014         yibiao_1/_N1413  
 CLMS_174_213/COUT                 td                    0.587      82.601 r       yibiao_1/N496_sub9.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      82.601         yibiao_1/N496_sub9.co [3]
                                   td                    0.066      82.667 r       yibiao_1/N496_sub9.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      82.667         yibiao_1/N496_sub9.co [5]
 CLMS_174_217/COUT                 td                    0.066      82.733 r       yibiao_1/N496_sub9.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      82.733         yibiao_1/N496_sub9.co [7]
                                   td                    0.066      82.799 r       yibiao_1/N496_sub9.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      82.799         yibiao_1/N496_sub9.co [9]
 CLMS_174_221/COUT                 td                    0.066      82.865 r       yibiao_1/N496_sub9.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      82.865         yibiao_1/N496_sub9.co [11]
                                   td                    0.066      82.931 r       yibiao_1/N496_sub9.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      82.931         yibiao_1/N496_sub9.co [13]
 CLMS_174_225/COUT                 td                    0.066      82.997 r       yibiao_1/N496_sub9.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      82.997         yibiao_1/N496_sub9.co [15]
                                   td                    0.066      83.063 r       yibiao_1/N496_sub9.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      83.063         yibiao_1/N496_sub9.co [17]
 CLMS_174_229/COUT                 td                    0.066      83.129 r       yibiao_1/N496_sub9.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      83.129         yibiao_1/N496_sub9.co [19]
                                   td                    0.066      83.195 r       yibiao_1/N496_sub9.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      83.195         yibiao_1/N496_sub9.co [21]
 CLMS_174_233/COUT                 td                    0.066      83.261 r       yibiao_1/N496_sub9.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      83.261         yibiao_1/N496_sub9.co [23]
                                   td                    0.066      83.327 r       yibiao_1/N496_sub9.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      83.327         yibiao_1/N496_sub9.co [25]
 CLMS_174_237/Y2                   td                    0.309      83.636 r       yibiao_1/N496_sub9.faddsub_26/gateop_perm/Y
                                   net (fanout=30)       1.957      85.593         yibiao_1/_N1439  
                                   td                    0.544      86.137 f       yibiao_1/N496_sub8.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      86.137         yibiao_1/N496_sub8.co [5]
 CLMA_166_184/COUT                 td                    0.066      86.203 r       yibiao_1/N496_sub8.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      86.203         yibiao_1/N496_sub8.co [7]
                                   td                    0.066      86.269 r       yibiao_1/N496_sub8.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      86.269         yibiao_1/N496_sub8.co [9]
 CLMA_166_192/COUT                 td                    0.066      86.335 r       yibiao_1/N496_sub8.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      86.335         yibiao_1/N496_sub8.co [11]
                                   td                    0.066      86.401 r       yibiao_1/N496_sub8.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      86.401         yibiao_1/N496_sub8.co [13]
 CLMA_166_196/COUT                 td                    0.066      86.467 r       yibiao_1/N496_sub8.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      86.467         yibiao_1/N496_sub8.co [15]
                                   td                    0.066      86.533 r       yibiao_1/N496_sub8.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      86.533         yibiao_1/N496_sub8.co [17]
 CLMA_166_200/COUT                 td                    0.066      86.599 r       yibiao_1/N496_sub8.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      86.599         yibiao_1/N496_sub8.co [19]
                                   td                    0.066      86.665 r       yibiao_1/N496_sub8.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      86.665         yibiao_1/N496_sub8.co [21]
 CLMA_166_204/COUT                 td                    0.066      86.731 r       yibiao_1/N496_sub8.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      86.731         yibiao_1/N496_sub8.co [23]
                                   td                    0.066      86.797 r       yibiao_1/N496_sub8.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      86.797         yibiao_1/N496_sub8.co [25]
 CLMA_166_208/Y2                   td                    0.309      87.106 r       yibiao_1/N496_sub8.faddsub_26/gateop_perm/Y
                                   net (fanout=30)       0.953      88.059         yibiao_1/_N1465  
                                   td                    0.544      88.603 f       yibiao_1/N496_sub7.faddsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      88.603         yibiao_1/N496_sub7.co [1]
 CLMS_158_213/COUT                 td                    0.066      88.669 r       yibiao_1/N496_sub7.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      88.669         yibiao_1/N496_sub7.co [3]
                                   td                    0.066      88.735 r       yibiao_1/N496_sub7.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      88.735         yibiao_1/N496_sub7.co [5]
 CLMS_158_217/COUT                 td                    0.066      88.801 r       yibiao_1/N496_sub7.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      88.801         yibiao_1/N496_sub7.co [7]
                                   td                    0.066      88.867 r       yibiao_1/N496_sub7.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      88.867         yibiao_1/N496_sub7.co [9]
 CLMS_158_221/COUT                 td                    0.066      88.933 r       yibiao_1/N496_sub7.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      88.933         yibiao_1/N496_sub7.co [11]
                                   td                    0.066      88.999 r       yibiao_1/N496_sub7.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      88.999         yibiao_1/N496_sub7.co [13]
 CLMS_158_225/COUT                 td                    0.066      89.065 r       yibiao_1/N496_sub7.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      89.065         yibiao_1/N496_sub7.co [15]
                                   td                    0.066      89.131 r       yibiao_1/N496_sub7.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      89.131         yibiao_1/N496_sub7.co [17]
 CLMS_158_229/COUT                 td                    0.066      89.197 r       yibiao_1/N496_sub7.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      89.197         yibiao_1/N496_sub7.co [19]
                                   td                    0.066      89.263 r       yibiao_1/N496_sub7.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      89.263         yibiao_1/N496_sub7.co [21]
 CLMS_158_233/COUT                 td                    0.066      89.329 r       yibiao_1/N496_sub7.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      89.329         yibiao_1/N496_sub7.co [23]
                                   td                    0.066      89.395 r       yibiao_1/N496_sub7.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      89.395         yibiao_1/N496_sub7.co [25]
 CLMS_158_237/Y2                   td                    0.309      89.704 r       yibiao_1/N496_sub7.faddsub_26/gateop_perm/Y
                                   net (fanout=30)       2.297      92.001         yibiao_1/_N1491  
                                   td                    0.547      92.548 f       yibiao_1/N496_sub6.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      92.548         yibiao_1/N496_sub6.co [9]
 CLMA_198_216/COUT                 td                    0.066      92.614 r       yibiao_1/N496_sub6.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      92.614         yibiao_1/N496_sub6.co [11]
                                   td                    0.066      92.680 r       yibiao_1/N496_sub6.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      92.680         yibiao_1/N496_sub6.co [13]
 CLMA_198_220/COUT                 td                    0.066      92.746 r       yibiao_1/N496_sub6.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      92.746         yibiao_1/N496_sub6.co [15]
                                   td                    0.066      92.812 r       yibiao_1/N496_sub6.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      92.812         yibiao_1/N496_sub6.co [17]
 CLMA_198_224/COUT                 td                    0.066      92.878 r       yibiao_1/N496_sub6.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      92.878         yibiao_1/N496_sub6.co [19]
                                   td                    0.066      92.944 r       yibiao_1/N496_sub6.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      92.944         yibiao_1/N496_sub6.co [21]
 CLMA_198_228/COUT                 td                    0.066      93.010 r       yibiao_1/N496_sub6.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      93.010         yibiao_1/N496_sub6.co [23]
                                   td                    0.066      93.076 r       yibiao_1/N496_sub6.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      93.076         yibiao_1/N496_sub6.co [25]
 CLMA_198_232/Y2                   td                    0.309      93.385 r       yibiao_1/N496_sub6.faddsub_26/gateop_perm/Y
                                   net (fanout=30)       1.335      94.720         yibiao_1/_N1517  
 CLMA_202_220/COUT                 td                    0.583      95.303 r       yibiao_1/N496_sub5.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      95.303         yibiao_1/N496_sub5.co [7]
                                   td                    0.066      95.369 r       yibiao_1/N496_sub5.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      95.369         yibiao_1/N496_sub5.co [9]
 CLMA_202_224/COUT                 td                    0.066      95.435 r       yibiao_1/N496_sub5.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      95.435         yibiao_1/N496_sub5.co [11]
                                   td                    0.066      95.501 r       yibiao_1/N496_sub5.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      95.501         yibiao_1/N496_sub5.co [13]
 CLMA_202_228/COUT                 td                    0.066      95.567 r       yibiao_1/N496_sub5.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      95.567         yibiao_1/N496_sub5.co [15]
                                   td                    0.066      95.633 r       yibiao_1/N496_sub5.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      95.633         yibiao_1/N496_sub5.co [17]
 CLMA_202_232/COUT                 td                    0.066      95.699 r       yibiao_1/N496_sub5.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      95.699         yibiao_1/N496_sub5.co [19]
                                   td                    0.066      95.765 r       yibiao_1/N496_sub5.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      95.765         yibiao_1/N496_sub5.co [21]
 CLMA_202_236/COUT                 td                    0.066      95.831 r       yibiao_1/N496_sub5.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      95.831         yibiao_1/N496_sub5.co [23]
                                   td                    0.066      95.897 r       yibiao_1/N496_sub5.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      95.897         yibiao_1/N496_sub5.co [25]
 CLMA_202_240/Y2                   td                    0.309      96.206 r       yibiao_1/N496_sub5.faddsub_26/gateop_perm/Y
                                   net (fanout=30)       1.795      98.001         yibiao_1/_N1543  
 CLMA_174_212/COUT                 td                    0.587      98.588 r       yibiao_1/N496_sub4.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      98.588         yibiao_1/N496_sub4.co [3]
                                   td                    0.066      98.654 r       yibiao_1/N496_sub4.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      98.654         yibiao_1/N496_sub4.co [5]
 CLMA_174_216/COUT                 td                    0.066      98.720 r       yibiao_1/N496_sub4.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      98.720         yibiao_1/N496_sub4.co [7]
                                   td                    0.066      98.786 r       yibiao_1/N496_sub4.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      98.786         yibiao_1/N496_sub4.co [9]
 CLMA_174_220/COUT                 td                    0.066      98.852 r       yibiao_1/N496_sub4.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      98.852         yibiao_1/N496_sub4.co [11]
                                   td                    0.066      98.918 r       yibiao_1/N496_sub4.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      98.918         yibiao_1/N496_sub4.co [13]
 CLMA_174_224/COUT                 td                    0.066      98.984 r       yibiao_1/N496_sub4.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      98.984         yibiao_1/N496_sub4.co [15]
                                   td                    0.066      99.050 r       yibiao_1/N496_sub4.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      99.050         yibiao_1/N496_sub4.co [17]
 CLMA_174_228/COUT                 td                    0.066      99.116 r       yibiao_1/N496_sub4.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      99.116         yibiao_1/N496_sub4.co [19]
                                   td                    0.066      99.182 r       yibiao_1/N496_sub4.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      99.182         yibiao_1/N496_sub4.co [21]
 CLMA_174_232/COUT                 td                    0.066      99.248 r       yibiao_1/N496_sub4.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      99.248         yibiao_1/N496_sub4.co [23]
                                   td                    0.066      99.314 r       yibiao_1/N496_sub4.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      99.314         yibiao_1/N496_sub4.co [25]
 CLMA_174_236/Y2                   td                    0.309      99.623 r       yibiao_1/N496_sub4.faddsub_26/gateop_perm/Y
                                   net (fanout=30)       1.706     101.329         yibiao_1/_N1569  
 CLMA_162_216/COUT                 td                    0.587     101.916 r       yibiao_1/N496_sub3.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     101.916         yibiao_1/N496_sub3.co [7]
                                   td                    0.066     101.982 r       yibiao_1/N496_sub3.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000     101.982         yibiao_1/N496_sub3.co [9]
 CLMA_162_220/COUT                 td                    0.066     102.048 r       yibiao_1/N496_sub3.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000     102.048         yibiao_1/N496_sub3.co [11]
                                   td                    0.066     102.114 r       yibiao_1/N496_sub3.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000     102.114         yibiao_1/N496_sub3.co [13]
 CLMA_162_224/COUT                 td                    0.066     102.180 r       yibiao_1/N496_sub3.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000     102.180         yibiao_1/N496_sub3.co [15]
                                   td                    0.066     102.246 r       yibiao_1/N496_sub3.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000     102.246         yibiao_1/N496_sub3.co [17]
 CLMA_162_228/COUT                 td                    0.066     102.312 r       yibiao_1/N496_sub3.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000     102.312         yibiao_1/N496_sub3.co [19]
                                   td                    0.066     102.378 r       yibiao_1/N496_sub3.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000     102.378         yibiao_1/N496_sub3.co [21]
 CLMA_162_232/COUT                 td                    0.066     102.444 r       yibiao_1/N496_sub3.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000     102.444         yibiao_1/N496_sub3.co [23]
                                   td                    0.066     102.510 r       yibiao_1/N496_sub3.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000     102.510         yibiao_1/N496_sub3.co [25]
 CLMA_162_236/Y2                   td                    0.309     102.819 r       yibiao_1/N496_sub3.faddsub_26/gateop_perm/Y
                                   net (fanout=28)       2.108     104.927         yibiao_1/_N1595  
 CLMA_174_180/COUT                 td                    0.587     105.514 r       yibiao_1/N496_sub2.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000     105.514         yibiao_1/N496_sub2.co [4]
                                   td                    0.066     105.580 r       yibiao_1/N496_sub2.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000     105.580         yibiao_1/N496_sub2.co [6]
 CLMA_174_184/COUT                 td                    0.066     105.646 r       yibiao_1/N496_sub2.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000     105.646         yibiao_1/N496_sub2.co [8]
                                   td                    0.066     105.712 r       yibiao_1/N496_sub2.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000     105.712         yibiao_1/N496_sub2.co [10]
 CLMA_174_192/COUT                 td                    0.066     105.778 r       yibiao_1/N496_sub2.faddsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000     105.778         yibiao_1/N496_sub2.co [12]
                                   td                    0.066     105.844 r       yibiao_1/N496_sub2.faddsub_13/gateop_A2/Cout
                                   net (fanout=1)        0.000     105.844         yibiao_1/N496_sub2.co [14]
 CLMA_174_196/COUT                 td                    0.066     105.910 r       yibiao_1/N496_sub2.faddsub_15/gateop_A2/Cout
                                   net (fanout=1)        0.000     105.910         yibiao_1/N496_sub2.co [16]
                                   td                    0.066     105.976 r       yibiao_1/N496_sub2.faddsub_17/gateop_A2/Cout
                                   net (fanout=1)        0.000     105.976         yibiao_1/N496_sub2.co [18]
 CLMA_174_200/COUT                 td                    0.066     106.042 r       yibiao_1/N496_sub2.faddsub_19/gateop_A2/Cout
                                   net (fanout=1)        0.000     106.042         yibiao_1/N496_sub2.co [20]
                                   td                    0.066     106.108 r       yibiao_1/N496_sub2.faddsub_21/gateop_A2/Cout
                                   net (fanout=1)        0.000     106.108         yibiao_1/N496_sub2.co [22]
 CLMA_174_204/COUT                 td                    0.066     106.174 r       yibiao_1/N496_sub2.faddsub_23/gateop_A2/Cout
                                   net (fanout=1)        0.000     106.174         yibiao_1/N496_sub2.co [24]
 CLMA_174_208/Y1                   td                    0.568     106.742 r       yibiao_1/N496_sub2.faddsub_25/gateop_A2/Y1
                                   net (fanout=27)       1.090     107.832         yibiao_1/_N1621  
 CLMA_186_196/COUT                 td                    0.587     108.419 r       yibiao_1/N496_sub1.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000     108.419         yibiao_1/N496_sub1.co [4]
                                   td                    0.066     108.485 r       yibiao_1/N496_sub1.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000     108.485         yibiao_1/N496_sub1.co [6]
 CLMA_186_200/COUT                 td                    0.066     108.551 r       yibiao_1/N496_sub1.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000     108.551         yibiao_1/N496_sub1.co [8]
                                   td                    0.066     108.617 r       yibiao_1/N496_sub1.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000     108.617         yibiao_1/N496_sub1.co [10]
 CLMA_186_204/COUT                 td                    0.066     108.683 r       yibiao_1/N496_sub1.faddsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000     108.683         yibiao_1/N496_sub1.co [12]
                                   td                    0.066     108.749 r       yibiao_1/N496_sub1.faddsub_13/gateop_A2/Cout
                                   net (fanout=1)        0.000     108.749         yibiao_1/N496_sub1.co [14]
 CLMA_186_208/COUT                 td                    0.066     108.815 r       yibiao_1/N496_sub1.faddsub_15/gateop_A2/Cout
                                   net (fanout=1)        0.000     108.815         yibiao_1/N496_sub1.co [16]
                                   td                    0.066     108.881 r       yibiao_1/N496_sub1.faddsub_17/gateop_A2/Cout
                                   net (fanout=1)        0.000     108.881         yibiao_1/N496_sub1.co [18]
 CLMA_186_212/COUT                 td                    0.066     108.947 r       yibiao_1/N496_sub1.faddsub_19/gateop_A2/Cout
                                   net (fanout=1)        0.000     108.947         yibiao_1/N496_sub1.co [20]
                                   td                    0.066     109.013 r       yibiao_1/N496_sub1.faddsub_21/gateop_A2/Cout
                                   net (fanout=1)        0.000     109.013         yibiao_1/N496_sub1.co [22]
 CLMA_186_216/COUT                 td                    0.066     109.079 r       yibiao_1/N496_sub1.faddsub_23/gateop_A2/Cout
                                   net (fanout=1)        0.000     109.079         yibiao_1/N496_sub1.co [24]
 CLMA_186_220/Y1                   td                    0.568     109.647 r       yibiao_1/N496_sub1.faddsub_25/gateop_A2/Y1
                                   net (fanout=28)       1.144     110.791         yibiao_1/_N1647  
 CLMA_182_185/Y3                   td                    0.240     111.031 r       yibiao_1/N497[1]/gateop_perm/Z
                                   net (fanout=2)        0.391     111.422         yibiao_1/duty_cycle [1]
 CLMS_186_185/Y0                   td                    0.240     111.662 r       yibiao_1/N615_lt0_mux3/gateop_perm/Z
                                   net (fanout=3)        0.444     112.106         yibiao_1/_N2610  
 CLMS_186_193/C2                                                           r       yibiao_1/duty_cycle_dec[2]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                 112.106         Logic Levels: 187
                                                                                   Logic: 53.153ns(48.758%), Route: 55.862ns(51.242%)
----------------------------------------------------------------------------------------------------

 Clock pll_adda|u_pll_adda/u_pll_e3/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_75/CLK_OUT1                                     0.000    1000.000 r       u_pll_adda/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.210    1001.210         nt_ad_clk_2      
 USCM_84_108/CLK_USCM              td                    0.000    1001.210 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3080)     1.793    1003.003         ntclkbufg_0      
 CLMS_186_193/CLK                                                          r       yibiao_1/duty_cycle_dec[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.019    1003.022                          
 clock uncertainty                                      -0.150    1002.872                          

 Setup time                                             -0.445    1002.427                          

 Data required time                                               1002.427                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.427                          
 Data arrival time                                                 112.106                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       890.321                          
====================================================================================================

====================================================================================================

Startpoint  : yibiao_1/N492_m1/gopapm/CLK
Endpoint    : yibiao_1/duty_cycle_dec[1]/opit_0_inv_L5Q_perm/L4
Path Group  : pll_adda|u_pll_adda/u_pll_e3/CLKOUT1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.003
  Launch Clock Delay      :  3.091
  Clock Pessimism Removal :  0.019

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_adda|u_pll_adda/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_75/CLK_OUT1                                     0.000       0.000 r       u_pll_adda/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.229       1.229         nt_ad_clk_2      
 USCM_84_108/CLK_USCM              td                    0.000       1.229 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3080)     1.862       3.091         ntclkbufg_0      
 APM_106_204/CLK                                                           r       yibiao_1/N492_m1/gopapm/CLK

 APM_106_204/P[24]                 tco                   2.923       6.014 r       yibiao_1/N492_m1/gopapm/P[24]
                                   net (fanout=1)        0.984       6.998         yibiao_1/_N828   
 APM_106_216/P[10]                 td                    2.276       9.274 r       yibiao_1/N492_m2/gopapm/P[10]
                                   net (fanout=2)        1.698      10.972         yibiao_1/N968 [28]
                                   td                    0.373      11.345 f       yibiao_1/N496_sub31.faddsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.345         yibiao_1/N496_sub31.co [2]
 CLMA_158_240/COUT                 td                    0.066      11.411 r       yibiao_1/N496_sub31.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.411         yibiao_1/N496_sub31.co [4]
                                   td                    0.066      11.477 r       yibiao_1/N496_sub31.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.477         yibiao_1/N496_sub31.co [6]
 CLMA_158_244/COUT                 td                    0.066      11.543 r       yibiao_1/N496_sub31.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.543         yibiao_1/N496_sub31.co [8]
                                   td                    0.066      11.609 r       yibiao_1/N496_sub31.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.609         yibiao_1/N496_sub31.co [10]
 CLMA_158_248/COUT                 td                    0.066      11.675 r       yibiao_1/N496_sub31.faddsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.675         yibiao_1/N496_sub31.co [12]
                                   td                    0.066      11.741 r       yibiao_1/N496_sub31.faddsub_13/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.741         yibiao_1/N496_sub31.co [14]
 CLMA_158_252/COUT                 td                    0.066      11.807 r       yibiao_1/N496_sub31.faddsub_15/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.807         yibiao_1/N496_sub31.co [16]
                                   td                    0.066      11.873 r       yibiao_1/N496_sub31.faddsub_17/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.873         yibiao_1/N496_sub31.co [18]
 CLMA_158_256/COUT                 td                    0.066      11.939 r       yibiao_1/N496_sub31.faddsub_19/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.939         yibiao_1/N496_sub31.co [20]
                                   td                    0.066      12.005 r       yibiao_1/N496_sub31.faddsub_21/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.005         yibiao_1/N496_sub31.co [22]
 CLMA_158_260/COUT                 td                    0.066      12.071 r       yibiao_1/N496_sub31.faddsub_23/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.071         yibiao_1/N496_sub31.co [24]
 CLMA_158_264/Y1                   td                    0.568      12.639 r       yibiao_1/N496_sub31.faddsub_25/gateop_A2/Y1
                                   net (fanout=27)       1.506      14.145         yibiao_1/_N867   
                                   td                    0.544      14.689 f       yibiao_1/N496_sub30.faddsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.689         yibiao_1/N496_sub30.co [1]
 CLMA_154_213/COUT                 td                    0.066      14.755 r       yibiao_1/N496_sub30.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.755         yibiao_1/N496_sub30.co [3]
                                   td                    0.066      14.821 r       yibiao_1/N496_sub30.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.821         yibiao_1/N496_sub30.co [5]
 CLMA_154_217/COUT                 td                    0.066      14.887 r       yibiao_1/N496_sub30.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.887         yibiao_1/N496_sub30.co [7]
                                   td                    0.066      14.953 r       yibiao_1/N496_sub30.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.953         yibiao_1/N496_sub30.co [9]
 CLMA_154_221/COUT                 td                    0.066      15.019 r       yibiao_1/N496_sub30.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.019         yibiao_1/N496_sub30.co [11]
                                   td                    0.066      15.085 r       yibiao_1/N496_sub30.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.085         yibiao_1/N496_sub30.co [13]
 CLMA_154_225/COUT                 td                    0.066      15.151 r       yibiao_1/N496_sub30.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.151         yibiao_1/N496_sub30.co [15]
                                   td                    0.066      15.217 r       yibiao_1/N496_sub30.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.217         yibiao_1/N496_sub30.co [17]
 CLMA_154_229/COUT                 td                    0.066      15.283 r       yibiao_1/N496_sub30.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.283         yibiao_1/N496_sub30.co [19]
                                   td                    0.066      15.349 r       yibiao_1/N496_sub30.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.349         yibiao_1/N496_sub30.co [21]
 CLMA_154_233/COUT                 td                    0.066      15.415 r       yibiao_1/N496_sub30.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.415         yibiao_1/N496_sub30.co [23]
                                   td                    0.066      15.481 r       yibiao_1/N496_sub30.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.481         yibiao_1/N496_sub30.co [25]
 CLMA_154_237/Y2                   td                    0.309      15.790 r       yibiao_1/N496_sub30.faddsub_26/gateop/Y
                                   net (fanout=27)       1.781      17.571         yibiao_1/_N893   
 CLMS_118_221/COUT                 td                    0.587      18.158 r       yibiao_1/N496_sub29.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.158         yibiao_1/N496_sub29.co [11]
                                   td                    0.066      18.224 r       yibiao_1/N496_sub29.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.224         yibiao_1/N496_sub29.co [13]
 CLMS_118_225/Y3                   td                    0.572      18.796 r       yibiao_1/N496_sub29.faddsub_14/gateop_A2/Y1
                                   net (fanout=2)        2.092      20.888         yibiao_1/_N908   
                                   td                    0.544      21.432 f       yibiao_1/N496_sub28.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.432         yibiao_1/N496_sub28.co [17]
 CLMS_150_257/COUT                 td                    0.066      21.498 r       yibiao_1/N496_sub28.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.498         yibiao_1/N496_sub28.co [19]
                                   td                    0.066      21.564 r       yibiao_1/N496_sub28.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.564         yibiao_1/N496_sub28.co [21]
 CLMS_150_261/COUT                 td                    0.066      21.630 r       yibiao_1/N496_sub28.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.630         yibiao_1/N496_sub28.co [23]
                                   td                    0.066      21.696 r       yibiao_1/N496_sub28.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.696         yibiao_1/N496_sub28.co [25]
 CLMS_150_265/Y2                   td                    0.309      22.005 r       yibiao_1/N496_sub28.faddsub_26/gateop_perm/Y
                                   net (fanout=27)       2.417      24.422         yibiao_1/_N945   
                                   td                    0.544      24.966 f       yibiao_1/N496_sub27.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      24.966         yibiao_1/N496_sub27.co [5]
 CLMA_154_192/COUT                 td                    0.066      25.032 r       yibiao_1/N496_sub27.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.032         yibiao_1/N496_sub27.co [7]
                                   td                    0.066      25.098 r       yibiao_1/N496_sub27.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.098         yibiao_1/N496_sub27.co [9]
 CLMA_154_196/COUT                 td                    0.066      25.164 r       yibiao_1/N496_sub27.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.164         yibiao_1/N496_sub27.co [11]
                                   td                    0.066      25.230 r       yibiao_1/N496_sub27.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.230         yibiao_1/N496_sub27.co [13]
 CLMA_154_200/COUT                 td                    0.066      25.296 r       yibiao_1/N496_sub27.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.296         yibiao_1/N496_sub27.co [15]
                                   td                    0.066      25.362 r       yibiao_1/N496_sub27.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.362         yibiao_1/N496_sub27.co [17]
 CLMA_154_204/COUT                 td                    0.066      25.428 r       yibiao_1/N496_sub27.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.428         yibiao_1/N496_sub27.co [19]
                                   td                    0.066      25.494 r       yibiao_1/N496_sub27.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.494         yibiao_1/N496_sub27.co [21]
 CLMA_154_208/COUT                 td                    0.066      25.560 r       yibiao_1/N496_sub27.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.560         yibiao_1/N496_sub27.co [23]
                                   td                    0.066      25.626 r       yibiao_1/N496_sub27.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.626         yibiao_1/N496_sub27.co [25]
 CLMA_154_212/Y2                   td                    0.309      25.935 r       yibiao_1/N496_sub27.faddsub_26/gateop_perm/Y
                                   net (fanout=27)       1.427      27.362         yibiao_1/_N971   
 CLMA_154_220/COUT                 td                    0.587      27.949 r       yibiao_1/N496_sub26.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.949         yibiao_1/N496_sub26.co [7]
                                   td                    0.066      28.015 r       yibiao_1/N496_sub26.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      28.015         yibiao_1/N496_sub26.co [9]
 CLMA_154_224/Y3                   td                    0.572      28.587 r       yibiao_1/N496_sub26.faddsub_10/gateop_A2/Y1
                                   net (fanout=2)        1.618      30.205         yibiao_1/_N982   
                                   td                    0.544      30.749 f       yibiao_1/N496_sub25.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.749         yibiao_1/N496_sub25.co [13]
 CLMA_162_252/COUT                 td                    0.066      30.815 r       yibiao_1/N496_sub25.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.815         yibiao_1/N496_sub25.co [15]
                                   td                    0.066      30.881 r       yibiao_1/N496_sub25.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.881         yibiao_1/N496_sub25.co [17]
 CLMA_162_256/COUT                 td                    0.066      30.947 r       yibiao_1/N496_sub25.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.947         yibiao_1/N496_sub25.co [19]
                                   td                    0.066      31.013 r       yibiao_1/N496_sub25.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.013         yibiao_1/N496_sub25.co [21]
 CLMA_162_260/COUT                 td                    0.066      31.079 r       yibiao_1/N496_sub25.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.079         yibiao_1/N496_sub25.co [23]
                                   td                    0.066      31.145 r       yibiao_1/N496_sub25.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.145         yibiao_1/N496_sub25.co [25]
 CLMA_162_264/Y2                   td                    0.309      31.454 r       yibiao_1/N496_sub25.faddsub_26/gateop_perm/Y
                                   net (fanout=27)       1.382      32.836         yibiao_1/_N1023  
 CLMA_174_240/COUT                 td                    0.583      33.419 r       yibiao_1/N496_sub24.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.419         yibiao_1/N496_sub24.co [3]
                                   td                    0.066      33.485 r       yibiao_1/N496_sub24.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.485         yibiao_1/N496_sub24.co [5]
 CLMA_174_244/COUT                 td                    0.066      33.551 r       yibiao_1/N496_sub24.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.551         yibiao_1/N496_sub24.co [7]
                                   td                    0.066      33.617 r       yibiao_1/N496_sub24.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.617         yibiao_1/N496_sub24.co [9]
 CLMA_174_248/COUT                 td                    0.066      33.683 r       yibiao_1/N496_sub24.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.683         yibiao_1/N496_sub24.co [11]
                                   td                    0.066      33.749 r       yibiao_1/N496_sub24.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.749         yibiao_1/N496_sub24.co [13]
 CLMA_174_252/COUT                 td                    0.066      33.815 r       yibiao_1/N496_sub24.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.815         yibiao_1/N496_sub24.co [15]
                                   td                    0.066      33.881 r       yibiao_1/N496_sub24.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.881         yibiao_1/N496_sub24.co [17]
 CLMA_174_256/COUT                 td                    0.066      33.947 r       yibiao_1/N496_sub24.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.947         yibiao_1/N496_sub24.co [19]
                                   td                    0.066      34.013 r       yibiao_1/N496_sub24.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      34.013         yibiao_1/N496_sub24.co [21]
 CLMA_174_260/COUT                 td                    0.066      34.079 r       yibiao_1/N496_sub24.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      34.079         yibiao_1/N496_sub24.co [23]
                                   td                    0.066      34.145 r       yibiao_1/N496_sub24.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      34.145         yibiao_1/N496_sub24.co [25]
 CLMA_174_264/Y2                   td                    0.309      34.454 r       yibiao_1/N496_sub24.faddsub_26/gateop_perm/Y
                                   net (fanout=27)       1.896      36.350         yibiao_1/_N1049  
                                   td                    0.544      36.894 f       yibiao_1/N496_sub23.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      36.894         yibiao_1/N496_sub23.co [5]
 CLMS_166_217/COUT                 td                    0.066      36.960 r       yibiao_1/N496_sub23.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      36.960         yibiao_1/N496_sub23.co [7]
                                   td                    0.066      37.026 r       yibiao_1/N496_sub23.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.026         yibiao_1/N496_sub23.co [9]
 CLMS_166_221/COUT                 td                    0.066      37.092 r       yibiao_1/N496_sub23.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.092         yibiao_1/N496_sub23.co [11]
                                   td                    0.066      37.158 r       yibiao_1/N496_sub23.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.158         yibiao_1/N496_sub23.co [13]
 CLMS_166_225/COUT                 td                    0.066      37.224 r       yibiao_1/N496_sub23.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.224         yibiao_1/N496_sub23.co [15]
                                   td                    0.066      37.290 r       yibiao_1/N496_sub23.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.290         yibiao_1/N496_sub23.co [17]
 CLMS_166_229/COUT                 td                    0.066      37.356 r       yibiao_1/N496_sub23.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.356         yibiao_1/N496_sub23.co [19]
                                   td                    0.066      37.422 r       yibiao_1/N496_sub23.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.422         yibiao_1/N496_sub23.co [21]
 CLMS_166_233/COUT                 td                    0.066      37.488 r       yibiao_1/N496_sub23.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.488         yibiao_1/N496_sub23.co [23]
                                   td                    0.066      37.554 r       yibiao_1/N496_sub23.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.554         yibiao_1/N496_sub23.co [25]
 CLMS_166_237/Y2                   td                    0.309      37.863 r       yibiao_1/N496_sub23.faddsub_26/gateop/Y
                                   net (fanout=27)       2.271      40.134         yibiao_1/_N1075  
                                   td                    0.544      40.678 f       yibiao_1/N496_sub22.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      40.678         yibiao_1/N496_sub22.co [5]
 CLMA_118_220/COUT                 td                    0.066      40.744 r       yibiao_1/N496_sub22.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      40.744         yibiao_1/N496_sub22.co [7]
                                   td                    0.066      40.810 r       yibiao_1/N496_sub22.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      40.810         yibiao_1/N496_sub22.co [9]
 CLMA_118_224/Y3                   td                    0.572      41.382 r       yibiao_1/N496_sub22.faddsub_10/gateop_A2/Y1
                                   net (fanout=2)        2.194      43.576         yibiao_1/_N1086  
                                   td                    0.544      44.120 f       yibiao_1/N496_sub21.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      44.120         yibiao_1/N496_sub21.co [13]
 CLMA_154_253/COUT                 td                    0.066      44.186 r       yibiao_1/N496_sub21.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      44.186         yibiao_1/N496_sub21.co [15]
                                   td                    0.066      44.252 r       yibiao_1/N496_sub21.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      44.252         yibiao_1/N496_sub21.co [17]
 CLMA_154_257/COUT                 td                    0.066      44.318 r       yibiao_1/N496_sub21.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      44.318         yibiao_1/N496_sub21.co [19]
                                   td                    0.066      44.384 r       yibiao_1/N496_sub21.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      44.384         yibiao_1/N496_sub21.co [21]
 CLMA_154_261/COUT                 td                    0.066      44.450 r       yibiao_1/N496_sub21.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      44.450         yibiao_1/N496_sub21.co [23]
                                   td                    0.066      44.516 r       yibiao_1/N496_sub21.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      44.516         yibiao_1/N496_sub21.co [25]
 CLMA_154_265/Y2                   td                    0.309      44.825 r       yibiao_1/N496_sub21.faddsub_26/gateop_perm/Y
                                   net (fanout=27)       1.422      46.247         yibiao_1/_N1127  
 CLMA_170_240/COUT                 td                    0.583      46.830 r       yibiao_1/N496_sub20.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.830         yibiao_1/N496_sub20.co [3]
                                   td                    0.066      46.896 r       yibiao_1/N496_sub20.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.896         yibiao_1/N496_sub20.co [5]
 CLMA_170_244/COUT                 td                    0.066      46.962 r       yibiao_1/N496_sub20.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.962         yibiao_1/N496_sub20.co [7]
                                   td                    0.066      47.028 r       yibiao_1/N496_sub20.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      47.028         yibiao_1/N496_sub20.co [9]
 CLMA_170_248/COUT                 td                    0.066      47.094 r       yibiao_1/N496_sub20.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      47.094         yibiao_1/N496_sub20.co [11]
                                   td                    0.066      47.160 r       yibiao_1/N496_sub20.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      47.160         yibiao_1/N496_sub20.co [13]
 CLMA_170_252/COUT                 td                    0.066      47.226 r       yibiao_1/N496_sub20.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      47.226         yibiao_1/N496_sub20.co [15]
                                   td                    0.066      47.292 r       yibiao_1/N496_sub20.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      47.292         yibiao_1/N496_sub20.co [17]
 CLMA_170_256/COUT                 td                    0.066      47.358 r       yibiao_1/N496_sub20.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      47.358         yibiao_1/N496_sub20.co [19]
                                   td                    0.066      47.424 r       yibiao_1/N496_sub20.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      47.424         yibiao_1/N496_sub20.co [21]
 CLMA_170_260/COUT                 td                    0.066      47.490 r       yibiao_1/N496_sub20.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      47.490         yibiao_1/N496_sub20.co [23]
                                   td                    0.066      47.556 r       yibiao_1/N496_sub20.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      47.556         yibiao_1/N496_sub20.co [25]
 CLMA_170_264/Y2                   td                    0.309      47.865 r       yibiao_1/N496_sub20.faddsub_26/gateop_perm/Y
                                   net (fanout=27)       2.269      50.134         yibiao_1/_N1153  
                                   td                    0.544      50.678 f       yibiao_1/N496_sub19.faddsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      50.678         yibiao_1/N496_sub19.co [1]
 CLMS_150_213/COUT                 td                    0.066      50.744 r       yibiao_1/N496_sub19.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      50.744         yibiao_1/N496_sub19.co [3]
                                   td                    0.066      50.810 r       yibiao_1/N496_sub19.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      50.810         yibiao_1/N496_sub19.co [5]
 CLMS_150_217/COUT                 td                    0.066      50.876 r       yibiao_1/N496_sub19.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      50.876         yibiao_1/N496_sub19.co [7]
                                   td                    0.066      50.942 r       yibiao_1/N496_sub19.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      50.942         yibiao_1/N496_sub19.co [9]
 CLMS_150_221/COUT                 td                    0.066      51.008 r       yibiao_1/N496_sub19.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      51.008         yibiao_1/N496_sub19.co [11]
                                   td                    0.066      51.074 r       yibiao_1/N496_sub19.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      51.074         yibiao_1/N496_sub19.co [13]
 CLMS_150_225/COUT                 td                    0.066      51.140 r       yibiao_1/N496_sub19.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      51.140         yibiao_1/N496_sub19.co [15]
                                   td                    0.066      51.206 r       yibiao_1/N496_sub19.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      51.206         yibiao_1/N496_sub19.co [17]
 CLMS_150_229/COUT                 td                    0.066      51.272 r       yibiao_1/N496_sub19.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      51.272         yibiao_1/N496_sub19.co [19]
                                   td                    0.066      51.338 r       yibiao_1/N496_sub19.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      51.338         yibiao_1/N496_sub19.co [21]
 CLMS_150_233/COUT                 td                    0.066      51.404 r       yibiao_1/N496_sub19.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      51.404         yibiao_1/N496_sub19.co [23]
                                   td                    0.066      51.470 r       yibiao_1/N496_sub19.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      51.470         yibiao_1/N496_sub19.co [25]
 CLMS_150_237/Y2                   td                    0.309      51.779 r       yibiao_1/N496_sub19.faddsub_26/gateop_perm/Y
                                   net (fanout=27)       1.989      53.768         yibiao_1/_N1179  
 CLMS_190_213/COUT                 td                    0.583      54.351 r       yibiao_1/N496_sub18.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      54.351         yibiao_1/N496_sub18.co [3]
                                   td                    0.066      54.417 r       yibiao_1/N496_sub18.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      54.417         yibiao_1/N496_sub18.co [5]
 CLMS_190_217/COUT                 td                    0.066      54.483 r       yibiao_1/N496_sub18.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      54.483         yibiao_1/N496_sub18.co [7]
                                   td                    0.066      54.549 r       yibiao_1/N496_sub18.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      54.549         yibiao_1/N496_sub18.co [9]
 CLMS_190_221/COUT                 td                    0.066      54.615 r       yibiao_1/N496_sub18.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      54.615         yibiao_1/N496_sub18.co [11]
                                   td                    0.066      54.681 r       yibiao_1/N496_sub18.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      54.681         yibiao_1/N496_sub18.co [13]
 CLMS_190_225/COUT                 td                    0.066      54.747 r       yibiao_1/N496_sub18.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      54.747         yibiao_1/N496_sub18.co [15]
                                   td                    0.066      54.813 r       yibiao_1/N496_sub18.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      54.813         yibiao_1/N496_sub18.co [17]
 CLMS_190_229/COUT                 td                    0.066      54.879 r       yibiao_1/N496_sub18.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      54.879         yibiao_1/N496_sub18.co [19]
                                   td                    0.066      54.945 r       yibiao_1/N496_sub18.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      54.945         yibiao_1/N496_sub18.co [21]
 CLMS_190_233/COUT                 td                    0.066      55.011 r       yibiao_1/N496_sub18.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      55.011         yibiao_1/N496_sub18.co [23]
                                   td                    0.066      55.077 r       yibiao_1/N496_sub18.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      55.077         yibiao_1/N496_sub18.co [25]
 CLMS_190_237/Y2                   td                    0.309      55.386 r       yibiao_1/N496_sub18.faddsub_26/gateop_perm/Y
                                   net (fanout=27)       1.418      56.804         yibiao_1/_N1205  
                                   td                    0.544      57.348 f       yibiao_1/N496_sub17.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      57.348         yibiao_1/N496_sub17.co [5]
 CLMS_162_245/COUT                 td                    0.066      57.414 r       yibiao_1/N496_sub17.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      57.414         yibiao_1/N496_sub17.co [7]
                                   td                    0.066      57.480 r       yibiao_1/N496_sub17.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      57.480         yibiao_1/N496_sub17.co [9]
 CLMS_162_249/COUT                 td                    0.066      57.546 r       yibiao_1/N496_sub17.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      57.546         yibiao_1/N496_sub17.co [11]
                                   td                    0.066      57.612 r       yibiao_1/N496_sub17.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      57.612         yibiao_1/N496_sub17.co [13]
 CLMS_162_253/COUT                 td                    0.066      57.678 r       yibiao_1/N496_sub17.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      57.678         yibiao_1/N496_sub17.co [15]
                                   td                    0.066      57.744 r       yibiao_1/N496_sub17.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      57.744         yibiao_1/N496_sub17.co [17]
 CLMS_162_257/COUT                 td                    0.066      57.810 r       yibiao_1/N496_sub17.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      57.810         yibiao_1/N496_sub17.co [19]
                                   td                    0.066      57.876 r       yibiao_1/N496_sub17.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      57.876         yibiao_1/N496_sub17.co [21]
 CLMS_162_261/COUT                 td                    0.066      57.942 r       yibiao_1/N496_sub17.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      57.942         yibiao_1/N496_sub17.co [23]
                                   td                    0.066      58.008 r       yibiao_1/N496_sub17.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      58.008         yibiao_1/N496_sub17.co [25]
 CLMS_162_265/Y2                   td                    0.309      58.317 r       yibiao_1/N496_sub17.faddsub_26/gateop_perm/Y
                                   net (fanout=27)       1.598      59.915         yibiao_1/_N1231  
 CLMA_166_212/COUT                 td                    0.587      60.502 r       yibiao_1/N496_sub16.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      60.502         yibiao_1/N496_sub16.co [3]
                                   td                    0.066      60.568 r       yibiao_1/N496_sub16.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      60.568         yibiao_1/N496_sub16.co [5]
 CLMA_166_216/COUT                 td                    0.066      60.634 r       yibiao_1/N496_sub16.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      60.634         yibiao_1/N496_sub16.co [7]
                                   td                    0.066      60.700 r       yibiao_1/N496_sub16.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      60.700         yibiao_1/N496_sub16.co [9]
 CLMA_166_220/COUT                 td                    0.066      60.766 r       yibiao_1/N496_sub16.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      60.766         yibiao_1/N496_sub16.co [11]
                                   td                    0.066      60.832 r       yibiao_1/N496_sub16.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      60.832         yibiao_1/N496_sub16.co [13]
 CLMA_166_224/COUT                 td                    0.066      60.898 r       yibiao_1/N496_sub16.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      60.898         yibiao_1/N496_sub16.co [15]
                                   td                    0.066      60.964 r       yibiao_1/N496_sub16.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      60.964         yibiao_1/N496_sub16.co [17]
 CLMA_166_228/COUT                 td                    0.066      61.030 r       yibiao_1/N496_sub16.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      61.030         yibiao_1/N496_sub16.co [19]
                                   td                    0.066      61.096 r       yibiao_1/N496_sub16.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      61.096         yibiao_1/N496_sub16.co [21]
 CLMA_166_232/COUT                 td                    0.066      61.162 r       yibiao_1/N496_sub16.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      61.162         yibiao_1/N496_sub16.co [23]
                                   td                    0.066      61.228 r       yibiao_1/N496_sub16.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      61.228         yibiao_1/N496_sub16.co [25]
 CLMA_166_236/Y2                   td                    0.309      61.537 r       yibiao_1/N496_sub16.faddsub_26/gateop_perm/Y
                                   net (fanout=27)       1.683      63.220         yibiao_1/_N1257  
                                   td                    0.544      63.764 f       yibiao_1/N496_sub15.faddsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      63.764         yibiao_1/N496_sub15.co [1]
 CLMA_158_212/COUT                 td                    0.066      63.830 r       yibiao_1/N496_sub15.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      63.830         yibiao_1/N496_sub15.co [3]
                                   td                    0.066      63.896 r       yibiao_1/N496_sub15.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      63.896         yibiao_1/N496_sub15.co [5]
 CLMA_158_216/COUT                 td                    0.066      63.962 r       yibiao_1/N496_sub15.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      63.962         yibiao_1/N496_sub15.co [7]
                                   td                    0.066      64.028 r       yibiao_1/N496_sub15.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      64.028         yibiao_1/N496_sub15.co [9]
 CLMA_158_220/COUT                 td                    0.066      64.094 r       yibiao_1/N496_sub15.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      64.094         yibiao_1/N496_sub15.co [11]
                                   td                    0.066      64.160 r       yibiao_1/N496_sub15.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      64.160         yibiao_1/N496_sub15.co [13]
 CLMA_158_224/COUT                 td                    0.066      64.226 r       yibiao_1/N496_sub15.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      64.226         yibiao_1/N496_sub15.co [15]
                                   td                    0.066      64.292 r       yibiao_1/N496_sub15.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      64.292         yibiao_1/N496_sub15.co [17]
 CLMA_158_228/COUT                 td                    0.066      64.358 r       yibiao_1/N496_sub15.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      64.358         yibiao_1/N496_sub15.co [19]
                                   td                    0.066      64.424 r       yibiao_1/N496_sub15.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      64.424         yibiao_1/N496_sub15.co [21]
 CLMA_158_232/COUT                 td                    0.066      64.490 r       yibiao_1/N496_sub15.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      64.490         yibiao_1/N496_sub15.co [23]
                                   td                    0.066      64.556 r       yibiao_1/N496_sub15.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      64.556         yibiao_1/N496_sub15.co [25]
 CLMA_158_236/Y2                   td                    0.309      64.865 r       yibiao_1/N496_sub15.faddsub_26/gateop_perm/Y
                                   net (fanout=30)       1.428      66.293         yibiao_1/_N1283  
                                   td                    0.544      66.837 f       yibiao_1/N496_sub14.faddsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      66.837         yibiao_1/N496_sub14.co [1]
 CLMA_170_212/COUT                 td                    0.066      66.903 r       yibiao_1/N496_sub14.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      66.903         yibiao_1/N496_sub14.co [3]
                                   td                    0.066      66.969 r       yibiao_1/N496_sub14.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      66.969         yibiao_1/N496_sub14.co [5]
 CLMA_170_216/COUT                 td                    0.066      67.035 r       yibiao_1/N496_sub14.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      67.035         yibiao_1/N496_sub14.co [7]
                                   td                    0.066      67.101 r       yibiao_1/N496_sub14.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      67.101         yibiao_1/N496_sub14.co [9]
 CLMA_170_220/COUT                 td                    0.066      67.167 r       yibiao_1/N496_sub14.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      67.167         yibiao_1/N496_sub14.co [11]
                                   td                    0.066      67.233 r       yibiao_1/N496_sub14.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      67.233         yibiao_1/N496_sub14.co [13]
 CLMA_170_224/COUT                 td                    0.066      67.299 r       yibiao_1/N496_sub14.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      67.299         yibiao_1/N496_sub14.co [15]
                                   td                    0.066      67.365 r       yibiao_1/N496_sub14.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      67.365         yibiao_1/N496_sub14.co [17]
 CLMA_170_228/COUT                 td                    0.066      67.431 r       yibiao_1/N496_sub14.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      67.431         yibiao_1/N496_sub14.co [19]
                                   td                    0.066      67.497 r       yibiao_1/N496_sub14.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      67.497         yibiao_1/N496_sub14.co [21]
 CLMA_170_232/COUT                 td                    0.066      67.563 r       yibiao_1/N496_sub14.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      67.563         yibiao_1/N496_sub14.co [23]
                                   td                    0.066      67.629 r       yibiao_1/N496_sub14.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      67.629         yibiao_1/N496_sub14.co [25]
 CLMA_170_236/Y2                   td                    0.309      67.938 r       yibiao_1/N496_sub14.faddsub_26/gateop_perm/Y
                                   net (fanout=30)       1.544      69.482         yibiao_1/_N1309  
                                   td                    0.544      70.026 f       yibiao_1/N496_sub13.faddsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      70.026         yibiao_1/N496_sub13.co [1]
 CLMS_162_213/COUT                 td                    0.066      70.092 r       yibiao_1/N496_sub13.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      70.092         yibiao_1/N496_sub13.co [3]
                                   td                    0.066      70.158 r       yibiao_1/N496_sub13.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      70.158         yibiao_1/N496_sub13.co [5]
 CLMS_162_217/COUT                 td                    0.066      70.224 r       yibiao_1/N496_sub13.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      70.224         yibiao_1/N496_sub13.co [7]
                                   td                    0.066      70.290 r       yibiao_1/N496_sub13.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      70.290         yibiao_1/N496_sub13.co [9]
 CLMS_162_221/COUT                 td                    0.066      70.356 r       yibiao_1/N496_sub13.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      70.356         yibiao_1/N496_sub13.co [11]
                                   td                    0.066      70.422 r       yibiao_1/N496_sub13.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      70.422         yibiao_1/N496_sub13.co [13]
 CLMS_162_225/COUT                 td                    0.066      70.488 r       yibiao_1/N496_sub13.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      70.488         yibiao_1/N496_sub13.co [15]
                                   td                    0.066      70.554 r       yibiao_1/N496_sub13.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      70.554         yibiao_1/N496_sub13.co [17]
 CLMS_162_229/COUT                 td                    0.066      70.620 r       yibiao_1/N496_sub13.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      70.620         yibiao_1/N496_sub13.co [19]
                                   td                    0.066      70.686 r       yibiao_1/N496_sub13.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      70.686         yibiao_1/N496_sub13.co [21]
 CLMS_162_233/COUT                 td                    0.066      70.752 r       yibiao_1/N496_sub13.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      70.752         yibiao_1/N496_sub13.co [23]
                                   td                    0.066      70.818 r       yibiao_1/N496_sub13.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      70.818         yibiao_1/N496_sub13.co [25]
 CLMS_162_237/Y2                   td                    0.309      71.127 r       yibiao_1/N496_sub13.faddsub_26/gateop_perm/Y
                                   net (fanout=30)       1.399      72.526         yibiao_1/_N1335  
 CLMA_150_212/COUT                 td                    0.587      73.113 r       yibiao_1/N496_sub12.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      73.113         yibiao_1/N496_sub12.co [3]
                                   td                    0.066      73.179 r       yibiao_1/N496_sub12.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      73.179         yibiao_1/N496_sub12.co [5]
 CLMA_150_216/COUT                 td                    0.066      73.245 r       yibiao_1/N496_sub12.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      73.245         yibiao_1/N496_sub12.co [7]
                                   td                    0.066      73.311 r       yibiao_1/N496_sub12.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      73.311         yibiao_1/N496_sub12.co [9]
 CLMA_150_220/COUT                 td                    0.066      73.377 r       yibiao_1/N496_sub12.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      73.377         yibiao_1/N496_sub12.co [11]
                                   td                    0.066      73.443 r       yibiao_1/N496_sub12.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      73.443         yibiao_1/N496_sub12.co [13]
 CLMA_150_224/COUT                 td                    0.066      73.509 r       yibiao_1/N496_sub12.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      73.509         yibiao_1/N496_sub12.co [15]
                                   td                    0.066      73.575 r       yibiao_1/N496_sub12.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      73.575         yibiao_1/N496_sub12.co [17]
 CLMA_150_228/COUT                 td                    0.066      73.641 r       yibiao_1/N496_sub12.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      73.641         yibiao_1/N496_sub12.co [19]
                                   td                    0.066      73.707 r       yibiao_1/N496_sub12.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      73.707         yibiao_1/N496_sub12.co [21]
 CLMA_150_232/COUT                 td                    0.066      73.773 r       yibiao_1/N496_sub12.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      73.773         yibiao_1/N496_sub12.co [23]
                                   td                    0.066      73.839 r       yibiao_1/N496_sub12.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      73.839         yibiao_1/N496_sub12.co [25]
 CLMA_150_236/Y2                   td                    0.309      74.148 r       yibiao_1/N496_sub12.faddsub_26/gateop_perm/Y
                                   net (fanout=30)       1.831      75.979         yibiao_1/_N1361  
 CLMA_182_212/COUT                 td                    0.583      76.562 r       yibiao_1/N496_sub11.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      76.562         yibiao_1/N496_sub11.co [3]
                                   td                    0.066      76.628 r       yibiao_1/N496_sub11.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      76.628         yibiao_1/N496_sub11.co [5]
 CLMA_182_216/COUT                 td                    0.066      76.694 r       yibiao_1/N496_sub11.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      76.694         yibiao_1/N496_sub11.co [7]
                                   td                    0.066      76.760 r       yibiao_1/N496_sub11.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      76.760         yibiao_1/N496_sub11.co [9]
 CLMA_182_220/COUT                 td                    0.066      76.826 r       yibiao_1/N496_sub11.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      76.826         yibiao_1/N496_sub11.co [11]
                                   td                    0.066      76.892 r       yibiao_1/N496_sub11.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      76.892         yibiao_1/N496_sub11.co [13]
 CLMA_182_224/COUT                 td                    0.066      76.958 r       yibiao_1/N496_sub11.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      76.958         yibiao_1/N496_sub11.co [15]
                                   td                    0.066      77.024 r       yibiao_1/N496_sub11.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      77.024         yibiao_1/N496_sub11.co [17]
 CLMA_182_228/COUT                 td                    0.066      77.090 r       yibiao_1/N496_sub11.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      77.090         yibiao_1/N496_sub11.co [19]
                                   td                    0.066      77.156 r       yibiao_1/N496_sub11.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      77.156         yibiao_1/N496_sub11.co [21]
 CLMA_182_232/COUT                 td                    0.066      77.222 r       yibiao_1/N496_sub11.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      77.222         yibiao_1/N496_sub11.co [23]
                                   td                    0.066      77.288 r       yibiao_1/N496_sub11.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      77.288         yibiao_1/N496_sub11.co [25]
 CLMA_182_236/Y2                   td                    0.309      77.597 r       yibiao_1/N496_sub11.faddsub_26/gateop_perm/Y
                                   net (fanout=30)       1.423      79.020         yibiao_1/_N1387  
 CLMA_182_213/COUT                 td                    0.587      79.607 r       yibiao_1/N496_sub10.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      79.607         yibiao_1/N496_sub10.co [3]
                                   td                    0.066      79.673 r       yibiao_1/N496_sub10.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      79.673         yibiao_1/N496_sub10.co [5]
 CLMA_182_217/COUT                 td                    0.066      79.739 r       yibiao_1/N496_sub10.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      79.739         yibiao_1/N496_sub10.co [7]
                                   td                    0.066      79.805 r       yibiao_1/N496_sub10.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      79.805         yibiao_1/N496_sub10.co [9]
 CLMA_182_221/COUT                 td                    0.066      79.871 r       yibiao_1/N496_sub10.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      79.871         yibiao_1/N496_sub10.co [11]
                                   td                    0.066      79.937 r       yibiao_1/N496_sub10.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      79.937         yibiao_1/N496_sub10.co [13]
 CLMA_182_225/COUT                 td                    0.066      80.003 r       yibiao_1/N496_sub10.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      80.003         yibiao_1/N496_sub10.co [15]
                                   td                    0.066      80.069 r       yibiao_1/N496_sub10.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      80.069         yibiao_1/N496_sub10.co [17]
 CLMA_182_229/COUT                 td                    0.066      80.135 r       yibiao_1/N496_sub10.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      80.135         yibiao_1/N496_sub10.co [19]
                                   td                    0.066      80.201 r       yibiao_1/N496_sub10.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      80.201         yibiao_1/N496_sub10.co [21]
 CLMA_182_233/COUT                 td                    0.066      80.267 r       yibiao_1/N496_sub10.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      80.267         yibiao_1/N496_sub10.co [23]
                                   td                    0.066      80.333 r       yibiao_1/N496_sub10.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      80.333         yibiao_1/N496_sub10.co [25]
 CLMA_182_237/Y2                   td                    0.309      80.642 r       yibiao_1/N496_sub10.faddsub_26/gateop/Y
                                   net (fanout=28)       1.372      82.014         yibiao_1/_N1413  
 CLMS_174_213/COUT                 td                    0.587      82.601 r       yibiao_1/N496_sub9.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      82.601         yibiao_1/N496_sub9.co [3]
                                   td                    0.066      82.667 r       yibiao_1/N496_sub9.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      82.667         yibiao_1/N496_sub9.co [5]
 CLMS_174_217/COUT                 td                    0.066      82.733 r       yibiao_1/N496_sub9.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      82.733         yibiao_1/N496_sub9.co [7]
                                   td                    0.066      82.799 r       yibiao_1/N496_sub9.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      82.799         yibiao_1/N496_sub9.co [9]
 CLMS_174_221/COUT                 td                    0.066      82.865 r       yibiao_1/N496_sub9.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      82.865         yibiao_1/N496_sub9.co [11]
                                   td                    0.066      82.931 r       yibiao_1/N496_sub9.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      82.931         yibiao_1/N496_sub9.co [13]
 CLMS_174_225/COUT                 td                    0.066      82.997 r       yibiao_1/N496_sub9.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      82.997         yibiao_1/N496_sub9.co [15]
                                   td                    0.066      83.063 r       yibiao_1/N496_sub9.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      83.063         yibiao_1/N496_sub9.co [17]
 CLMS_174_229/COUT                 td                    0.066      83.129 r       yibiao_1/N496_sub9.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      83.129         yibiao_1/N496_sub9.co [19]
                                   td                    0.066      83.195 r       yibiao_1/N496_sub9.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      83.195         yibiao_1/N496_sub9.co [21]
 CLMS_174_233/COUT                 td                    0.066      83.261 r       yibiao_1/N496_sub9.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      83.261         yibiao_1/N496_sub9.co [23]
                                   td                    0.066      83.327 r       yibiao_1/N496_sub9.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      83.327         yibiao_1/N496_sub9.co [25]
 CLMS_174_237/Y2                   td                    0.309      83.636 r       yibiao_1/N496_sub9.faddsub_26/gateop_perm/Y
                                   net (fanout=30)       1.957      85.593         yibiao_1/_N1439  
                                   td                    0.544      86.137 f       yibiao_1/N496_sub8.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      86.137         yibiao_1/N496_sub8.co [5]
 CLMA_166_184/COUT                 td                    0.066      86.203 r       yibiao_1/N496_sub8.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      86.203         yibiao_1/N496_sub8.co [7]
                                   td                    0.066      86.269 r       yibiao_1/N496_sub8.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      86.269         yibiao_1/N496_sub8.co [9]
 CLMA_166_192/COUT                 td                    0.066      86.335 r       yibiao_1/N496_sub8.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      86.335         yibiao_1/N496_sub8.co [11]
                                   td                    0.066      86.401 r       yibiao_1/N496_sub8.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      86.401         yibiao_1/N496_sub8.co [13]
 CLMA_166_196/COUT                 td                    0.066      86.467 r       yibiao_1/N496_sub8.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      86.467         yibiao_1/N496_sub8.co [15]
                                   td                    0.066      86.533 r       yibiao_1/N496_sub8.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      86.533         yibiao_1/N496_sub8.co [17]
 CLMA_166_200/COUT                 td                    0.066      86.599 r       yibiao_1/N496_sub8.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      86.599         yibiao_1/N496_sub8.co [19]
                                   td                    0.066      86.665 r       yibiao_1/N496_sub8.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      86.665         yibiao_1/N496_sub8.co [21]
 CLMA_166_204/COUT                 td                    0.066      86.731 r       yibiao_1/N496_sub8.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      86.731         yibiao_1/N496_sub8.co [23]
                                   td                    0.066      86.797 r       yibiao_1/N496_sub8.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      86.797         yibiao_1/N496_sub8.co [25]
 CLMA_166_208/Y2                   td                    0.309      87.106 r       yibiao_1/N496_sub8.faddsub_26/gateop_perm/Y
                                   net (fanout=30)       0.953      88.059         yibiao_1/_N1465  
                                   td                    0.544      88.603 f       yibiao_1/N496_sub7.faddsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      88.603         yibiao_1/N496_sub7.co [1]
 CLMS_158_213/COUT                 td                    0.066      88.669 r       yibiao_1/N496_sub7.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      88.669         yibiao_1/N496_sub7.co [3]
                                   td                    0.066      88.735 r       yibiao_1/N496_sub7.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      88.735         yibiao_1/N496_sub7.co [5]
 CLMS_158_217/COUT                 td                    0.066      88.801 r       yibiao_1/N496_sub7.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      88.801         yibiao_1/N496_sub7.co [7]
                                   td                    0.066      88.867 r       yibiao_1/N496_sub7.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      88.867         yibiao_1/N496_sub7.co [9]
 CLMS_158_221/COUT                 td                    0.066      88.933 r       yibiao_1/N496_sub7.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      88.933         yibiao_1/N496_sub7.co [11]
                                   td                    0.066      88.999 r       yibiao_1/N496_sub7.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      88.999         yibiao_1/N496_sub7.co [13]
 CLMS_158_225/COUT                 td                    0.066      89.065 r       yibiao_1/N496_sub7.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      89.065         yibiao_1/N496_sub7.co [15]
                                   td                    0.066      89.131 r       yibiao_1/N496_sub7.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      89.131         yibiao_1/N496_sub7.co [17]
 CLMS_158_229/COUT                 td                    0.066      89.197 r       yibiao_1/N496_sub7.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      89.197         yibiao_1/N496_sub7.co [19]
                                   td                    0.066      89.263 r       yibiao_1/N496_sub7.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      89.263         yibiao_1/N496_sub7.co [21]
 CLMS_158_233/COUT                 td                    0.066      89.329 r       yibiao_1/N496_sub7.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      89.329         yibiao_1/N496_sub7.co [23]
                                   td                    0.066      89.395 r       yibiao_1/N496_sub7.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      89.395         yibiao_1/N496_sub7.co [25]
 CLMS_158_237/Y2                   td                    0.309      89.704 r       yibiao_1/N496_sub7.faddsub_26/gateop_perm/Y
                                   net (fanout=30)       2.297      92.001         yibiao_1/_N1491  
                                   td                    0.547      92.548 f       yibiao_1/N496_sub6.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      92.548         yibiao_1/N496_sub6.co [9]
 CLMA_198_216/COUT                 td                    0.066      92.614 r       yibiao_1/N496_sub6.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      92.614         yibiao_1/N496_sub6.co [11]
                                   td                    0.066      92.680 r       yibiao_1/N496_sub6.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      92.680         yibiao_1/N496_sub6.co [13]
 CLMA_198_220/COUT                 td                    0.066      92.746 r       yibiao_1/N496_sub6.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      92.746         yibiao_1/N496_sub6.co [15]
                                   td                    0.066      92.812 r       yibiao_1/N496_sub6.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      92.812         yibiao_1/N496_sub6.co [17]
 CLMA_198_224/COUT                 td                    0.066      92.878 r       yibiao_1/N496_sub6.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      92.878         yibiao_1/N496_sub6.co [19]
                                   td                    0.066      92.944 r       yibiao_1/N496_sub6.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      92.944         yibiao_1/N496_sub6.co [21]
 CLMA_198_228/COUT                 td                    0.066      93.010 r       yibiao_1/N496_sub6.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      93.010         yibiao_1/N496_sub6.co [23]
                                   td                    0.066      93.076 r       yibiao_1/N496_sub6.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      93.076         yibiao_1/N496_sub6.co [25]
 CLMA_198_232/Y2                   td                    0.309      93.385 r       yibiao_1/N496_sub6.faddsub_26/gateop_perm/Y
                                   net (fanout=30)       1.335      94.720         yibiao_1/_N1517  
 CLMA_202_220/COUT                 td                    0.583      95.303 r       yibiao_1/N496_sub5.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      95.303         yibiao_1/N496_sub5.co [7]
                                   td                    0.066      95.369 r       yibiao_1/N496_sub5.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      95.369         yibiao_1/N496_sub5.co [9]
 CLMA_202_224/COUT                 td                    0.066      95.435 r       yibiao_1/N496_sub5.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      95.435         yibiao_1/N496_sub5.co [11]
                                   td                    0.066      95.501 r       yibiao_1/N496_sub5.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      95.501         yibiao_1/N496_sub5.co [13]
 CLMA_202_228/COUT                 td                    0.066      95.567 r       yibiao_1/N496_sub5.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      95.567         yibiao_1/N496_sub5.co [15]
                                   td                    0.066      95.633 r       yibiao_1/N496_sub5.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      95.633         yibiao_1/N496_sub5.co [17]
 CLMA_202_232/COUT                 td                    0.066      95.699 r       yibiao_1/N496_sub5.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      95.699         yibiao_1/N496_sub5.co [19]
                                   td                    0.066      95.765 r       yibiao_1/N496_sub5.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      95.765         yibiao_1/N496_sub5.co [21]
 CLMA_202_236/COUT                 td                    0.066      95.831 r       yibiao_1/N496_sub5.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      95.831         yibiao_1/N496_sub5.co [23]
                                   td                    0.066      95.897 r       yibiao_1/N496_sub5.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      95.897         yibiao_1/N496_sub5.co [25]
 CLMA_202_240/Y2                   td                    0.309      96.206 r       yibiao_1/N496_sub5.faddsub_26/gateop_perm/Y
                                   net (fanout=30)       1.795      98.001         yibiao_1/_N1543  
 CLMA_174_212/COUT                 td                    0.587      98.588 r       yibiao_1/N496_sub4.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      98.588         yibiao_1/N496_sub4.co [3]
                                   td                    0.066      98.654 r       yibiao_1/N496_sub4.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      98.654         yibiao_1/N496_sub4.co [5]
 CLMA_174_216/COUT                 td                    0.066      98.720 r       yibiao_1/N496_sub4.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      98.720         yibiao_1/N496_sub4.co [7]
                                   td                    0.066      98.786 r       yibiao_1/N496_sub4.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      98.786         yibiao_1/N496_sub4.co [9]
 CLMA_174_220/COUT                 td                    0.066      98.852 r       yibiao_1/N496_sub4.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      98.852         yibiao_1/N496_sub4.co [11]
                                   td                    0.066      98.918 r       yibiao_1/N496_sub4.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      98.918         yibiao_1/N496_sub4.co [13]
 CLMA_174_224/COUT                 td                    0.066      98.984 r       yibiao_1/N496_sub4.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      98.984         yibiao_1/N496_sub4.co [15]
                                   td                    0.066      99.050 r       yibiao_1/N496_sub4.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      99.050         yibiao_1/N496_sub4.co [17]
 CLMA_174_228/COUT                 td                    0.066      99.116 r       yibiao_1/N496_sub4.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      99.116         yibiao_1/N496_sub4.co [19]
                                   td                    0.066      99.182 r       yibiao_1/N496_sub4.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      99.182         yibiao_1/N496_sub4.co [21]
 CLMA_174_232/COUT                 td                    0.066      99.248 r       yibiao_1/N496_sub4.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      99.248         yibiao_1/N496_sub4.co [23]
                                   td                    0.066      99.314 r       yibiao_1/N496_sub4.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      99.314         yibiao_1/N496_sub4.co [25]
 CLMA_174_236/Y2                   td                    0.309      99.623 r       yibiao_1/N496_sub4.faddsub_26/gateop_perm/Y
                                   net (fanout=30)       1.706     101.329         yibiao_1/_N1569  
 CLMA_162_216/COUT                 td                    0.587     101.916 r       yibiao_1/N496_sub3.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     101.916         yibiao_1/N496_sub3.co [7]
                                   td                    0.066     101.982 r       yibiao_1/N496_sub3.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000     101.982         yibiao_1/N496_sub3.co [9]
 CLMA_162_220/COUT                 td                    0.066     102.048 r       yibiao_1/N496_sub3.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000     102.048         yibiao_1/N496_sub3.co [11]
                                   td                    0.066     102.114 r       yibiao_1/N496_sub3.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000     102.114         yibiao_1/N496_sub3.co [13]
 CLMA_162_224/COUT                 td                    0.066     102.180 r       yibiao_1/N496_sub3.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000     102.180         yibiao_1/N496_sub3.co [15]
                                   td                    0.066     102.246 r       yibiao_1/N496_sub3.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000     102.246         yibiao_1/N496_sub3.co [17]
 CLMA_162_228/COUT                 td                    0.066     102.312 r       yibiao_1/N496_sub3.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000     102.312         yibiao_1/N496_sub3.co [19]
                                   td                    0.066     102.378 r       yibiao_1/N496_sub3.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000     102.378         yibiao_1/N496_sub3.co [21]
 CLMA_162_232/COUT                 td                    0.066     102.444 r       yibiao_1/N496_sub3.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000     102.444         yibiao_1/N496_sub3.co [23]
                                   td                    0.066     102.510 r       yibiao_1/N496_sub3.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000     102.510         yibiao_1/N496_sub3.co [25]
 CLMA_162_236/Y2                   td                    0.309     102.819 r       yibiao_1/N496_sub3.faddsub_26/gateop_perm/Y
                                   net (fanout=28)       2.108     104.927         yibiao_1/_N1595  
 CLMA_174_180/COUT                 td                    0.587     105.514 r       yibiao_1/N496_sub2.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000     105.514         yibiao_1/N496_sub2.co [4]
                                   td                    0.066     105.580 r       yibiao_1/N496_sub2.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000     105.580         yibiao_1/N496_sub2.co [6]
 CLMA_174_184/COUT                 td                    0.066     105.646 r       yibiao_1/N496_sub2.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000     105.646         yibiao_1/N496_sub2.co [8]
                                   td                    0.066     105.712 r       yibiao_1/N496_sub2.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000     105.712         yibiao_1/N496_sub2.co [10]
 CLMA_174_192/COUT                 td                    0.066     105.778 r       yibiao_1/N496_sub2.faddsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000     105.778         yibiao_1/N496_sub2.co [12]
                                   td                    0.066     105.844 r       yibiao_1/N496_sub2.faddsub_13/gateop_A2/Cout
                                   net (fanout=1)        0.000     105.844         yibiao_1/N496_sub2.co [14]
 CLMA_174_196/COUT                 td                    0.066     105.910 r       yibiao_1/N496_sub2.faddsub_15/gateop_A2/Cout
                                   net (fanout=1)        0.000     105.910         yibiao_1/N496_sub2.co [16]
                                   td                    0.066     105.976 r       yibiao_1/N496_sub2.faddsub_17/gateop_A2/Cout
                                   net (fanout=1)        0.000     105.976         yibiao_1/N496_sub2.co [18]
 CLMA_174_200/COUT                 td                    0.066     106.042 r       yibiao_1/N496_sub2.faddsub_19/gateop_A2/Cout
                                   net (fanout=1)        0.000     106.042         yibiao_1/N496_sub2.co [20]
                                   td                    0.066     106.108 r       yibiao_1/N496_sub2.faddsub_21/gateop_A2/Cout
                                   net (fanout=1)        0.000     106.108         yibiao_1/N496_sub2.co [22]
 CLMA_174_204/COUT                 td                    0.066     106.174 r       yibiao_1/N496_sub2.faddsub_23/gateop_A2/Cout
                                   net (fanout=1)        0.000     106.174         yibiao_1/N496_sub2.co [24]
 CLMA_174_208/Y1                   td                    0.568     106.742 r       yibiao_1/N496_sub2.faddsub_25/gateop_A2/Y1
                                   net (fanout=27)       1.090     107.832         yibiao_1/_N1621  
 CLMA_186_196/COUT                 td                    0.587     108.419 r       yibiao_1/N496_sub1.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000     108.419         yibiao_1/N496_sub1.co [4]
                                   td                    0.066     108.485 r       yibiao_1/N496_sub1.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000     108.485         yibiao_1/N496_sub1.co [6]
 CLMA_186_200/COUT                 td                    0.066     108.551 r       yibiao_1/N496_sub1.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000     108.551         yibiao_1/N496_sub1.co [8]
                                   td                    0.066     108.617 r       yibiao_1/N496_sub1.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000     108.617         yibiao_1/N496_sub1.co [10]
 CLMA_186_204/COUT                 td                    0.066     108.683 r       yibiao_1/N496_sub1.faddsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000     108.683         yibiao_1/N496_sub1.co [12]
                                   td                    0.066     108.749 r       yibiao_1/N496_sub1.faddsub_13/gateop_A2/Cout
                                   net (fanout=1)        0.000     108.749         yibiao_1/N496_sub1.co [14]
 CLMA_186_208/COUT                 td                    0.066     108.815 r       yibiao_1/N496_sub1.faddsub_15/gateop_A2/Cout
                                   net (fanout=1)        0.000     108.815         yibiao_1/N496_sub1.co [16]
                                   td                    0.066     108.881 r       yibiao_1/N496_sub1.faddsub_17/gateop_A2/Cout
                                   net (fanout=1)        0.000     108.881         yibiao_1/N496_sub1.co [18]
 CLMA_186_212/COUT                 td                    0.066     108.947 r       yibiao_1/N496_sub1.faddsub_19/gateop_A2/Cout
                                   net (fanout=1)        0.000     108.947         yibiao_1/N496_sub1.co [20]
                                   td                    0.066     109.013 r       yibiao_1/N496_sub1.faddsub_21/gateop_A2/Cout
                                   net (fanout=1)        0.000     109.013         yibiao_1/N496_sub1.co [22]
 CLMA_186_216/COUT                 td                    0.066     109.079 r       yibiao_1/N496_sub1.faddsub_23/gateop_A2/Cout
                                   net (fanout=1)        0.000     109.079         yibiao_1/N496_sub1.co [24]
 CLMA_186_220/Y1                   td                    0.568     109.647 r       yibiao_1/N496_sub1.faddsub_25/gateop_A2/Y1
                                   net (fanout=28)       1.144     110.791         yibiao_1/_N1647  
 CLMA_182_185/Y3                   td                    0.240     111.031 r       yibiao_1/N497[1]/gateop_perm/Z
                                   net (fanout=2)        0.391     111.422         yibiao_1/duty_cycle [1]
 CLMS_186_185/Y0                   td                    0.240     111.662 r       yibiao_1/N615_lt0_mux3/gateop_perm/Z
                                   net (fanout=3)        0.658     112.320         yibiao_1/_N2610  
 CLMS_186_193/A4                                                           r       yibiao_1/duty_cycle_dec[1]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                 112.320         Logic Levels: 187
                                                                                   Logic: 53.153ns(48.662%), Route: 56.076ns(51.338%)
----------------------------------------------------------------------------------------------------

 Clock pll_adda|u_pll_adda/u_pll_e3/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_75/CLK_OUT1                                     0.000    1000.000 r       u_pll_adda/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.210    1001.210         nt_ad_clk_2      
 USCM_84_108/CLK_USCM              td                    0.000    1001.210 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3080)     1.793    1003.003         ntclkbufg_0      
 CLMS_186_193/CLK                                                          r       yibiao_1/duty_cycle_dec[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.019    1003.022                          
 clock uncertainty                                      -0.150    1002.872                          

 Setup time                                             -0.139    1002.733                          

 Data required time                                               1002.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.733                          
 Data arrival time                                                 112.320                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       890.413                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum_low[19]/opit_0/CLK
Endpoint    : wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_rounding[4]/opit_0_L5Q_perm/L4
Path Group  : pll_adda|u_pll_adda/u_pll_e3/CLKOUT1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.091
  Launch Clock Delay      :  3.003
  Clock Pessimism Removal :  -0.044

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_adda|u_pll_adda/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_75/CLK_OUT1                                     0.000       0.000 r       u_pll_adda/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.210       1.210         nt_ad_clk_2      
 USCM_84_108/CLK_USCM              td                    0.000       1.210 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3080)     1.793       3.003         ntclkbufg_0      
 CLMA_254_44/CLK                                                           r       wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum_low[19]/opit_0/CLK

 CLMA_254_44/Q3                    tco                   0.253       3.256 f       wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum_low[19]/opit_0/Q
                                   net (fanout=1)        0.096       3.352         wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_round_full [19]
 CLMS_254_45/D4                                                            f       wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_rounding[4]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.352         Logic Levels: 0  
                                                                                   Logic: 0.253ns(72.493%), Route: 0.096ns(27.507%)
----------------------------------------------------------------------------------------------------

 Clock pll_adda|u_pll_adda/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_75/CLK_OUT1                                     0.000       0.000 r       u_pll_adda/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.229       1.229         nt_ad_clk_2      
 USCM_84_108/CLK_USCM              td                    0.000       1.229 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3080)     1.862       3.091         ntclkbufg_0      
 CLMS_254_45/CLK                                                           r       wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_im_round/convegent_rouning.din_rounding[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.044       3.047                          
 clock uncertainty                                       0.000       3.047                          

 Hold time                                              -0.030       3.017                          

 Data required time                                                  3.017                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.017                          
 Data arrival time                                                   3.352                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.335                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/u_sqrt/din_reg[45]/opit_0_L5Q_perm/CLK
Endpoint    : wav_display_1/u_sqrt/din_reg[47]/opit_0_L5Q_perm/L4
Path Group  : pll_adda|u_pll_adda/u_pll_e3/CLKOUT1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.091
  Launch Clock Delay      :  3.003
  Clock Pessimism Removal :  -0.044

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_adda|u_pll_adda/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_75/CLK_OUT1                                     0.000       0.000 r       u_pll_adda/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.210       1.210         nt_ad_clk_2      
 USCM_84_108/CLK_USCM              td                    0.000       1.210 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3080)     1.793       3.003         ntclkbufg_0      
 CLMS_174_177/CLK                                                          r       wav_display_1/u_sqrt/din_reg[45]/opit_0_L5Q_perm/CLK

 CLMS_174_177/Q3                   tco                   0.253       3.256 f       wav_display_1/u_sqrt/din_reg[45]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.096       3.352         wav_display_1/u_sqrt/din_reg [45]
 CLMA_174_176/D4                                                           f       wav_display_1/u_sqrt/din_reg[47]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.352         Logic Levels: 0  
                                                                                   Logic: 0.253ns(72.493%), Route: 0.096ns(27.507%)
----------------------------------------------------------------------------------------------------

 Clock pll_adda|u_pll_adda/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_75/CLK_OUT1                                     0.000       0.000 r       u_pll_adda/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.229       1.229         nt_ad_clk_2      
 USCM_84_108/CLK_USCM              td                    0.000       1.229 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3080)     1.862       3.091         ntclkbufg_0      
 CLMA_174_176/CLK                                                          r       wav_display_1/u_sqrt/din_reg[47]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.044       3.047                          
 clock uncertainty                                       0.000       3.047                          

 Hold time                                              -0.030       3.017                          

 Data required time                                                  3.017                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.017                          
 Data arrival time                                                   3.352                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.335                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum_high[17]/opit_0_A2Q21/CLK
Endpoint    : wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_rounding[23]/opit_0_L5Q_perm/L4
Path Group  : pll_adda|u_pll_adda/u_pll_e3/CLKOUT1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.091
  Launch Clock Delay      :  3.003
  Clock Pessimism Removal :  -0.044

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_adda|u_pll_adda/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_75/CLK_OUT1                                     0.000       0.000 r       u_pll_adda/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.210       1.210         nt_ad_clk_2      
 USCM_84_108/CLK_USCM              td                    0.000       1.210 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3080)     1.793       3.003         ntclkbufg_0      
 CLMA_210_112/CLK                                                          r       wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum_high[17]/opit_0_A2Q21/CLK

 CLMA_210_112/Q0                   tco                   0.254       3.257 f       wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.u_rouning_adder/no_use_apm.u_lut_addsub/sum_high[17]/opit_0_A2Q21/Q0
                                   net (fanout=1)        0.096       3.353         wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_round_full [38]
 CLMA_210_113/B4                                                           f       wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_rounding[23]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.353         Logic Levels: 0  
                                                                                   Logic: 0.254ns(72.571%), Route: 0.096ns(27.429%)
----------------------------------------------------------------------------------------------------

 Clock pll_adda|u_pll_adda/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_75/CLK_OUT1                                     0.000       0.000 r       u_pll_adda/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.229       1.229         nt_ad_clk_2      
 USCM_84_108/CLK_USCM              td                    0.000       1.229 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3080)     1.862       3.091         ntclkbufg_0      
 CLMA_210_113/CLK                                                          r       wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_fft_comp_round/u_re_round/convegent_rouning.din_rounding[23]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.044       3.047                          
 clock uncertainty                                       0.000       3.047                          

 Hold time                                              -0.030       3.017                          

 Data required time                                                  3.017                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.017                          
 Data arrival time                                                   3.353                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.336                          
====================================================================================================

====================================================================================================

Startpoint  : meter_0/u_div64/Temp_D[66]/opit_0_inv_L5Q_perm/CLK
Endpoint    : meter_0/u_div64/Temp_D[86]/opit_0_inv_L5Q_perm/L4
Path Group  : meter_pll|meter_0/pll_0/u_pll_e3/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.588
  Launch Clock Delay      :  3.685
  Clock Pessimism Removal :  0.053

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock meter_pll|meter_0/pll_0/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       meter_0/pll_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.823       1.823         meter_0/cclk     
 USCM_84_112/CLK_USCM              td                    0.000       1.823 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.862       3.685         ntclkbufg_4      
 CLMA_174_208/CLK                                                          r       meter_0/u_div64/Temp_D[66]/opit_0_inv_L5Q_perm/CLK

 CLMA_174_208/Q2                   tco                   0.331       4.016 r       meter_0/u_div64/Temp_D[66]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        1.410       5.426         meter_0/u_div64/Temp_D [66]
                                   td                    0.544       5.970 f       meter_0/u_div64/N27.lt_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.970         meter_0/u_div64/N27.co [2]
 CLMA_182_241/COUT                 td                    0.066       6.036 r       meter_0/u_div64/N27.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.036         meter_0/u_div64/N27.co [6]
                                   td                    0.066       6.102 r       meter_0/u_div64/N27.lt_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.102         meter_0/u_div64/N27.co [10]
 CLMA_182_245/COUT                 td                    0.066       6.168 r       meter_0/u_div64/N27.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.168         meter_0/u_div64/N27.co [14]
                                   td                    0.066       6.234 r       meter_0/u_div64/N27.lt_8/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.234         meter_0/u_div64/N27.co [18]
 CLMA_182_249/COUT                 td                    0.066       6.300 r       meter_0/u_div64/N27.lt_10/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.300         meter_0/u_div64/N27.co [22]
                                   td                    0.066       6.366 r       meter_0/u_div64/N27.lt_12/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.366         meter_0/u_div64/N27.co [28]
 CLMA_182_253/Y3                   td                    0.642       7.008 r       meter_0/u_div64/N27.lt_15/gateop_A2/Y1
                                   net (fanout=33)       1.586       8.594         meter_0/u_div64/N27
                                   td                    0.544       9.138 f       meter_0/u_div64/N29.fsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.138         meter_0/u_div64/N29.co [1]
 CLMA_186_224/COUT                 td                    0.066       9.204 r       meter_0/u_div64/N29.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.204         meter_0/u_div64/N29.co [3]
                                   td                    0.066       9.270 r       meter_0/u_div64/N29.fsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.270         meter_0/u_div64/N29.co [5]
 CLMA_186_228/COUT                 td                    0.066       9.336 r       meter_0/u_div64/N29.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.336         meter_0/u_div64/N29.co [7]
                                   td                    0.066       9.402 r       meter_0/u_div64/N29.fsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.402         meter_0/u_div64/N29.co [9]
 CLMA_186_232/COUT                 td                    0.066       9.468 r       meter_0/u_div64/N29.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.468         meter_0/u_div64/N29.co [11]
                                   td                    0.066       9.534 r       meter_0/u_div64/N29.fsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.534         meter_0/u_div64/N29.co [13]
 CLMA_186_236/COUT                 td                    0.066       9.600 r       meter_0/u_div64/N29.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.600         meter_0/u_div64/N29.co [15]
                                   td                    0.066       9.666 r       meter_0/u_div64/N29.fsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.666         meter_0/u_div64/N29.co [17]
 CLMA_186_240/COUT                 td                    0.066       9.732 r       meter_0/u_div64/N29.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.732         meter_0/u_div64/N29.co [19]
                                   td                    0.066       9.798 r       meter_0/u_div64/N29.fsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.798         meter_0/u_div64/N29.co [21]
 CLMA_186_244/Y3                   td                    0.572      10.370 r       meter_0/u_div64/N29.fsub_22/gateop_A2/Y1
                                   net (fanout=1)        0.915      11.285         meter_0/u_div64/_N12027
 CLMS_174_245/B4                                                           r       meter_0/u_div64/Temp_D[86]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  11.285         Logic Levels: 10 
                                                                                   Logic: 3.689ns(48.539%), Route: 3.911ns(51.461%)
----------------------------------------------------------------------------------------------------

 Clock meter_pll|meter_0/pll_0/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000    1000.000 r       meter_0/pll_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.795    1001.795         meter_0/cclk     
 USCM_84_112/CLK_USCM              td                    0.000    1001.795 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.793    1003.588         ntclkbufg_4      
 CLMS_174_245/CLK                                                          r       meter_0/u_div64/Temp_D[86]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.053    1003.641                          
 clock uncertainty                                      -0.150    1003.491                          

 Setup time                                             -0.137    1003.354                          

 Data required time                                               1003.354                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.354                          
 Data arrival time                                                  11.285                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.069                          
====================================================================================================

====================================================================================================

Startpoint  : meter_0/u_div64/Temp_D[66]/opit_0_inv_L5Q_perm/CLK
Endpoint    : meter_0/u_div64/Temp_D[84]/opit_0_inv_L5Q_perm/L4
Path Group  : meter_pll|meter_0/pll_0/u_pll_e3/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.588
  Launch Clock Delay      :  3.685
  Clock Pessimism Removal :  0.053

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock meter_pll|meter_0/pll_0/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       meter_0/pll_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.823       1.823         meter_0/cclk     
 USCM_84_112/CLK_USCM              td                    0.000       1.823 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.862       3.685         ntclkbufg_4      
 CLMA_174_208/CLK                                                          r       meter_0/u_div64/Temp_D[66]/opit_0_inv_L5Q_perm/CLK

 CLMA_174_208/Q2                   tco                   0.331       4.016 r       meter_0/u_div64/Temp_D[66]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        1.410       5.426         meter_0/u_div64/Temp_D [66]
                                   td                    0.544       5.970 f       meter_0/u_div64/N27.lt_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.970         meter_0/u_div64/N27.co [2]
 CLMA_182_241/COUT                 td                    0.066       6.036 r       meter_0/u_div64/N27.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.036         meter_0/u_div64/N27.co [6]
                                   td                    0.066       6.102 r       meter_0/u_div64/N27.lt_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.102         meter_0/u_div64/N27.co [10]
 CLMA_182_245/COUT                 td                    0.066       6.168 r       meter_0/u_div64/N27.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.168         meter_0/u_div64/N27.co [14]
                                   td                    0.066       6.234 r       meter_0/u_div64/N27.lt_8/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.234         meter_0/u_div64/N27.co [18]
 CLMA_182_249/COUT                 td                    0.066       6.300 r       meter_0/u_div64/N27.lt_10/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.300         meter_0/u_div64/N27.co [22]
                                   td                    0.066       6.366 r       meter_0/u_div64/N27.lt_12/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.366         meter_0/u_div64/N27.co [28]
 CLMA_182_253/Y3                   td                    0.642       7.008 r       meter_0/u_div64/N27.lt_15/gateop_A2/Y1
                                   net (fanout=33)       1.586       8.594         meter_0/u_div64/N27
                                   td                    0.544       9.138 f       meter_0/u_div64/N29.fsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.138         meter_0/u_div64/N29.co [1]
 CLMA_186_224/COUT                 td                    0.066       9.204 r       meter_0/u_div64/N29.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.204         meter_0/u_div64/N29.co [3]
                                   td                    0.066       9.270 r       meter_0/u_div64/N29.fsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.270         meter_0/u_div64/N29.co [5]
 CLMA_186_228/COUT                 td                    0.066       9.336 r       meter_0/u_div64/N29.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.336         meter_0/u_div64/N29.co [7]
                                   td                    0.066       9.402 r       meter_0/u_div64/N29.fsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.402         meter_0/u_div64/N29.co [9]
 CLMA_186_232/COUT                 td                    0.066       9.468 r       meter_0/u_div64/N29.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.468         meter_0/u_div64/N29.co [11]
                                   td                    0.066       9.534 r       meter_0/u_div64/N29.fsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.534         meter_0/u_div64/N29.co [13]
 CLMA_186_236/COUT                 td                    0.066       9.600 r       meter_0/u_div64/N29.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.600         meter_0/u_div64/N29.co [15]
                                   td                    0.066       9.666 r       meter_0/u_div64/N29.fsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.666         meter_0/u_div64/N29.co [17]
 CLMA_186_240/COUT                 td                    0.066       9.732 r       meter_0/u_div64/N29.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.732         meter_0/u_div64/N29.co [19]
 CLMA_186_244/Y1                   td                    0.568      10.300 r       meter_0/u_div64/N29.fsub_20/gateop_A2/Y1
                                   net (fanout=1)        0.924      11.224         meter_0/u_div64/_N12025
 CLMS_174_245/D4                                                           r       meter_0/u_div64/Temp_D[84]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  11.224         Logic Levels: 10 
                                                                                   Logic: 3.619ns(48.004%), Route: 3.920ns(51.996%)
----------------------------------------------------------------------------------------------------

 Clock meter_pll|meter_0/pll_0/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000    1000.000 r       meter_0/pll_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.795    1001.795         meter_0/cclk     
 USCM_84_112/CLK_USCM              td                    0.000    1001.795 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.793    1003.588         ntclkbufg_4      
 CLMS_174_245/CLK                                                          r       meter_0/u_div64/Temp_D[84]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.053    1003.641                          
 clock uncertainty                                      -0.150    1003.491                          

 Setup time                                             -0.137    1003.354                          

 Data required time                                               1003.354                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.354                          
 Data arrival time                                                  11.224                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.130                          
====================================================================================================

====================================================================================================

Startpoint  : meter_0/u_div64/Temp_D[66]/opit_0_inv_L5Q_perm/CLK
Endpoint    : meter_0/u_div64/Temp_D[74]/opit_0_inv_L5Q_perm/L4
Path Group  : meter_pll|meter_0/pll_0/u_pll_e3/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.588
  Launch Clock Delay      :  3.685
  Clock Pessimism Removal :  0.053

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock meter_pll|meter_0/pll_0/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       meter_0/pll_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.823       1.823         meter_0/cclk     
 USCM_84_112/CLK_USCM              td                    0.000       1.823 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.862       3.685         ntclkbufg_4      
 CLMA_174_208/CLK                                                          r       meter_0/u_div64/Temp_D[66]/opit_0_inv_L5Q_perm/CLK

 CLMA_174_208/Q2                   tco                   0.331       4.016 r       meter_0/u_div64/Temp_D[66]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        1.410       5.426         meter_0/u_div64/Temp_D [66]
                                   td                    0.544       5.970 f       meter_0/u_div64/N27.lt_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.970         meter_0/u_div64/N27.co [2]
 CLMA_182_241/COUT                 td                    0.066       6.036 r       meter_0/u_div64/N27.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.036         meter_0/u_div64/N27.co [6]
                                   td                    0.066       6.102 r       meter_0/u_div64/N27.lt_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.102         meter_0/u_div64/N27.co [10]
 CLMA_182_245/COUT                 td                    0.066       6.168 r       meter_0/u_div64/N27.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.168         meter_0/u_div64/N27.co [14]
                                   td                    0.066       6.234 r       meter_0/u_div64/N27.lt_8/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.234         meter_0/u_div64/N27.co [18]
 CLMA_182_249/COUT                 td                    0.066       6.300 r       meter_0/u_div64/N27.lt_10/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.300         meter_0/u_div64/N27.co [22]
                                   td                    0.066       6.366 r       meter_0/u_div64/N27.lt_12/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.366         meter_0/u_div64/N27.co [28]
 CLMA_182_253/Y3                   td                    0.642       7.008 r       meter_0/u_div64/N27.lt_15/gateop_A2/Y1
                                   net (fanout=33)       1.586       8.594         meter_0/u_div64/N27
                                   td                    0.544       9.138 f       meter_0/u_div64/N29.fsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.138         meter_0/u_div64/N29.co [1]
 CLMA_186_224/COUT                 td                    0.066       9.204 r       meter_0/u_div64/N29.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.204         meter_0/u_div64/N29.co [3]
                                   td                    0.066       9.270 r       meter_0/u_div64/N29.fsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.270         meter_0/u_div64/N29.co [5]
 CLMA_186_228/COUT                 td                    0.066       9.336 r       meter_0/u_div64/N29.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.336         meter_0/u_div64/N29.co [7]
                                   td                    0.066       9.402 r       meter_0/u_div64/N29.fsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.402         meter_0/u_div64/N29.co [9]
 CLMA_186_232/Y3                   td                    0.572       9.974 r       meter_0/u_div64/N29.fsub_10/gateop_A2/Y1
                                   net (fanout=1)        1.213      11.187         meter_0/u_div64/_N12015
 CLMS_174_245/C4                                                           r       meter_0/u_div64/Temp_D[74]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  11.187         Logic Levels: 7  
                                                                                   Logic: 3.293ns(43.895%), Route: 4.209ns(56.105%)
----------------------------------------------------------------------------------------------------

 Clock meter_pll|meter_0/pll_0/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000    1000.000 r       meter_0/pll_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.795    1001.795         meter_0/cclk     
 USCM_84_112/CLK_USCM              td                    0.000    1001.795 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.793    1003.588         ntclkbufg_4      
 CLMS_174_245/CLK                                                          r       meter_0/u_div64/Temp_D[74]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.053    1003.641                          
 clock uncertainty                                      -0.150    1003.491                          

 Setup time                                             -0.140    1003.351                          

 Data required time                                               1003.351                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.351                          
 Data arrival time                                                  11.187                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.164                          
====================================================================================================

====================================================================================================

Startpoint  : meter_0/u_div64/Temp_D[90]/opit_0_inv_A2Q1/CLK
Endpoint    : meter_0/u_div64/Temp_D[92]/opit_0_inv_A2Q21/I04
Path Group  : meter_pll|meter_0/pll_0/u_pll_e3/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.209  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.825
  Launch Clock Delay      :  3.588
  Clock Pessimism Removal :  -0.028

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock meter_pll|meter_0/pll_0/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       meter_0/pll_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.795       1.795         meter_0/cclk     
 USCM_84_112/CLK_USCM              td                    0.000       1.795 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.793       3.588         ntclkbufg_4      
 CLMA_186_248/CLK                                                          r       meter_0/u_div64/Temp_D[90]/opit_0_inv_A2Q1/CLK

 CLMA_186_248/Q3                   tco                   0.253       3.841 f       meter_0/u_div64/Temp_D[90]/opit_0_inv_A2Q1/Q
                                   net (fanout=3)        0.256       4.097         meter_0/u_div64/Temp_D [90]
 CLMA_186_252/A4                                                           f       meter_0/u_div64/Temp_D[92]/opit_0_inv_A2Q21/I04

 Data arrival time                                                   4.097         Logic Levels: 0  
                                                                                   Logic: 0.253ns(49.705%), Route: 0.256ns(50.295%)
----------------------------------------------------------------------------------------------------

 Clock meter_pll|meter_0/pll_0/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       meter_0/pll_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.823       1.823         meter_0/cclk     
 USCM_84_112/CLK_USCM              td                    0.000       1.823 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=162)      2.002       3.825         ntclkbufg_4      
 CLMA_186_252/CLK                                                          r       meter_0/u_div64/Temp_D[92]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.028       3.797                          
 clock uncertainty                                       0.000       3.797                          

 Hold time                                              -0.030       3.767                          

 Data required time                                                  3.767                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.767                          
 Data arrival time                                                   4.097                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.330                          
====================================================================================================

====================================================================================================

Startpoint  : meter_0/u_div64/Temp_D[18]/opit_0_inv_L5Q_perm/CLK
Endpoint    : meter_0/u_div64/Temp_D[19]/opit_0_inv_L5Q_perm/L4
Path Group  : meter_pll|meter_0/pll_0/u_pll_e3/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.685
  Launch Clock Delay      :  3.588
  Clock Pessimism Removal :  -0.096

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock meter_pll|meter_0/pll_0/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       meter_0/pll_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.795       1.795         meter_0/cclk     
 USCM_84_112/CLK_USCM              td                    0.000       1.795 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.793       3.588         ntclkbufg_4      
 CLMA_198_196/CLK                                                          r       meter_0/u_div64/Temp_D[18]/opit_0_inv_L5Q_perm/CLK

 CLMA_198_196/Q0                   tco                   0.254       3.842 f       meter_0/u_div64/Temp_D[18]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.097       3.939         meter_0/u_div64/Temp_D [18]
 CLMA_198_196/B4                                                           f       meter_0/u_div64/Temp_D[19]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.939         Logic Levels: 0  
                                                                                   Logic: 0.254ns(72.365%), Route: 0.097ns(27.635%)
----------------------------------------------------------------------------------------------------

 Clock meter_pll|meter_0/pll_0/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       meter_0/pll_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.823       1.823         meter_0/cclk     
 USCM_84_112/CLK_USCM              td                    0.000       1.823 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.862       3.685         ntclkbufg_4      
 CLMA_198_196/CLK                                                          r       meter_0/u_div64/Temp_D[19]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.096       3.589                          
 clock uncertainty                                       0.000       3.589                          

 Hold time                                              -0.030       3.559                          

 Data required time                                                  3.559                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.559                          
 Data arrival time                                                   3.939                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.380                          
====================================================================================================

====================================================================================================

Startpoint  : meter_0/u_div64/Temp_D[61]/opit_0_inv_L5Q_perm/CLK
Endpoint    : meter_0/u_div64/Temp_D[62]/opit_0_inv_L5Q_perm/L4
Path Group  : meter_pll|meter_0/pll_0/u_pll_e3/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.825
  Launch Clock Delay      :  3.727
  Clock Pessimism Removal :  -0.098

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock meter_pll|meter_0/pll_0/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       meter_0/pll_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.795       1.795         meter_0/cclk     
 USCM_84_112/CLK_USCM              td                    0.000       1.795 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.932       3.727         ntclkbufg_4      
 CLMA_194_260/CLK                                                          r       meter_0/u_div64/Temp_D[61]/opit_0_inv_L5Q_perm/CLK

 CLMA_194_260/Q0                   tco                   0.254       3.981 f       meter_0/u_div64/Temp_D[61]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.097       4.078         meter_0/u_div64/Temp_D [61]
 CLMA_194_260/B4                                                           f       meter_0/u_div64/Temp_D[62]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.078         Logic Levels: 0  
                                                                                   Logic: 0.254ns(72.365%), Route: 0.097ns(27.635%)
----------------------------------------------------------------------------------------------------

 Clock meter_pll|meter_0/pll_0/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       meter_0/pll_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.823       1.823         meter_0/cclk     
 USCM_84_112/CLK_USCM              td                    0.000       1.823 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=162)      2.002       3.825         ntclkbufg_4      
 CLMA_194_260/CLK                                                          r       meter_0/u_div64/Temp_D[62]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.098       3.727                          
 clock uncertainty                                       0.000       3.727                          

 Hold time                                              -0.030       3.697                          

 Data required time                                                  3.697                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.697                          
 Data arrival time                                                   4.078                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.381                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[21]/opit_0_AQ/RS
Path Group  : pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.003
  Launch Clock Delay      :  3.091
  Clock Pessimism Removal :  0.044

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT1                                     0.000       0.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.229       1.229         hdmi_color/cfg_clk
 USCM_84_111/CLK_USCM              td                    0.000       1.229 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=125)      1.862       3.091         ntclkbufg_5      
 CLMA_226_100/CLK                                                          r       hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_226_100/Q0                   tco                   0.330       3.421 r       hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.591       4.012         hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt [0]
 CLMA_226_104/Y0                   td                    0.556       4.568 r       hdmi_color/ms72xx_ctl/ms7210_ctl/N403_18/gateop_perm/Z
                                   net (fanout=1)        0.819       5.387         hdmi_color/ms72xx_ctl/ms7210_ctl/_N24875
 CLMA_226_96/Y1                    td                    0.534       5.921 r       hdmi_color/ms72xx_ctl/ms7210_ctl/N403_22/gateop_perm/Z
                                   net (fanout=4)        0.610       6.531         hdmi_color/ms72xx_ctl/ms7210_ctl/N612 [0]
 CLMS_226_89/Y3                    td                    0.534       7.065 r       hdmi_color/ms72xx_ctl/ms7210_ctl/N539/gateop_perm/Z
                                   net (fanout=3)        0.586       7.651         hdmi_color/ms72xx_ctl/ms7210_ctl/N539
 CLMS_226_93/RSCO                  td                    0.157       7.808 r       hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.808         ntR15            
 CLMS_226_97/RSCO                  td                    0.157       7.965 r       hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.965         ntR14            
 CLMS_226_101/RSCO                 td                    0.157       8.122 r       hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[12]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.122         ntR13            
 CLMS_226_105/RSCO                 td                    0.157       8.279 r       hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[16]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.279         ntR12            
 CLMS_226_109/RSCO                 td                    0.157       8.436 r       hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[20]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000       8.436         ntR11            
 CLMS_226_113/RSCI                                                         r       hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[21]/opit_0_AQ/RS

 Data arrival time                                                   8.436         Logic Levels: 8  
                                                                                   Logic: 2.739ns(51.244%), Route: 2.606ns(48.756%)
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_55/CLK_OUT1                                     0.000    1000.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.210    1001.210         hdmi_color/cfg_clk
 USCM_84_111/CLK_USCM              td                    0.000    1001.210 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=125)      1.793    1003.003         ntclkbufg_5      
 CLMS_226_113/CLK                                                          r       hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[21]/opit_0_AQ/CLK
 clock pessimism                                         0.044    1003.047                          
 clock uncertainty                                      -0.150    1002.897                          

 Setup time                                             -0.429    1002.468                          

 Data required time                                               1002.468                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.468                          
 Data arrival time                                                   8.436                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.032                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt[4]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_color/ms72xx_ctl/iic_dri_tx/send_data[0]/opit_0_L5Q_perm/L2
Path Group  : pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.051  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.003
  Launch Clock Delay      :  3.091
  Clock Pessimism Removal :  0.037

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT1                                     0.000       0.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.229       1.229         hdmi_color/cfg_clk
 USCM_84_111/CLK_USCM              td                    0.000       1.229 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=125)      1.862       3.091         ntclkbufg_5      
 CLMS_242_57/CLK                                                           r       hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt[4]/opit_0_L5Q_perm/CLK

 CLMS_242_57/Q0                    tco                   0.330       3.421 r       hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt[4]/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.832       4.253         hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt [4]
 CLMA_246_56/Y2                    td                    0.546       4.799 r       hdmi_color/ms72xx_ctl/iic_dri_tx/N310_8/gateop_perm/Z
                                   net (fanout=11)       0.825       5.624         hdmi_color/ms72xx_ctl/iic_dri_tx/full_cycle
 CLMA_242_60/Y2                    td                    0.367       5.991 r       hdmi_color/ms72xx_ctl/iic_dri_tx/N39/gateop_perm/Z
                                   net (fanout=17)       1.024       7.015         hdmi_color/ms72xx_ctl/iic_dri_tx/start
 CLMS_226_81/Y0                    td                    0.556       7.571 r       hdmi_color/ms72xx_ctl/iic_dri_tx/N461_5/gateop_perm/Z
                                   net (fanout=8)        0.829       8.400         hdmi_color/ms72xx_ctl/iic_dri_tx/_N9795
 CLMA_230_72/C2                                                            r       hdmi_color/ms72xx_ctl/iic_dri_tx/send_data[0]/opit_0_L5Q_perm/L2

 Data arrival time                                                   8.400         Logic Levels: 3  
                                                                                   Logic: 1.799ns(33.886%), Route: 3.510ns(66.114%)
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_55/CLK_OUT1                                     0.000    1000.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.210    1001.210         hdmi_color/cfg_clk
 USCM_84_111/CLK_USCM              td                    0.000    1001.210 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=125)      1.793    1003.003         ntclkbufg_5      
 CLMA_230_72/CLK                                                           r       hdmi_color/ms72xx_ctl/iic_dri_tx/send_data[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.037    1003.040                          
 clock uncertainty                                      -0.150    1002.890                          

 Setup time                                             -0.445    1002.445                          

 Data required time                                               1002.445                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.445                          
 Data arrival time                                                   8.400                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.045                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt[4]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_color/ms72xx_ctl/iic_dri_tx/send_data[5]/opit_0_L5Q_perm/L3
Path Group  : pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.051  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.003
  Launch Clock Delay      :  3.091
  Clock Pessimism Removal :  0.037

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT1                                     0.000       0.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.229       1.229         hdmi_color/cfg_clk
 USCM_84_111/CLK_USCM              td                    0.000       1.229 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=125)      1.862       3.091         ntclkbufg_5      
 CLMS_242_57/CLK                                                           r       hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt[4]/opit_0_L5Q_perm/CLK

 CLMS_242_57/Q0                    tco                   0.330       3.421 r       hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt[4]/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.832       4.253         hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt [4]
 CLMA_246_56/Y2                    td                    0.546       4.799 r       hdmi_color/ms72xx_ctl/iic_dri_tx/N310_8/gateop_perm/Z
                                   net (fanout=11)       0.825       5.624         hdmi_color/ms72xx_ctl/iic_dri_tx/full_cycle
 CLMA_242_60/Y2                    td                    0.367       5.991 r       hdmi_color/ms72xx_ctl/iic_dri_tx/N39/gateop_perm/Z
                                   net (fanout=17)       1.024       7.015         hdmi_color/ms72xx_ctl/iic_dri_tx/start
 CLMS_226_81/Y0                    td                    0.556       7.571 r       hdmi_color/ms72xx_ctl/iic_dri_tx/N461_5/gateop_perm/Z
                                   net (fanout=8)        0.826       8.397         hdmi_color/ms72xx_ctl/iic_dri_tx/_N9795
 CLMA_230_85/B3                                                            r       hdmi_color/ms72xx_ctl/iic_dri_tx/send_data[5]/opit_0_L5Q_perm/L3

 Data arrival time                                                   8.397         Logic Levels: 3  
                                                                                   Logic: 1.799ns(33.905%), Route: 3.507ns(66.095%)
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_55/CLK_OUT1                                     0.000    1000.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.210    1001.210         hdmi_color/cfg_clk
 USCM_84_111/CLK_USCM              td                    0.000    1001.210 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=125)      1.793    1003.003         ntclkbufg_5      
 CLMA_230_85/CLK                                                           r       hdmi_color/ms72xx_ctl/iic_dri_tx/send_data[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.037    1003.040                          
 clock uncertainty                                      -0.150    1002.890                          

 Setup time                                             -0.430    1002.460                          

 Data required time                                               1002.460                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.460                          
 Data arrival time                                                   8.397                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.063                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK
Endpoint    : hdmi_color/ms72xx_ctl/ms7210_ctl/N325_2_concat_2/iGopDrm/ADDRA[8]
Path Group  : pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.051  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.091
  Launch Clock Delay      :  3.003
  Clock Pessimism Removal :  -0.037

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT1                                     0.000       0.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.210       1.210         hdmi_color/cfg_clk
 USCM_84_111/CLK_USCM              td                    0.000       1.210 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=125)      1.793       3.003         ntclkbufg_5      
 CLMS_242_77/CLK                                                           r       hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK

 CLMS_242_77/Q3                    tco                   0.253       3.256 f       hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.270       3.526         hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_index [3]
 DRM_234_68/ADA0[8]                                                        f       hdmi_color/ms72xx_ctl/ms7210_ctl/N325_2_concat_2/iGopDrm/ADDRA[8]

 Data arrival time                                                   3.526         Logic Levels: 0  
                                                                                   Logic: 0.253ns(48.375%), Route: 0.270ns(51.625%)
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT1                                     0.000       0.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.229       1.229         hdmi_color/cfg_clk
 USCM_84_111/CLK_USCM              td                    0.000       1.229 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=125)      1.862       3.091         ntclkbufg_5      
 DRM_234_68/CLKA[0]                                                        r       hdmi_color/ms72xx_ctl/ms7210_ctl/N325_2_concat_2/iGopDrm/CLKA
 clock pessimism                                        -0.037       3.054                          
 clock uncertainty                                       0.000       3.054                          

 Hold time                                               0.240       3.294                          

 Data required time                                                  3.294                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.294                          
 Data arrival time                                                   3.526                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.232                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_color/ms72xx_ctl/iic_dri_tx/twr_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_color/ms72xx_ctl/iic_dri_tx/busy/opit_0_L5Q_perm/L4
Path Group  : pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.091
  Launch Clock Delay      :  3.003
  Clock Pessimism Removal :  -0.044

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT1                                     0.000       0.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.210       1.210         hdmi_color/cfg_clk
 USCM_84_111/CLK_USCM              td                    0.000       1.210 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=125)      1.793       3.003         ntclkbufg_5      
 CLMA_230_61/CLK                                                           r       hdmi_color/ms72xx_ctl/iic_dri_tx/twr_cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_230_61/Q0                    tco                   0.254       3.257 f       hdmi_color/ms72xx_ctl/iic_dri_tx/twr_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.102       3.359         hdmi_color/ms72xx_ctl/iic_dri_tx/twr_cnt [0]
 CLMA_230_60/B4                                                            f       hdmi_color/ms72xx_ctl/iic_dri_tx/busy/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.359         Logic Levels: 0  
                                                                                   Logic: 0.254ns(71.348%), Route: 0.102ns(28.652%)
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT1                                     0.000       0.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.229       1.229         hdmi_color/cfg_clk
 USCM_84_111/CLK_USCM              td                    0.000       1.229 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=125)      1.862       3.091         ntclkbufg_5      
 CLMA_230_60/CLK                                                           r       hdmi_color/ms72xx_ctl/iic_dri_tx/busy/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.044       3.047                          
 clock uncertainty                                       0.000       3.047                          

 Hold time                                              -0.030       3.017                          

 Data required time                                                  3.017                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.017                          
 Data arrival time                                                   3.359                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK
Endpoint    : hdmi_color/ms72xx_ctl/ms7210_ctl/N325_2_concat_2/iGopDrm/ADDRA[7]
Path Group  : pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.051  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.091
  Launch Clock Delay      :  3.003
  Clock Pessimism Removal :  -0.037

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT1                                     0.000       0.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.210       1.210         hdmi_color/cfg_clk
 USCM_84_111/CLK_USCM              td                    0.000       1.210 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=125)      1.793       3.003         ntclkbufg_5      
 CLMS_242_77/CLK                                                           r       hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK

 CLMS_242_77/Q2                    tco                   0.256       3.259 f       hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.389       3.648         hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_index [2]
 DRM_234_68/ADA0[7]                                                        f       hdmi_color/ms72xx_ctl/ms7210_ctl/N325_2_concat_2/iGopDrm/ADDRA[7]

 Data arrival time                                                   3.648         Logic Levels: 0  
                                                                                   Logic: 0.256ns(39.690%), Route: 0.389ns(60.310%)
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT1                                     0.000       0.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.229       1.229         hdmi_color/cfg_clk
 USCM_84_111/CLK_USCM              td                    0.000       1.229 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=125)      1.862       3.091         ntclkbufg_5      
 DRM_234_68/CLKA[0]                                                        r       hdmi_color/ms72xx_ctl/ms7210_ctl/N325_2_concat_2/iGopDrm/CLKA
 clock pessimism                                        -0.037       3.054                          
 clock uncertainty                                       0.000       3.054                          

 Hold time                                               0.240       3.294                          

 Data required time                                                  3.294                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.294                          
 Data arrival time                                                   3.648                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.354                          
====================================================================================================

====================================================================================================

Startpoint  : char_display_4/u_1/U_ipml_rom_rom_char/U_ipml_spram_rom_char/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
Endpoint    : char_display_4/v_data[10]/opit_0/RS
Path Group  : pll|hdmi_color/u_pll/u_pll_e3/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.209  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.003
  Launch Clock Delay      :  3.231
  Clock Pessimism Removal :  0.019

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.229       1.229         nt_vout_clk      
 USCM_84_110/CLK_USCM              td                    0.000       1.229 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=693)      2.002       3.231         ntclkbufg_2      
 DRM_26_336/CLKA[0]                                                        r       char_display_4/u_1/U_ipml_rom_rom_char/U_ipml_spram_rom_char/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]

 DRM_26_336/QA0[0]                 tco                   2.658       5.889 r       char_display_4/u_1/U_ipml_rom_rom_char/U_ipml_spram_rom_char/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/QA0[0]
                                   net (fanout=1)        5.470      11.359         char_display_4/rd_data [2]
 CLMS_242_237/Y6AB                 td                    0.296      11.655 r       char_display_4/N97_15_muxf6/F
                                   net (fanout=1)        0.824      12.479         char_display_4/_N11499
 CLMA_242_224/Y0                   td                    0.335      12.814 r       char_display_4/N214/gateop/F
                                   net (fanout=10)       1.514      14.328         char_display_4/N214
 CLMS_290_233/RS                                                           r       char_display_4/v_data[10]/opit_0/RS

 Data arrival time                                                  14.328         Logic Levels: 2  
                                                                                   Logic: 3.289ns(29.639%), Route: 7.808ns(70.361%)
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000    1000.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.210    1001.210         nt_vout_clk      
 USCM_84_110/CLK_USCM              td                    0.000    1001.210 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=693)      1.793    1003.003         ntclkbufg_2      
 CLMS_290_233/CLK                                                          r       char_display_4/v_data[10]/opit_0/CLK
 clock pessimism                                         0.019    1003.022                          
 clock uncertainty                                      -0.150    1002.872                          

 Setup time                                             -0.429    1002.443                          

 Data required time                                               1002.443                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.443                          
 Data arrival time                                                  14.328                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       988.115                          
====================================================================================================

====================================================================================================

Startpoint  : char_display_4/u_1/U_ipml_rom_rom_char/U_ipml_spram_rom_char/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
Endpoint    : char_display_4/v_data[13]/opit_0/RS
Path Group  : pll|hdmi_color/u_pll/u_pll_e3/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.209  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.003
  Launch Clock Delay      :  3.231
  Clock Pessimism Removal :  0.019

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.229       1.229         nt_vout_clk      
 USCM_84_110/CLK_USCM              td                    0.000       1.229 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=693)      2.002       3.231         ntclkbufg_2      
 DRM_26_336/CLKA[0]                                                        r       char_display_4/u_1/U_ipml_rom_rom_char/U_ipml_spram_rom_char/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]

 DRM_26_336/QA0[0]                 tco                   2.658       5.889 r       char_display_4/u_1/U_ipml_rom_rom_char/U_ipml_spram_rom_char/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/QA0[0]
                                   net (fanout=1)        5.470      11.359         char_display_4/rd_data [2]
 CLMS_242_237/Y6AB                 td                    0.296      11.655 r       char_display_4/N97_15_muxf6/F
                                   net (fanout=1)        0.824      12.479         char_display_4/_N11499
 CLMA_242_224/Y0                   td                    0.335      12.814 r       char_display_4/N214/gateop/F
                                   net (fanout=10)       1.514      14.328         char_display_4/N214
 CLMS_290_233/RS                                                           r       char_display_4/v_data[13]/opit_0/RS

 Data arrival time                                                  14.328         Logic Levels: 2  
                                                                                   Logic: 3.289ns(29.639%), Route: 7.808ns(70.361%)
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000    1000.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.210    1001.210         nt_vout_clk      
 USCM_84_110/CLK_USCM              td                    0.000    1001.210 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=693)      1.793    1003.003         ntclkbufg_2      
 CLMS_290_233/CLK                                                          r       char_display_4/v_data[13]/opit_0/CLK
 clock pessimism                                         0.019    1003.022                          
 clock uncertainty                                      -0.150    1002.872                          

 Setup time                                             -0.429    1002.443                          

 Data required time                                               1002.443                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.443                          
 Data arrival time                                                  14.328                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       988.115                          
====================================================================================================

====================================================================================================

Startpoint  : char_display_4/u_1/U_ipml_rom_rom_char/U_ipml_spram_rom_char/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
Endpoint    : char_display_4/v_data[17]/opit_0/RS
Path Group  : pll|hdmi_color/u_pll/u_pll_e3/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.209  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.003
  Launch Clock Delay      :  3.231
  Clock Pessimism Removal :  0.019

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.229       1.229         nt_vout_clk      
 USCM_84_110/CLK_USCM              td                    0.000       1.229 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=693)      2.002       3.231         ntclkbufg_2      
 DRM_26_336/CLKA[0]                                                        r       char_display_4/u_1/U_ipml_rom_rom_char/U_ipml_spram_rom_char/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]

 DRM_26_336/QA0[0]                 tco                   2.658       5.889 r       char_display_4/u_1/U_ipml_rom_rom_char/U_ipml_spram_rom_char/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/QA0[0]
                                   net (fanout=1)        5.470      11.359         char_display_4/rd_data [2]
 CLMS_242_237/Y6AB                 td                    0.296      11.655 r       char_display_4/N97_15_muxf6/F
                                   net (fanout=1)        0.824      12.479         char_display_4/_N11499
 CLMA_242_224/Y0                   td                    0.335      12.814 r       char_display_4/N214/gateop/F
                                   net (fanout=10)       1.514      14.328         char_display_4/N214
 CLMS_290_233/RS                                                           r       char_display_4/v_data[17]/opit_0/RS

 Data arrival time                                                  14.328         Logic Levels: 2  
                                                                                   Logic: 3.289ns(29.639%), Route: 7.808ns(70.361%)
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000    1000.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.210    1001.210         nt_vout_clk      
 USCM_84_110/CLK_USCM              td                    0.000    1001.210 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=693)      1.793    1003.003         ntclkbufg_2      
 CLMS_290_233/CLK                                                          r       char_display_4/v_data[17]/opit_0/CLK
 clock pessimism                                         0.019    1003.022                          
 clock uncertainty                                      -0.150    1002.872                          

 Setup time                                             -0.429    1002.443                          

 Data required time                                               1002.443                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.443                          
 Data arrival time                                                  14.328                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       988.115                          
====================================================================================================

====================================================================================================

Startpoint  : char_display_3/timing_gen_xy_m0/x_cnt[8]/opit_0_inv_A2Q21/CLK
Endpoint    : char_display_3/x_sel[4]/opit_0_inv_A2Q21/I04
Path Group  : pll|hdmi_color/u_pll/u_pll_e3/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.091
  Launch Clock Delay      :  3.003
  Clock Pessimism Removal :  -0.044

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.210       1.210         nt_vout_clk      
 USCM_84_110/CLK_USCM              td                    0.000       1.210 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=693)      1.793       3.003         ntclkbufg_2      
 CLMA_310_220/CLK                                                          r       char_display_3/timing_gen_xy_m0/x_cnt[8]/opit_0_inv_A2Q21/CLK

 CLMA_310_220/Q2                   tco                   0.256       3.259 f       char_display_3/timing_gen_xy_m0/x_cnt[8]/opit_0_inv_A2Q21/Q0
                                   net (fanout=4)        0.099       3.358         char_display_3/pos_x [7]
 CLMS_310_221/A4                                                           f       char_display_3/x_sel[4]/opit_0_inv_A2Q21/I04

 Data arrival time                                                   3.358         Logic Levels: 0  
                                                                                   Logic: 0.256ns(72.113%), Route: 0.099ns(27.887%)
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.229       1.229         nt_vout_clk      
 USCM_84_110/CLK_USCM              td                    0.000       1.229 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=693)      1.862       3.091         ntclkbufg_2      
 CLMS_310_221/CLK                                                          r       char_display_3/x_sel[4]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.044       3.047                          
 clock uncertainty                                       0.000       3.047                          

 Hold time                                              -0.030       3.017                          

 Data required time                                                  3.017                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.017                          
 Data arrival time                                                   3.358                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : char_display_4/timing_gen_xy_m0/x_cnt[8]/opit_0_inv_A2Q21/CLK
Endpoint    : char_display_4/x_sel[4]/opit_0_inv_A2Q21/I04
Path Group  : pll|hdmi_color/u_pll/u_pll_e3/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.091
  Launch Clock Delay      :  3.003
  Clock Pessimism Removal :  -0.044

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.210       1.210         nt_vout_clk      
 USCM_84_110/CLK_USCM              td                    0.000       1.210 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=693)      1.793       3.003         ntclkbufg_2      
 CLMA_298_200/CLK                                                          r       char_display_4/timing_gen_xy_m0/x_cnt[8]/opit_0_inv_A2Q21/CLK

 CLMA_298_200/Q2                   tco                   0.256       3.259 f       char_display_4/timing_gen_xy_m0/x_cnt[8]/opit_0_inv_A2Q21/Q0
                                   net (fanout=4)        0.099       3.358         char_display_4/pos_x [7]
 CLMS_298_201/A4                                                           f       char_display_4/x_sel[4]/opit_0_inv_A2Q21/I04

 Data arrival time                                                   3.358         Logic Levels: 0  
                                                                                   Logic: 0.256ns(72.113%), Route: 0.099ns(27.887%)
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.229       1.229         nt_vout_clk      
 USCM_84_110/CLK_USCM              td                    0.000       1.229 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=693)      1.862       3.091         ntclkbufg_2      
 CLMS_298_201/CLK                                                          r       char_display_4/x_sel[4]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.044       3.047                          
 clock uncertainty                                       0.000       3.047                          

 Hold time                                              -0.030       3.017                          

 Data required time                                                  3.017                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.017                          
 Data arrival time                                                   3.358                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : char_display_1/timing_gen_xy_m0/i_data_d1[15]/opit_0/CLK
Endpoint    : char_display_1/v_data[15]/opit_0/D
Path Group  : pll|hdmi_color/u_pll/u_pll_e3/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.043  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.231
  Launch Clock Delay      :  3.142
  Clock Pessimism Removal :  -0.046

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.210       1.210         nt_vout_clk      
 USCM_84_110/CLK_USCM              td                    0.000       1.210 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=693)      1.932       3.142         ntclkbufg_2      
 CLMA_274_252/CLK                                                          r       char_display_1/timing_gen_xy_m0/i_data_d1[15]/opit_0/CLK

 CLMA_274_252/Q0                   tco                   0.254       3.396 f       char_display_1/timing_gen_xy_m0/i_data_d1[15]/opit_0/Q
                                   net (fanout=1)        0.113       3.509         char_display_1/pos_data [15]
 CLMS_274_253/M0                                                           f       char_display_1/v_data[15]/opit_0/D

 Data arrival time                                                   3.509         Logic Levels: 0  
                                                                                   Logic: 0.254ns(69.210%), Route: 0.113ns(30.790%)
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.229       1.229         nt_vout_clk      
 USCM_84_110/CLK_USCM              td                    0.000       1.229 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=693)      2.002       3.231         ntclkbufg_2      
 CLMS_274_253/CLK                                                          r       char_display_1/v_data[15]/opit_0/CLK
 clock pessimism                                        -0.046       3.185                          
 clock uncertainty                                       0.000       3.185                          

 Hold time                                              -0.021       3.164                          

 Data required time                                                  3.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.164                          
 Data arrival time                                                   3.509                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.345                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L3
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.060  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.051
  Launch Clock Delay      :  7.390
  Clock Pessimism Removal :  1.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        5.528       5.528         u_CORES/drck_o   
 USCM_84_113/CLK_USCM              td                    0.000       5.528 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=517)      1.862       7.390         ntclkbufg_3      
 CLMA_90_193/CLK                                                           r       u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L5Q_perm/CLK

 CLMA_90_193/Q2                    tco                   0.331       7.721 r       u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.628       8.349         u_CORES/u_jtag_hub/shift_data [5]
 CLMA_90_184/A3                                                            r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   8.349         Logic Levels: 0  
                                                                                   Logic: 0.331ns(34.515%), Route: 0.628ns(65.485%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        4.277      29.277         u_CORES/drck_o   
 USCM_84_113/CLK_USCM              td                    0.000      29.277 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=517)      1.774      31.051         ntclkbufg_3      
 CLMA_90_184/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.279      32.330                          
 clock uncertainty                                      -0.050      32.280                          

 Setup time                                             -0.408      31.872                          

 Data required time                                                 31.872                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 31.872                          
 Data arrival time                                                   8.349                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.523                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[6]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.060  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.051
  Launch Clock Delay      :  7.390
  Clock Pessimism Removal :  1.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        5.528       5.528         u_CORES/drck_o   
 USCM_84_113/CLK_USCM              td                    0.000       5.528 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=517)      1.862       7.390         ntclkbufg_3      
 CLMA_90_193/CLK                                                           r       u_CORES/u_jtag_hub/shft.shift_data[6]/opit_0_L5Q_perm/CLK

 CLMA_90_193/Q1                    tco                   0.332       7.722 r       u_CORES/u_jtag_hub/shft.shift_data[6]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.629       8.351         u_CORES/u_jtag_hub/shift_data [6]
 CLMA_90_184/A1                                                            r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   8.351         Logic Levels: 0  
                                                                                   Logic: 0.332ns(34.547%), Route: 0.629ns(65.453%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        4.277      29.277         u_CORES/drck_o   
 USCM_84_113/CLK_USCM              td                    0.000      29.277 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=517)      1.774      31.051         ntclkbufg_3      
 CLMA_90_184/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.279      32.330                          
 clock uncertainty                                      -0.050      32.280                          

 Setup time                                             -0.218      32.062                          

 Data required time                                                 32.062                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 32.062                          
 Data arrival time                                                   8.351                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.711                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L2
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.060  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.051
  Launch Clock Delay      :  7.390
  Clock Pessimism Removal :  1.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        5.528       5.528         u_CORES/drck_o   
 USCM_84_113/CLK_USCM              td                    0.000       5.528 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=517)      1.862       7.390         ntclkbufg_3      
 CLMA_90_193/CLK                                                           r       u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L5Q_perm/CLK

 CLMA_90_193/Q3                    tco                   0.328       7.718 r       u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.433       8.151         u_CORES/u_jtag_hub/shift_data [8]
 CLMA_90_184/A2                                                            r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   8.151         Logic Levels: 0  
                                                                                   Logic: 0.328ns(43.101%), Route: 0.433ns(56.899%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        4.277      29.277         u_CORES/drck_o   
 USCM_84_113/CLK_USCM              td                    0.000      29.277 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=517)      1.774      31.051         ntclkbufg_3      
 CLMA_90_184/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.279      32.330                          
 clock uncertainty                                      -0.050      32.280                          

 Setup time                                             -0.397      31.883                          

 Data required time                                                 31.883                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 31.883                          
 Data arrival time                                                   8.151                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.732                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[164]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[163]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.390
  Launch Clock Delay      :  6.696
  Clock Pessimism Removal :  -0.650

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        4.903       4.903         u_CORES/drck_o   
 USCM_84_113/CLK_USCM              td                    0.000       4.903 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=517)      1.793       6.696         ntclkbufg_3      
 CLMS_102_237/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[164]/opit_0_inv_L5Q_perm/CLK

 CLMS_102_237/Q3                   tco                   0.253       6.949 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[164]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.098       7.047         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [164]
 CLMA_102_236/D4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[163]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   7.047         Logic Levels: 0  
                                                                                   Logic: 0.253ns(72.080%), Route: 0.098ns(27.920%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        5.528       5.528         u_CORES/drck_o   
 USCM_84_113/CLK_USCM              td                    0.000       5.528 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=517)      1.862       7.390         ntclkbufg_3      
 CLMA_102_236/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[163]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.650       6.740                          
 clock uncertainty                                       0.000       6.740                          

 Hold time                                              -0.030       6.710                          

 Data required time                                                  6.710                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.710                          
 Data arrival time                                                   7.047                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.337                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[109]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[108]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.390
  Launch Clock Delay      :  6.696
  Clock Pessimism Removal :  -0.650

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        4.903       4.903         u_CORES/drck_o   
 USCM_84_113/CLK_USCM              td                    0.000       4.903 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=517)      1.793       6.696         ntclkbufg_3      
 CLMA_118_192/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[109]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_192/Q0                   tco                   0.254       6.950 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[109]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.098       7.048         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [109]
 CLMS_118_193/B4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[108]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   7.048         Logic Levels: 0  
                                                                                   Logic: 0.254ns(72.159%), Route: 0.098ns(27.841%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        5.528       5.528         u_CORES/drck_o   
 USCM_84_113/CLK_USCM              td                    0.000       5.528 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=517)      1.862       7.390         ntclkbufg_3      
 CLMS_118_193/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[108]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.650       6.740                          
 clock uncertainty                                       0.000       6.740                          

 Hold time                                              -0.030       6.710                          

 Data required time                                                  6.710                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.710                          
 Data arrival time                                                   7.048                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.338                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[210]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[209]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.390
  Launch Clock Delay      :  6.696
  Clock Pessimism Removal :  -0.650

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        4.903       4.903         u_CORES/drck_o   
 USCM_84_113/CLK_USCM              td                    0.000       4.903 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=517)      1.793       6.696         ntclkbufg_3      
 CLMA_114_228/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[210]/opit_0_inv_L5Q_perm/CLK

 CLMA_114_228/Q1                   tco                   0.256       6.952 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[210]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.097       7.049         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [210]
 CLMS_114_229/C4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[209]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   7.049         Logic Levels: 0  
                                                                                   Logic: 0.256ns(72.521%), Route: 0.097ns(27.479%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        5.528       5.528         u_CORES/drck_o   
 USCM_84_113/CLK_USCM              td                    0.000       5.528 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=517)      1.862       7.390         ntclkbufg_3      
 CLMS_114_229/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[209]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.650       6.740                          
 clock uncertainty                                       0.000       6.740                          

 Hold time                                              -0.030       6.710                          

 Data required time                                                  6.710                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.710                          
 Data arrival time                                                   7.049                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.339                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.463  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.696
  Launch Clock Delay      :  6.233
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       6.233      31.233         u_CORES/capt_o   
 CLMS_94_209/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMS_94_209/Q2                    tco                   0.331      31.564 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.635      32.199         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_94_204/Y1                    td                    0.534      32.733 r       u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/gateop_perm/Z
                                   net (fanout=8)        0.628      33.361         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMS_94_209/Y3                    td                    0.240      33.601 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N583/gateop_perm/Z
                                   net (fanout=14)       0.185      33.786         u_CORES/u_debug_core_0/u_rd_addr_gen/N583
 CLMS_94_209/Y2                    td                    0.367      34.153 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N569_2/gateop_perm/Z
                                   net (fanout=1)        0.832      34.985         u_CORES/u_debug_core_0/u_rd_addr_gen/_N588
 CLMA_94_208/Y2                    td                    0.240      35.225 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N569_14_3/gateop_perm/Z
                                   net (fanout=8)        0.599      35.824         u_CORES/u_debug_core_0/u_rd_addr_gen/_N594
 CLMA_94_212/Y0                    td                    0.365      36.189 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N569_16[7]/gateop_perm/Z
                                   net (fanout=1)        0.603      36.792         u_CORES/u_debug_core_0/u_rd_addr_gen/_N2257
 CLMA_90_213/B4                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  36.792         Logic Levels: 5  
                                                                                   Logic: 2.077ns(37.363%), Route: 3.482ns(62.637%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        4.903      54.903         u_CORES/drck_o   
 USCM_84_113/CLK_USCM              td                    0.000      54.903 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=517)      1.793      56.696         ntclkbufg_3      
 CLMA_90_213/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      56.696                          
 clock uncertainty                                      -0.050      56.646                          

 Setup time                                             -0.137      56.509                          

 Data required time                                                 56.509                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 56.509                          
 Data arrival time                                                  36.792                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.717                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[6]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.463  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.696
  Launch Clock Delay      :  6.233
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       6.233      31.233         u_CORES/capt_o   
 CLMS_94_209/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMS_94_209/Q2                    tco                   0.331      31.564 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.635      32.199         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_94_204/Y1                    td                    0.534      32.733 r       u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/gateop_perm/Z
                                   net (fanout=8)        0.628      33.361         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMS_94_209/Y3                    td                    0.240      33.601 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N583/gateop_perm/Z
                                   net (fanout=14)       0.185      33.786         u_CORES/u_debug_core_0/u_rd_addr_gen/N583
 CLMS_94_209/Y2                    td                    0.367      34.153 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N569_2/gateop_perm/Z
                                   net (fanout=1)        0.832      34.985         u_CORES/u_debug_core_0/u_rd_addr_gen/_N588
 CLMA_94_208/Y2                    td                    0.240      35.225 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N569_14_3/gateop_perm/Z
                                   net (fanout=8)        0.937      36.162         u_CORES/u_debug_core_0/u_rd_addr_gen/_N594
 CLMS_78_213/D4                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[6]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  36.162         Logic Levels: 4  
                                                                                   Logic: 1.712ns(34.733%), Route: 3.217ns(65.267%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        4.903      54.903         u_CORES/drck_o   
 USCM_84_113/CLK_USCM              td                    0.000      54.903 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=517)      1.793      56.696         ntclkbufg_3      
 CLMS_78_213/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      56.696                          
 clock uncertainty                                      -0.050      56.646                          

 Setup time                                             -0.137      56.509                          

 Data required time                                                 56.509                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 56.509                          
 Data arrival time                                                  36.162                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.347                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[1]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.463  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.696
  Launch Clock Delay      :  6.233
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       6.233      31.233         u_CORES/capt_o   
 CLMS_94_209/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMS_94_209/Q2                    tco                   0.331      31.564 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.635      32.199         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_94_204/Y1                    td                    0.534      32.733 r       u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/gateop_perm/Z
                                   net (fanout=8)        0.628      33.361         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMS_94_209/Y3                    td                    0.240      33.601 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N583/gateop_perm/Z
                                   net (fanout=14)       0.185      33.786         u_CORES/u_debug_core_0/u_rd_addr_gen/N583
 CLMS_94_209/Y2                    td                    0.367      34.153 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N569_2/gateop_perm/Z
                                   net (fanout=1)        0.832      34.985         u_CORES/u_debug_core_0/u_rd_addr_gen/_N588
 CLMA_94_208/Y2                    td                    0.240      35.225 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N569_14_3/gateop_perm/Z
                                   net (fanout=8)        0.773      35.998         u_CORES/u_debug_core_0/u_rd_addr_gen/_N594
 CLMA_78_208/A4                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[1]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  35.998         Logic Levels: 4  
                                                                                   Logic: 1.712ns(35.929%), Route: 3.053ns(64.071%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        4.903      54.903         u_CORES/drck_o   
 USCM_84_113/CLK_USCM              td                    0.000      54.903 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=517)      1.793      56.696         ntclkbufg_3      
 CLMA_78_208/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      56.696                          
 clock uncertainty                                      -0.050      56.646                          

 Setup time                                             -0.139      56.507                          

 Data required time                                                 56.507                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 56.507                          
 Data arrival time                                                  35.998                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.509                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.969  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.390
  Launch Clock Delay      :  5.421
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       5.421      30.421         u_CORES/capt_o   
 CLMA_94_200/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMA_94_200/Q0                    tco                   0.254      30.675 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=11)       0.281      30.956         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMA_94_208/A0                                                            f       u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  30.956         Logic Levels: 0  
                                                                                   Logic: 0.254ns(47.477%), Route: 0.281ns(52.523%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        5.528       5.528         u_CORES/drck_o   
 USCM_84_113/CLK_USCM              td                    0.000       5.528 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=517)      1.862       7.390         ntclkbufg_3      
 CLMA_94_208/CLK                                                           r       u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       7.390                          
 clock uncertainty                                       0.050       7.440                          

 Hold time                                              -0.083       7.357                          

 Data required time                                                  7.357                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.357                          
 Data arrival time                                                  30.956                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.599                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newstop.start/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.011  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.390
  Launch Clock Delay      :  5.379
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       5.379      30.379         u_CORES/capt_o   
 CLMS_94_209/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMS_94_209/Q1                    tco                   0.256      30.635 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=9)        0.375      31.010         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMA_90_204/A0                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newstop.start/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  31.010         Logic Levels: 0  
                                                                                   Logic: 0.256ns(40.571%), Route: 0.375ns(59.429%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        5.528       5.528         u_CORES/drck_o   
 USCM_84_113/CLK_USCM              td                    0.000       5.528 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=517)      1.862       7.390         ntclkbufg_3      
 CLMA_90_204/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newstop.start/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       7.390                          
 clock uncertainty                                       0.050       7.440                          

 Hold time                                              -0.083       7.357                          

 Data required time                                                  7.357                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.357                          
 Data arrival time                                                  31.010                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.653                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.969  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.390
  Launch Clock Delay      :  5.421
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       5.421      30.421         u_CORES/capt_o   
 CLMS_94_201/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK

 CLMS_94_201/Q3                    tco                   0.253      30.674 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/Q
                                   net (fanout=3)        0.362      31.036         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [2]
 CLMA_94_196/A0                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  31.036         Logic Levels: 0  
                                                                                   Logic: 0.253ns(41.138%), Route: 0.362ns(58.862%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        5.528       5.528         u_CORES/drck_o   
 USCM_84_113/CLK_USCM              td                    0.000       5.528 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=517)      1.862       7.390         ntclkbufg_3      
 CLMA_94_196/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       7.390                          
 clock uncertainty                                       0.050       7.440                          

 Hold time                                              -0.083       7.357                          

 Data required time                                                  7.357                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.357                          
 Data arrival time                                                  31.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.679                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.130  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.421
  Launch Clock Delay      :  6.551
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        4.715      79.715         u_CORES/drck_o   
 USCM_84_113/CLK_USCM              td                    0.000      79.715 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=517)      1.836      81.551         ntclkbufg_3      
 CLMA_90_184/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_90_184/Q0                    tco                   0.362      81.913 r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        1.072      82.985         u_CORES/conf_sel [0]
 CLMA_94_200/CE                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  82.985         Logic Levels: 0  
                                                                                   Logic: 0.362ns(25.244%), Route: 1.072ns(74.756%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       5.421     130.421         u_CORES/capt_o   
 CLMA_94_200/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     130.421                          
 clock uncertainty                                      -0.050     130.371                          

 Setup time                                             -0.592     129.779                          

 Data required time                                                129.779                          
----------------------------------------------------------------------------------------------------
 Data required time                                                129.779                          
 Data arrival time                                                  82.985                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        46.794                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.130  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.421
  Launch Clock Delay      :  6.551
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        4.715      79.715         u_CORES/drck_o   
 USCM_84_113/CLK_USCM              td                    0.000      79.715 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=517)      1.836      81.551         ntclkbufg_3      
 CLMA_90_184/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_90_184/Q0                    tco                   0.362      81.913 r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        1.072      82.985         u_CORES/conf_sel [0]
 CLMA_94_200/CE                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE

 Data arrival time                                                  82.985         Logic Levels: 0  
                                                                                   Logic: 0.362ns(25.244%), Route: 1.072ns(74.756%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       5.421     130.421         u_CORES/capt_o   
 CLMA_94_200/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     130.421                          
 clock uncertainty                                      -0.050     130.371                          

 Setup time                                             -0.592     129.779                          

 Data required time                                                129.779                          
----------------------------------------------------------------------------------------------------
 Data required time                                                129.779                          
 Data arrival time                                                  82.985                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        46.794                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.172  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.379
  Launch Clock Delay      :  6.551
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        4.715      79.715         u_CORES/drck_o   
 USCM_84_113/CLK_USCM              td                    0.000      79.715 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=517)      1.836      81.551         ntclkbufg_3      
 CLMA_90_184/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_90_184/Q0                    tco                   0.362      81.913 r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.969      82.882         u_CORES/conf_sel [0]
 CLMS_94_209/CE                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  82.882         Logic Levels: 0  
                                                                                   Logic: 0.362ns(27.198%), Route: 0.969ns(72.802%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       5.379     130.379         u_CORES/capt_o   
 CLMS_94_209/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     130.379                          
 clock uncertainty                                      -0.050     130.329                          

 Setup time                                             -0.592     129.737                          

 Data required time                                                129.737                          
----------------------------------------------------------------------------------------------------
 Data required time                                                129.737                          
 Data arrival time                                                  82.882                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        46.855                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.226  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.277
  Launch Clock Delay      :  6.051
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        4.277     129.277         u_CORES/drck_o   
 USCM_84_113/CLK_USCM              td                    0.000     129.277 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=517)      1.774     131.051         ntclkbufg_3      
 CLMS_94_193/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK

 CLMS_94_193/Q0                    tco                   0.254     131.305 f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.293     131.598         u_CORES/id_o [3] 
 CLMS_94_201/M2                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/D

 Data arrival time                                                 131.598         Logic Levels: 0  
                                                                                   Logic: 0.254ns(46.435%), Route: 0.293ns(53.565%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       6.277     131.277         u_CORES/capt_o   
 CLMS_94_201/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     131.277                          
 clock uncertainty                                       0.050     131.327                          

 Hold time                                              -0.021     131.306                          

 Data required time                                                131.306                          
----------------------------------------------------------------------------------------------------
 Data required time                                                131.306                          
 Data arrival time                                                 131.598                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.292                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.182  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.233
  Launch Clock Delay      :  6.051
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        4.277     129.277         u_CORES/drck_o   
 USCM_84_113/CLK_USCM              td                    0.000     129.277 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=517)      1.774     131.051         ntclkbufg_3      
 CLMS_94_193/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK

 CLMS_94_193/Q0                    tco                   0.254     131.305 f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.304     131.609         u_CORES/id_o [3] 
 CLMS_94_209/M0                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D

 Data arrival time                                                 131.609         Logic Levels: 0  
                                                                                   Logic: 0.254ns(45.520%), Route: 0.304ns(54.480%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       6.233     131.233         u_CORES/capt_o   
 CLMS_94_209/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     131.233                          
 clock uncertainty                                       0.050     131.283                          

 Hold time                                              -0.021     131.262                          

 Data required time                                                131.262                          
----------------------------------------------------------------------------------------------------
 Data required time                                                131.262                          
 Data arrival time                                                 131.609                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.347                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.625  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.676
  Launch Clock Delay      :  6.051
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        4.277     129.277         u_CORES/drck_o   
 USCM_84_113/CLK_USCM              td                    0.000     129.277 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=517)      1.774     131.051         ntclkbufg_3      
 CLMA_90_184/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_90_184/Q0                    tco                   0.254     131.305 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.751     132.056         u_CORES/conf_sel [0]
 CLMS_94_213/M0                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/D

 Data arrival time                                                 132.056         Logic Levels: 0  
                                                                                   Logic: 0.254ns(25.274%), Route: 0.751ns(74.726%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       6.676     131.676         u_CORES/capt_o   
 CLMS_94_213/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK
 clock pessimism                                         0.000     131.676                          
 clock uncertainty                                       0.050     131.726                          

 Hold time                                              -0.021     131.705                          

 Data required time                                                131.705                          
----------------------------------------------------------------------------------------------------
 Data required time                                                131.705                          
 Data arrival time                                                 132.056                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.351                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][69]/opit_0_inv_L5Q_perm/RS
Path Group  : ad_da_hdmi_top|clk_50M
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.070  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.994
  Launch Clock Delay      :  6.233
  Clock Pessimism Removal :  0.309

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_da_hdmi_top|clk_50M (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.074       0.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    1.430       1.504 r       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.504         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.087       1.591 r       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=3)        2.780       4.371         _N180            
 USCM_84_109/CLK_USCM              td                    0.000       4.371 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1890)     1.862       6.233         ntclkbufg_1      
 CLMS_134_181/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_134_181/Y0                   tco                   0.427       6.660 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=612)      3.476      10.136         u_CORES/u_debug_core_0/resetn
 CLMS_50_265/RS                                                            r       u_CORES/u_debug_core_0/data_pipe[0][69]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  10.136         Logic Levels: 0  
                                                                                   Logic: 0.427ns(10.940%), Route: 3.476ns(89.060%)
----------------------------------------------------------------------------------------------------

 Clock ad_da_hdmi_top|clk_50M (rising edge)
                                                      1000.000    1000.000 r                        
 P20                                                     0.000    1000.000 r       clk_50M (port)   
                                   net (fanout=1)        0.074    1000.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    1.196    1001.270 r       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.270         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.055    1001.325 r       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=3)        2.737    1004.062         _N180            
 USCM_84_109/CLK_USCM              td                    0.000    1004.062 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1890)     1.932    1005.994         ntclkbufg_1      
 CLMS_50_265/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[0][69]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.309    1006.303                          
 clock uncertainty                                      -0.050    1006.253                          

 Recovery time                                          -0.592    1005.661                          

 Data required time                                               1005.661                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.661                          
 Data arrival time                                                  10.136                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.525                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][69]/opit_0_inv_L5Q_perm/RS
Path Group  : ad_da_hdmi_top|clk_50M
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.070  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.994
  Launch Clock Delay      :  6.233
  Clock Pessimism Removal :  0.309

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_da_hdmi_top|clk_50M (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.074       0.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    1.430       1.504 r       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.504         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.087       1.591 r       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=3)        2.780       4.371         _N180            
 USCM_84_109/CLK_USCM              td                    0.000       4.371 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1890)     1.862       6.233         ntclkbufg_1      
 CLMS_134_181/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_134_181/Y0                   tco                   0.427       6.660 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=612)      3.476      10.136         u_CORES/u_debug_core_0/resetn
 CLMS_50_265/RS                                                            r       u_CORES/u_debug_core_0/data_pipe[1][69]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  10.136         Logic Levels: 0  
                                                                                   Logic: 0.427ns(10.940%), Route: 3.476ns(89.060%)
----------------------------------------------------------------------------------------------------

 Clock ad_da_hdmi_top|clk_50M (rising edge)
                                                      1000.000    1000.000 r                        
 P20                                                     0.000    1000.000 r       clk_50M (port)   
                                   net (fanout=1)        0.074    1000.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    1.196    1001.270 r       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.270         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.055    1001.325 r       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=3)        2.737    1004.062         _N180            
 USCM_84_109/CLK_USCM              td                    0.000    1004.062 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1890)     1.932    1005.994         ntclkbufg_1      
 CLMS_50_265/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[1][69]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.309    1006.303                          
 clock uncertainty                                      -0.050    1006.253                          

 Recovery time                                          -0.592    1005.661                          

 Data required time                                               1005.661                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.661                          
 Data arrival time                                                  10.136                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.525                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[2][69]/opit_0_inv_L5Q_perm/RS
Path Group  : ad_da_hdmi_top|clk_50M
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.070  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.994
  Launch Clock Delay      :  6.233
  Clock Pessimism Removal :  0.309

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_da_hdmi_top|clk_50M (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.074       0.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    1.430       1.504 r       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.504         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.087       1.591 r       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=3)        2.780       4.371         _N180            
 USCM_84_109/CLK_USCM              td                    0.000       4.371 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1890)     1.862       6.233         ntclkbufg_1      
 CLMS_134_181/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_134_181/Y0                   tco                   0.427       6.660 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=612)      3.476      10.136         u_CORES/u_debug_core_0/resetn
 CLMS_50_265/RS                                                            r       u_CORES/u_debug_core_0/data_pipe[2][69]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  10.136         Logic Levels: 0  
                                                                                   Logic: 0.427ns(10.940%), Route: 3.476ns(89.060%)
----------------------------------------------------------------------------------------------------

 Clock ad_da_hdmi_top|clk_50M (rising edge)
                                                      1000.000    1000.000 r                        
 P20                                                     0.000    1000.000 r       clk_50M (port)   
                                   net (fanout=1)        0.074    1000.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    1.196    1001.270 r       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.270         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.055    1001.325 r       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=3)        2.737    1004.062         _N180            
 USCM_84_109/CLK_USCM              td                    0.000    1004.062 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1890)     1.932    1005.994         ntclkbufg_1      
 CLMS_50_265/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[2][69]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.309    1006.303                          
 clock uncertainty                                      -0.050    1006.253                          

 Recovery time                                          -0.592    1005.661                          

 Data required time                                               1005.661                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.661                          
 Data arrival time                                                  10.136                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.525                          
====================================================================================================

====================================================================================================

Startpoint  : uart_drive_1/fsm/reset_cmd/opit_0_inv_L5Q_perm/CLK
Endpoint    : uart_drive_1/wnr_fifo/U_ipml_fifo_wnr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_inv_A2Q21/RS
Path Group  : ad_da_hdmi_top|clk_50M
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.233
  Launch Clock Delay      :  5.855
  Clock Pessimism Removal :  -0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_da_hdmi_top|clk_50M (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.074       0.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    1.196       1.270 r       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.270         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.055       1.325 r       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=3)        2.737       4.062         _N180            
 USCM_84_109/CLK_USCM              td                    0.000       4.062 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1890)     1.793       5.855         ntclkbufg_1      
 CLMS_146_45/CLK                                                           r       uart_drive_1/fsm/reset_cmd/opit_0_inv_L5Q_perm/CLK

 CLMS_146_45/Q1                    tco                   0.256       6.111 f       uart_drive_1/fsm/reset_cmd/opit_0_inv_L5Q_perm/Q
                                   net (fanout=38)       0.389       6.500         uart_drive_1/rstclk
 CLMA_146_52/RSCO                  td                    0.131       6.631 f       uart_drive_1/wnr_fifo/U_ipml_fifo_wnr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.631         ntR727           
 CLMA_146_56/RSCI                                                          f       uart_drive_1/wnr_fifo/U_ipml_fifo_wnr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   6.631         Logic Levels: 1  
                                                                                   Logic: 0.387ns(49.871%), Route: 0.389ns(50.129%)
----------------------------------------------------------------------------------------------------

 Clock ad_da_hdmi_top|clk_50M (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.074       0.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    1.430       1.504 r       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.504         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.087       1.591 r       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=3)        2.780       4.371         _N180            
 USCM_84_109/CLK_USCM              td                    0.000       4.371 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1890)     1.862       6.233         ntclkbufg_1      
 CLMA_146_56/CLK                                                           r       uart_drive_1/wnr_fifo/U_ipml_fifo_wnr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.334       5.899                          
 clock uncertainty                                       0.000       5.899                          

 Removal time                                            0.000       5.899                          

 Data required time                                                  5.899                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.899                          
 Data arrival time                                                   6.631                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.732                          
====================================================================================================

====================================================================================================

Startpoint  : uart_drive_1/fsm/reset_cmd/opit_0_inv_L5Q_perm/CLK
Endpoint    : uart_drive_1/wnr_fifo/U_ipml_fifo_wnr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_A2Q21/RS
Path Group  : ad_da_hdmi_top|clk_50M
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.233
  Launch Clock Delay      :  5.855
  Clock Pessimism Removal :  -0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_da_hdmi_top|clk_50M (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.074       0.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    1.196       1.270 r       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.270         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.055       1.325 r       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=3)        2.737       4.062         _N180            
 USCM_84_109/CLK_USCM              td                    0.000       4.062 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1890)     1.793       5.855         ntclkbufg_1      
 CLMS_146_45/CLK                                                           r       uart_drive_1/fsm/reset_cmd/opit_0_inv_L5Q_perm/CLK

 CLMS_146_45/Q1                    tco                   0.256       6.111 f       uart_drive_1/fsm/reset_cmd/opit_0_inv_L5Q_perm/Q
                                   net (fanout=38)       0.389       6.500         uart_drive_1/rstclk
 CLMA_146_52/RSCO                  td                    0.131       6.631 f       uart_drive_1/wnr_fifo/U_ipml_fifo_wnr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.631         ntR727           
 CLMA_146_56/RSCI                                                          f       uart_drive_1/wnr_fifo/U_ipml_fifo_wnr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   6.631         Logic Levels: 1  
                                                                                   Logic: 0.387ns(49.871%), Route: 0.389ns(50.129%)
----------------------------------------------------------------------------------------------------

 Clock ad_da_hdmi_top|clk_50M (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.074       0.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    1.430       1.504 r       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.504         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.087       1.591 r       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=3)        2.780       4.371         _N180            
 USCM_84_109/CLK_USCM              td                    0.000       4.371 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1890)     1.862       6.233         ntclkbufg_1      
 CLMA_146_56/CLK                                                           r       uart_drive_1/wnr_fifo/U_ipml_fifo_wnr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.334       5.899                          
 clock uncertainty                                       0.000       5.899                          

 Removal time                                            0.000       5.899                          

 Data required time                                                  5.899                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.899                          
 Data arrival time                                                   6.631                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.732                          
====================================================================================================

====================================================================================================

Startpoint  : uart_drive_1/fsm/reset_cmd/opit_0_inv_L5Q_perm/CLK
Endpoint    : uart_drive_1/wnr_fifo/U_ipml_fifo_wnr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/RS
Path Group  : ad_da_hdmi_top|clk_50M
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.051  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.233
  Launch Clock Delay      :  5.855
  Clock Pessimism Removal :  -0.327

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_da_hdmi_top|clk_50M (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.074       0.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    1.196       1.270 r       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.270         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.055       1.325 r       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=3)        2.737       4.062         _N180            
 USCM_84_109/CLK_USCM              td                    0.000       4.062 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1890)     1.793       5.855         ntclkbufg_1      
 CLMS_146_45/CLK                                                           r       uart_drive_1/fsm/reset_cmd/opit_0_inv_L5Q_perm/CLK

 CLMS_146_45/Q1                    tco                   0.256       6.111 f       uart_drive_1/fsm/reset_cmd/opit_0_inv_L5Q_perm/Q
                                   net (fanout=38)       0.404       6.515         uart_drive_1/rstclk
 CLMA_138_44/RSCO                  td                    0.131       6.646 f       uart_drive_1/wnr_fifo/U_ipml_fifo_wnr_fifo/U_ipml_fifo_ctrl/wrptr2[2]/opit_0/RSOUT
                                   net (fanout=4)        0.000       6.646         ntR724           
 CLMA_138_48/RSCI                                                          f       uart_drive_1/wnr_fifo/U_ipml_fifo_wnr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.646         Logic Levels: 1  
                                                                                   Logic: 0.387ns(48.925%), Route: 0.404ns(51.075%)
----------------------------------------------------------------------------------------------------

 Clock ad_da_hdmi_top|clk_50M (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.074       0.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    1.430       1.504 r       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.504         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.087       1.591 r       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=3)        2.780       4.371         _N180            
 USCM_84_109/CLK_USCM              td                    0.000       4.371 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1890)     1.862       6.233         ntclkbufg_1      
 CLMA_138_48/CLK                                                           r       uart_drive_1/wnr_fifo/U_ipml_fifo_wnr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.327       5.906                          
 clock uncertainty                                       0.000       5.906                          

 Removal time                                            0.000       5.906                          

 Data required time                                                  5.906                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.906                          
 Data arrival time                                                   6.646                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_color/rstn_1ms[4]/opit_0_inv_A2Q21/CLK
Endpoint    : hdmi_color/ms72xx_ctl/rstn_temp1/opit_0_inv/RS
Path Group  : pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.051  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.003
  Launch Clock Delay      :  3.091
  Clock Pessimism Removal :  0.037

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT1                                     0.000       0.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.229       1.229         hdmi_color/cfg_clk
 USCM_84_111/CLK_USCM              td                    0.000       1.229 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=125)      1.862       3.091         ntclkbufg_5      
 CLMA_250_56/CLK                                                           r       hdmi_color/rstn_1ms[4]/opit_0_inv_A2Q21/CLK

 CLMA_250_56/Q2                    tco                   0.331       3.422 r       hdmi_color/rstn_1ms[4]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.393       3.815         hdmi_color/rstn_1ms [3]
 CLMS_246_57/Y0                    td                    0.556       4.371 r       hdmi_color/N41_9/gateop_perm/Z
                                   net (fanout=1)        0.595       4.966         hdmi_color/_N24820
 CLMS_246_61/Y1                    td                    0.241       5.207 r       hdmi_color/N41_14/gateop_perm/Z
                                   net (fanout=11)       0.904       6.111         nt_rstn_out      
 CLMA_242_60/RS                                                            r       hdmi_color/ms72xx_ctl/rstn_temp1/opit_0_inv/RS

 Data arrival time                                                   6.111         Logic Levels: 2  
                                                                                   Logic: 1.128ns(37.351%), Route: 1.892ns(62.649%)
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_55/CLK_OUT1                                     0.000    1000.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.210    1001.210         hdmi_color/cfg_clk
 USCM_84_111/CLK_USCM              td                    0.000    1001.210 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=125)      1.793    1003.003         ntclkbufg_5      
 CLMA_242_60/CLK                                                           r       hdmi_color/ms72xx_ctl/rstn_temp1/opit_0_inv/CLK
 clock pessimism                                         0.037    1003.040                          
 clock uncertainty                                      -0.150    1002.890                          

 Recovery time                                          -0.592    1002.298                          

 Data required time                                               1002.298                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.298                          
 Data arrival time                                                   6.111                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.187                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_color/rstn_1ms[6]/opit_0_inv_A2Q21/CLK
Endpoint    : hdmi_color/ms72xx_ctl/rstn_temp1/opit_0_inv/RS
Path Group  : pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.051  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.091
  Launch Clock Delay      :  3.003
  Clock Pessimism Removal :  -0.037

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT1                                     0.000       0.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.210       1.210         hdmi_color/cfg_clk
 USCM_84_111/CLK_USCM              td                    0.000       1.210 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=125)      1.793       3.003         ntclkbufg_5      
 CLMA_250_60/CLK                                                           r       hdmi_color/rstn_1ms[6]/opit_0_inv_A2Q21/CLK

 CLMA_250_60/Q1                    tco                   0.256       3.259 f       hdmi_color/rstn_1ms[6]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.247       3.506         hdmi_color/rstn_1ms [6]
 CLMS_246_61/Y3                    td                    0.253       3.759 f       hdmi_color/N41_10/gateop_perm/Z
                                   net (fanout=1)        0.096       3.855         hdmi_color/_N24821
 CLMS_246_61/Y1                    td                    0.222       4.077 f       hdmi_color/N41_14/gateop_perm/Z
                                   net (fanout=11)       0.554       4.631         nt_rstn_out      
 CLMA_242_60/RS                                                            f       hdmi_color/ms72xx_ctl/rstn_temp1/opit_0_inv/RS

 Data arrival time                                                   4.631         Logic Levels: 2  
                                                                                   Logic: 0.731ns(44.902%), Route: 0.897ns(55.098%)
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT1                                     0.000       0.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.229       1.229         hdmi_color/cfg_clk
 USCM_84_111/CLK_USCM              td                    0.000       1.229 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=125)      1.862       3.091         ntclkbufg_5      
 CLMA_242_60/CLK                                                           r       hdmi_color/ms72xx_ctl/rstn_temp1/opit_0_inv/CLK
 clock pessimism                                        -0.037       3.054                          
 clock uncertainty                                       0.000       3.054                          

 Removal time                                           -0.193       2.861                          

 Data required time                                                  2.861                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.861                          
 Data arrival time                                                   4.631                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.770                          
====================================================================================================

====================================================================================================

Startpoint  : interface_1/reg_data[0]/opit_0_inv/CLK
Endpoint    : led_thre_2 (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_da_hdmi_top|clk_50M (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.074       0.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    1.430       1.504 r       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.504         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.087       1.591 r       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=3)        2.780       4.371         _N180            
 USCM_84_109/CLK_USCM              td                    0.000       4.371 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1890)     1.862       6.233         ntclkbufg_1      
 CLMA_182_157/CLK                                                          r       interface_1/reg_data[0]/opit_0_inv/CLK

 CLMA_182_157/Q0                   tco                   0.330       6.563 r       interface_1/reg_data[0]/opit_0_inv/Q
                                   net (fanout=93)       1.246       7.809         interface_1/reg_data [0]
 CLMA_194_168/Y1                   td                    0.687       8.496 r       interface_1/freq_threshold_1_17/LUT7_inst_perm/Z
                                   net (fanout=2)        0.601       9.097         _N9752           
 CLMA_194_164/Y0                   td                    0.240       9.337 r       interface_1/freq_threshold_1_1/gateop_perm/Z
                                   net (fanout=1)        1.499      10.836         fre_thre[5]      
                                   td                    0.544      11.380 f       N129.lt_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.380         N129.co [2]      
 CLMA_218_152/COUT                 td                    0.066      11.446 r       N129.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.446         N129.co [6]      
                                   td                    0.066      11.512 r       N129.lt_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.512         N129.co [10]     
 CLMA_218_156/COUT                 td                    0.066      11.578 r       N129.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.578         N129.co [14]     
 CLMA_218_160/Y1                   td                    0.205      11.783 r       N129.lt_8/gateop_A2/Y1
                                   net (fanout=1)        4.857      16.640         _N171            
 IOL_47_374/DO                     td                    0.166      16.806 r       led_thre_2_obuf/opit_1/O
                                   net (fanout=1)        0.000      16.806         led_thre_2_obuf/ntO
 IOBD_44_376/PAD                   td                    4.329      21.135 r       led_thre_2_obuf/opit_0/O
                                   net (fanout=1)        0.039      21.174         led_thre_2       
 F7                                                                        r       led_thre_2 (port)

 Data arrival time                                                  21.174         Logic Levels: 7  
                                                                                   Logic: 6.699ns(44.836%), Route: 8.242ns(55.164%)
====================================================================================================

====================================================================================================

Startpoint  : md_0/line[14]/opit_0_inv_A2Q21/CLK
Endpoint    : led_thre (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_da_hdmi_top|clk_50M (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.074       0.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    1.430       1.504 r       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.504         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.087       1.591 r       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=3)        2.780       4.371         _N180            
 USCM_84_109/CLK_USCM              td                    0.000       4.371 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1890)     2.002       6.373         ntclkbufg_1      
 CLMA_202_272/CLK                                                          r       md_0/line[14]/opit_0_inv_A2Q21/CLK

 CLMA_202_272/Q0                   tco                   0.330       6.703 r       md_0/line[14]/opit_0_inv_A2Q21/Q0
                                   net (fanout=7)        1.044       7.747         line[13]         
 CLMS_202_273/Y1                   td                    0.644       8.391 r       N120.lt_6/gateop_A2/Y1
                                   net (fanout=1)        3.574      11.965         _N170            
 IOL_47_373/DO                     td                    0.166      12.131 r       led_thre_obuf/opit_1/O
                                   net (fanout=1)        0.000      12.131         led_thre_obuf/ntO
 IOBS_TB_45_376/PAD                td                    4.329      16.460 r       led_thre_obuf/opit_0/O
                                   net (fanout=1)        0.034      16.494         led_thre         
 F8                                                                        r       led_thre (port)  

 Data arrival time                                                  16.494         Logic Levels: 3  
                                                                                   Logic: 5.469ns(54.036%), Route: 4.652ns(45.964%)
====================================================================================================

====================================================================================================

Startpoint  : hdmi_color/ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv/CLK
Endpoint    : led_int (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT1                                     0.000       0.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.229       1.229         hdmi_color/cfg_clk
 USCM_84_111/CLK_USCM              td                    0.000       1.229 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=125)      1.862       3.091         ntclkbufg_5      
 CLMA_230_88/CLK                                                           r       hdmi_color/ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv/CLK

 CLMA_230_88/Q0                    tco                   0.330       3.421 r       hdmi_color/ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv/Q
                                   net (fanout=1)        6.263       9.684         nt_led_int       
 IOL_19_374/DO                     td                    0.166       9.850 r       led_int_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.850         led_int_obuf/ntO 
 IOBD_16_376/PAD                   td                    4.329      14.179 r       led_int_obuf/opit_0/O
                                   net (fanout=1)        0.109      14.288         led_int          
 B2                                                                        r       led_int (port)   

 Data arrival time                                                  14.288         Logic Levels: 2  
                                                                                   Logic: 4.825ns(43.092%), Route: 6.372ns(56.908%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : char_display_4/u_1/U_ipml_rom_rom_char/U_ipml_spram_rom_char/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K18                                                     0.000       0.000 f       rst_n (port)     
                                   net (fanout=1)        0.056       0.056         rst_n            
 IOBS_LR_328_256/DIN               td                    1.305       1.361 f       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.361         rst_n_ibuf/ntD   
 IOL_327_257/RX_DATA_DD            td                    0.094       1.455 f       rst_n_ibuf/opit_1/OUT
                                   net (fanout=971)      0.647       2.102         nt_rst_n         
 DRM_306_252/RSTA[0]                                                       f       char_display_4/u_1/U_ipml_rom_rom_char/U_ipml_spram_rom_char/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   2.102         Logic Levels: 2  
                                                                                   Logic: 1.399ns(66.556%), Route: 0.703ns(33.444%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : char_display_4/u_1/U_ipml_rom_rom_char/U_ipml_spram_rom_char/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K18                                                     0.000       0.000 f       rst_n (port)     
                                   net (fanout=1)        0.056       0.056         rst_n            
 IOBS_LR_328_256/DIN               td                    1.305       1.361 f       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.361         rst_n_ibuf/ntD   
 IOL_327_257/RX_DATA_DD            td                    0.094       1.455 f       rst_n_ibuf/opit_1/OUT
                                   net (fanout=971)      0.647       2.102         nt_rst_n         
 DRM_306_252/RSTB[0]                                                       f       char_display_4/u_1/U_ipml_rom_rom_char/U_ipml_spram_rom_char/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   2.102         Logic Levels: 2  
                                                                                   Logic: 1.399ns(66.556%), Route: 0.703ns(33.444%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : char_display_0/u_1/U_ipml_rom_rom_char/U_ipml_spram_rom_char/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K18                                                     0.000       0.000 f       rst_n (port)     
                                   net (fanout=1)        0.056       0.056         rst_n            
 IOBS_LR_328_256/DIN               td                    1.305       1.361 f       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.361         rst_n_ibuf/ntD   
 IOL_327_257/RX_DATA_DD            td                    0.094       1.455 f       rst_n_ibuf/opit_1/OUT
                                   net (fanout=971)      0.842       2.297         nt_rst_n         
 DRM_306_272/RSTA[0]                                                       f       char_display_0/u_1/U_ipml_rom_rom_char/U_ipml_spram_rom_char/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   2.297         Logic Levels: 2  
                                                                                   Logic: 1.399ns(60.906%), Route: 0.898ns(39.094%)
====================================================================================================

{ad_da_hdmi_top|clk_50M} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.862     500.000         1.138           High Pulse Width  APM_206_264/CLK         N200/gopapm/CLK
 498.862     500.000         1.138           Low Pulse Width   APM_206_264/CLK         N200/gopapm/CLK
 499.102     500.000         0.898           High Pulse Width  DRM_54_336/CLKA[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
====================================================================================================

{pll_adda|u_pll_adda/u_pll_e3/CLKOUT1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.100     500.000         1.900           Low Pulse Width   CLMS_214_29/CLK         wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0/ram16x1d/WCLK
 498.100     500.000         1.900           High Pulse Width  CLMS_214_29/CLK         wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0/ram16x1d/WCLK
 498.100     500.000         1.900           High Pulse Width  CLMS_214_29/CLK         wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_1/ram16x1d/WCLK
====================================================================================================

{meter_pll|meter_0/pll_0/u_pll_e3/CLKOUT0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.380     500.000         0.620           High Pulse Width  CLMS_186_201/CLK        meter_0/u_div64/Dividend[0]/opit_0_inv/CLK
 499.380     500.000         0.620           Low Pulse Width   CLMS_186_201/CLK        meter_0/u_div64/Dividend[0]/opit_0_inv/CLK
 499.380     500.000         0.620           Low Pulse Width   CLMS_190_221/CLK        meter_0/u_div64/Sign/opit_0_inv/CLK
====================================================================================================

{pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.102     500.000         0.898           Low Pulse Width   DRM_234_68/CLKA[0]      hdmi_color/ms72xx_ctl/ms7210_ctl/N325_2_concat_2/iGopDrm/CLKA
 499.102     500.000         0.898           High Pulse Width  DRM_234_68/CLKA[0]      hdmi_color/ms72xx_ctl/ms7210_ctl/N325_2_concat_2/iGopDrm/CLKA
 499.102     500.000         0.898           Low Pulse Width   DRM_234_68/CLKB[0]      hdmi_color/ms72xx_ctl/ms7210_ctl/N325_2_concat_2/iGopDrm/CLKB
====================================================================================================

{pll|hdmi_color/u_pll/u_pll_e3/CLKOUT0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.862     500.000         1.138           High Pulse Width  APM_206_288/CLK         char_display_2/N60/gopapm/CLK
 498.862     500.000         1.138           Low Pulse Width   APM_206_288/CLK         char_display_2/N60/gopapm/CLK
 498.862     500.000         1.138           High Pulse Width  APM_258_176/CLK         char_display_5/N60/gopapm/CLK
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.102      25.000          0.898           High Pulse Width  DRM_54_336/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.102      25.000          0.898           Low Pulse Width   DRM_54_336/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.102      25.000          0.898           Low Pulse Width   DRM_26_232/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKB[0]
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.380      50.000          0.620           High Pulse Width  CLMS_94_209/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.380      50.000          0.620           Low Pulse Width   CLMS_94_209/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.380      50.000          0.620           High Pulse Width  CLMS_94_209/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : uart_drive_1/fsm/r_st_cnt[24]/opit_0_inv_A2Q21/CLK
Endpoint    : uart_drive_1/fsm/read_cmd/opit_0_inv_MUX4TO1Q/I2
Path Group  : ad_da_hdmi_top|clk_50M
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.308
  Launch Clock Delay      :  3.516
  Clock Pessimism Removal :  0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_da_hdmi_top|clk_50M (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.074       0.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    0.900       0.974 r       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.974         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.060       1.034 r       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=3)        1.515       2.549         _N180            
 USCM_84_109/CLK_USCM              td                    0.000       2.549 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1890)     0.967       3.516         ntclkbufg_1      
 CLMS_150_49/CLK                                                           r       uart_drive_1/fsm/r_st_cnt[24]/opit_0_inv_A2Q21/CLK

 CLMS_150_49/Q3                    tco                   0.229       3.745 f       uart_drive_1/fsm/r_st_cnt[24]/opit_0_inv_A2Q21/Q1
                                   net (fanout=5)        0.284       4.029         uart_drive_1/fsm/r_st_cnt [24]
 CLMA_150_52/COUT                  td                    0.277       4.306 r       uart_drive_1/fsm/N64_sub19.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.306         uart_drive_1/fsm/N64_sub19.co [4]
                                   td                    0.046       4.352 r       uart_drive_1/fsm/N64_sub19.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.352         uart_drive_1/fsm/N64_sub19.co [6]
 CLMA_150_56/COUT                  td                    0.046       4.398 r       uart_drive_1/fsm/N64_sub19.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.398         uart_drive_1/fsm/N64_sub19.co [8]
                                   td                    0.046       4.444 r       uart_drive_1/fsm/N64_sub19.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.444         uart_drive_1/fsm/N64_sub19.co [10]
 CLMA_150_60/Y2                    td                    0.211       4.655 f       uart_drive_1/fsm/N64_sub19.faddsub_11/gateop/Y
                                   net (fanout=10)       0.497       5.152         uart_drive_1/fsm/_N10
 CLMA_162_52/COUT                  td                    0.409       5.561 r       uart_drive_1/fsm/N64_sub18.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.561         uart_drive_1/fsm/N64_sub18.co [4]
                                   td                    0.046       5.607 r       uart_drive_1/fsm/N64_sub18.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.607         uart_drive_1/fsm/N64_sub18.co [6]
 CLMA_162_56/COUT                  td                    0.046       5.653 r       uart_drive_1/fsm/N64_sub18.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.653         uart_drive_1/fsm/N64_sub18.co [8]
                                   td                    0.046       5.699 r       uart_drive_1/fsm/N64_sub18.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.699         uart_drive_1/fsm/N64_sub18.co [10]
 CLMA_162_60/Y2                    td                    0.211       5.910 f       uart_drive_1/fsm/N64_sub18.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.394       6.304         uart_drive_1/fsm/_N21
 CLMA_154_52/COUT                  td                    0.404       6.708 r       uart_drive_1/fsm/N64_sub17.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.708         uart_drive_1/fsm/N64_sub17.co [4]
                                   td                    0.046       6.754 r       uart_drive_1/fsm/N64_sub17.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.754         uart_drive_1/fsm/N64_sub17.co [6]
 CLMA_154_56/COUT                  td                    0.046       6.800 r       uart_drive_1/fsm/N64_sub17.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.800         uart_drive_1/fsm/N64_sub17.co [8]
                                   td                    0.046       6.846 r       uart_drive_1/fsm/N64_sub17.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.846         uart_drive_1/fsm/N64_sub17.co [10]
 CLMA_154_60/Y2                    td                    0.211       7.057 f       uart_drive_1/fsm/N64_sub17.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.402       7.459         uart_drive_1/fsm/_N32
 CLMA_154_49/COUT                  td                    0.409       7.868 r       uart_drive_1/fsm/N64_sub16.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.868         uart_drive_1/fsm/N64_sub16.co [4]
                                   td                    0.046       7.914 r       uart_drive_1/fsm/N64_sub16.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.914         uart_drive_1/fsm/N64_sub16.co [6]
 CLMA_154_53/COUT                  td                    0.046       7.960 r       uart_drive_1/fsm/N64_sub16.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.960         uart_drive_1/fsm/N64_sub16.co [8]
                                   td                    0.046       8.006 r       uart_drive_1/fsm/N64_sub16.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.006         uart_drive_1/fsm/N64_sub16.co [10]
 CLMA_154_57/Y2                    td                    0.211       8.217 f       uart_drive_1/fsm/N64_sub16.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.412       8.629         uart_drive_1/fsm/_N43
 CLMS_158_37/COUT                  td                    0.409       9.038 r       uart_drive_1/fsm/N64_sub15.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.038         uart_drive_1/fsm/N64_sub15.co [4]
                                   td                    0.046       9.084 r       uart_drive_1/fsm/N64_sub15.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.084         uart_drive_1/fsm/N64_sub15.co [6]
 CLMS_158_41/COUT                  td                    0.046       9.130 r       uart_drive_1/fsm/N64_sub15.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.130         uart_drive_1/fsm/N64_sub15.co [8]
                                   td                    0.046       9.176 r       uart_drive_1/fsm/N64_sub15.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.176         uart_drive_1/fsm/N64_sub15.co [10]
 CLMS_158_45/Y2                    td                    0.211       9.387 f       uart_drive_1/fsm/N64_sub15.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.290       9.677         uart_drive_1/fsm/_N54
 CLMA_162_40/COUT                  td                    0.409      10.086 r       uart_drive_1/fsm/N64_sub14.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.086         uart_drive_1/fsm/N64_sub14.co [4]
                                   td                    0.046      10.132 r       uart_drive_1/fsm/N64_sub14.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.132         uart_drive_1/fsm/N64_sub14.co [6]
 CLMA_162_44/COUT                  td                    0.046      10.178 r       uart_drive_1/fsm/N64_sub14.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.178         uart_drive_1/fsm/N64_sub14.co [8]
                                   td                    0.046      10.224 r       uart_drive_1/fsm/N64_sub14.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.224         uart_drive_1/fsm/N64_sub14.co [10]
 CLMA_162_48/Y2                    td                    0.211      10.435 f       uart_drive_1/fsm/N64_sub14.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.270      10.705         uart_drive_1/fsm/_N65
 CLMA_166_48/COUT                  td                    0.409      11.114 r       uart_drive_1/fsm/N64_sub13.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.114         uart_drive_1/fsm/N64_sub13.co [4]
                                   td                    0.046      11.160 r       uart_drive_1/fsm/N64_sub13.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.160         uart_drive_1/fsm/N64_sub13.co [6]
 CLMA_166_52/COUT                  td                    0.046      11.206 r       uart_drive_1/fsm/N64_sub13.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.206         uart_drive_1/fsm/N64_sub13.co [8]
                                   td                    0.046      11.252 r       uart_drive_1/fsm/N64_sub13.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.252         uart_drive_1/fsm/N64_sub13.co [10]
 CLMA_166_56/Y2                    td                    0.211      11.463 f       uart_drive_1/fsm/N64_sub13.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.412      11.875         uart_drive_1/fsm/_N76
 CLMA_170_40/COUT                  td                    0.409      12.284 r       uart_drive_1/fsm/N64_sub12.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.284         uart_drive_1/fsm/N64_sub12.co [4]
                                   td                    0.046      12.330 r       uart_drive_1/fsm/N64_sub12.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.330         uart_drive_1/fsm/N64_sub12.co [6]
 CLMA_170_44/COUT                  td                    0.046      12.376 r       uart_drive_1/fsm/N64_sub12.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.376         uart_drive_1/fsm/N64_sub12.co [8]
                                   td                    0.046      12.422 r       uart_drive_1/fsm/N64_sub12.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.422         uart_drive_1/fsm/N64_sub12.co [10]
 CLMA_170_48/Y2                    td                    0.211      12.633 f       uart_drive_1/fsm/N64_sub12.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.381      13.014         uart_drive_1/fsm/_N87
 CLMS_162_41/COUT                  td                    0.404      13.418 r       uart_drive_1/fsm/N64_sub11.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.418         uart_drive_1/fsm/N64_sub11.co [4]
                                   td                    0.046      13.464 r       uart_drive_1/fsm/N64_sub11.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.464         uart_drive_1/fsm/N64_sub11.co [6]
 CLMS_162_45/COUT                  td                    0.046      13.510 r       uart_drive_1/fsm/N64_sub11.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.510         uart_drive_1/fsm/N64_sub11.co [8]
                                   td                    0.046      13.556 r       uart_drive_1/fsm/N64_sub11.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.556         uart_drive_1/fsm/N64_sub11.co [10]
 CLMS_162_49/Y2                    td                    0.211      13.767 f       uart_drive_1/fsm/N64_sub11.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.505      14.272         uart_drive_1/fsm/_N98
 CLMS_166_37/COUT                  td                    0.409      14.681 r       uart_drive_1/fsm/N64_sub10.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.681         uart_drive_1/fsm/N64_sub10.co [4]
                                   td                    0.046      14.727 r       uart_drive_1/fsm/N64_sub10.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.727         uart_drive_1/fsm/N64_sub10.co [6]
 CLMS_166_41/COUT                  td                    0.046      14.773 r       uart_drive_1/fsm/N64_sub10.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.773         uart_drive_1/fsm/N64_sub10.co [8]
                                   td                    0.046      14.819 r       uart_drive_1/fsm/N64_sub10.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.819         uart_drive_1/fsm/N64_sub10.co [10]
 CLMS_166_45/Y2                    td                    0.211      15.030 f       uart_drive_1/fsm/N64_sub10.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.388      15.418         uart_drive_1/fsm/_N109
 CLMA_166_36/COUT                  td                    0.409      15.827 r       uart_drive_1/fsm/N64_sub9.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.827         uart_drive_1/fsm/N64_sub9.co [4]
                                   td                    0.046      15.873 r       uart_drive_1/fsm/N64_sub9.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.873         uart_drive_1/fsm/N64_sub9.co [6]
 CLMA_166_40/COUT                  td                    0.046      15.919 r       uart_drive_1/fsm/N64_sub9.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.919         uart_drive_1/fsm/N64_sub9.co [8]
                                   td                    0.046      15.965 r       uart_drive_1/fsm/N64_sub9.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.965         uart_drive_1/fsm/N64_sub9.co [10]
 CLMA_166_44/Y2                    td                    0.211      16.176 f       uart_drive_1/fsm/N64_sub9.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.417      16.593         uart_drive_1/fsm/_N120
 CLMA_170_28/COUT                  td                    0.409      17.002 r       uart_drive_1/fsm/N64_sub8.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.002         uart_drive_1/fsm/N64_sub8.co [4]
                                   td                    0.046      17.048 r       uart_drive_1/fsm/N64_sub8.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.048         uart_drive_1/fsm/N64_sub8.co [6]
 CLMA_170_32/COUT                  td                    0.046      17.094 r       uart_drive_1/fsm/N64_sub8.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.094         uart_drive_1/fsm/N64_sub8.co [8]
                                   td                    0.046      17.140 r       uart_drive_1/fsm/N64_sub8.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.140         uart_drive_1/fsm/N64_sub8.co [10]
 CLMA_170_36/Y2                    td                    0.211      17.351 f       uart_drive_1/fsm/N64_sub8.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.400      17.751         uart_drive_1/fsm/_N131
 CLMS_162_29/COUT                  td                    0.409      18.160 r       uart_drive_1/fsm/N64_sub7.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.160         uart_drive_1/fsm/N64_sub7.co [4]
                                   td                    0.046      18.206 r       uart_drive_1/fsm/N64_sub7.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.206         uart_drive_1/fsm/N64_sub7.co [6]
 CLMS_162_33/COUT                  td                    0.046      18.252 r       uart_drive_1/fsm/N64_sub7.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.252         uart_drive_1/fsm/N64_sub7.co [8]
                                   td                    0.046      18.298 r       uart_drive_1/fsm/N64_sub7.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.298         uart_drive_1/fsm/N64_sub7.co [10]
 CLMS_162_37/Y2                    td                    0.211      18.509 f       uart_drive_1/fsm/N64_sub7.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.390      18.899         uart_drive_1/fsm/_N142
 CLMA_162_28/COUT                  td                    0.409      19.308 r       uart_drive_1/fsm/N64_sub6.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.308         uart_drive_1/fsm/N64_sub6.co [4]
                                   td                    0.046      19.354 r       uart_drive_1/fsm/N64_sub6.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.354         uart_drive_1/fsm/N64_sub6.co [6]
 CLMA_162_32/COUT                  td                    0.046      19.400 r       uart_drive_1/fsm/N64_sub6.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.400         uart_drive_1/fsm/N64_sub6.co [8]
                                   td                    0.046      19.446 r       uart_drive_1/fsm/N64_sub6.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.446         uart_drive_1/fsm/N64_sub6.co [10]
 CLMA_162_36/Y2                    td                    0.211      19.657 f       uart_drive_1/fsm/N64_sub6.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.519      20.176         uart_drive_1/fsm/_N153
 CLMA_158_24/COUT                  td                    0.404      20.580 r       uart_drive_1/fsm/N64_sub5.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.580         uart_drive_1/fsm/N64_sub5.co [4]
                                   td                    0.046      20.626 r       uart_drive_1/fsm/N64_sub5.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.626         uart_drive_1/fsm/N64_sub5.co [6]
 CLMA_158_28/COUT                  td                    0.046      20.672 r       uart_drive_1/fsm/N64_sub5.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.672         uart_drive_1/fsm/N64_sub5.co [8]
                                   td                    0.046      20.718 r       uart_drive_1/fsm/N64_sub5.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.718         uart_drive_1/fsm/N64_sub5.co [10]
 CLMA_158_32/Y2                    td                    0.211      20.929 f       uart_drive_1/fsm/N64_sub5.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.446      21.375         uart_drive_1/fsm/_N164
 CLMS_158_25/COUT                  td                    0.409      21.784 r       uart_drive_1/fsm/N64_sub4.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.784         uart_drive_1/fsm/N64_sub4.co [4]
                                   td                    0.046      21.830 r       uart_drive_1/fsm/N64_sub4.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.830         uart_drive_1/fsm/N64_sub4.co [6]
 CLMS_158_29/COUT                  td                    0.046      21.876 r       uart_drive_1/fsm/N64_sub4.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.876         uart_drive_1/fsm/N64_sub4.co [8]
                                   td                    0.046      21.922 r       uart_drive_1/fsm/N64_sub4.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.922         uart_drive_1/fsm/N64_sub4.co [10]
 CLMS_158_33/Y2                    td                    0.211      22.133 f       uart_drive_1/fsm/N64_sub4.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.500      22.633         uart_drive_1/fsm/_N175
 CLMA_150_24/COUT                  td                    0.409      23.042 r       uart_drive_1/fsm/N64_sub3.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.042         uart_drive_1/fsm/N64_sub3.co [4]
                                   td                    0.046      23.088 r       uart_drive_1/fsm/N64_sub3.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.088         uart_drive_1/fsm/N64_sub3.co [6]
 CLMA_150_28/COUT                  td                    0.046      23.134 r       uart_drive_1/fsm/N64_sub3.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.134         uart_drive_1/fsm/N64_sub3.co [8]
                                   td                    0.046      23.180 r       uart_drive_1/fsm/N64_sub3.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.180         uart_drive_1/fsm/N64_sub3.co [10]
 CLMA_150_32/Y2                    td                    0.211      23.391 f       uart_drive_1/fsm/N64_sub3.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.274      23.665         uart_drive_1/fsm/_N186
 CLMA_154_28/COUT                  td                    0.409      24.074 r       uart_drive_1/fsm/N64_sub2.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      24.074         uart_drive_1/fsm/N64_sub2.co [4]
                                   td                    0.046      24.120 r       uart_drive_1/fsm/N64_sub2.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      24.120         uart_drive_1/fsm/N64_sub2.co [6]
 CLMA_154_32/COUT                  td                    0.046      24.166 r       uart_drive_1/fsm/N64_sub2.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      24.166         uart_drive_1/fsm/N64_sub2.co [8]
                                   td                    0.046      24.212 r       uart_drive_1/fsm/N64_sub2.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      24.212         uart_drive_1/fsm/N64_sub2.co [10]
 CLMA_154_36/Y2                    td                    0.211      24.423 f       uart_drive_1/fsm/N64_sub2.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.491      24.914         uart_drive_1/fsm/_N197
 CLMA_146_24/COUT                  td                    0.404      25.318 r       uart_drive_1/fsm/N64_sub1.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.318         uart_drive_1/fsm/N64_sub1.co [4]
                                   td                    0.046      25.364 r       uart_drive_1/fsm/N64_sub1.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.364         uart_drive_1/fsm/N64_sub1.co [6]
 CLMA_146_28/COUT                  td                    0.046      25.410 r       uart_drive_1/fsm/N64_sub1.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.410         uart_drive_1/fsm/N64_sub1.co [8]
                                   td                    0.046      25.456 r       uart_drive_1/fsm/N64_sub1.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.456         uart_drive_1/fsm/N64_sub1.co [10]
 CLMA_146_32/Y2                    td                    0.211      25.667 f       uart_drive_1/fsm/N64_sub1.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.414      26.081         uart_drive_1/fsm/_N208
                                   td                    0.232      26.313 f       uart_drive_1/fsm/N64_sub0.faddsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.313         uart_drive_1/fsm/N64_sub0.co [2]
 CLMS_146_25/Y2                    td                    0.211      26.524 f       uart_drive_1/fsm/N64_sub0.faddsub_3/gateop_A2/Y0
                                   net (fanout=2)        0.281      26.805         uart_drive_1/fsm/_N211
                                   td                    0.381      27.186 f       uart_drive_1/fsm/N64_add_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.186         uart_drive_1/fsm/_N9416
 CLMA_154_25/Y3                    td                    0.404      27.590 r       uart_drive_1/fsm/N64_add_1_3/gateop_A2/Y1
                                   net (fanout=1)        0.256      27.846         uart_drive_1/fsm/_N224
 CLMS_150_25/Y3                    td                    0.232      28.078 f       uart_drive_1/fsm/N69_121/gateop_perm/Z
                                   net (fanout=1)        0.382      28.460         uart_drive_1/fsm/_N25195
 CLMS_150_25/Y6AB                  td                    0.362      28.822 f       uart_drive_1/fsm/N69_66_muxf6_perm/Z
                                   net (fanout=1)        0.295      29.117         uart_drive_1/fsm/_N24386_1
 CLMA_150_36/A2                                                            f       uart_drive_1/fsm/read_cmd/opit_0_inv_MUX4TO1Q/I2

 Data arrival time                                                  29.117         Logic Levels: 61 
                                                                                   Logic: 16.301ns(63.673%), Route: 9.300ns(36.327%)
----------------------------------------------------------------------------------------------------

 Clock ad_da_hdmi_top|clk_50M (rising edge)
                                                      1000.000    1000.000 r                        
 P20                                                     0.000    1000.000 r       clk_50M (port)   
                                   net (fanout=1)        0.074    1000.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    0.769    1000.843 r       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.843         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.040    1000.883 r       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=3)        1.489    1002.372         _N180            
 USCM_84_109/CLK_USCM              td                    0.000    1002.372 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1890)     0.936    1003.308         ntclkbufg_1      
 CLMA_150_36/CLK                                                           r       uart_drive_1/fsm/read_cmd/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.192    1003.500                          
 clock uncertainty                                      -0.050    1003.450                          

 Setup time                                             -0.319    1003.131                          

 Data required time                                               1003.131                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.131                          
 Data arrival time                                                  29.117                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       974.014                          
====================================================================================================

====================================================================================================

Startpoint  : uart_drive_1/fsm/r_st_cnt[24]/opit_0_inv_A2Q21/CLK
Endpoint    : uart_drive_1/fsm/read_cmd/opit_0_inv_MUX4TO1Q/I3
Path Group  : ad_da_hdmi_top|clk_50M
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.308
  Launch Clock Delay      :  3.516
  Clock Pessimism Removal :  0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_da_hdmi_top|clk_50M (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.074       0.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    0.900       0.974 r       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.974         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.060       1.034 r       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=3)        1.515       2.549         _N180            
 USCM_84_109/CLK_USCM              td                    0.000       2.549 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1890)     0.967       3.516         ntclkbufg_1      
 CLMS_150_49/CLK                                                           r       uart_drive_1/fsm/r_st_cnt[24]/opit_0_inv_A2Q21/CLK

 CLMS_150_49/Q3                    tco                   0.229       3.745 f       uart_drive_1/fsm/r_st_cnt[24]/opit_0_inv_A2Q21/Q1
                                   net (fanout=5)        0.284       4.029         uart_drive_1/fsm/r_st_cnt [24]
 CLMA_150_52/COUT                  td                    0.277       4.306 r       uart_drive_1/fsm/N64_sub19.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.306         uart_drive_1/fsm/N64_sub19.co [4]
                                   td                    0.046       4.352 r       uart_drive_1/fsm/N64_sub19.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.352         uart_drive_1/fsm/N64_sub19.co [6]
 CLMA_150_56/COUT                  td                    0.046       4.398 r       uart_drive_1/fsm/N64_sub19.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.398         uart_drive_1/fsm/N64_sub19.co [8]
                                   td                    0.046       4.444 r       uart_drive_1/fsm/N64_sub19.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.444         uart_drive_1/fsm/N64_sub19.co [10]
 CLMA_150_60/Y2                    td                    0.211       4.655 f       uart_drive_1/fsm/N64_sub19.faddsub_11/gateop/Y
                                   net (fanout=10)       0.497       5.152         uart_drive_1/fsm/_N10
 CLMA_162_52/COUT                  td                    0.409       5.561 r       uart_drive_1/fsm/N64_sub18.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.561         uart_drive_1/fsm/N64_sub18.co [4]
                                   td                    0.046       5.607 r       uart_drive_1/fsm/N64_sub18.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.607         uart_drive_1/fsm/N64_sub18.co [6]
 CLMA_162_56/COUT                  td                    0.046       5.653 r       uart_drive_1/fsm/N64_sub18.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.653         uart_drive_1/fsm/N64_sub18.co [8]
                                   td                    0.046       5.699 r       uart_drive_1/fsm/N64_sub18.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.699         uart_drive_1/fsm/N64_sub18.co [10]
 CLMA_162_60/Y2                    td                    0.211       5.910 f       uart_drive_1/fsm/N64_sub18.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.394       6.304         uart_drive_1/fsm/_N21
 CLMA_154_52/COUT                  td                    0.404       6.708 r       uart_drive_1/fsm/N64_sub17.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.708         uart_drive_1/fsm/N64_sub17.co [4]
                                   td                    0.046       6.754 r       uart_drive_1/fsm/N64_sub17.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.754         uart_drive_1/fsm/N64_sub17.co [6]
 CLMA_154_56/COUT                  td                    0.046       6.800 r       uart_drive_1/fsm/N64_sub17.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.800         uart_drive_1/fsm/N64_sub17.co [8]
                                   td                    0.046       6.846 r       uart_drive_1/fsm/N64_sub17.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.846         uart_drive_1/fsm/N64_sub17.co [10]
 CLMA_154_60/Y2                    td                    0.211       7.057 f       uart_drive_1/fsm/N64_sub17.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.402       7.459         uart_drive_1/fsm/_N32
 CLMA_154_49/COUT                  td                    0.409       7.868 r       uart_drive_1/fsm/N64_sub16.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.868         uart_drive_1/fsm/N64_sub16.co [4]
                                   td                    0.046       7.914 r       uart_drive_1/fsm/N64_sub16.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.914         uart_drive_1/fsm/N64_sub16.co [6]
 CLMA_154_53/COUT                  td                    0.046       7.960 r       uart_drive_1/fsm/N64_sub16.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.960         uart_drive_1/fsm/N64_sub16.co [8]
                                   td                    0.046       8.006 r       uart_drive_1/fsm/N64_sub16.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.006         uart_drive_1/fsm/N64_sub16.co [10]
 CLMA_154_57/Y2                    td                    0.211       8.217 f       uart_drive_1/fsm/N64_sub16.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.412       8.629         uart_drive_1/fsm/_N43
 CLMS_158_37/COUT                  td                    0.409       9.038 r       uart_drive_1/fsm/N64_sub15.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.038         uart_drive_1/fsm/N64_sub15.co [4]
                                   td                    0.046       9.084 r       uart_drive_1/fsm/N64_sub15.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.084         uart_drive_1/fsm/N64_sub15.co [6]
 CLMS_158_41/COUT                  td                    0.046       9.130 r       uart_drive_1/fsm/N64_sub15.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.130         uart_drive_1/fsm/N64_sub15.co [8]
                                   td                    0.046       9.176 r       uart_drive_1/fsm/N64_sub15.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.176         uart_drive_1/fsm/N64_sub15.co [10]
 CLMS_158_45/Y2                    td                    0.211       9.387 f       uart_drive_1/fsm/N64_sub15.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.290       9.677         uart_drive_1/fsm/_N54
 CLMA_162_40/COUT                  td                    0.409      10.086 r       uart_drive_1/fsm/N64_sub14.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.086         uart_drive_1/fsm/N64_sub14.co [4]
                                   td                    0.046      10.132 r       uart_drive_1/fsm/N64_sub14.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.132         uart_drive_1/fsm/N64_sub14.co [6]
 CLMA_162_44/COUT                  td                    0.046      10.178 r       uart_drive_1/fsm/N64_sub14.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.178         uart_drive_1/fsm/N64_sub14.co [8]
                                   td                    0.046      10.224 r       uart_drive_1/fsm/N64_sub14.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.224         uart_drive_1/fsm/N64_sub14.co [10]
 CLMA_162_48/Y2                    td                    0.211      10.435 f       uart_drive_1/fsm/N64_sub14.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.270      10.705         uart_drive_1/fsm/_N65
 CLMA_166_48/COUT                  td                    0.409      11.114 r       uart_drive_1/fsm/N64_sub13.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.114         uart_drive_1/fsm/N64_sub13.co [4]
                                   td                    0.046      11.160 r       uart_drive_1/fsm/N64_sub13.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.160         uart_drive_1/fsm/N64_sub13.co [6]
 CLMA_166_52/COUT                  td                    0.046      11.206 r       uart_drive_1/fsm/N64_sub13.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.206         uart_drive_1/fsm/N64_sub13.co [8]
                                   td                    0.046      11.252 r       uart_drive_1/fsm/N64_sub13.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.252         uart_drive_1/fsm/N64_sub13.co [10]
 CLMA_166_56/Y2                    td                    0.211      11.463 f       uart_drive_1/fsm/N64_sub13.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.412      11.875         uart_drive_1/fsm/_N76
 CLMA_170_40/COUT                  td                    0.409      12.284 r       uart_drive_1/fsm/N64_sub12.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.284         uart_drive_1/fsm/N64_sub12.co [4]
                                   td                    0.046      12.330 r       uart_drive_1/fsm/N64_sub12.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.330         uart_drive_1/fsm/N64_sub12.co [6]
 CLMA_170_44/COUT                  td                    0.046      12.376 r       uart_drive_1/fsm/N64_sub12.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.376         uart_drive_1/fsm/N64_sub12.co [8]
                                   td                    0.046      12.422 r       uart_drive_1/fsm/N64_sub12.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.422         uart_drive_1/fsm/N64_sub12.co [10]
 CLMA_170_48/Y2                    td                    0.211      12.633 f       uart_drive_1/fsm/N64_sub12.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.381      13.014         uart_drive_1/fsm/_N87
 CLMS_162_41/COUT                  td                    0.404      13.418 r       uart_drive_1/fsm/N64_sub11.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.418         uart_drive_1/fsm/N64_sub11.co [4]
                                   td                    0.046      13.464 r       uart_drive_1/fsm/N64_sub11.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.464         uart_drive_1/fsm/N64_sub11.co [6]
 CLMS_162_45/COUT                  td                    0.046      13.510 r       uart_drive_1/fsm/N64_sub11.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.510         uart_drive_1/fsm/N64_sub11.co [8]
                                   td                    0.046      13.556 r       uart_drive_1/fsm/N64_sub11.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.556         uart_drive_1/fsm/N64_sub11.co [10]
 CLMS_162_49/Y2                    td                    0.211      13.767 f       uart_drive_1/fsm/N64_sub11.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.505      14.272         uart_drive_1/fsm/_N98
 CLMS_166_37/COUT                  td                    0.409      14.681 r       uart_drive_1/fsm/N64_sub10.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.681         uart_drive_1/fsm/N64_sub10.co [4]
                                   td                    0.046      14.727 r       uart_drive_1/fsm/N64_sub10.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.727         uart_drive_1/fsm/N64_sub10.co [6]
 CLMS_166_41/COUT                  td                    0.046      14.773 r       uart_drive_1/fsm/N64_sub10.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.773         uart_drive_1/fsm/N64_sub10.co [8]
                                   td                    0.046      14.819 r       uart_drive_1/fsm/N64_sub10.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.819         uart_drive_1/fsm/N64_sub10.co [10]
 CLMS_166_45/Y2                    td                    0.211      15.030 f       uart_drive_1/fsm/N64_sub10.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.388      15.418         uart_drive_1/fsm/_N109
 CLMA_166_36/COUT                  td                    0.409      15.827 r       uart_drive_1/fsm/N64_sub9.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.827         uart_drive_1/fsm/N64_sub9.co [4]
                                   td                    0.046      15.873 r       uart_drive_1/fsm/N64_sub9.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.873         uart_drive_1/fsm/N64_sub9.co [6]
 CLMA_166_40/COUT                  td                    0.046      15.919 r       uart_drive_1/fsm/N64_sub9.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.919         uart_drive_1/fsm/N64_sub9.co [8]
                                   td                    0.046      15.965 r       uart_drive_1/fsm/N64_sub9.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.965         uart_drive_1/fsm/N64_sub9.co [10]
 CLMA_166_44/Y2                    td                    0.211      16.176 f       uart_drive_1/fsm/N64_sub9.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.417      16.593         uart_drive_1/fsm/_N120
 CLMA_170_28/COUT                  td                    0.409      17.002 r       uart_drive_1/fsm/N64_sub8.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.002         uart_drive_1/fsm/N64_sub8.co [4]
                                   td                    0.046      17.048 r       uart_drive_1/fsm/N64_sub8.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.048         uart_drive_1/fsm/N64_sub8.co [6]
 CLMA_170_32/COUT                  td                    0.046      17.094 r       uart_drive_1/fsm/N64_sub8.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.094         uart_drive_1/fsm/N64_sub8.co [8]
                                   td                    0.046      17.140 r       uart_drive_1/fsm/N64_sub8.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.140         uart_drive_1/fsm/N64_sub8.co [10]
 CLMA_170_36/Y2                    td                    0.211      17.351 f       uart_drive_1/fsm/N64_sub8.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.400      17.751         uart_drive_1/fsm/_N131
 CLMS_162_29/COUT                  td                    0.409      18.160 r       uart_drive_1/fsm/N64_sub7.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.160         uart_drive_1/fsm/N64_sub7.co [4]
                                   td                    0.046      18.206 r       uart_drive_1/fsm/N64_sub7.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.206         uart_drive_1/fsm/N64_sub7.co [6]
 CLMS_162_33/COUT                  td                    0.046      18.252 r       uart_drive_1/fsm/N64_sub7.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.252         uart_drive_1/fsm/N64_sub7.co [8]
                                   td                    0.046      18.298 r       uart_drive_1/fsm/N64_sub7.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.298         uart_drive_1/fsm/N64_sub7.co [10]
 CLMS_162_37/Y2                    td                    0.211      18.509 f       uart_drive_1/fsm/N64_sub7.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.390      18.899         uart_drive_1/fsm/_N142
 CLMA_162_28/COUT                  td                    0.409      19.308 r       uart_drive_1/fsm/N64_sub6.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.308         uart_drive_1/fsm/N64_sub6.co [4]
                                   td                    0.046      19.354 r       uart_drive_1/fsm/N64_sub6.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.354         uart_drive_1/fsm/N64_sub6.co [6]
 CLMA_162_32/COUT                  td                    0.046      19.400 r       uart_drive_1/fsm/N64_sub6.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.400         uart_drive_1/fsm/N64_sub6.co [8]
                                   td                    0.046      19.446 r       uart_drive_1/fsm/N64_sub6.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.446         uart_drive_1/fsm/N64_sub6.co [10]
 CLMA_162_36/Y2                    td                    0.211      19.657 f       uart_drive_1/fsm/N64_sub6.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.519      20.176         uart_drive_1/fsm/_N153
 CLMA_158_24/COUT                  td                    0.404      20.580 r       uart_drive_1/fsm/N64_sub5.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.580         uart_drive_1/fsm/N64_sub5.co [4]
                                   td                    0.046      20.626 r       uart_drive_1/fsm/N64_sub5.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.626         uart_drive_1/fsm/N64_sub5.co [6]
 CLMA_158_28/COUT                  td                    0.046      20.672 r       uart_drive_1/fsm/N64_sub5.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.672         uart_drive_1/fsm/N64_sub5.co [8]
                                   td                    0.046      20.718 r       uart_drive_1/fsm/N64_sub5.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.718         uart_drive_1/fsm/N64_sub5.co [10]
 CLMA_158_32/Y2                    td                    0.211      20.929 f       uart_drive_1/fsm/N64_sub5.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.446      21.375         uart_drive_1/fsm/_N164
 CLMS_158_25/COUT                  td                    0.409      21.784 r       uart_drive_1/fsm/N64_sub4.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.784         uart_drive_1/fsm/N64_sub4.co [4]
                                   td                    0.046      21.830 r       uart_drive_1/fsm/N64_sub4.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.830         uart_drive_1/fsm/N64_sub4.co [6]
 CLMS_158_29/COUT                  td                    0.046      21.876 r       uart_drive_1/fsm/N64_sub4.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.876         uart_drive_1/fsm/N64_sub4.co [8]
                                   td                    0.046      21.922 r       uart_drive_1/fsm/N64_sub4.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.922         uart_drive_1/fsm/N64_sub4.co [10]
 CLMS_158_33/Y2                    td                    0.211      22.133 f       uart_drive_1/fsm/N64_sub4.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.500      22.633         uart_drive_1/fsm/_N175
 CLMA_150_24/COUT                  td                    0.409      23.042 r       uart_drive_1/fsm/N64_sub3.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.042         uart_drive_1/fsm/N64_sub3.co [4]
                                   td                    0.046      23.088 r       uart_drive_1/fsm/N64_sub3.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.088         uart_drive_1/fsm/N64_sub3.co [6]
 CLMA_150_28/COUT                  td                    0.046      23.134 r       uart_drive_1/fsm/N64_sub3.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.134         uart_drive_1/fsm/N64_sub3.co [8]
                                   td                    0.046      23.180 r       uart_drive_1/fsm/N64_sub3.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.180         uart_drive_1/fsm/N64_sub3.co [10]
 CLMA_150_32/Y2                    td                    0.211      23.391 f       uart_drive_1/fsm/N64_sub3.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.274      23.665         uart_drive_1/fsm/_N186
 CLMA_154_28/COUT                  td                    0.409      24.074 r       uart_drive_1/fsm/N64_sub2.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      24.074         uart_drive_1/fsm/N64_sub2.co [4]
                                   td                    0.046      24.120 r       uart_drive_1/fsm/N64_sub2.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      24.120         uart_drive_1/fsm/N64_sub2.co [6]
 CLMA_154_32/COUT                  td                    0.046      24.166 r       uart_drive_1/fsm/N64_sub2.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      24.166         uart_drive_1/fsm/N64_sub2.co [8]
                                   td                    0.046      24.212 r       uart_drive_1/fsm/N64_sub2.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      24.212         uart_drive_1/fsm/N64_sub2.co [10]
 CLMA_154_36/Y2                    td                    0.211      24.423 f       uart_drive_1/fsm/N64_sub2.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.491      24.914         uart_drive_1/fsm/_N197
 CLMA_146_24/COUT                  td                    0.404      25.318 r       uart_drive_1/fsm/N64_sub1.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.318         uart_drive_1/fsm/N64_sub1.co [4]
                                   td                    0.046      25.364 r       uart_drive_1/fsm/N64_sub1.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.364         uart_drive_1/fsm/N64_sub1.co [6]
 CLMA_146_28/COUT                  td                    0.046      25.410 r       uart_drive_1/fsm/N64_sub1.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.410         uart_drive_1/fsm/N64_sub1.co [8]
                                   td                    0.046      25.456 r       uart_drive_1/fsm/N64_sub1.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.456         uart_drive_1/fsm/N64_sub1.co [10]
 CLMA_146_32/Y2                    td                    0.211      25.667 f       uart_drive_1/fsm/N64_sub1.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.414      26.081         uart_drive_1/fsm/_N208
 CLMS_146_25/COUT                  td                    0.409      26.490 r       uart_drive_1/fsm/N64_sub0.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.490         uart_drive_1/fsm/N64_sub0.co [4]
 CLMS_146_29/Y1                    td                    0.382      26.872 f       uart_drive_1/fsm/N64_sub0.faddsub_5/gateop_A2/Y1
                                   net (fanout=2)        0.281      27.153         uart_drive_1/fsm/_N214
                                   td                    0.263      27.416 f       uart_drive_1/fsm/N64_add_1_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.416         uart_drive_1/fsm/_N9420
 CLMA_154_29/COUT                  td                    0.046      27.462 r       uart_drive_1/fsm/N64_add_1_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.462         uart_drive_1/fsm/_N9422
 CLMA_154_33/Y0                    td                    0.216      27.678 f       uart_drive_1/fsm/N64_add_1_9/gateop/Y
                                   net (fanout=1)        0.268      27.946         uart_drive_1/fsm/_N229
 CLMA_150_36/A0                                                            f       uart_drive_1/fsm/read_cmd/opit_0_inv_MUX4TO1Q/I3

 Data arrival time                                                  27.946         Logic Levels: 61 
                                                                                   Logic: 15.795ns(64.654%), Route: 8.635ns(35.346%)
----------------------------------------------------------------------------------------------------

 Clock ad_da_hdmi_top|clk_50M (rising edge)
                                                      1000.000    1000.000 r                        
 P20                                                     0.000    1000.000 r       clk_50M (port)   
                                   net (fanout=1)        0.074    1000.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    0.769    1000.843 r       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.843         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.040    1000.883 r       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=3)        1.489    1002.372         _N180            
 USCM_84_109/CLK_USCM              td                    0.000    1002.372 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1890)     0.936    1003.308         ntclkbufg_1      
 CLMA_150_36/CLK                                                           r       uart_drive_1/fsm/read_cmd/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.192    1003.500                          
 clock uncertainty                                      -0.050    1003.450                          

 Setup time                                             -0.161    1003.289                          

 Data required time                                               1003.289                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.289                          
 Data arrival time                                                  27.946                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       975.343                          
====================================================================================================

====================================================================================================

Startpoint  : uart_drive_1/fsm/r_st_cnt[24]/opit_0_inv_A2Q21/CLK
Endpoint    : uart_drive_1/fsm/read_cmd/opit_0_inv_MUX4TO1Q/I0
Path Group  : ad_da_hdmi_top|clk_50M
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.308
  Launch Clock Delay      :  3.516
  Clock Pessimism Removal :  0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_da_hdmi_top|clk_50M (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.074       0.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    0.900       0.974 r       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.974         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.060       1.034 r       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=3)        1.515       2.549         _N180            
 USCM_84_109/CLK_USCM              td                    0.000       2.549 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1890)     0.967       3.516         ntclkbufg_1      
 CLMS_150_49/CLK                                                           r       uart_drive_1/fsm/r_st_cnt[24]/opit_0_inv_A2Q21/CLK

 CLMS_150_49/Q3                    tco                   0.229       3.745 f       uart_drive_1/fsm/r_st_cnt[24]/opit_0_inv_A2Q21/Q1
                                   net (fanout=5)        0.284       4.029         uart_drive_1/fsm/r_st_cnt [24]
 CLMA_150_52/COUT                  td                    0.277       4.306 r       uart_drive_1/fsm/N64_sub19.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.306         uart_drive_1/fsm/N64_sub19.co [4]
                                   td                    0.046       4.352 r       uart_drive_1/fsm/N64_sub19.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.352         uart_drive_1/fsm/N64_sub19.co [6]
 CLMA_150_56/COUT                  td                    0.046       4.398 r       uart_drive_1/fsm/N64_sub19.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.398         uart_drive_1/fsm/N64_sub19.co [8]
                                   td                    0.046       4.444 r       uart_drive_1/fsm/N64_sub19.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.444         uart_drive_1/fsm/N64_sub19.co [10]
 CLMA_150_60/Y2                    td                    0.211       4.655 f       uart_drive_1/fsm/N64_sub19.faddsub_11/gateop/Y
                                   net (fanout=10)       0.497       5.152         uart_drive_1/fsm/_N10
 CLMA_162_52/COUT                  td                    0.409       5.561 r       uart_drive_1/fsm/N64_sub18.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.561         uart_drive_1/fsm/N64_sub18.co [4]
                                   td                    0.046       5.607 r       uart_drive_1/fsm/N64_sub18.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.607         uart_drive_1/fsm/N64_sub18.co [6]
 CLMA_162_56/COUT                  td                    0.046       5.653 r       uart_drive_1/fsm/N64_sub18.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.653         uart_drive_1/fsm/N64_sub18.co [8]
                                   td                    0.046       5.699 r       uart_drive_1/fsm/N64_sub18.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.699         uart_drive_1/fsm/N64_sub18.co [10]
 CLMA_162_60/Y2                    td                    0.211       5.910 f       uart_drive_1/fsm/N64_sub18.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.394       6.304         uart_drive_1/fsm/_N21
 CLMA_154_52/COUT                  td                    0.404       6.708 r       uart_drive_1/fsm/N64_sub17.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.708         uart_drive_1/fsm/N64_sub17.co [4]
                                   td                    0.046       6.754 r       uart_drive_1/fsm/N64_sub17.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.754         uart_drive_1/fsm/N64_sub17.co [6]
 CLMA_154_56/COUT                  td                    0.046       6.800 r       uart_drive_1/fsm/N64_sub17.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.800         uart_drive_1/fsm/N64_sub17.co [8]
                                   td                    0.046       6.846 r       uart_drive_1/fsm/N64_sub17.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.846         uart_drive_1/fsm/N64_sub17.co [10]
 CLMA_154_60/Y2                    td                    0.211       7.057 f       uart_drive_1/fsm/N64_sub17.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.402       7.459         uart_drive_1/fsm/_N32
 CLMA_154_49/COUT                  td                    0.409       7.868 r       uart_drive_1/fsm/N64_sub16.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.868         uart_drive_1/fsm/N64_sub16.co [4]
                                   td                    0.046       7.914 r       uart_drive_1/fsm/N64_sub16.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.914         uart_drive_1/fsm/N64_sub16.co [6]
 CLMA_154_53/COUT                  td                    0.046       7.960 r       uart_drive_1/fsm/N64_sub16.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.960         uart_drive_1/fsm/N64_sub16.co [8]
                                   td                    0.046       8.006 r       uart_drive_1/fsm/N64_sub16.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.006         uart_drive_1/fsm/N64_sub16.co [10]
 CLMA_154_57/Y2                    td                    0.211       8.217 f       uart_drive_1/fsm/N64_sub16.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.412       8.629         uart_drive_1/fsm/_N43
 CLMS_158_37/COUT                  td                    0.409       9.038 r       uart_drive_1/fsm/N64_sub15.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.038         uart_drive_1/fsm/N64_sub15.co [4]
                                   td                    0.046       9.084 r       uart_drive_1/fsm/N64_sub15.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.084         uart_drive_1/fsm/N64_sub15.co [6]
 CLMS_158_41/COUT                  td                    0.046       9.130 r       uart_drive_1/fsm/N64_sub15.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.130         uart_drive_1/fsm/N64_sub15.co [8]
                                   td                    0.046       9.176 r       uart_drive_1/fsm/N64_sub15.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.176         uart_drive_1/fsm/N64_sub15.co [10]
 CLMS_158_45/Y2                    td                    0.211       9.387 f       uart_drive_1/fsm/N64_sub15.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.290       9.677         uart_drive_1/fsm/_N54
 CLMA_162_40/COUT                  td                    0.409      10.086 r       uart_drive_1/fsm/N64_sub14.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.086         uart_drive_1/fsm/N64_sub14.co [4]
                                   td                    0.046      10.132 r       uart_drive_1/fsm/N64_sub14.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.132         uart_drive_1/fsm/N64_sub14.co [6]
 CLMA_162_44/COUT                  td                    0.046      10.178 r       uart_drive_1/fsm/N64_sub14.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.178         uart_drive_1/fsm/N64_sub14.co [8]
                                   td                    0.046      10.224 r       uart_drive_1/fsm/N64_sub14.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.224         uart_drive_1/fsm/N64_sub14.co [10]
 CLMA_162_48/Y2                    td                    0.211      10.435 f       uart_drive_1/fsm/N64_sub14.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.270      10.705         uart_drive_1/fsm/_N65
 CLMA_166_48/COUT                  td                    0.409      11.114 r       uart_drive_1/fsm/N64_sub13.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.114         uart_drive_1/fsm/N64_sub13.co [4]
                                   td                    0.046      11.160 r       uart_drive_1/fsm/N64_sub13.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.160         uart_drive_1/fsm/N64_sub13.co [6]
 CLMA_166_52/COUT                  td                    0.046      11.206 r       uart_drive_1/fsm/N64_sub13.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.206         uart_drive_1/fsm/N64_sub13.co [8]
                                   td                    0.046      11.252 r       uart_drive_1/fsm/N64_sub13.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.252         uart_drive_1/fsm/N64_sub13.co [10]
 CLMA_166_56/Y2                    td                    0.211      11.463 f       uart_drive_1/fsm/N64_sub13.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.412      11.875         uart_drive_1/fsm/_N76
 CLMA_170_40/COUT                  td                    0.409      12.284 r       uart_drive_1/fsm/N64_sub12.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.284         uart_drive_1/fsm/N64_sub12.co [4]
                                   td                    0.046      12.330 r       uart_drive_1/fsm/N64_sub12.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.330         uart_drive_1/fsm/N64_sub12.co [6]
 CLMA_170_44/COUT                  td                    0.046      12.376 r       uart_drive_1/fsm/N64_sub12.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.376         uart_drive_1/fsm/N64_sub12.co [8]
                                   td                    0.046      12.422 r       uart_drive_1/fsm/N64_sub12.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.422         uart_drive_1/fsm/N64_sub12.co [10]
 CLMA_170_48/Y2                    td                    0.211      12.633 f       uart_drive_1/fsm/N64_sub12.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.381      13.014         uart_drive_1/fsm/_N87
 CLMS_162_41/COUT                  td                    0.404      13.418 r       uart_drive_1/fsm/N64_sub11.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.418         uart_drive_1/fsm/N64_sub11.co [4]
                                   td                    0.046      13.464 r       uart_drive_1/fsm/N64_sub11.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.464         uart_drive_1/fsm/N64_sub11.co [6]
 CLMS_162_45/COUT                  td                    0.046      13.510 r       uart_drive_1/fsm/N64_sub11.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.510         uart_drive_1/fsm/N64_sub11.co [8]
                                   td                    0.046      13.556 r       uart_drive_1/fsm/N64_sub11.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.556         uart_drive_1/fsm/N64_sub11.co [10]
 CLMS_162_49/Y2                    td                    0.211      13.767 f       uart_drive_1/fsm/N64_sub11.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.505      14.272         uart_drive_1/fsm/_N98
 CLMS_166_37/COUT                  td                    0.409      14.681 r       uart_drive_1/fsm/N64_sub10.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.681         uart_drive_1/fsm/N64_sub10.co [4]
                                   td                    0.046      14.727 r       uart_drive_1/fsm/N64_sub10.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.727         uart_drive_1/fsm/N64_sub10.co [6]
 CLMS_166_41/COUT                  td                    0.046      14.773 r       uart_drive_1/fsm/N64_sub10.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.773         uart_drive_1/fsm/N64_sub10.co [8]
                                   td                    0.046      14.819 r       uart_drive_1/fsm/N64_sub10.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.819         uart_drive_1/fsm/N64_sub10.co [10]
 CLMS_166_45/Y2                    td                    0.211      15.030 f       uart_drive_1/fsm/N64_sub10.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.388      15.418         uart_drive_1/fsm/_N109
 CLMA_166_36/COUT                  td                    0.409      15.827 r       uart_drive_1/fsm/N64_sub9.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.827         uart_drive_1/fsm/N64_sub9.co [4]
                                   td                    0.046      15.873 r       uart_drive_1/fsm/N64_sub9.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.873         uart_drive_1/fsm/N64_sub9.co [6]
 CLMA_166_40/COUT                  td                    0.046      15.919 r       uart_drive_1/fsm/N64_sub9.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.919         uart_drive_1/fsm/N64_sub9.co [8]
                                   td                    0.046      15.965 r       uart_drive_1/fsm/N64_sub9.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.965         uart_drive_1/fsm/N64_sub9.co [10]
 CLMA_166_44/Y2                    td                    0.211      16.176 f       uart_drive_1/fsm/N64_sub9.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.417      16.593         uart_drive_1/fsm/_N120
 CLMA_170_28/COUT                  td                    0.409      17.002 r       uart_drive_1/fsm/N64_sub8.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.002         uart_drive_1/fsm/N64_sub8.co [4]
                                   td                    0.046      17.048 r       uart_drive_1/fsm/N64_sub8.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.048         uart_drive_1/fsm/N64_sub8.co [6]
 CLMA_170_32/COUT                  td                    0.046      17.094 r       uart_drive_1/fsm/N64_sub8.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.094         uart_drive_1/fsm/N64_sub8.co [8]
                                   td                    0.046      17.140 r       uart_drive_1/fsm/N64_sub8.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.140         uart_drive_1/fsm/N64_sub8.co [10]
 CLMA_170_36/Y2                    td                    0.211      17.351 f       uart_drive_1/fsm/N64_sub8.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.400      17.751         uart_drive_1/fsm/_N131
 CLMS_162_29/COUT                  td                    0.409      18.160 r       uart_drive_1/fsm/N64_sub7.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.160         uart_drive_1/fsm/N64_sub7.co [4]
                                   td                    0.046      18.206 r       uart_drive_1/fsm/N64_sub7.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.206         uart_drive_1/fsm/N64_sub7.co [6]
 CLMS_162_33/COUT                  td                    0.046      18.252 r       uart_drive_1/fsm/N64_sub7.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.252         uart_drive_1/fsm/N64_sub7.co [8]
                                   td                    0.046      18.298 r       uart_drive_1/fsm/N64_sub7.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.298         uart_drive_1/fsm/N64_sub7.co [10]
 CLMS_162_37/Y2                    td                    0.211      18.509 f       uart_drive_1/fsm/N64_sub7.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.390      18.899         uart_drive_1/fsm/_N142
 CLMA_162_28/COUT                  td                    0.409      19.308 r       uart_drive_1/fsm/N64_sub6.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.308         uart_drive_1/fsm/N64_sub6.co [4]
                                   td                    0.046      19.354 r       uart_drive_1/fsm/N64_sub6.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.354         uart_drive_1/fsm/N64_sub6.co [6]
 CLMA_162_32/COUT                  td                    0.046      19.400 r       uart_drive_1/fsm/N64_sub6.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.400         uart_drive_1/fsm/N64_sub6.co [8]
                                   td                    0.046      19.446 r       uart_drive_1/fsm/N64_sub6.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.446         uart_drive_1/fsm/N64_sub6.co [10]
 CLMA_162_36/Y2                    td                    0.211      19.657 f       uart_drive_1/fsm/N64_sub6.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.519      20.176         uart_drive_1/fsm/_N153
 CLMA_158_24/COUT                  td                    0.404      20.580 r       uart_drive_1/fsm/N64_sub5.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.580         uart_drive_1/fsm/N64_sub5.co [4]
                                   td                    0.046      20.626 r       uart_drive_1/fsm/N64_sub5.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.626         uart_drive_1/fsm/N64_sub5.co [6]
 CLMA_158_28/COUT                  td                    0.046      20.672 r       uart_drive_1/fsm/N64_sub5.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.672         uart_drive_1/fsm/N64_sub5.co [8]
                                   td                    0.046      20.718 r       uart_drive_1/fsm/N64_sub5.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.718         uart_drive_1/fsm/N64_sub5.co [10]
 CLMA_158_32/Y2                    td                    0.211      20.929 f       uart_drive_1/fsm/N64_sub5.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.446      21.375         uart_drive_1/fsm/_N164
 CLMS_158_25/COUT                  td                    0.409      21.784 r       uart_drive_1/fsm/N64_sub4.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.784         uart_drive_1/fsm/N64_sub4.co [4]
                                   td                    0.046      21.830 r       uart_drive_1/fsm/N64_sub4.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.830         uart_drive_1/fsm/N64_sub4.co [6]
 CLMS_158_29/COUT                  td                    0.046      21.876 r       uart_drive_1/fsm/N64_sub4.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.876         uart_drive_1/fsm/N64_sub4.co [8]
                                   td                    0.046      21.922 r       uart_drive_1/fsm/N64_sub4.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.922         uart_drive_1/fsm/N64_sub4.co [10]
 CLMS_158_33/Y2                    td                    0.211      22.133 f       uart_drive_1/fsm/N64_sub4.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.500      22.633         uart_drive_1/fsm/_N175
 CLMA_150_24/COUT                  td                    0.409      23.042 r       uart_drive_1/fsm/N64_sub3.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.042         uart_drive_1/fsm/N64_sub3.co [4]
                                   td                    0.046      23.088 r       uart_drive_1/fsm/N64_sub3.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.088         uart_drive_1/fsm/N64_sub3.co [6]
 CLMA_150_28/COUT                  td                    0.046      23.134 r       uart_drive_1/fsm/N64_sub3.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.134         uart_drive_1/fsm/N64_sub3.co [8]
                                   td                    0.046      23.180 r       uart_drive_1/fsm/N64_sub3.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.180         uart_drive_1/fsm/N64_sub3.co [10]
 CLMA_150_32/Y2                    td                    0.211      23.391 f       uart_drive_1/fsm/N64_sub3.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.274      23.665         uart_drive_1/fsm/_N186
 CLMA_154_28/COUT                  td                    0.409      24.074 r       uart_drive_1/fsm/N64_sub2.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      24.074         uart_drive_1/fsm/N64_sub2.co [4]
                                   td                    0.046      24.120 r       uart_drive_1/fsm/N64_sub2.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      24.120         uart_drive_1/fsm/N64_sub2.co [6]
 CLMA_154_32/COUT                  td                    0.046      24.166 r       uart_drive_1/fsm/N64_sub2.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      24.166         uart_drive_1/fsm/N64_sub2.co [8]
                                   td                    0.046      24.212 r       uart_drive_1/fsm/N64_sub2.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      24.212         uart_drive_1/fsm/N64_sub2.co [10]
 CLMA_154_36/Y2                    td                    0.211      24.423 f       uart_drive_1/fsm/N64_sub2.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.491      24.914         uart_drive_1/fsm/_N197
 CLMA_146_24/COUT                  td                    0.404      25.318 r       uart_drive_1/fsm/N64_sub1.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.318         uart_drive_1/fsm/N64_sub1.co [4]
                                   td                    0.046      25.364 r       uart_drive_1/fsm/N64_sub1.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.364         uart_drive_1/fsm/N64_sub1.co [6]
 CLMA_146_28/COUT                  td                    0.046      25.410 r       uart_drive_1/fsm/N64_sub1.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.410         uart_drive_1/fsm/N64_sub1.co [8]
                                   td                    0.046      25.456 r       uart_drive_1/fsm/N64_sub1.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.456         uart_drive_1/fsm/N64_sub1.co [10]
 CLMA_146_32/Y2                    td                    0.211      25.667 f       uart_drive_1/fsm/N64_sub1.faddsub_11/gateop_perm/Y
                                   net (fanout=10)       0.414      26.081         uart_drive_1/fsm/_N208
 CLMS_146_25/COUT                  td                    0.409      26.490 r       uart_drive_1/fsm/N64_sub0.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.490         uart_drive_1/fsm/N64_sub0.co [4]
                                   td                    0.046      26.536 r       uart_drive_1/fsm/N64_sub0.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.536         uart_drive_1/fsm/N64_sub0.co [6]
 CLMS_146_29/COUT                  td                    0.046      26.582 r       uart_drive_1/fsm/N64_sub0.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.582         uart_drive_1/fsm/N64_sub0.co [8]
 CLMS_146_33/Y1                    td                    0.382      26.964 f       uart_drive_1/fsm/N64_sub0.faddsub_9/gateop_A2/Y1
                                   net (fanout=2)        0.371      27.335         uart_drive_1/fsm/_N218
 CLMA_150_36/AD                                                            f       uart_drive_1/fsm/read_cmd/opit_0_inv_MUX4TO1Q/I0

 Data arrival time                                                  27.335         Logic Levels: 60 
                                                                                   Logic: 15.362ns(64.495%), Route: 8.457ns(35.505%)
----------------------------------------------------------------------------------------------------

 Clock ad_da_hdmi_top|clk_50M (rising edge)
                                                      1000.000    1000.000 r                        
 P20                                                     0.000    1000.000 r       clk_50M (port)   
                                   net (fanout=1)        0.074    1000.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    0.769    1000.843 r       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.843         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.040    1000.883 r       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=3)        1.489    1002.372         _N180            
 USCM_84_109/CLK_USCM              td                    0.000    1002.372 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1890)     0.936    1003.308         ntclkbufg_1      
 CLMA_150_36/CLK                                                           r       uart_drive_1/fsm/read_cmd/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.192    1003.500                          
 clock uncertainty                                      -0.050    1003.450                          

 Setup time                                             -0.158    1003.292                          

 Data required time                                               1003.292                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.292                          
 Data arrival time                                                  27.335                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       975.957                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/TRIG0_ff[0][66]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[1][66]/opit_0_inv/D
Path Group  : ad_da_hdmi_top|clk_50M
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.516
  Launch Clock Delay      :  3.308
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_da_hdmi_top|clk_50M (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.074       0.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    0.769       0.843 r       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.843         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.040       0.883 r       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=3)        1.489       2.372         _N180            
 USCM_84_109/CLK_USCM              td                    0.000       2.372 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1890)     0.936       3.308         ntclkbufg_1      
 CLMS_98_241/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[0][66]/opit_0_inv/CLK

 CLMS_98_241/Q3                    tco                   0.186       3.494 f       u_CORES/u_debug_core_0/TRIG0_ff[0][66]/opit_0_inv/Q
                                   net (fanout=1)        0.061       3.555         u_CORES/u_debug_core_0/TRIG0_ff[0] [66]
 CLMS_98_241/AD                                                            f       u_CORES/u_debug_core_0/TRIG0_ff[1][66]/opit_0_inv/D

 Data arrival time                                                   3.555         Logic Levels: 0  
                                                                                   Logic: 0.186ns(75.304%), Route: 0.061ns(24.696%)
----------------------------------------------------------------------------------------------------

 Clock ad_da_hdmi_top|clk_50M (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.074       0.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    0.900       0.974 r       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.974         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.060       1.034 r       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=3)        1.515       2.549         _N180            
 USCM_84_109/CLK_USCM              td                    0.000       2.549 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1890)     0.967       3.516         ntclkbufg_1      
 CLMS_98_241/CLK                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[1][66]/opit_0_inv/CLK
 clock pessimism                                        -0.207       3.309                          
 clock uncertainty                                       0.000       3.309                          

 Hold time                                               0.042       3.351                          

 Data required time                                                  3.351                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.351                          
 Data arrival time                                                   3.555                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.204                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/trig0_d1[74]/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/trig0_d2[74]/opit_0/D
Path Group  : ad_da_hdmi_top|clk_50M
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.516
  Launch Clock Delay      :  3.308
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_da_hdmi_top|clk_50M (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.074       0.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    0.769       0.843 r       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.843         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.040       0.883 r       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=3)        1.489       2.372         _N180            
 USCM_84_109/CLK_USCM              td                    0.000       2.372 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1890)     0.936       3.308         ntclkbufg_1      
 CLMA_90_221/CLK                                                           r       u_CORES/u_debug_core_0/trig0_d1[74]/opit_0/CLK

 CLMA_90_221/Q3                    tco                   0.186       3.494 f       u_CORES/u_debug_core_0/trig0_d1[74]/opit_0/Q
                                   net (fanout=1)        0.061       3.555         u_CORES/u_debug_core_0/trig0_d1 [74]
 CLMA_90_221/AD                                                            f       u_CORES/u_debug_core_0/trig0_d2[74]/opit_0/D

 Data arrival time                                                   3.555         Logic Levels: 0  
                                                                                   Logic: 0.186ns(75.304%), Route: 0.061ns(24.696%)
----------------------------------------------------------------------------------------------------

 Clock ad_da_hdmi_top|clk_50M (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.074       0.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    0.900       0.974 r       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.974         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.060       1.034 r       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=3)        1.515       2.549         _N180            
 USCM_84_109/CLK_USCM              td                    0.000       2.549 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1890)     0.967       3.516         ntclkbufg_1      
 CLMA_90_221/CLK                                                           r       u_CORES/u_debug_core_0/trig0_d2[74]/opit_0/CLK
 clock pessimism                                        -0.207       3.309                          
 clock uncertainty                                       0.000       3.309                          

 Hold time                                               0.042       3.351                          

 Data required time                                                  3.351                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.351                          
 Data arrival time                                                   3.555                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.204                          
====================================================================================================

====================================================================================================

Startpoint  : uart_drive_1/wnr_fifo/U_ipml_fifo_wnr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/CLK
Endpoint    : uart_drive_1/wnr_fifo/U_ipml_fifo_wnr_fifo/U_ipml_fifo_ctrl/rwptr2[1]/opit_0/D
Path Group  : ad_da_hdmi_top|clk_50M
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.516
  Launch Clock Delay      :  3.308
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_da_hdmi_top|clk_50M (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.074       0.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    0.769       0.843 r       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.843         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.040       0.883 r       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=3)        1.489       2.372         _N180            
 USCM_84_109/CLK_USCM              td                    0.000       2.372 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1890)     0.936       3.308         ntclkbufg_1      
 CLMA_138_44/CLK                                                           r       uart_drive_1/wnr_fifo/U_ipml_fifo_wnr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/CLK

 CLMA_138_44/Q3                    tco                   0.186       3.494 f       uart_drive_1/wnr_fifo/U_ipml_fifo_wnr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/Q
                                   net (fanout=1)        0.061       3.555         uart_drive_1/wnr_fifo/U_ipml_fifo_wnr_fifo/U_ipml_fifo_ctrl/rwptr1 [1]
 CLMA_138_44/AD                                                            f       uart_drive_1/wnr_fifo/U_ipml_fifo_wnr_fifo/U_ipml_fifo_ctrl/rwptr2[1]/opit_0/D

 Data arrival time                                                   3.555         Logic Levels: 0  
                                                                                   Logic: 0.186ns(75.304%), Route: 0.061ns(24.696%)
----------------------------------------------------------------------------------------------------

 Clock ad_da_hdmi_top|clk_50M (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.074       0.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    0.900       0.974 r       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.974         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.060       1.034 r       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=3)        1.515       2.549         _N180            
 USCM_84_109/CLK_USCM              td                    0.000       2.549 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1890)     0.967       3.516         ntclkbufg_1      
 CLMA_138_44/CLK                                                           r       uart_drive_1/wnr_fifo/U_ipml_fifo_wnr_fifo/U_ipml_fifo_ctrl/rwptr2[1]/opit_0/CLK
 clock pessimism                                        -0.207       3.309                          
 clock uncertainty                                       0.000       3.309                          

 Hold time                                               0.042       3.351                          

 Data required time                                                  3.351                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.351                          
 Data arrival time                                                   3.555                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.204                          
====================================================================================================

====================================================================================================

Startpoint  : yibiao_1/N492_m1/gopapm/CLK
Endpoint    : yibiao_1/duty_cycle_dec[0]/opit_0_inv_L5Q_perm/L4
Path Group  : pll_adda|u_pll_adda/u_pll_e3/CLKOUT1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.567
  Launch Clock Delay      :  1.609
  Clock Pessimism Removal :  0.011

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_adda|u_pll_adda/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_75/CLK_OUT1                                     0.000       0.000 r       u_pll_adda/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.642       0.642         nt_ad_clk_2      
 USCM_84_108/CLK_USCM              td                    0.000       0.642 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3080)     0.967       1.609         ntclkbufg_0      
 APM_106_204/CLK                                                           r       yibiao_1/N492_m1/gopapm/CLK

 APM_106_204/P[24]                 tco                   2.068       3.677 f       yibiao_1/N492_m1/gopapm/P[24]
                                   net (fanout=1)        0.427       4.104         yibiao_1/_N828   
 APM_106_216/P[10]                 td                    1.609       5.713 f       yibiao_1/N492_m2/gopapm/P[10]
                                   net (fanout=2)        0.803       6.516         yibiao_1/N968 [28]
                                   td                    0.263       6.779 f       yibiao_1/N496_sub31.faddsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.779         yibiao_1/N496_sub31.co [2]
 CLMA_158_240/COUT                 td                    0.046       6.825 r       yibiao_1/N496_sub31.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.825         yibiao_1/N496_sub31.co [4]
                                   td                    0.046       6.871 r       yibiao_1/N496_sub31.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.871         yibiao_1/N496_sub31.co [6]
 CLMA_158_244/COUT                 td                    0.046       6.917 r       yibiao_1/N496_sub31.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.917         yibiao_1/N496_sub31.co [8]
                                   td                    0.046       6.963 r       yibiao_1/N496_sub31.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.963         yibiao_1/N496_sub31.co [10]
 CLMA_158_248/COUT                 td                    0.046       7.009 r       yibiao_1/N496_sub31.faddsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.009         yibiao_1/N496_sub31.co [12]
                                   td                    0.046       7.055 r       yibiao_1/N496_sub31.faddsub_13/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.055         yibiao_1/N496_sub31.co [14]
 CLMA_158_252/COUT                 td                    0.046       7.101 r       yibiao_1/N496_sub31.faddsub_15/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.101         yibiao_1/N496_sub31.co [16]
                                   td                    0.046       7.147 r       yibiao_1/N496_sub31.faddsub_17/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.147         yibiao_1/N496_sub31.co [18]
 CLMA_158_256/COUT                 td                    0.046       7.193 r       yibiao_1/N496_sub31.faddsub_19/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.193         yibiao_1/N496_sub31.co [20]
                                   td                    0.046       7.239 r       yibiao_1/N496_sub31.faddsub_21/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.239         yibiao_1/N496_sub31.co [22]
 CLMA_158_260/COUT                 td                    0.046       7.285 r       yibiao_1/N496_sub31.faddsub_23/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.285         yibiao_1/N496_sub31.co [24]
 CLMA_158_264/Y1                   td                    0.382       7.667 f       yibiao_1/N496_sub31.faddsub_25/gateop_A2/Y1
                                   net (fanout=27)       0.711       8.378         yibiao_1/_N867   
                                   td                    0.385       8.763 f       yibiao_1/N496_sub30.faddsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.763         yibiao_1/N496_sub30.co [1]
 CLMA_154_213/COUT                 td                    0.046       8.809 r       yibiao_1/N496_sub30.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.809         yibiao_1/N496_sub30.co [3]
                                   td                    0.046       8.855 r       yibiao_1/N496_sub30.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.855         yibiao_1/N496_sub30.co [5]
 CLMA_154_217/COUT                 td                    0.046       8.901 r       yibiao_1/N496_sub30.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.901         yibiao_1/N496_sub30.co [7]
                                   td                    0.046       8.947 r       yibiao_1/N496_sub30.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.947         yibiao_1/N496_sub30.co [9]
 CLMA_154_221/COUT                 td                    0.046       8.993 r       yibiao_1/N496_sub30.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.993         yibiao_1/N496_sub30.co [11]
                                   td                    0.046       9.039 r       yibiao_1/N496_sub30.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.039         yibiao_1/N496_sub30.co [13]
 CLMA_154_225/COUT                 td                    0.046       9.085 r       yibiao_1/N496_sub30.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.085         yibiao_1/N496_sub30.co [15]
                                   td                    0.046       9.131 r       yibiao_1/N496_sub30.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.131         yibiao_1/N496_sub30.co [17]
 CLMA_154_229/COUT                 td                    0.046       9.177 r       yibiao_1/N496_sub30.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.177         yibiao_1/N496_sub30.co [19]
                                   td                    0.046       9.223 r       yibiao_1/N496_sub30.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.223         yibiao_1/N496_sub30.co [21]
 CLMA_154_233/COUT                 td                    0.046       9.269 r       yibiao_1/N496_sub30.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.269         yibiao_1/N496_sub30.co [23]
                                   td                    0.046       9.315 r       yibiao_1/N496_sub30.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.315         yibiao_1/N496_sub30.co [25]
 CLMA_154_237/Y2                   td                    0.211       9.526 f       yibiao_1/N496_sub30.faddsub_26/gateop/Y
                                   net (fanout=27)       0.931      10.457         yibiao_1/_N893   
 CLMS_118_225/COUT                 td                    0.415      10.872 r       yibiao_1/N496_sub29.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.872         yibiao_1/N496_sub29.co [15]
                                   td                    0.046      10.918 r       yibiao_1/N496_sub29.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.918         yibiao_1/N496_sub29.co [17]
 CLMS_118_229/COUT                 td                    0.046      10.964 r       yibiao_1/N496_sub29.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.964         yibiao_1/N496_sub29.co [19]
                                   td                    0.046      11.010 r       yibiao_1/N496_sub29.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.010         yibiao_1/N496_sub29.co [21]
 CLMS_118_233/COUT                 td                    0.046      11.056 r       yibiao_1/N496_sub29.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.056         yibiao_1/N496_sub29.co [23]
                                   td                    0.046      11.102 r       yibiao_1/N496_sub29.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.102         yibiao_1/N496_sub29.co [25]
 CLMS_118_237/Y2                   td                    0.211      11.313 f       yibiao_1/N496_sub29.faddsub_26/gateop_perm/Y
                                   net (fanout=27)       0.627      11.940         yibiao_1/_N919   
                                   td                    0.385      12.325 f       yibiao_1/N496_sub28.faddsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.325         yibiao_1/N496_sub28.co [1]
 CLMS_150_241/COUT                 td                    0.046      12.371 r       yibiao_1/N496_sub28.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.371         yibiao_1/N496_sub28.co [3]
                                   td                    0.046      12.417 r       yibiao_1/N496_sub28.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.417         yibiao_1/N496_sub28.co [5]
 CLMS_150_245/COUT                 td                    0.046      12.463 r       yibiao_1/N496_sub28.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.463         yibiao_1/N496_sub28.co [7]
                                   td                    0.046      12.509 r       yibiao_1/N496_sub28.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.509         yibiao_1/N496_sub28.co [9]
 CLMS_150_249/COUT                 td                    0.046      12.555 r       yibiao_1/N496_sub28.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.555         yibiao_1/N496_sub28.co [11]
                                   td                    0.046      12.601 r       yibiao_1/N496_sub28.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.601         yibiao_1/N496_sub28.co [13]
 CLMS_150_253/COUT                 td                    0.046      12.647 r       yibiao_1/N496_sub28.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.647         yibiao_1/N496_sub28.co [15]
                                   td                    0.046      12.693 r       yibiao_1/N496_sub28.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.693         yibiao_1/N496_sub28.co [17]
 CLMS_150_257/COUT                 td                    0.046      12.739 r       yibiao_1/N496_sub28.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.739         yibiao_1/N496_sub28.co [19]
                                   td                    0.046      12.785 r       yibiao_1/N496_sub28.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.785         yibiao_1/N496_sub28.co [21]
 CLMS_150_261/COUT                 td                    0.046      12.831 r       yibiao_1/N496_sub28.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.831         yibiao_1/N496_sub28.co [23]
                                   td                    0.046      12.877 r       yibiao_1/N496_sub28.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.877         yibiao_1/N496_sub28.co [25]
 CLMS_150_265/Y2                   td                    0.211      13.088 f       yibiao_1/N496_sub28.faddsub_26/gateop_perm/Y
                                   net (fanout=27)       1.198      14.286         yibiao_1/_N945   
                                   td                    0.385      14.671 f       yibiao_1/N496_sub27.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.671         yibiao_1/N496_sub27.co [5]
 CLMA_154_192/COUT                 td                    0.046      14.717 r       yibiao_1/N496_sub27.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.717         yibiao_1/N496_sub27.co [7]
                                   td                    0.046      14.763 r       yibiao_1/N496_sub27.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.763         yibiao_1/N496_sub27.co [9]
 CLMA_154_196/COUT                 td                    0.046      14.809 r       yibiao_1/N496_sub27.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.809         yibiao_1/N496_sub27.co [11]
                                   td                    0.046      14.855 r       yibiao_1/N496_sub27.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.855         yibiao_1/N496_sub27.co [13]
 CLMA_154_200/COUT                 td                    0.046      14.901 r       yibiao_1/N496_sub27.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.901         yibiao_1/N496_sub27.co [15]
                                   td                    0.046      14.947 r       yibiao_1/N496_sub27.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.947         yibiao_1/N496_sub27.co [17]
 CLMA_154_204/COUT                 td                    0.046      14.993 r       yibiao_1/N496_sub27.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.993         yibiao_1/N496_sub27.co [19]
                                   td                    0.046      15.039 r       yibiao_1/N496_sub27.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.039         yibiao_1/N496_sub27.co [21]
 CLMA_154_208/COUT                 td                    0.046      15.085 r       yibiao_1/N496_sub27.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.085         yibiao_1/N496_sub27.co [23]
                                   td                    0.046      15.131 r       yibiao_1/N496_sub27.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.131         yibiao_1/N496_sub27.co [25]
 CLMA_154_212/Y2                   td                    0.211      15.342 f       yibiao_1/N496_sub27.faddsub_26/gateop_perm/Y
                                   net (fanout=27)       0.645      15.987         yibiao_1/_N971   
 CLMA_154_220/COUT                 td                    0.415      16.402 r       yibiao_1/N496_sub26.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.402         yibiao_1/N496_sub26.co [7]
                                   td                    0.046      16.448 r       yibiao_1/N496_sub26.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.448         yibiao_1/N496_sub26.co [9]
 CLMA_154_224/COUT                 td                    0.046      16.494 r       yibiao_1/N496_sub26.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.494         yibiao_1/N496_sub26.co [11]
                                   td                    0.046      16.540 r       yibiao_1/N496_sub26.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.540         yibiao_1/N496_sub26.co [13]
 CLMA_154_228/COUT                 td                    0.046      16.586 r       yibiao_1/N496_sub26.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.586         yibiao_1/N496_sub26.co [15]
                                   td                    0.046      16.632 r       yibiao_1/N496_sub26.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.632         yibiao_1/N496_sub26.co [17]
 CLMA_154_232/COUT                 td                    0.046      16.678 r       yibiao_1/N496_sub26.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.678         yibiao_1/N496_sub26.co [19]
                                   td                    0.046      16.724 r       yibiao_1/N496_sub26.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.724         yibiao_1/N496_sub26.co [21]
 CLMA_154_236/COUT                 td                    0.046      16.770 r       yibiao_1/N496_sub26.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.770         yibiao_1/N496_sub26.co [23]
                                   td                    0.046      16.816 r       yibiao_1/N496_sub26.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.816         yibiao_1/N496_sub26.co [25]
 CLMA_154_240/Y2                   td                    0.211      17.027 f       yibiao_1/N496_sub26.faddsub_26/gateop_perm/Y
                                   net (fanout=27)       0.400      17.427         yibiao_1/_N997   
 CLMA_162_240/COUT                 td                    0.415      17.842 r       yibiao_1/N496_sub25.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.842         yibiao_1/N496_sub25.co [3]
                                   td                    0.046      17.888 r       yibiao_1/N496_sub25.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.888         yibiao_1/N496_sub25.co [5]
 CLMA_162_244/COUT                 td                    0.046      17.934 r       yibiao_1/N496_sub25.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.934         yibiao_1/N496_sub25.co [7]
                                   td                    0.046      17.980 r       yibiao_1/N496_sub25.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.980         yibiao_1/N496_sub25.co [9]
 CLMA_162_248/COUT                 td                    0.046      18.026 r       yibiao_1/N496_sub25.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.026         yibiao_1/N496_sub25.co [11]
                                   td                    0.046      18.072 r       yibiao_1/N496_sub25.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.072         yibiao_1/N496_sub25.co [13]
 CLMA_162_252/COUT                 td                    0.046      18.118 r       yibiao_1/N496_sub25.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.118         yibiao_1/N496_sub25.co [15]
                                   td                    0.046      18.164 r       yibiao_1/N496_sub25.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.164         yibiao_1/N496_sub25.co [17]
 CLMA_162_256/COUT                 td                    0.046      18.210 r       yibiao_1/N496_sub25.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.210         yibiao_1/N496_sub25.co [19]
                                   td                    0.046      18.256 r       yibiao_1/N496_sub25.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.256         yibiao_1/N496_sub25.co [21]
 CLMA_162_260/COUT                 td                    0.046      18.302 r       yibiao_1/N496_sub25.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.302         yibiao_1/N496_sub25.co [23]
                                   td                    0.046      18.348 r       yibiao_1/N496_sub25.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.348         yibiao_1/N496_sub25.co [25]
 CLMA_162_264/Y2                   td                    0.211      18.559 f       yibiao_1/N496_sub25.faddsub_26/gateop_perm/Y
                                   net (fanout=27)       0.644      19.203         yibiao_1/_N1023  
 CLMA_174_240/COUT                 td                    0.412      19.615 r       yibiao_1/N496_sub24.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.615         yibiao_1/N496_sub24.co [3]
                                   td                    0.046      19.661 r       yibiao_1/N496_sub24.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.661         yibiao_1/N496_sub24.co [5]
 CLMA_174_244/COUT                 td                    0.046      19.707 r       yibiao_1/N496_sub24.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.707         yibiao_1/N496_sub24.co [7]
                                   td                    0.046      19.753 r       yibiao_1/N496_sub24.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.753         yibiao_1/N496_sub24.co [9]
 CLMA_174_248/COUT                 td                    0.046      19.799 r       yibiao_1/N496_sub24.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.799         yibiao_1/N496_sub24.co [11]
                                   td                    0.046      19.845 r       yibiao_1/N496_sub24.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.845         yibiao_1/N496_sub24.co [13]
 CLMA_174_252/COUT                 td                    0.046      19.891 r       yibiao_1/N496_sub24.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.891         yibiao_1/N496_sub24.co [15]
                                   td                    0.046      19.937 r       yibiao_1/N496_sub24.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.937         yibiao_1/N496_sub24.co [17]
 CLMA_174_256/COUT                 td                    0.046      19.983 r       yibiao_1/N496_sub24.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.983         yibiao_1/N496_sub24.co [19]
                                   td                    0.046      20.029 r       yibiao_1/N496_sub24.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.029         yibiao_1/N496_sub24.co [21]
 CLMA_174_260/COUT                 td                    0.046      20.075 r       yibiao_1/N496_sub24.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.075         yibiao_1/N496_sub24.co [23]
                                   td                    0.046      20.121 r       yibiao_1/N496_sub24.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.121         yibiao_1/N496_sub24.co [25]
 CLMA_174_264/Y2                   td                    0.211      20.332 f       yibiao_1/N496_sub24.faddsub_26/gateop_perm/Y
                                   net (fanout=27)       0.813      21.145         yibiao_1/_N1049  
                                   td                    0.385      21.530 f       yibiao_1/N496_sub23.faddsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.530         yibiao_1/N496_sub23.co [1]
 CLMS_166_213/COUT                 td                    0.046      21.576 r       yibiao_1/N496_sub23.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.576         yibiao_1/N496_sub23.co [3]
                                   td                    0.046      21.622 r       yibiao_1/N496_sub23.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.622         yibiao_1/N496_sub23.co [5]
 CLMS_166_217/COUT                 td                    0.046      21.668 r       yibiao_1/N496_sub23.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.668         yibiao_1/N496_sub23.co [7]
                                   td                    0.046      21.714 r       yibiao_1/N496_sub23.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.714         yibiao_1/N496_sub23.co [9]
 CLMS_166_221/COUT                 td                    0.046      21.760 r       yibiao_1/N496_sub23.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.760         yibiao_1/N496_sub23.co [11]
                                   td                    0.046      21.806 r       yibiao_1/N496_sub23.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.806         yibiao_1/N496_sub23.co [13]
 CLMS_166_225/COUT                 td                    0.046      21.852 r       yibiao_1/N496_sub23.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.852         yibiao_1/N496_sub23.co [15]
                                   td                    0.046      21.898 r       yibiao_1/N496_sub23.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.898         yibiao_1/N496_sub23.co [17]
 CLMS_166_229/COUT                 td                    0.046      21.944 r       yibiao_1/N496_sub23.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.944         yibiao_1/N496_sub23.co [19]
                                   td                    0.046      21.990 r       yibiao_1/N496_sub23.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.990         yibiao_1/N496_sub23.co [21]
 CLMS_166_233/COUT                 td                    0.046      22.036 r       yibiao_1/N496_sub23.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.036         yibiao_1/N496_sub23.co [23]
                                   td                    0.046      22.082 r       yibiao_1/N496_sub23.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.082         yibiao_1/N496_sub23.co [25]
 CLMS_166_237/Y2                   td                    0.211      22.293 f       yibiao_1/N496_sub23.faddsub_26/gateop/Y
                                   net (fanout=27)       1.078      23.371         yibiao_1/_N1075  
                                   td                    0.385      23.756 f       yibiao_1/N496_sub22.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.756         yibiao_1/N496_sub22.co [5]
 CLMA_118_220/COUT                 td                    0.046      23.802 r       yibiao_1/N496_sub22.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.802         yibiao_1/N496_sub22.co [7]
                                   td                    0.046      23.848 r       yibiao_1/N496_sub22.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.848         yibiao_1/N496_sub22.co [9]
 CLMA_118_224/COUT                 td                    0.046      23.894 r       yibiao_1/N496_sub22.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.894         yibiao_1/N496_sub22.co [11]
                                   td                    0.046      23.940 r       yibiao_1/N496_sub22.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.940         yibiao_1/N496_sub22.co [13]
 CLMA_118_228/COUT                 td                    0.046      23.986 r       yibiao_1/N496_sub22.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.986         yibiao_1/N496_sub22.co [15]
                                   td                    0.046      24.032 r       yibiao_1/N496_sub22.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      24.032         yibiao_1/N496_sub22.co [17]
 CLMA_118_232/COUT                 td                    0.046      24.078 r       yibiao_1/N496_sub22.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      24.078         yibiao_1/N496_sub22.co [19]
                                   td                    0.046      24.124 r       yibiao_1/N496_sub22.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      24.124         yibiao_1/N496_sub22.co [21]
 CLMA_118_236/COUT                 td                    0.046      24.170 r       yibiao_1/N496_sub22.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      24.170         yibiao_1/N496_sub22.co [23]
                                   td                    0.046      24.216 r       yibiao_1/N496_sub22.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      24.216         yibiao_1/N496_sub22.co [25]
 CLMA_118_240/Y2                   td                    0.211      24.427 f       yibiao_1/N496_sub22.faddsub_26/gateop_perm/Y
                                   net (fanout=27)       0.674      25.101         yibiao_1/_N1101  
 CLMA_154_241/COUT                 td                    0.415      25.516 r       yibiao_1/N496_sub21.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.516         yibiao_1/N496_sub21.co [3]
                                   td                    0.046      25.562 r       yibiao_1/N496_sub21.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.562         yibiao_1/N496_sub21.co [5]
 CLMA_154_245/COUT                 td                    0.046      25.608 r       yibiao_1/N496_sub21.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.608         yibiao_1/N496_sub21.co [7]
                                   td                    0.046      25.654 r       yibiao_1/N496_sub21.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.654         yibiao_1/N496_sub21.co [9]
 CLMA_154_249/COUT                 td                    0.046      25.700 r       yibiao_1/N496_sub21.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.700         yibiao_1/N496_sub21.co [11]
                                   td                    0.046      25.746 r       yibiao_1/N496_sub21.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.746         yibiao_1/N496_sub21.co [13]
 CLMA_154_253/COUT                 td                    0.046      25.792 r       yibiao_1/N496_sub21.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.792         yibiao_1/N496_sub21.co [15]
                                   td                    0.046      25.838 r       yibiao_1/N496_sub21.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.838         yibiao_1/N496_sub21.co [17]
 CLMA_154_257/COUT                 td                    0.046      25.884 r       yibiao_1/N496_sub21.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.884         yibiao_1/N496_sub21.co [19]
                                   td                    0.046      25.930 r       yibiao_1/N496_sub21.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.930         yibiao_1/N496_sub21.co [21]
 CLMA_154_261/COUT                 td                    0.046      25.976 r       yibiao_1/N496_sub21.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.976         yibiao_1/N496_sub21.co [23]
                                   td                    0.046      26.022 r       yibiao_1/N496_sub21.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.022         yibiao_1/N496_sub21.co [25]
 CLMA_154_265/Y2                   td                    0.211      26.233 f       yibiao_1/N496_sub21.faddsub_26/gateop_perm/Y
                                   net (fanout=27)       0.697      26.930         yibiao_1/_N1127  
 CLMA_170_240/COUT                 td                    0.412      27.342 r       yibiao_1/N496_sub20.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.342         yibiao_1/N496_sub20.co [3]
                                   td                    0.046      27.388 r       yibiao_1/N496_sub20.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.388         yibiao_1/N496_sub20.co [5]
 CLMA_170_244/COUT                 td                    0.046      27.434 r       yibiao_1/N496_sub20.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.434         yibiao_1/N496_sub20.co [7]
                                   td                    0.046      27.480 r       yibiao_1/N496_sub20.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.480         yibiao_1/N496_sub20.co [9]
 CLMA_170_248/COUT                 td                    0.046      27.526 r       yibiao_1/N496_sub20.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.526         yibiao_1/N496_sub20.co [11]
                                   td                    0.046      27.572 r       yibiao_1/N496_sub20.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.572         yibiao_1/N496_sub20.co [13]
 CLMA_170_252/COUT                 td                    0.046      27.618 r       yibiao_1/N496_sub20.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.618         yibiao_1/N496_sub20.co [15]
                                   td                    0.046      27.664 r       yibiao_1/N496_sub20.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.664         yibiao_1/N496_sub20.co [17]
 CLMA_170_256/COUT                 td                    0.046      27.710 r       yibiao_1/N496_sub20.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.710         yibiao_1/N496_sub20.co [19]
                                   td                    0.046      27.756 r       yibiao_1/N496_sub20.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.756         yibiao_1/N496_sub20.co [21]
 CLMA_170_260/COUT                 td                    0.046      27.802 r       yibiao_1/N496_sub20.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.802         yibiao_1/N496_sub20.co [23]
                                   td                    0.046      27.848 r       yibiao_1/N496_sub20.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.848         yibiao_1/N496_sub20.co [25]
 CLMA_170_264/Y2                   td                    0.211      28.059 f       yibiao_1/N496_sub20.faddsub_26/gateop_perm/Y
                                   net (fanout=27)       1.160      29.219         yibiao_1/_N1153  
                                   td                    0.385      29.604 f       yibiao_1/N496_sub19.faddsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.604         yibiao_1/N496_sub19.co [1]
 CLMS_150_213/COUT                 td                    0.046      29.650 r       yibiao_1/N496_sub19.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.650         yibiao_1/N496_sub19.co [3]
                                   td                    0.046      29.696 r       yibiao_1/N496_sub19.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.696         yibiao_1/N496_sub19.co [5]
 CLMS_150_217/COUT                 td                    0.046      29.742 r       yibiao_1/N496_sub19.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.742         yibiao_1/N496_sub19.co [7]
                                   td                    0.046      29.788 r       yibiao_1/N496_sub19.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.788         yibiao_1/N496_sub19.co [9]
 CLMS_150_221/COUT                 td                    0.046      29.834 r       yibiao_1/N496_sub19.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.834         yibiao_1/N496_sub19.co [11]
                                   td                    0.046      29.880 r       yibiao_1/N496_sub19.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.880         yibiao_1/N496_sub19.co [13]
 CLMS_150_225/COUT                 td                    0.046      29.926 r       yibiao_1/N496_sub19.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.926         yibiao_1/N496_sub19.co [15]
                                   td                    0.046      29.972 r       yibiao_1/N496_sub19.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.972         yibiao_1/N496_sub19.co [17]
 CLMS_150_229/COUT                 td                    0.046      30.018 r       yibiao_1/N496_sub19.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.018         yibiao_1/N496_sub19.co [19]
                                   td                    0.046      30.064 r       yibiao_1/N496_sub19.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.064         yibiao_1/N496_sub19.co [21]
 CLMS_150_233/COUT                 td                    0.046      30.110 r       yibiao_1/N496_sub19.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.110         yibiao_1/N496_sub19.co [23]
                                   td                    0.046      30.156 r       yibiao_1/N496_sub19.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.156         yibiao_1/N496_sub19.co [25]
 CLMS_150_237/Y2                   td                    0.211      30.367 f       yibiao_1/N496_sub19.faddsub_26/gateop_perm/Y
                                   net (fanout=27)       0.974      31.341         yibiao_1/_N1179  
 CLMS_190_213/COUT                 td                    0.415      31.756 r       yibiao_1/N496_sub18.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.756         yibiao_1/N496_sub18.co [3]
                                   td                    0.046      31.802 r       yibiao_1/N496_sub18.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.802         yibiao_1/N496_sub18.co [5]
 CLMS_190_217/COUT                 td                    0.046      31.848 r       yibiao_1/N496_sub18.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.848         yibiao_1/N496_sub18.co [7]
                                   td                    0.046      31.894 r       yibiao_1/N496_sub18.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.894         yibiao_1/N496_sub18.co [9]
 CLMS_190_221/COUT                 td                    0.046      31.940 r       yibiao_1/N496_sub18.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.940         yibiao_1/N496_sub18.co [11]
                                   td                    0.046      31.986 r       yibiao_1/N496_sub18.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.986         yibiao_1/N496_sub18.co [13]
 CLMS_190_225/COUT                 td                    0.046      32.032 r       yibiao_1/N496_sub18.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      32.032         yibiao_1/N496_sub18.co [15]
                                   td                    0.046      32.078 r       yibiao_1/N496_sub18.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      32.078         yibiao_1/N496_sub18.co [17]
 CLMS_190_229/COUT                 td                    0.046      32.124 r       yibiao_1/N496_sub18.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      32.124         yibiao_1/N496_sub18.co [19]
                                   td                    0.046      32.170 r       yibiao_1/N496_sub18.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      32.170         yibiao_1/N496_sub18.co [21]
 CLMS_190_233/COUT                 td                    0.046      32.216 r       yibiao_1/N496_sub18.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      32.216         yibiao_1/N496_sub18.co [23]
                                   td                    0.046      32.262 r       yibiao_1/N496_sub18.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      32.262         yibiao_1/N496_sub18.co [25]
 CLMS_190_237/Y2                   td                    0.211      32.473 f       yibiao_1/N496_sub18.faddsub_26/gateop_perm/Y
                                   net (fanout=27)       0.645      33.118         yibiao_1/_N1205  
                                   td                    0.385      33.503 f       yibiao_1/N496_sub17.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.503         yibiao_1/N496_sub17.co [5]
 CLMS_162_245/COUT                 td                    0.046      33.549 r       yibiao_1/N496_sub17.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.549         yibiao_1/N496_sub17.co [7]
                                   td                    0.046      33.595 r       yibiao_1/N496_sub17.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.595         yibiao_1/N496_sub17.co [9]
 CLMS_162_249/COUT                 td                    0.046      33.641 r       yibiao_1/N496_sub17.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.641         yibiao_1/N496_sub17.co [11]
                                   td                    0.046      33.687 r       yibiao_1/N496_sub17.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.687         yibiao_1/N496_sub17.co [13]
 CLMS_162_253/COUT                 td                    0.046      33.733 r       yibiao_1/N496_sub17.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.733         yibiao_1/N496_sub17.co [15]
                                   td                    0.046      33.779 r       yibiao_1/N496_sub17.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.779         yibiao_1/N496_sub17.co [17]
 CLMS_162_257/COUT                 td                    0.046      33.825 r       yibiao_1/N496_sub17.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.825         yibiao_1/N496_sub17.co [19]
                                   td                    0.046      33.871 r       yibiao_1/N496_sub17.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.871         yibiao_1/N496_sub17.co [21]
 CLMS_162_261/COUT                 td                    0.046      33.917 r       yibiao_1/N496_sub17.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.917         yibiao_1/N496_sub17.co [23]
                                   td                    0.046      33.963 r       yibiao_1/N496_sub17.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.963         yibiao_1/N496_sub17.co [25]
 CLMS_162_265/Y2                   td                    0.211      34.174 f       yibiao_1/N496_sub17.faddsub_26/gateop_perm/Y
                                   net (fanout=27)       0.813      34.987         yibiao_1/_N1231  
 CLMA_166_212/COUT                 td                    0.415      35.402 r       yibiao_1/N496_sub16.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.402         yibiao_1/N496_sub16.co [3]
                                   td                    0.046      35.448 r       yibiao_1/N496_sub16.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.448         yibiao_1/N496_sub16.co [5]
 CLMA_166_216/COUT                 td                    0.046      35.494 r       yibiao_1/N496_sub16.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.494         yibiao_1/N496_sub16.co [7]
                                   td                    0.046      35.540 r       yibiao_1/N496_sub16.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.540         yibiao_1/N496_sub16.co [9]
 CLMA_166_220/COUT                 td                    0.046      35.586 r       yibiao_1/N496_sub16.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.586         yibiao_1/N496_sub16.co [11]
                                   td                    0.046      35.632 r       yibiao_1/N496_sub16.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.632         yibiao_1/N496_sub16.co [13]
 CLMA_166_224/COUT                 td                    0.046      35.678 r       yibiao_1/N496_sub16.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.678         yibiao_1/N496_sub16.co [15]
                                   td                    0.046      35.724 r       yibiao_1/N496_sub16.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.724         yibiao_1/N496_sub16.co [17]
 CLMA_166_228/COUT                 td                    0.046      35.770 r       yibiao_1/N496_sub16.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.770         yibiao_1/N496_sub16.co [19]
                                   td                    0.046      35.816 r       yibiao_1/N496_sub16.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.816         yibiao_1/N496_sub16.co [21]
 CLMA_166_232/COUT                 td                    0.046      35.862 r       yibiao_1/N496_sub16.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.862         yibiao_1/N496_sub16.co [23]
                                   td                    0.046      35.908 r       yibiao_1/N496_sub16.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.908         yibiao_1/N496_sub16.co [25]
 CLMA_166_236/Y2                   td                    0.211      36.119 f       yibiao_1/N496_sub16.faddsub_26/gateop_perm/Y
                                   net (fanout=27)       0.796      36.915         yibiao_1/_N1257  
                                   td                    0.385      37.300 f       yibiao_1/N496_sub15.faddsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.300         yibiao_1/N496_sub15.co [1]
 CLMA_158_212/COUT                 td                    0.046      37.346 r       yibiao_1/N496_sub15.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.346         yibiao_1/N496_sub15.co [3]
                                   td                    0.046      37.392 r       yibiao_1/N496_sub15.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.392         yibiao_1/N496_sub15.co [5]
 CLMA_158_216/COUT                 td                    0.046      37.438 r       yibiao_1/N496_sub15.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.438         yibiao_1/N496_sub15.co [7]
                                   td                    0.046      37.484 r       yibiao_1/N496_sub15.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.484         yibiao_1/N496_sub15.co [9]
 CLMA_158_220/COUT                 td                    0.046      37.530 r       yibiao_1/N496_sub15.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.530         yibiao_1/N496_sub15.co [11]
                                   td                    0.046      37.576 r       yibiao_1/N496_sub15.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.576         yibiao_1/N496_sub15.co [13]
 CLMA_158_224/COUT                 td                    0.046      37.622 r       yibiao_1/N496_sub15.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.622         yibiao_1/N496_sub15.co [15]
                                   td                    0.046      37.668 r       yibiao_1/N496_sub15.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.668         yibiao_1/N496_sub15.co [17]
 CLMA_158_228/COUT                 td                    0.046      37.714 r       yibiao_1/N496_sub15.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.714         yibiao_1/N496_sub15.co [19]
                                   td                    0.046      37.760 r       yibiao_1/N496_sub15.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.760         yibiao_1/N496_sub15.co [21]
 CLMA_158_232/COUT                 td                    0.046      37.806 r       yibiao_1/N496_sub15.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.806         yibiao_1/N496_sub15.co [23]
                                   td                    0.046      37.852 r       yibiao_1/N496_sub15.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.852         yibiao_1/N496_sub15.co [25]
 CLMA_158_236/Y2                   td                    0.211      38.063 f       yibiao_1/N496_sub15.faddsub_26/gateop_perm/Y
                                   net (fanout=30)       0.670      38.733         yibiao_1/_N1283  
                                   td                    0.385      39.118 f       yibiao_1/N496_sub14.faddsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      39.118         yibiao_1/N496_sub14.co [1]
 CLMA_170_212/COUT                 td                    0.046      39.164 r       yibiao_1/N496_sub14.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      39.164         yibiao_1/N496_sub14.co [3]
                                   td                    0.046      39.210 r       yibiao_1/N496_sub14.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      39.210         yibiao_1/N496_sub14.co [5]
 CLMA_170_216/COUT                 td                    0.046      39.256 r       yibiao_1/N496_sub14.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      39.256         yibiao_1/N496_sub14.co [7]
                                   td                    0.046      39.302 r       yibiao_1/N496_sub14.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      39.302         yibiao_1/N496_sub14.co [9]
 CLMA_170_220/COUT                 td                    0.046      39.348 r       yibiao_1/N496_sub14.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      39.348         yibiao_1/N496_sub14.co [11]
                                   td                    0.046      39.394 r       yibiao_1/N496_sub14.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      39.394         yibiao_1/N496_sub14.co [13]
 CLMA_170_224/COUT                 td                    0.046      39.440 r       yibiao_1/N496_sub14.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      39.440         yibiao_1/N496_sub14.co [15]
                                   td                    0.046      39.486 r       yibiao_1/N496_sub14.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      39.486         yibiao_1/N496_sub14.co [17]
 CLMA_170_228/COUT                 td                    0.046      39.532 r       yibiao_1/N496_sub14.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      39.532         yibiao_1/N496_sub14.co [19]
                                   td                    0.046      39.578 r       yibiao_1/N496_sub14.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      39.578         yibiao_1/N496_sub14.co [21]
 CLMA_170_232/COUT                 td                    0.046      39.624 r       yibiao_1/N496_sub14.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      39.624         yibiao_1/N496_sub14.co [23]
                                   td                    0.046      39.670 r       yibiao_1/N496_sub14.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      39.670         yibiao_1/N496_sub14.co [25]
 CLMA_170_236/Y2                   td                    0.218      39.888 r       yibiao_1/N496_sub14.faddsub_26/gateop_perm/Y
                                   net (fanout=30)       0.672      40.560         yibiao_1/_N1309  
                                   td                    0.385      40.945 f       yibiao_1/N496_sub13.faddsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      40.945         yibiao_1/N496_sub13.co [1]
 CLMS_162_213/COUT                 td                    0.046      40.991 r       yibiao_1/N496_sub13.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      40.991         yibiao_1/N496_sub13.co [3]
                                   td                    0.046      41.037 r       yibiao_1/N496_sub13.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      41.037         yibiao_1/N496_sub13.co [5]
 CLMS_162_217/COUT                 td                    0.046      41.083 r       yibiao_1/N496_sub13.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      41.083         yibiao_1/N496_sub13.co [7]
                                   td                    0.046      41.129 r       yibiao_1/N496_sub13.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      41.129         yibiao_1/N496_sub13.co [9]
 CLMS_162_221/COUT                 td                    0.046      41.175 r       yibiao_1/N496_sub13.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      41.175         yibiao_1/N496_sub13.co [11]
                                   td                    0.046      41.221 r       yibiao_1/N496_sub13.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      41.221         yibiao_1/N496_sub13.co [13]
 CLMS_162_225/COUT                 td                    0.046      41.267 r       yibiao_1/N496_sub13.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      41.267         yibiao_1/N496_sub13.co [15]
                                   td                    0.046      41.313 r       yibiao_1/N496_sub13.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      41.313         yibiao_1/N496_sub13.co [17]
 CLMS_162_229/COUT                 td                    0.046      41.359 r       yibiao_1/N496_sub13.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      41.359         yibiao_1/N496_sub13.co [19]
                                   td                    0.046      41.405 r       yibiao_1/N496_sub13.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      41.405         yibiao_1/N496_sub13.co [21]
 CLMS_162_233/COUT                 td                    0.046      41.451 r       yibiao_1/N496_sub13.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      41.451         yibiao_1/N496_sub13.co [23]
                                   td                    0.046      41.497 r       yibiao_1/N496_sub13.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      41.497         yibiao_1/N496_sub13.co [25]
 CLMS_162_237/Y2                   td                    0.211      41.708 f       yibiao_1/N496_sub13.faddsub_26/gateop_perm/Y
                                   net (fanout=30)       0.700      42.408         yibiao_1/_N1335  
 CLMA_150_212/COUT                 td                    0.415      42.823 r       yibiao_1/N496_sub12.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      42.823         yibiao_1/N496_sub12.co [3]
                                   td                    0.046      42.869 r       yibiao_1/N496_sub12.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      42.869         yibiao_1/N496_sub12.co [5]
 CLMA_150_216/COUT                 td                    0.046      42.915 r       yibiao_1/N496_sub12.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      42.915         yibiao_1/N496_sub12.co [7]
                                   td                    0.046      42.961 r       yibiao_1/N496_sub12.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      42.961         yibiao_1/N496_sub12.co [9]
 CLMA_150_220/COUT                 td                    0.046      43.007 r       yibiao_1/N496_sub12.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      43.007         yibiao_1/N496_sub12.co [11]
                                   td                    0.046      43.053 r       yibiao_1/N496_sub12.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      43.053         yibiao_1/N496_sub12.co [13]
 CLMA_150_224/COUT                 td                    0.046      43.099 r       yibiao_1/N496_sub12.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      43.099         yibiao_1/N496_sub12.co [15]
                                   td                    0.046      43.145 r       yibiao_1/N496_sub12.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      43.145         yibiao_1/N496_sub12.co [17]
 CLMA_150_228/COUT                 td                    0.046      43.191 r       yibiao_1/N496_sub12.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      43.191         yibiao_1/N496_sub12.co [19]
                                   td                    0.046      43.237 r       yibiao_1/N496_sub12.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      43.237         yibiao_1/N496_sub12.co [21]
 CLMA_150_232/COUT                 td                    0.046      43.283 r       yibiao_1/N496_sub12.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      43.283         yibiao_1/N496_sub12.co [23]
                                   td                    0.046      43.329 r       yibiao_1/N496_sub12.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      43.329         yibiao_1/N496_sub12.co [25]
 CLMA_150_236/Y2                   td                    0.211      43.540 f       yibiao_1/N496_sub12.faddsub_26/gateop_perm/Y
                                   net (fanout=30)       0.864      44.404         yibiao_1/_N1361  
 CLMA_182_212/COUT                 td                    0.412      44.816 r       yibiao_1/N496_sub11.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      44.816         yibiao_1/N496_sub11.co [3]
                                   td                    0.046      44.862 r       yibiao_1/N496_sub11.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      44.862         yibiao_1/N496_sub11.co [5]
 CLMA_182_216/COUT                 td                    0.046      44.908 r       yibiao_1/N496_sub11.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      44.908         yibiao_1/N496_sub11.co [7]
                                   td                    0.046      44.954 r       yibiao_1/N496_sub11.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      44.954         yibiao_1/N496_sub11.co [9]
 CLMA_182_220/COUT                 td                    0.046      45.000 r       yibiao_1/N496_sub11.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      45.000         yibiao_1/N496_sub11.co [11]
                                   td                    0.046      45.046 r       yibiao_1/N496_sub11.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      45.046         yibiao_1/N496_sub11.co [13]
 CLMA_182_224/COUT                 td                    0.046      45.092 r       yibiao_1/N496_sub11.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      45.092         yibiao_1/N496_sub11.co [15]
                                   td                    0.046      45.138 r       yibiao_1/N496_sub11.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      45.138         yibiao_1/N496_sub11.co [17]
 CLMA_182_228/COUT                 td                    0.046      45.184 r       yibiao_1/N496_sub11.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      45.184         yibiao_1/N496_sub11.co [19]
                                   td                    0.046      45.230 r       yibiao_1/N496_sub11.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      45.230         yibiao_1/N496_sub11.co [21]
 CLMA_182_232/COUT                 td                    0.046      45.276 r       yibiao_1/N496_sub11.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      45.276         yibiao_1/N496_sub11.co [23]
                                   td                    0.046      45.322 r       yibiao_1/N496_sub11.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      45.322         yibiao_1/N496_sub11.co [25]
 CLMA_182_236/Y2                   td                    0.211      45.533 f       yibiao_1/N496_sub11.faddsub_26/gateop_perm/Y
                                   net (fanout=30)       0.636      46.169         yibiao_1/_N1387  
 CLMA_182_213/COUT                 td                    0.415      46.584 r       yibiao_1/N496_sub10.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.584         yibiao_1/N496_sub10.co [3]
                                   td                    0.046      46.630 r       yibiao_1/N496_sub10.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.630         yibiao_1/N496_sub10.co [5]
 CLMA_182_217/COUT                 td                    0.046      46.676 r       yibiao_1/N496_sub10.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.676         yibiao_1/N496_sub10.co [7]
                                   td                    0.046      46.722 r       yibiao_1/N496_sub10.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.722         yibiao_1/N496_sub10.co [9]
 CLMA_182_221/COUT                 td                    0.046      46.768 r       yibiao_1/N496_sub10.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.768         yibiao_1/N496_sub10.co [11]
                                   td                    0.046      46.814 r       yibiao_1/N496_sub10.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.814         yibiao_1/N496_sub10.co [13]
 CLMA_182_225/COUT                 td                    0.046      46.860 r       yibiao_1/N496_sub10.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.860         yibiao_1/N496_sub10.co [15]
                                   td                    0.046      46.906 r       yibiao_1/N496_sub10.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.906         yibiao_1/N496_sub10.co [17]
 CLMA_182_229/COUT                 td                    0.046      46.952 r       yibiao_1/N496_sub10.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.952         yibiao_1/N496_sub10.co [19]
                                   td                    0.046      46.998 r       yibiao_1/N496_sub10.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.998         yibiao_1/N496_sub10.co [21]
 CLMA_182_233/COUT                 td                    0.046      47.044 r       yibiao_1/N496_sub10.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      47.044         yibiao_1/N496_sub10.co [23]
                                   td                    0.046      47.090 r       yibiao_1/N496_sub10.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      47.090         yibiao_1/N496_sub10.co [25]
 CLMA_182_237/Y2                   td                    0.211      47.301 f       yibiao_1/N496_sub10.faddsub_26/gateop/Y
                                   net (fanout=28)       0.659      47.960         yibiao_1/_N1413  
 CLMS_174_213/COUT                 td                    0.415      48.375 r       yibiao_1/N496_sub9.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      48.375         yibiao_1/N496_sub9.co [3]
                                   td                    0.046      48.421 r       yibiao_1/N496_sub9.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      48.421         yibiao_1/N496_sub9.co [5]
 CLMS_174_217/COUT                 td                    0.046      48.467 r       yibiao_1/N496_sub9.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      48.467         yibiao_1/N496_sub9.co [7]
                                   td                    0.046      48.513 r       yibiao_1/N496_sub9.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      48.513         yibiao_1/N496_sub9.co [9]
 CLMS_174_221/COUT                 td                    0.046      48.559 r       yibiao_1/N496_sub9.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      48.559         yibiao_1/N496_sub9.co [11]
                                   td                    0.046      48.605 r       yibiao_1/N496_sub9.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      48.605         yibiao_1/N496_sub9.co [13]
 CLMS_174_225/COUT                 td                    0.046      48.651 r       yibiao_1/N496_sub9.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      48.651         yibiao_1/N496_sub9.co [15]
                                   td                    0.046      48.697 r       yibiao_1/N496_sub9.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      48.697         yibiao_1/N496_sub9.co [17]
 CLMS_174_229/COUT                 td                    0.046      48.743 r       yibiao_1/N496_sub9.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      48.743         yibiao_1/N496_sub9.co [19]
                                   td                    0.046      48.789 r       yibiao_1/N496_sub9.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      48.789         yibiao_1/N496_sub9.co [21]
 CLMS_174_233/COUT                 td                    0.046      48.835 r       yibiao_1/N496_sub9.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      48.835         yibiao_1/N496_sub9.co [23]
                                   td                    0.046      48.881 r       yibiao_1/N496_sub9.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      48.881         yibiao_1/N496_sub9.co [25]
 CLMS_174_237/Y2                   td                    0.211      49.092 f       yibiao_1/N496_sub9.faddsub_26/gateop_perm/Y
                                   net (fanout=30)       0.966      50.058         yibiao_1/_N1439  
                                   td                    0.385      50.443 f       yibiao_1/N496_sub8.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      50.443         yibiao_1/N496_sub8.co [5]
 CLMA_166_184/COUT                 td                    0.046      50.489 r       yibiao_1/N496_sub8.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      50.489         yibiao_1/N496_sub8.co [7]
                                   td                    0.046      50.535 r       yibiao_1/N496_sub8.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      50.535         yibiao_1/N496_sub8.co [9]
 CLMA_166_192/COUT                 td                    0.046      50.581 r       yibiao_1/N496_sub8.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      50.581         yibiao_1/N496_sub8.co [11]
                                   td                    0.046      50.627 r       yibiao_1/N496_sub8.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      50.627         yibiao_1/N496_sub8.co [13]
 CLMA_166_196/COUT                 td                    0.046      50.673 r       yibiao_1/N496_sub8.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      50.673         yibiao_1/N496_sub8.co [15]
                                   td                    0.046      50.719 r       yibiao_1/N496_sub8.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      50.719         yibiao_1/N496_sub8.co [17]
 CLMA_166_200/COUT                 td                    0.046      50.765 r       yibiao_1/N496_sub8.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      50.765         yibiao_1/N496_sub8.co [19]
                                   td                    0.046      50.811 r       yibiao_1/N496_sub8.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      50.811         yibiao_1/N496_sub8.co [21]
 CLMA_166_204/COUT                 td                    0.046      50.857 r       yibiao_1/N496_sub8.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      50.857         yibiao_1/N496_sub8.co [23]
                                   td                    0.046      50.903 r       yibiao_1/N496_sub8.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      50.903         yibiao_1/N496_sub8.co [25]
 CLMA_166_208/Y2                   td                    0.211      51.114 f       yibiao_1/N496_sub8.faddsub_26/gateop_perm/Y
                                   net (fanout=30)       0.422      51.536         yibiao_1/_N1465  
                                   td                    0.385      51.921 f       yibiao_1/N496_sub7.faddsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      51.921         yibiao_1/N496_sub7.co [1]
 CLMS_158_213/COUT                 td                    0.046      51.967 r       yibiao_1/N496_sub7.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      51.967         yibiao_1/N496_sub7.co [3]
                                   td                    0.046      52.013 r       yibiao_1/N496_sub7.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.013         yibiao_1/N496_sub7.co [5]
 CLMS_158_217/COUT                 td                    0.046      52.059 r       yibiao_1/N496_sub7.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.059         yibiao_1/N496_sub7.co [7]
                                   td                    0.046      52.105 r       yibiao_1/N496_sub7.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.105         yibiao_1/N496_sub7.co [9]
 CLMS_158_221/COUT                 td                    0.046      52.151 r       yibiao_1/N496_sub7.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.151         yibiao_1/N496_sub7.co [11]
                                   td                    0.046      52.197 r       yibiao_1/N496_sub7.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.197         yibiao_1/N496_sub7.co [13]
 CLMS_158_225/COUT                 td                    0.046      52.243 r       yibiao_1/N496_sub7.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.243         yibiao_1/N496_sub7.co [15]
                                   td                    0.046      52.289 r       yibiao_1/N496_sub7.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.289         yibiao_1/N496_sub7.co [17]
 CLMS_158_229/COUT                 td                    0.046      52.335 r       yibiao_1/N496_sub7.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.335         yibiao_1/N496_sub7.co [19]
                                   td                    0.046      52.381 r       yibiao_1/N496_sub7.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.381         yibiao_1/N496_sub7.co [21]
 CLMS_158_233/COUT                 td                    0.046      52.427 r       yibiao_1/N496_sub7.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.427         yibiao_1/N496_sub7.co [23]
                                   td                    0.046      52.473 r       yibiao_1/N496_sub7.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.473         yibiao_1/N496_sub7.co [25]
 CLMS_158_237/Y2                   td                    0.211      52.684 f       yibiao_1/N496_sub7.faddsub_26/gateop_perm/Y
                                   net (fanout=30)       1.084      53.768         yibiao_1/_N1491  
 CLMA_198_212/COUT                 td                    0.415      54.183 r       yibiao_1/N496_sub6.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      54.183         yibiao_1/N496_sub6.co [7]
                                   td                    0.046      54.229 r       yibiao_1/N496_sub6.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      54.229         yibiao_1/N496_sub6.co [9]
 CLMA_198_216/COUT                 td                    0.046      54.275 r       yibiao_1/N496_sub6.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      54.275         yibiao_1/N496_sub6.co [11]
                                   td                    0.046      54.321 r       yibiao_1/N496_sub6.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      54.321         yibiao_1/N496_sub6.co [13]
 CLMA_198_220/COUT                 td                    0.046      54.367 r       yibiao_1/N496_sub6.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      54.367         yibiao_1/N496_sub6.co [15]
                                   td                    0.046      54.413 r       yibiao_1/N496_sub6.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      54.413         yibiao_1/N496_sub6.co [17]
 CLMA_198_224/COUT                 td                    0.046      54.459 r       yibiao_1/N496_sub6.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      54.459         yibiao_1/N496_sub6.co [19]
                                   td                    0.046      54.505 r       yibiao_1/N496_sub6.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      54.505         yibiao_1/N496_sub6.co [21]
 CLMA_198_228/COUT                 td                    0.046      54.551 r       yibiao_1/N496_sub6.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      54.551         yibiao_1/N496_sub6.co [23]
                                   td                    0.046      54.597 r       yibiao_1/N496_sub6.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      54.597         yibiao_1/N496_sub6.co [25]
 CLMA_198_232/Y2                   td                    0.218      54.815 r       yibiao_1/N496_sub6.faddsub_26/gateop_perm/Y
                                   net (fanout=30)       0.581      55.396         yibiao_1/_N1517  
 CLMA_202_220/COUT                 td                    0.412      55.808 r       yibiao_1/N496_sub5.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      55.808         yibiao_1/N496_sub5.co [7]
                                   td                    0.046      55.854 r       yibiao_1/N496_sub5.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      55.854         yibiao_1/N496_sub5.co [9]
 CLMA_202_224/COUT                 td                    0.046      55.900 r       yibiao_1/N496_sub5.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      55.900         yibiao_1/N496_sub5.co [11]
                                   td                    0.046      55.946 r       yibiao_1/N496_sub5.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      55.946         yibiao_1/N496_sub5.co [13]
 CLMA_202_228/COUT                 td                    0.046      55.992 r       yibiao_1/N496_sub5.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      55.992         yibiao_1/N496_sub5.co [15]
                                   td                    0.046      56.038 r       yibiao_1/N496_sub5.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      56.038         yibiao_1/N496_sub5.co [17]
 CLMA_202_232/COUT                 td                    0.046      56.084 r       yibiao_1/N496_sub5.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      56.084         yibiao_1/N496_sub5.co [19]
                                   td                    0.046      56.130 r       yibiao_1/N496_sub5.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      56.130         yibiao_1/N496_sub5.co [21]
 CLMA_202_236/COUT                 td                    0.046      56.176 r       yibiao_1/N496_sub5.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      56.176         yibiao_1/N496_sub5.co [23]
                                   td                    0.046      56.222 r       yibiao_1/N496_sub5.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      56.222         yibiao_1/N496_sub5.co [25]
 CLMA_202_240/Y2                   td                    0.211      56.433 f       yibiao_1/N496_sub5.faddsub_26/gateop_perm/Y
                                   net (fanout=30)       0.834      57.267         yibiao_1/_N1543  
 CLMA_174_212/COUT                 td                    0.415      57.682 r       yibiao_1/N496_sub4.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      57.682         yibiao_1/N496_sub4.co [3]
                                   td                    0.046      57.728 r       yibiao_1/N496_sub4.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      57.728         yibiao_1/N496_sub4.co [5]
 CLMA_174_216/COUT                 td                    0.046      57.774 r       yibiao_1/N496_sub4.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      57.774         yibiao_1/N496_sub4.co [7]
                                   td                    0.046      57.820 r       yibiao_1/N496_sub4.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      57.820         yibiao_1/N496_sub4.co [9]
 CLMA_174_220/COUT                 td                    0.046      57.866 r       yibiao_1/N496_sub4.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      57.866         yibiao_1/N496_sub4.co [11]
                                   td                    0.046      57.912 r       yibiao_1/N496_sub4.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      57.912         yibiao_1/N496_sub4.co [13]
 CLMA_174_224/COUT                 td                    0.046      57.958 r       yibiao_1/N496_sub4.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      57.958         yibiao_1/N496_sub4.co [15]
                                   td                    0.046      58.004 r       yibiao_1/N496_sub4.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      58.004         yibiao_1/N496_sub4.co [17]
 CLMA_174_228/COUT                 td                    0.046      58.050 r       yibiao_1/N496_sub4.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      58.050         yibiao_1/N496_sub4.co [19]
                                   td                    0.046      58.096 r       yibiao_1/N496_sub4.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      58.096         yibiao_1/N496_sub4.co [21]
 CLMA_174_232/COUT                 td                    0.046      58.142 r       yibiao_1/N496_sub4.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      58.142         yibiao_1/N496_sub4.co [23]
                                   td                    0.046      58.188 r       yibiao_1/N496_sub4.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      58.188         yibiao_1/N496_sub4.co [25]
 CLMA_174_236/Y2                   td                    0.211      58.399 f       yibiao_1/N496_sub4.faddsub_26/gateop_perm/Y
                                   net (fanout=30)       0.792      59.191         yibiao_1/_N1569  
 CLMA_162_216/COUT                 td                    0.415      59.606 r       yibiao_1/N496_sub3.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      59.606         yibiao_1/N496_sub3.co [7]
                                   td                    0.046      59.652 r       yibiao_1/N496_sub3.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      59.652         yibiao_1/N496_sub3.co [9]
 CLMA_162_220/COUT                 td                    0.046      59.698 r       yibiao_1/N496_sub3.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      59.698         yibiao_1/N496_sub3.co [11]
                                   td                    0.046      59.744 r       yibiao_1/N496_sub3.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      59.744         yibiao_1/N496_sub3.co [13]
 CLMA_162_224/COUT                 td                    0.046      59.790 r       yibiao_1/N496_sub3.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      59.790         yibiao_1/N496_sub3.co [15]
                                   td                    0.046      59.836 r       yibiao_1/N496_sub3.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      59.836         yibiao_1/N496_sub3.co [17]
 CLMA_162_228/COUT                 td                    0.046      59.882 r       yibiao_1/N496_sub3.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      59.882         yibiao_1/N496_sub3.co [19]
                                   td                    0.046      59.928 r       yibiao_1/N496_sub3.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      59.928         yibiao_1/N496_sub3.co [21]
 CLMA_162_232/COUT                 td                    0.046      59.974 r       yibiao_1/N496_sub3.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      59.974         yibiao_1/N496_sub3.co [23]
                                   td                    0.046      60.020 r       yibiao_1/N496_sub3.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      60.020         yibiao_1/N496_sub3.co [25]
 CLMA_162_236/Y2                   td                    0.211      60.231 f       yibiao_1/N496_sub3.faddsub_26/gateop_perm/Y
                                   net (fanout=28)       1.054      61.285         yibiao_1/_N1595  
 CLMA_174_180/COUT                 td                    0.415      61.700 r       yibiao_1/N496_sub2.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      61.700         yibiao_1/N496_sub2.co [4]
                                   td                    0.046      61.746 r       yibiao_1/N496_sub2.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      61.746         yibiao_1/N496_sub2.co [6]
 CLMA_174_184/COUT                 td                    0.046      61.792 r       yibiao_1/N496_sub2.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      61.792         yibiao_1/N496_sub2.co [8]
                                   td                    0.046      61.838 r       yibiao_1/N496_sub2.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      61.838         yibiao_1/N496_sub2.co [10]
 CLMA_174_192/COUT                 td                    0.046      61.884 r       yibiao_1/N496_sub2.faddsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000      61.884         yibiao_1/N496_sub2.co [12]
                                   td                    0.046      61.930 r       yibiao_1/N496_sub2.faddsub_13/gateop_A2/Cout
                                   net (fanout=1)        0.000      61.930         yibiao_1/N496_sub2.co [14]
 CLMA_174_196/COUT                 td                    0.046      61.976 r       yibiao_1/N496_sub2.faddsub_15/gateop_A2/Cout
                                   net (fanout=1)        0.000      61.976         yibiao_1/N496_sub2.co [16]
                                   td                    0.046      62.022 r       yibiao_1/N496_sub2.faddsub_17/gateop_A2/Cout
                                   net (fanout=1)        0.000      62.022         yibiao_1/N496_sub2.co [18]
 CLMA_174_200/COUT                 td                    0.046      62.068 r       yibiao_1/N496_sub2.faddsub_19/gateop_A2/Cout
                                   net (fanout=1)        0.000      62.068         yibiao_1/N496_sub2.co [20]
                                   td                    0.046      62.114 r       yibiao_1/N496_sub2.faddsub_21/gateop_A2/Cout
                                   net (fanout=1)        0.000      62.114         yibiao_1/N496_sub2.co [22]
 CLMA_174_204/COUT                 td                    0.046      62.160 r       yibiao_1/N496_sub2.faddsub_23/gateop_A2/Cout
                                   net (fanout=1)        0.000      62.160         yibiao_1/N496_sub2.co [24]
 CLMA_174_208/Y1                   td                    0.382      62.542 f       yibiao_1/N496_sub2.faddsub_25/gateop_A2/Y1
                                   net (fanout=27)       0.506      63.048         yibiao_1/_N1621  
 CLMA_186_196/COUT                 td                    0.415      63.463 r       yibiao_1/N496_sub1.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      63.463         yibiao_1/N496_sub1.co [4]
                                   td                    0.046      63.509 r       yibiao_1/N496_sub1.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      63.509         yibiao_1/N496_sub1.co [6]
 CLMA_186_200/COUT                 td                    0.046      63.555 r       yibiao_1/N496_sub1.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      63.555         yibiao_1/N496_sub1.co [8]
                                   td                    0.046      63.601 r       yibiao_1/N496_sub1.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      63.601         yibiao_1/N496_sub1.co [10]
 CLMA_186_204/COUT                 td                    0.046      63.647 r       yibiao_1/N496_sub1.faddsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000      63.647         yibiao_1/N496_sub1.co [12]
                                   td                    0.046      63.693 r       yibiao_1/N496_sub1.faddsub_13/gateop_A2/Cout
                                   net (fanout=1)        0.000      63.693         yibiao_1/N496_sub1.co [14]
 CLMA_186_208/COUT                 td                    0.046      63.739 r       yibiao_1/N496_sub1.faddsub_15/gateop_A2/Cout
                                   net (fanout=1)        0.000      63.739         yibiao_1/N496_sub1.co [16]
                                   td                    0.046      63.785 r       yibiao_1/N496_sub1.faddsub_17/gateop_A2/Cout
                                   net (fanout=1)        0.000      63.785         yibiao_1/N496_sub1.co [18]
 CLMA_186_212/COUT                 td                    0.046      63.831 r       yibiao_1/N496_sub1.faddsub_19/gateop_A2/Cout
                                   net (fanout=1)        0.000      63.831         yibiao_1/N496_sub1.co [20]
                                   td                    0.046      63.877 r       yibiao_1/N496_sub1.faddsub_21/gateop_A2/Cout
                                   net (fanout=1)        0.000      63.877         yibiao_1/N496_sub1.co [22]
 CLMA_186_216/COUT                 td                    0.046      63.923 r       yibiao_1/N496_sub1.faddsub_23/gateop_A2/Cout
                                   net (fanout=1)        0.000      63.923         yibiao_1/N496_sub1.co [24]
 CLMA_186_220/Y1                   td                    0.382      64.305 f       yibiao_1/N496_sub1.faddsub_25/gateop_A2/Y1
                                   net (fanout=28)       0.438      64.743         yibiao_1/_N1647  
 CLMS_186_201/COUT                 td                    0.415      65.158 r       yibiao_1/N496_sub0.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      65.158         yibiao_1/N496_sub0.co [4]
                                   td                    0.046      65.204 r       yibiao_1/N496_sub0.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      65.204         yibiao_1/N496_sub0.co [6]
 CLMS_186_205/COUT                 td                    0.046      65.250 r       yibiao_1/N496_sub0.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      65.250         yibiao_1/N496_sub0.co [8]
                                   td                    0.046      65.296 r       yibiao_1/N496_sub0.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      65.296         yibiao_1/N496_sub0.co [10]
 CLMS_186_209/COUT                 td                    0.046      65.342 r       yibiao_1/N496_sub0.faddsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000      65.342         yibiao_1/N496_sub0.co [12]
                                   td                    0.046      65.388 r       yibiao_1/N496_sub0.faddsub_13/gateop_A2/Cout
                                   net (fanout=1)        0.000      65.388         yibiao_1/N496_sub0.co [14]
 CLMS_186_213/COUT                 td                    0.046      65.434 r       yibiao_1/N496_sub0.faddsub_15/gateop_A2/Cout
                                   net (fanout=1)        0.000      65.434         yibiao_1/N496_sub0.co [16]
                                   td                    0.046      65.480 r       yibiao_1/N496_sub0.faddsub_17/gateop_A2/Cout
                                   net (fanout=1)        0.000      65.480         yibiao_1/N496_sub0.co [18]
 CLMS_186_217/COUT                 td                    0.046      65.526 r       yibiao_1/N496_sub0.faddsub_19/gateop_A2/Cout
                                   net (fanout=1)        0.000      65.526         yibiao_1/N496_sub0.co [20]
                                   td                    0.046      65.572 r       yibiao_1/N496_sub0.faddsub_21/gateop_A2/Cout
                                   net (fanout=1)        0.000      65.572         yibiao_1/N496_sub0.co [22]
 CLMS_186_221/COUT                 td                    0.046      65.618 r       yibiao_1/N496_sub0.faddsub_23/gateop_A2/Cout
                                   net (fanout=1)        0.000      65.618         yibiao_1/N496_sub0.co [24]
 CLMS_186_225/Y1                   td                    0.382      66.000 f       yibiao_1/N496_sub0.faddsub_25/gateop_A2/Y1
                                   net (fanout=1)        0.411      66.411         yibiao_1/_N1673  
 CLMA_182_204/A4                                                           f       yibiao_1/duty_cycle_dec[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  66.411         Logic Levels: 214
                                                                                   Logic: 39.477ns(60.919%), Route: 25.325ns(39.081%)
----------------------------------------------------------------------------------------------------

 Clock pll_adda|u_pll_adda/u_pll_e3/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_75/CLK_OUT1                                     0.000    1000.000 r       u_pll_adda/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.631    1000.631         nt_ad_clk_2      
 USCM_84_108/CLK_USCM              td                    0.000    1000.631 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3080)     0.936    1001.567         ntclkbufg_0      
 CLMA_182_204/CLK                                                          r       yibiao_1/duty_cycle_dec[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.011    1001.578                          
 clock uncertainty                                      -0.150    1001.428                          

 Setup time                                             -0.082    1001.346                          

 Data required time                                               1001.346                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.346                          
 Data arrival time                                                  66.411                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       934.935                          
====================================================================================================

====================================================================================================

Startpoint  : yibiao_1/N492_m1/gopapm/CLK
Endpoint    : yibiao_1/duty_cycle_dec[2]/opit_0_inv_L5Q_perm/L2
Path Group  : pll_adda|u_pll_adda/u_pll_e3/CLKOUT1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.567
  Launch Clock Delay      :  1.609
  Clock Pessimism Removal :  0.011

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_adda|u_pll_adda/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_75/CLK_OUT1                                     0.000       0.000 r       u_pll_adda/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.642       0.642         nt_ad_clk_2      
 USCM_84_108/CLK_USCM              td                    0.000       0.642 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3080)     0.967       1.609         ntclkbufg_0      
 APM_106_204/CLK                                                           r       yibiao_1/N492_m1/gopapm/CLK

 APM_106_204/P[24]                 tco                   2.068       3.677 f       yibiao_1/N492_m1/gopapm/P[24]
                                   net (fanout=1)        0.427       4.104         yibiao_1/_N828   
 APM_106_216/P[10]                 td                    1.609       5.713 f       yibiao_1/N492_m2/gopapm/P[10]
                                   net (fanout=2)        0.803       6.516         yibiao_1/N968 [28]
                                   td                    0.263       6.779 f       yibiao_1/N496_sub31.faddsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.779         yibiao_1/N496_sub31.co [2]
 CLMA_158_240/COUT                 td                    0.046       6.825 r       yibiao_1/N496_sub31.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.825         yibiao_1/N496_sub31.co [4]
                                   td                    0.046       6.871 r       yibiao_1/N496_sub31.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.871         yibiao_1/N496_sub31.co [6]
 CLMA_158_244/COUT                 td                    0.046       6.917 r       yibiao_1/N496_sub31.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.917         yibiao_1/N496_sub31.co [8]
                                   td                    0.046       6.963 r       yibiao_1/N496_sub31.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.963         yibiao_1/N496_sub31.co [10]
 CLMA_158_248/COUT                 td                    0.046       7.009 r       yibiao_1/N496_sub31.faddsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.009         yibiao_1/N496_sub31.co [12]
                                   td                    0.046       7.055 r       yibiao_1/N496_sub31.faddsub_13/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.055         yibiao_1/N496_sub31.co [14]
 CLMA_158_252/COUT                 td                    0.046       7.101 r       yibiao_1/N496_sub31.faddsub_15/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.101         yibiao_1/N496_sub31.co [16]
                                   td                    0.046       7.147 r       yibiao_1/N496_sub31.faddsub_17/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.147         yibiao_1/N496_sub31.co [18]
 CLMA_158_256/COUT                 td                    0.046       7.193 r       yibiao_1/N496_sub31.faddsub_19/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.193         yibiao_1/N496_sub31.co [20]
                                   td                    0.046       7.239 r       yibiao_1/N496_sub31.faddsub_21/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.239         yibiao_1/N496_sub31.co [22]
 CLMA_158_260/COUT                 td                    0.046       7.285 r       yibiao_1/N496_sub31.faddsub_23/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.285         yibiao_1/N496_sub31.co [24]
 CLMA_158_264/Y1                   td                    0.382       7.667 f       yibiao_1/N496_sub31.faddsub_25/gateop_A2/Y1
                                   net (fanout=27)       0.711       8.378         yibiao_1/_N867   
                                   td                    0.385       8.763 f       yibiao_1/N496_sub30.faddsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.763         yibiao_1/N496_sub30.co [1]
 CLMA_154_213/COUT                 td                    0.046       8.809 r       yibiao_1/N496_sub30.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.809         yibiao_1/N496_sub30.co [3]
                                   td                    0.046       8.855 r       yibiao_1/N496_sub30.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.855         yibiao_1/N496_sub30.co [5]
 CLMA_154_217/COUT                 td                    0.046       8.901 r       yibiao_1/N496_sub30.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.901         yibiao_1/N496_sub30.co [7]
                                   td                    0.046       8.947 r       yibiao_1/N496_sub30.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.947         yibiao_1/N496_sub30.co [9]
 CLMA_154_221/COUT                 td                    0.046       8.993 r       yibiao_1/N496_sub30.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.993         yibiao_1/N496_sub30.co [11]
                                   td                    0.046       9.039 r       yibiao_1/N496_sub30.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.039         yibiao_1/N496_sub30.co [13]
 CLMA_154_225/COUT                 td                    0.046       9.085 r       yibiao_1/N496_sub30.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.085         yibiao_1/N496_sub30.co [15]
                                   td                    0.046       9.131 r       yibiao_1/N496_sub30.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.131         yibiao_1/N496_sub30.co [17]
 CLMA_154_229/COUT                 td                    0.046       9.177 r       yibiao_1/N496_sub30.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.177         yibiao_1/N496_sub30.co [19]
                                   td                    0.046       9.223 r       yibiao_1/N496_sub30.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.223         yibiao_1/N496_sub30.co [21]
 CLMA_154_233/COUT                 td                    0.046       9.269 r       yibiao_1/N496_sub30.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.269         yibiao_1/N496_sub30.co [23]
                                   td                    0.046       9.315 r       yibiao_1/N496_sub30.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.315         yibiao_1/N496_sub30.co [25]
 CLMA_154_237/Y2                   td                    0.211       9.526 f       yibiao_1/N496_sub30.faddsub_26/gateop/Y
                                   net (fanout=27)       0.931      10.457         yibiao_1/_N893   
 CLMS_118_225/COUT                 td                    0.415      10.872 r       yibiao_1/N496_sub29.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.872         yibiao_1/N496_sub29.co [15]
                                   td                    0.046      10.918 r       yibiao_1/N496_sub29.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.918         yibiao_1/N496_sub29.co [17]
 CLMS_118_229/COUT                 td                    0.046      10.964 r       yibiao_1/N496_sub29.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.964         yibiao_1/N496_sub29.co [19]
                                   td                    0.046      11.010 r       yibiao_1/N496_sub29.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.010         yibiao_1/N496_sub29.co [21]
 CLMS_118_233/COUT                 td                    0.046      11.056 r       yibiao_1/N496_sub29.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.056         yibiao_1/N496_sub29.co [23]
                                   td                    0.046      11.102 r       yibiao_1/N496_sub29.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.102         yibiao_1/N496_sub29.co [25]
 CLMS_118_237/Y2                   td                    0.211      11.313 f       yibiao_1/N496_sub29.faddsub_26/gateop_perm/Y
                                   net (fanout=27)       0.627      11.940         yibiao_1/_N919   
                                   td                    0.385      12.325 f       yibiao_1/N496_sub28.faddsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.325         yibiao_1/N496_sub28.co [1]
 CLMS_150_241/COUT                 td                    0.046      12.371 r       yibiao_1/N496_sub28.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.371         yibiao_1/N496_sub28.co [3]
                                   td                    0.046      12.417 r       yibiao_1/N496_sub28.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.417         yibiao_1/N496_sub28.co [5]
 CLMS_150_245/COUT                 td                    0.046      12.463 r       yibiao_1/N496_sub28.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.463         yibiao_1/N496_sub28.co [7]
                                   td                    0.046      12.509 r       yibiao_1/N496_sub28.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.509         yibiao_1/N496_sub28.co [9]
 CLMS_150_249/COUT                 td                    0.046      12.555 r       yibiao_1/N496_sub28.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.555         yibiao_1/N496_sub28.co [11]
                                   td                    0.046      12.601 r       yibiao_1/N496_sub28.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.601         yibiao_1/N496_sub28.co [13]
 CLMS_150_253/COUT                 td                    0.046      12.647 r       yibiao_1/N496_sub28.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.647         yibiao_1/N496_sub28.co [15]
                                   td                    0.046      12.693 r       yibiao_1/N496_sub28.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.693         yibiao_1/N496_sub28.co [17]
 CLMS_150_257/COUT                 td                    0.046      12.739 r       yibiao_1/N496_sub28.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.739         yibiao_1/N496_sub28.co [19]
                                   td                    0.046      12.785 r       yibiao_1/N496_sub28.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.785         yibiao_1/N496_sub28.co [21]
 CLMS_150_261/COUT                 td                    0.046      12.831 r       yibiao_1/N496_sub28.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.831         yibiao_1/N496_sub28.co [23]
                                   td                    0.046      12.877 r       yibiao_1/N496_sub28.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.877         yibiao_1/N496_sub28.co [25]
 CLMS_150_265/Y2                   td                    0.211      13.088 f       yibiao_1/N496_sub28.faddsub_26/gateop_perm/Y
                                   net (fanout=27)       1.198      14.286         yibiao_1/_N945   
                                   td                    0.385      14.671 f       yibiao_1/N496_sub27.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.671         yibiao_1/N496_sub27.co [5]
 CLMA_154_192/COUT                 td                    0.046      14.717 r       yibiao_1/N496_sub27.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.717         yibiao_1/N496_sub27.co [7]
                                   td                    0.046      14.763 r       yibiao_1/N496_sub27.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.763         yibiao_1/N496_sub27.co [9]
 CLMA_154_196/COUT                 td                    0.046      14.809 r       yibiao_1/N496_sub27.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.809         yibiao_1/N496_sub27.co [11]
                                   td                    0.046      14.855 r       yibiao_1/N496_sub27.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.855         yibiao_1/N496_sub27.co [13]
 CLMA_154_200/COUT                 td                    0.046      14.901 r       yibiao_1/N496_sub27.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.901         yibiao_1/N496_sub27.co [15]
                                   td                    0.046      14.947 r       yibiao_1/N496_sub27.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.947         yibiao_1/N496_sub27.co [17]
 CLMA_154_204/COUT                 td                    0.046      14.993 r       yibiao_1/N496_sub27.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.993         yibiao_1/N496_sub27.co [19]
                                   td                    0.046      15.039 r       yibiao_1/N496_sub27.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.039         yibiao_1/N496_sub27.co [21]
 CLMA_154_208/COUT                 td                    0.046      15.085 r       yibiao_1/N496_sub27.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.085         yibiao_1/N496_sub27.co [23]
                                   td                    0.046      15.131 r       yibiao_1/N496_sub27.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.131         yibiao_1/N496_sub27.co [25]
 CLMA_154_212/Y2                   td                    0.211      15.342 f       yibiao_1/N496_sub27.faddsub_26/gateop_perm/Y
                                   net (fanout=27)       0.645      15.987         yibiao_1/_N971   
 CLMA_154_220/COUT                 td                    0.415      16.402 r       yibiao_1/N496_sub26.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.402         yibiao_1/N496_sub26.co [7]
                                   td                    0.046      16.448 r       yibiao_1/N496_sub26.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.448         yibiao_1/N496_sub26.co [9]
 CLMA_154_224/COUT                 td                    0.046      16.494 r       yibiao_1/N496_sub26.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.494         yibiao_1/N496_sub26.co [11]
                                   td                    0.046      16.540 r       yibiao_1/N496_sub26.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.540         yibiao_1/N496_sub26.co [13]
 CLMA_154_228/COUT                 td                    0.046      16.586 r       yibiao_1/N496_sub26.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.586         yibiao_1/N496_sub26.co [15]
                                   td                    0.046      16.632 r       yibiao_1/N496_sub26.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.632         yibiao_1/N496_sub26.co [17]
 CLMA_154_232/COUT                 td                    0.046      16.678 r       yibiao_1/N496_sub26.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.678         yibiao_1/N496_sub26.co [19]
                                   td                    0.046      16.724 r       yibiao_1/N496_sub26.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.724         yibiao_1/N496_sub26.co [21]
 CLMA_154_236/COUT                 td                    0.046      16.770 r       yibiao_1/N496_sub26.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.770         yibiao_1/N496_sub26.co [23]
                                   td                    0.046      16.816 r       yibiao_1/N496_sub26.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.816         yibiao_1/N496_sub26.co [25]
 CLMA_154_240/Y2                   td                    0.211      17.027 f       yibiao_1/N496_sub26.faddsub_26/gateop_perm/Y
                                   net (fanout=27)       0.400      17.427         yibiao_1/_N997   
 CLMA_162_240/COUT                 td                    0.415      17.842 r       yibiao_1/N496_sub25.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.842         yibiao_1/N496_sub25.co [3]
                                   td                    0.046      17.888 r       yibiao_1/N496_sub25.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.888         yibiao_1/N496_sub25.co [5]
 CLMA_162_244/COUT                 td                    0.046      17.934 r       yibiao_1/N496_sub25.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.934         yibiao_1/N496_sub25.co [7]
                                   td                    0.046      17.980 r       yibiao_1/N496_sub25.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.980         yibiao_1/N496_sub25.co [9]
 CLMA_162_248/COUT                 td                    0.046      18.026 r       yibiao_1/N496_sub25.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.026         yibiao_1/N496_sub25.co [11]
                                   td                    0.046      18.072 r       yibiao_1/N496_sub25.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.072         yibiao_1/N496_sub25.co [13]
 CLMA_162_252/COUT                 td                    0.046      18.118 r       yibiao_1/N496_sub25.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.118         yibiao_1/N496_sub25.co [15]
                                   td                    0.046      18.164 r       yibiao_1/N496_sub25.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.164         yibiao_1/N496_sub25.co [17]
 CLMA_162_256/COUT                 td                    0.046      18.210 r       yibiao_1/N496_sub25.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.210         yibiao_1/N496_sub25.co [19]
                                   td                    0.046      18.256 r       yibiao_1/N496_sub25.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.256         yibiao_1/N496_sub25.co [21]
 CLMA_162_260/COUT                 td                    0.046      18.302 r       yibiao_1/N496_sub25.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.302         yibiao_1/N496_sub25.co [23]
                                   td                    0.046      18.348 r       yibiao_1/N496_sub25.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.348         yibiao_1/N496_sub25.co [25]
 CLMA_162_264/Y2                   td                    0.211      18.559 f       yibiao_1/N496_sub25.faddsub_26/gateop_perm/Y
                                   net (fanout=27)       0.644      19.203         yibiao_1/_N1023  
 CLMA_174_240/COUT                 td                    0.412      19.615 r       yibiao_1/N496_sub24.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.615         yibiao_1/N496_sub24.co [3]
                                   td                    0.046      19.661 r       yibiao_1/N496_sub24.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.661         yibiao_1/N496_sub24.co [5]
 CLMA_174_244/COUT                 td                    0.046      19.707 r       yibiao_1/N496_sub24.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.707         yibiao_1/N496_sub24.co [7]
                                   td                    0.046      19.753 r       yibiao_1/N496_sub24.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.753         yibiao_1/N496_sub24.co [9]
 CLMA_174_248/COUT                 td                    0.046      19.799 r       yibiao_1/N496_sub24.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.799         yibiao_1/N496_sub24.co [11]
                                   td                    0.046      19.845 r       yibiao_1/N496_sub24.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.845         yibiao_1/N496_sub24.co [13]
 CLMA_174_252/COUT                 td                    0.046      19.891 r       yibiao_1/N496_sub24.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.891         yibiao_1/N496_sub24.co [15]
                                   td                    0.046      19.937 r       yibiao_1/N496_sub24.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.937         yibiao_1/N496_sub24.co [17]
 CLMA_174_256/COUT                 td                    0.046      19.983 r       yibiao_1/N496_sub24.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.983         yibiao_1/N496_sub24.co [19]
                                   td                    0.046      20.029 r       yibiao_1/N496_sub24.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.029         yibiao_1/N496_sub24.co [21]
 CLMA_174_260/COUT                 td                    0.046      20.075 r       yibiao_1/N496_sub24.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.075         yibiao_1/N496_sub24.co [23]
                                   td                    0.046      20.121 r       yibiao_1/N496_sub24.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.121         yibiao_1/N496_sub24.co [25]
 CLMA_174_264/Y2                   td                    0.211      20.332 f       yibiao_1/N496_sub24.faddsub_26/gateop_perm/Y
                                   net (fanout=27)       0.813      21.145         yibiao_1/_N1049  
                                   td                    0.385      21.530 f       yibiao_1/N496_sub23.faddsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.530         yibiao_1/N496_sub23.co [1]
 CLMS_166_213/COUT                 td                    0.046      21.576 r       yibiao_1/N496_sub23.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.576         yibiao_1/N496_sub23.co [3]
                                   td                    0.046      21.622 r       yibiao_1/N496_sub23.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.622         yibiao_1/N496_sub23.co [5]
 CLMS_166_217/COUT                 td                    0.046      21.668 r       yibiao_1/N496_sub23.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.668         yibiao_1/N496_sub23.co [7]
                                   td                    0.046      21.714 r       yibiao_1/N496_sub23.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.714         yibiao_1/N496_sub23.co [9]
 CLMS_166_221/COUT                 td                    0.046      21.760 r       yibiao_1/N496_sub23.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.760         yibiao_1/N496_sub23.co [11]
                                   td                    0.046      21.806 r       yibiao_1/N496_sub23.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.806         yibiao_1/N496_sub23.co [13]
 CLMS_166_225/COUT                 td                    0.046      21.852 r       yibiao_1/N496_sub23.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.852         yibiao_1/N496_sub23.co [15]
                                   td                    0.046      21.898 r       yibiao_1/N496_sub23.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.898         yibiao_1/N496_sub23.co [17]
 CLMS_166_229/COUT                 td                    0.046      21.944 r       yibiao_1/N496_sub23.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.944         yibiao_1/N496_sub23.co [19]
                                   td                    0.046      21.990 r       yibiao_1/N496_sub23.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.990         yibiao_1/N496_sub23.co [21]
 CLMS_166_233/COUT                 td                    0.046      22.036 r       yibiao_1/N496_sub23.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.036         yibiao_1/N496_sub23.co [23]
                                   td                    0.046      22.082 r       yibiao_1/N496_sub23.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.082         yibiao_1/N496_sub23.co [25]
 CLMS_166_237/Y2                   td                    0.211      22.293 f       yibiao_1/N496_sub23.faddsub_26/gateop/Y
                                   net (fanout=27)       1.078      23.371         yibiao_1/_N1075  
                                   td                    0.385      23.756 f       yibiao_1/N496_sub22.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.756         yibiao_1/N496_sub22.co [5]
 CLMA_118_220/COUT                 td                    0.046      23.802 r       yibiao_1/N496_sub22.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.802         yibiao_1/N496_sub22.co [7]
                                   td                    0.046      23.848 r       yibiao_1/N496_sub22.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.848         yibiao_1/N496_sub22.co [9]
 CLMA_118_224/COUT                 td                    0.046      23.894 r       yibiao_1/N496_sub22.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.894         yibiao_1/N496_sub22.co [11]
                                   td                    0.046      23.940 r       yibiao_1/N496_sub22.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.940         yibiao_1/N496_sub22.co [13]
 CLMA_118_228/COUT                 td                    0.046      23.986 r       yibiao_1/N496_sub22.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.986         yibiao_1/N496_sub22.co [15]
                                   td                    0.046      24.032 r       yibiao_1/N496_sub22.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      24.032         yibiao_1/N496_sub22.co [17]
 CLMA_118_232/COUT                 td                    0.046      24.078 r       yibiao_1/N496_sub22.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      24.078         yibiao_1/N496_sub22.co [19]
                                   td                    0.046      24.124 r       yibiao_1/N496_sub22.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      24.124         yibiao_1/N496_sub22.co [21]
 CLMA_118_236/COUT                 td                    0.046      24.170 r       yibiao_1/N496_sub22.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      24.170         yibiao_1/N496_sub22.co [23]
                                   td                    0.046      24.216 r       yibiao_1/N496_sub22.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      24.216         yibiao_1/N496_sub22.co [25]
 CLMA_118_240/Y2                   td                    0.211      24.427 f       yibiao_1/N496_sub22.faddsub_26/gateop_perm/Y
                                   net (fanout=27)       0.674      25.101         yibiao_1/_N1101  
 CLMA_154_241/COUT                 td                    0.415      25.516 r       yibiao_1/N496_sub21.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.516         yibiao_1/N496_sub21.co [3]
                                   td                    0.046      25.562 r       yibiao_1/N496_sub21.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.562         yibiao_1/N496_sub21.co [5]
 CLMA_154_245/COUT                 td                    0.046      25.608 r       yibiao_1/N496_sub21.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.608         yibiao_1/N496_sub21.co [7]
                                   td                    0.046      25.654 r       yibiao_1/N496_sub21.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.654         yibiao_1/N496_sub21.co [9]
 CLMA_154_249/COUT                 td                    0.046      25.700 r       yibiao_1/N496_sub21.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.700         yibiao_1/N496_sub21.co [11]
                                   td                    0.046      25.746 r       yibiao_1/N496_sub21.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.746         yibiao_1/N496_sub21.co [13]
 CLMA_154_253/COUT                 td                    0.046      25.792 r       yibiao_1/N496_sub21.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.792         yibiao_1/N496_sub21.co [15]
                                   td                    0.046      25.838 r       yibiao_1/N496_sub21.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.838         yibiao_1/N496_sub21.co [17]
 CLMA_154_257/COUT                 td                    0.046      25.884 r       yibiao_1/N496_sub21.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.884         yibiao_1/N496_sub21.co [19]
                                   td                    0.046      25.930 r       yibiao_1/N496_sub21.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.930         yibiao_1/N496_sub21.co [21]
 CLMA_154_261/COUT                 td                    0.046      25.976 r       yibiao_1/N496_sub21.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.976         yibiao_1/N496_sub21.co [23]
                                   td                    0.046      26.022 r       yibiao_1/N496_sub21.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.022         yibiao_1/N496_sub21.co [25]
 CLMA_154_265/Y2                   td                    0.211      26.233 f       yibiao_1/N496_sub21.faddsub_26/gateop_perm/Y
                                   net (fanout=27)       0.697      26.930         yibiao_1/_N1127  
 CLMA_170_240/COUT                 td                    0.412      27.342 r       yibiao_1/N496_sub20.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.342         yibiao_1/N496_sub20.co [3]
                                   td                    0.046      27.388 r       yibiao_1/N496_sub20.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.388         yibiao_1/N496_sub20.co [5]
 CLMA_170_244/COUT                 td                    0.046      27.434 r       yibiao_1/N496_sub20.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.434         yibiao_1/N496_sub20.co [7]
                                   td                    0.046      27.480 r       yibiao_1/N496_sub20.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.480         yibiao_1/N496_sub20.co [9]
 CLMA_170_248/COUT                 td                    0.046      27.526 r       yibiao_1/N496_sub20.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.526         yibiao_1/N496_sub20.co [11]
                                   td                    0.046      27.572 r       yibiao_1/N496_sub20.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.572         yibiao_1/N496_sub20.co [13]
 CLMA_170_252/COUT                 td                    0.046      27.618 r       yibiao_1/N496_sub20.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.618         yibiao_1/N496_sub20.co [15]
                                   td                    0.046      27.664 r       yibiao_1/N496_sub20.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.664         yibiao_1/N496_sub20.co [17]
 CLMA_170_256/COUT                 td                    0.046      27.710 r       yibiao_1/N496_sub20.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.710         yibiao_1/N496_sub20.co [19]
                                   td                    0.046      27.756 r       yibiao_1/N496_sub20.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.756         yibiao_1/N496_sub20.co [21]
 CLMA_170_260/COUT                 td                    0.046      27.802 r       yibiao_1/N496_sub20.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.802         yibiao_1/N496_sub20.co [23]
                                   td                    0.046      27.848 r       yibiao_1/N496_sub20.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.848         yibiao_1/N496_sub20.co [25]
 CLMA_170_264/Y2                   td                    0.211      28.059 f       yibiao_1/N496_sub20.faddsub_26/gateop_perm/Y
                                   net (fanout=27)       1.160      29.219         yibiao_1/_N1153  
                                   td                    0.385      29.604 f       yibiao_1/N496_sub19.faddsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.604         yibiao_1/N496_sub19.co [1]
 CLMS_150_213/COUT                 td                    0.046      29.650 r       yibiao_1/N496_sub19.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.650         yibiao_1/N496_sub19.co [3]
                                   td                    0.046      29.696 r       yibiao_1/N496_sub19.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.696         yibiao_1/N496_sub19.co [5]
 CLMS_150_217/COUT                 td                    0.046      29.742 r       yibiao_1/N496_sub19.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.742         yibiao_1/N496_sub19.co [7]
                                   td                    0.046      29.788 r       yibiao_1/N496_sub19.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.788         yibiao_1/N496_sub19.co [9]
 CLMS_150_221/COUT                 td                    0.046      29.834 r       yibiao_1/N496_sub19.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.834         yibiao_1/N496_sub19.co [11]
                                   td                    0.046      29.880 r       yibiao_1/N496_sub19.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.880         yibiao_1/N496_sub19.co [13]
 CLMS_150_225/COUT                 td                    0.046      29.926 r       yibiao_1/N496_sub19.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.926         yibiao_1/N496_sub19.co [15]
                                   td                    0.046      29.972 r       yibiao_1/N496_sub19.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.972         yibiao_1/N496_sub19.co [17]
 CLMS_150_229/COUT                 td                    0.046      30.018 r       yibiao_1/N496_sub19.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.018         yibiao_1/N496_sub19.co [19]
                                   td                    0.046      30.064 r       yibiao_1/N496_sub19.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.064         yibiao_1/N496_sub19.co [21]
 CLMS_150_233/COUT                 td                    0.046      30.110 r       yibiao_1/N496_sub19.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.110         yibiao_1/N496_sub19.co [23]
                                   td                    0.046      30.156 r       yibiao_1/N496_sub19.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.156         yibiao_1/N496_sub19.co [25]
 CLMS_150_237/Y2                   td                    0.211      30.367 f       yibiao_1/N496_sub19.faddsub_26/gateop_perm/Y
                                   net (fanout=27)       0.974      31.341         yibiao_1/_N1179  
 CLMS_190_213/COUT                 td                    0.415      31.756 r       yibiao_1/N496_sub18.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.756         yibiao_1/N496_sub18.co [3]
                                   td                    0.046      31.802 r       yibiao_1/N496_sub18.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.802         yibiao_1/N496_sub18.co [5]
 CLMS_190_217/COUT                 td                    0.046      31.848 r       yibiao_1/N496_sub18.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.848         yibiao_1/N496_sub18.co [7]
                                   td                    0.046      31.894 r       yibiao_1/N496_sub18.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.894         yibiao_1/N496_sub18.co [9]
 CLMS_190_221/COUT                 td                    0.046      31.940 r       yibiao_1/N496_sub18.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.940         yibiao_1/N496_sub18.co [11]
                                   td                    0.046      31.986 r       yibiao_1/N496_sub18.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.986         yibiao_1/N496_sub18.co [13]
 CLMS_190_225/COUT                 td                    0.046      32.032 r       yibiao_1/N496_sub18.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      32.032         yibiao_1/N496_sub18.co [15]
                                   td                    0.046      32.078 r       yibiao_1/N496_sub18.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      32.078         yibiao_1/N496_sub18.co [17]
 CLMS_190_229/COUT                 td                    0.046      32.124 r       yibiao_1/N496_sub18.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      32.124         yibiao_1/N496_sub18.co [19]
                                   td                    0.046      32.170 r       yibiao_1/N496_sub18.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      32.170         yibiao_1/N496_sub18.co [21]
 CLMS_190_233/COUT                 td                    0.046      32.216 r       yibiao_1/N496_sub18.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      32.216         yibiao_1/N496_sub18.co [23]
                                   td                    0.046      32.262 r       yibiao_1/N496_sub18.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      32.262         yibiao_1/N496_sub18.co [25]
 CLMS_190_237/Y2                   td                    0.211      32.473 f       yibiao_1/N496_sub18.faddsub_26/gateop_perm/Y
                                   net (fanout=27)       0.645      33.118         yibiao_1/_N1205  
                                   td                    0.385      33.503 f       yibiao_1/N496_sub17.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.503         yibiao_1/N496_sub17.co [5]
 CLMS_162_245/COUT                 td                    0.046      33.549 r       yibiao_1/N496_sub17.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.549         yibiao_1/N496_sub17.co [7]
                                   td                    0.046      33.595 r       yibiao_1/N496_sub17.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.595         yibiao_1/N496_sub17.co [9]
 CLMS_162_249/COUT                 td                    0.046      33.641 r       yibiao_1/N496_sub17.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.641         yibiao_1/N496_sub17.co [11]
                                   td                    0.046      33.687 r       yibiao_1/N496_sub17.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.687         yibiao_1/N496_sub17.co [13]
 CLMS_162_253/COUT                 td                    0.046      33.733 r       yibiao_1/N496_sub17.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.733         yibiao_1/N496_sub17.co [15]
                                   td                    0.046      33.779 r       yibiao_1/N496_sub17.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.779         yibiao_1/N496_sub17.co [17]
 CLMS_162_257/COUT                 td                    0.046      33.825 r       yibiao_1/N496_sub17.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.825         yibiao_1/N496_sub17.co [19]
                                   td                    0.046      33.871 r       yibiao_1/N496_sub17.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.871         yibiao_1/N496_sub17.co [21]
 CLMS_162_261/COUT                 td                    0.046      33.917 r       yibiao_1/N496_sub17.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.917         yibiao_1/N496_sub17.co [23]
                                   td                    0.046      33.963 r       yibiao_1/N496_sub17.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.963         yibiao_1/N496_sub17.co [25]
 CLMS_162_265/Y2                   td                    0.211      34.174 f       yibiao_1/N496_sub17.faddsub_26/gateop_perm/Y
                                   net (fanout=27)       0.813      34.987         yibiao_1/_N1231  
 CLMA_166_212/COUT                 td                    0.415      35.402 r       yibiao_1/N496_sub16.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.402         yibiao_1/N496_sub16.co [3]
                                   td                    0.046      35.448 r       yibiao_1/N496_sub16.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.448         yibiao_1/N496_sub16.co [5]
 CLMA_166_216/COUT                 td                    0.046      35.494 r       yibiao_1/N496_sub16.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.494         yibiao_1/N496_sub16.co [7]
                                   td                    0.046      35.540 r       yibiao_1/N496_sub16.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.540         yibiao_1/N496_sub16.co [9]
 CLMA_166_220/COUT                 td                    0.046      35.586 r       yibiao_1/N496_sub16.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.586         yibiao_1/N496_sub16.co [11]
                                   td                    0.046      35.632 r       yibiao_1/N496_sub16.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.632         yibiao_1/N496_sub16.co [13]
 CLMA_166_224/COUT                 td                    0.046      35.678 r       yibiao_1/N496_sub16.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.678         yibiao_1/N496_sub16.co [15]
                                   td                    0.046      35.724 r       yibiao_1/N496_sub16.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.724         yibiao_1/N496_sub16.co [17]
 CLMA_166_228/COUT                 td                    0.046      35.770 r       yibiao_1/N496_sub16.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.770         yibiao_1/N496_sub16.co [19]
                                   td                    0.046      35.816 r       yibiao_1/N496_sub16.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.816         yibiao_1/N496_sub16.co [21]
 CLMA_166_232/COUT                 td                    0.046      35.862 r       yibiao_1/N496_sub16.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.862         yibiao_1/N496_sub16.co [23]
                                   td                    0.046      35.908 r       yibiao_1/N496_sub16.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.908         yibiao_1/N496_sub16.co [25]
 CLMA_166_236/Y2                   td                    0.211      36.119 f       yibiao_1/N496_sub16.faddsub_26/gateop_perm/Y
                                   net (fanout=27)       0.796      36.915         yibiao_1/_N1257  
                                   td                    0.385      37.300 f       yibiao_1/N496_sub15.faddsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.300         yibiao_1/N496_sub15.co [1]
 CLMA_158_212/COUT                 td                    0.046      37.346 r       yibiao_1/N496_sub15.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.346         yibiao_1/N496_sub15.co [3]
                                   td                    0.046      37.392 r       yibiao_1/N496_sub15.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.392         yibiao_1/N496_sub15.co [5]
 CLMA_158_216/COUT                 td                    0.046      37.438 r       yibiao_1/N496_sub15.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.438         yibiao_1/N496_sub15.co [7]
                                   td                    0.046      37.484 r       yibiao_1/N496_sub15.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.484         yibiao_1/N496_sub15.co [9]
 CLMA_158_220/COUT                 td                    0.046      37.530 r       yibiao_1/N496_sub15.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.530         yibiao_1/N496_sub15.co [11]
                                   td                    0.046      37.576 r       yibiao_1/N496_sub15.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.576         yibiao_1/N496_sub15.co [13]
 CLMA_158_224/COUT                 td                    0.046      37.622 r       yibiao_1/N496_sub15.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.622         yibiao_1/N496_sub15.co [15]
                                   td                    0.046      37.668 r       yibiao_1/N496_sub15.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.668         yibiao_1/N496_sub15.co [17]
 CLMA_158_228/COUT                 td                    0.046      37.714 r       yibiao_1/N496_sub15.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.714         yibiao_1/N496_sub15.co [19]
                                   td                    0.046      37.760 r       yibiao_1/N496_sub15.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.760         yibiao_1/N496_sub15.co [21]
 CLMA_158_232/COUT                 td                    0.046      37.806 r       yibiao_1/N496_sub15.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.806         yibiao_1/N496_sub15.co [23]
                                   td                    0.046      37.852 r       yibiao_1/N496_sub15.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.852         yibiao_1/N496_sub15.co [25]
 CLMA_158_236/Y2                   td                    0.211      38.063 f       yibiao_1/N496_sub15.faddsub_26/gateop_perm/Y
                                   net (fanout=30)       0.670      38.733         yibiao_1/_N1283  
                                   td                    0.385      39.118 f       yibiao_1/N496_sub14.faddsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      39.118         yibiao_1/N496_sub14.co [1]
 CLMA_170_212/COUT                 td                    0.046      39.164 r       yibiao_1/N496_sub14.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      39.164         yibiao_1/N496_sub14.co [3]
                                   td                    0.046      39.210 r       yibiao_1/N496_sub14.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      39.210         yibiao_1/N496_sub14.co [5]
 CLMA_170_216/COUT                 td                    0.046      39.256 r       yibiao_1/N496_sub14.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      39.256         yibiao_1/N496_sub14.co [7]
                                   td                    0.046      39.302 r       yibiao_1/N496_sub14.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      39.302         yibiao_1/N496_sub14.co [9]
 CLMA_170_220/COUT                 td                    0.046      39.348 r       yibiao_1/N496_sub14.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      39.348         yibiao_1/N496_sub14.co [11]
                                   td                    0.046      39.394 r       yibiao_1/N496_sub14.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      39.394         yibiao_1/N496_sub14.co [13]
 CLMA_170_224/COUT                 td                    0.046      39.440 r       yibiao_1/N496_sub14.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      39.440         yibiao_1/N496_sub14.co [15]
                                   td                    0.046      39.486 r       yibiao_1/N496_sub14.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      39.486         yibiao_1/N496_sub14.co [17]
 CLMA_170_228/COUT                 td                    0.046      39.532 r       yibiao_1/N496_sub14.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      39.532         yibiao_1/N496_sub14.co [19]
                                   td                    0.046      39.578 r       yibiao_1/N496_sub14.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      39.578         yibiao_1/N496_sub14.co [21]
 CLMA_170_232/COUT                 td                    0.046      39.624 r       yibiao_1/N496_sub14.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      39.624         yibiao_1/N496_sub14.co [23]
                                   td                    0.046      39.670 r       yibiao_1/N496_sub14.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      39.670         yibiao_1/N496_sub14.co [25]
 CLMA_170_236/Y2                   td                    0.218      39.888 r       yibiao_1/N496_sub14.faddsub_26/gateop_perm/Y
                                   net (fanout=30)       0.672      40.560         yibiao_1/_N1309  
                                   td                    0.385      40.945 f       yibiao_1/N496_sub13.faddsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      40.945         yibiao_1/N496_sub13.co [1]
 CLMS_162_213/COUT                 td                    0.046      40.991 r       yibiao_1/N496_sub13.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      40.991         yibiao_1/N496_sub13.co [3]
                                   td                    0.046      41.037 r       yibiao_1/N496_sub13.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      41.037         yibiao_1/N496_sub13.co [5]
 CLMS_162_217/COUT                 td                    0.046      41.083 r       yibiao_1/N496_sub13.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      41.083         yibiao_1/N496_sub13.co [7]
                                   td                    0.046      41.129 r       yibiao_1/N496_sub13.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      41.129         yibiao_1/N496_sub13.co [9]
 CLMS_162_221/COUT                 td                    0.046      41.175 r       yibiao_1/N496_sub13.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      41.175         yibiao_1/N496_sub13.co [11]
                                   td                    0.046      41.221 r       yibiao_1/N496_sub13.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      41.221         yibiao_1/N496_sub13.co [13]
 CLMS_162_225/COUT                 td                    0.046      41.267 r       yibiao_1/N496_sub13.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      41.267         yibiao_1/N496_sub13.co [15]
                                   td                    0.046      41.313 r       yibiao_1/N496_sub13.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      41.313         yibiao_1/N496_sub13.co [17]
 CLMS_162_229/COUT                 td                    0.046      41.359 r       yibiao_1/N496_sub13.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      41.359         yibiao_1/N496_sub13.co [19]
                                   td                    0.046      41.405 r       yibiao_1/N496_sub13.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      41.405         yibiao_1/N496_sub13.co [21]
 CLMS_162_233/COUT                 td                    0.046      41.451 r       yibiao_1/N496_sub13.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      41.451         yibiao_1/N496_sub13.co [23]
                                   td                    0.046      41.497 r       yibiao_1/N496_sub13.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      41.497         yibiao_1/N496_sub13.co [25]
 CLMS_162_237/Y2                   td                    0.211      41.708 f       yibiao_1/N496_sub13.faddsub_26/gateop_perm/Y
                                   net (fanout=30)       0.700      42.408         yibiao_1/_N1335  
 CLMA_150_212/COUT                 td                    0.415      42.823 r       yibiao_1/N496_sub12.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      42.823         yibiao_1/N496_sub12.co [3]
                                   td                    0.046      42.869 r       yibiao_1/N496_sub12.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      42.869         yibiao_1/N496_sub12.co [5]
 CLMA_150_216/COUT                 td                    0.046      42.915 r       yibiao_1/N496_sub12.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      42.915         yibiao_1/N496_sub12.co [7]
                                   td                    0.046      42.961 r       yibiao_1/N496_sub12.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      42.961         yibiao_1/N496_sub12.co [9]
 CLMA_150_220/COUT                 td                    0.046      43.007 r       yibiao_1/N496_sub12.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      43.007         yibiao_1/N496_sub12.co [11]
                                   td                    0.046      43.053 r       yibiao_1/N496_sub12.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      43.053         yibiao_1/N496_sub12.co [13]
 CLMA_150_224/COUT                 td                    0.046      43.099 r       yibiao_1/N496_sub12.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      43.099         yibiao_1/N496_sub12.co [15]
                                   td                    0.046      43.145 r       yibiao_1/N496_sub12.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      43.145         yibiao_1/N496_sub12.co [17]
 CLMA_150_228/COUT                 td                    0.046      43.191 r       yibiao_1/N496_sub12.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      43.191         yibiao_1/N496_sub12.co [19]
                                   td                    0.046      43.237 r       yibiao_1/N496_sub12.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      43.237         yibiao_1/N496_sub12.co [21]
 CLMA_150_232/COUT                 td                    0.046      43.283 r       yibiao_1/N496_sub12.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      43.283         yibiao_1/N496_sub12.co [23]
                                   td                    0.046      43.329 r       yibiao_1/N496_sub12.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      43.329         yibiao_1/N496_sub12.co [25]
 CLMA_150_236/Y2                   td                    0.211      43.540 f       yibiao_1/N496_sub12.faddsub_26/gateop_perm/Y
                                   net (fanout=30)       0.864      44.404         yibiao_1/_N1361  
 CLMA_182_212/COUT                 td                    0.412      44.816 r       yibiao_1/N496_sub11.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      44.816         yibiao_1/N496_sub11.co [3]
                                   td                    0.046      44.862 r       yibiao_1/N496_sub11.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      44.862         yibiao_1/N496_sub11.co [5]
 CLMA_182_216/COUT                 td                    0.046      44.908 r       yibiao_1/N496_sub11.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      44.908         yibiao_1/N496_sub11.co [7]
                                   td                    0.046      44.954 r       yibiao_1/N496_sub11.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      44.954         yibiao_1/N496_sub11.co [9]
 CLMA_182_220/COUT                 td                    0.046      45.000 r       yibiao_1/N496_sub11.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      45.000         yibiao_1/N496_sub11.co [11]
                                   td                    0.046      45.046 r       yibiao_1/N496_sub11.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      45.046         yibiao_1/N496_sub11.co [13]
 CLMA_182_224/COUT                 td                    0.046      45.092 r       yibiao_1/N496_sub11.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      45.092         yibiao_1/N496_sub11.co [15]
                                   td                    0.046      45.138 r       yibiao_1/N496_sub11.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      45.138         yibiao_1/N496_sub11.co [17]
 CLMA_182_228/COUT                 td                    0.046      45.184 r       yibiao_1/N496_sub11.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      45.184         yibiao_1/N496_sub11.co [19]
                                   td                    0.046      45.230 r       yibiao_1/N496_sub11.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      45.230         yibiao_1/N496_sub11.co [21]
 CLMA_182_232/COUT                 td                    0.046      45.276 r       yibiao_1/N496_sub11.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      45.276         yibiao_1/N496_sub11.co [23]
                                   td                    0.046      45.322 r       yibiao_1/N496_sub11.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      45.322         yibiao_1/N496_sub11.co [25]
 CLMA_182_236/Y2                   td                    0.211      45.533 f       yibiao_1/N496_sub11.faddsub_26/gateop_perm/Y
                                   net (fanout=30)       0.636      46.169         yibiao_1/_N1387  
 CLMA_182_213/COUT                 td                    0.415      46.584 r       yibiao_1/N496_sub10.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.584         yibiao_1/N496_sub10.co [3]
                                   td                    0.046      46.630 r       yibiao_1/N496_sub10.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.630         yibiao_1/N496_sub10.co [5]
 CLMA_182_217/COUT                 td                    0.046      46.676 r       yibiao_1/N496_sub10.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.676         yibiao_1/N496_sub10.co [7]
                                   td                    0.046      46.722 r       yibiao_1/N496_sub10.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.722         yibiao_1/N496_sub10.co [9]
 CLMA_182_221/COUT                 td                    0.046      46.768 r       yibiao_1/N496_sub10.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.768         yibiao_1/N496_sub10.co [11]
                                   td                    0.046      46.814 r       yibiao_1/N496_sub10.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.814         yibiao_1/N496_sub10.co [13]
 CLMA_182_225/COUT                 td                    0.046      46.860 r       yibiao_1/N496_sub10.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.860         yibiao_1/N496_sub10.co [15]
                                   td                    0.046      46.906 r       yibiao_1/N496_sub10.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.906         yibiao_1/N496_sub10.co [17]
 CLMA_182_229/COUT                 td                    0.046      46.952 r       yibiao_1/N496_sub10.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.952         yibiao_1/N496_sub10.co [19]
                                   td                    0.046      46.998 r       yibiao_1/N496_sub10.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.998         yibiao_1/N496_sub10.co [21]
 CLMA_182_233/COUT                 td                    0.046      47.044 r       yibiao_1/N496_sub10.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      47.044         yibiao_1/N496_sub10.co [23]
                                   td                    0.046      47.090 r       yibiao_1/N496_sub10.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      47.090         yibiao_1/N496_sub10.co [25]
 CLMA_182_237/Y2                   td                    0.211      47.301 f       yibiao_1/N496_sub10.faddsub_26/gateop/Y
                                   net (fanout=28)       0.659      47.960         yibiao_1/_N1413  
 CLMS_174_213/COUT                 td                    0.415      48.375 r       yibiao_1/N496_sub9.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      48.375         yibiao_1/N496_sub9.co [3]
                                   td                    0.046      48.421 r       yibiao_1/N496_sub9.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      48.421         yibiao_1/N496_sub9.co [5]
 CLMS_174_217/COUT                 td                    0.046      48.467 r       yibiao_1/N496_sub9.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      48.467         yibiao_1/N496_sub9.co [7]
                                   td                    0.046      48.513 r       yibiao_1/N496_sub9.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      48.513         yibiao_1/N496_sub9.co [9]
 CLMS_174_221/COUT                 td                    0.046      48.559 r       yibiao_1/N496_sub9.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      48.559         yibiao_1/N496_sub9.co [11]
                                   td                    0.046      48.605 r       yibiao_1/N496_sub9.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      48.605         yibiao_1/N496_sub9.co [13]
 CLMS_174_225/COUT                 td                    0.046      48.651 r       yibiao_1/N496_sub9.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      48.651         yibiao_1/N496_sub9.co [15]
                                   td                    0.046      48.697 r       yibiao_1/N496_sub9.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      48.697         yibiao_1/N496_sub9.co [17]
 CLMS_174_229/COUT                 td                    0.046      48.743 r       yibiao_1/N496_sub9.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      48.743         yibiao_1/N496_sub9.co [19]
                                   td                    0.046      48.789 r       yibiao_1/N496_sub9.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      48.789         yibiao_1/N496_sub9.co [21]
 CLMS_174_233/COUT                 td                    0.046      48.835 r       yibiao_1/N496_sub9.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      48.835         yibiao_1/N496_sub9.co [23]
                                   td                    0.046      48.881 r       yibiao_1/N496_sub9.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      48.881         yibiao_1/N496_sub9.co [25]
 CLMS_174_237/Y2                   td                    0.211      49.092 f       yibiao_1/N496_sub9.faddsub_26/gateop_perm/Y
                                   net (fanout=30)       0.966      50.058         yibiao_1/_N1439  
                                   td                    0.385      50.443 f       yibiao_1/N496_sub8.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      50.443         yibiao_1/N496_sub8.co [5]
 CLMA_166_184/COUT                 td                    0.046      50.489 r       yibiao_1/N496_sub8.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      50.489         yibiao_1/N496_sub8.co [7]
                                   td                    0.046      50.535 r       yibiao_1/N496_sub8.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      50.535         yibiao_1/N496_sub8.co [9]
 CLMA_166_192/COUT                 td                    0.046      50.581 r       yibiao_1/N496_sub8.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      50.581         yibiao_1/N496_sub8.co [11]
                                   td                    0.046      50.627 r       yibiao_1/N496_sub8.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      50.627         yibiao_1/N496_sub8.co [13]
 CLMA_166_196/COUT                 td                    0.046      50.673 r       yibiao_1/N496_sub8.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      50.673         yibiao_1/N496_sub8.co [15]
                                   td                    0.046      50.719 r       yibiao_1/N496_sub8.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      50.719         yibiao_1/N496_sub8.co [17]
 CLMA_166_200/COUT                 td                    0.046      50.765 r       yibiao_1/N496_sub8.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      50.765         yibiao_1/N496_sub8.co [19]
                                   td                    0.046      50.811 r       yibiao_1/N496_sub8.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      50.811         yibiao_1/N496_sub8.co [21]
 CLMA_166_204/COUT                 td                    0.046      50.857 r       yibiao_1/N496_sub8.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      50.857         yibiao_1/N496_sub8.co [23]
                                   td                    0.046      50.903 r       yibiao_1/N496_sub8.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      50.903         yibiao_1/N496_sub8.co [25]
 CLMA_166_208/Y2                   td                    0.211      51.114 f       yibiao_1/N496_sub8.faddsub_26/gateop_perm/Y
                                   net (fanout=30)       0.422      51.536         yibiao_1/_N1465  
                                   td                    0.385      51.921 f       yibiao_1/N496_sub7.faddsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      51.921         yibiao_1/N496_sub7.co [1]
 CLMS_158_213/COUT                 td                    0.046      51.967 r       yibiao_1/N496_sub7.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      51.967         yibiao_1/N496_sub7.co [3]
                                   td                    0.046      52.013 r       yibiao_1/N496_sub7.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.013         yibiao_1/N496_sub7.co [5]
 CLMS_158_217/COUT                 td                    0.046      52.059 r       yibiao_1/N496_sub7.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.059         yibiao_1/N496_sub7.co [7]
                                   td                    0.046      52.105 r       yibiao_1/N496_sub7.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.105         yibiao_1/N496_sub7.co [9]
 CLMS_158_221/COUT                 td                    0.046      52.151 r       yibiao_1/N496_sub7.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.151         yibiao_1/N496_sub7.co [11]
                                   td                    0.046      52.197 r       yibiao_1/N496_sub7.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.197         yibiao_1/N496_sub7.co [13]
 CLMS_158_225/COUT                 td                    0.046      52.243 r       yibiao_1/N496_sub7.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.243         yibiao_1/N496_sub7.co [15]
                                   td                    0.046      52.289 r       yibiao_1/N496_sub7.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.289         yibiao_1/N496_sub7.co [17]
 CLMS_158_229/COUT                 td                    0.046      52.335 r       yibiao_1/N496_sub7.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.335         yibiao_1/N496_sub7.co [19]
                                   td                    0.046      52.381 r       yibiao_1/N496_sub7.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.381         yibiao_1/N496_sub7.co [21]
 CLMS_158_233/COUT                 td                    0.046      52.427 r       yibiao_1/N496_sub7.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.427         yibiao_1/N496_sub7.co [23]
                                   td                    0.046      52.473 r       yibiao_1/N496_sub7.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.473         yibiao_1/N496_sub7.co [25]
 CLMS_158_237/Y2                   td                    0.211      52.684 f       yibiao_1/N496_sub7.faddsub_26/gateop_perm/Y
                                   net (fanout=30)       1.084      53.768         yibiao_1/_N1491  
 CLMA_198_212/COUT                 td                    0.415      54.183 r       yibiao_1/N496_sub6.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      54.183         yibiao_1/N496_sub6.co [7]
                                   td                    0.046      54.229 r       yibiao_1/N496_sub6.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      54.229         yibiao_1/N496_sub6.co [9]
 CLMA_198_216/COUT                 td                    0.046      54.275 r       yibiao_1/N496_sub6.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      54.275         yibiao_1/N496_sub6.co [11]
                                   td                    0.046      54.321 r       yibiao_1/N496_sub6.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      54.321         yibiao_1/N496_sub6.co [13]
 CLMA_198_220/COUT                 td                    0.046      54.367 r       yibiao_1/N496_sub6.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      54.367         yibiao_1/N496_sub6.co [15]
                                   td                    0.046      54.413 r       yibiao_1/N496_sub6.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      54.413         yibiao_1/N496_sub6.co [17]
 CLMA_198_224/COUT                 td                    0.046      54.459 r       yibiao_1/N496_sub6.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      54.459         yibiao_1/N496_sub6.co [19]
                                   td                    0.046      54.505 r       yibiao_1/N496_sub6.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      54.505         yibiao_1/N496_sub6.co [21]
 CLMA_198_228/COUT                 td                    0.046      54.551 r       yibiao_1/N496_sub6.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      54.551         yibiao_1/N496_sub6.co [23]
                                   td                    0.046      54.597 r       yibiao_1/N496_sub6.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      54.597         yibiao_1/N496_sub6.co [25]
 CLMA_198_232/Y2                   td                    0.218      54.815 r       yibiao_1/N496_sub6.faddsub_26/gateop_perm/Y
                                   net (fanout=30)       0.581      55.396         yibiao_1/_N1517  
 CLMA_202_220/COUT                 td                    0.412      55.808 r       yibiao_1/N496_sub5.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      55.808         yibiao_1/N496_sub5.co [7]
                                   td                    0.046      55.854 r       yibiao_1/N496_sub5.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      55.854         yibiao_1/N496_sub5.co [9]
 CLMA_202_224/COUT                 td                    0.046      55.900 r       yibiao_1/N496_sub5.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      55.900         yibiao_1/N496_sub5.co [11]
                                   td                    0.046      55.946 r       yibiao_1/N496_sub5.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      55.946         yibiao_1/N496_sub5.co [13]
 CLMA_202_228/COUT                 td                    0.046      55.992 r       yibiao_1/N496_sub5.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      55.992         yibiao_1/N496_sub5.co [15]
                                   td                    0.046      56.038 r       yibiao_1/N496_sub5.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      56.038         yibiao_1/N496_sub5.co [17]
 CLMA_202_232/COUT                 td                    0.046      56.084 r       yibiao_1/N496_sub5.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      56.084         yibiao_1/N496_sub5.co [19]
                                   td                    0.046      56.130 r       yibiao_1/N496_sub5.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      56.130         yibiao_1/N496_sub5.co [21]
 CLMA_202_236/COUT                 td                    0.046      56.176 r       yibiao_1/N496_sub5.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      56.176         yibiao_1/N496_sub5.co [23]
                                   td                    0.046      56.222 r       yibiao_1/N496_sub5.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      56.222         yibiao_1/N496_sub5.co [25]
 CLMA_202_240/Y2                   td                    0.211      56.433 f       yibiao_1/N496_sub5.faddsub_26/gateop_perm/Y
                                   net (fanout=30)       0.834      57.267         yibiao_1/_N1543  
 CLMA_174_212/COUT                 td                    0.415      57.682 r       yibiao_1/N496_sub4.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      57.682         yibiao_1/N496_sub4.co [3]
                                   td                    0.046      57.728 r       yibiao_1/N496_sub4.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      57.728         yibiao_1/N496_sub4.co [5]
 CLMA_174_216/COUT                 td                    0.046      57.774 r       yibiao_1/N496_sub4.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      57.774         yibiao_1/N496_sub4.co [7]
                                   td                    0.046      57.820 r       yibiao_1/N496_sub4.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      57.820         yibiao_1/N496_sub4.co [9]
 CLMA_174_220/COUT                 td                    0.046      57.866 r       yibiao_1/N496_sub4.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      57.866         yibiao_1/N496_sub4.co [11]
                                   td                    0.046      57.912 r       yibiao_1/N496_sub4.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      57.912         yibiao_1/N496_sub4.co [13]
 CLMA_174_224/COUT                 td                    0.046      57.958 r       yibiao_1/N496_sub4.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      57.958         yibiao_1/N496_sub4.co [15]
                                   td                    0.046      58.004 r       yibiao_1/N496_sub4.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      58.004         yibiao_1/N496_sub4.co [17]
 CLMA_174_228/COUT                 td                    0.046      58.050 r       yibiao_1/N496_sub4.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      58.050         yibiao_1/N496_sub4.co [19]
                                   td                    0.046      58.096 r       yibiao_1/N496_sub4.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      58.096         yibiao_1/N496_sub4.co [21]
 CLMA_174_232/COUT                 td                    0.046      58.142 r       yibiao_1/N496_sub4.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      58.142         yibiao_1/N496_sub4.co [23]
                                   td                    0.046      58.188 r       yibiao_1/N496_sub4.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      58.188         yibiao_1/N496_sub4.co [25]
 CLMA_174_236/Y2                   td                    0.211      58.399 f       yibiao_1/N496_sub4.faddsub_26/gateop_perm/Y
                                   net (fanout=30)       0.792      59.191         yibiao_1/_N1569  
 CLMA_162_216/COUT                 td                    0.415      59.606 r       yibiao_1/N496_sub3.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      59.606         yibiao_1/N496_sub3.co [7]
                                   td                    0.046      59.652 r       yibiao_1/N496_sub3.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      59.652         yibiao_1/N496_sub3.co [9]
 CLMA_162_220/COUT                 td                    0.046      59.698 r       yibiao_1/N496_sub3.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      59.698         yibiao_1/N496_sub3.co [11]
                                   td                    0.046      59.744 r       yibiao_1/N496_sub3.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      59.744         yibiao_1/N496_sub3.co [13]
 CLMA_162_224/COUT                 td                    0.046      59.790 r       yibiao_1/N496_sub3.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      59.790         yibiao_1/N496_sub3.co [15]
                                   td                    0.046      59.836 r       yibiao_1/N496_sub3.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      59.836         yibiao_1/N496_sub3.co [17]
 CLMA_162_228/COUT                 td                    0.046      59.882 r       yibiao_1/N496_sub3.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      59.882         yibiao_1/N496_sub3.co [19]
                                   td                    0.046      59.928 r       yibiao_1/N496_sub3.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      59.928         yibiao_1/N496_sub3.co [21]
 CLMA_162_232/COUT                 td                    0.046      59.974 r       yibiao_1/N496_sub3.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      59.974         yibiao_1/N496_sub3.co [23]
                                   td                    0.046      60.020 r       yibiao_1/N496_sub3.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      60.020         yibiao_1/N496_sub3.co [25]
 CLMA_162_236/Y2                   td                    0.211      60.231 f       yibiao_1/N496_sub3.faddsub_26/gateop_perm/Y
                                   net (fanout=28)       1.054      61.285         yibiao_1/_N1595  
 CLMA_174_180/COUT                 td                    0.415      61.700 r       yibiao_1/N496_sub2.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      61.700         yibiao_1/N496_sub2.co [4]
                                   td                    0.046      61.746 r       yibiao_1/N496_sub2.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      61.746         yibiao_1/N496_sub2.co [6]
 CLMA_174_184/COUT                 td                    0.046      61.792 r       yibiao_1/N496_sub2.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      61.792         yibiao_1/N496_sub2.co [8]
                                   td                    0.046      61.838 r       yibiao_1/N496_sub2.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      61.838         yibiao_1/N496_sub2.co [10]
 CLMA_174_192/COUT                 td                    0.046      61.884 r       yibiao_1/N496_sub2.faddsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000      61.884         yibiao_1/N496_sub2.co [12]
                                   td                    0.046      61.930 r       yibiao_1/N496_sub2.faddsub_13/gateop_A2/Cout
                                   net (fanout=1)        0.000      61.930         yibiao_1/N496_sub2.co [14]
 CLMA_174_196/COUT                 td                    0.046      61.976 r       yibiao_1/N496_sub2.faddsub_15/gateop_A2/Cout
                                   net (fanout=1)        0.000      61.976         yibiao_1/N496_sub2.co [16]
                                   td                    0.046      62.022 r       yibiao_1/N496_sub2.faddsub_17/gateop_A2/Cout
                                   net (fanout=1)        0.000      62.022         yibiao_1/N496_sub2.co [18]
 CLMA_174_200/COUT                 td                    0.046      62.068 r       yibiao_1/N496_sub2.faddsub_19/gateop_A2/Cout
                                   net (fanout=1)        0.000      62.068         yibiao_1/N496_sub2.co [20]
                                   td                    0.046      62.114 r       yibiao_1/N496_sub2.faddsub_21/gateop_A2/Cout
                                   net (fanout=1)        0.000      62.114         yibiao_1/N496_sub2.co [22]
 CLMA_174_204/COUT                 td                    0.046      62.160 r       yibiao_1/N496_sub2.faddsub_23/gateop_A2/Cout
                                   net (fanout=1)        0.000      62.160         yibiao_1/N496_sub2.co [24]
 CLMA_174_208/Y1                   td                    0.382      62.542 f       yibiao_1/N496_sub2.faddsub_25/gateop_A2/Y1
                                   net (fanout=27)       0.506      63.048         yibiao_1/_N1621  
 CLMA_186_196/COUT                 td                    0.415      63.463 r       yibiao_1/N496_sub1.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      63.463         yibiao_1/N496_sub1.co [4]
                                   td                    0.046      63.509 r       yibiao_1/N496_sub1.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      63.509         yibiao_1/N496_sub1.co [6]
 CLMA_186_200/COUT                 td                    0.046      63.555 r       yibiao_1/N496_sub1.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      63.555         yibiao_1/N496_sub1.co [8]
                                   td                    0.046      63.601 r       yibiao_1/N496_sub1.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      63.601         yibiao_1/N496_sub1.co [10]
 CLMA_186_204/COUT                 td                    0.046      63.647 r       yibiao_1/N496_sub1.faddsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000      63.647         yibiao_1/N496_sub1.co [12]
                                   td                    0.046      63.693 r       yibiao_1/N496_sub1.faddsub_13/gateop_A2/Cout
                                   net (fanout=1)        0.000      63.693         yibiao_1/N496_sub1.co [14]
 CLMA_186_208/COUT                 td                    0.046      63.739 r       yibiao_1/N496_sub1.faddsub_15/gateop_A2/Cout
                                   net (fanout=1)        0.000      63.739         yibiao_1/N496_sub1.co [16]
                                   td                    0.046      63.785 r       yibiao_1/N496_sub1.faddsub_17/gateop_A2/Cout
                                   net (fanout=1)        0.000      63.785         yibiao_1/N496_sub1.co [18]
 CLMA_186_212/COUT                 td                    0.046      63.831 r       yibiao_1/N496_sub1.faddsub_19/gateop_A2/Cout
                                   net (fanout=1)        0.000      63.831         yibiao_1/N496_sub1.co [20]
                                   td                    0.046      63.877 r       yibiao_1/N496_sub1.faddsub_21/gateop_A2/Cout
                                   net (fanout=1)        0.000      63.877         yibiao_1/N496_sub1.co [22]
 CLMA_186_216/COUT                 td                    0.046      63.923 r       yibiao_1/N496_sub1.faddsub_23/gateop_A2/Cout
                                   net (fanout=1)        0.000      63.923         yibiao_1/N496_sub1.co [24]
 CLMA_186_220/Y1                   td                    0.382      64.305 f       yibiao_1/N496_sub1.faddsub_25/gateop_A2/Y1
                                   net (fanout=28)       0.566      64.871         yibiao_1/_N1647  
 CLMA_182_185/Y3                   td                    0.170      65.041 r       yibiao_1/N497[1]/gateop_perm/Z
                                   net (fanout=2)        0.166      65.207         yibiao_1/duty_cycle [1]
 CLMS_186_185/Y0                   td                    0.170      65.377 r       yibiao_1/N615_lt0_mux3/gateop_perm/Z
                                   net (fanout=3)        0.194      65.571         yibiao_1/_N2610  
 CLMS_186_193/C2                                                           r       yibiao_1/duty_cycle_dec[2]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                  65.571         Logic Levels: 209
                                                                                   Logic: 38.560ns(60.286%), Route: 25.402ns(39.714%)
----------------------------------------------------------------------------------------------------

 Clock pll_adda|u_pll_adda/u_pll_e3/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_75/CLK_OUT1                                     0.000    1000.000 r       u_pll_adda/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.631    1000.631         nt_ad_clk_2      
 USCM_84_108/CLK_USCM              td                    0.000    1000.631 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3080)     0.936    1001.567         ntclkbufg_0      
 CLMS_186_193/CLK                                                          r       yibiao_1/duty_cycle_dec[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.011    1001.578                          
 clock uncertainty                                      -0.150    1001.428                          

 Setup time                                             -0.315    1001.113                          

 Data required time                                               1001.113                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.113                          
 Data arrival time                                                  65.571                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       935.542                          
====================================================================================================

====================================================================================================

Startpoint  : yibiao_1/N492_m1/gopapm/CLK
Endpoint    : yibiao_1/duty_cycle_dec[1]/opit_0_inv_L5Q_perm/L4
Path Group  : pll_adda|u_pll_adda/u_pll_e3/CLKOUT1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.567
  Launch Clock Delay      :  1.609
  Clock Pessimism Removal :  0.011

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_adda|u_pll_adda/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_75/CLK_OUT1                                     0.000       0.000 r       u_pll_adda/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.642       0.642         nt_ad_clk_2      
 USCM_84_108/CLK_USCM              td                    0.000       0.642 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3080)     0.967       1.609         ntclkbufg_0      
 APM_106_204/CLK                                                           r       yibiao_1/N492_m1/gopapm/CLK

 APM_106_204/P[24]                 tco                   2.068       3.677 f       yibiao_1/N492_m1/gopapm/P[24]
                                   net (fanout=1)        0.427       4.104         yibiao_1/_N828   
 APM_106_216/P[10]                 td                    1.609       5.713 f       yibiao_1/N492_m2/gopapm/P[10]
                                   net (fanout=2)        0.803       6.516         yibiao_1/N968 [28]
                                   td                    0.263       6.779 f       yibiao_1/N496_sub31.faddsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.779         yibiao_1/N496_sub31.co [2]
 CLMA_158_240/COUT                 td                    0.046       6.825 r       yibiao_1/N496_sub31.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.825         yibiao_1/N496_sub31.co [4]
                                   td                    0.046       6.871 r       yibiao_1/N496_sub31.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.871         yibiao_1/N496_sub31.co [6]
 CLMA_158_244/COUT                 td                    0.046       6.917 r       yibiao_1/N496_sub31.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.917         yibiao_1/N496_sub31.co [8]
                                   td                    0.046       6.963 r       yibiao_1/N496_sub31.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.963         yibiao_1/N496_sub31.co [10]
 CLMA_158_248/COUT                 td                    0.046       7.009 r       yibiao_1/N496_sub31.faddsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.009         yibiao_1/N496_sub31.co [12]
                                   td                    0.046       7.055 r       yibiao_1/N496_sub31.faddsub_13/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.055         yibiao_1/N496_sub31.co [14]
 CLMA_158_252/COUT                 td                    0.046       7.101 r       yibiao_1/N496_sub31.faddsub_15/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.101         yibiao_1/N496_sub31.co [16]
                                   td                    0.046       7.147 r       yibiao_1/N496_sub31.faddsub_17/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.147         yibiao_1/N496_sub31.co [18]
 CLMA_158_256/COUT                 td                    0.046       7.193 r       yibiao_1/N496_sub31.faddsub_19/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.193         yibiao_1/N496_sub31.co [20]
                                   td                    0.046       7.239 r       yibiao_1/N496_sub31.faddsub_21/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.239         yibiao_1/N496_sub31.co [22]
 CLMA_158_260/COUT                 td                    0.046       7.285 r       yibiao_1/N496_sub31.faddsub_23/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.285         yibiao_1/N496_sub31.co [24]
 CLMA_158_264/Y1                   td                    0.382       7.667 f       yibiao_1/N496_sub31.faddsub_25/gateop_A2/Y1
                                   net (fanout=27)       0.711       8.378         yibiao_1/_N867   
                                   td                    0.385       8.763 f       yibiao_1/N496_sub30.faddsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.763         yibiao_1/N496_sub30.co [1]
 CLMA_154_213/COUT                 td                    0.046       8.809 r       yibiao_1/N496_sub30.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.809         yibiao_1/N496_sub30.co [3]
                                   td                    0.046       8.855 r       yibiao_1/N496_sub30.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.855         yibiao_1/N496_sub30.co [5]
 CLMA_154_217/COUT                 td                    0.046       8.901 r       yibiao_1/N496_sub30.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.901         yibiao_1/N496_sub30.co [7]
                                   td                    0.046       8.947 r       yibiao_1/N496_sub30.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.947         yibiao_1/N496_sub30.co [9]
 CLMA_154_221/COUT                 td                    0.046       8.993 r       yibiao_1/N496_sub30.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.993         yibiao_1/N496_sub30.co [11]
                                   td                    0.046       9.039 r       yibiao_1/N496_sub30.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.039         yibiao_1/N496_sub30.co [13]
 CLMA_154_225/COUT                 td                    0.046       9.085 r       yibiao_1/N496_sub30.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.085         yibiao_1/N496_sub30.co [15]
                                   td                    0.046       9.131 r       yibiao_1/N496_sub30.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.131         yibiao_1/N496_sub30.co [17]
 CLMA_154_229/COUT                 td                    0.046       9.177 r       yibiao_1/N496_sub30.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.177         yibiao_1/N496_sub30.co [19]
                                   td                    0.046       9.223 r       yibiao_1/N496_sub30.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.223         yibiao_1/N496_sub30.co [21]
 CLMA_154_233/COUT                 td                    0.046       9.269 r       yibiao_1/N496_sub30.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.269         yibiao_1/N496_sub30.co [23]
                                   td                    0.046       9.315 r       yibiao_1/N496_sub30.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.315         yibiao_1/N496_sub30.co [25]
 CLMA_154_237/Y2                   td                    0.211       9.526 f       yibiao_1/N496_sub30.faddsub_26/gateop/Y
                                   net (fanout=27)       0.931      10.457         yibiao_1/_N893   
 CLMS_118_225/COUT                 td                    0.415      10.872 r       yibiao_1/N496_sub29.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.872         yibiao_1/N496_sub29.co [15]
                                   td                    0.046      10.918 r       yibiao_1/N496_sub29.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.918         yibiao_1/N496_sub29.co [17]
 CLMS_118_229/COUT                 td                    0.046      10.964 r       yibiao_1/N496_sub29.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.964         yibiao_1/N496_sub29.co [19]
                                   td                    0.046      11.010 r       yibiao_1/N496_sub29.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.010         yibiao_1/N496_sub29.co [21]
 CLMS_118_233/COUT                 td                    0.046      11.056 r       yibiao_1/N496_sub29.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.056         yibiao_1/N496_sub29.co [23]
                                   td                    0.046      11.102 r       yibiao_1/N496_sub29.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.102         yibiao_1/N496_sub29.co [25]
 CLMS_118_237/Y2                   td                    0.211      11.313 f       yibiao_1/N496_sub29.faddsub_26/gateop_perm/Y
                                   net (fanout=27)       0.627      11.940         yibiao_1/_N919   
                                   td                    0.385      12.325 f       yibiao_1/N496_sub28.faddsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.325         yibiao_1/N496_sub28.co [1]
 CLMS_150_241/COUT                 td                    0.046      12.371 r       yibiao_1/N496_sub28.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.371         yibiao_1/N496_sub28.co [3]
                                   td                    0.046      12.417 r       yibiao_1/N496_sub28.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.417         yibiao_1/N496_sub28.co [5]
 CLMS_150_245/COUT                 td                    0.046      12.463 r       yibiao_1/N496_sub28.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.463         yibiao_1/N496_sub28.co [7]
                                   td                    0.046      12.509 r       yibiao_1/N496_sub28.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.509         yibiao_1/N496_sub28.co [9]
 CLMS_150_249/COUT                 td                    0.046      12.555 r       yibiao_1/N496_sub28.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.555         yibiao_1/N496_sub28.co [11]
                                   td                    0.046      12.601 r       yibiao_1/N496_sub28.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.601         yibiao_1/N496_sub28.co [13]
 CLMS_150_253/COUT                 td                    0.046      12.647 r       yibiao_1/N496_sub28.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.647         yibiao_1/N496_sub28.co [15]
                                   td                    0.046      12.693 r       yibiao_1/N496_sub28.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.693         yibiao_1/N496_sub28.co [17]
 CLMS_150_257/COUT                 td                    0.046      12.739 r       yibiao_1/N496_sub28.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.739         yibiao_1/N496_sub28.co [19]
                                   td                    0.046      12.785 r       yibiao_1/N496_sub28.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.785         yibiao_1/N496_sub28.co [21]
 CLMS_150_261/COUT                 td                    0.046      12.831 r       yibiao_1/N496_sub28.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.831         yibiao_1/N496_sub28.co [23]
                                   td                    0.046      12.877 r       yibiao_1/N496_sub28.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.877         yibiao_1/N496_sub28.co [25]
 CLMS_150_265/Y2                   td                    0.211      13.088 f       yibiao_1/N496_sub28.faddsub_26/gateop_perm/Y
                                   net (fanout=27)       1.198      14.286         yibiao_1/_N945   
                                   td                    0.385      14.671 f       yibiao_1/N496_sub27.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.671         yibiao_1/N496_sub27.co [5]
 CLMA_154_192/COUT                 td                    0.046      14.717 r       yibiao_1/N496_sub27.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.717         yibiao_1/N496_sub27.co [7]
                                   td                    0.046      14.763 r       yibiao_1/N496_sub27.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.763         yibiao_1/N496_sub27.co [9]
 CLMA_154_196/COUT                 td                    0.046      14.809 r       yibiao_1/N496_sub27.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.809         yibiao_1/N496_sub27.co [11]
                                   td                    0.046      14.855 r       yibiao_1/N496_sub27.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.855         yibiao_1/N496_sub27.co [13]
 CLMA_154_200/COUT                 td                    0.046      14.901 r       yibiao_1/N496_sub27.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.901         yibiao_1/N496_sub27.co [15]
                                   td                    0.046      14.947 r       yibiao_1/N496_sub27.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.947         yibiao_1/N496_sub27.co [17]
 CLMA_154_204/COUT                 td                    0.046      14.993 r       yibiao_1/N496_sub27.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.993         yibiao_1/N496_sub27.co [19]
                                   td                    0.046      15.039 r       yibiao_1/N496_sub27.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.039         yibiao_1/N496_sub27.co [21]
 CLMA_154_208/COUT                 td                    0.046      15.085 r       yibiao_1/N496_sub27.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.085         yibiao_1/N496_sub27.co [23]
                                   td                    0.046      15.131 r       yibiao_1/N496_sub27.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.131         yibiao_1/N496_sub27.co [25]
 CLMA_154_212/Y2                   td                    0.211      15.342 f       yibiao_1/N496_sub27.faddsub_26/gateop_perm/Y
                                   net (fanout=27)       0.645      15.987         yibiao_1/_N971   
 CLMA_154_220/COUT                 td                    0.415      16.402 r       yibiao_1/N496_sub26.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.402         yibiao_1/N496_sub26.co [7]
                                   td                    0.046      16.448 r       yibiao_1/N496_sub26.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.448         yibiao_1/N496_sub26.co [9]
 CLMA_154_224/COUT                 td                    0.046      16.494 r       yibiao_1/N496_sub26.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.494         yibiao_1/N496_sub26.co [11]
                                   td                    0.046      16.540 r       yibiao_1/N496_sub26.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.540         yibiao_1/N496_sub26.co [13]
 CLMA_154_228/COUT                 td                    0.046      16.586 r       yibiao_1/N496_sub26.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.586         yibiao_1/N496_sub26.co [15]
                                   td                    0.046      16.632 r       yibiao_1/N496_sub26.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.632         yibiao_1/N496_sub26.co [17]
 CLMA_154_232/COUT                 td                    0.046      16.678 r       yibiao_1/N496_sub26.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.678         yibiao_1/N496_sub26.co [19]
                                   td                    0.046      16.724 r       yibiao_1/N496_sub26.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.724         yibiao_1/N496_sub26.co [21]
 CLMA_154_236/COUT                 td                    0.046      16.770 r       yibiao_1/N496_sub26.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.770         yibiao_1/N496_sub26.co [23]
                                   td                    0.046      16.816 r       yibiao_1/N496_sub26.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.816         yibiao_1/N496_sub26.co [25]
 CLMA_154_240/Y2                   td                    0.211      17.027 f       yibiao_1/N496_sub26.faddsub_26/gateop_perm/Y
                                   net (fanout=27)       0.400      17.427         yibiao_1/_N997   
 CLMA_162_240/COUT                 td                    0.415      17.842 r       yibiao_1/N496_sub25.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.842         yibiao_1/N496_sub25.co [3]
                                   td                    0.046      17.888 r       yibiao_1/N496_sub25.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.888         yibiao_1/N496_sub25.co [5]
 CLMA_162_244/COUT                 td                    0.046      17.934 r       yibiao_1/N496_sub25.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.934         yibiao_1/N496_sub25.co [7]
                                   td                    0.046      17.980 r       yibiao_1/N496_sub25.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.980         yibiao_1/N496_sub25.co [9]
 CLMA_162_248/COUT                 td                    0.046      18.026 r       yibiao_1/N496_sub25.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.026         yibiao_1/N496_sub25.co [11]
                                   td                    0.046      18.072 r       yibiao_1/N496_sub25.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.072         yibiao_1/N496_sub25.co [13]
 CLMA_162_252/COUT                 td                    0.046      18.118 r       yibiao_1/N496_sub25.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.118         yibiao_1/N496_sub25.co [15]
                                   td                    0.046      18.164 r       yibiao_1/N496_sub25.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.164         yibiao_1/N496_sub25.co [17]
 CLMA_162_256/COUT                 td                    0.046      18.210 r       yibiao_1/N496_sub25.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.210         yibiao_1/N496_sub25.co [19]
                                   td                    0.046      18.256 r       yibiao_1/N496_sub25.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.256         yibiao_1/N496_sub25.co [21]
 CLMA_162_260/COUT                 td                    0.046      18.302 r       yibiao_1/N496_sub25.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.302         yibiao_1/N496_sub25.co [23]
                                   td                    0.046      18.348 r       yibiao_1/N496_sub25.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.348         yibiao_1/N496_sub25.co [25]
 CLMA_162_264/Y2                   td                    0.211      18.559 f       yibiao_1/N496_sub25.faddsub_26/gateop_perm/Y
                                   net (fanout=27)       0.644      19.203         yibiao_1/_N1023  
 CLMA_174_240/COUT                 td                    0.412      19.615 r       yibiao_1/N496_sub24.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.615         yibiao_1/N496_sub24.co [3]
                                   td                    0.046      19.661 r       yibiao_1/N496_sub24.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.661         yibiao_1/N496_sub24.co [5]
 CLMA_174_244/COUT                 td                    0.046      19.707 r       yibiao_1/N496_sub24.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.707         yibiao_1/N496_sub24.co [7]
                                   td                    0.046      19.753 r       yibiao_1/N496_sub24.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.753         yibiao_1/N496_sub24.co [9]
 CLMA_174_248/COUT                 td                    0.046      19.799 r       yibiao_1/N496_sub24.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.799         yibiao_1/N496_sub24.co [11]
                                   td                    0.046      19.845 r       yibiao_1/N496_sub24.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.845         yibiao_1/N496_sub24.co [13]
 CLMA_174_252/COUT                 td                    0.046      19.891 r       yibiao_1/N496_sub24.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.891         yibiao_1/N496_sub24.co [15]
                                   td                    0.046      19.937 r       yibiao_1/N496_sub24.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.937         yibiao_1/N496_sub24.co [17]
 CLMA_174_256/COUT                 td                    0.046      19.983 r       yibiao_1/N496_sub24.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.983         yibiao_1/N496_sub24.co [19]
                                   td                    0.046      20.029 r       yibiao_1/N496_sub24.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.029         yibiao_1/N496_sub24.co [21]
 CLMA_174_260/COUT                 td                    0.046      20.075 r       yibiao_1/N496_sub24.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.075         yibiao_1/N496_sub24.co [23]
                                   td                    0.046      20.121 r       yibiao_1/N496_sub24.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.121         yibiao_1/N496_sub24.co [25]
 CLMA_174_264/Y2                   td                    0.211      20.332 f       yibiao_1/N496_sub24.faddsub_26/gateop_perm/Y
                                   net (fanout=27)       0.813      21.145         yibiao_1/_N1049  
                                   td                    0.385      21.530 f       yibiao_1/N496_sub23.faddsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.530         yibiao_1/N496_sub23.co [1]
 CLMS_166_213/COUT                 td                    0.046      21.576 r       yibiao_1/N496_sub23.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.576         yibiao_1/N496_sub23.co [3]
                                   td                    0.046      21.622 r       yibiao_1/N496_sub23.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.622         yibiao_1/N496_sub23.co [5]
 CLMS_166_217/COUT                 td                    0.046      21.668 r       yibiao_1/N496_sub23.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.668         yibiao_1/N496_sub23.co [7]
                                   td                    0.046      21.714 r       yibiao_1/N496_sub23.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.714         yibiao_1/N496_sub23.co [9]
 CLMS_166_221/COUT                 td                    0.046      21.760 r       yibiao_1/N496_sub23.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.760         yibiao_1/N496_sub23.co [11]
                                   td                    0.046      21.806 r       yibiao_1/N496_sub23.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.806         yibiao_1/N496_sub23.co [13]
 CLMS_166_225/COUT                 td                    0.046      21.852 r       yibiao_1/N496_sub23.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.852         yibiao_1/N496_sub23.co [15]
                                   td                    0.046      21.898 r       yibiao_1/N496_sub23.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.898         yibiao_1/N496_sub23.co [17]
 CLMS_166_229/COUT                 td                    0.046      21.944 r       yibiao_1/N496_sub23.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.944         yibiao_1/N496_sub23.co [19]
                                   td                    0.046      21.990 r       yibiao_1/N496_sub23.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.990         yibiao_1/N496_sub23.co [21]
 CLMS_166_233/COUT                 td                    0.046      22.036 r       yibiao_1/N496_sub23.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.036         yibiao_1/N496_sub23.co [23]
                                   td                    0.046      22.082 r       yibiao_1/N496_sub23.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.082         yibiao_1/N496_sub23.co [25]
 CLMS_166_237/Y2                   td                    0.211      22.293 f       yibiao_1/N496_sub23.faddsub_26/gateop/Y
                                   net (fanout=27)       1.078      23.371         yibiao_1/_N1075  
                                   td                    0.385      23.756 f       yibiao_1/N496_sub22.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.756         yibiao_1/N496_sub22.co [5]
 CLMA_118_220/COUT                 td                    0.046      23.802 r       yibiao_1/N496_sub22.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.802         yibiao_1/N496_sub22.co [7]
                                   td                    0.046      23.848 r       yibiao_1/N496_sub22.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.848         yibiao_1/N496_sub22.co [9]
 CLMA_118_224/COUT                 td                    0.046      23.894 r       yibiao_1/N496_sub22.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.894         yibiao_1/N496_sub22.co [11]
                                   td                    0.046      23.940 r       yibiao_1/N496_sub22.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.940         yibiao_1/N496_sub22.co [13]
 CLMA_118_228/COUT                 td                    0.046      23.986 r       yibiao_1/N496_sub22.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.986         yibiao_1/N496_sub22.co [15]
                                   td                    0.046      24.032 r       yibiao_1/N496_sub22.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      24.032         yibiao_1/N496_sub22.co [17]
 CLMA_118_232/COUT                 td                    0.046      24.078 r       yibiao_1/N496_sub22.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      24.078         yibiao_1/N496_sub22.co [19]
                                   td                    0.046      24.124 r       yibiao_1/N496_sub22.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      24.124         yibiao_1/N496_sub22.co [21]
 CLMA_118_236/COUT                 td                    0.046      24.170 r       yibiao_1/N496_sub22.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      24.170         yibiao_1/N496_sub22.co [23]
                                   td                    0.046      24.216 r       yibiao_1/N496_sub22.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      24.216         yibiao_1/N496_sub22.co [25]
 CLMA_118_240/Y2                   td                    0.211      24.427 f       yibiao_1/N496_sub22.faddsub_26/gateop_perm/Y
                                   net (fanout=27)       0.674      25.101         yibiao_1/_N1101  
 CLMA_154_241/COUT                 td                    0.415      25.516 r       yibiao_1/N496_sub21.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.516         yibiao_1/N496_sub21.co [3]
                                   td                    0.046      25.562 r       yibiao_1/N496_sub21.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.562         yibiao_1/N496_sub21.co [5]
 CLMA_154_245/COUT                 td                    0.046      25.608 r       yibiao_1/N496_sub21.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.608         yibiao_1/N496_sub21.co [7]
                                   td                    0.046      25.654 r       yibiao_1/N496_sub21.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.654         yibiao_1/N496_sub21.co [9]
 CLMA_154_249/COUT                 td                    0.046      25.700 r       yibiao_1/N496_sub21.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.700         yibiao_1/N496_sub21.co [11]
                                   td                    0.046      25.746 r       yibiao_1/N496_sub21.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.746         yibiao_1/N496_sub21.co [13]
 CLMA_154_253/COUT                 td                    0.046      25.792 r       yibiao_1/N496_sub21.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.792         yibiao_1/N496_sub21.co [15]
                                   td                    0.046      25.838 r       yibiao_1/N496_sub21.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.838         yibiao_1/N496_sub21.co [17]
 CLMA_154_257/COUT                 td                    0.046      25.884 r       yibiao_1/N496_sub21.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.884         yibiao_1/N496_sub21.co [19]
                                   td                    0.046      25.930 r       yibiao_1/N496_sub21.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.930         yibiao_1/N496_sub21.co [21]
 CLMA_154_261/COUT                 td                    0.046      25.976 r       yibiao_1/N496_sub21.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.976         yibiao_1/N496_sub21.co [23]
                                   td                    0.046      26.022 r       yibiao_1/N496_sub21.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      26.022         yibiao_1/N496_sub21.co [25]
 CLMA_154_265/Y2                   td                    0.211      26.233 f       yibiao_1/N496_sub21.faddsub_26/gateop_perm/Y
                                   net (fanout=27)       0.697      26.930         yibiao_1/_N1127  
 CLMA_170_240/COUT                 td                    0.412      27.342 r       yibiao_1/N496_sub20.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.342         yibiao_1/N496_sub20.co [3]
                                   td                    0.046      27.388 r       yibiao_1/N496_sub20.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.388         yibiao_1/N496_sub20.co [5]
 CLMA_170_244/COUT                 td                    0.046      27.434 r       yibiao_1/N496_sub20.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.434         yibiao_1/N496_sub20.co [7]
                                   td                    0.046      27.480 r       yibiao_1/N496_sub20.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.480         yibiao_1/N496_sub20.co [9]
 CLMA_170_248/COUT                 td                    0.046      27.526 r       yibiao_1/N496_sub20.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.526         yibiao_1/N496_sub20.co [11]
                                   td                    0.046      27.572 r       yibiao_1/N496_sub20.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.572         yibiao_1/N496_sub20.co [13]
 CLMA_170_252/COUT                 td                    0.046      27.618 r       yibiao_1/N496_sub20.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.618         yibiao_1/N496_sub20.co [15]
                                   td                    0.046      27.664 r       yibiao_1/N496_sub20.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.664         yibiao_1/N496_sub20.co [17]
 CLMA_170_256/COUT                 td                    0.046      27.710 r       yibiao_1/N496_sub20.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.710         yibiao_1/N496_sub20.co [19]
                                   td                    0.046      27.756 r       yibiao_1/N496_sub20.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.756         yibiao_1/N496_sub20.co [21]
 CLMA_170_260/COUT                 td                    0.046      27.802 r       yibiao_1/N496_sub20.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.802         yibiao_1/N496_sub20.co [23]
                                   td                    0.046      27.848 r       yibiao_1/N496_sub20.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.848         yibiao_1/N496_sub20.co [25]
 CLMA_170_264/Y2                   td                    0.211      28.059 f       yibiao_1/N496_sub20.faddsub_26/gateop_perm/Y
                                   net (fanout=27)       1.160      29.219         yibiao_1/_N1153  
                                   td                    0.385      29.604 f       yibiao_1/N496_sub19.faddsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.604         yibiao_1/N496_sub19.co [1]
 CLMS_150_213/COUT                 td                    0.046      29.650 r       yibiao_1/N496_sub19.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.650         yibiao_1/N496_sub19.co [3]
                                   td                    0.046      29.696 r       yibiao_1/N496_sub19.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.696         yibiao_1/N496_sub19.co [5]
 CLMS_150_217/COUT                 td                    0.046      29.742 r       yibiao_1/N496_sub19.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.742         yibiao_1/N496_sub19.co [7]
                                   td                    0.046      29.788 r       yibiao_1/N496_sub19.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.788         yibiao_1/N496_sub19.co [9]
 CLMS_150_221/COUT                 td                    0.046      29.834 r       yibiao_1/N496_sub19.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.834         yibiao_1/N496_sub19.co [11]
                                   td                    0.046      29.880 r       yibiao_1/N496_sub19.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.880         yibiao_1/N496_sub19.co [13]
 CLMS_150_225/COUT                 td                    0.046      29.926 r       yibiao_1/N496_sub19.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.926         yibiao_1/N496_sub19.co [15]
                                   td                    0.046      29.972 r       yibiao_1/N496_sub19.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      29.972         yibiao_1/N496_sub19.co [17]
 CLMS_150_229/COUT                 td                    0.046      30.018 r       yibiao_1/N496_sub19.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.018         yibiao_1/N496_sub19.co [19]
                                   td                    0.046      30.064 r       yibiao_1/N496_sub19.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.064         yibiao_1/N496_sub19.co [21]
 CLMS_150_233/COUT                 td                    0.046      30.110 r       yibiao_1/N496_sub19.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.110         yibiao_1/N496_sub19.co [23]
                                   td                    0.046      30.156 r       yibiao_1/N496_sub19.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.156         yibiao_1/N496_sub19.co [25]
 CLMS_150_237/Y2                   td                    0.211      30.367 f       yibiao_1/N496_sub19.faddsub_26/gateop_perm/Y
                                   net (fanout=27)       0.974      31.341         yibiao_1/_N1179  
 CLMS_190_213/COUT                 td                    0.415      31.756 r       yibiao_1/N496_sub18.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.756         yibiao_1/N496_sub18.co [3]
                                   td                    0.046      31.802 r       yibiao_1/N496_sub18.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.802         yibiao_1/N496_sub18.co [5]
 CLMS_190_217/COUT                 td                    0.046      31.848 r       yibiao_1/N496_sub18.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.848         yibiao_1/N496_sub18.co [7]
                                   td                    0.046      31.894 r       yibiao_1/N496_sub18.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.894         yibiao_1/N496_sub18.co [9]
 CLMS_190_221/COUT                 td                    0.046      31.940 r       yibiao_1/N496_sub18.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.940         yibiao_1/N496_sub18.co [11]
                                   td                    0.046      31.986 r       yibiao_1/N496_sub18.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      31.986         yibiao_1/N496_sub18.co [13]
 CLMS_190_225/COUT                 td                    0.046      32.032 r       yibiao_1/N496_sub18.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      32.032         yibiao_1/N496_sub18.co [15]
                                   td                    0.046      32.078 r       yibiao_1/N496_sub18.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      32.078         yibiao_1/N496_sub18.co [17]
 CLMS_190_229/COUT                 td                    0.046      32.124 r       yibiao_1/N496_sub18.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      32.124         yibiao_1/N496_sub18.co [19]
                                   td                    0.046      32.170 r       yibiao_1/N496_sub18.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      32.170         yibiao_1/N496_sub18.co [21]
 CLMS_190_233/COUT                 td                    0.046      32.216 r       yibiao_1/N496_sub18.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      32.216         yibiao_1/N496_sub18.co [23]
                                   td                    0.046      32.262 r       yibiao_1/N496_sub18.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      32.262         yibiao_1/N496_sub18.co [25]
 CLMS_190_237/Y2                   td                    0.211      32.473 f       yibiao_1/N496_sub18.faddsub_26/gateop_perm/Y
                                   net (fanout=27)       0.645      33.118         yibiao_1/_N1205  
                                   td                    0.385      33.503 f       yibiao_1/N496_sub17.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.503         yibiao_1/N496_sub17.co [5]
 CLMS_162_245/COUT                 td                    0.046      33.549 r       yibiao_1/N496_sub17.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.549         yibiao_1/N496_sub17.co [7]
                                   td                    0.046      33.595 r       yibiao_1/N496_sub17.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.595         yibiao_1/N496_sub17.co [9]
 CLMS_162_249/COUT                 td                    0.046      33.641 r       yibiao_1/N496_sub17.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.641         yibiao_1/N496_sub17.co [11]
                                   td                    0.046      33.687 r       yibiao_1/N496_sub17.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.687         yibiao_1/N496_sub17.co [13]
 CLMS_162_253/COUT                 td                    0.046      33.733 r       yibiao_1/N496_sub17.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.733         yibiao_1/N496_sub17.co [15]
                                   td                    0.046      33.779 r       yibiao_1/N496_sub17.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.779         yibiao_1/N496_sub17.co [17]
 CLMS_162_257/COUT                 td                    0.046      33.825 r       yibiao_1/N496_sub17.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.825         yibiao_1/N496_sub17.co [19]
                                   td                    0.046      33.871 r       yibiao_1/N496_sub17.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.871         yibiao_1/N496_sub17.co [21]
 CLMS_162_261/COUT                 td                    0.046      33.917 r       yibiao_1/N496_sub17.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.917         yibiao_1/N496_sub17.co [23]
                                   td                    0.046      33.963 r       yibiao_1/N496_sub17.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.963         yibiao_1/N496_sub17.co [25]
 CLMS_162_265/Y2                   td                    0.211      34.174 f       yibiao_1/N496_sub17.faddsub_26/gateop_perm/Y
                                   net (fanout=27)       0.813      34.987         yibiao_1/_N1231  
 CLMA_166_212/COUT                 td                    0.415      35.402 r       yibiao_1/N496_sub16.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.402         yibiao_1/N496_sub16.co [3]
                                   td                    0.046      35.448 r       yibiao_1/N496_sub16.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.448         yibiao_1/N496_sub16.co [5]
 CLMA_166_216/COUT                 td                    0.046      35.494 r       yibiao_1/N496_sub16.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.494         yibiao_1/N496_sub16.co [7]
                                   td                    0.046      35.540 r       yibiao_1/N496_sub16.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.540         yibiao_1/N496_sub16.co [9]
 CLMA_166_220/COUT                 td                    0.046      35.586 r       yibiao_1/N496_sub16.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.586         yibiao_1/N496_sub16.co [11]
                                   td                    0.046      35.632 r       yibiao_1/N496_sub16.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.632         yibiao_1/N496_sub16.co [13]
 CLMA_166_224/COUT                 td                    0.046      35.678 r       yibiao_1/N496_sub16.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.678         yibiao_1/N496_sub16.co [15]
                                   td                    0.046      35.724 r       yibiao_1/N496_sub16.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.724         yibiao_1/N496_sub16.co [17]
 CLMA_166_228/COUT                 td                    0.046      35.770 r       yibiao_1/N496_sub16.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.770         yibiao_1/N496_sub16.co [19]
                                   td                    0.046      35.816 r       yibiao_1/N496_sub16.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.816         yibiao_1/N496_sub16.co [21]
 CLMA_166_232/COUT                 td                    0.046      35.862 r       yibiao_1/N496_sub16.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.862         yibiao_1/N496_sub16.co [23]
                                   td                    0.046      35.908 r       yibiao_1/N496_sub16.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.908         yibiao_1/N496_sub16.co [25]
 CLMA_166_236/Y2                   td                    0.211      36.119 f       yibiao_1/N496_sub16.faddsub_26/gateop_perm/Y
                                   net (fanout=27)       0.796      36.915         yibiao_1/_N1257  
                                   td                    0.385      37.300 f       yibiao_1/N496_sub15.faddsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.300         yibiao_1/N496_sub15.co [1]
 CLMA_158_212/COUT                 td                    0.046      37.346 r       yibiao_1/N496_sub15.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.346         yibiao_1/N496_sub15.co [3]
                                   td                    0.046      37.392 r       yibiao_1/N496_sub15.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.392         yibiao_1/N496_sub15.co [5]
 CLMA_158_216/COUT                 td                    0.046      37.438 r       yibiao_1/N496_sub15.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.438         yibiao_1/N496_sub15.co [7]
                                   td                    0.046      37.484 r       yibiao_1/N496_sub15.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.484         yibiao_1/N496_sub15.co [9]
 CLMA_158_220/COUT                 td                    0.046      37.530 r       yibiao_1/N496_sub15.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.530         yibiao_1/N496_sub15.co [11]
                                   td                    0.046      37.576 r       yibiao_1/N496_sub15.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.576         yibiao_1/N496_sub15.co [13]
 CLMA_158_224/COUT                 td                    0.046      37.622 r       yibiao_1/N496_sub15.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.622         yibiao_1/N496_sub15.co [15]
                                   td                    0.046      37.668 r       yibiao_1/N496_sub15.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.668         yibiao_1/N496_sub15.co [17]
 CLMA_158_228/COUT                 td                    0.046      37.714 r       yibiao_1/N496_sub15.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.714         yibiao_1/N496_sub15.co [19]
                                   td                    0.046      37.760 r       yibiao_1/N496_sub15.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.760         yibiao_1/N496_sub15.co [21]
 CLMA_158_232/COUT                 td                    0.046      37.806 r       yibiao_1/N496_sub15.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.806         yibiao_1/N496_sub15.co [23]
                                   td                    0.046      37.852 r       yibiao_1/N496_sub15.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.852         yibiao_1/N496_sub15.co [25]
 CLMA_158_236/Y2                   td                    0.211      38.063 f       yibiao_1/N496_sub15.faddsub_26/gateop_perm/Y
                                   net (fanout=30)       0.670      38.733         yibiao_1/_N1283  
                                   td                    0.385      39.118 f       yibiao_1/N496_sub14.faddsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      39.118         yibiao_1/N496_sub14.co [1]
 CLMA_170_212/COUT                 td                    0.046      39.164 r       yibiao_1/N496_sub14.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      39.164         yibiao_1/N496_sub14.co [3]
                                   td                    0.046      39.210 r       yibiao_1/N496_sub14.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      39.210         yibiao_1/N496_sub14.co [5]
 CLMA_170_216/COUT                 td                    0.046      39.256 r       yibiao_1/N496_sub14.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      39.256         yibiao_1/N496_sub14.co [7]
                                   td                    0.046      39.302 r       yibiao_1/N496_sub14.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      39.302         yibiao_1/N496_sub14.co [9]
 CLMA_170_220/COUT                 td                    0.046      39.348 r       yibiao_1/N496_sub14.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      39.348         yibiao_1/N496_sub14.co [11]
                                   td                    0.046      39.394 r       yibiao_1/N496_sub14.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      39.394         yibiao_1/N496_sub14.co [13]
 CLMA_170_224/COUT                 td                    0.046      39.440 r       yibiao_1/N496_sub14.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      39.440         yibiao_1/N496_sub14.co [15]
                                   td                    0.046      39.486 r       yibiao_1/N496_sub14.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      39.486         yibiao_1/N496_sub14.co [17]
 CLMA_170_228/COUT                 td                    0.046      39.532 r       yibiao_1/N496_sub14.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      39.532         yibiao_1/N496_sub14.co [19]
                                   td                    0.046      39.578 r       yibiao_1/N496_sub14.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      39.578         yibiao_1/N496_sub14.co [21]
 CLMA_170_232/COUT                 td                    0.046      39.624 r       yibiao_1/N496_sub14.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      39.624         yibiao_1/N496_sub14.co [23]
                                   td                    0.046      39.670 r       yibiao_1/N496_sub14.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      39.670         yibiao_1/N496_sub14.co [25]
 CLMA_170_236/Y2                   td                    0.218      39.888 r       yibiao_1/N496_sub14.faddsub_26/gateop_perm/Y
                                   net (fanout=30)       0.672      40.560         yibiao_1/_N1309  
                                   td                    0.385      40.945 f       yibiao_1/N496_sub13.faddsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      40.945         yibiao_1/N496_sub13.co [1]
 CLMS_162_213/COUT                 td                    0.046      40.991 r       yibiao_1/N496_sub13.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      40.991         yibiao_1/N496_sub13.co [3]
                                   td                    0.046      41.037 r       yibiao_1/N496_sub13.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      41.037         yibiao_1/N496_sub13.co [5]
 CLMS_162_217/COUT                 td                    0.046      41.083 r       yibiao_1/N496_sub13.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      41.083         yibiao_1/N496_sub13.co [7]
                                   td                    0.046      41.129 r       yibiao_1/N496_sub13.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      41.129         yibiao_1/N496_sub13.co [9]
 CLMS_162_221/COUT                 td                    0.046      41.175 r       yibiao_1/N496_sub13.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      41.175         yibiao_1/N496_sub13.co [11]
                                   td                    0.046      41.221 r       yibiao_1/N496_sub13.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      41.221         yibiao_1/N496_sub13.co [13]
 CLMS_162_225/COUT                 td                    0.046      41.267 r       yibiao_1/N496_sub13.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      41.267         yibiao_1/N496_sub13.co [15]
                                   td                    0.046      41.313 r       yibiao_1/N496_sub13.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      41.313         yibiao_1/N496_sub13.co [17]
 CLMS_162_229/COUT                 td                    0.046      41.359 r       yibiao_1/N496_sub13.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      41.359         yibiao_1/N496_sub13.co [19]
                                   td                    0.046      41.405 r       yibiao_1/N496_sub13.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      41.405         yibiao_1/N496_sub13.co [21]
 CLMS_162_233/COUT                 td                    0.046      41.451 r       yibiao_1/N496_sub13.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      41.451         yibiao_1/N496_sub13.co [23]
                                   td                    0.046      41.497 r       yibiao_1/N496_sub13.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      41.497         yibiao_1/N496_sub13.co [25]
 CLMS_162_237/Y2                   td                    0.211      41.708 f       yibiao_1/N496_sub13.faddsub_26/gateop_perm/Y
                                   net (fanout=30)       0.700      42.408         yibiao_1/_N1335  
 CLMA_150_212/COUT                 td                    0.415      42.823 r       yibiao_1/N496_sub12.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      42.823         yibiao_1/N496_sub12.co [3]
                                   td                    0.046      42.869 r       yibiao_1/N496_sub12.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      42.869         yibiao_1/N496_sub12.co [5]
 CLMA_150_216/COUT                 td                    0.046      42.915 r       yibiao_1/N496_sub12.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      42.915         yibiao_1/N496_sub12.co [7]
                                   td                    0.046      42.961 r       yibiao_1/N496_sub12.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      42.961         yibiao_1/N496_sub12.co [9]
 CLMA_150_220/COUT                 td                    0.046      43.007 r       yibiao_1/N496_sub12.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      43.007         yibiao_1/N496_sub12.co [11]
                                   td                    0.046      43.053 r       yibiao_1/N496_sub12.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      43.053         yibiao_1/N496_sub12.co [13]
 CLMA_150_224/COUT                 td                    0.046      43.099 r       yibiao_1/N496_sub12.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      43.099         yibiao_1/N496_sub12.co [15]
                                   td                    0.046      43.145 r       yibiao_1/N496_sub12.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      43.145         yibiao_1/N496_sub12.co [17]
 CLMA_150_228/COUT                 td                    0.046      43.191 r       yibiao_1/N496_sub12.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      43.191         yibiao_1/N496_sub12.co [19]
                                   td                    0.046      43.237 r       yibiao_1/N496_sub12.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      43.237         yibiao_1/N496_sub12.co [21]
 CLMA_150_232/COUT                 td                    0.046      43.283 r       yibiao_1/N496_sub12.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      43.283         yibiao_1/N496_sub12.co [23]
                                   td                    0.046      43.329 r       yibiao_1/N496_sub12.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      43.329         yibiao_1/N496_sub12.co [25]
 CLMA_150_236/Y2                   td                    0.211      43.540 f       yibiao_1/N496_sub12.faddsub_26/gateop_perm/Y
                                   net (fanout=30)       0.864      44.404         yibiao_1/_N1361  
 CLMA_182_212/COUT                 td                    0.412      44.816 r       yibiao_1/N496_sub11.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      44.816         yibiao_1/N496_sub11.co [3]
                                   td                    0.046      44.862 r       yibiao_1/N496_sub11.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      44.862         yibiao_1/N496_sub11.co [5]
 CLMA_182_216/COUT                 td                    0.046      44.908 r       yibiao_1/N496_sub11.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      44.908         yibiao_1/N496_sub11.co [7]
                                   td                    0.046      44.954 r       yibiao_1/N496_sub11.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      44.954         yibiao_1/N496_sub11.co [9]
 CLMA_182_220/COUT                 td                    0.046      45.000 r       yibiao_1/N496_sub11.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      45.000         yibiao_1/N496_sub11.co [11]
                                   td                    0.046      45.046 r       yibiao_1/N496_sub11.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      45.046         yibiao_1/N496_sub11.co [13]
 CLMA_182_224/COUT                 td                    0.046      45.092 r       yibiao_1/N496_sub11.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      45.092         yibiao_1/N496_sub11.co [15]
                                   td                    0.046      45.138 r       yibiao_1/N496_sub11.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      45.138         yibiao_1/N496_sub11.co [17]
 CLMA_182_228/COUT                 td                    0.046      45.184 r       yibiao_1/N496_sub11.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      45.184         yibiao_1/N496_sub11.co [19]
                                   td                    0.046      45.230 r       yibiao_1/N496_sub11.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      45.230         yibiao_1/N496_sub11.co [21]
 CLMA_182_232/COUT                 td                    0.046      45.276 r       yibiao_1/N496_sub11.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      45.276         yibiao_1/N496_sub11.co [23]
                                   td                    0.046      45.322 r       yibiao_1/N496_sub11.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      45.322         yibiao_1/N496_sub11.co [25]
 CLMA_182_236/Y2                   td                    0.211      45.533 f       yibiao_1/N496_sub11.faddsub_26/gateop_perm/Y
                                   net (fanout=30)       0.636      46.169         yibiao_1/_N1387  
 CLMA_182_213/COUT                 td                    0.415      46.584 r       yibiao_1/N496_sub10.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.584         yibiao_1/N496_sub10.co [3]
                                   td                    0.046      46.630 r       yibiao_1/N496_sub10.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.630         yibiao_1/N496_sub10.co [5]
 CLMA_182_217/COUT                 td                    0.046      46.676 r       yibiao_1/N496_sub10.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.676         yibiao_1/N496_sub10.co [7]
                                   td                    0.046      46.722 r       yibiao_1/N496_sub10.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.722         yibiao_1/N496_sub10.co [9]
 CLMA_182_221/COUT                 td                    0.046      46.768 r       yibiao_1/N496_sub10.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.768         yibiao_1/N496_sub10.co [11]
                                   td                    0.046      46.814 r       yibiao_1/N496_sub10.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.814         yibiao_1/N496_sub10.co [13]
 CLMA_182_225/COUT                 td                    0.046      46.860 r       yibiao_1/N496_sub10.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.860         yibiao_1/N496_sub10.co [15]
                                   td                    0.046      46.906 r       yibiao_1/N496_sub10.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.906         yibiao_1/N496_sub10.co [17]
 CLMA_182_229/COUT                 td                    0.046      46.952 r       yibiao_1/N496_sub10.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.952         yibiao_1/N496_sub10.co [19]
                                   td                    0.046      46.998 r       yibiao_1/N496_sub10.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      46.998         yibiao_1/N496_sub10.co [21]
 CLMA_182_233/COUT                 td                    0.046      47.044 r       yibiao_1/N496_sub10.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      47.044         yibiao_1/N496_sub10.co [23]
                                   td                    0.046      47.090 r       yibiao_1/N496_sub10.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      47.090         yibiao_1/N496_sub10.co [25]
 CLMA_182_237/Y2                   td                    0.211      47.301 f       yibiao_1/N496_sub10.faddsub_26/gateop/Y
                                   net (fanout=28)       0.659      47.960         yibiao_1/_N1413  
 CLMS_174_213/COUT                 td                    0.415      48.375 r       yibiao_1/N496_sub9.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      48.375         yibiao_1/N496_sub9.co [3]
                                   td                    0.046      48.421 r       yibiao_1/N496_sub9.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      48.421         yibiao_1/N496_sub9.co [5]
 CLMS_174_217/COUT                 td                    0.046      48.467 r       yibiao_1/N496_sub9.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      48.467         yibiao_1/N496_sub9.co [7]
                                   td                    0.046      48.513 r       yibiao_1/N496_sub9.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      48.513         yibiao_1/N496_sub9.co [9]
 CLMS_174_221/COUT                 td                    0.046      48.559 r       yibiao_1/N496_sub9.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      48.559         yibiao_1/N496_sub9.co [11]
                                   td                    0.046      48.605 r       yibiao_1/N496_sub9.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      48.605         yibiao_1/N496_sub9.co [13]
 CLMS_174_225/COUT                 td                    0.046      48.651 r       yibiao_1/N496_sub9.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      48.651         yibiao_1/N496_sub9.co [15]
                                   td                    0.046      48.697 r       yibiao_1/N496_sub9.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      48.697         yibiao_1/N496_sub9.co [17]
 CLMS_174_229/COUT                 td                    0.046      48.743 r       yibiao_1/N496_sub9.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      48.743         yibiao_1/N496_sub9.co [19]
                                   td                    0.046      48.789 r       yibiao_1/N496_sub9.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      48.789         yibiao_1/N496_sub9.co [21]
 CLMS_174_233/COUT                 td                    0.046      48.835 r       yibiao_1/N496_sub9.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      48.835         yibiao_1/N496_sub9.co [23]
                                   td                    0.046      48.881 r       yibiao_1/N496_sub9.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      48.881         yibiao_1/N496_sub9.co [25]
 CLMS_174_237/Y2                   td                    0.211      49.092 f       yibiao_1/N496_sub9.faddsub_26/gateop_perm/Y
                                   net (fanout=30)       0.966      50.058         yibiao_1/_N1439  
                                   td                    0.385      50.443 f       yibiao_1/N496_sub8.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      50.443         yibiao_1/N496_sub8.co [5]
 CLMA_166_184/COUT                 td                    0.046      50.489 r       yibiao_1/N496_sub8.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      50.489         yibiao_1/N496_sub8.co [7]
                                   td                    0.046      50.535 r       yibiao_1/N496_sub8.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      50.535         yibiao_1/N496_sub8.co [9]
 CLMA_166_192/COUT                 td                    0.046      50.581 r       yibiao_1/N496_sub8.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      50.581         yibiao_1/N496_sub8.co [11]
                                   td                    0.046      50.627 r       yibiao_1/N496_sub8.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      50.627         yibiao_1/N496_sub8.co [13]
 CLMA_166_196/COUT                 td                    0.046      50.673 r       yibiao_1/N496_sub8.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      50.673         yibiao_1/N496_sub8.co [15]
                                   td                    0.046      50.719 r       yibiao_1/N496_sub8.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      50.719         yibiao_1/N496_sub8.co [17]
 CLMA_166_200/COUT                 td                    0.046      50.765 r       yibiao_1/N496_sub8.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      50.765         yibiao_1/N496_sub8.co [19]
                                   td                    0.046      50.811 r       yibiao_1/N496_sub8.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      50.811         yibiao_1/N496_sub8.co [21]
 CLMA_166_204/COUT                 td                    0.046      50.857 r       yibiao_1/N496_sub8.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      50.857         yibiao_1/N496_sub8.co [23]
                                   td                    0.046      50.903 r       yibiao_1/N496_sub8.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      50.903         yibiao_1/N496_sub8.co [25]
 CLMA_166_208/Y2                   td                    0.211      51.114 f       yibiao_1/N496_sub8.faddsub_26/gateop_perm/Y
                                   net (fanout=30)       0.422      51.536         yibiao_1/_N1465  
                                   td                    0.385      51.921 f       yibiao_1/N496_sub7.faddsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      51.921         yibiao_1/N496_sub7.co [1]
 CLMS_158_213/COUT                 td                    0.046      51.967 r       yibiao_1/N496_sub7.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      51.967         yibiao_1/N496_sub7.co [3]
                                   td                    0.046      52.013 r       yibiao_1/N496_sub7.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.013         yibiao_1/N496_sub7.co [5]
 CLMS_158_217/COUT                 td                    0.046      52.059 r       yibiao_1/N496_sub7.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.059         yibiao_1/N496_sub7.co [7]
                                   td                    0.046      52.105 r       yibiao_1/N496_sub7.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.105         yibiao_1/N496_sub7.co [9]
 CLMS_158_221/COUT                 td                    0.046      52.151 r       yibiao_1/N496_sub7.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.151         yibiao_1/N496_sub7.co [11]
                                   td                    0.046      52.197 r       yibiao_1/N496_sub7.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.197         yibiao_1/N496_sub7.co [13]
 CLMS_158_225/COUT                 td                    0.046      52.243 r       yibiao_1/N496_sub7.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.243         yibiao_1/N496_sub7.co [15]
                                   td                    0.046      52.289 r       yibiao_1/N496_sub7.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.289         yibiao_1/N496_sub7.co [17]
 CLMS_158_229/COUT                 td                    0.046      52.335 r       yibiao_1/N496_sub7.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.335         yibiao_1/N496_sub7.co [19]
                                   td                    0.046      52.381 r       yibiao_1/N496_sub7.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.381         yibiao_1/N496_sub7.co [21]
 CLMS_158_233/COUT                 td                    0.046      52.427 r       yibiao_1/N496_sub7.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.427         yibiao_1/N496_sub7.co [23]
                                   td                    0.046      52.473 r       yibiao_1/N496_sub7.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.473         yibiao_1/N496_sub7.co [25]
 CLMS_158_237/Y2                   td                    0.211      52.684 f       yibiao_1/N496_sub7.faddsub_26/gateop_perm/Y
                                   net (fanout=30)       1.084      53.768         yibiao_1/_N1491  
 CLMA_198_212/COUT                 td                    0.415      54.183 r       yibiao_1/N496_sub6.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      54.183         yibiao_1/N496_sub6.co [7]
                                   td                    0.046      54.229 r       yibiao_1/N496_sub6.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      54.229         yibiao_1/N496_sub6.co [9]
 CLMA_198_216/COUT                 td                    0.046      54.275 r       yibiao_1/N496_sub6.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      54.275         yibiao_1/N496_sub6.co [11]
                                   td                    0.046      54.321 r       yibiao_1/N496_sub6.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      54.321         yibiao_1/N496_sub6.co [13]
 CLMA_198_220/COUT                 td                    0.046      54.367 r       yibiao_1/N496_sub6.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      54.367         yibiao_1/N496_sub6.co [15]
                                   td                    0.046      54.413 r       yibiao_1/N496_sub6.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      54.413         yibiao_1/N496_sub6.co [17]
 CLMA_198_224/COUT                 td                    0.046      54.459 r       yibiao_1/N496_sub6.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      54.459         yibiao_1/N496_sub6.co [19]
                                   td                    0.046      54.505 r       yibiao_1/N496_sub6.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      54.505         yibiao_1/N496_sub6.co [21]
 CLMA_198_228/COUT                 td                    0.046      54.551 r       yibiao_1/N496_sub6.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      54.551         yibiao_1/N496_sub6.co [23]
                                   td                    0.046      54.597 r       yibiao_1/N496_sub6.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      54.597         yibiao_1/N496_sub6.co [25]
 CLMA_198_232/Y2                   td                    0.218      54.815 r       yibiao_1/N496_sub6.faddsub_26/gateop_perm/Y
                                   net (fanout=30)       0.581      55.396         yibiao_1/_N1517  
 CLMA_202_220/COUT                 td                    0.412      55.808 r       yibiao_1/N496_sub5.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      55.808         yibiao_1/N496_sub5.co [7]
                                   td                    0.046      55.854 r       yibiao_1/N496_sub5.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      55.854         yibiao_1/N496_sub5.co [9]
 CLMA_202_224/COUT                 td                    0.046      55.900 r       yibiao_1/N496_sub5.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      55.900         yibiao_1/N496_sub5.co [11]
                                   td                    0.046      55.946 r       yibiao_1/N496_sub5.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      55.946         yibiao_1/N496_sub5.co [13]
 CLMA_202_228/COUT                 td                    0.046      55.992 r       yibiao_1/N496_sub5.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      55.992         yibiao_1/N496_sub5.co [15]
                                   td                    0.046      56.038 r       yibiao_1/N496_sub5.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      56.038         yibiao_1/N496_sub5.co [17]
 CLMA_202_232/COUT                 td                    0.046      56.084 r       yibiao_1/N496_sub5.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      56.084         yibiao_1/N496_sub5.co [19]
                                   td                    0.046      56.130 r       yibiao_1/N496_sub5.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      56.130         yibiao_1/N496_sub5.co [21]
 CLMA_202_236/COUT                 td                    0.046      56.176 r       yibiao_1/N496_sub5.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      56.176         yibiao_1/N496_sub5.co [23]
                                   td                    0.046      56.222 r       yibiao_1/N496_sub5.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      56.222         yibiao_1/N496_sub5.co [25]
 CLMA_202_240/Y2                   td                    0.211      56.433 f       yibiao_1/N496_sub5.faddsub_26/gateop_perm/Y
                                   net (fanout=30)       0.834      57.267         yibiao_1/_N1543  
 CLMA_174_212/COUT                 td                    0.415      57.682 r       yibiao_1/N496_sub4.faddsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      57.682         yibiao_1/N496_sub4.co [3]
                                   td                    0.046      57.728 r       yibiao_1/N496_sub4.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      57.728         yibiao_1/N496_sub4.co [5]
 CLMA_174_216/COUT                 td                    0.046      57.774 r       yibiao_1/N496_sub4.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      57.774         yibiao_1/N496_sub4.co [7]
                                   td                    0.046      57.820 r       yibiao_1/N496_sub4.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      57.820         yibiao_1/N496_sub4.co [9]
 CLMA_174_220/COUT                 td                    0.046      57.866 r       yibiao_1/N496_sub4.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      57.866         yibiao_1/N496_sub4.co [11]
                                   td                    0.046      57.912 r       yibiao_1/N496_sub4.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      57.912         yibiao_1/N496_sub4.co [13]
 CLMA_174_224/COUT                 td                    0.046      57.958 r       yibiao_1/N496_sub4.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      57.958         yibiao_1/N496_sub4.co [15]
                                   td                    0.046      58.004 r       yibiao_1/N496_sub4.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      58.004         yibiao_1/N496_sub4.co [17]
 CLMA_174_228/COUT                 td                    0.046      58.050 r       yibiao_1/N496_sub4.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      58.050         yibiao_1/N496_sub4.co [19]
                                   td                    0.046      58.096 r       yibiao_1/N496_sub4.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      58.096         yibiao_1/N496_sub4.co [21]
 CLMA_174_232/COUT                 td                    0.046      58.142 r       yibiao_1/N496_sub4.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      58.142         yibiao_1/N496_sub4.co [23]
                                   td                    0.046      58.188 r       yibiao_1/N496_sub4.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      58.188         yibiao_1/N496_sub4.co [25]
 CLMA_174_236/Y2                   td                    0.211      58.399 f       yibiao_1/N496_sub4.faddsub_26/gateop_perm/Y
                                   net (fanout=30)       0.792      59.191         yibiao_1/_N1569  
 CLMA_162_216/COUT                 td                    0.415      59.606 r       yibiao_1/N496_sub3.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      59.606         yibiao_1/N496_sub3.co [7]
                                   td                    0.046      59.652 r       yibiao_1/N496_sub3.faddsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      59.652         yibiao_1/N496_sub3.co [9]
 CLMA_162_220/COUT                 td                    0.046      59.698 r       yibiao_1/N496_sub3.faddsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      59.698         yibiao_1/N496_sub3.co [11]
                                   td                    0.046      59.744 r       yibiao_1/N496_sub3.faddsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      59.744         yibiao_1/N496_sub3.co [13]
 CLMA_162_224/COUT                 td                    0.046      59.790 r       yibiao_1/N496_sub3.faddsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      59.790         yibiao_1/N496_sub3.co [15]
                                   td                    0.046      59.836 r       yibiao_1/N496_sub3.faddsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      59.836         yibiao_1/N496_sub3.co [17]
 CLMA_162_228/COUT                 td                    0.046      59.882 r       yibiao_1/N496_sub3.faddsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      59.882         yibiao_1/N496_sub3.co [19]
                                   td                    0.046      59.928 r       yibiao_1/N496_sub3.faddsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      59.928         yibiao_1/N496_sub3.co [21]
 CLMA_162_232/COUT                 td                    0.046      59.974 r       yibiao_1/N496_sub3.faddsub_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      59.974         yibiao_1/N496_sub3.co [23]
                                   td                    0.046      60.020 r       yibiao_1/N496_sub3.faddsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      60.020         yibiao_1/N496_sub3.co [25]
 CLMA_162_236/Y2                   td                    0.211      60.231 f       yibiao_1/N496_sub3.faddsub_26/gateop_perm/Y
                                   net (fanout=28)       1.054      61.285         yibiao_1/_N1595  
 CLMA_174_180/COUT                 td                    0.415      61.700 r       yibiao_1/N496_sub2.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      61.700         yibiao_1/N496_sub2.co [4]
                                   td                    0.046      61.746 r       yibiao_1/N496_sub2.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      61.746         yibiao_1/N496_sub2.co [6]
 CLMA_174_184/COUT                 td                    0.046      61.792 r       yibiao_1/N496_sub2.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      61.792         yibiao_1/N496_sub2.co [8]
                                   td                    0.046      61.838 r       yibiao_1/N496_sub2.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      61.838         yibiao_1/N496_sub2.co [10]
 CLMA_174_192/COUT                 td                    0.046      61.884 r       yibiao_1/N496_sub2.faddsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000      61.884         yibiao_1/N496_sub2.co [12]
                                   td                    0.046      61.930 r       yibiao_1/N496_sub2.faddsub_13/gateop_A2/Cout
                                   net (fanout=1)        0.000      61.930         yibiao_1/N496_sub2.co [14]
 CLMA_174_196/COUT                 td                    0.046      61.976 r       yibiao_1/N496_sub2.faddsub_15/gateop_A2/Cout
                                   net (fanout=1)        0.000      61.976         yibiao_1/N496_sub2.co [16]
                                   td                    0.046      62.022 r       yibiao_1/N496_sub2.faddsub_17/gateop_A2/Cout
                                   net (fanout=1)        0.000      62.022         yibiao_1/N496_sub2.co [18]
 CLMA_174_200/COUT                 td                    0.046      62.068 r       yibiao_1/N496_sub2.faddsub_19/gateop_A2/Cout
                                   net (fanout=1)        0.000      62.068         yibiao_1/N496_sub2.co [20]
                                   td                    0.046      62.114 r       yibiao_1/N496_sub2.faddsub_21/gateop_A2/Cout
                                   net (fanout=1)        0.000      62.114         yibiao_1/N496_sub2.co [22]
 CLMA_174_204/COUT                 td                    0.046      62.160 r       yibiao_1/N496_sub2.faddsub_23/gateop_A2/Cout
                                   net (fanout=1)        0.000      62.160         yibiao_1/N496_sub2.co [24]
 CLMA_174_208/Y1                   td                    0.382      62.542 f       yibiao_1/N496_sub2.faddsub_25/gateop_A2/Y1
                                   net (fanout=27)       0.506      63.048         yibiao_1/_N1621  
 CLMA_186_196/COUT                 td                    0.415      63.463 r       yibiao_1/N496_sub1.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      63.463         yibiao_1/N496_sub1.co [4]
                                   td                    0.046      63.509 r       yibiao_1/N496_sub1.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      63.509         yibiao_1/N496_sub1.co [6]
 CLMA_186_200/COUT                 td                    0.046      63.555 r       yibiao_1/N496_sub1.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      63.555         yibiao_1/N496_sub1.co [8]
                                   td                    0.046      63.601 r       yibiao_1/N496_sub1.faddsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      63.601         yibiao_1/N496_sub1.co [10]
 CLMA_186_204/COUT                 td                    0.046      63.647 r       yibiao_1/N496_sub1.faddsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000      63.647         yibiao_1/N496_sub1.co [12]
                                   td                    0.046      63.693 r       yibiao_1/N496_sub1.faddsub_13/gateop_A2/Cout
                                   net (fanout=1)        0.000      63.693         yibiao_1/N496_sub1.co [14]
 CLMA_186_208/COUT                 td                    0.046      63.739 r       yibiao_1/N496_sub1.faddsub_15/gateop_A2/Cout
                                   net (fanout=1)        0.000      63.739         yibiao_1/N496_sub1.co [16]
                                   td                    0.046      63.785 r       yibiao_1/N496_sub1.faddsub_17/gateop_A2/Cout
                                   net (fanout=1)        0.000      63.785         yibiao_1/N496_sub1.co [18]
 CLMA_186_212/COUT                 td                    0.046      63.831 r       yibiao_1/N496_sub1.faddsub_19/gateop_A2/Cout
                                   net (fanout=1)        0.000      63.831         yibiao_1/N496_sub1.co [20]
                                   td                    0.046      63.877 r       yibiao_1/N496_sub1.faddsub_21/gateop_A2/Cout
                                   net (fanout=1)        0.000      63.877         yibiao_1/N496_sub1.co [22]
 CLMA_186_216/COUT                 td                    0.046      63.923 r       yibiao_1/N496_sub1.faddsub_23/gateop_A2/Cout
                                   net (fanout=1)        0.000      63.923         yibiao_1/N496_sub1.co [24]
 CLMA_186_220/Y1                   td                    0.382      64.305 f       yibiao_1/N496_sub1.faddsub_25/gateop_A2/Y1
                                   net (fanout=28)       0.566      64.871         yibiao_1/_N1647  
 CLMA_182_185/Y3                   td                    0.170      65.041 r       yibiao_1/N497[1]/gateop_perm/Z
                                   net (fanout=2)        0.166      65.207         yibiao_1/duty_cycle [1]
 CLMS_186_185/Y0                   td                    0.170      65.377 r       yibiao_1/N615_lt0_mux3/gateop_perm/Z
                                   net (fanout=3)        0.283      65.660         yibiao_1/_N2610  
 CLMS_186_193/A4                                                           r       yibiao_1/duty_cycle_dec[1]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  65.660         Logic Levels: 209
                                                                                   Logic: 38.560ns(60.202%), Route: 25.491ns(39.798%)
----------------------------------------------------------------------------------------------------

 Clock pll_adda|u_pll_adda/u_pll_e3/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_75/CLK_OUT1                                     0.000    1000.000 r       u_pll_adda/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.631    1000.631         nt_ad_clk_2      
 USCM_84_108/CLK_USCM              td                    0.000    1000.631 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3080)     0.936    1001.567         ntclkbufg_0      
 CLMS_186_193/CLK                                                          r       yibiao_1/duty_cycle_dec[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.011    1001.578                          
 clock uncertainty                                      -0.150    1001.428                          

 Setup time                                             -0.097    1001.331                          

 Data required time                                               1001.331                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.331                          
 Data arrival time                                                  65.660                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       935.671                          
====================================================================================================

====================================================================================================

Startpoint  : meter_0/dat_pool[54]/opit_0_inv_A2Q21/CLK
Endpoint    : meter_0/pool_cal[53]/opit_0_inv/D
Path Group  : pll_adda|u_pll_adda/u_pll_e3/CLKOUT1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.609
  Launch Clock Delay      :  1.567
  Clock Pessimism Removal :  -0.026

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_adda|u_pll_adda/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_75/CLK_OUT1                                     0.000       0.000 r       u_pll_adda/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.631       0.631         nt_ad_clk_2      
 USCM_84_108/CLK_USCM              td                    0.000       0.631 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3080)     0.936       1.567         ntclkbufg_0      
 CLMS_198_249/CLK                                                          r       meter_0/dat_pool[54]/opit_0_inv_A2Q21/CLK

 CLMS_198_249/Q2                   tco                   0.192       1.759 r       meter_0/dat_pool[54]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.067       1.826         meter_0/dat_pool [53]
 CLMA_198_248/M1                                                           r       meter_0/pool_cal[53]/opit_0_inv/D

 Data arrival time                                                   1.826         Logic Levels: 0  
                                                                                   Logic: 0.192ns(74.131%), Route: 0.067ns(25.869%)
----------------------------------------------------------------------------------------------------

 Clock pll_adda|u_pll_adda/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_75/CLK_OUT1                                     0.000       0.000 r       u_pll_adda/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.642       0.642         nt_ad_clk_2      
 USCM_84_108/CLK_USCM              td                    0.000       0.642 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3080)     0.967       1.609         ntclkbufg_0      
 CLMA_198_248/CLK                                                          r       meter_0/pool_cal[53]/opit_0_inv/CLK
 clock pessimism                                        -0.026       1.583                          
 clock uncertainty                                       0.000       1.583                          

 Hold time                                              -0.011       1.572                          

 Data required time                                                  1.572                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.572                          
 Data arrival time                                                   1.826                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.254                          
====================================================================================================

====================================================================================================

Startpoint  : wav_display_1/u_thd/u_sqrt/sqrt_data[13]/opit_0/CLK
Endpoint    : wav_display_1/u_thd/u_sqrt/sqrt_data[14]/opit_0/D
Path Group  : pll_adda|u_pll_adda/u_pll_e3/CLKOUT1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.726
  Launch Clock Delay      :  1.683
  Clock Pessimism Removal :  -0.028

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_adda|u_pll_adda/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_75/CLK_OUT1                                     0.000       0.000 r       u_pll_adda/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.631       0.631         nt_ad_clk_2      
 USCM_84_108/CLK_USCM              td                    0.000       0.631 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3080)     1.052       1.683         ntclkbufg_0      
 CLMA_210_285/CLK                                                          r       wav_display_1/u_thd/u_sqrt/sqrt_data[13]/opit_0/CLK

 CLMA_210_285/Q0                   tco                   0.190       1.873 r       wav_display_1/u_thd/u_sqrt/sqrt_data[13]/opit_0/Q
                                   net (fanout=4)        0.068       1.941         wav_display_1/u_thd/sqrt_result [13]
 CLMA_210_284/M0                                                           r       wav_display_1/u_thd/u_sqrt/sqrt_data[14]/opit_0/D

 Data arrival time                                                   1.941         Logic Levels: 0  
                                                                                   Logic: 0.190ns(73.643%), Route: 0.068ns(26.357%)
----------------------------------------------------------------------------------------------------

 Clock pll_adda|u_pll_adda/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_75/CLK_OUT1                                     0.000       0.000 r       u_pll_adda/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.642       0.642         nt_ad_clk_2      
 USCM_84_108/CLK_USCM              td                    0.000       0.642 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3080)     1.084       1.726         ntclkbufg_0      
 CLMA_210_284/CLK                                                          r       wav_display_1/u_thd/u_sqrt/sqrt_data[14]/opit_0/CLK
 clock pessimism                                        -0.028       1.698                          
 clock uncertainty                                       0.000       1.698                          

 Hold time                                              -0.011       1.687                          

 Data required time                                                  1.687                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.687                          
 Data arrival time                                                   1.941                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.254                          
====================================================================================================

====================================================================================================

Startpoint  : meter_0/dat_pool[18]/opit_0_inv_A2Q21/CLK
Endpoint    : meter_0/pool_cal[17]/opit_0_inv/D
Path Group  : pll_adda|u_pll_adda/u_pll_e3/CLKOUT1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.609
  Launch Clock Delay      :  1.567
  Clock Pessimism Removal :  -0.026

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_adda|u_pll_adda/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_75/CLK_OUT1                                     0.000       0.000 r       u_pll_adda/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.631       0.631         nt_ad_clk_2      
 USCM_84_108/CLK_USCM              td                    0.000       0.631 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3080)     0.936       1.567         ntclkbufg_0      
 CLMS_198_213/CLK                                                          r       meter_0/dat_pool[18]/opit_0_inv_A2Q21/CLK

 CLMS_198_213/Q2                   tco                   0.192       1.759 r       meter_0/dat_pool[18]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.069       1.828         meter_0/dat_pool [17]
 CLMA_198_212/M1                                                           r       meter_0/pool_cal[17]/opit_0_inv/D

 Data arrival time                                                   1.828         Logic Levels: 0  
                                                                                   Logic: 0.192ns(73.563%), Route: 0.069ns(26.437%)
----------------------------------------------------------------------------------------------------

 Clock pll_adda|u_pll_adda/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_75/CLK_OUT1                                     0.000       0.000 r       u_pll_adda/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.642       0.642         nt_ad_clk_2      
 USCM_84_108/CLK_USCM              td                    0.000       0.642 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=3080)     0.967       1.609         ntclkbufg_0      
 CLMA_198_212/CLK                                                          r       meter_0/pool_cal[17]/opit_0_inv/CLK
 clock pessimism                                        -0.026       1.583                          
 clock uncertainty                                       0.000       1.583                          

 Hold time                                              -0.011       1.572                          

 Data required time                                                  1.572                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.572                          
 Data arrival time                                                   1.828                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.256                          
====================================================================================================

====================================================================================================

Startpoint  : meter_0/u_div64/Temp_D[66]/opit_0_inv_L5Q_perm/CLK
Endpoint    : meter_0/u_div64/Temp_D[86]/opit_0_inv_L5Q_perm/L4
Path Group  : meter_pll|meter_0/pll_0/u_pll_e3/CLKOUT0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.894
  Launch Clock Delay      :  1.942
  Clock Pessimism Removal :  0.032

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock meter_pll|meter_0/pll_0/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       meter_0/pll_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.975       0.975         meter_0/cclk     
 USCM_84_112/CLK_USCM              td                    0.000       0.975 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=162)      0.967       1.942         ntclkbufg_4      
 CLMA_174_208/CLK                                                          r       meter_0/u_div64/Temp_D[66]/opit_0_inv_L5Q_perm/CLK

 CLMA_174_208/Q2                   tco                   0.233       2.175 f       meter_0/u_div64/Temp_D[66]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.663       2.838         meter_0/u_div64/Temp_D [66]
                                   td                    0.385       3.223 f       meter_0/u_div64/N27.lt_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.223         meter_0/u_div64/N27.co [2]
 CLMA_182_241/COUT                 td                    0.046       3.269 r       meter_0/u_div64/N27.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.269         meter_0/u_div64/N27.co [6]
                                   td                    0.046       3.315 r       meter_0/u_div64/N27.lt_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.315         meter_0/u_div64/N27.co [10]
 CLMA_182_245/COUT                 td                    0.046       3.361 r       meter_0/u_div64/N27.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.361         meter_0/u_div64/N27.co [14]
                                   td                    0.046       3.407 r       meter_0/u_div64/N27.lt_8/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.407         meter_0/u_div64/N27.co [18]
 CLMA_182_249/COUT                 td                    0.046       3.453 r       meter_0/u_div64/N27.lt_10/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.453         meter_0/u_div64/N27.co [22]
                                   td                    0.046       3.499 r       meter_0/u_div64/N27.lt_12/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.499         meter_0/u_div64/N27.co [28]
 CLMA_182_253/Y3                   td                    0.432       3.931 f       meter_0/u_div64/N27.lt_15/gateop_A2/Y1
                                   net (fanout=33)       0.774       4.705         meter_0/u_div64/N27
                                   td                    0.385       5.090 f       meter_0/u_div64/N29.fsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.090         meter_0/u_div64/N29.co [1]
 CLMA_186_224/COUT                 td                    0.046       5.136 r       meter_0/u_div64/N29.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.136         meter_0/u_div64/N29.co [3]
                                   td                    0.046       5.182 r       meter_0/u_div64/N29.fsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.182         meter_0/u_div64/N29.co [5]
 CLMA_186_228/COUT                 td                    0.046       5.228 r       meter_0/u_div64/N29.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.228         meter_0/u_div64/N29.co [7]
                                   td                    0.046       5.274 r       meter_0/u_div64/N29.fsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.274         meter_0/u_div64/N29.co [9]
 CLMA_186_232/COUT                 td                    0.046       5.320 r       meter_0/u_div64/N29.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.320         meter_0/u_div64/N29.co [11]
                                   td                    0.046       5.366 r       meter_0/u_div64/N29.fsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.366         meter_0/u_div64/N29.co [13]
 CLMA_186_236/COUT                 td                    0.046       5.412 r       meter_0/u_div64/N29.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.412         meter_0/u_div64/N29.co [15]
                                   td                    0.046       5.458 r       meter_0/u_div64/N29.fsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.458         meter_0/u_div64/N29.co [17]
 CLMA_186_240/COUT                 td                    0.046       5.504 r       meter_0/u_div64/N29.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.504         meter_0/u_div64/N29.co [19]
                                   td                    0.046       5.550 r       meter_0/u_div64/N29.fsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.550         meter_0/u_div64/N29.co [21]
 CLMA_186_244/Y3                   td                    0.404       5.954 r       meter_0/u_div64/N29.fsub_22/gateop_A2/Y1
                                   net (fanout=1)        0.392       6.346         meter_0/u_div64/_N12027
 CLMS_174_245/B4                                                           r       meter_0/u_div64/Temp_D[86]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   6.346         Logic Levels: 10 
                                                                                   Logic: 2.575ns(58.470%), Route: 1.829ns(41.530%)
----------------------------------------------------------------------------------------------------

 Clock meter_pll|meter_0/pll_0/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000    1000.000 r       meter_0/pll_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.958    1000.958         meter_0/cclk     
 USCM_84_112/CLK_USCM              td                    0.000    1000.958 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=162)      0.936    1001.894         ntclkbufg_4      
 CLMS_174_245/CLK                                                          r       meter_0/u_div64/Temp_D[86]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.032    1001.926                          
 clock uncertainty                                      -0.150    1001.776                          

 Setup time                                             -0.096    1001.680                          

 Data required time                                               1001.680                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.680                          
 Data arrival time                                                   6.346                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.334                          
====================================================================================================

====================================================================================================

Startpoint  : meter_0/u_div64/Temp_D[66]/opit_0_inv_L5Q_perm/CLK
Endpoint    : meter_0/u_div64/Temp_D[84]/opit_0_inv_L5Q_perm/L4
Path Group  : meter_pll|meter_0/pll_0/u_pll_e3/CLKOUT0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.894
  Launch Clock Delay      :  1.942
  Clock Pessimism Removal :  0.032

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock meter_pll|meter_0/pll_0/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       meter_0/pll_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.975       0.975         meter_0/cclk     
 USCM_84_112/CLK_USCM              td                    0.000       0.975 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=162)      0.967       1.942         ntclkbufg_4      
 CLMA_174_208/CLK                                                          r       meter_0/u_div64/Temp_D[66]/opit_0_inv_L5Q_perm/CLK

 CLMA_174_208/Q2                   tco                   0.233       2.175 f       meter_0/u_div64/Temp_D[66]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.663       2.838         meter_0/u_div64/Temp_D [66]
                                   td                    0.385       3.223 f       meter_0/u_div64/N27.lt_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.223         meter_0/u_div64/N27.co [2]
 CLMA_182_241/COUT                 td                    0.046       3.269 r       meter_0/u_div64/N27.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.269         meter_0/u_div64/N27.co [6]
                                   td                    0.046       3.315 r       meter_0/u_div64/N27.lt_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.315         meter_0/u_div64/N27.co [10]
 CLMA_182_245/COUT                 td                    0.046       3.361 r       meter_0/u_div64/N27.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.361         meter_0/u_div64/N27.co [14]
                                   td                    0.046       3.407 r       meter_0/u_div64/N27.lt_8/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.407         meter_0/u_div64/N27.co [18]
 CLMA_182_249/COUT                 td                    0.046       3.453 r       meter_0/u_div64/N27.lt_10/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.453         meter_0/u_div64/N27.co [22]
                                   td                    0.046       3.499 r       meter_0/u_div64/N27.lt_12/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.499         meter_0/u_div64/N27.co [28]
 CLMA_182_253/Y3                   td                    0.432       3.931 f       meter_0/u_div64/N27.lt_15/gateop_A2/Y1
                                   net (fanout=33)       0.774       4.705         meter_0/u_div64/N27
                                   td                    0.385       5.090 f       meter_0/u_div64/N29.fsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.090         meter_0/u_div64/N29.co [1]
 CLMA_186_224/COUT                 td                    0.046       5.136 r       meter_0/u_div64/N29.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.136         meter_0/u_div64/N29.co [3]
                                   td                    0.046       5.182 r       meter_0/u_div64/N29.fsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.182         meter_0/u_div64/N29.co [5]
 CLMA_186_228/COUT                 td                    0.046       5.228 r       meter_0/u_div64/N29.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.228         meter_0/u_div64/N29.co [7]
                                   td                    0.046       5.274 r       meter_0/u_div64/N29.fsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.274         meter_0/u_div64/N29.co [9]
 CLMA_186_232/COUT                 td                    0.046       5.320 r       meter_0/u_div64/N29.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.320         meter_0/u_div64/N29.co [11]
                                   td                    0.046       5.366 r       meter_0/u_div64/N29.fsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.366         meter_0/u_div64/N29.co [13]
 CLMA_186_236/COUT                 td                    0.046       5.412 r       meter_0/u_div64/N29.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.412         meter_0/u_div64/N29.co [15]
                                   td                    0.046       5.458 r       meter_0/u_div64/N29.fsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.458         meter_0/u_div64/N29.co [17]
 CLMA_186_240/COUT                 td                    0.046       5.504 r       meter_0/u_div64/N29.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.504         meter_0/u_div64/N29.co [19]
 CLMA_186_244/Y1                   td                    0.401       5.905 r       meter_0/u_div64/N29.fsub_20/gateop_A2/Y1
                                   net (fanout=1)        0.397       6.302         meter_0/u_div64/_N12025
 CLMS_174_245/D4                                                           r       meter_0/u_div64/Temp_D[84]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   6.302         Logic Levels: 10 
                                                                                   Logic: 2.526ns(57.936%), Route: 1.834ns(42.064%)
----------------------------------------------------------------------------------------------------

 Clock meter_pll|meter_0/pll_0/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000    1000.000 r       meter_0/pll_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.958    1000.958         meter_0/cclk     
 USCM_84_112/CLK_USCM              td                    0.000    1000.958 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=162)      0.936    1001.894         ntclkbufg_4      
 CLMS_174_245/CLK                                                          r       meter_0/u_div64/Temp_D[84]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.032    1001.926                          
 clock uncertainty                                      -0.150    1001.776                          

 Setup time                                             -0.096    1001.680                          

 Data required time                                               1001.680                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.680                          
 Data arrival time                                                   6.302                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.378                          
====================================================================================================

====================================================================================================

Startpoint  : meter_0/u_div64/i[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : meter_0/u_div64/Dividend[62]/opit_0_inv_A2Q21/CE
Path Group  : meter_pll|meter_0/pll_0/u_pll_e3/CLKOUT0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.085  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.010
  Launch Clock Delay      :  1.942
  Clock Pessimism Removal :  0.017

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock meter_pll|meter_0/pll_0/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       meter_0/pll_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.975       0.975         meter_0/cclk     
 USCM_84_112/CLK_USCM              td                    0.000       0.975 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=162)      0.967       1.942         ntclkbufg_4      
 CLMA_182_208/CLK                                                          r       meter_0/u_div64/i[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_182_208/Q2                   tco                   0.233       2.175 f       meter_0/u_div64/i[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.477       2.652         meter_0/u_div64/i [3]
 CLMA_182_196/Y2                   td                    0.276       2.928 f       meter_0/u_div64/N75_7/gateop_perm/Z
                                   net (fanout=6)        0.167       3.095         meter_0/u_div64/_N22241
 CLMA_182_197/Y2                   td                    0.259       3.354 r       meter_0/u_div64/N87/gateop_perm/Z
                                   net (fanout=12)       0.289       3.643         meter_0/u_div64/N87
 CLMA_194_197/CECO                 td                    0.148       3.791 r       meter_0/u_div64/Dividend[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       3.791         ntR822           
 CLMA_194_201/CECO                 td                    0.148       3.939 r       meter_0/u_div64/Dividend[8]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       3.939         ntR821           
 CLMA_194_205/CECO                 td                    0.148       4.087 r       meter_0/u_div64/Dividend[12]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       4.087         ntR820           
 CLMA_194_209/CECO                 td                    0.148       4.235 r       meter_0/u_div64/Dividend[16]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       4.235         ntR819           
 CLMA_194_213/CECO                 td                    0.148       4.383 r       meter_0/u_div64/Dividend[20]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       4.383         ntR818           
 CLMA_194_217/CECO                 td                    0.148       4.531 r       meter_0/u_div64/Dividend[24]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       4.531         ntR817           
 CLMA_194_221/CECO                 td                    0.148       4.679 r       meter_0/u_div64/Dividend[28]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       4.679         ntR816           
 CLMA_194_225/CECO                 td                    0.148       4.827 r       meter_0/u_div64/Dividend[32]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       4.827         ntR815           
 CLMA_194_229/CECO                 td                    0.148       4.975 r       meter_0/u_div64/Dividend[36]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       4.975         ntR814           
 CLMA_194_233/CECO                 td                    0.148       5.123 r       meter_0/u_div64/Dividend[40]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.123         ntR813           
 CLMA_194_237/CECO                 td                    0.148       5.271 r       meter_0/u_div64/Dividend[44]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.271         ntR812           
 CLMA_194_241/CECO                 td                    0.148       5.419 r       meter_0/u_div64/Dividend[48]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.419         ntR811           
 CLMA_194_245/CECO                 td                    0.148       5.567 r       meter_0/u_div64/Dividend[52]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.567         ntR810           
 CLMA_194_249/CECO                 td                    0.148       5.715 r       meter_0/u_div64/Dividend[56]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.715         ntR809           
 CLMA_194_253/CECO                 td                    0.148       5.863 r       meter_0/u_div64/Dividend[60]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.863         ntR808           
 CLMA_194_257/CECI                                                         r       meter_0/u_div64/Dividend[62]/opit_0_inv_A2Q21/CE

 Data arrival time                                                   5.863         Logic Levels: 17 
                                                                                   Logic: 2.988ns(76.205%), Route: 0.933ns(23.795%)
----------------------------------------------------------------------------------------------------

 Clock meter_pll|meter_0/pll_0/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000    1000.000 r       meter_0/pll_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.958    1000.958         meter_0/cclk     
 USCM_84_112/CLK_USCM              td                    0.000    1000.958 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.052    1002.010         ntclkbufg_4      
 CLMA_194_257/CLK                                                          r       meter_0/u_div64/Dividend[62]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.017    1002.027                          
 clock uncertainty                                      -0.150    1001.877                          

 Setup time                                             -0.588    1001.289                          

 Data required time                                               1001.289                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.289                          
 Data arrival time                                                   5.863                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.426                          
====================================================================================================

====================================================================================================

Startpoint  : meter_0/u_div64/Temp_D[90]/opit_0_inv_A2Q1/CLK
Endpoint    : meter_0/u_div64/Temp_D[92]/opit_0_inv_A2Q21/I04
Path Group  : meter_pll|meter_0/pll_0/u_pll_e3/CLKOUT0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.148  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.059
  Launch Clock Delay      :  1.894
  Clock Pessimism Removal :  -0.017

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock meter_pll|meter_0/pll_0/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       meter_0/pll_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.958       0.958         meter_0/cclk     
 USCM_84_112/CLK_USCM              td                    0.000       0.958 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=162)      0.936       1.894         ntclkbufg_4      
 CLMA_186_248/CLK                                                          r       meter_0/u_div64/Temp_D[90]/opit_0_inv_A2Q1/CLK

 CLMA_186_248/Q3                   tco                   0.186       2.080 f       meter_0/u_div64/Temp_D[90]/opit_0_inv_A2Q1/Q
                                   net (fanout=3)        0.164       2.244         meter_0/u_div64/Temp_D [90]
 CLMA_186_252/A4                                                           f       meter_0/u_div64/Temp_D[92]/opit_0_inv_A2Q21/I04

 Data arrival time                                                   2.244         Logic Levels: 0  
                                                                                   Logic: 0.186ns(53.143%), Route: 0.164ns(46.857%)
----------------------------------------------------------------------------------------------------

 Clock meter_pll|meter_0/pll_0/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       meter_0/pll_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.975       0.975         meter_0/cclk     
 USCM_84_112/CLK_USCM              td                    0.000       0.975 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.084       2.059         ntclkbufg_4      
 CLMA_186_252/CLK                                                          r       meter_0/u_div64/Temp_D[92]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.017       2.042                          
 clock uncertainty                                       0.000       2.042                          

 Hold time                                              -0.027       2.015                          

 Data required time                                                  2.015                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.015                          
 Data arrival time                                                   2.244                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.229                          
====================================================================================================

====================================================================================================

Startpoint  : meter_0/u_div64/Temp_D[18]/opit_0_inv_L5Q_perm/CLK
Endpoint    : meter_0/u_div64/Temp_D[19]/opit_0_inv_L5Q_perm/L4
Path Group  : meter_pll|meter_0/pll_0/u_pll_e3/CLKOUT0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.942
  Launch Clock Delay      :  1.894
  Clock Pessimism Removal :  -0.047

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock meter_pll|meter_0/pll_0/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       meter_0/pll_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.958       0.958         meter_0/cclk     
 USCM_84_112/CLK_USCM              td                    0.000       0.958 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=162)      0.936       1.894         ntclkbufg_4      
 CLMA_198_196/CLK                                                          r       meter_0/u_div64/Temp_D[18]/opit_0_inv_L5Q_perm/CLK

 CLMA_198_196/Q0                   tco                   0.187       2.081 f       meter_0/u_div64/Temp_D[18]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.062       2.143         meter_0/u_div64/Temp_D [18]
 CLMA_198_196/B4                                                           f       meter_0/u_div64/Temp_D[19]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.143         Logic Levels: 0  
                                                                                   Logic: 0.187ns(75.100%), Route: 0.062ns(24.900%)
----------------------------------------------------------------------------------------------------

 Clock meter_pll|meter_0/pll_0/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       meter_0/pll_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.975       0.975         meter_0/cclk     
 USCM_84_112/CLK_USCM              td                    0.000       0.975 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=162)      0.967       1.942         ntclkbufg_4      
 CLMA_198_196/CLK                                                          r       meter_0/u_div64/Temp_D[19]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.047       1.895                          
 clock uncertainty                                       0.000       1.895                          

 Hold time                                              -0.027       1.868                          

 Data required time                                                  1.868                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.868                          
 Data arrival time                                                   2.143                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.275                          
====================================================================================================

====================================================================================================

Startpoint  : meter_0/u_div64/Temp_D[61]/opit_0_inv_L5Q_perm/CLK
Endpoint    : meter_0/u_div64/Temp_D[62]/opit_0_inv_L5Q_perm/L4
Path Group  : meter_pll|meter_0/pll_0/u_pll_e3/CLKOUT0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.059
  Launch Clock Delay      :  2.010
  Clock Pessimism Removal :  -0.049

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock meter_pll|meter_0/pll_0/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       meter_0/pll_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.958       0.958         meter_0/cclk     
 USCM_84_112/CLK_USCM              td                    0.000       0.958 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.052       2.010         ntclkbufg_4      
 CLMA_194_260/CLK                                                          r       meter_0/u_div64/Temp_D[61]/opit_0_inv_L5Q_perm/CLK

 CLMA_194_260/Q0                   tco                   0.187       2.197 f       meter_0/u_div64/Temp_D[61]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.062       2.259         meter_0/u_div64/Temp_D [61]
 CLMA_194_260/B4                                                           f       meter_0/u_div64/Temp_D[62]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.259         Logic Levels: 0  
                                                                                   Logic: 0.187ns(75.100%), Route: 0.062ns(24.900%)
----------------------------------------------------------------------------------------------------

 Clock meter_pll|meter_0/pll_0/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_303/CLK_OUT0                                    0.000       0.000 r       meter_0/pll_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.975       0.975         meter_0/cclk     
 USCM_84_112/CLK_USCM              td                    0.000       0.975 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.084       2.059         ntclkbufg_4      
 CLMA_194_260/CLK                                                          r       meter_0/u_div64/Temp_D[62]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.049       2.010                          
 clock uncertainty                                       0.000       2.010                          

 Hold time                                              -0.027       1.983                          

 Data required time                                                  1.983                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.983                          
 Data arrival time                                                   2.259                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.276                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[21]/opit_0_AQ/RS
Path Group  : pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.567
  Launch Clock Delay      :  1.609
  Clock Pessimism Removal :  0.026

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT1                                     0.000       0.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.642       0.642         hdmi_color/cfg_clk
 USCM_84_111/CLK_USCM              td                    0.000       0.642 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=125)      0.967       1.609         ntclkbufg_5      
 CLMA_226_100/CLK                                                          r       hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_226_100/Q0                   tco                   0.231       1.840 f       hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.264       2.104         hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt [0]
 CLMA_226_104/Y0                   td                    0.397       2.501 f       hdmi_color/ms72xx_ctl/ms7210_ctl/N403_18/gateop_perm/Z
                                   net (fanout=1)        0.369       2.870         hdmi_color/ms72xx_ctl/ms7210_ctl/_N24875
 CLMA_226_96/Y1                    td                    0.377       3.247 f       hdmi_color/ms72xx_ctl/ms7210_ctl/N403_22/gateop_perm/Z
                                   net (fanout=4)        0.279       3.526         hdmi_color/ms72xx_ctl/ms7210_ctl/N612 [0]
 CLMS_226_89/Y3                    td                    0.377       3.903 f       hdmi_color/ms72xx_ctl/ms7210_ctl/N539/gateop_perm/Z
                                   net (fanout=3)        0.259       4.162         hdmi_color/ms72xx_ctl/ms7210_ctl/N539
 CLMS_226_93/RSCO                  td                    0.118       4.280 f       hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       4.280         ntR15            
 CLMS_226_97/RSCO                  td                    0.118       4.398 f       hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       4.398         ntR14            
 CLMS_226_101/RSCO                 td                    0.118       4.516 f       hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[12]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       4.516         ntR13            
 CLMS_226_105/RSCO                 td                    0.118       4.634 f       hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[16]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       4.634         ntR12            
 CLMS_226_109/RSCO                 td                    0.118       4.752 f       hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[20]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000       4.752         ntR11            
 CLMS_226_113/RSCI                                                         f       hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[21]/opit_0_AQ/RS

 Data arrival time                                                   4.752         Logic Levels: 8  
                                                                                   Logic: 1.972ns(62.743%), Route: 1.171ns(37.257%)
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_55/CLK_OUT1                                     0.000    1000.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.631    1000.631         hdmi_color/cfg_clk
 USCM_84_111/CLK_USCM              td                    0.000    1000.631 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=125)      0.936    1001.567         ntclkbufg_5      
 CLMS_226_113/CLK                                                          r       hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[21]/opit_0_AQ/CLK
 clock pessimism                                         0.026    1001.593                          
 clock uncertainty                                      -0.150    1001.443                          

 Setup time                                             -0.281    1001.162                          

 Data required time                                               1001.162                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.162                          
 Data arrival time                                                   4.752                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.410                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[18]/opit_0_A2Q21/RS
Path Group  : pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.567
  Launch Clock Delay      :  1.609
  Clock Pessimism Removal :  0.026

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT1                                     0.000       0.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.642       0.642         hdmi_color/cfg_clk
 USCM_84_111/CLK_USCM              td                    0.000       0.642 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=125)      0.967       1.609         ntclkbufg_5      
 CLMA_226_100/CLK                                                          r       hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_226_100/Q0                   tco                   0.231       1.840 f       hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.264       2.104         hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt [0]
 CLMA_226_104/Y0                   td                    0.397       2.501 f       hdmi_color/ms72xx_ctl/ms7210_ctl/N403_18/gateop_perm/Z
                                   net (fanout=1)        0.369       2.870         hdmi_color/ms72xx_ctl/ms7210_ctl/_N24875
 CLMA_226_96/Y1                    td                    0.377       3.247 f       hdmi_color/ms72xx_ctl/ms7210_ctl/N403_22/gateop_perm/Z
                                   net (fanout=4)        0.279       3.526         hdmi_color/ms72xx_ctl/ms7210_ctl/N612 [0]
 CLMS_226_89/Y3                    td                    0.377       3.903 f       hdmi_color/ms72xx_ctl/ms7210_ctl/N539/gateop_perm/Z
                                   net (fanout=3)        0.259       4.162         hdmi_color/ms72xx_ctl/ms7210_ctl/N539
 CLMS_226_93/RSCO                  td                    0.118       4.280 f       hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       4.280         ntR15            
 CLMS_226_97/RSCO                  td                    0.118       4.398 f       hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       4.398         ntR14            
 CLMS_226_101/RSCO                 td                    0.118       4.516 f       hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[12]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       4.516         ntR13            
 CLMS_226_105/RSCO                 td                    0.118       4.634 f       hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[16]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       4.634         ntR12            
 CLMS_226_109/RSCI                                                         f       hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[18]/opit_0_A2Q21/RS

 Data arrival time                                                   4.634         Logic Levels: 7  
                                                                                   Logic: 1.854ns(61.289%), Route: 1.171ns(38.711%)
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_55/CLK_OUT1                                     0.000    1000.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.631    1000.631         hdmi_color/cfg_clk
 USCM_84_111/CLK_USCM              td                    0.000    1000.631 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=125)      0.936    1001.567         ntclkbufg_5      
 CLMS_226_109/CLK                                                          r       hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[18]/opit_0_A2Q21/CLK
 clock pessimism                                         0.026    1001.593                          
 clock uncertainty                                      -0.150    1001.443                          

 Setup time                                             -0.281    1001.162                          

 Data required time                                               1001.162                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.162                          
 Data arrival time                                                   4.634                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.528                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[20]/opit_0_A2Q21/RS
Path Group  : pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.567
  Launch Clock Delay      :  1.609
  Clock Pessimism Removal :  0.026

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT1                                     0.000       0.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.642       0.642         hdmi_color/cfg_clk
 USCM_84_111/CLK_USCM              td                    0.000       0.642 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=125)      0.967       1.609         ntclkbufg_5      
 CLMA_226_100/CLK                                                          r       hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_226_100/Q0                   tco                   0.231       1.840 f       hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.264       2.104         hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt [0]
 CLMA_226_104/Y0                   td                    0.397       2.501 f       hdmi_color/ms72xx_ctl/ms7210_ctl/N403_18/gateop_perm/Z
                                   net (fanout=1)        0.369       2.870         hdmi_color/ms72xx_ctl/ms7210_ctl/_N24875
 CLMA_226_96/Y1                    td                    0.377       3.247 f       hdmi_color/ms72xx_ctl/ms7210_ctl/N403_22/gateop_perm/Z
                                   net (fanout=4)        0.279       3.526         hdmi_color/ms72xx_ctl/ms7210_ctl/N612 [0]
 CLMS_226_89/Y3                    td                    0.377       3.903 f       hdmi_color/ms72xx_ctl/ms7210_ctl/N539/gateop_perm/Z
                                   net (fanout=3)        0.259       4.162         hdmi_color/ms72xx_ctl/ms7210_ctl/N539
 CLMS_226_93/RSCO                  td                    0.118       4.280 f       hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       4.280         ntR15            
 CLMS_226_97/RSCO                  td                    0.118       4.398 f       hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       4.398         ntR14            
 CLMS_226_101/RSCO                 td                    0.118       4.516 f       hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[12]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       4.516         ntR13            
 CLMS_226_105/RSCO                 td                    0.118       4.634 f       hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[16]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       4.634         ntR12            
 CLMS_226_109/RSCI                                                         f       hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[20]/opit_0_A2Q21/RS

 Data arrival time                                                   4.634         Logic Levels: 7  
                                                                                   Logic: 1.854ns(61.289%), Route: 1.171ns(38.711%)
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_55/CLK_OUT1                                     0.000    1000.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.631    1000.631         hdmi_color/cfg_clk
 USCM_84_111/CLK_USCM              td                    0.000    1000.631 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=125)      0.936    1001.567         ntclkbufg_5      
 CLMS_226_109/CLK                                                          r       hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[20]/opit_0_A2Q21/CLK
 clock pessimism                                         0.026    1001.593                          
 clock uncertainty                                      -0.150    1001.443                          

 Setup time                                             -0.281    1001.162                          

 Data required time                                               1001.162                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.162                          
 Data arrival time                                                   4.634                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.528                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK
Endpoint    : hdmi_color/ms72xx_ctl/ms7210_ctl/N325_2_concat_2/iGopDrm/ADDRA[8]
Path Group  : pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.020  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.609
  Launch Clock Delay      :  1.567
  Clock Pessimism Removal :  -0.022

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT1                                     0.000       0.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.631       0.631         hdmi_color/cfg_clk
 USCM_84_111/CLK_USCM              td                    0.000       0.631 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=125)      0.936       1.567         ntclkbufg_5      
 CLMS_242_77/CLK                                                           r       hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK

 CLMS_242_77/Q3                    tco                   0.190       1.757 r       hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.168       1.925         hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_index [3]
 DRM_234_68/ADA0[8]                                                        r       hdmi_color/ms72xx_ctl/ms7210_ctl/N325_2_concat_2/iGopDrm/ADDRA[8]

 Data arrival time                                                   1.925         Logic Levels: 0  
                                                                                   Logic: 0.190ns(53.073%), Route: 0.168ns(46.927%)
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT1                                     0.000       0.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.642       0.642         hdmi_color/cfg_clk
 USCM_84_111/CLK_USCM              td                    0.000       0.642 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=125)      0.967       1.609         ntclkbufg_5      
 DRM_234_68/CLKA[0]                                                        r       hdmi_color/ms72xx_ctl/ms7210_ctl/N325_2_concat_2/iGopDrm/CLKA
 clock pessimism                                        -0.022       1.587                          
 clock uncertainty                                       0.000       1.587                          

 Hold time                                               0.173       1.760                          

 Data required time                                                  1.760                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.760                          
 Data arrival time                                                   1.925                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.165                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK
Endpoint    : hdmi_color/ms72xx_ctl/ms7210_ctl/N325_2_concat_2/iGopDrm/ADDRB[8]
Path Group  : pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.020  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.609
  Launch Clock Delay      :  1.567
  Clock Pessimism Removal :  -0.022

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT1                                     0.000       0.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.631       0.631         hdmi_color/cfg_clk
 USCM_84_111/CLK_USCM              td                    0.000       0.631 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=125)      0.936       1.567         ntclkbufg_5      
 CLMS_242_77/CLK                                                           r       hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK

 CLMS_242_77/Q3                    tco                   0.190       1.757 r       hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.168       1.925         hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_index [3]
 DRM_234_68/ADB0[8]                                                        r       hdmi_color/ms72xx_ctl/ms7210_ctl/N325_2_concat_2/iGopDrm/ADDRB[8]

 Data arrival time                                                   1.925         Logic Levels: 0  
                                                                                   Logic: 0.190ns(53.073%), Route: 0.168ns(46.927%)
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT1                                     0.000       0.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.642       0.642         hdmi_color/cfg_clk
 USCM_84_111/CLK_USCM              td                    0.000       0.642 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=125)      0.967       1.609         ntclkbufg_5      
 DRM_234_68/CLKB[0]                                                        r       hdmi_color/ms72xx_ctl/ms7210_ctl/N325_2_concat_2/iGopDrm/CLKB
 clock pessimism                                        -0.022       1.587                          
 clock uncertainty                                       0.000       1.587                          

 Hold time                                               0.112       1.699                          

 Data required time                                                  1.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.699                          
 Data arrival time                                                   1.925                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.226                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK
Endpoint    : hdmi_color/ms72xx_ctl/ms7210_ctl/N325_2_concat_2/iGopDrm/ADDRA[7]
Path Group  : pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.020  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.609
  Launch Clock Delay      :  1.567
  Clock Pessimism Removal :  -0.022

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT1                                     0.000       0.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.631       0.631         hdmi_color/cfg_clk
 USCM_84_111/CLK_USCM              td                    0.000       0.631 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=125)      0.936       1.567         ntclkbufg_5      
 CLMS_242_77/CLK                                                           r       hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK

 CLMS_242_77/Q2                    tco                   0.192       1.759 r       hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.235       1.994         hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_index [2]
 DRM_234_68/ADA0[7]                                                        r       hdmi_color/ms72xx_ctl/ms7210_ctl/N325_2_concat_2/iGopDrm/ADDRA[7]

 Data arrival time                                                   1.994         Logic Levels: 0  
                                                                                   Logic: 0.192ns(44.965%), Route: 0.235ns(55.035%)
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT1                                     0.000       0.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.642       0.642         hdmi_color/cfg_clk
 USCM_84_111/CLK_USCM              td                    0.000       0.642 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=125)      0.967       1.609         ntclkbufg_5      
 DRM_234_68/CLKA[0]                                                        r       hdmi_color/ms72xx_ctl/ms7210_ctl/N325_2_concat_2/iGopDrm/CLKA
 clock pessimism                                        -0.022       1.587                          
 clock uncertainty                                       0.000       1.587                          

 Hold time                                               0.173       1.760                          

 Data required time                                                  1.760                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.760                          
 Data arrival time                                                   1.994                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.234                          
====================================================================================================

====================================================================================================

Startpoint  : char_display_4/u_1/U_ipml_rom_rom_char/U_ipml_spram_rom_char/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
Endpoint    : char_display_4/v_data[15]/opit_0/RS
Path Group  : pll|hdmi_color/u_pll/u_pll_e3/CLKOUT0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.148  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.567
  Launch Clock Delay      :  1.726
  Clock Pessimism Removal :  0.011

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.642       0.642         nt_vout_clk      
 USCM_84_110/CLK_USCM              td                    0.000       0.642 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=693)      1.084       1.726         ntclkbufg_2      
 DRM_26_336/CLKA[0]                                                        r       char_display_4/u_1/U_ipml_rom_rom_char/U_ipml_spram_rom_char/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]

 DRM_26_336/QA0[0]                 tco                   1.897       3.623 f       char_display_4/u_1/U_ipml_rom_rom_char/U_ipml_spram_rom_char/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/QA0[0]
                                   net (fanout=1)        2.823       6.446         char_display_4/rd_data [2]
 CLMS_242_237/Y6AB                 td                    0.206       6.652 f       char_display_4/N97_15_muxf6/F
                                   net (fanout=1)        0.385       7.037         char_display_4/_N11499
 CLMA_242_224/Y0                   td                    0.243       7.280 f       char_display_4/N214/gateop/F
                                   net (fanout=10)       0.730       8.010         char_display_4/N214
 CLMA_282_240/RS                                                           f       char_display_4/v_data[15]/opit_0/RS

 Data arrival time                                                   8.010         Logic Levels: 2  
                                                                                   Logic: 2.346ns(37.333%), Route: 3.938ns(62.667%)
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000    1000.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.631    1000.631         nt_vout_clk      
 USCM_84_110/CLK_USCM              td                    0.000    1000.631 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=693)      0.936    1001.567         ntclkbufg_2      
 CLMA_282_240/CLK                                                          r       char_display_4/v_data[15]/opit_0/CLK
 clock pessimism                                         0.011    1001.578                          
 clock uncertainty                                      -0.150    1001.428                          

 Setup time                                             -0.282    1001.146                          

 Data required time                                               1001.146                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.146                          
 Data arrival time                                                   8.010                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.136                          
====================================================================================================

====================================================================================================

Startpoint  : char_display_4/u_1/U_ipml_rom_rom_char/U_ipml_spram_rom_char/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
Endpoint    : char_display_4/v_data[16]/opit_0/RS
Path Group  : pll|hdmi_color/u_pll/u_pll_e3/CLKOUT0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.148  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.567
  Launch Clock Delay      :  1.726
  Clock Pessimism Removal :  0.011

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.642       0.642         nt_vout_clk      
 USCM_84_110/CLK_USCM              td                    0.000       0.642 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=693)      1.084       1.726         ntclkbufg_2      
 DRM_26_336/CLKA[0]                                                        r       char_display_4/u_1/U_ipml_rom_rom_char/U_ipml_spram_rom_char/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]

 DRM_26_336/QA0[0]                 tco                   1.897       3.623 f       char_display_4/u_1/U_ipml_rom_rom_char/U_ipml_spram_rom_char/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/QA0[0]
                                   net (fanout=1)        2.823       6.446         char_display_4/rd_data [2]
 CLMS_242_237/Y6AB                 td                    0.206       6.652 f       char_display_4/N97_15_muxf6/F
                                   net (fanout=1)        0.385       7.037         char_display_4/_N11499
 CLMA_242_224/Y0                   td                    0.243       7.280 f       char_display_4/N214/gateop/F
                                   net (fanout=10)       0.730       8.010         char_display_4/N214
 CLMA_282_240/RS                                                           f       char_display_4/v_data[16]/opit_0/RS

 Data arrival time                                                   8.010         Logic Levels: 2  
                                                                                   Logic: 2.346ns(37.333%), Route: 3.938ns(62.667%)
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000    1000.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.631    1000.631         nt_vout_clk      
 USCM_84_110/CLK_USCM              td                    0.000    1000.631 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=693)      0.936    1001.567         ntclkbufg_2      
 CLMA_282_240/CLK                                                          r       char_display_4/v_data[16]/opit_0/CLK
 clock pessimism                                         0.011    1001.578                          
 clock uncertainty                                      -0.150    1001.428                          

 Setup time                                             -0.282    1001.146                          

 Data required time                                               1001.146                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.146                          
 Data arrival time                                                   8.010                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.136                          
====================================================================================================

====================================================================================================

Startpoint  : char_display_4/u_1/U_ipml_rom_rom_char/U_ipml_spram_rom_char/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
Endpoint    : char_display_4/v_data[23]/opit_0/RS
Path Group  : pll|hdmi_color/u_pll/u_pll_e3/CLKOUT0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.148  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.567
  Launch Clock Delay      :  1.726
  Clock Pessimism Removal :  0.011

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.642       0.642         nt_vout_clk      
 USCM_84_110/CLK_USCM              td                    0.000       0.642 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=693)      1.084       1.726         ntclkbufg_2      
 DRM_26_336/CLKA[0]                                                        r       char_display_4/u_1/U_ipml_rom_rom_char/U_ipml_spram_rom_char/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]

 DRM_26_336/QA0[0]                 tco                   1.897       3.623 f       char_display_4/u_1/U_ipml_rom_rom_char/U_ipml_spram_rom_char/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/QA0[0]
                                   net (fanout=1)        2.823       6.446         char_display_4/rd_data [2]
 CLMS_242_237/Y6AB                 td                    0.206       6.652 f       char_display_4/N97_15_muxf6/F
                                   net (fanout=1)        0.385       7.037         char_display_4/_N11499
 CLMA_242_224/Y0                   td                    0.243       7.280 f       char_display_4/N214/gateop/F
                                   net (fanout=10)       0.730       8.010         char_display_4/N214
 CLMA_282_240/RS                                                           f       char_display_4/v_data[23]/opit_0/RS

 Data arrival time                                                   8.010         Logic Levels: 2  
                                                                                   Logic: 2.346ns(37.333%), Route: 3.938ns(62.667%)
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000    1000.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.631    1000.631         nt_vout_clk      
 USCM_84_110/CLK_USCM              td                    0.000    1000.631 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=693)      0.936    1001.567         ntclkbufg_2      
 CLMA_282_240/CLK                                                          r       char_display_4/v_data[23]/opit_0/CLK
 clock pessimism                                         0.011    1001.578                          
 clock uncertainty                                      -0.150    1001.428                          

 Setup time                                             -0.282    1001.146                          

 Data required time                                               1001.146                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.146                          
 Data arrival time                                                   8.010                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.136                          
====================================================================================================

====================================================================================================

Startpoint  : char_display_1/timing_gen_xy_m0/i_data_d1[15]/opit_0/CLK
Endpoint    : char_display_1/v_data[15]/opit_0/D
Path Group  : pll|hdmi_color/u_pll/u_pll_e3/CLKOUT0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.726
  Launch Clock Delay      :  1.683
  Clock Pessimism Removal :  -0.028

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.631       0.631         nt_vout_clk      
 USCM_84_110/CLK_USCM              td                    0.000       0.631 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=693)      1.052       1.683         ntclkbufg_2      
 CLMA_274_252/CLK                                                          r       char_display_1/timing_gen_xy_m0/i_data_d1[15]/opit_0/CLK

 CLMA_274_252/Q0                   tco                   0.190       1.873 r       char_display_1/timing_gen_xy_m0/i_data_d1[15]/opit_0/Q
                                   net (fanout=1)        0.067       1.940         char_display_1/pos_data [15]
 CLMS_274_253/M0                                                           r       char_display_1/v_data[15]/opit_0/D

 Data arrival time                                                   1.940         Logic Levels: 0  
                                                                                   Logic: 0.190ns(73.930%), Route: 0.067ns(26.070%)
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.642       0.642         nt_vout_clk      
 USCM_84_110/CLK_USCM              td                    0.000       0.642 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=693)      1.084       1.726         ntclkbufg_2      
 CLMS_274_253/CLK                                                          r       char_display_1/v_data[15]/opit_0/CLK
 clock pessimism                                        -0.028       1.698                          
 clock uncertainty                                       0.000       1.698                          

 Hold time                                              -0.011       1.687                          

 Data required time                                                  1.687                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.687                          
 Data arrival time                                                   1.940                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.253                          
====================================================================================================

====================================================================================================

Startpoint  : char_display_3/timing_gen_xy_m0/x_cnt[8]/opit_0_inv_A2Q21/CLK
Endpoint    : char_display_3/x_sel[4]/opit_0_inv_A2Q21/I04
Path Group  : pll|hdmi_color/u_pll/u_pll_e3/CLKOUT0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.609
  Launch Clock Delay      :  1.567
  Clock Pessimism Removal :  -0.026

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.631       0.631         nt_vout_clk      
 USCM_84_110/CLK_USCM              td                    0.000       0.631 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=693)      0.936       1.567         ntclkbufg_2      
 CLMA_310_220/CLK                                                          r       char_display_3/timing_gen_xy_m0/x_cnt[8]/opit_0_inv_A2Q21/CLK

 CLMA_310_220/Q2                   tco                   0.188       1.755 f       char_display_3/timing_gen_xy_m0/x_cnt[8]/opit_0_inv_A2Q21/Q0
                                   net (fanout=4)        0.064       1.819         char_display_3/pos_x [7]
 CLMS_310_221/A4                                                           f       char_display_3/x_sel[4]/opit_0_inv_A2Q21/I04

 Data arrival time                                                   1.819         Logic Levels: 0  
                                                                                   Logic: 0.188ns(74.603%), Route: 0.064ns(25.397%)
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.642       0.642         nt_vout_clk      
 USCM_84_110/CLK_USCM              td                    0.000       0.642 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=693)      0.967       1.609         ntclkbufg_2      
 CLMS_310_221/CLK                                                          r       char_display_3/x_sel[4]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.026       1.583                          
 clock uncertainty                                       0.000       1.583                          

 Hold time                                              -0.027       1.556                          

 Data required time                                                  1.556                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.556                          
 Data arrival time                                                   1.819                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.263                          
====================================================================================================

====================================================================================================

Startpoint  : char_display_4/timing_gen_xy_m0/x_cnt[8]/opit_0_inv_A2Q21/CLK
Endpoint    : char_display_4/x_sel[4]/opit_0_inv_A2Q21/I04
Path Group  : pll|hdmi_color/u_pll/u_pll_e3/CLKOUT0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.609
  Launch Clock Delay      :  1.567
  Clock Pessimism Removal :  -0.026

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.631       0.631         nt_vout_clk      
 USCM_84_110/CLK_USCM              td                    0.000       0.631 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=693)      0.936       1.567         ntclkbufg_2      
 CLMA_298_200/CLK                                                          r       char_display_4/timing_gen_xy_m0/x_cnt[8]/opit_0_inv_A2Q21/CLK

 CLMA_298_200/Q2                   tco                   0.188       1.755 f       char_display_4/timing_gen_xy_m0/x_cnt[8]/opit_0_inv_A2Q21/Q0
                                   net (fanout=4)        0.064       1.819         char_display_4/pos_x [7]
 CLMS_298_201/A4                                                           f       char_display_4/x_sel[4]/opit_0_inv_A2Q21/I04

 Data arrival time                                                   1.819         Logic Levels: 0  
                                                                                   Logic: 0.188ns(74.603%), Route: 0.064ns(25.397%)
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.642       0.642         nt_vout_clk      
 USCM_84_110/CLK_USCM              td                    0.000       0.642 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=693)      0.967       1.609         ntclkbufg_2      
 CLMS_298_201/CLK                                                          r       char_display_4/x_sel[4]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.026       1.583                          
 clock uncertainty                                       0.000       1.583                          

 Hold time                                              -0.027       1.556                          

 Data required time                                                  1.556                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.556                          
 Data arrival time                                                   1.819                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.263                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L3
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.014  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.630
  Launch Clock Delay      :  3.538
  Clock Pessimism Removal :  -0.078

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.571       2.571         u_CORES/drck_o   
 USCM_84_113/CLK_USCM              td                    0.000       2.571 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=517)      0.967       3.538         ntclkbufg_3      
 CLMA_90_193/CLK                                                           r       u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L5Q_perm/CLK

 CLMA_90_193/Q2                    tco                   0.233       3.771 f       u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.278       4.049         u_CORES/u_jtag_hub/shift_data [5]
 CLMA_90_184/A3                                                            f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   4.049         Logic Levels: 0  
                                                                                   Logic: 0.233ns(45.597%), Route: 0.278ns(54.403%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.670      27.670         u_CORES/drck_o   
 USCM_84_113/CLK_USCM              td                    0.000      27.670 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=517)      0.960      28.630         ntclkbufg_3      
 CLMA_90_184/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.078      28.552                          
 clock uncertainty                                      -0.050      28.502                          

 Setup time                                             -0.301      28.201                          

 Data required time                                                 28.201                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.201                          
 Data arrival time                                                   4.049                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.152                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L2
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.014  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.630
  Launch Clock Delay      :  3.538
  Clock Pessimism Removal :  -0.078

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.571       2.571         u_CORES/drck_o   
 USCM_84_113/CLK_USCM              td                    0.000       2.571 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=517)      0.967       3.538         ntclkbufg_3      
 CLMA_90_193/CLK                                                           r       u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L5Q_perm/CLK

 CLMA_90_193/Q3                    tco                   0.229       3.767 f       u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.192       3.959         u_CORES/u_jtag_hub/shift_data [8]
 CLMA_90_184/A2                                                            f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   3.959         Logic Levels: 0  
                                                                                   Logic: 0.229ns(54.394%), Route: 0.192ns(45.606%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.670      27.670         u_CORES/drck_o   
 USCM_84_113/CLK_USCM              td                    0.000      27.670 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=517)      0.960      28.630         ntclkbufg_3      
 CLMA_90_184/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.078      28.552                          
 clock uncertainty                                      -0.050      28.502                          

 Setup time                                             -0.299      28.203                          

 Data required time                                                 28.203                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.203                          
 Data arrival time                                                   3.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.244                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[6]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.014  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.630
  Launch Clock Delay      :  3.538
  Clock Pessimism Removal :  -0.078

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.571       2.571         u_CORES/drck_o   
 USCM_84_113/CLK_USCM              td                    0.000       2.571 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=517)      0.967       3.538         ntclkbufg_3      
 CLMA_90_193/CLK                                                           r       u_CORES/u_jtag_hub/shft.shift_data[6]/opit_0_L5Q_perm/CLK

 CLMA_90_193/Q1                    tco                   0.233       3.771 f       u_CORES/u_jtag_hub/shft.shift_data[6]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.278       4.049         u_CORES/u_jtag_hub/shift_data [6]
 CLMA_90_184/A1                                                            f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   4.049         Logic Levels: 0  
                                                                                   Logic: 0.233ns(45.597%), Route: 0.278ns(54.403%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.670      27.670         u_CORES/drck_o   
 USCM_84_113/CLK_USCM              td                    0.000      27.670 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=517)      0.960      28.630         ntclkbufg_3      
 CLMA_90_184/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.078      28.552                          
 clock uncertainty                                      -0.050      28.502                          

 Setup time                                             -0.179      28.323                          

 Data required time                                                 28.323                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.323                          
 Data arrival time                                                   4.049                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.274                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[109]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[108]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.538
  Launch Clock Delay      :  3.297
  Clock Pessimism Removal :  -0.225

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.361       2.361         u_CORES/drck_o   
 USCM_84_113/CLK_USCM              td                    0.000       2.361 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=517)      0.936       3.297         ntclkbufg_3      
 CLMA_118_192/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[109]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_192/Q0                   tco                   0.187       3.484 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[109]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.062       3.546         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [109]
 CLMS_118_193/B4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[108]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.546         Logic Levels: 0  
                                                                                   Logic: 0.187ns(75.100%), Route: 0.062ns(24.900%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.571       2.571         u_CORES/drck_o   
 USCM_84_113/CLK_USCM              td                    0.000       2.571 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=517)      0.967       3.538         ntclkbufg_3      
 CLMS_118_193/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[108]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.225       3.313                          
 clock uncertainty                                       0.000       3.313                          

 Hold time                                              -0.027       3.286                          

 Data required time                                                  3.286                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.286                          
 Data arrival time                                                   3.546                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.260                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[164]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[163]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.538
  Launch Clock Delay      :  3.297
  Clock Pessimism Removal :  -0.225

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.361       2.361         u_CORES/drck_o   
 USCM_84_113/CLK_USCM              td                    0.000       2.361 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=517)      0.936       3.297         ntclkbufg_3      
 CLMS_102_237/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[164]/opit_0_inv_L5Q_perm/CLK

 CLMS_102_237/Q3                   tco                   0.186       3.483 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[164]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.064       3.547         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [164]
 CLMA_102_236/D4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[163]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.547         Logic Levels: 0  
                                                                                   Logic: 0.186ns(74.400%), Route: 0.064ns(25.600%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.571       2.571         u_CORES/drck_o   
 USCM_84_113/CLK_USCM              td                    0.000       2.571 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=517)      0.967       3.538         ntclkbufg_3      
 CLMA_102_236/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[163]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.225       3.313                          
 clock uncertainty                                       0.000       3.313                          

 Hold time                                              -0.026       3.287                          

 Data required time                                                  3.287                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.287                          
 Data arrival time                                                   3.547                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.260                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[210]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[209]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.538
  Launch Clock Delay      :  3.297
  Clock Pessimism Removal :  -0.225

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.361       2.361         u_CORES/drck_o   
 USCM_84_113/CLK_USCM              td                    0.000       2.361 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=517)      0.936       3.297         ntclkbufg_3      
 CLMA_114_228/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[210]/opit_0_inv_L5Q_perm/CLK

 CLMA_114_228/Q1                   tco                   0.188       3.485 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[210]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.062       3.547         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [210]
 CLMS_114_229/C4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[209]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.547         Logic Levels: 0  
                                                                                   Logic: 0.188ns(75.200%), Route: 0.062ns(24.800%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.571       2.571         u_CORES/drck_o   
 USCM_84_113/CLK_USCM              td                    0.000       2.571 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=517)      0.967       3.538         ntclkbufg_3      
 CLMS_114_229/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[209]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.225       3.313                          
 clock uncertainty                                       0.000       3.313                          

 Hold time                                              -0.026       3.287                          

 Data required time                                                  3.287                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.287                          
 Data arrival time                                                   3.547                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.260                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.481  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.297
  Launch Clock Delay      :  2.816
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.816      27.816         u_CORES/capt_o   
 CLMS_94_209/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMS_94_209/Q2                    tco                   0.233      28.049 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.294      28.343         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_94_204/Y1                    td                    0.377      28.720 f       u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/gateop_perm/Z
                                   net (fanout=8)        0.283      29.003         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMS_94_209/Y3                    td                    0.170      29.173 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N583/gateop_perm/Z
                                   net (fanout=14)       0.080      29.253         u_CORES/u_debug_core_0/u_rd_addr_gen/N583
 CLMS_94_209/Y2                    td                    0.276      29.529 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N569_2/gateop_perm/Z
                                   net (fanout=1)        0.386      29.915         u_CORES/u_debug_core_0/u_rd_addr_gen/_N588
 CLMA_94_208/Y2                    td                    0.157      30.072 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N569_14_3/gateop_perm/Z
                                   net (fanout=8)        0.270      30.342         u_CORES/u_debug_core_0/u_rd_addr_gen/_N594
 CLMA_94_212/Y0                    td                    0.276      30.618 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N569_16[7]/gateop_perm/Z
                                   net (fanout=1)        0.273      30.891         u_CORES/u_debug_core_0/u_rd_addr_gen/_N2257
 CLMA_90_213/B4                                                            f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  30.891         Logic Levels: 5  
                                                                                   Logic: 1.489ns(48.423%), Route: 1.586ns(51.577%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.361      52.361         u_CORES/drck_o   
 USCM_84_113/CLK_USCM              td                    0.000      52.361 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=517)      0.936      53.297         ntclkbufg_3      
 CLMA_90_213/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.297                          
 clock uncertainty                                      -0.050      53.247                          

 Setup time                                             -0.082      53.165                          

 Data required time                                                 53.165                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.165                          
 Data arrival time                                                  30.891                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.274                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[6]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.481  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.297
  Launch Clock Delay      :  2.816
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.816      27.816         u_CORES/capt_o   
 CLMS_94_209/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMS_94_209/Q2                    tco                   0.233      28.049 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.294      28.343         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_94_204/Y1                    td                    0.377      28.720 f       u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/gateop_perm/Z
                                   net (fanout=8)        0.283      29.003         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMS_94_209/Y3                    td                    0.170      29.173 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N583/gateop_perm/Z
                                   net (fanout=14)       0.080      29.253         u_CORES/u_debug_core_0/u_rd_addr_gen/N583
 CLMS_94_209/Y2                    td                    0.276      29.529 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N569_2/gateop_perm/Z
                                   net (fanout=1)        0.386      29.915         u_CORES/u_debug_core_0/u_rd_addr_gen/_N588
 CLMA_94_208/Y2                    td                    0.170      30.085 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N569_14_3/gateop_perm/Z
                                   net (fanout=8)        0.411      30.496         u_CORES/u_debug_core_0/u_rd_addr_gen/_N594
 CLMS_78_213/D4                                                            r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[6]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  30.496         Logic Levels: 4  
                                                                                   Logic: 1.226ns(45.746%), Route: 1.454ns(54.254%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.361      52.361         u_CORES/drck_o   
 USCM_84_113/CLK_USCM              td                    0.000      52.361 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=517)      0.936      53.297         ntclkbufg_3      
 CLMS_78_213/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.297                          
 clock uncertainty                                      -0.050      53.247                          

 Setup time                                             -0.096      53.151                          

 Data required time                                                 53.151                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.151                          
 Data arrival time                                                  30.496                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.655                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[4]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.481  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.297
  Launch Clock Delay      :  2.816
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.816      27.816         u_CORES/capt_o   
 CLMS_94_209/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMS_94_209/Q2                    tco                   0.233      28.049 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.294      28.343         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_94_204/Y1                    td                    0.377      28.720 f       u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/gateop_perm/Z
                                   net (fanout=8)        0.283      29.003         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMS_94_209/Y3                    td                    0.170      29.173 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N583/gateop_perm/Z
                                   net (fanout=14)       0.080      29.253         u_CORES/u_debug_core_0/u_rd_addr_gen/N583
 CLMS_94_209/Y2                    td                    0.276      29.529 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N569_2/gateop_perm/Z
                                   net (fanout=1)        0.386      29.915         u_CORES/u_debug_core_0/u_rd_addr_gen/_N588
 CLMA_94_208/Y2                    td                    0.157      30.072 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N569_14_3/gateop_perm/Z
                                   net (fanout=8)        0.277      30.349         u_CORES/u_debug_core_0/u_rd_addr_gen/_N594
 CLMA_90_212/C1                                                            f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[4]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  30.349         Logic Levels: 4  
                                                                                   Logic: 1.213ns(47.888%), Route: 1.320ns(52.112%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.361      52.361         u_CORES/drck_o   
 USCM_84_113/CLK_USCM              td                    0.000      52.361 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=517)      0.936      53.297         ntclkbufg_3      
 CLMA_90_212/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.297                          
 clock uncertainty                                      -0.050      53.247                          

 Setup time                                             -0.198      53.049                          

 Data required time                                                 53.049                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.049                          
 Data arrival time                                                  30.349                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.700                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.989  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.538
  Launch Clock Delay      :  2.549
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.549      27.549         u_CORES/capt_o   
 CLMA_94_200/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMA_94_200/Q0                    tco                   0.187      27.736 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=11)       0.178      27.914         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMA_94_208/A0                                                            f       u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  27.914         Logic Levels: 0  
                                                                                   Logic: 0.187ns(51.233%), Route: 0.178ns(48.767%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.571       2.571         u_CORES/drck_o   
 USCM_84_113/CLK_USCM              td                    0.000       2.571 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=517)      0.967       3.538         ntclkbufg_3      
 CLMA_94_208/CLK                                                           r       u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       3.538                          
 clock uncertainty                                       0.050       3.588                          

 Hold time                                              -0.074       3.514                          

 Data required time                                                  3.514                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.514                          
 Data arrival time                                                  27.914                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.400                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newstop.start/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.538
  Launch Clock Delay      :  2.535
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.535      27.535         u_CORES/capt_o   
 CLMS_94_209/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMS_94_209/Q1                    tco                   0.193      27.728 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=9)        0.220      27.948         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMA_90_204/A0                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newstop.start/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  27.948         Logic Levels: 0  
                                                                                   Logic: 0.193ns(46.731%), Route: 0.220ns(53.269%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.571       2.571         u_CORES/drck_o   
 USCM_84_113/CLK_USCM              td                    0.000       2.571 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=517)      0.967       3.538         ntclkbufg_3      
 CLMA_90_204/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newstop.start/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       3.538                          
 clock uncertainty                                       0.050       3.588                          

 Hold time                                              -0.073       3.515                          

 Data required time                                                  3.515                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.515                          
 Data arrival time                                                  27.948                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.433                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.989  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.538
  Launch Clock Delay      :  2.549
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.549      27.549         u_CORES/capt_o   
 CLMS_94_201/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK

 CLMS_94_201/Q3                    tco                   0.190      27.739 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/Q
                                   net (fanout=3)        0.210      27.949         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [2]
 CLMA_94_196/A0                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  27.949         Logic Levels: 0  
                                                                                   Logic: 0.190ns(47.500%), Route: 0.210ns(52.500%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.571       2.571         u_CORES/drck_o   
 USCM_84_113/CLK_USCM              td                    0.000       2.571 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=517)      0.967       3.538         ntclkbufg_3      
 CLMA_94_196/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       3.538                          
 clock uncertainty                                       0.050       3.588                          

 Hold time                                              -0.073       3.515                          

 Data required time                                                  3.515                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.515                          
 Data arrival time                                                  27.949                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.434                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.313  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.549
  Launch Clock Delay      :  3.862
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.869      77.869         u_CORES/drck_o   
 USCM_84_113/CLK_USCM              td                    0.000      77.869 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=517)      0.993      78.862         ntclkbufg_3      
 CLMA_90_184/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_90_184/Q0                    tco                   0.231      79.093 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.494      79.587         u_CORES/conf_sel [0]
 CLMA_94_200/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  79.587         Logic Levels: 0  
                                                                                   Logic: 0.231ns(31.862%), Route: 0.494ns(68.138%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.549     127.549         u_CORES/capt_o   
 CLMA_94_200/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.549                          
 clock uncertainty                                      -0.050     127.499                          

 Setup time                                             -0.497     127.002                          

 Data required time                                                127.002                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.002                          
 Data arrival time                                                  79.587                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.415                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.313  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.549
  Launch Clock Delay      :  3.862
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.869      77.869         u_CORES/drck_o   
 USCM_84_113/CLK_USCM              td                    0.000      77.869 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=517)      0.993      78.862         ntclkbufg_3      
 CLMA_90_184/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_90_184/Q0                    tco                   0.231      79.093 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.494      79.587         u_CORES/conf_sel [0]
 CLMA_94_200/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE

 Data arrival time                                                  79.587         Logic Levels: 0  
                                                                                   Logic: 0.231ns(31.862%), Route: 0.494ns(68.138%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.549     127.549         u_CORES/capt_o   
 CLMA_94_200/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.549                          
 clock uncertainty                                      -0.050     127.499                          

 Setup time                                             -0.497     127.002                          

 Data required time                                                127.002                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.002                          
 Data arrival time                                                  79.587                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.415                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.327  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.535
  Launch Clock Delay      :  3.862
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.869      77.869         u_CORES/drck_o   
 USCM_84_113/CLK_USCM              td                    0.000      77.869 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=517)      0.993      78.862         ntclkbufg_3      
 CLMA_90_184/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_90_184/Q0                    tco                   0.231      79.093 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.443      79.536         u_CORES/conf_sel [0]
 CLMS_94_209/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  79.536         Logic Levels: 0  
                                                                                   Logic: 0.231ns(34.273%), Route: 0.443ns(65.727%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.535     127.535         u_CORES/capt_o   
 CLMS_94_209/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.535                          
 clock uncertainty                                      -0.050     127.485                          

 Setup time                                             -0.497     126.988                          

 Data required time                                                126.988                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.988                          
 Data arrival time                                                  79.536                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.452                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.800  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.830
  Launch Clock Delay      :  3.630
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.670     127.670         u_CORES/drck_o   
 USCM_84_113/CLK_USCM              td                    0.000     127.670 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=517)      0.960     128.630         ntclkbufg_3      
 CLMS_94_193/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK

 CLMS_94_193/Q0                    tco                   0.187     128.817 f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.181     128.998         u_CORES/id_o [3] 
 CLMS_94_201/M2                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/D

 Data arrival time                                                 128.998         Logic Levels: 0  
                                                                                   Logic: 0.187ns(50.815%), Route: 0.181ns(49.185%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.830     127.830         u_CORES/capt_o   
 CLMS_94_201/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.830                          
 clock uncertainty                                       0.050     127.880                          

 Hold time                                              -0.019     127.861                          

 Data required time                                                127.861                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.861                          
 Data arrival time                                                 128.998                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.137                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.814  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.816
  Launch Clock Delay      :  3.630
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.670     127.670         u_CORES/drck_o   
 USCM_84_113/CLK_USCM              td                    0.000     127.670 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=517)      0.960     128.630         ntclkbufg_3      
 CLMS_94_193/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK

 CLMS_94_193/Q0                    tco                   0.210     128.840 r       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.163     129.003         u_CORES/id_o [3] 
 CLMS_94_209/M0                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D

 Data arrival time                                                 129.003         Logic Levels: 0  
                                                                                   Logic: 0.210ns(56.300%), Route: 0.163ns(43.700%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.816     127.816         u_CORES/capt_o   
 CLMS_94_209/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.816                          
 clock uncertainty                                       0.050     127.866                          

 Hold time                                              -0.011     127.855                          

 Data required time                                                127.855                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.855                          
 Data arrival time                                                 129.003                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.148                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.800  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.830
  Launch Clock Delay      :  3.630
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.670     127.670         u_CORES/drck_o   
 USCM_84_113/CLK_USCM              td                    0.000     127.670 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=517)      0.960     128.630         ntclkbufg_3      
 CLMS_94_193/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK

 CLMS_94_193/Q1                    tco                   0.211     128.841 r       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.220     129.061         u_CORES/id_o [2] 
 CLMA_94_200/M0                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D

 Data arrival time                                                 129.061         Logic Levels: 0  
                                                                                   Logic: 0.211ns(48.956%), Route: 0.220ns(51.044%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.830     127.830         u_CORES/capt_o   
 CLMA_94_200/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.830                          
 clock uncertainty                                       0.050     127.880                          

 Hold time                                              -0.011     127.869                          

 Data required time                                                127.869                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.869                          
 Data arrival time                                                 129.061                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.192                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][65]/opit_0_inv_L5Q_perm/RS
Path Group  : ad_da_hdmi_top|clk_50M
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.085  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.424
  Launch Clock Delay      :  3.516
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_da_hdmi_top|clk_50M (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.074       0.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    0.900       0.974 r       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.974         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.060       1.034 r       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=3)        1.515       2.549         _N180            
 USCM_84_109/CLK_USCM              td                    0.000       2.549 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1890)     0.967       3.516         ntclkbufg_1      
 CLMS_134_181/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_134_181/Y0                   tco                   0.296       3.812 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=612)      1.781       5.593         u_CORES/u_debug_core_0/resetn
 CLMA_90_324/RS                                                            f       u_CORES/u_debug_core_0/data_pipe[0][65]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.593         Logic Levels: 0  
                                                                                   Logic: 0.296ns(14.251%), Route: 1.781ns(85.749%)
----------------------------------------------------------------------------------------------------

 Clock ad_da_hdmi_top|clk_50M (rising edge)
                                                      1000.000    1000.000 r                        
 P20                                                     0.000    1000.000 r       clk_50M (port)   
                                   net (fanout=1)        0.074    1000.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    0.769    1000.843 r       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.843         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.040    1000.883 r       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=3)        1.489    1002.372         _N180            
 USCM_84_109/CLK_USCM              td                    0.000    1002.372 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1890)     1.052    1003.424         ntclkbufg_1      
 CLMA_90_324/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[0][65]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.177    1003.601                          
 clock uncertainty                                      -0.050    1003.551                          

 Recovery time                                          -0.497    1003.054                          

 Data required time                                               1003.054                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.054                          
 Data arrival time                                                   5.593                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.461                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][65]/opit_0_inv_L5Q_perm/RS
Path Group  : ad_da_hdmi_top|clk_50M
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.085  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.424
  Launch Clock Delay      :  3.516
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_da_hdmi_top|clk_50M (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.074       0.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    0.900       0.974 r       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.974         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.060       1.034 r       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=3)        1.515       2.549         _N180            
 USCM_84_109/CLK_USCM              td                    0.000       2.549 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1890)     0.967       3.516         ntclkbufg_1      
 CLMS_134_181/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_134_181/Y0                   tco                   0.296       3.812 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=612)      1.781       5.593         u_CORES/u_debug_core_0/resetn
 CLMA_90_324/RS                                                            f       u_CORES/u_debug_core_0/data_pipe[1][65]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.593         Logic Levels: 0  
                                                                                   Logic: 0.296ns(14.251%), Route: 1.781ns(85.749%)
----------------------------------------------------------------------------------------------------

 Clock ad_da_hdmi_top|clk_50M (rising edge)
                                                      1000.000    1000.000 r                        
 P20                                                     0.000    1000.000 r       clk_50M (port)   
                                   net (fanout=1)        0.074    1000.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    0.769    1000.843 r       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.843         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.040    1000.883 r       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=3)        1.489    1002.372         _N180            
 USCM_84_109/CLK_USCM              td                    0.000    1002.372 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1890)     1.052    1003.424         ntclkbufg_1      
 CLMA_90_324/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[1][65]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.177    1003.601                          
 clock uncertainty                                      -0.050    1003.551                          

 Recovery time                                          -0.497    1003.054                          

 Data required time                                               1003.054                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.054                          
 Data arrival time                                                   5.593                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.461                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[2][65]/opit_0_inv_L5Q_perm/RS
Path Group  : ad_da_hdmi_top|clk_50M
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.085  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.424
  Launch Clock Delay      :  3.516
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_da_hdmi_top|clk_50M (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.074       0.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    0.900       0.974 r       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.974         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.060       1.034 r       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=3)        1.515       2.549         _N180            
 USCM_84_109/CLK_USCM              td                    0.000       2.549 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1890)     0.967       3.516         ntclkbufg_1      
 CLMS_134_181/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_134_181/Y0                   tco                   0.296       3.812 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=612)      1.781       5.593         u_CORES/u_debug_core_0/resetn
 CLMA_90_324/RS                                                            f       u_CORES/u_debug_core_0/data_pipe[2][65]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.593         Logic Levels: 0  
                                                                                   Logic: 0.296ns(14.251%), Route: 1.781ns(85.749%)
----------------------------------------------------------------------------------------------------

 Clock ad_da_hdmi_top|clk_50M (rising edge)
                                                      1000.000    1000.000 r                        
 P20                                                     0.000    1000.000 r       clk_50M (port)   
                                   net (fanout=1)        0.074    1000.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    0.769    1000.843 r       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.843         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.040    1000.883 r       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=3)        1.489    1002.372         _N180            
 USCM_84_109/CLK_USCM              td                    0.000    1002.372 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1890)     1.052    1003.424         ntclkbufg_1      
 CLMA_90_324/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[2][65]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.177    1003.601                          
 clock uncertainty                                      -0.050    1003.551                          

 Recovery time                                          -0.497    1003.054                          

 Data required time                                               1003.054                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.054                          
 Data arrival time                                                   5.593                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.461                          
====================================================================================================

====================================================================================================

Startpoint  : uart_drive_1/fsm/reset_cmd/opit_0_inv_L5Q_perm/CLK
Endpoint    : uart_drive_1/wnr_fifo/U_ipml_fifo_wnr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/RS
Path Group  : ad_da_hdmi_top|clk_50M
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.516
  Launch Clock Delay      :  3.308
  Clock Pessimism Removal :  -0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_da_hdmi_top|clk_50M (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.074       0.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    0.769       0.843 r       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.843         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.040       0.883 r       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=3)        1.489       2.372         _N180            
 USCM_84_109/CLK_USCM              td                    0.000       2.372 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1890)     0.936       3.308         ntclkbufg_1      
 CLMS_146_45/CLK                                                           r       uart_drive_1/fsm/reset_cmd/opit_0_inv_L5Q_perm/CLK

 CLMS_146_45/Q1                    tco                   0.193       3.501 r       uart_drive_1/fsm/reset_cmd/opit_0_inv_L5Q_perm/Q
                                   net (fanout=38)       0.230       3.731         uart_drive_1/rstclk
 CLMS_146_61/RSCO                  td                    0.089       3.820 r       uart_drive_1/wnr_fifo/U_ipml_fifo_wnr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       3.820         ntR333           
 CLMS_146_69/RSCI                                                          r       uart_drive_1/wnr_fifo/U_ipml_fifo_wnr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/RS

 Data arrival time                                                   3.820         Logic Levels: 1  
                                                                                   Logic: 0.282ns(55.078%), Route: 0.230ns(44.922%)
----------------------------------------------------------------------------------------------------

 Clock ad_da_hdmi_top|clk_50M (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.074       0.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    0.900       0.974 r       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.974         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.060       1.034 r       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=3)        1.515       2.549         _N180            
 USCM_84_109/CLK_USCM              td                    0.000       2.549 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1890)     0.967       3.516         ntclkbufg_1      
 CLMS_146_69/CLK                                                           r       uart_drive_1/wnr_fifo/U_ipml_fifo_wnr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.192       3.324                          
 clock uncertainty                                       0.000       3.324                          

 Removal time                                            0.000       3.324                          

 Data required time                                                  3.324                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.324                          
 Data arrival time                                                   3.820                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.496                          
====================================================================================================

====================================================================================================

Startpoint  : uart_drive_1/fsm/reset_cmd/opit_0_inv_L5Q_perm/CLK
Endpoint    : uart_drive_1/wnr_fifo/U_ipml_fifo_wnr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_inv_A2Q21/RS
Path Group  : ad_da_hdmi_top|clk_50M
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.516
  Launch Clock Delay      :  3.308
  Clock Pessimism Removal :  -0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_da_hdmi_top|clk_50M (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.074       0.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    0.769       0.843 r       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.843         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.040       0.883 r       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=3)        1.489       2.372         _N180            
 USCM_84_109/CLK_USCM              td                    0.000       2.372 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1890)     0.936       3.308         ntclkbufg_1      
 CLMS_146_45/CLK                                                           r       uart_drive_1/fsm/reset_cmd/opit_0_inv_L5Q_perm/CLK

 CLMS_146_45/Q1                    tco                   0.193       3.501 r       uart_drive_1/fsm/reset_cmd/opit_0_inv_L5Q_perm/Q
                                   net (fanout=38)       0.235       3.736         uart_drive_1/rstclk
 CLMA_146_52/RSCO                  td                    0.089       3.825 r       uart_drive_1/wnr_fifo/U_ipml_fifo_wnr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       3.825         ntR727           
 CLMA_146_56/RSCI                                                          r       uart_drive_1/wnr_fifo/U_ipml_fifo_wnr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   3.825         Logic Levels: 1  
                                                                                   Logic: 0.282ns(54.545%), Route: 0.235ns(45.455%)
----------------------------------------------------------------------------------------------------

 Clock ad_da_hdmi_top|clk_50M (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.074       0.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    0.900       0.974 r       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.974         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.060       1.034 r       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=3)        1.515       2.549         _N180            
 USCM_84_109/CLK_USCM              td                    0.000       2.549 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1890)     0.967       3.516         ntclkbufg_1      
 CLMA_146_56/CLK                                                           r       uart_drive_1/wnr_fifo/U_ipml_fifo_wnr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.192       3.324                          
 clock uncertainty                                       0.000       3.324                          

 Removal time                                            0.000       3.324                          

 Data required time                                                  3.324                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.324                          
 Data arrival time                                                   3.825                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.501                          
====================================================================================================

====================================================================================================

Startpoint  : uart_drive_1/fsm/reset_cmd/opit_0_inv_L5Q_perm/CLK
Endpoint    : uart_drive_1/wnr_fifo/U_ipml_fifo_wnr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_A2Q21/RS
Path Group  : ad_da_hdmi_top|clk_50M
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.516
  Launch Clock Delay      :  3.308
  Clock Pessimism Removal :  -0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_da_hdmi_top|clk_50M (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.074       0.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    0.769       0.843 r       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.843         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.040       0.883 r       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=3)        1.489       2.372         _N180            
 USCM_84_109/CLK_USCM              td                    0.000       2.372 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1890)     0.936       3.308         ntclkbufg_1      
 CLMS_146_45/CLK                                                           r       uart_drive_1/fsm/reset_cmd/opit_0_inv_L5Q_perm/CLK

 CLMS_146_45/Q1                    tco                   0.193       3.501 r       uart_drive_1/fsm/reset_cmd/opit_0_inv_L5Q_perm/Q
                                   net (fanout=38)       0.235       3.736         uart_drive_1/rstclk
 CLMA_146_52/RSCO                  td                    0.089       3.825 r       uart_drive_1/wnr_fifo/U_ipml_fifo_wnr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       3.825         ntR727           
 CLMA_146_56/RSCI                                                          r       uart_drive_1/wnr_fifo/U_ipml_fifo_wnr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   3.825         Logic Levels: 1  
                                                                                   Logic: 0.282ns(54.545%), Route: 0.235ns(45.455%)
----------------------------------------------------------------------------------------------------

 Clock ad_da_hdmi_top|clk_50M (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.074       0.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    0.900       0.974 r       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.974         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.060       1.034 r       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=3)        1.515       2.549         _N180            
 USCM_84_109/CLK_USCM              td                    0.000       2.549 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1890)     0.967       3.516         ntclkbufg_1      
 CLMA_146_56/CLK                                                           r       uart_drive_1/wnr_fifo/U_ipml_fifo_wnr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.192       3.324                          
 clock uncertainty                                       0.000       3.324                          

 Removal time                                            0.000       3.324                          

 Data required time                                                  3.324                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.324                          
 Data arrival time                                                   3.825                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.501                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_color/rstn_1ms[4]/opit_0_inv_A2Q21/CLK
Endpoint    : hdmi_color/ms72xx_ctl/rstn_temp1/opit_0_inv/RS
Path Group  : pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.020  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.567
  Launch Clock Delay      :  1.609
  Clock Pessimism Removal :  0.022

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT1                                     0.000       0.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.642       0.642         hdmi_color/cfg_clk
 USCM_84_111/CLK_USCM              td                    0.000       0.642 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=125)      0.967       1.609         ntclkbufg_5      
 CLMA_250_56/CLK                                                           r       hdmi_color/rstn_1ms[4]/opit_0_inv_A2Q21/CLK

 CLMA_250_56/Q2                    tco                   0.233       1.842 f       hdmi_color/rstn_1ms[4]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.177       2.019         hdmi_color/rstn_1ms [3]
 CLMS_246_57/Y0                    td                    0.397       2.416 f       hdmi_color/N41_9/gateop_perm/Z
                                   net (fanout=1)        0.270       2.686         hdmi_color/_N24820
 CLMS_246_61/Y1                    td                    0.158       2.844 f       hdmi_color/N41_14/gateop_perm/Z
                                   net (fanout=11)       0.404       3.248         nt_rstn_out      
 CLMA_242_60/RS                                                            f       hdmi_color/ms72xx_ctl/rstn_temp1/opit_0_inv/RS

 Data arrival time                                                   3.248         Logic Levels: 2  
                                                                                   Logic: 0.788ns(48.078%), Route: 0.851ns(51.922%)
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_55/CLK_OUT1                                     0.000    1000.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.631    1000.631         hdmi_color/cfg_clk
 USCM_84_111/CLK_USCM              td                    0.000    1000.631 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=125)      0.936    1001.567         ntclkbufg_5      
 CLMA_242_60/CLK                                                           r       hdmi_color/ms72xx_ctl/rstn_temp1/opit_0_inv/CLK
 clock pessimism                                         0.022    1001.589                          
 clock uncertainty                                      -0.150    1001.439                          

 Recovery time                                          -0.497    1000.942                          

 Data required time                                               1000.942                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.942                          
 Data arrival time                                                   3.248                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.694                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_color/rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_color/ms72xx_ctl/rstn_temp1/opit_0_inv/RS
Path Group  : pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.020  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.609
  Launch Clock Delay      :  1.567
  Clock Pessimism Removal :  -0.022

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT1                                     0.000       0.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.631       0.631         hdmi_color/cfg_clk
 USCM_84_111/CLK_USCM              td                    0.000       0.631 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=125)      0.936       1.567         ntclkbufg_5      
 CLMA_250_72/CLK                                                           r       hdmi_color/rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_250_72/Q1                    tco                   0.188       1.755 f       hdmi_color/rstn_1ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.270       2.025         hdmi_color/rstn_1ms [0]
 CLMS_246_61/Y1                    td                    0.283       2.308 r       hdmi_color/N41_14/gateop_perm/Z
                                   net (fanout=11)       0.340       2.648         nt_rstn_out      
 CLMA_242_60/RS                                                            r       hdmi_color/ms72xx_ctl/rstn_temp1/opit_0_inv/RS

 Data arrival time                                                   2.648         Logic Levels: 1  
                                                                                   Logic: 0.471ns(43.571%), Route: 0.610ns(56.429%)
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT1                                     0.000       0.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.642       0.642         hdmi_color/cfg_clk
 USCM_84_111/CLK_USCM              td                    0.000       0.642 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=125)      0.967       1.609         ntclkbufg_5      
 CLMA_242_60/CLK                                                           r       hdmi_color/ms72xx_ctl/rstn_temp1/opit_0_inv/CLK
 clock pessimism                                        -0.022       1.587                          
 clock uncertainty                                       0.000       1.587                          

 Removal time                                           -0.179       1.408                          

 Data required time                                                  1.408                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.408                          
 Data arrival time                                                   2.648                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.240                          
====================================================================================================

====================================================================================================

Startpoint  : interface_1/reg_data[0]/opit_0_inv/CLK
Endpoint    : led_thre_2 (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_da_hdmi_top|clk_50M (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.074       0.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    0.900       0.974 r       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.974         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.060       1.034 r       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=3)        1.515       2.549         _N180            
 USCM_84_109/CLK_USCM              td                    0.000       2.549 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1890)     0.967       3.516         ntclkbufg_1      
 CLMA_182_157/CLK                                                          r       interface_1/reg_data[0]/opit_0_inv/CLK

 CLMA_182_157/Q0                   tco                   0.231       3.747 f       interface_1/reg_data[0]/opit_0_inv/Q
                                   net (fanout=93)       0.560       4.307         interface_1/reg_data [0]
 CLMA_194_168/Y1                   td                    0.491       4.798 f       interface_1/freq_threshold_1_17/LUT7_inst_perm/Z
                                   net (fanout=2)        0.270       5.068         _N9752           
 CLMA_194_164/Y0                   td                    0.170       5.238 r       interface_1/freq_threshold_1_1/gateop_perm/Z
                                   net (fanout=1)        0.646       5.884         fre_thre[5]      
                                   td                    0.385       6.269 f       N129.lt_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.269         N129.co [2]      
 CLMA_218_152/COUT                 td                    0.046       6.315 r       N129.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.315         N129.co [6]      
                                   td                    0.046       6.361 r       N129.lt_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.361         N129.co [10]     
 CLMA_218_156/COUT                 td                    0.046       6.407 r       N129.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.407         N129.co [14]     
 CLMA_218_160/Y1                   td                    0.133       6.540 f       N129.lt_8/gateop_A2/Y1
                                   net (fanout=1)        2.528       9.068         _N171            
 IOL_47_374/DO                     td                    0.111       9.179 f       led_thre_2_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.179         led_thre_2_obuf/ntO
 IOBD_44_376/PAD                   td                    3.385      12.564 f       led_thre_2_obuf/opit_0/O
                                   net (fanout=1)        0.039      12.603         led_thre_2       
 F7                                                                        f       led_thre_2 (port)

 Data arrival time                                                  12.603         Logic Levels: 7  
                                                                                   Logic: 5.044ns(55.508%), Route: 4.043ns(44.492%)
====================================================================================================

====================================================================================================

Startpoint  : md_0/line[14]/opit_0_inv_A2Q21/CLK
Endpoint    : led_thre (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_da_hdmi_top|clk_50M (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.074       0.074         clk_50M          
 IOBS_LR_328_209/DIN               td                    0.900       0.974 r       clk_50M_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.974         clk_50M_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.060       1.034 r       clk_50M_ibuf/opit_1/INCK
                                   net (fanout=3)        1.515       2.549         _N180            
 USCM_84_109/CLK_USCM              td                    0.000       2.549 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1890)     1.084       3.633         ntclkbufg_1      
 CLMA_202_272/CLK                                                          r       md_0/line[14]/opit_0_inv_A2Q21/CLK

 CLMA_202_272/Q0                   tco                   0.231       3.864 f       md_0/line[14]/opit_0_inv_A2Q21/Q0
                                   net (fanout=7)        0.463       4.327         line[13]         
 CLMS_202_273/Y1                   td                    0.462       4.789 f       N120.lt_6/gateop_A2/Y1
                                   net (fanout=1)        1.873       6.662         _N170            
 IOL_47_373/DO                     td                    0.111       6.773 f       led_thre_obuf/opit_1/O
                                   net (fanout=1)        0.000       6.773         led_thre_obuf/ntO
 IOBS_TB_45_376/PAD                td                    3.385      10.158 f       led_thre_obuf/opit_0/O
                                   net (fanout=1)        0.034      10.192         led_thre         
 F8                                                                        f       led_thre (port)  

 Data arrival time                                                  10.192         Logic Levels: 3  
                                                                                   Logic: 4.189ns(63.866%), Route: 2.370ns(36.134%)
====================================================================================================

====================================================================================================

Startpoint  : hdmi_color/ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv/CLK
Endpoint    : led_int (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT1                                     0.000       0.000 r       hdmi_color/u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.642       0.642         hdmi_color/cfg_clk
 USCM_84_111/CLK_USCM              td                    0.000       0.642 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=125)      0.967       1.609         ntclkbufg_5      
 CLMA_230_88/CLK                                                           r       hdmi_color/ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv/CLK

 CLMA_230_88/Q0                    tco                   0.231       1.840 f       hdmi_color/ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv/Q
                                   net (fanout=1)        3.314       5.154         nt_led_int       
 IOL_19_374/DO                     td                    0.111       5.265 f       led_int_obuf/opit_1/O
                                   net (fanout=1)        0.000       5.265         led_int_obuf/ntO 
 IOBD_16_376/PAD                   td                    3.385       8.650 f       led_int_obuf/opit_0/O
                                   net (fanout=1)        0.109       8.759         led_int          
 B2                                                                        f       led_int (port)   

 Data arrival time                                                   8.759         Logic Levels: 2  
                                                                                   Logic: 3.727ns(52.126%), Route: 3.423ns(47.874%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : char_display_4/u_1/U_ipml_rom_rom_char/U_ipml_spram_rom_char/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K18                                                     0.000       0.000 r       rst_n (port)     
                                   net (fanout=1)        0.056       0.056         rst_n            
 IOBS_LR_328_256/DIN               td                    0.769       0.825 r       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.825         rst_n_ibuf/ntD   
 IOL_327_257/RX_DATA_DD            td                    0.070       0.895 r       rst_n_ibuf/opit_1/OUT
                                   net (fanout=971)      0.358       1.253         nt_rst_n         
 DRM_306_252/RSTA[0]                                                       r       char_display_4/u_1/U_ipml_rom_rom_char/U_ipml_spram_rom_char/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   1.253         Logic Levels: 2  
                                                                                   Logic: 0.839ns(66.959%), Route: 0.414ns(33.041%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : char_display_4/u_1/U_ipml_rom_rom_char/U_ipml_spram_rom_char/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K18                                                     0.000       0.000 r       rst_n (port)     
                                   net (fanout=1)        0.056       0.056         rst_n            
 IOBS_LR_328_256/DIN               td                    0.769       0.825 r       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.825         rst_n_ibuf/ntD   
 IOL_327_257/RX_DATA_DD            td                    0.070       0.895 r       rst_n_ibuf/opit_1/OUT
                                   net (fanout=971)      0.358       1.253         nt_rst_n         
 DRM_306_252/RSTB[0]                                                       r       char_display_4/u_1/U_ipml_rom_rom_char/U_ipml_spram_rom_char/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   1.253         Logic Levels: 2  
                                                                                   Logic: 0.839ns(66.959%), Route: 0.414ns(33.041%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : char_display_0/u_1/U_ipml_rom_rom_char/U_ipml_spram_rom_char/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K18                                                     0.000       0.000 r       rst_n (port)     
                                   net (fanout=1)        0.056       0.056         rst_n            
 IOBS_LR_328_256/DIN               td                    0.769       0.825 r       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.825         rst_n_ibuf/ntD   
 IOL_327_257/RX_DATA_DD            td                    0.070       0.895 r       rst_n_ibuf/opit_1/OUT
                                   net (fanout=971)      0.454       1.349         nt_rst_n         
 DRM_306_272/RSTA[0]                                                       r       char_display_0/u_1/U_ipml_rom_rom_char/U_ipml_spram_rom_char/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   1.349         Logic Levels: 2  
                                                                                   Logic: 0.839ns(62.194%), Route: 0.510ns(37.806%)
====================================================================================================

{ad_da_hdmi_top|clk_50M} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.090     500.000         0.910           High Pulse Width  APM_206_264/CLK         N200/gopapm/CLK
 499.090     500.000         0.910           Low Pulse Width   APM_206_264/CLK         N200/gopapm/CLK
 499.282     500.000         0.718           High Pulse Width  DRM_54_336/CLKA[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
====================================================================================================

{pll_adda|u_pll_adda/u_pll_e3/CLKOUT1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.480     500.000         1.520           Low Pulse Width   CLMS_214_29/CLK         wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0/ram16x1d/WCLK
 498.480     500.000         1.520           High Pulse Width  CLMS_214_29/CLK         wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0/ram16x1d/WCLK
 498.480     500.000         1.520           High Pulse Width  CLMS_214_29/CLK         wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_1/ram16x1d/WCLK
====================================================================================================

{meter_pll|meter_0/pll_0/u_pll_e3/CLKOUT0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.504     500.000         0.496           High Pulse Width  CLMS_186_201/CLK        meter_0/u_div64/Dividend[0]/opit_0_inv/CLK
 499.504     500.000         0.496           Low Pulse Width   CLMS_186_201/CLK        meter_0/u_div64/Dividend[0]/opit_0_inv/CLK
 499.504     500.000         0.496           Low Pulse Width   CLMS_190_221/CLK        meter_0/u_div64/Sign/opit_0_inv/CLK
====================================================================================================

{pll|hdmi_color/u_pll/u_pll_e3/CLKOUT1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.282     500.000         0.718           Low Pulse Width   DRM_234_68/CLKA[0]      hdmi_color/ms72xx_ctl/ms7210_ctl/N325_2_concat_2/iGopDrm/CLKA
 499.282     500.000         0.718           High Pulse Width  DRM_234_68/CLKA[0]      hdmi_color/ms72xx_ctl/ms7210_ctl/N325_2_concat_2/iGopDrm/CLKA
 499.282     500.000         0.718           Low Pulse Width   DRM_234_68/CLKB[0]      hdmi_color/ms72xx_ctl/ms7210_ctl/N325_2_concat_2/iGopDrm/CLKB
====================================================================================================

{pll|hdmi_color/u_pll/u_pll_e3/CLKOUT0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.090     500.000         0.910           High Pulse Width  APM_206_288/CLK         char_display_2/N60/gopapm/CLK
 499.090     500.000         0.910           Low Pulse Width   APM_206_288/CLK         char_display_2/N60/gopapm/CLK
 499.090     500.000         0.910           High Pulse Width  APM_258_176/CLK         char_display_5/N60/gopapm/CLK
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.282      25.000          0.718           High Pulse Width  DRM_54_336/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.282      25.000          0.718           Low Pulse Width   DRM_54_336/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.282      25.000          0.718           Low Pulse Width   DRM_26_232/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKB[0]
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.504      50.000          0.496           High Pulse Width  CLMS_94_209/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.504      50.000          0.496           Low Pulse Width   CLMS_94_209/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.504      50.000          0.496           High Pulse Width  CLMS_94_209/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+----------------------------------------------------------------------------------------+
| Type       | File Name                                                                
+----------------------------------------------------------------------------------------+
| Input      | C:/Users/LENOVO/Desktop/backup3/place_route/ad_da_hdmi_top_pnr.adf       
| Output     | C:/Users/LENOVO/Desktop/backup3/report_timing/ad_da_hdmi_top_rtp.adf     
|            | C:/Users/LENOVO/Desktop/backup3/report_timing/ad_da_hdmi_top.rtr         
|            | C:/Users/LENOVO/Desktop/backup3/report_timing/rtr.db                     
+----------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 1,130 MB
Total CPU time to report_timing completion : 0h:0m:11s
Process Total CPU time to report_timing completion : 0h:0m:14s
Total real time to report_timing completion : 0h:0m:13s
