designverincludedir -clear
designverlibrarysim -PL -clear
designverlibrarysim -L -clear
designverlibrarysim -PL pmi_work
designverlibrarysim ovi_machxo2
designverdefinemacro -clear
addfile {A:/Documentos/Aruitectura Pasti/Practica 1/controlDisplays.vhd}
# Adding file A:\Documentos\Aruitectura Pasti\Practica 1\controlDisplays.vhd ... Done
addfile {A:/Documentos/Aruitectura Pasti/Practica 1/OperacionesLogicas.vhd}
# Adding file A:\Documentos\Aruitectura Pasti\Practica 1\OperacionesLogicas.vhd ... Done
addfile {A:/Documentos/Aruitectura Pasti/Practica 1/paquete.vhd}
# Adding file A:\Documentos\Aruitectura Pasti\Practica 1\paquete.vhd ... Done
addfile {A:/Documentos/Aruitectura Pasti/Practica 1/Shifters.vhd}
# Adding file A:\Documentos\Aruitectura Pasti\Practica 1\Shifters.vhd ... Done
addfile {A:/Documentos/Aruitectura Pasti/Practica 1/Main.vhd}
# Adding file A:\Documentos\Aruitectura Pasti\Practica 1\Main.vhd ... Done
addfile {A:/Documentos/Aruitectura Pasti/Practica 1/Selector.vhd}
# Adding file A:\Documentos\Aruitectura Pasti\Practica 1\Selector.vhd ... Done
addfile {A:/Documentos/Aruitectura Pasti/Practica 1/OperacionesAritmeticas.vhd}
# Adding file A:\Documentos\Aruitectura Pasti\Practica 1\OperacionesAritmeticas.vhd ... Done
addfile {A:/Documentos/Aruitectura Pasti/Practica 1/BCD10Bits.vhd}
# Adding file A:\Documentos\Aruitectura Pasti\Practica 1\BCD10Bits.vhd ... Done
vlib {A:/Documentos/Aruitectura Pasti/Practica 1/controlDisplaysSim/work}
# Warning: Library work already exists
adel -all
# Library contents cleared.
vcom -dbg -work work {A:/Documentos/Aruitectura Pasti/Practica 1/controlDisplays.vhd}
# File: A:\Documentos\Aruitectura Pasti\Practica 1\controlDisplays.vhd
# Compile Entity "controlDisplays"
# Compile Architecture "Behavioral" of Entity "controlDisplays"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]
vcom -dbg -work work {A:/Documentos/Aruitectura Pasti/Practica 1/OperacionesLogicas.vhd}
# File: A:\Documentos\Aruitectura Pasti\Practica 1\OperacionesLogicas.vhd
# Compile Entity "OperacionesLogicas"
# Compile Architecture "Behavioral" of Entity "OperacionesLogicas"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
vcom -dbg -work work {A:/Documentos/Aruitectura Pasti/Practica 1/paquete.vhd}
# File: A:\Documentos\Aruitectura Pasti\Practica 1\paquete.vhd
# Compile Package "paquete"
# Compile Package Body "paquete"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
vcom -dbg -work work {A:/Documentos/Aruitectura Pasti/Practica 1/Shifters.vhd}
# File: A:\Documentos\Aruitectura Pasti\Practica 1\Shifters.vhd
# Compile Entity "Shifters"
# Compile Architecture "Behavioral" of Entity "Shifters"
# Compile success 0 Errors 0 Warnings  Analysis time :  63.0 [ms]
vcom -dbg -work work {A:/Documentos/Aruitectura Pasti/Practica 1/Main.vhd}
# File: A:\Documentos\Aruitectura Pasti\Practica 1\Main.vhd
# Compile Entity "Principal"
# Compile Architecture "Behavioral" of Entity "Principal"
# Warning: ELAB1_0026: Main.vhd : (23, 0): There is no default binding for component "BCD10Bits". (No entity named "BCD10Bits" was found).
# Compile success 0 Errors 1 Warnings  Analysis time :  16.0 [ms]
vcom -dbg -work work {A:/Documentos/Aruitectura Pasti/Practica 1/Selector.vhd}
# File: A:\Documentos\Aruitectura Pasti\Practica 1\Selector.vhd
# Compile Entity "Selector"
# Compile Architecture "Behavioral" of Entity "Selector"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]
vcom -dbg -work work {A:/Documentos/Aruitectura Pasti/Practica 1/OperacionesAritmeticas.vhd}
# File: A:\Documentos\Aruitectura Pasti\Practica 1\OperacionesAritmeticas.vhd
# Compile Entity "OperacionesAritmeticas"
# Compile Architecture "Behavioral" of Entity "OperacionesAritmeticas"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]
vcom -dbg -work work {A:/Documentos/Aruitectura Pasti/Practica 1/BCD10Bits.vhd}
# File: A:\Documentos\Aruitectura Pasti\Practica 1\BCD10Bits.vhd
# Compile Entity "BCD10Bits"
# Compile Architecture "Behavioral" of Entity "BCD10Bits"
# Compile success 0 Errors 0 Warnings  Analysis time :  63.0 [ms]
entity Selector
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
vsim +access +r Selector -PL pmi_work -L ovi_machxo2
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6058 kB (elbread=1280 elab2=4628 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location A:\Documentos\Aruitectura Pasti\Practica 1\controlDisplaysSim\src\wave.asdb
#  0:59, domingo, 5 de mayo de 2019
#  Simulation has been initialized
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# Error: Accelerated Waveform: Simulation database is not connected. Initialize simulation or load simulation database by opening waveform file (AWC, ASDB).
