FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 94;
0"NC";
1"Z7_SFP_SIN_N";
2"Z7_PL_GTP_MGTRREF";
3"Z7_SFP_SIN_P";
4"CLK_Z7_PL_125M_B112_N";
5"CLK_Z7_PL_125M_B112_P";
6"Z7_SFP_SOUT_N";
7"Z7_SFP_SOUT_P";
8"V_Z7_1V2_MGTAVTT";
9"Z7_PL_GTP_MGTRREF";
%"XC7Z015_1CLG485C"
"5","(-6150,4650)","0","ic","I1";
;
VALUE"XC7Z015_1CLG485C"
CDS_LIB"ic"
CDS_LMAN_SYM_OUTLINE"-125,525,650,-200";
"Y4"0;
"AB3"0;
"Y6"1;
"AB7"0;
"Y8"0;
"AB9"0;
"U5"0;
"V5"0;
"U7"2;
"W4"0;
"AA3"0;
"W6"3;
"AA7"0;
"W8"0;
"AA9"0;
"V9"4;
"U9"5;
"AB5"0;
"AA5"0;
"Y2"6;
"W2"7;
%"R"
"1","(-5950,3800)","0","resistor","I2";
;
$LOCATION"?"
VALUE"100"
CDS_LMAN_SYM_OUTLINE"-100,25,100,-25"
CDS_LIB"resistor"
CODE"07090603";
"A"9;
"B"8;
END.
