Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Dec 14 11:50:51 2023
| Host         : s-67-102-24 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file multiplicador_timing_summary_routed.rpt -pb multiplicador_timing_summary_routed.pb -rpx multiplicador_timing_summary_routed.rpx -warn_on_violation
| Design       : multiplicador
| Device       : 7a12ti-csg325
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1277)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1277)
5. checking no_input_delay (64)
6. checking no_output_delay (64)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1277)
---------------------------
 There are 1277 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1277)
---------------------------------------------------
 There are 1277 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (64)
-------------------------------
 There are 64 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (64)
--------------------------------
 There are 64 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 1341          inf        0.000                      0                 1341           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1341 Endpoints
Min Delay          1341 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mult_out_reg[57]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mult_out[57]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.877ns  (logic 3.101ns (52.767%)  route 2.776ns (47.233%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE                         0.000     0.000 r  mult_out_reg[57]/C
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mult_out_reg[57]/Q
                         net (fo=1, routed)           2.776     3.232    mult_out_OBUF[57]
    A9                   OBUF (Prop_obuf_I_O)         2.645     5.877 r  mult_out_OBUF[57]_inst/O
                         net (fo=0)                   0.000     5.877    mult_out[57]
    A9                                                                r  mult_out[57] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mult_out_reg[58]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mult_out[58]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.856ns  (logic 3.099ns (52.929%)  route 2.756ns (47.071%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE                         0.000     0.000 r  mult_out_reg[58]/C
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mult_out_reg[58]/Q
                         net (fo=1, routed)           2.756     3.212    mult_out_OBUF[58]
    B9                   OBUF (Prop_obuf_I_O)         2.643     5.856 r  mult_out_OBUF[58]_inst/O
                         net (fo=0)                   0.000     5.856    mult_out[58]
    B9                                                                r  mult_out[58] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mult_out_reg[60]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mult_out[60]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.764ns  (logic 3.082ns (53.470%)  route 2.682ns (46.530%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE                         0.000     0.000 r  mult_out_reg[60]/C
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mult_out_reg[60]/Q
                         net (fo=1, routed)           2.682     3.138    mult_out_OBUF[60]
    D9                   OBUF (Prop_obuf_I_O)         2.626     5.764 r  mult_out_OBUF[60]_inst/O
                         net (fo=0)                   0.000     5.764    mult_out[60]
    D9                                                                r  mult_out[60] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regA_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[15].b_is_even.pp_out_reg_reg[15][33]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.758ns  (logic 2.262ns (39.285%)  route 3.496ns (60.715%))
  Logic Levels:           11  (CARRY4=9 FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE                         0.000     0.000 r  regA_reg[1]/C
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  regA_reg[1]/Q
                         net (fo=48, routed)          3.496     3.952    mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/A[1]
    SLICE_X7Y37          LUT4 (Prop_lut4_I1_O)        0.124     4.076 r  mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[15].carrychain[1].ppsub.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     4.076    mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[15].carrychain[1].ppsub.stageN.lut_sig
    SLICE_X7Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.626 r  mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[15].carrychain[0].ppsub.stageLSB.muxcy1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.626    mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[15]_3
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.740 r  mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[15].carrychain[4].ppsub.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.740    mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[15]_7
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.854 r  mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[15].carrychain[8].ppsub.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.854    mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[15]_11
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.968 r  mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[15].carrychain[12].ppsub.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.968    mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[15]_15
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.082 r  mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[15].carrychain[16].ppsub.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.082    mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[15]_19
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.196 r  mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[15].carrychain[20].ppsub.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.196    mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[15]_23
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.310 r  mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[15].carrychain[24].ppsub.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.310    mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[15]_27
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.424 r  mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[15].carrychain[28].ppsub.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.424    mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[15]_31
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.758 r  mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[15].carrychain[32].ppsub.stageN.muxcy0_CARRY4/O[1]
                         net (fo=1, routed)           0.000     5.758    mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[15]_16[33]
    SLICE_X7Y45          FDRE                                         r  mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[15].b_is_even.pp_out_reg_reg[15][33]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mult_out_reg[59]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mult_out[59]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.745ns  (logic 3.079ns (53.603%)  route 2.665ns (46.397%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE                         0.000     0.000 r  mult_out_reg[59]/C
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mult_out_reg[59]/Q
                         net (fo=1, routed)           2.665     3.121    mult_out_OBUF[59]
    C9                   OBUF (Prop_obuf_I_O)         2.623     5.745 r  mult_out_OBUF[59]_inst/O
                         net (fo=0)                   0.000     5.745    mult_out[59]
    C9                                                                r  mult_out[59] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mult_out_reg[49]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mult_out[49]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.741ns  (logic 3.103ns (54.042%)  route 2.639ns (45.958%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDRE                         0.000     0.000 r  mult_out_reg[49]/C
    SLICE_X0Y59          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mult_out_reg[49]/Q
                         net (fo=1, routed)           2.639     3.095    mult_out_OBUF[49]
    A12                  OBUF (Prop_obuf_I_O)         2.647     5.741 r  mult_out_OBUF[49]_inst/O
                         net (fo=0)                   0.000     5.741    mult_out[49]
    A12                                                               r  mult_out[49] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mult_out_reg[53]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mult_out[53]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.725ns  (logic 3.111ns (54.340%)  route 2.614ns (45.661%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE                         0.000     0.000 r  mult_out_reg[53]/C
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mult_out_reg[53]/Q
                         net (fo=1, routed)           2.614     3.070    mult_out_OBUF[53]
    A10                  OBUF (Prop_obuf_I_O)         2.655     5.725 r  mult_out_OBUF[53]_inst/O
                         net (fo=0)                   0.000     5.725    mult_out[53]
    A10                                                               r  mult_out[53] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regA_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[11].b_is_even.pp_out_reg_reg[11][33]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.723ns  (logic 2.016ns (35.228%)  route 3.707ns (64.772%))
  Logic Levels:           9  (CARRY4=7 FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE                         0.000     0.000 r  regA_reg[7]/C
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  regA_reg[7]/Q
                         net (fo=48, routed)          3.707     4.163    mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/A[7]
    SLICE_X20Y33         LUT4 (Prop_lut4_I3_O)        0.124     4.287 r  mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[11].carrychain[8].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     4.287    mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[11].carrychain[8].ppadd.b_is_even.stageN.lut_sig
    SLICE_X20Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.819 r  mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[11].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.819    mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[11]_11
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.933 r  mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[11].carrychain[12].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.933    mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[11]_15
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.047 r  mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[11].carrychain[16].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.047    mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[11]_19
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.161 r  mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[11].carrychain[20].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.161    mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[11]_23
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.275 r  mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[11].carrychain[24].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.275    mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[11]_27
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.389 r  mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[11].carrychain[28].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.389    mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[11]_31
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.723 r  mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[11].carrychain[32].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=1, routed)           0.000     5.723    mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[11]_12[33]
    SLICE_X20Y39         FDRE                                         r  mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[11].b_is_even.pp_out_reg_reg[11][33]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mult_out_reg[45]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mult_out[45]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.719ns  (logic 3.085ns (53.938%)  route 2.634ns (46.062%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE                         0.000     0.000 r  mult_out_reg[45]/C
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mult_out_reg[45]/Q
                         net (fo=1, routed)           2.634     3.090    mult_out_OBUF[45]
    B15                  OBUF (Prop_obuf_I_O)         2.629     5.719 r  mult_out_OBUF[45]_inst/O
                         net (fo=0)                   0.000     5.719    mult_out[45]
    B15                                                               r  mult_out[45] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 regA_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[12].b_is_even.pp_out_reg_reg[12][33]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.711ns  (logic 1.885ns (33.009%)  route 3.826ns (66.991%))
  Logic Levels:           9  (CARRY4=7 FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE                         0.000     0.000 r  regA_reg[11]/C
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  regA_reg[11]/Q
                         net (fo=48, routed)          3.826     4.282    mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/A[11]
    SLICE_X16Y37         LUT4 (Prop_lut4_I1_O)        0.124     4.406 r  mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[12].carrychain[11].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     4.406    mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[12].carrychain[11].ppadd.b_is_even.stageN.lut_sig
    SLICE_X16Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.807 r  mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[12].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.807    mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[12]_11
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.921 r  mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[12].carrychain[12].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.921    mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[12]_15
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.035 r  mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[12].carrychain[16].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.035    mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[12]_19
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.149 r  mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[12].carrychain[20].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.149    mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[12]_23
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.263 r  mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[12].carrychain[24].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.263    mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[12]_27
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.377 r  mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[12].carrychain[28].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.377    mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[12]_31
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.711 r  mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[12].carrychain[32].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=1, routed)           0.000     5.711    mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[12]_13[33]
    SLICE_X16Y43         FDRE                                         r  mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[12].b_is_even.pp_out_reg_reg[12][33]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE                         0.000     0.000 r  mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][7]/C
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][7]/Q
                         net (fo=1, routed)           0.102     0.243    mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0]_22[7]
    SLICE_X2Y27          FDRE                                         r  mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[6][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[3][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE                         0.000     0.000 r  mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[6][0]/C
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[6][0]/Q
                         net (fo=1, routed)           0.119     0.247    mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[6]_40[0]
    SLICE_X0Y37          FDRE                                         r  mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[6][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[3][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE                         0.000     0.000 r  mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[6][1]/C
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[6][1]/Q
                         net (fo=1, routed)           0.119     0.247    mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[6]_40[1]
    SLICE_X4Y36          FDRE                                         r  mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[2][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[1][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE                         0.000     0.000 r  mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[2][2]/C
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[2][2]/Q
                         net (fo=1, routed)           0.119     0.247    mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[2]_37[2]
    SLICE_X0Y36          FDRE                                         r  mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE                         0.000     0.000 r  mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][4]/C
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][4]/Q
                         net (fo=1, routed)           0.112     0.253    mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0]_22[4]
    SLICE_X1Y27          FDRE                                         r  mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE                         0.000     0.000 r  mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][5]/C
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][5]/Q
                         net (fo=1, routed)           0.112     0.253    mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0]_22[5]
    SLICE_X1Y27          FDRE                                         r  mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE                         0.000     0.000 r  mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][6]/C
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][6]/Q
                         net (fo=1, routed)           0.112     0.253    mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0]_22[6]
    SLICE_X1Y27          FDRE                                         r  mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_4_add.stage_4_pipeline.s4_add_out_reg[0][13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mult_out_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.291%)  route 0.119ns (45.709%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE                         0.000     0.000 r  mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_4_add.stage_4_pipeline.s4_add_out_reg[0][13]/C
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_4_add.stage_4_pipeline.s4_add_out_reg[0][13]/Q
                         net (fo=1, routed)           0.119     0.260    saida[13]
    SLICE_X0Y41          FDRE                                         r  mult_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_4_add.stage_4_pipeline.s4_add_out_reg[0][11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mult_out_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.880%)  route 0.121ns (46.120%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE                         0.000     0.000 r  mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_4_add.stage_4_pipeline.s4_add_out_reg[0][11]/C
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_4_add.stage_4_pipeline.s4_add_out_reg[0][11]/Q
                         net (fo=1, routed)           0.121     0.262    saida[11]
    SLICE_X0Y39          FDRE                                         r  mult_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[10].b_is_even.pp_out_reg_reg[10][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[5][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.141ns (51.661%)  route 0.132ns (48.339%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDRE                         0.000     0.000 r  mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[10].b_is_even.pp_out_reg_reg[10][0]/C
    SLICE_X11Y30         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[10].b_is_even.pp_out_reg_reg[10][0]/Q
                         net (fo=1, routed)           0.132     0.273    mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[10].b_is_even.pp_out_reg_reg[10]_34[0]
    SLICE_X13Y30         FDRE                                         r  mult_test_pipe/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[5][0]/D
  -------------------------------------------------------------------    -------------------





