

================================================================
== Vivado HLS Report for 'dct_2d'
================================================================
* Date:           Fri Mar 13 21:50:52 2015

* Version:        2013.3 (build date: Wed Oct 16 18:12:55 PM 2013)
* Project:        DCT_HLS_Project
* Solution:       solution3
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   8.00|      6.38|        1.00|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  759|  759|  759|  759|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                                             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |                  Loop Name                  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Row_DCT_Loop                               |  312|  312|        39|          -|          -|     8|    no    |
        |- Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop  |   65|   65|         3|          1|          1|    64|    yes   |
        |- Col_DCT_Loop                               |  312|  312|        39|          -|          -|     8|    no    |
        |- Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop  |   65|   65|         3|          1|          1|    64|    yes   |
        +---------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
|ShiftMemory      |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 12
* Pipeline: 2
  Pipeline-0: II = 1, D = 3, States = { 4 5 6 }
  Pipeline-1: II = 1, D = 3, States = { 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond7)
	4  / (exitcond7)
3 --> 
	2  / true
4 --> 
	7  / (exitcond_flatten)
	5  / (!exitcond_flatten)
5 --> 
	6  / true
6 --> 
	4  / true
7 --> 
	8  / (!exitcond4)
	9  / (exitcond4)
8 --> 
	7  / true
9 --> 
	12  / (exitcond_flatten2)
	10  / (!exitcond_flatten2)
10 --> 
	11  / true
11 --> 
	9  / true
12 --> 
* FSM state operations: 

 <State 1>: 2.39ns
ST_1: row_outbuf [1/1] 2.39ns
:0  %row_outbuf = alloca [64 x i16], align 2

ST_1: col_outbuf [1/1] 2.39ns
:1  %col_outbuf = alloca [64 x i16], align 2

ST_1: col_inbuf [1/1] 2.39ns
:2  %col_inbuf = alloca [64 x i16], align 2

ST_1: stg_16 [1/1] 1.21ns
:3  br label %1


 <State 2>: 3.23ns
ST_2: i [1/1] 0.00ns
:0  %i = phi i4 [ 0, %0 ], [ %i_4, %2 ]

ST_2: exitcond7 [1/1] 1.88ns
:1  %exitcond7 = icmp eq i4 %i, -8

ST_2: empty [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_2: i_4 [1/1] 0.80ns
:3  %i_4 = add i4 %i, 1

ST_2: stg_21 [1/1] 1.35ns
:4  br i1 %exitcond7, label %.preheader2.preheader, label %2

ST_2: stg_22 [2/2] 0.86ns
:1  call fastcc void @dct_1d([64 x i16]* nocapture %in_block, i4 %i, [64 x i16]* nocapture %row_outbuf, i4 %i)


 <State 3>: 0.00ns
ST_3: stg_23 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind

ST_3: stg_24 [1/2] 0.00ns
:1  call fastcc void @dct_1d([64 x i16]* nocapture %in_block, i4 %i, [64 x i16]* nocapture %row_outbuf, i4 %i)

ST_3: stg_25 [1/1] 0.00ns
:2  br label %1


 <State 4>: 4.05ns
ST_4: indvar_flatten [1/1] 0.00ns
.preheader2.preheader:0  %indvar_flatten = phi i7 [ %indvar_flatten_next, %.preheader2 ], [ 0, %1 ]

ST_4: j [1/1] 0.00ns
.preheader2.preheader:1  %j = phi i4 [ %j_mid2, %.preheader2 ], [ 0, %1 ]

ST_4: i_1 [1/1] 0.00ns
.preheader2.preheader:2  %i_1 = phi i4 [ %i_6, %.preheader2 ], [ 0, %1 ]

ST_4: exitcond_flatten [1/1] 1.97ns
.preheader2.preheader:3  %exitcond_flatten = icmp eq i7 %indvar_flatten, -64

ST_4: indvar_flatten_next [1/1] 1.72ns
.preheader2.preheader:4  %indvar_flatten_next = add i7 %indvar_flatten, 1

ST_4: stg_31 [1/1] 1.21ns
.preheader2.preheader:5  br i1 %exitcond_flatten, label %.preheader1, label %.preheader2

ST_4: exitcond [1/1] 1.88ns
.preheader2:2  %exitcond = icmp eq i4 %i_1, -8

ST_4: i_1_mid2 [1/1] 1.37ns
.preheader2:3  %i_1_mid2 = select i1 %exitcond, i4 0, i4 %i_1

ST_4: j_s [1/1] 0.80ns
.preheader2:4  %j_s = add i4 %j, 1

ST_4: j_mid2 [1/1] 1.37ns
.preheader2:5  %j_mid2 = select i1 %exitcond, i4 %j_s, i4 %j

ST_4: i_6 [1/1] 0.80ns
.preheader2:24  %i_6 = add i4 %i_1_mid2, 1


 <State 5>: 4.11ns
ST_5: tmp_trn_cast [1/1] 0.00ns
.preheader2:10  %tmp_trn_cast = zext i4 %j_mid2 to i8

ST_5: tmp [1/1] 0.00ns
.preheader2:11  %tmp = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_1_mid2, i3 0)

ST_5: p_addr_cast [1/1] 0.00ns
.preheader2:12  %p_addr_cast = zext i7 %tmp to i8

ST_5: p_addr5 [1/1] 1.72ns
.preheader2:13  %p_addr5 = add i8 %p_addr_cast, %tmp_trn_cast

ST_5: tmp_6 [1/1] 0.00ns
.preheader2:14  %tmp_6 = zext i8 %p_addr5 to i64

ST_5: row_outbuf_addr [1/1] 0.00ns
.preheader2:15  %row_outbuf_addr = getelementptr [64 x i16]* %row_outbuf, i64 0, i64 %tmp_6

ST_5: row_outbuf_load [2/2] 2.39ns
.preheader2:16  %row_outbuf_load = load i16* %row_outbuf_addr, align 2


 <State 6>: 4.78ns
ST_6: stg_44 [1/1] 0.00ns
.preheader2:0  call void (...)* @_ssdm_op_SpecLoopName([42 x i8]* @str3)

ST_6: empty_18 [1/1] 0.00ns
.preheader2:1  %empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

ST_6: stg_46 [1/1] 0.00ns
.preheader2:6  call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str5) nounwind

ST_6: tmp_9 [1/1] 0.00ns
.preheader2:7  %tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str5)

ST_6: stg_48 [1/1] 0.00ns
.preheader2:8  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @p_str1) nounwind

ST_6: tmp_2_trn_cast [1/1] 0.00ns
.preheader2:9  %tmp_2_trn_cast = zext i4 %i_1_mid2 to i8

ST_6: row_outbuf_load [1/2] 2.39ns
.preheader2:16  %row_outbuf_load = load i16* %row_outbuf_addr, align 2

ST_6: tmp_7 [1/1] 0.00ns
.preheader2:17  %tmp_7 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %j_mid2, i3 0)

ST_6: p_addr6_cast [1/1] 0.00ns
.preheader2:18  %p_addr6_cast = zext i7 %tmp_7 to i8

ST_6: p_addr7 [1/1] 1.72ns
.preheader2:19  %p_addr7 = add i8 %p_addr6_cast, %tmp_2_trn_cast

ST_6: tmp_8 [1/1] 0.00ns
.preheader2:20  %tmp_8 = zext i8 %p_addr7 to i64

ST_6: col_inbuf_addr [1/1] 0.00ns
.preheader2:21  %col_inbuf_addr = getelementptr [64 x i16]* %col_inbuf, i64 0, i64 %tmp_8

ST_6: stg_56 [1/1] 2.39ns
.preheader2:22  store i16 %row_outbuf_load, i16* %col_inbuf_addr, align 2

ST_6: empty_19 [1/1] 0.00ns
.preheader2:23  %empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str5, i32 %tmp_9)

ST_6: stg_58 [1/1] 0.00ns
.preheader2:25  br label %.preheader2.preheader


 <State 7>: 3.23ns
ST_7: i_2 [1/1] 0.00ns
.preheader1:0  %i_2 = phi i4 [ %i_5, %3 ], [ 0, %.preheader2.preheader ]

ST_7: exitcond4 [1/1] 1.88ns
.preheader1:1  %exitcond4 = icmp eq i4 %i_2, -8

ST_7: empty_20 [1/1] 0.00ns
.preheader1:2  %empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_7: i_5 [1/1] 0.80ns
.preheader1:3  %i_5 = add i4 %i_2, 1

ST_7: stg_63 [1/1] 1.35ns
.preheader1:4  br i1 %exitcond4, label %.preheader.preheader, label %3

ST_7: stg_64 [2/2] 0.86ns
:1  call fastcc void @dct_1d([64 x i16]* nocapture %col_inbuf, i4 %i_2, [64 x i16]* nocapture %col_outbuf, i4 %i_2)


 <State 8>: 0.00ns
ST_8: stg_65 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str6) nounwind

ST_8: stg_66 [1/2] 0.00ns
:1  call fastcc void @dct_1d([64 x i16]* nocapture %col_inbuf, i4 %i_2, [64 x i16]* nocapture %col_outbuf, i4 %i_2)

ST_8: stg_67 [1/1] 0.00ns
:2  br label %.preheader1


 <State 9>: 4.05ns
ST_9: indvar_flatten2 [1/1] 0.00ns
.preheader.preheader:0  %indvar_flatten2 = phi i7 [ %indvar_flatten_next2, %.preheader ], [ 0, %.preheader1 ]

ST_9: j_1 [1/1] 0.00ns
.preheader.preheader:1  %j_1 = phi i4 [ %j_1_mid2, %.preheader ], [ 0, %.preheader1 ]

ST_9: i_3 [1/1] 0.00ns
.preheader.preheader:2  %i_3 = phi i4 [ %i_7, %.preheader ], [ 0, %.preheader1 ]

ST_9: exitcond_flatten2 [1/1] 1.97ns
.preheader.preheader:3  %exitcond_flatten2 = icmp eq i7 %indvar_flatten2, -64

ST_9: indvar_flatten_next2 [1/1] 1.72ns
.preheader.preheader:4  %indvar_flatten_next2 = add i7 %indvar_flatten2, 1

ST_9: stg_73 [1/1] 0.00ns
.preheader.preheader:5  br i1 %exitcond_flatten2, label %4, label %.preheader

ST_9: exitcond1 [1/1] 1.88ns
.preheader:2  %exitcond1 = icmp eq i4 %i_3, -8

ST_9: i_3_mid2 [1/1] 1.37ns
.preheader:3  %i_3_mid2 = select i1 %exitcond1, i4 0, i4 %i_3

ST_9: j_2 [1/1] 0.80ns
.preheader:4  %j_2 = add i4 %j_1, 1

ST_9: j_1_mid2 [1/1] 1.37ns
.preheader:5  %j_1_mid2 = select i1 %exitcond1, i4 %j_2, i4 %j_1

ST_9: i_7 [1/1] 0.80ns
.preheader:24  %i_7 = add i4 %i_3_mid2, 1


 <State 10>: 4.11ns
ST_10: tmp_3_trn_cast [1/1] 0.00ns
.preheader:10  %tmp_3_trn_cast = zext i4 %j_1_mid2 to i8

ST_10: tmp_s [1/1] 0.00ns
.preheader:11  %tmp_s = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_3_mid2, i3 0)

ST_10: p_addr8_cast [1/1] 0.00ns
.preheader:12  %p_addr8_cast = zext i7 %tmp_s to i8

ST_10: p_addr9 [1/1] 1.72ns
.preheader:13  %p_addr9 = add i8 %p_addr8_cast, %tmp_3_trn_cast

ST_10: tmp_2 [1/1] 0.00ns
.preheader:14  %tmp_2 = zext i8 %p_addr9 to i64

ST_10: col_outbuf_addr [1/1] 0.00ns
.preheader:15  %col_outbuf_addr = getelementptr [64 x i16]* %col_outbuf, i64 0, i64 %tmp_2

ST_10: col_outbuf_load [2/2] 2.39ns
.preheader:16  %col_outbuf_load = load i16* %col_outbuf_addr, align 2


 <State 11>: 4.78ns
ST_11: stg_86 [1/1] 0.00ns
.preheader:0  call void (...)* @_ssdm_op_SpecLoopName([42 x i8]* @str4)

ST_11: empty_21 [1/1] 0.00ns
.preheader:1  %empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

ST_11: stg_88 [1/1] 0.00ns
.preheader:6  call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str8) nounwind

ST_11: tmp_1 [1/1] 0.00ns
.preheader:7  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str8)

ST_11: stg_90 [1/1] 0.00ns
.preheader:8  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @p_str1) nounwind

ST_11: tmp_4_trn_cast [1/1] 0.00ns
.preheader:9  %tmp_4_trn_cast = zext i4 %i_3_mid2 to i8

ST_11: col_outbuf_load [1/2] 2.39ns
.preheader:16  %col_outbuf_load = load i16* %col_outbuf_addr, align 2

ST_11: tmp_3 [1/1] 0.00ns
.preheader:17  %tmp_3 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %j_1_mid2, i3 0)

ST_11: p_addr3_cast [1/1] 0.00ns
.preheader:18  %p_addr3_cast = zext i7 %tmp_3 to i8

ST_11: p_addr4 [1/1] 1.72ns
.preheader:19  %p_addr4 = add i8 %p_addr3_cast, %tmp_4_trn_cast

ST_11: tmp_4 [1/1] 0.00ns
.preheader:20  %tmp_4 = zext i8 %p_addr4 to i64

ST_11: out_block_addr [1/1] 0.00ns
.preheader:21  %out_block_addr = getelementptr [64 x i16]* %out_block, i64 0, i64 %tmp_4

ST_11: stg_98 [1/1] 2.39ns
.preheader:22  store i16 %col_outbuf_load, i16* %out_block_addr, align 2

ST_11: empty_22 [1/1] 0.00ns
.preheader:23  %empty_22 = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str8, i32 %tmp_1)

ST_11: stg_100 [1/1] 0.00ns
.preheader:25  br label %.preheader.preheader


 <State 12>: 0.00ns
ST_12: stg_101 [1/1] 0.00ns
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_block]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x3c61b20; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ out_block]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; mode=0x3b2fde0; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; mode=0x3d44e20; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; mode=0x3b9fd80; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; mode=0x3d38590; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; mode=0x3cefd00; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; mode=0x14f3830; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; mode=0x3922880; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; mode=0x391a330; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; mode=0x390b1d0; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
row_outbuf           (alloca           ) [ 0011111000000]
col_outbuf           (alloca           ) [ 0011111111110]
col_inbuf            (alloca           ) [ 0011111110000]
stg_16               (br               ) [ 0111000000000]
i                    (phi              ) [ 0011000000000]
exitcond7            (icmp             ) [ 0011000000000]
empty                (speclooptripcount) [ 0000000000000]
i_4                  (add              ) [ 0111000000000]
stg_21               (br               ) [ 0011111000000]
stg_23               (specloopname     ) [ 0000000000000]
stg_24               (call             ) [ 0000000000000]
stg_25               (br               ) [ 0111000000000]
indvar_flatten       (phi              ) [ 0000100000000]
j                    (phi              ) [ 0000100000000]
i_1                  (phi              ) [ 0000100000000]
exitcond_flatten     (icmp             ) [ 0000111000000]
indvar_flatten_next  (add              ) [ 0010111000000]
stg_31               (br               ) [ 0000111110000]
exitcond             (icmp             ) [ 0000000000000]
i_1_mid2             (select           ) [ 0000111000000]
j_s                  (add              ) [ 0000000000000]
j_mid2               (select           ) [ 0010111000000]
i_6                  (add              ) [ 0010111000000]
tmp_trn_cast         (zext             ) [ 0000000000000]
tmp                  (bitconcatenate   ) [ 0000000000000]
p_addr_cast          (zext             ) [ 0000000000000]
p_addr5              (add              ) [ 0000000000000]
tmp_6                (zext             ) [ 0000000000000]
row_outbuf_addr      (getelementptr    ) [ 0000101000000]
stg_44               (specloopname     ) [ 0000000000000]
empty_18             (speclooptripcount) [ 0000000000000]
stg_46               (specloopname     ) [ 0000000000000]
tmp_9                (specregionbegin  ) [ 0000000000000]
stg_48               (specpipeline     ) [ 0000000000000]
tmp_2_trn_cast       (zext             ) [ 0000000000000]
row_outbuf_load      (load             ) [ 0000000000000]
tmp_7                (bitconcatenate   ) [ 0000000000000]
p_addr6_cast         (zext             ) [ 0000000000000]
p_addr7              (add              ) [ 0000000000000]
tmp_8                (zext             ) [ 0000000000000]
col_inbuf_addr       (getelementptr    ) [ 0000000000000]
stg_56               (store            ) [ 0000000000000]
empty_19             (specregionend    ) [ 0000000000000]
stg_58               (br               ) [ 0010111000000]
i_2                  (phi              ) [ 0000000110000]
exitcond4            (icmp             ) [ 0000000110000]
empty_20             (speclooptripcount) [ 0000000000000]
i_5                  (add              ) [ 0000100110000]
stg_63               (br               ) [ 0000000111110]
stg_65               (specloopname     ) [ 0000000000000]
stg_66               (call             ) [ 0000000000000]
stg_67               (br               ) [ 0000100110000]
indvar_flatten2      (phi              ) [ 0000000001000]
j_1                  (phi              ) [ 0000000001000]
i_3                  (phi              ) [ 0000000001000]
exitcond_flatten2    (icmp             ) [ 0000000001110]
indvar_flatten_next2 (add              ) [ 0000000101110]
stg_73               (br               ) [ 0000000000000]
exitcond1            (icmp             ) [ 0000000000000]
i_3_mid2             (select           ) [ 0000000001110]
j_2                  (add              ) [ 0000000000000]
j_1_mid2             (select           ) [ 0000000101110]
i_7                  (add              ) [ 0000000101110]
tmp_3_trn_cast       (zext             ) [ 0000000000000]
tmp_s                (bitconcatenate   ) [ 0000000000000]
p_addr8_cast         (zext             ) [ 0000000000000]
p_addr9              (add              ) [ 0000000000000]
tmp_2                (zext             ) [ 0000000000000]
col_outbuf_addr      (getelementptr    ) [ 0000000001010]
stg_86               (specloopname     ) [ 0000000000000]
empty_21             (speclooptripcount) [ 0000000000000]
stg_88               (specloopname     ) [ 0000000000000]
tmp_1                (specregionbegin  ) [ 0000000000000]
stg_90               (specpipeline     ) [ 0000000000000]
tmp_4_trn_cast       (zext             ) [ 0000000000000]
col_outbuf_load      (load             ) [ 0000000000000]
tmp_3                (bitconcatenate   ) [ 0000000000000]
p_addr3_cast         (zext             ) [ 0000000000000]
p_addr4              (add              ) [ 0000000000000]
tmp_4                (zext             ) [ 0000000000000]
out_block_addr       (getelementptr    ) [ 0000000000000]
stg_98               (store            ) [ 0000000000000]
empty_22             (specregionend    ) [ 0000000000000]
stg_100              (br               ) [ 0000000101110]
stg_101              (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_block">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_block"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_block">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_block"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dct_coeff_table_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dct_coeff_table_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dct_coeff_table_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="dct_coeff_table_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="dct_coeff_table_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="dct_coeff_table_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="dct_coeff_table_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dct_coeff_table_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_1d"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str4"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="row_outbuf_alloca_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row_outbuf/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="col_outbuf_alloca_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_outbuf/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="col_inbuf_alloca_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_inbuf/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="row_outbuf_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="8" slack="0"/>
<pin id="88" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_outbuf_addr/5 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="6" slack="0"/>
<pin id="92" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="93" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_outbuf_load/5 "/>
</bind>
</comp>

<comp id="95" class="1004" name="col_inbuf_addr_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="8" slack="0"/>
<pin id="99" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_addr/6 "/>
</bind>
</comp>

<comp id="101" class="1004" name="stg_56_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="6" slack="0"/>
<pin id="103" dir="0" index="1" bw="16" slack="0"/>
<pin id="104" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_56/6 "/>
</bind>
</comp>

<comp id="107" class="1004" name="col_outbuf_addr_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="8" slack="0"/>
<pin id="111" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_outbuf_addr/10 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_access_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="6" slack="0"/>
<pin id="115" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="116" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_outbuf_load/10 "/>
</bind>
</comp>

<comp id="118" class="1004" name="out_block_addr_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="16" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="8" slack="0"/>
<pin id="122" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_block_addr/11 "/>
</bind>
</comp>

<comp id="125" class="1004" name="stg_98_access_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="6" slack="0"/>
<pin id="127" dir="0" index="1" bw="16" slack="0"/>
<pin id="128" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_98/11 "/>
</bind>
</comp>

<comp id="131" class="1005" name="i_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="4" slack="1"/>
<pin id="133" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="135" class="1004" name="i_phi_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="1"/>
<pin id="137" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="4" slack="0"/>
<pin id="139" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="143" class="1005" name="indvar_flatten_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="7" slack="1"/>
<pin id="145" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="147" class="1004" name="indvar_flatten_phi_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="7" slack="0"/>
<pin id="149" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="1" slack="1"/>
<pin id="151" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/4 "/>
</bind>
</comp>

<comp id="154" class="1005" name="j_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="4" slack="1"/>
<pin id="156" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="158" class="1004" name="j_phi_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="4" slack="0"/>
<pin id="160" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="1" slack="1"/>
<pin id="162" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="165" class="1005" name="i_1_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="4" slack="1"/>
<pin id="167" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="169" class="1004" name="i_1_phi_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="4" slack="0"/>
<pin id="171" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="1" slack="1"/>
<pin id="173" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/4 "/>
</bind>
</comp>

<comp id="176" class="1005" name="i_2_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="4" slack="1"/>
<pin id="178" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="180" class="1004" name="i_2_phi_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="4" slack="0"/>
<pin id="182" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="1" slack="1"/>
<pin id="184" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/7 "/>
</bind>
</comp>

<comp id="188" class="1005" name="indvar_flatten2_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="7" slack="1"/>
<pin id="190" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten2 (phireg) "/>
</bind>
</comp>

<comp id="192" class="1004" name="indvar_flatten2_phi_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="7" slack="0"/>
<pin id="194" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="1" slack="1"/>
<pin id="196" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten2/9 "/>
</bind>
</comp>

<comp id="199" class="1005" name="j_1_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="4" slack="1"/>
<pin id="201" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j_1 (phireg) "/>
</bind>
</comp>

<comp id="203" class="1004" name="j_1_phi_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="4" slack="0"/>
<pin id="205" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="1" slack="1"/>
<pin id="207" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1/9 "/>
</bind>
</comp>

<comp id="210" class="1005" name="i_3_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="4" slack="1"/>
<pin id="212" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_3 (phireg) "/>
</bind>
</comp>

<comp id="214" class="1004" name="i_3_phi_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="4" slack="0"/>
<pin id="216" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="217" dir="0" index="2" bw="1" slack="1"/>
<pin id="218" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_3/9 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_dct_1d_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="0" slack="0"/>
<pin id="224" dir="0" index="1" bw="16" slack="0"/>
<pin id="225" dir="0" index="2" bw="4" slack="0"/>
<pin id="226" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="227" dir="0" index="4" bw="4" slack="0"/>
<pin id="228" dir="0" index="5" bw="14" slack="0"/>
<pin id="229" dir="0" index="6" bw="15" slack="0"/>
<pin id="230" dir="0" index="7" bw="15" slack="0"/>
<pin id="231" dir="0" index="8" bw="15" slack="0"/>
<pin id="232" dir="0" index="9" bw="15" slack="0"/>
<pin id="233" dir="0" index="10" bw="15" slack="0"/>
<pin id="234" dir="0" index="11" bw="15" slack="0"/>
<pin id="235" dir="0" index="12" bw="15" slack="0"/>
<pin id="236" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_22/2 stg_64/7 "/>
</bind>
</comp>

<comp id="251" class="1004" name="exitcond7_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="4" slack="0"/>
<pin id="253" dir="0" index="1" bw="4" slack="0"/>
<pin id="254" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond7/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="i_4_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="4" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="exitcond_flatten_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="7" slack="0"/>
<pin id="265" dir="0" index="1" bw="7" slack="0"/>
<pin id="266" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/4 "/>
</bind>
</comp>

<comp id="269" class="1004" name="indvar_flatten_next_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="7" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/4 "/>
</bind>
</comp>

<comp id="275" class="1004" name="exitcond_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="4" slack="0"/>
<pin id="277" dir="0" index="1" bw="4" slack="0"/>
<pin id="278" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/4 "/>
</bind>
</comp>

<comp id="281" class="1004" name="i_1_mid2_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="0" index="2" bw="4" slack="0"/>
<pin id="285" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_1_mid2/4 "/>
</bind>
</comp>

<comp id="289" class="1004" name="j_s_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="4" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_s/4 "/>
</bind>
</comp>

<comp id="295" class="1004" name="j_mid2_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="0"/>
<pin id="297" dir="0" index="1" bw="4" slack="0"/>
<pin id="298" dir="0" index="2" bw="4" slack="0"/>
<pin id="299" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_mid2/4 "/>
</bind>
</comp>

<comp id="303" class="1004" name="i_6_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="4" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_6/4 "/>
</bind>
</comp>

<comp id="309" class="1004" name="tmp_trn_cast_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="4" slack="1"/>
<pin id="311" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_trn_cast/5 "/>
</bind>
</comp>

<comp id="312" class="1004" name="tmp_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="7" slack="0"/>
<pin id="314" dir="0" index="1" bw="4" slack="1"/>
<pin id="315" dir="0" index="2" bw="1" slack="0"/>
<pin id="316" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="319" class="1004" name="p_addr_cast_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="7" slack="0"/>
<pin id="321" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_addr_cast/5 "/>
</bind>
</comp>

<comp id="323" class="1004" name="p_addr5_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="7" slack="0"/>
<pin id="325" dir="0" index="1" bw="4" slack="0"/>
<pin id="326" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr5/5 "/>
</bind>
</comp>

<comp id="329" class="1004" name="tmp_6_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="8" slack="0"/>
<pin id="331" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/5 "/>
</bind>
</comp>

<comp id="334" class="1004" name="tmp_2_trn_cast_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="4" slack="2"/>
<pin id="336" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_trn_cast/6 "/>
</bind>
</comp>

<comp id="337" class="1004" name="tmp_7_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="7" slack="0"/>
<pin id="339" dir="0" index="1" bw="4" slack="2"/>
<pin id="340" dir="0" index="2" bw="1" slack="0"/>
<pin id="341" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/6 "/>
</bind>
</comp>

<comp id="344" class="1004" name="p_addr6_cast_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="7" slack="0"/>
<pin id="346" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_addr6_cast/6 "/>
</bind>
</comp>

<comp id="348" class="1004" name="p_addr7_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="7" slack="0"/>
<pin id="350" dir="0" index="1" bw="4" slack="0"/>
<pin id="351" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr7/6 "/>
</bind>
</comp>

<comp id="354" class="1004" name="tmp_8_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="8" slack="0"/>
<pin id="356" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8/6 "/>
</bind>
</comp>

<comp id="359" class="1004" name="exitcond4_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="4" slack="0"/>
<pin id="361" dir="0" index="1" bw="4" slack="0"/>
<pin id="362" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/7 "/>
</bind>
</comp>

<comp id="365" class="1004" name="i_5_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="4" slack="0"/>
<pin id="367" dir="0" index="1" bw="1" slack="0"/>
<pin id="368" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/7 "/>
</bind>
</comp>

<comp id="371" class="1004" name="exitcond_flatten2_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="7" slack="0"/>
<pin id="373" dir="0" index="1" bw="7" slack="0"/>
<pin id="374" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten2/9 "/>
</bind>
</comp>

<comp id="377" class="1004" name="indvar_flatten_next2_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="7" slack="0"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next2/9 "/>
</bind>
</comp>

<comp id="383" class="1004" name="exitcond1_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="4" slack="0"/>
<pin id="385" dir="0" index="1" bw="4" slack="0"/>
<pin id="386" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/9 "/>
</bind>
</comp>

<comp id="389" class="1004" name="i_3_mid2_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="0"/>
<pin id="391" dir="0" index="1" bw="1" slack="0"/>
<pin id="392" dir="0" index="2" bw="4" slack="0"/>
<pin id="393" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_3_mid2/9 "/>
</bind>
</comp>

<comp id="397" class="1004" name="j_2_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="4" slack="0"/>
<pin id="399" dir="0" index="1" bw="1" slack="0"/>
<pin id="400" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/9 "/>
</bind>
</comp>

<comp id="403" class="1004" name="j_1_mid2_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="0"/>
<pin id="405" dir="0" index="1" bw="4" slack="0"/>
<pin id="406" dir="0" index="2" bw="4" slack="0"/>
<pin id="407" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_1_mid2/9 "/>
</bind>
</comp>

<comp id="411" class="1004" name="i_7_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="4" slack="0"/>
<pin id="413" dir="0" index="1" bw="1" slack="0"/>
<pin id="414" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_7/9 "/>
</bind>
</comp>

<comp id="417" class="1004" name="tmp_3_trn_cast_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="4" slack="1"/>
<pin id="419" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_trn_cast/10 "/>
</bind>
</comp>

<comp id="420" class="1004" name="tmp_s_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="7" slack="0"/>
<pin id="422" dir="0" index="1" bw="4" slack="1"/>
<pin id="423" dir="0" index="2" bw="1" slack="0"/>
<pin id="424" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/10 "/>
</bind>
</comp>

<comp id="427" class="1004" name="p_addr8_cast_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="7" slack="0"/>
<pin id="429" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_addr8_cast/10 "/>
</bind>
</comp>

<comp id="431" class="1004" name="p_addr9_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="7" slack="0"/>
<pin id="433" dir="0" index="1" bw="4" slack="0"/>
<pin id="434" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr9/10 "/>
</bind>
</comp>

<comp id="437" class="1004" name="tmp_2_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="8" slack="0"/>
<pin id="439" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/10 "/>
</bind>
</comp>

<comp id="442" class="1004" name="tmp_4_trn_cast_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="4" slack="2"/>
<pin id="444" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_trn_cast/11 "/>
</bind>
</comp>

<comp id="445" class="1004" name="tmp_3_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="7" slack="0"/>
<pin id="447" dir="0" index="1" bw="4" slack="2"/>
<pin id="448" dir="0" index="2" bw="1" slack="0"/>
<pin id="449" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/11 "/>
</bind>
</comp>

<comp id="452" class="1004" name="p_addr3_cast_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="7" slack="0"/>
<pin id="454" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_addr3_cast/11 "/>
</bind>
</comp>

<comp id="456" class="1004" name="p_addr4_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="7" slack="0"/>
<pin id="458" dir="0" index="1" bw="4" slack="0"/>
<pin id="459" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr4/11 "/>
</bind>
</comp>

<comp id="462" class="1004" name="tmp_4_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="8" slack="0"/>
<pin id="464" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4/11 "/>
</bind>
</comp>

<comp id="470" class="1005" name="i_4_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="4" slack="0"/>
<pin id="472" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="475" class="1005" name="exitcond_flatten_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="1"/>
<pin id="477" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="479" class="1005" name="indvar_flatten_next_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="7" slack="0"/>
<pin id="481" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="484" class="1005" name="i_1_mid2_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="4" slack="1"/>
<pin id="486" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_1_mid2 "/>
</bind>
</comp>

<comp id="490" class="1005" name="j_mid2_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="4" slack="0"/>
<pin id="492" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_mid2 "/>
</bind>
</comp>

<comp id="497" class="1005" name="i_6_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="4" slack="0"/>
<pin id="499" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_6 "/>
</bind>
</comp>

<comp id="502" class="1005" name="row_outbuf_addr_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="6" slack="1"/>
<pin id="504" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="row_outbuf_addr "/>
</bind>
</comp>

<comp id="510" class="1005" name="i_5_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="4" slack="0"/>
<pin id="512" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="515" class="1005" name="exitcond_flatten2_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="1" slack="1"/>
<pin id="517" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten2 "/>
</bind>
</comp>

<comp id="519" class="1005" name="indvar_flatten_next2_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="7" slack="0"/>
<pin id="521" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next2 "/>
</bind>
</comp>

<comp id="524" class="1005" name="i_3_mid2_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="4" slack="1"/>
<pin id="526" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_3_mid2 "/>
</bind>
</comp>

<comp id="530" class="1005" name="j_1_mid2_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="4" slack="0"/>
<pin id="532" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_1_mid2 "/>
</bind>
</comp>

<comp id="537" class="1005" name="i_7_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="4" slack="0"/>
<pin id="539" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_7 "/>
</bind>
</comp>

<comp id="542" class="1005" name="col_outbuf_addr_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="6" slack="1"/>
<pin id="544" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="col_outbuf_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="20" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="20" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="20" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="89"><net_src comp="48" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="84" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="100"><net_src comp="48" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="105"><net_src comp="90" pin="2"/><net_sink comp="101" pin=1"/></net>

<net id="106"><net_src comp="95" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="112"><net_src comp="48" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="117"><net_src comp="107" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="123"><net_src comp="2" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="48" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="129"><net_src comp="113" pin="2"/><net_sink comp="125" pin=1"/></net>

<net id="130"><net_src comp="118" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="134"><net_src comp="22" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="141"><net_src comp="131" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="142"><net_src comp="135" pin="4"/><net_sink comp="131" pin=0"/></net>

<net id="146"><net_src comp="38" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="153"><net_src comp="143" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="157"><net_src comp="22" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="154" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="168"><net_src comp="22" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="175"><net_src comp="165" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="179"><net_src comp="22" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="186"><net_src comp="176" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="187"><net_src comp="180" pin="4"/><net_sink comp="176" pin=0"/></net>

<net id="191"><net_src comp="38" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="188" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="202"><net_src comp="22" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="209"><net_src comp="199" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="213"><net_src comp="22" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="220"><net_src comp="210" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="237"><net_src comp="32" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="238"><net_src comp="0" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="239"><net_src comp="135" pin="4"/><net_sink comp="222" pin=2"/></net>

<net id="240"><net_src comp="135" pin="4"/><net_sink comp="222" pin=4"/></net>

<net id="241"><net_src comp="4" pin="0"/><net_sink comp="222" pin=5"/></net>

<net id="242"><net_src comp="6" pin="0"/><net_sink comp="222" pin=6"/></net>

<net id="243"><net_src comp="8" pin="0"/><net_sink comp="222" pin=7"/></net>

<net id="244"><net_src comp="10" pin="0"/><net_sink comp="222" pin=8"/></net>

<net id="245"><net_src comp="12" pin="0"/><net_sink comp="222" pin=9"/></net>

<net id="246"><net_src comp="14" pin="0"/><net_sink comp="222" pin=10"/></net>

<net id="247"><net_src comp="16" pin="0"/><net_sink comp="222" pin=11"/></net>

<net id="248"><net_src comp="18" pin="0"/><net_sink comp="222" pin=12"/></net>

<net id="249"><net_src comp="180" pin="4"/><net_sink comp="222" pin=2"/></net>

<net id="250"><net_src comp="180" pin="4"/><net_sink comp="222" pin=4"/></net>

<net id="255"><net_src comp="135" pin="4"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="24" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="261"><net_src comp="135" pin="4"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="30" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="267"><net_src comp="147" pin="4"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="40" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="273"><net_src comp="147" pin="4"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="42" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="279"><net_src comp="169" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="24" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="286"><net_src comp="275" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="22" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="288"><net_src comp="169" pin="4"/><net_sink comp="281" pin=2"/></net>

<net id="293"><net_src comp="158" pin="4"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="30" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="300"><net_src comp="275" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="289" pin="2"/><net_sink comp="295" pin=1"/></net>

<net id="302"><net_src comp="158" pin="4"/><net_sink comp="295" pin=2"/></net>

<net id="307"><net_src comp="281" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="30" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="317"><net_src comp="44" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="46" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="322"><net_src comp="312" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="327"><net_src comp="319" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="309" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="332"><net_src comp="323" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="342"><net_src comp="44" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="343"><net_src comp="46" pin="0"/><net_sink comp="337" pin=2"/></net>

<net id="347"><net_src comp="337" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="352"><net_src comp="344" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="334" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="357"><net_src comp="348" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="363"><net_src comp="180" pin="4"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="24" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="369"><net_src comp="180" pin="4"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="30" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="375"><net_src comp="192" pin="4"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="40" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="381"><net_src comp="192" pin="4"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="42" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="387"><net_src comp="214" pin="4"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="24" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="394"><net_src comp="383" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="395"><net_src comp="22" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="396"><net_src comp="214" pin="4"/><net_sink comp="389" pin=2"/></net>

<net id="401"><net_src comp="203" pin="4"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="30" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="408"><net_src comp="383" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="409"><net_src comp="397" pin="2"/><net_sink comp="403" pin=1"/></net>

<net id="410"><net_src comp="203" pin="4"/><net_sink comp="403" pin=2"/></net>

<net id="415"><net_src comp="389" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="30" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="425"><net_src comp="44" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="426"><net_src comp="46" pin="0"/><net_sink comp="420" pin=2"/></net>

<net id="430"><net_src comp="420" pin="3"/><net_sink comp="427" pin=0"/></net>

<net id="435"><net_src comp="427" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="417" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="440"><net_src comp="431" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="450"><net_src comp="44" pin="0"/><net_sink comp="445" pin=0"/></net>

<net id="451"><net_src comp="46" pin="0"/><net_sink comp="445" pin=2"/></net>

<net id="455"><net_src comp="445" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="460"><net_src comp="452" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="442" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="465"><net_src comp="456" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="473"><net_src comp="257" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="478"><net_src comp="263" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="482"><net_src comp="269" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="487"><net_src comp="281" pin="3"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="489"><net_src comp="484" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="493"><net_src comp="295" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="495"><net_src comp="490" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="496"><net_src comp="490" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="500"><net_src comp="303" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="505"><net_src comp="84" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="513"><net_src comp="365" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="518"><net_src comp="371" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="522"><net_src comp="377" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="527"><net_src comp="389" pin="3"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="529"><net_src comp="524" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="533"><net_src comp="403" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="535"><net_src comp="530" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="536"><net_src comp="530" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="540"><net_src comp="411" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="545"><net_src comp="107" pin="3"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="113" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
		exitcond7 : 1
		i_4 : 1
		stg_21 : 2
		stg_22 : 1
	State 3
	State 4
		exitcond_flatten : 1
		indvar_flatten_next : 1
		stg_31 : 2
		exitcond : 1
		i_1_mid2 : 2
		j_s : 1
		j_mid2 : 2
		i_6 : 3
	State 5
		p_addr_cast : 1
		p_addr5 : 2
		tmp_6 : 3
		row_outbuf_addr : 4
		row_outbuf_load : 5
	State 6
		p_addr6_cast : 1
		p_addr7 : 2
		tmp_8 : 3
		col_inbuf_addr : 4
		stg_56 : 5
		empty_19 : 1
	State 7
		exitcond4 : 1
		i_5 : 1
		stg_63 : 2
		stg_64 : 1
	State 8
	State 9
		exitcond_flatten2 : 1
		indvar_flatten_next2 : 1
		stg_73 : 2
		exitcond1 : 1
		i_3_mid2 : 2
		j_2 : 1
		j_1_mid2 : 2
		i_7 : 3
	State 10
		p_addr8_cast : 1
		p_addr9 : 2
		tmp_2 : 3
		col_outbuf_addr : 4
		col_outbuf_load : 5
	State 11
		p_addr3_cast : 1
		p_addr4 : 2
		tmp_4 : 3
		out_block_addr : 4
		stg_98 : 5
		empty_22 : 1
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|---------|
|   call   |      grp_dct_1d_fu_222      |    6    |  22.916 |   698   |   246   |
|----------|-----------------------------|---------|---------|---------|---------|
|          |          i_4_fu_257         |    0    |    0    |    0    |    4    |
|          |  indvar_flatten_next_fu_269 |    0    |    0    |    0    |    7    |
|          |          j_s_fu_289         |    0    |    0    |    0    |    4    |
|          |          i_6_fu_303         |    0    |    0    |    0    |    4    |
|          |        p_addr5_fu_323       |    0    |    0    |    0    |    7    |
|    add   |        p_addr7_fu_348       |    0    |    0    |    0    |    7    |
|          |          i_5_fu_365         |    0    |    0    |    0    |    4    |
|          | indvar_flatten_next2_fu_377 |    0    |    0    |    0    |    7    |
|          |          j_2_fu_397         |    0    |    0    |    0    |    4    |
|          |          i_7_fu_411         |    0    |    0    |    0    |    4    |
|          |        p_addr9_fu_431       |    0    |    0    |    0    |    7    |
|          |        p_addr4_fu_456       |    0    |    0    |    0    |    7    |
|----------|-----------------------------|---------|---------|---------|---------|
|          |       exitcond7_fu_251      |    0    |    0    |    0    |    4    |
|          |   exitcond_flatten_fu_263   |    0    |    0    |    0    |    7    |
|   icmp   |       exitcond_fu_275       |    0    |    0    |    0    |    4    |
|          |       exitcond4_fu_359      |    0    |    0    |    0    |    4    |
|          |   exitcond_flatten2_fu_371  |    0    |    0    |    0    |    7    |
|          |       exitcond1_fu_383      |    0    |    0    |    0    |    4    |
|----------|-----------------------------|---------|---------|---------|---------|
|          |       i_1_mid2_fu_281       |    0    |    0    |    0    |    4    |
|  select  |        j_mid2_fu_295        |    0    |    0    |    0    |    4    |
|          |       i_3_mid2_fu_389       |    0    |    0    |    0    |    4    |
|          |       j_1_mid2_fu_403       |    0    |    0    |    0    |    4    |
|----------|-----------------------------|---------|---------|---------|---------|
|          |     tmp_trn_cast_fu_309     |    0    |    0    |    0    |    0    |
|          |      p_addr_cast_fu_319     |    0    |    0    |    0    |    0    |
|          |         tmp_6_fu_329        |    0    |    0    |    0    |    0    |
|          |    tmp_2_trn_cast_fu_334    |    0    |    0    |    0    |    0    |
|          |     p_addr6_cast_fu_344     |    0    |    0    |    0    |    0    |
|   zext   |         tmp_8_fu_354        |    0    |    0    |    0    |    0    |
|          |    tmp_3_trn_cast_fu_417    |    0    |    0    |    0    |    0    |
|          |     p_addr8_cast_fu_427     |    0    |    0    |    0    |    0    |
|          |         tmp_2_fu_437        |    0    |    0    |    0    |    0    |
|          |    tmp_4_trn_cast_fu_442    |    0    |    0    |    0    |    0    |
|          |     p_addr3_cast_fu_452     |    0    |    0    |    0    |    0    |
|          |         tmp_4_fu_462        |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|          |          tmp_fu_312         |    0    |    0    |    0    |    0    |
|bitconcatenate|         tmp_7_fu_337        |    0    |    0    |    0    |    0    |
|          |         tmp_s_fu_420        |    0    |    0    |    0    |    0    |
|          |         tmp_3_fu_445        |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|   Total  |                             |    6    |  22.916 |   698   |   358   |
|----------|-----------------------------|---------|---------|---------|---------|

Memories:
+----------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |
+----------+--------+--------+--------+
| col_inbuf|    1   |    0   |    0   |
|col_outbuf|    1   |    0   |    0   |
|row_outbuf|    1   |    0   |    0   |
+----------+--------+--------+--------+
|   Total  |    3   |    0   |    0   |
+----------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|   col_outbuf_addr_reg_542  |    6   |
|  exitcond_flatten2_reg_515 |    1   |
|  exitcond_flatten_reg_475  |    1   |
|      i_1_mid2_reg_484      |    4   |
|         i_1_reg_165        |    4   |
|         i_2_reg_176        |    4   |
|      i_3_mid2_reg_524      |    4   |
|         i_3_reg_210        |    4   |
|         i_4_reg_470        |    4   |
|         i_5_reg_510        |    4   |
|         i_6_reg_497        |    4   |
|         i_7_reg_537        |    4   |
|          i_reg_131         |    4   |
|   indvar_flatten2_reg_188  |    7   |
|indvar_flatten_next2_reg_519|    7   |
| indvar_flatten_next_reg_479|    7   |
|   indvar_flatten_reg_143   |    7   |
|      j_1_mid2_reg_530      |    4   |
|         j_1_reg_199        |    4   |
|       j_mid2_reg_490       |    4   |
|          j_reg_154         |    4   |
|   row_outbuf_addr_reg_502  |    6   |
+----------------------------+--------+
|            Total           |   98   |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_90 |  p0  |   2  |   6  |   12   ||    6    |
| grp_access_fu_113 |  p0  |   2  |   6  |   12   ||    6    |
|     i_reg_131     |  p0  |   2  |   4  |    8   ||    4    |
|    i_2_reg_176    |  p0  |   2  |   4  |    8   ||    4    |
| grp_dct_1d_fu_222 |  p2  |   2  |   4  |    8   ||    4    |
| grp_dct_1d_fu_222 |  p4  |   2  |   4  |    8   ||    4    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   56   ||  7.449  ||    28   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    6   |   22   |   698  |   358  |
|   Memory  |    3   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    7   |    -   |   28   |
|  Register |    -   |    -   |    -   |   98   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    3   |    6   |   30   |   796  |   386  |
+-----------+--------+--------+--------+--------+--------+
