<h1 align="center">ğŸ”° Verilog Practice Questions ğŸ”°</h1>

<p align="center">
A curated collection of Verilog HDL practice problems and examples â€” from beginner to advanced digital design.<br>
Perfect for students, hardware enthusiasts, and VLSI learners.
</p>

---

## ğŸ“˜ Overview

| ğŸ§© Section | ğŸ“– Description |
|:-----------|:----------------|
| **ğŸ¯ Objective** | Build a solid understanding of **Verilog HDL** through practical coding problems and design exercises. |
| **ğŸ’¡ Whatâ€™s Inside** | A wide range of **practice questions** â€” from basic gates to advanced digital systems and FSMs. |
| **ğŸ§  Learning Focus** | Syntax, testbench creation, simulation, and design verification. |
| **âš™ï¸ Tools Recommended** | Icarus Verilog, ModelSim, Vivado, or any Verilog-compatible simulator. |

---

## ğŸ“‚ Repository Structure

| ğŸ“ Folder | ğŸ“œ Description |
|:----------|:----------------|
| `01_basics/` | Simple Verilog modules â€” gates, mux, decoders, and adders. |
| `02_combinational/` | Practice on combinational circuits and dataflow modeling. |
| `03_sequential/` | Flip-flops, counters, and shift registers. |
| `04_fsm/` | Finite State Machine (FSM) design and simulation problems. |
| `05_testbench/` | Testbench examples for simulation and verification. |
| `06_projects/` | Small Verilog design projects and mini assignments. |

---

## ğŸš€ How to Use

| Step | Command / Action |
|:-----|:----------------|
| **1ï¸âƒ£ Clone the repo** | `git clone https://github.com/yourusername/verilog-practice.git` |
| **2ï¸âƒ£ Enter directory** | `cd verilog-practice` |
| **3ï¸âƒ£ Open files** | Use any text editor or HDL IDE (VS Code, Vivado, ModelSim, etc.) |
| **4ï¸âƒ£ Simulate** | Run using `iverilog filename.v` and view output with `vvp a.out` |

---

