Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sun Dec  8 13:37:14 2024
| Host         : rur1k-TP410UAR running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file imp_FTS_timing_summary_routed.rpt -pb imp_FTS_timing_summary_routed.pb -rpx imp_FTS_timing_summary_routed.rpx -warn_on_violation
| Design       : imp_FTS
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 5 register/latch pins with no clock driven by root clock pin: implemented_design/FTS/con/FSM_onehot_p_state_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: implemented_design/FTS/con/FSM_onehot_p_state_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: implemented_design/FTS/con/FSM_onehot_p_state_reg[2]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: implemented_design/vga_adapter/vga_timing/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 55 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.383        0.000                      0                 9341        0.074        0.000                      0                 9341        3.750        0.000                       0                  1276  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.383        0.000                      0                 9326        0.074        0.000                      0                 9326        3.750        0.000                       0                  1276  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              7.340        0.000                      0                   15        0.628        0.000                      0                   15  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.383ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.383ns  (required time - arrival time)
  Source:                 implemented_design/FTS/data/x_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            implemented_design/vga_adapter/video_mem/ram_reg_10944_11007_0_2/RAMA/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.265ns  (logic 0.419ns (5.070%)  route 7.846ns (94.930%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.294ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1275, routed)        1.692     5.294    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y122         FDCE                                         r  implemented_design/FTS/data/x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y122         FDCE (Prop_fdce_C_Q)         0.419     5.713 r  implemented_design/FTS/data/x_reg[4]/Q
                         net (fo=1503, routed)        7.846    13.559    implemented_design/vga_adapter/video_mem/ram_reg_10944_11007_0_2/ADDRD4
    SLICE_X6Y148         RAMD64E                                      r  implemented_design/vga_adapter/video_mem/ram_reg_10944_11007_0_2/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1275, routed)        1.588    15.010    implemented_design/vga_adapter/video_mem/ram_reg_10944_11007_0_2/WCLK
    SLICE_X6Y148         RAMD64E                                      r  implemented_design/vga_adapter/video_mem/ram_reg_10944_11007_0_2/RAMA/CLK
                         clock pessimism              0.259    15.269    
                         clock uncertainty           -0.035    15.234    
    SLICE_X6Y148         RAMD64E (Setup_ramd64e_CLK_WADR4)
                                                     -0.292    14.942    implemented_design/vga_adapter/video_mem/ram_reg_10944_11007_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         14.942    
                         arrival time                         -13.559    
  -------------------------------------------------------------------
                         slack                                  1.383    

Slack (MET) :             1.383ns  (required time - arrival time)
  Source:                 implemented_design/FTS/data/x_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            implemented_design/vga_adapter/video_mem/ram_reg_10944_11007_0_2/RAMB/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.265ns  (logic 0.419ns (5.070%)  route 7.846ns (94.930%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.294ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1275, routed)        1.692     5.294    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y122         FDCE                                         r  implemented_design/FTS/data/x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y122         FDCE (Prop_fdce_C_Q)         0.419     5.713 r  implemented_design/FTS/data/x_reg[4]/Q
                         net (fo=1503, routed)        7.846    13.559    implemented_design/vga_adapter/video_mem/ram_reg_10944_11007_0_2/ADDRD4
    SLICE_X6Y148         RAMD64E                                      r  implemented_design/vga_adapter/video_mem/ram_reg_10944_11007_0_2/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1275, routed)        1.588    15.010    implemented_design/vga_adapter/video_mem/ram_reg_10944_11007_0_2/WCLK
    SLICE_X6Y148         RAMD64E                                      r  implemented_design/vga_adapter/video_mem/ram_reg_10944_11007_0_2/RAMB/CLK
                         clock pessimism              0.259    15.269    
                         clock uncertainty           -0.035    15.234    
    SLICE_X6Y148         RAMD64E (Setup_ramd64e_CLK_WADR4)
                                                     -0.292    14.942    implemented_design/vga_adapter/video_mem/ram_reg_10944_11007_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         14.942    
                         arrival time                         -13.559    
  -------------------------------------------------------------------
                         slack                                  1.383    

Slack (MET) :             1.383ns  (required time - arrival time)
  Source:                 implemented_design/FTS/data/x_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            implemented_design/vga_adapter/video_mem/ram_reg_10944_11007_0_2/RAMC/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.265ns  (logic 0.419ns (5.070%)  route 7.846ns (94.930%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.294ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1275, routed)        1.692     5.294    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y122         FDCE                                         r  implemented_design/FTS/data/x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y122         FDCE (Prop_fdce_C_Q)         0.419     5.713 r  implemented_design/FTS/data/x_reg[4]/Q
                         net (fo=1503, routed)        7.846    13.559    implemented_design/vga_adapter/video_mem/ram_reg_10944_11007_0_2/ADDRD4
    SLICE_X6Y148         RAMD64E                                      r  implemented_design/vga_adapter/video_mem/ram_reg_10944_11007_0_2/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1275, routed)        1.588    15.010    implemented_design/vga_adapter/video_mem/ram_reg_10944_11007_0_2/WCLK
    SLICE_X6Y148         RAMD64E                                      r  implemented_design/vga_adapter/video_mem/ram_reg_10944_11007_0_2/RAMC/CLK
                         clock pessimism              0.259    15.269    
                         clock uncertainty           -0.035    15.234    
    SLICE_X6Y148         RAMD64E (Setup_ramd64e_CLK_WADR4)
                                                     -0.292    14.942    implemented_design/vga_adapter/video_mem/ram_reg_10944_11007_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         14.942    
                         arrival time                         -13.559    
  -------------------------------------------------------------------
                         slack                                  1.383    

Slack (MET) :             1.383ns  (required time - arrival time)
  Source:                 implemented_design/FTS/data/x_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            implemented_design/vga_adapter/video_mem/ram_reg_10944_11007_0_2/RAMD/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.265ns  (logic 0.419ns (5.070%)  route 7.846ns (94.930%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.294ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1275, routed)        1.692     5.294    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y122         FDCE                                         r  implemented_design/FTS/data/x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y122         FDCE (Prop_fdce_C_Q)         0.419     5.713 r  implemented_design/FTS/data/x_reg[4]/Q
                         net (fo=1503, routed)        7.846    13.559    implemented_design/vga_adapter/video_mem/ram_reg_10944_11007_0_2/ADDRD4
    SLICE_X6Y148         RAMD64E                                      r  implemented_design/vga_adapter/video_mem/ram_reg_10944_11007_0_2/RAMD/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1275, routed)        1.588    15.010    implemented_design/vga_adapter/video_mem/ram_reg_10944_11007_0_2/WCLK
    SLICE_X6Y148         RAMD64E                                      r  implemented_design/vga_adapter/video_mem/ram_reg_10944_11007_0_2/RAMD/CLK
                         clock pessimism              0.259    15.269    
                         clock uncertainty           -0.035    15.234    
    SLICE_X6Y148         RAMD64E (Setup_ramd64e_CLK_WADR4)
                                                     -0.292    14.942    implemented_design/vga_adapter/video_mem/ram_reg_10944_11007_0_2/RAMD
  -------------------------------------------------------------------
                         required time                         14.942    
                         arrival time                         -13.559    
  -------------------------------------------------------------------
                         slack                                  1.383    

Slack (MET) :             1.449ns  (required time - arrival time)
  Source:                 implemented_design/FTS/data/y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            implemented_design/vga_adapter/video_mem/ram_reg_17728_17791_0_2/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.985ns  (logic 2.417ns (30.269%)  route 5.568ns (69.731%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.107ns = ( 15.107 - 10.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1275, routed)        1.691     5.293    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y123         FDCE                                         r  implemented_design/FTS/data/y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDCE (Prop_fdce_C_Q)         0.419     5.712 r  implemented_design/FTS/data/y_reg[1]/Q
                         net (fo=14, routed)          0.372     6.084    implemented_design/FTS/data/y_reg[2]_0[1]
    SLICE_X1Y124         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723     6.807 r  implemented_design/FTS/data/ram_reg_0_63_0_2_i_13/O[1]
                         net (fo=2, routed)           0.690     7.497    implemented_design/FTS/data/y_reg[2]_1[1]
    SLICE_X0Y124         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.617     8.114 r  implemented_design/FTS/data/ram_reg_64_127_0_2_i_2/O[3]
                         net (fo=133, routed)         1.261     9.375    implemented_design/vga_adapter/video_mem/ram_reg_6336_6399_0_2_i_1[2]
    SLICE_X3Y119         LUT2 (Prop_lut2_I0_O)        0.332     9.707 f  implemented_design/vga_adapter/video_mem/ram_reg_832_895_0_2_i_3/O
                         net (fo=27, routed)          2.540    12.247    implemented_design/FTS/data/ram_reg_16704_16767_0_2
    SLICE_X15Y148        LUT6 (Prop_lut6_I3_O)        0.326    12.573 r  implemented_design/FTS/data/ram_reg_17728_17791_0_2_i_1/O
                         net (fo=4, routed)           0.705    13.278    implemented_design/vga_adapter/video_mem/ram_reg_17728_17791_0_2/WE
    SLICE_X12Y154        RAMD64E                                      r  implemented_design/vga_adapter/video_mem/ram_reg_17728_17791_0_2/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1275, routed)        1.685    15.107    implemented_design/vga_adapter/video_mem/ram_reg_17728_17791_0_2/WCLK
    SLICE_X12Y154        RAMD64E                                      r  implemented_design/vga_adapter/video_mem/ram_reg_17728_17791_0_2/RAMA/CLK
                         clock pessimism              0.188    15.295    
                         clock uncertainty           -0.035    15.260    
    SLICE_X12Y154        RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    14.727    implemented_design/vga_adapter/video_mem/ram_reg_17728_17791_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                         -13.278    
  -------------------------------------------------------------------
                         slack                                  1.449    

Slack (MET) :             1.449ns  (required time - arrival time)
  Source:                 implemented_design/FTS/data/y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            implemented_design/vga_adapter/video_mem/ram_reg_17728_17791_0_2/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.985ns  (logic 2.417ns (30.269%)  route 5.568ns (69.731%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.107ns = ( 15.107 - 10.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1275, routed)        1.691     5.293    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y123         FDCE                                         r  implemented_design/FTS/data/y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDCE (Prop_fdce_C_Q)         0.419     5.712 r  implemented_design/FTS/data/y_reg[1]/Q
                         net (fo=14, routed)          0.372     6.084    implemented_design/FTS/data/y_reg[2]_0[1]
    SLICE_X1Y124         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723     6.807 r  implemented_design/FTS/data/ram_reg_0_63_0_2_i_13/O[1]
                         net (fo=2, routed)           0.690     7.497    implemented_design/FTS/data/y_reg[2]_1[1]
    SLICE_X0Y124         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.617     8.114 r  implemented_design/FTS/data/ram_reg_64_127_0_2_i_2/O[3]
                         net (fo=133, routed)         1.261     9.375    implemented_design/vga_adapter/video_mem/ram_reg_6336_6399_0_2_i_1[2]
    SLICE_X3Y119         LUT2 (Prop_lut2_I0_O)        0.332     9.707 f  implemented_design/vga_adapter/video_mem/ram_reg_832_895_0_2_i_3/O
                         net (fo=27, routed)          2.540    12.247    implemented_design/FTS/data/ram_reg_16704_16767_0_2
    SLICE_X15Y148        LUT6 (Prop_lut6_I3_O)        0.326    12.573 r  implemented_design/FTS/data/ram_reg_17728_17791_0_2_i_1/O
                         net (fo=4, routed)           0.705    13.278    implemented_design/vga_adapter/video_mem/ram_reg_17728_17791_0_2/WE
    SLICE_X12Y154        RAMD64E                                      r  implemented_design/vga_adapter/video_mem/ram_reg_17728_17791_0_2/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1275, routed)        1.685    15.107    implemented_design/vga_adapter/video_mem/ram_reg_17728_17791_0_2/WCLK
    SLICE_X12Y154        RAMD64E                                      r  implemented_design/vga_adapter/video_mem/ram_reg_17728_17791_0_2/RAMB/CLK
                         clock pessimism              0.188    15.295    
                         clock uncertainty           -0.035    15.260    
    SLICE_X12Y154        RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    14.727    implemented_design/vga_adapter/video_mem/ram_reg_17728_17791_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                         -13.278    
  -------------------------------------------------------------------
                         slack                                  1.449    

Slack (MET) :             1.449ns  (required time - arrival time)
  Source:                 implemented_design/FTS/data/y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            implemented_design/vga_adapter/video_mem/ram_reg_17728_17791_0_2/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.985ns  (logic 2.417ns (30.269%)  route 5.568ns (69.731%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.107ns = ( 15.107 - 10.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1275, routed)        1.691     5.293    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y123         FDCE                                         r  implemented_design/FTS/data/y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDCE (Prop_fdce_C_Q)         0.419     5.712 r  implemented_design/FTS/data/y_reg[1]/Q
                         net (fo=14, routed)          0.372     6.084    implemented_design/FTS/data/y_reg[2]_0[1]
    SLICE_X1Y124         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723     6.807 r  implemented_design/FTS/data/ram_reg_0_63_0_2_i_13/O[1]
                         net (fo=2, routed)           0.690     7.497    implemented_design/FTS/data/y_reg[2]_1[1]
    SLICE_X0Y124         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.617     8.114 r  implemented_design/FTS/data/ram_reg_64_127_0_2_i_2/O[3]
                         net (fo=133, routed)         1.261     9.375    implemented_design/vga_adapter/video_mem/ram_reg_6336_6399_0_2_i_1[2]
    SLICE_X3Y119         LUT2 (Prop_lut2_I0_O)        0.332     9.707 f  implemented_design/vga_adapter/video_mem/ram_reg_832_895_0_2_i_3/O
                         net (fo=27, routed)          2.540    12.247    implemented_design/FTS/data/ram_reg_16704_16767_0_2
    SLICE_X15Y148        LUT6 (Prop_lut6_I3_O)        0.326    12.573 r  implemented_design/FTS/data/ram_reg_17728_17791_0_2_i_1/O
                         net (fo=4, routed)           0.705    13.278    implemented_design/vga_adapter/video_mem/ram_reg_17728_17791_0_2/WE
    SLICE_X12Y154        RAMD64E                                      r  implemented_design/vga_adapter/video_mem/ram_reg_17728_17791_0_2/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1275, routed)        1.685    15.107    implemented_design/vga_adapter/video_mem/ram_reg_17728_17791_0_2/WCLK
    SLICE_X12Y154        RAMD64E                                      r  implemented_design/vga_adapter/video_mem/ram_reg_17728_17791_0_2/RAMC/CLK
                         clock pessimism              0.188    15.295    
                         clock uncertainty           -0.035    15.260    
    SLICE_X12Y154        RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    14.727    implemented_design/vga_adapter/video_mem/ram_reg_17728_17791_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                         -13.278    
  -------------------------------------------------------------------
                         slack                                  1.449    

Slack (MET) :             1.449ns  (required time - arrival time)
  Source:                 implemented_design/FTS/data/y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            implemented_design/vga_adapter/video_mem/ram_reg_17728_17791_0_2/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.985ns  (logic 2.417ns (30.269%)  route 5.568ns (69.731%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.107ns = ( 15.107 - 10.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1275, routed)        1.691     5.293    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y123         FDCE                                         r  implemented_design/FTS/data/y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDCE (Prop_fdce_C_Q)         0.419     5.712 r  implemented_design/FTS/data/y_reg[1]/Q
                         net (fo=14, routed)          0.372     6.084    implemented_design/FTS/data/y_reg[2]_0[1]
    SLICE_X1Y124         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723     6.807 r  implemented_design/FTS/data/ram_reg_0_63_0_2_i_13/O[1]
                         net (fo=2, routed)           0.690     7.497    implemented_design/FTS/data/y_reg[2]_1[1]
    SLICE_X0Y124         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.617     8.114 r  implemented_design/FTS/data/ram_reg_64_127_0_2_i_2/O[3]
                         net (fo=133, routed)         1.261     9.375    implemented_design/vga_adapter/video_mem/ram_reg_6336_6399_0_2_i_1[2]
    SLICE_X3Y119         LUT2 (Prop_lut2_I0_O)        0.332     9.707 f  implemented_design/vga_adapter/video_mem/ram_reg_832_895_0_2_i_3/O
                         net (fo=27, routed)          2.540    12.247    implemented_design/FTS/data/ram_reg_16704_16767_0_2
    SLICE_X15Y148        LUT6 (Prop_lut6_I3_O)        0.326    12.573 r  implemented_design/FTS/data/ram_reg_17728_17791_0_2_i_1/O
                         net (fo=4, routed)           0.705    13.278    implemented_design/vga_adapter/video_mem/ram_reg_17728_17791_0_2/WE
    SLICE_X12Y154        RAMD64E                                      r  implemented_design/vga_adapter/video_mem/ram_reg_17728_17791_0_2/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1275, routed)        1.685    15.107    implemented_design/vga_adapter/video_mem/ram_reg_17728_17791_0_2/WCLK
    SLICE_X12Y154        RAMD64E                                      r  implemented_design/vga_adapter/video_mem/ram_reg_17728_17791_0_2/RAMD/CLK
                         clock pessimism              0.188    15.295    
                         clock uncertainty           -0.035    15.260    
    SLICE_X12Y154        RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    14.727    implemented_design/vga_adapter/video_mem/ram_reg_17728_17791_0_2/RAMD
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                         -13.278    
  -------------------------------------------------------------------
                         slack                                  1.449    

Slack (MET) :             1.476ns  (required time - arrival time)
  Source:                 implemented_design/FTS/data/x_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            implemented_design/vga_adapter/video_mem/ram_reg_10816_10879_0_2/RAMA/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.277ns  (logic 0.419ns (5.062%)  route 7.858ns (94.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.186ns = ( 15.186 - 10.000 ) 
    Source Clock Delay      (SCD):    5.294ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1275, routed)        1.692     5.294    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y122         FDCE                                         r  implemented_design/FTS/data/x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y122         FDCE (Prop_fdce_C_Q)         0.419     5.713 r  implemented_design/FTS/data/x_reg[4]/Q
                         net (fo=1503, routed)        7.858    13.571    implemented_design/vga_adapter/video_mem/ram_reg_10816_10879_0_2/ADDRD4
    SLICE_X6Y151         RAMD64E                                      r  implemented_design/vga_adapter/video_mem/ram_reg_10816_10879_0_2/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1275, routed)        1.764    15.186    implemented_design/vga_adapter/video_mem/ram_reg_10816_10879_0_2/WCLK
    SLICE_X6Y151         RAMD64E                                      r  implemented_design/vga_adapter/video_mem/ram_reg_10816_10879_0_2/RAMA/CLK
                         clock pessimism              0.188    15.374    
                         clock uncertainty           -0.035    15.339    
    SLICE_X6Y151         RAMD64E (Setup_ramd64e_CLK_WADR4)
                                                     -0.292    15.047    implemented_design/vga_adapter/video_mem/ram_reg_10816_10879_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                         -13.571    
  -------------------------------------------------------------------
                         slack                                  1.476    

Slack (MET) :             1.476ns  (required time - arrival time)
  Source:                 implemented_design/FTS/data/x_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            implemented_design/vga_adapter/video_mem/ram_reg_10816_10879_0_2/RAMB/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.277ns  (logic 0.419ns (5.062%)  route 7.858ns (94.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.186ns = ( 15.186 - 10.000 ) 
    Source Clock Delay      (SCD):    5.294ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1275, routed)        1.692     5.294    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y122         FDCE                                         r  implemented_design/FTS/data/x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y122         FDCE (Prop_fdce_C_Q)         0.419     5.713 r  implemented_design/FTS/data/x_reg[4]/Q
                         net (fo=1503, routed)        7.858    13.571    implemented_design/vga_adapter/video_mem/ram_reg_10816_10879_0_2/ADDRD4
    SLICE_X6Y151         RAMD64E                                      r  implemented_design/vga_adapter/video_mem/ram_reg_10816_10879_0_2/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1275, routed)        1.764    15.186    implemented_design/vga_adapter/video_mem/ram_reg_10816_10879_0_2/WCLK
    SLICE_X6Y151         RAMD64E                                      r  implemented_design/vga_adapter/video_mem/ram_reg_10816_10879_0_2/RAMB/CLK
                         clock pessimism              0.188    15.374    
                         clock uncertainty           -0.035    15.339    
    SLICE_X6Y151         RAMD64E (Setup_ramd64e_CLK_WADR4)
                                                     -0.292    15.047    implemented_design/vga_adapter/video_mem/ram_reg_10816_10879_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                         -13.571    
  -------------------------------------------------------------------
                         slack                                  1.476    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 implemented_design/FTS/data/x_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            implemented_design/vga_adapter/video_mem/ram_reg_3840_3903_0_2/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.513%)  route 0.256ns (64.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1275, routed)        0.591     1.510    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y118         FDCE                                         r  implemented_design/FTS/data/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y118         FDCE (Prop_fdce_C_Q)         0.141     1.651 r  implemented_design/FTS/data/x_reg[0]/Q
                         net (fo=1507, routed)        0.256     1.907    implemented_design/vga_adapter/video_mem/ram_reg_3840_3903_0_2/ADDRD0
    SLICE_X2Y118         RAMD64E                                      r  implemented_design/vga_adapter/video_mem/ram_reg_3840_3903_0_2/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1275, routed)        0.862     2.027    implemented_design/vga_adapter/video_mem/ram_reg_3840_3903_0_2/WCLK
    SLICE_X2Y118         RAMD64E                                      r  implemented_design/vga_adapter/video_mem/ram_reg_3840_3903_0_2/RAMA/CLK
                         clock pessimism             -0.503     1.523    
    SLICE_X2Y118         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.833    implemented_design/vga_adapter/video_mem/ram_reg_3840_3903_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 implemented_design/FTS/data/x_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            implemented_design/vga_adapter/video_mem/ram_reg_3840_3903_0_2/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.513%)  route 0.256ns (64.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1275, routed)        0.591     1.510    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y118         FDCE                                         r  implemented_design/FTS/data/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y118         FDCE (Prop_fdce_C_Q)         0.141     1.651 r  implemented_design/FTS/data/x_reg[0]/Q
                         net (fo=1507, routed)        0.256     1.907    implemented_design/vga_adapter/video_mem/ram_reg_3840_3903_0_2/ADDRD0
    SLICE_X2Y118         RAMD64E                                      r  implemented_design/vga_adapter/video_mem/ram_reg_3840_3903_0_2/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1275, routed)        0.862     2.027    implemented_design/vga_adapter/video_mem/ram_reg_3840_3903_0_2/WCLK
    SLICE_X2Y118         RAMD64E                                      r  implemented_design/vga_adapter/video_mem/ram_reg_3840_3903_0_2/RAMB/CLK
                         clock pessimism             -0.503     1.523    
    SLICE_X2Y118         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.833    implemented_design/vga_adapter/video_mem/ram_reg_3840_3903_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 implemented_design/FTS/data/x_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            implemented_design/vga_adapter/video_mem/ram_reg_3840_3903_0_2/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.513%)  route 0.256ns (64.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1275, routed)        0.591     1.510    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y118         FDCE                                         r  implemented_design/FTS/data/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y118         FDCE (Prop_fdce_C_Q)         0.141     1.651 r  implemented_design/FTS/data/x_reg[0]/Q
                         net (fo=1507, routed)        0.256     1.907    implemented_design/vga_adapter/video_mem/ram_reg_3840_3903_0_2/ADDRD0
    SLICE_X2Y118         RAMD64E                                      r  implemented_design/vga_adapter/video_mem/ram_reg_3840_3903_0_2/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1275, routed)        0.862     2.027    implemented_design/vga_adapter/video_mem/ram_reg_3840_3903_0_2/WCLK
    SLICE_X2Y118         RAMD64E                                      r  implemented_design/vga_adapter/video_mem/ram_reg_3840_3903_0_2/RAMC/CLK
                         clock pessimism             -0.503     1.523    
    SLICE_X2Y118         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.833    implemented_design/vga_adapter/video_mem/ram_reg_3840_3903_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 implemented_design/FTS/data/x_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            implemented_design/vga_adapter/video_mem/ram_reg_3840_3903_0_2/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.513%)  route 0.256ns (64.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1275, routed)        0.591     1.510    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y118         FDCE                                         r  implemented_design/FTS/data/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y118         FDCE (Prop_fdce_C_Q)         0.141     1.651 r  implemented_design/FTS/data/x_reg[0]/Q
                         net (fo=1507, routed)        0.256     1.907    implemented_design/vga_adapter/video_mem/ram_reg_3840_3903_0_2/ADDRD0
    SLICE_X2Y118         RAMD64E                                      r  implemented_design/vga_adapter/video_mem/ram_reg_3840_3903_0_2/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1275, routed)        0.862     2.027    implemented_design/vga_adapter/video_mem/ram_reg_3840_3903_0_2/WCLK
    SLICE_X2Y118         RAMD64E                                      r  implemented_design/vga_adapter/video_mem/ram_reg_3840_3903_0_2/RAMD/CLK
                         clock pessimism             -0.503     1.523    
    SLICE_X2Y118         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.833    implemented_design/vga_adapter/video_mem/ram_reg_3840_3903_0_2/RAMD
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 implemented_design/FTS/data/x_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            implemented_design/vga_adapter/video_mem/ram_reg_15168_15231_0_2/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.156%)  route 0.210ns (59.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1275, routed)        0.588     1.507    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y122         FDCE                                         r  implemented_design/FTS/data/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y122         FDCE (Prop_fdce_C_Q)         0.141     1.648 r  implemented_design/FTS/data/x_reg[3]/Q
                         net (fo=1504, routed)        0.210     1.859    implemented_design/vga_adapter/video_mem/ram_reg_15168_15231_0_2/ADDRD3
    SLICE_X2Y122         RAMD64E                                      r  implemented_design/vga_adapter/video_mem/ram_reg_15168_15231_0_2/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1275, routed)        0.858     2.023    implemented_design/vga_adapter/video_mem/ram_reg_15168_15231_0_2/WCLK
    SLICE_X2Y122         RAMD64E                                      r  implemented_design/vga_adapter/video_mem/ram_reg_15168_15231_0_2/RAMA/CLK
                         clock pessimism             -0.502     1.520    
    SLICE_X2Y122         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.760    implemented_design/vga_adapter/video_mem/ram_reg_15168_15231_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 implemented_design/FTS/data/x_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            implemented_design/vga_adapter/video_mem/ram_reg_15168_15231_0_2/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.156%)  route 0.210ns (59.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1275, routed)        0.588     1.507    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y122         FDCE                                         r  implemented_design/FTS/data/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y122         FDCE (Prop_fdce_C_Q)         0.141     1.648 r  implemented_design/FTS/data/x_reg[3]/Q
                         net (fo=1504, routed)        0.210     1.859    implemented_design/vga_adapter/video_mem/ram_reg_15168_15231_0_2/ADDRD3
    SLICE_X2Y122         RAMD64E                                      r  implemented_design/vga_adapter/video_mem/ram_reg_15168_15231_0_2/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1275, routed)        0.858     2.023    implemented_design/vga_adapter/video_mem/ram_reg_15168_15231_0_2/WCLK
    SLICE_X2Y122         RAMD64E                                      r  implemented_design/vga_adapter/video_mem/ram_reg_15168_15231_0_2/RAMB/CLK
                         clock pessimism             -0.502     1.520    
    SLICE_X2Y122         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.760    implemented_design/vga_adapter/video_mem/ram_reg_15168_15231_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 implemented_design/FTS/data/x_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            implemented_design/vga_adapter/video_mem/ram_reg_15168_15231_0_2/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.156%)  route 0.210ns (59.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1275, routed)        0.588     1.507    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y122         FDCE                                         r  implemented_design/FTS/data/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y122         FDCE (Prop_fdce_C_Q)         0.141     1.648 r  implemented_design/FTS/data/x_reg[3]/Q
                         net (fo=1504, routed)        0.210     1.859    implemented_design/vga_adapter/video_mem/ram_reg_15168_15231_0_2/ADDRD3
    SLICE_X2Y122         RAMD64E                                      r  implemented_design/vga_adapter/video_mem/ram_reg_15168_15231_0_2/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1275, routed)        0.858     2.023    implemented_design/vga_adapter/video_mem/ram_reg_15168_15231_0_2/WCLK
    SLICE_X2Y122         RAMD64E                                      r  implemented_design/vga_adapter/video_mem/ram_reg_15168_15231_0_2/RAMC/CLK
                         clock pessimism             -0.502     1.520    
    SLICE_X2Y122         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.760    implemented_design/vga_adapter/video_mem/ram_reg_15168_15231_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 implemented_design/FTS/data/x_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            implemented_design/vga_adapter/video_mem/ram_reg_15168_15231_0_2/RAMD/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.156%)  route 0.210ns (59.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1275, routed)        0.588     1.507    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y122         FDCE                                         r  implemented_design/FTS/data/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y122         FDCE (Prop_fdce_C_Q)         0.141     1.648 r  implemented_design/FTS/data/x_reg[3]/Q
                         net (fo=1504, routed)        0.210     1.859    implemented_design/vga_adapter/video_mem/ram_reg_15168_15231_0_2/ADDRD3
    SLICE_X2Y122         RAMD64E                                      r  implemented_design/vga_adapter/video_mem/ram_reg_15168_15231_0_2/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1275, routed)        0.858     2.023    implemented_design/vga_adapter/video_mem/ram_reg_15168_15231_0_2/WCLK
    SLICE_X2Y122         RAMD64E                                      r  implemented_design/vga_adapter/video_mem/ram_reg_15168_15231_0_2/RAMD/CLK
                         clock pessimism             -0.502     1.520    
    SLICE_X2Y122         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.760    implemented_design/vga_adapter/video_mem/ram_reg_15168_15231_0_2/RAMD
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 implemented_design/FTS/data/x_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            implemented_design/vga_adapter/video_mem/ram_reg_14528_14591_0_2/RAMA/WADR2
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.374%)  route 0.236ns (62.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1275, routed)        0.588     1.507    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y122         FDCE                                         r  implemented_design/FTS/data/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y122         FDCE (Prop_fdce_C_Q)         0.141     1.648 r  implemented_design/FTS/data/x_reg[2]/Q
                         net (fo=1505, routed)        0.236     1.885    implemented_design/vga_adapter/video_mem/ram_reg_14528_14591_0_2/ADDRD2
    SLICE_X2Y121         RAMD64E                                      r  implemented_design/vga_adapter/video_mem/ram_reg_14528_14591_0_2/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1275, routed)        0.859     2.024    implemented_design/vga_adapter/video_mem/ram_reg_14528_14591_0_2/WCLK
    SLICE_X2Y121         RAMD64E                                      r  implemented_design/vga_adapter/video_mem/ram_reg_14528_14591_0_2/RAMA/CLK
                         clock pessimism             -0.502     1.521    
    SLICE_X2Y121         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.775    implemented_design/vga_adapter/video_mem/ram_reg_14528_14591_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 implemented_design/FTS/data/x_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            implemented_design/vga_adapter/video_mem/ram_reg_14528_14591_0_2/RAMB/WADR2
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.374%)  route 0.236ns (62.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1275, routed)        0.588     1.507    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y122         FDCE                                         r  implemented_design/FTS/data/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y122         FDCE (Prop_fdce_C_Q)         0.141     1.648 r  implemented_design/FTS/data/x_reg[2]/Q
                         net (fo=1505, routed)        0.236     1.885    implemented_design/vga_adapter/video_mem/ram_reg_14528_14591_0_2/ADDRD2
    SLICE_X2Y121         RAMD64E                                      r  implemented_design/vga_adapter/video_mem/ram_reg_14528_14591_0_2/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1275, routed)        0.859     2.024    implemented_design/vga_adapter/video_mem/ram_reg_14528_14591_0_2/WCLK
    SLICE_X2Y121         RAMD64E                                      r  implemented_design/vga_adapter/video_mem/ram_reg_14528_14591_0_2/RAMB/CLK
                         clock pessimism             -0.502     1.521    
    SLICE_X2Y121         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.775    implemented_design/vga_adapter/video_mem/ram_reg_14528_14591_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.109    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C       n/a            1.000         10.000      9.000      SLICE_X1Y115    implemented_design/FTS/con/FSM_onehot_p_state_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X1Y115    implemented_design/FTS/con/FSM_onehot_p_state_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X1Y115    implemented_design/FTS/con/FSM_onehot_p_state_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X3Y118    implemented_design/FTS/data/x_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X3Y118    implemented_design/FTS/data/x_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X1Y122    implemented_design/FTS/data/x_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X1Y122    implemented_design/FTS/data/x_reg[3]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X1Y122    implemented_design/FTS/data/x_reg[4]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X1Y122    implemented_design/FTS/data/x_reg[5]/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y133   implemented_design/vga_adapter/video_mem/ram_reg_13312_13375_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y133   implemented_design/vga_adapter/video_mem/ram_reg_13312_13375_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y133   implemented_design/vga_adapter/video_mem/ram_reg_13312_13375_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y133   implemented_design/vga_adapter/video_mem/ram_reg_13312_13375_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y134    implemented_design/vga_adapter/video_mem/ram_reg_15872_15935_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y134    implemented_design/vga_adapter/video_mem/ram_reg_15872_15935_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y134   implemented_design/vga_adapter/video_mem/ram_reg_8960_9023_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y134   implemented_design/vga_adapter/video_mem/ram_reg_8960_9023_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y134   implemented_design/vga_adapter/video_mem/ram_reg_8960_9023_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y134   implemented_design/vga_adapter/video_mem/ram_reg_8960_9023_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y123   implemented_design/vga_adapter/video_mem/ram_reg_1088_1151_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y123   implemented_design/vga_adapter/video_mem/ram_reg_1088_1151_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y123   implemented_design/vga_adapter/video_mem/ram_reg_1088_1151_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y123   implemented_design/vga_adapter/video_mem/ram_reg_1088_1151_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y122    implemented_design/vga_adapter/video_mem/ram_reg_1344_1407_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y122    implemented_design/vga_adapter/video_mem/ram_reg_1344_1407_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y122    implemented_design/vga_adapter/video_mem/ram_reg_1344_1407_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y122    implemented_design/vga_adapter/video_mem/ram_reg_1344_1407_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y126   implemented_design/vga_adapter/video_mem/ram_reg_7808_7871_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y126   implemented_design/vga_adapter/video_mem/ram_reg_7808_7871_0_2/RAMB/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.340ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.628ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.340ns  (required time - arrival time)
  Source:                 implemented_design/FTS/data/x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            implemented_design/FTS/data/x_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.202ns  (logic 0.580ns (26.345%)  route 1.622ns (73.655%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 15.001 - 10.000 ) 
    Source Clock Delay      (SCD):    5.294ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1275, routed)        1.692     5.294    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y122         FDCE                                         r  implemented_design/FTS/data/x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y122         FDCE (Prop_fdce_C_Q)         0.456     5.750 f  implemented_design/FTS/data/x_reg[7]/Q
                         net (fo=5, routed)           0.841     6.592    implemented_design/FTS/data/x_reg[7]_0
    SLICE_X0Y122         LUT4 (Prop_lut4_I0_O)        0.124     6.716 f  implemented_design/FTS/data/x[7]_i_2/O
                         net (fo=8, routed)           0.780     7.496    implemented_design/FTS/data/x[7]_i_2_n_0
    SLICE_X3Y118         FDCE                                         f  implemented_design/FTS/data/x_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1275, routed)        1.579    15.001    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y118         FDCE                                         r  implemented_design/FTS/data/x_reg[0]/C
                         clock pessimism              0.275    15.276    
                         clock uncertainty           -0.035    15.241    
    SLICE_X3Y118         FDCE (Recov_fdce_C_CLR)     -0.405    14.836    implemented_design/FTS/data/x_reg[0]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -7.496    
  -------------------------------------------------------------------
                         slack                                  7.340    

Slack (MET) :             7.340ns  (required time - arrival time)
  Source:                 implemented_design/FTS/data/x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            implemented_design/FTS/data/x_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.202ns  (logic 0.580ns (26.345%)  route 1.622ns (73.655%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 15.001 - 10.000 ) 
    Source Clock Delay      (SCD):    5.294ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1275, routed)        1.692     5.294    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y122         FDCE                                         r  implemented_design/FTS/data/x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y122         FDCE (Prop_fdce_C_Q)         0.456     5.750 f  implemented_design/FTS/data/x_reg[7]/Q
                         net (fo=5, routed)           0.841     6.592    implemented_design/FTS/data/x_reg[7]_0
    SLICE_X0Y122         LUT4 (Prop_lut4_I0_O)        0.124     6.716 f  implemented_design/FTS/data/x[7]_i_2/O
                         net (fo=8, routed)           0.780     7.496    implemented_design/FTS/data/x[7]_i_2_n_0
    SLICE_X3Y118         FDCE                                         f  implemented_design/FTS/data/x_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1275, routed)        1.579    15.001    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y118         FDCE                                         r  implemented_design/FTS/data/x_reg[1]/C
                         clock pessimism              0.275    15.276    
                         clock uncertainty           -0.035    15.241    
    SLICE_X3Y118         FDCE (Recov_fdce_C_CLR)     -0.405    14.836    implemented_design/FTS/data/x_reg[1]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -7.496    
  -------------------------------------------------------------------
                         slack                                  7.340    

Slack (MET) :             7.403ns  (required time - arrival time)
  Source:                 implemented_design/FTS/data/y_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            implemented_design/FTS/data/y_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.157ns  (logic 0.580ns (26.891%)  route 1.577ns (73.109%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 14.994 - 10.000 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1275, routed)        1.689     5.291    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y124         FDCE                                         r  implemented_design/FTS/data/y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDCE (Prop_fdce_C_Q)         0.456     5.747 f  implemented_design/FTS/data/y_reg[5]/Q
                         net (fo=5, routed)           0.725     6.472    implemented_design/FTS/data/S[0]
    SLICE_X3Y124         LUT5 (Prop_lut5_I0_O)        0.124     6.596 f  implemented_design/FTS/data/y[6]_i_3/O
                         net (fo=7, routed)           0.852     7.448    implemented_design/FTS/data/y[6]_i_3_n_0
    SLICE_X3Y124         FDCE                                         f  implemented_design/FTS/data/y_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1275, routed)        1.572    14.994    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y124         FDCE                                         r  implemented_design/FTS/data/y_reg[3]/C
                         clock pessimism              0.297    15.291    
                         clock uncertainty           -0.035    15.256    
    SLICE_X3Y124         FDCE (Recov_fdce_C_CLR)     -0.405    14.851    implemented_design/FTS/data/y_reg[3]
  -------------------------------------------------------------------
                         required time                         14.851    
                         arrival time                          -7.448    
  -------------------------------------------------------------------
                         slack                                  7.403    

Slack (MET) :             7.403ns  (required time - arrival time)
  Source:                 implemented_design/FTS/data/y_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            implemented_design/FTS/data/y_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.157ns  (logic 0.580ns (26.891%)  route 1.577ns (73.109%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 14.994 - 10.000 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1275, routed)        1.689     5.291    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y124         FDCE                                         r  implemented_design/FTS/data/y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDCE (Prop_fdce_C_Q)         0.456     5.747 f  implemented_design/FTS/data/y_reg[5]/Q
                         net (fo=5, routed)           0.725     6.472    implemented_design/FTS/data/S[0]
    SLICE_X3Y124         LUT5 (Prop_lut5_I0_O)        0.124     6.596 f  implemented_design/FTS/data/y[6]_i_3/O
                         net (fo=7, routed)           0.852     7.448    implemented_design/FTS/data/y[6]_i_3_n_0
    SLICE_X3Y124         FDCE                                         f  implemented_design/FTS/data/y_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1275, routed)        1.572    14.994    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y124         FDCE                                         r  implemented_design/FTS/data/y_reg[4]/C
                         clock pessimism              0.297    15.291    
                         clock uncertainty           -0.035    15.256    
    SLICE_X3Y124         FDCE (Recov_fdce_C_CLR)     -0.405    14.851    implemented_design/FTS/data/y_reg[4]
  -------------------------------------------------------------------
                         required time                         14.851    
                         arrival time                          -7.448    
  -------------------------------------------------------------------
                         slack                                  7.403    

Slack (MET) :             7.403ns  (required time - arrival time)
  Source:                 implemented_design/FTS/data/y_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            implemented_design/FTS/data/y_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.157ns  (logic 0.580ns (26.891%)  route 1.577ns (73.109%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 14.994 - 10.000 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1275, routed)        1.689     5.291    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y124         FDCE                                         r  implemented_design/FTS/data/y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDCE (Prop_fdce_C_Q)         0.456     5.747 f  implemented_design/FTS/data/y_reg[5]/Q
                         net (fo=5, routed)           0.725     6.472    implemented_design/FTS/data/S[0]
    SLICE_X3Y124         LUT5 (Prop_lut5_I0_O)        0.124     6.596 f  implemented_design/FTS/data/y[6]_i_3/O
                         net (fo=7, routed)           0.852     7.448    implemented_design/FTS/data/y[6]_i_3_n_0
    SLICE_X3Y124         FDCE                                         f  implemented_design/FTS/data/y_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1275, routed)        1.572    14.994    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y124         FDCE                                         r  implemented_design/FTS/data/y_reg[5]/C
                         clock pessimism              0.297    15.291    
                         clock uncertainty           -0.035    15.256    
    SLICE_X3Y124         FDCE (Recov_fdce_C_CLR)     -0.405    14.851    implemented_design/FTS/data/y_reg[5]
  -------------------------------------------------------------------
                         required time                         14.851    
                         arrival time                          -7.448    
  -------------------------------------------------------------------
                         slack                                  7.403    

Slack (MET) :             7.477ns  (required time - arrival time)
  Source:                 implemented_design/FTS/data/x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            implemented_design/FTS/data/x_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 0.580ns (28.147%)  route 1.481ns (71.853%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.294ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1275, routed)        1.692     5.294    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y122         FDCE                                         r  implemented_design/FTS/data/x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y122         FDCE (Prop_fdce_C_Q)         0.456     5.750 f  implemented_design/FTS/data/x_reg[7]/Q
                         net (fo=5, routed)           0.841     6.592    implemented_design/FTS/data/x_reg[7]_0
    SLICE_X0Y122         LUT4 (Prop_lut4_I0_O)        0.124     6.716 f  implemented_design/FTS/data/x[7]_i_2/O
                         net (fo=8, routed)           0.639     7.355    implemented_design/FTS/data/x[7]_i_2_n_0
    SLICE_X1Y122         FDCE                                         f  implemented_design/FTS/data/x_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1275, routed)        1.575    14.997    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y122         FDCE                                         r  implemented_design/FTS/data/x_reg[2]/C
                         clock pessimism              0.275    15.272    
                         clock uncertainty           -0.035    15.237    
    SLICE_X1Y122         FDCE (Recov_fdce_C_CLR)     -0.405    14.832    implemented_design/FTS/data/x_reg[2]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                          -7.355    
  -------------------------------------------------------------------
                         slack                                  7.477    

Slack (MET) :             7.477ns  (required time - arrival time)
  Source:                 implemented_design/FTS/data/x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            implemented_design/FTS/data/x_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 0.580ns (28.147%)  route 1.481ns (71.853%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.294ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1275, routed)        1.692     5.294    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y122         FDCE                                         r  implemented_design/FTS/data/x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y122         FDCE (Prop_fdce_C_Q)         0.456     5.750 f  implemented_design/FTS/data/x_reg[7]/Q
                         net (fo=5, routed)           0.841     6.592    implemented_design/FTS/data/x_reg[7]_0
    SLICE_X0Y122         LUT4 (Prop_lut4_I0_O)        0.124     6.716 f  implemented_design/FTS/data/x[7]_i_2/O
                         net (fo=8, routed)           0.639     7.355    implemented_design/FTS/data/x[7]_i_2_n_0
    SLICE_X1Y122         FDCE                                         f  implemented_design/FTS/data/x_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1275, routed)        1.575    14.997    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y122         FDCE                                         r  implemented_design/FTS/data/x_reg[3]/C
                         clock pessimism              0.275    15.272    
                         clock uncertainty           -0.035    15.237    
    SLICE_X1Y122         FDCE (Recov_fdce_C_CLR)     -0.405    14.832    implemented_design/FTS/data/x_reg[3]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                          -7.355    
  -------------------------------------------------------------------
                         slack                                  7.477    

Slack (MET) :             7.477ns  (required time - arrival time)
  Source:                 implemented_design/FTS/data/x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            implemented_design/FTS/data/x_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 0.580ns (28.147%)  route 1.481ns (71.853%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.294ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1275, routed)        1.692     5.294    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y122         FDCE                                         r  implemented_design/FTS/data/x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y122         FDCE (Prop_fdce_C_Q)         0.456     5.750 f  implemented_design/FTS/data/x_reg[7]/Q
                         net (fo=5, routed)           0.841     6.592    implemented_design/FTS/data/x_reg[7]_0
    SLICE_X0Y122         LUT4 (Prop_lut4_I0_O)        0.124     6.716 f  implemented_design/FTS/data/x[7]_i_2/O
                         net (fo=8, routed)           0.639     7.355    implemented_design/FTS/data/x[7]_i_2_n_0
    SLICE_X1Y122         FDCE                                         f  implemented_design/FTS/data/x_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1275, routed)        1.575    14.997    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y122         FDCE                                         r  implemented_design/FTS/data/x_reg[4]/C
                         clock pessimism              0.275    15.272    
                         clock uncertainty           -0.035    15.237    
    SLICE_X1Y122         FDCE (Recov_fdce_C_CLR)     -0.405    14.832    implemented_design/FTS/data/x_reg[4]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                          -7.355    
  -------------------------------------------------------------------
                         slack                                  7.477    

Slack (MET) :             7.477ns  (required time - arrival time)
  Source:                 implemented_design/FTS/data/x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            implemented_design/FTS/data/x_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 0.580ns (28.147%)  route 1.481ns (71.853%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.294ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1275, routed)        1.692     5.294    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y122         FDCE                                         r  implemented_design/FTS/data/x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y122         FDCE (Prop_fdce_C_Q)         0.456     5.750 f  implemented_design/FTS/data/x_reg[7]/Q
                         net (fo=5, routed)           0.841     6.592    implemented_design/FTS/data/x_reg[7]_0
    SLICE_X0Y122         LUT4 (Prop_lut4_I0_O)        0.124     6.716 f  implemented_design/FTS/data/x[7]_i_2/O
                         net (fo=8, routed)           0.639     7.355    implemented_design/FTS/data/x[7]_i_2_n_0
    SLICE_X1Y122         FDCE                                         f  implemented_design/FTS/data/x_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1275, routed)        1.575    14.997    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y122         FDCE                                         r  implemented_design/FTS/data/x_reg[5]/C
                         clock pessimism              0.275    15.272    
                         clock uncertainty           -0.035    15.237    
    SLICE_X1Y122         FDCE (Recov_fdce_C_CLR)     -0.405    14.832    implemented_design/FTS/data/x_reg[5]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                          -7.355    
  -------------------------------------------------------------------
                         slack                                  7.477    

Slack (MET) :             7.495ns  (required time - arrival time)
  Source:                 implemented_design/FTS/data/x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            implemented_design/FTS/data/x_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.065ns  (logic 0.580ns (28.088%)  route 1.485ns (71.912%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.294ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1275, routed)        1.692     5.294    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y122         FDCE                                         r  implemented_design/FTS/data/x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y122         FDCE (Prop_fdce_C_Q)         0.456     5.750 f  implemented_design/FTS/data/x_reg[7]/Q
                         net (fo=5, routed)           0.841     6.592    implemented_design/FTS/data/x_reg[7]_0
    SLICE_X0Y122         LUT4 (Prop_lut4_I0_O)        0.124     6.716 f  implemented_design/FTS/data/x[7]_i_2/O
                         net (fo=8, routed)           0.644     7.359    implemented_design/FTS/data/x[7]_i_2_n_0
    SLICE_X0Y122         FDCE                                         f  implemented_design/FTS/data/x_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1275, routed)        1.575    14.997    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y122         FDCE                                         r  implemented_design/FTS/data/x_reg[6]/C
                         clock pessimism              0.297    15.294    
                         clock uncertainty           -0.035    15.259    
    SLICE_X0Y122         FDCE (Recov_fdce_C_CLR)     -0.405    14.854    implemented_design/FTS/data/x_reg[6]
  -------------------------------------------------------------------
                         required time                         14.854    
                         arrival time                          -7.359    
  -------------------------------------------------------------------
                         slack                                  7.495    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 implemented_design/FTS/data/y_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            implemented_design/FTS/data/y_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.186ns (33.906%)  route 0.363ns (66.094%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1275, routed)        0.586     1.505    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y123         FDCE                                         r  implemented_design/FTS/data/y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDCE (Prop_fdce_C_Q)         0.141     1.646 f  implemented_design/FTS/data/y_reg[6]/Q
                         net (fo=5, routed)           0.178     1.824    implemented_design/FTS/data/S[1]
    SLICE_X3Y124         LUT5 (Prop_lut5_I1_O)        0.045     1.869 f  implemented_design/FTS/data/y[6]_i_3/O
                         net (fo=7, routed)           0.185     2.054    implemented_design/FTS/data/y[6]_i_3_n_0
    SLICE_X1Y123         FDCE                                         f  implemented_design/FTS/data/y_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1275, routed)        0.855     2.021    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y123         FDCE                                         r  implemented_design/FTS/data/y_reg[0]/C
                         clock pessimism             -0.502     1.518    
    SLICE_X1Y123         FDCE (Remov_fdce_C_CLR)     -0.092     1.426    implemented_design/FTS/data/y_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 implemented_design/FTS/data/y_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            implemented_design/FTS/data/y_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.186ns (33.906%)  route 0.363ns (66.094%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1275, routed)        0.586     1.505    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y123         FDCE                                         r  implemented_design/FTS/data/y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDCE (Prop_fdce_C_Q)         0.141     1.646 f  implemented_design/FTS/data/y_reg[6]/Q
                         net (fo=5, routed)           0.178     1.824    implemented_design/FTS/data/S[1]
    SLICE_X3Y124         LUT5 (Prop_lut5_I1_O)        0.045     1.869 f  implemented_design/FTS/data/y[6]_i_3/O
                         net (fo=7, routed)           0.185     2.054    implemented_design/FTS/data/y[6]_i_3_n_0
    SLICE_X1Y123         FDCE                                         f  implemented_design/FTS/data/y_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1275, routed)        0.855     2.021    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y123         FDCE                                         r  implemented_design/FTS/data/y_reg[1]/C
                         clock pessimism             -0.502     1.518    
    SLICE_X1Y123         FDCE (Remov_fdce_C_CLR)     -0.092     1.426    implemented_design/FTS/data/y_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 implemented_design/FTS/data/y_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            implemented_design/FTS/data/y_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.186ns (33.906%)  route 0.363ns (66.094%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1275, routed)        0.586     1.505    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y123         FDCE                                         r  implemented_design/FTS/data/y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDCE (Prop_fdce_C_Q)         0.141     1.646 f  implemented_design/FTS/data/y_reg[6]/Q
                         net (fo=5, routed)           0.178     1.824    implemented_design/FTS/data/S[1]
    SLICE_X3Y124         LUT5 (Prop_lut5_I1_O)        0.045     1.869 f  implemented_design/FTS/data/y[6]_i_3/O
                         net (fo=7, routed)           0.185     2.054    implemented_design/FTS/data/y[6]_i_3_n_0
    SLICE_X1Y123         FDCE                                         f  implemented_design/FTS/data/y_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1275, routed)        0.855     2.021    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y123         FDCE                                         r  implemented_design/FTS/data/y_reg[2]/C
                         clock pessimism             -0.502     1.518    
    SLICE_X1Y123         FDCE (Remov_fdce_C_CLR)     -0.092     1.426    implemented_design/FTS/data/y_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 implemented_design/FTS/data/y_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            implemented_design/FTS/data/y_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.186ns (32.887%)  route 0.380ns (67.113%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1275, routed)        0.585     1.504    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y124         FDCE                                         r  implemented_design/FTS/data/y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDCE (Prop_fdce_C_Q)         0.141     1.645 f  implemented_design/FTS/data/y_reg[3]/Q
                         net (fo=9, routed)           0.191     1.836    implemented_design/FTS/data/DI[0]
    SLICE_X3Y124         LUT5 (Prop_lut5_I2_O)        0.045     1.881 f  implemented_design/FTS/data/y[6]_i_3/O
                         net (fo=7, routed)           0.189     2.070    implemented_design/FTS/data/y[6]_i_3_n_0
    SLICE_X0Y123         FDCE                                         f  implemented_design/FTS/data/y_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1275, routed)        0.855     2.021    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y123         FDCE                                         r  implemented_design/FTS/data/y_reg[6]/C
                         clock pessimism             -0.502     1.518    
    SLICE_X0Y123         FDCE (Remov_fdce_C_CLR)     -0.092     1.426    implemented_design/FTS/data/y_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.720ns  (arrival time - required time)
  Source:                 implemented_design/FTS/data/x_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            implemented_design/FTS/data/x_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.186ns (29.025%)  route 0.455ns (70.975%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1275, routed)        0.588     1.507    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y122         FDCE                                         r  implemented_design/FTS/data/x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y122         FDCE (Prop_fdce_C_Q)         0.141     1.648 f  implemented_design/FTS/data/x_reg[5]/Q
                         net (fo=12, routed)          0.202     1.851    implemented_design/FTS/data/x_reg[5]_0
    SLICE_X0Y122         LUT4 (Prop_lut4_I1_O)        0.045     1.896 f  implemented_design/FTS/data/x[7]_i_2/O
                         net (fo=8, routed)           0.253     2.148    implemented_design/FTS/data/x[7]_i_2_n_0
    SLICE_X0Y122         FDCE                                         f  implemented_design/FTS/data/x_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1275, routed)        0.858     2.023    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y122         FDCE                                         r  implemented_design/FTS/data/x_reg[6]/C
                         clock pessimism             -0.502     1.520    
    SLICE_X0Y122         FDCE (Remov_fdce_C_CLR)     -0.092     1.428    implemented_design/FTS/data/x_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.720ns  (arrival time - required time)
  Source:                 implemented_design/FTS/data/x_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            implemented_design/FTS/data/x_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.186ns (29.025%)  route 0.455ns (70.975%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1275, routed)        0.588     1.507    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y122         FDCE                                         r  implemented_design/FTS/data/x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y122         FDCE (Prop_fdce_C_Q)         0.141     1.648 f  implemented_design/FTS/data/x_reg[5]/Q
                         net (fo=12, routed)          0.202     1.851    implemented_design/FTS/data/x_reg[5]_0
    SLICE_X0Y122         LUT4 (Prop_lut4_I1_O)        0.045     1.896 f  implemented_design/FTS/data/x[7]_i_2/O
                         net (fo=8, routed)           0.253     2.148    implemented_design/FTS/data/x[7]_i_2_n_0
    SLICE_X0Y122         FDCE                                         f  implemented_design/FTS/data/x_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1275, routed)        0.858     2.023    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y122         FDCE                                         r  implemented_design/FTS/data/x_reg[7]/C
                         clock pessimism             -0.502     1.520    
    SLICE_X0Y122         FDCE (Remov_fdce_C_CLR)     -0.092     1.428    implemented_design/FTS/data/x_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.728ns  (arrival time - required time)
  Source:                 implemented_design/FTS/data/x_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            implemented_design/FTS/data/x_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.186ns (29.224%)  route 0.450ns (70.776%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1275, routed)        0.588     1.507    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y122         FDCE                                         r  implemented_design/FTS/data/x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y122         FDCE (Prop_fdce_C_Q)         0.141     1.648 f  implemented_design/FTS/data/x_reg[5]/Q
                         net (fo=12, routed)          0.202     1.851    implemented_design/FTS/data/x_reg[5]_0
    SLICE_X0Y122         LUT4 (Prop_lut4_I1_O)        0.045     1.896 f  implemented_design/FTS/data/x[7]_i_2/O
                         net (fo=8, routed)           0.248     2.144    implemented_design/FTS/data/x[7]_i_2_n_0
    SLICE_X1Y122         FDCE                                         f  implemented_design/FTS/data/x_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1275, routed)        0.858     2.023    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y122         FDCE                                         r  implemented_design/FTS/data/x_reg[2]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X1Y122         FDCE (Remov_fdce_C_CLR)     -0.092     1.415    implemented_design/FTS/data/x_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.415    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.728ns  (arrival time - required time)
  Source:                 implemented_design/FTS/data/x_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            implemented_design/FTS/data/x_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.186ns (29.224%)  route 0.450ns (70.776%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1275, routed)        0.588     1.507    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y122         FDCE                                         r  implemented_design/FTS/data/x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y122         FDCE (Prop_fdce_C_Q)         0.141     1.648 f  implemented_design/FTS/data/x_reg[5]/Q
                         net (fo=12, routed)          0.202     1.851    implemented_design/FTS/data/x_reg[5]_0
    SLICE_X0Y122         LUT4 (Prop_lut4_I1_O)        0.045     1.896 f  implemented_design/FTS/data/x[7]_i_2/O
                         net (fo=8, routed)           0.248     2.144    implemented_design/FTS/data/x[7]_i_2_n_0
    SLICE_X1Y122         FDCE                                         f  implemented_design/FTS/data/x_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1275, routed)        0.858     2.023    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y122         FDCE                                         r  implemented_design/FTS/data/x_reg[3]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X1Y122         FDCE (Remov_fdce_C_CLR)     -0.092     1.415    implemented_design/FTS/data/x_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.415    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.728ns  (arrival time - required time)
  Source:                 implemented_design/FTS/data/x_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            implemented_design/FTS/data/x_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.186ns (29.224%)  route 0.450ns (70.776%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1275, routed)        0.588     1.507    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y122         FDCE                                         r  implemented_design/FTS/data/x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y122         FDCE (Prop_fdce_C_Q)         0.141     1.648 f  implemented_design/FTS/data/x_reg[5]/Q
                         net (fo=12, routed)          0.202     1.851    implemented_design/FTS/data/x_reg[5]_0
    SLICE_X0Y122         LUT4 (Prop_lut4_I1_O)        0.045     1.896 f  implemented_design/FTS/data/x[7]_i_2/O
                         net (fo=8, routed)           0.248     2.144    implemented_design/FTS/data/x[7]_i_2_n_0
    SLICE_X1Y122         FDCE                                         f  implemented_design/FTS/data/x_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1275, routed)        0.858     2.023    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y122         FDCE                                         r  implemented_design/FTS/data/x_reg[4]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X1Y122         FDCE (Remov_fdce_C_CLR)     -0.092     1.415    implemented_design/FTS/data/x_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.415    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.728ns  (arrival time - required time)
  Source:                 implemented_design/FTS/data/x_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            implemented_design/FTS/data/x_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.186ns (29.224%)  route 0.450ns (70.776%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1275, routed)        0.588     1.507    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y122         FDCE                                         r  implemented_design/FTS/data/x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y122         FDCE (Prop_fdce_C_Q)         0.141     1.648 f  implemented_design/FTS/data/x_reg[5]/Q
                         net (fo=12, routed)          0.202     1.851    implemented_design/FTS/data/x_reg[5]_0
    SLICE_X0Y122         LUT4 (Prop_lut4_I1_O)        0.045     1.896 f  implemented_design/FTS/data/x[7]_i_2/O
                         net (fo=8, routed)           0.248     2.144    implemented_design/FTS/data/x[7]_i_2_n_0
    SLICE_X1Y122         FDCE                                         f  implemented_design/FTS/data/x_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1275, routed)        0.858     2.023    implemented_design/FTS/data/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y122         FDCE                                         r  implemented_design/FTS/data/x_reg[5]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X1Y122         FDCE (Remov_fdce_C_CLR)     -0.092     1.415    implemented_design/FTS/data/x_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.415    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.728    





