
../compcert-repos/prog2/CMakeFiles/5.1.dir/Aula05_Filas_e_Pilhas/1/teste_armazem.c.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <imprimeArmazem>:
   0:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4:	subs	r8, r0, #0
   8:	popeq	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   c:	ldr	r4, [r8, #8]
  10:	cmp	r4, #0
  14:	popeq	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  18:	ldr	r5, [r4, #4]
  1c:	mov	r1, #4
  20:	mov	r0, r5
  24:	bl	0 <calloc>
  28:	ldr	r3, [r4]
  2c:	cmp	r3, #0
  30:	mov	r9, r0
  34:	subne	r2, r0, #4
  38:	beq	50 <imprimeArmazem+0x50>
  3c:	ldm	r3, {r1, r3}
  40:	ldr	r1, [r1, #4]
  44:	cmp	r3, #0
  48:	str	r1, [r2, #4]!
  4c:	bne	3c <imprimeArmazem+0x3c>
  50:	mov	r0, #10
  54:	bl	0 <putchar>
  58:	ldr	r4, [r8, #4]
  5c:	cmp	r4, #0
  60:	ble	b4 <imprimeArmazem+0xb4>
  64:	ldr	r6, [pc, #144]	; fc <imprimeArmazem+0xfc>
  68:	ldr	r7, [pc, #144]	; 100 <imprimeArmazem+0x100>
  6c:	ldr	r0, [pc, #144]	; 104 <imprimeArmazem+0x104>
  70:	bl	0 <printf>
  74:	cmp	r5, #0
  78:	subgt	fp, r9, #4
  7c:	movgt	sl, #0
  80:	ble	a4 <imprimeArmazem+0xa4>
  84:	ldr	r1, [fp, #4]!
  88:	mov	r0, r6
  8c:	cmp	r1, r4
  90:	movge	r0, r7
  94:	add	sl, sl, #1
  98:	bl	0 <printf>
  9c:	cmp	r5, sl
  a0:	bne	84 <imprimeArmazem+0x84>
  a4:	mov	r0, #10
  a8:	bl	0 <putchar>
  ac:	subs	r4, r4, #1
  b0:	bne	6c <imprimeArmazem+0x6c>
  b4:	ldr	r0, [pc, #76]	; 108 <imprimeArmazem+0x108>
  b8:	bl	0 <printf>
  bc:	ldr	r3, [r8]
  c0:	cmp	r3, #0
  c4:	movgt	r4, #0
  c8:	ldrgt	r5, [pc, #60]	; 10c <imprimeArmazem+0x10c>
  cc:	ble	e8 <imprimeArmazem+0xe8>
  d0:	mov	r0, r5
  d4:	bl	0 <printf>
  d8:	ldr	r3, [r8]
  dc:	add	r4, r4, #1
  e0:	cmp	r3, r4
  e4:	bgt	d0 <imprimeArmazem+0xd0>
  e8:	ldr	r0, [pc, #32]	; 110 <imprimeArmazem+0x110>
  ec:	bl	0 <puts>
  f0:	mov	r0, r9
  f4:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  f8:	b	0 <free>
  fc:	.word	0x00000010
 100:	.word	0x00000008
 104:	.word	0x00000004
 108:	.word	0x00000000
 10c:	.word	0x0000001c
 110:	.word	0x00000018

Disassembly of section .text.startup:

00000000 <main>:
   0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4:	mov	r1, #3
   8:	sub	sp, sp, #28
   c:	mov	r0, #4
  10:	bl	0 <armazem_novo>
  14:	mov	r7, r0
  18:	ldr	r0, [pc, #1004]	; 40c <main+0x40c>
  1c:	bl	0 <puts>
  20:	vldr	s0, [pc, #948]	; 3dc <main+0x3dc>
  24:	ldr	r0, [pc, #996]	; 410 <main+0x410>
  28:	bl	0 <contentor_novo>
  2c:	vldr	s0, [pc, #940]	; 3e0 <main+0x3e0>
  30:	mov	fp, r0
  34:	ldr	r0, [pc, #984]	; 414 <main+0x414>
  38:	bl	0 <contentor_novo>
  3c:	vldr	s0, [pc, #928]	; 3e4 <main+0x3e4>
  40:	mov	sl, r0
  44:	ldr	r0, [pc, #972]	; 418 <main+0x418>
  48:	bl	0 <contentor_novo>
  4c:	vldr	s0, [pc, #916]	; 3e8 <main+0x3e8>
  50:	mov	r4, r0
  54:	ldr	r0, [pc, #960]	; 41c <main+0x41c>
  58:	bl	0 <contentor_novo>
  5c:	vldr	s0, [pc, #904]	; 3ec <main+0x3ec>
  60:	mov	r9, r0
  64:	ldr	r0, [pc, #948]	; 420 <main+0x420>
  68:	bl	0 <contentor_novo>
  6c:	vldr	s0, [pc, #892]	; 3f0 <main+0x3f0>
  70:	mov	r8, r0
  74:	ldr	r0, [pc, #936]	; 424 <main+0x424>
  78:	bl	0 <contentor_novo>
  7c:	vldr	s0, [pc, #880]	; 3f4 <main+0x3f4>
  80:	str	r0, [sp]
  84:	ldr	r0, [pc, #924]	; 428 <main+0x428>
  88:	bl	0 <contentor_novo>
  8c:	vldr	s0, [pc, #868]	; 3f8 <main+0x3f8>
  90:	mov	r6, r0
  94:	ldr	r0, [pc, #912]	; 42c <main+0x42c>
  98:	bl	0 <contentor_novo>
  9c:	vldr	s0, [pc, #840]	; 3ec <main+0x3ec>
  a0:	str	r0, [sp, #4]
  a4:	ldr	r0, [pc, #900]	; 430 <main+0x430>
  a8:	bl	0 <contentor_novo>
  ac:	vldr	s0, [pc, #840]	; 3fc <main+0x3fc>
  b0:	str	r0, [sp, #8]
  b4:	ldr	r0, [pc, #888]	; 434 <main+0x434>
  b8:	bl	0 <contentor_novo>
  bc:	vldr	s0, [pc, #828]	; 400 <main+0x400>
  c0:	str	r0, [sp, #12]
  c4:	ldr	r0, [pc, #876]	; 438 <main+0x438>
  c8:	bl	0 <contentor_novo>
  cc:	vldr	s0, [pc, #816]	; 404 <main+0x404>
  d0:	str	r0, [sp, #16]
  d4:	ldr	r0, [pc, #864]	; 43c <main+0x43c>
  d8:	bl	0 <contentor_novo>
  dc:	vldr	s0, [pc, #804]	; 408 <main+0x408>
  e0:	mov	r5, r0
  e4:	ldr	r0, [pc, #852]	; 440 <main+0x440>
  e8:	bl	0 <contentor_novo>
  ec:	str	r0, [sp, #20]
  f0:	ldr	r0, [pc, #844]	; 444 <main+0x444>
  f4:	bl	0 <puts>
  f8:	mov	r0, r7
  fc:	bl	0 <main>
 100:	ldr	r0, [pc, #832]	; 448 <main+0x448>
 104:	bl	0 <puts>
 108:	mov	r1, fp
 10c:	mov	r0, r7
 110:	bl	0 <armazenar_contentor>
 114:	cmp	r0, #0
 118:	bne	2f8 <main+0x2f8>
 11c:	mov	r1, sl
 120:	mov	r0, r7
 124:	bl	0 <armazenar_contentor>
 128:	cmp	r0, #0
 12c:	bne	3cc <main+0x3cc>
 130:	mov	r1, r4
 134:	mov	r0, r7
 138:	bl	0 <armazenar_contentor>
 13c:	cmp	r0, #0
 140:	bne	3bc <main+0x3bc>
 144:	mov	r1, r9
 148:	mov	r0, r7
 14c:	bl	0 <armazenar_contentor>
 150:	cmp	r0, #0
 154:	bne	3ac <main+0x3ac>
 158:	ldr	r0, [pc, #748]	; 44c <main+0x44c>
 15c:	bl	0 <puts>
 160:	mov	r0, r7
 164:	bl	0 <main>
 168:	ldr	r0, [pc, #736]	; 450 <main+0x450>
 16c:	bl	0 <puts>
 170:	mov	r1, r8
 174:	mov	r0, r7
 178:	bl	0 <armazenar_contentor>
 17c:	cmp	r0, #0
 180:	bne	39c <main+0x39c>
 184:	ldr	r1, [sp]
 188:	mov	r0, r7
 18c:	bl	0 <armazenar_contentor>
 190:	cmp	r0, #0
 194:	bne	388 <main+0x388>
 198:	mov	r1, r6
 19c:	mov	r0, r7
 1a0:	bl	0 <armazenar_contentor>
 1a4:	cmp	r0, #0
 1a8:	bne	378 <main+0x378>
 1ac:	ldr	r1, [sp, #4]
 1b0:	mov	r0, r7
 1b4:	bl	0 <armazenar_contentor>
 1b8:	cmp	r0, #0
 1bc:	bne	364 <main+0x364>
 1c0:	ldr	r1, [sp, #8]
 1c4:	mov	r0, r7
 1c8:	bl	0 <armazenar_contentor>
 1cc:	cmp	r0, #0
 1d0:	bne	350 <main+0x350>
 1d4:	ldr	r1, [sp, #12]
 1d8:	mov	r0, r7
 1dc:	bl	0 <armazenar_contentor>
 1e0:	cmp	r0, #0
 1e4:	bne	33c <main+0x33c>
 1e8:	ldr	r1, [sp, #16]
 1ec:	mov	r0, r7
 1f0:	bl	0 <armazenar_contentor>
 1f4:	cmp	r0, #0
 1f8:	bne	328 <main+0x328>
 1fc:	mov	r1, r5
 200:	mov	r0, r7
 204:	bl	0 <armazenar_contentor>
 208:	cmp	r0, #0
 20c:	bne	318 <main+0x318>
 210:	ldr	r0, [pc, #572]	; 454 <main+0x454>
 214:	bl	0 <puts>
 218:	mov	r0, r7
 21c:	bl	0 <main>
 220:	mov	r0, r7
 224:	bl	0 <armazem_cheio>
 228:	cmp	r0, #0
 22c:	ldrne	r0, [pc, #548]	; 458 <main+0x458>
 230:	ldreq	r0, [pc, #548]	; 45c <main+0x45c>
 234:	bl	0 <puts>
 238:	ldr	r1, [sp, #20]
 23c:	mov	r0, r7
 240:	bl	0 <armazenar_contentor>
 244:	cmp	r0, #0
 248:	bne	308 <main+0x308>
 24c:	ldr	r0, [pc, #524]	; 460 <main+0x460>
 250:	bl	0 <puts>
 254:	ldr	r6, [pc, #520]	; 464 <main+0x464>
 258:	mov	r4, #8
 25c:	mov	r0, r7
 260:	bl	0 <expedir_contentor>
 264:	mov	r5, r0
 268:	mov	r0, r6
 26c:	bl	0 <puts>
 270:	mov	r0, r5
 274:	bl	0 <contentor_imprime>
 278:	subs	r4, r4, #1
 27c:	bne	25c <main+0x25c>
 280:	ldr	r0, [pc, #480]	; 468 <main+0x468>
 284:	bl	0 <puts>
 288:	mov	r0, r7
 28c:	bl	0 <main>
 290:	ldr	r0, [pc, #468]	; 46c <main+0x46c>
 294:	bl	0 <puts>
 298:	ldr	r6, [pc, #452]	; 464 <main+0x464>
 29c:	mov	r4, #4
 2a0:	mov	r0, r7
 2a4:	bl	0 <expedir_contentor>
 2a8:	mov	r5, r0
 2ac:	mov	r0, r6
 2b0:	bl	0 <puts>
 2b4:	mov	r0, r5
 2b8:	bl	0 <contentor_imprime>
 2bc:	subs	r4, r4, #1
 2c0:	bne	2a0 <main+0x2a0>
 2c4:	ldr	r0, [pc, #420]	; 470 <main+0x470>
 2c8:	bl	0 <puts>
 2cc:	mov	r0, r7
 2d0:	bl	0 <main>
 2d4:	mov	r0, r7
 2d8:	bl	0 <armazem_vazio>
 2dc:	cmp	r0, #0
 2e0:	ldrne	r0, [pc, #396]	; 474 <main+0x474>
 2e4:	ldreq	r0, [pc, #396]	; 478 <main+0x478>
 2e8:	bl	0 <puts>
 2ec:	mov	r0, #0
 2f0:	add	sp, sp, #28
 2f4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
 2f8:	ldr	r1, [fp]
 2fc:	ldr	r0, [pc, #376]	; 47c <main+0x47c>
 300:	bl	0 <printf>
 304:	b	11c <main+0x11c>
 308:	ldr	r1, [r4]
 30c:	ldr	r0, [pc, #364]	; 480 <main+0x480>
 310:	bl	0 <printf>
 314:	b	24c <main+0x24c>
 318:	ldr	r1, [r5]
 31c:	ldr	r0, [pc, #344]	; 47c <main+0x47c>
 320:	bl	0 <printf>
 324:	b	210 <main+0x210>
 328:	ldr	r3, [sp, #16]
 32c:	ldr	r0, [pc, #328]	; 47c <main+0x47c>
 330:	ldr	r1, [r3]
 334:	bl	0 <printf>
 338:	b	1fc <main+0x1fc>
 33c:	ldr	r3, [sp, #12]
 340:	ldr	r0, [pc, #308]	; 47c <main+0x47c>
 344:	ldr	r1, [r3]
 348:	bl	0 <printf>
 34c:	b	1e8 <main+0x1e8>
 350:	ldr	r3, [sp, #8]
 354:	ldr	r0, [pc, #288]	; 47c <main+0x47c>
 358:	ldr	r1, [r3]
 35c:	bl	0 <printf>
 360:	b	1d4 <main+0x1d4>
 364:	ldr	r3, [sp, #4]
 368:	ldr	r0, [pc, #268]	; 47c <main+0x47c>
 36c:	ldr	r1, [r3]
 370:	bl	0 <printf>
 374:	b	1c0 <main+0x1c0>
 378:	ldr	r1, [r6]
 37c:	ldr	r0, [pc, #248]	; 47c <main+0x47c>
 380:	bl	0 <printf>
 384:	b	1ac <main+0x1ac>
 388:	ldr	r3, [sp]
 38c:	ldr	r0, [pc, #232]	; 47c <main+0x47c>
 390:	ldr	r1, [r3]
 394:	bl	0 <printf>
 398:	b	198 <main+0x198>
 39c:	ldr	r1, [r8]
 3a0:	ldr	r0, [pc, #212]	; 47c <main+0x47c>
 3a4:	bl	0 <printf>
 3a8:	b	184 <main+0x184>
 3ac:	ldr	r1, [r9]
 3b0:	ldr	r0, [pc, #196]	; 47c <main+0x47c>
 3b4:	bl	0 <printf>
 3b8:	b	158 <main+0x158>
 3bc:	ldr	r1, [r4]
 3c0:	ldr	r0, [pc, #180]	; 47c <main+0x47c>
 3c4:	bl	0 <printf>
 3c8:	b	144 <main+0x144>
 3cc:	ldr	r1, [sl]
 3d0:	ldr	r0, [pc, #164]	; 47c <main+0x47c>
 3d4:	bl	0 <printf>
 3d8:	b	130 <main+0x130>
 3dc:	.word	0x43660000
 3e0:	.word	0x437a0000
 3e4:	.word	0x44048000
 3e8:	.word	0x44318000
 3ec:	.word	0x43be0000
 3f0:	.word	0x43c30000
 3f4:	.word	0x42c80000
 3f8:	.word	0x42a00000
 3fc:	.word	0x43160000
 400:	.word	0x43870000
 404:	.word	0x43d70000
 408:	.word	0x43480000
 40c:	.word	0x00000024
 410:	.word	0x00000038
 414:	.word	0x00000040
 418:	.word	0x00000044
 41c:	.word	0x0000004c
 420:	.word	0x00000054
 424:	.word	0x0000005c
 428:	.word	0x00000064
 42c:	.word	0x00000070
 430:	.word	0x00000078
 434:	.word	0x00000084
 438:	.word	0x0000008c
 43c:	.word	0x00000098
 440:	.word	0x000000a0
 444:	.word	0x000000a8
 448:	.word	0x000000c4
 44c:	.word	0x00000110
 450:	.word	0x0000012c
 454:	.word	0x00000150
 458:	.word	0x0000016c
 45c:	.word	0x0000017c
 460:	.word	0x000001f0
 464:	.word	0x00000214
 468:	.word	0x00000234
 46c:	.word	0x00000250
 470:	.word	0x00000274
 474:	.word	0x00000290
 478:	.word	0x000002a0
 47c:	.word	0x000000e8
 480:	.word	0x000001a4
