

================================================================
== Vitis HLS Report for 'avg'
================================================================
* Date:           Sun Jun  9 03:51:14 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        m42
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.909 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   819202|   819202|  8.192 ms|  8.192 ms|  819203|  819203|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+--------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+--------+----------+
        |- ROW_COL  |   819200|   819200|         3|          2|          1|  409600|       yes|
        +-----------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.90>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%c = alloca i32 1"   --->   Operation 6 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%r = alloca i32 1"   --->   Operation 7 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_3"   --->   Operation 9 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %din, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %din"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %dout, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %dout"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_2, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln22 = store i19 0, i19 %indvar_flatten" [../src/window_2d_poor_arch.cpp:22]   --->   Operation 16 'store' 'store_ln22' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%store_ln22 = store i10 0, i10 %r" [../src/window_2d_poor_arch.cpp:22]   --->   Operation 17 'store' 'store_ln22' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln22 = store i10 0, i10 %c" [../src/window_2d_poor_arch.cpp:22]   --->   Operation 18 'store' 'store_ln22' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln22 = br void %_ZmlILi3ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0ELi8ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit" [../src/window_2d_poor_arch.cpp:22]   --->   Operation 19 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%r_1 = load i10 %r"   --->   Operation 20 'load' 'r_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i19 %indvar_flatten" [../src/window_2d_poor_arch.cpp:22]   --->   Operation 21 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i10 %r_1" [../src/window_2d_poor_arch.cpp:22]   --->   Operation 22 'zext' 'zext_ln22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.78ns)   --->   "%empty = add i11 %zext_ln22, i11 2047" [../src/window_2d_poor_arch.cpp:22]   --->   Operation 23 'add' 'empty' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.78ns)   --->   "%indvars_iv_next175 = add i10 %r_1, i10 1"   --->   Operation 24 'add' 'indvars_iv_next175' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %empty, i32 10" [../src/window_2d_poor_arch.cpp:7]   --->   Operation 25 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.78ns)   --->   "%add_ln7 = add i10 %r_1, i10 1023" [../src/window_2d_poor_arch.cpp:7]   --->   Operation 26 'add' 'add_ln7' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.40ns)   --->   "%tmp = select i1 %tmp_5, i10 0, i10 %add_ln7" [../src/window_2d_poor_arch.cpp:7]   --->   Operation 27 'select' 'tmp' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.91ns)   --->   "%icmp_ln9 = icmp_ugt  i10 %indvars_iv_next175, i10 639" [../src/window_2d_poor_arch.cpp:9]   --->   Operation 28 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.40ns)   --->   "%tmp_6 = select i1 %icmp_ln9, i10 639, i10 %indvars_iv_next175" [../src/window_2d_poor_arch.cpp:9]   --->   Operation 29 'select' 'tmp_6' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.08ns)   --->   "%icmp_ln22 = icmp_eq  i19 %indvar_flatten_load, i19 409600" [../src/window_2d_poor_arch.cpp:22]   --->   Operation 30 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.88ns)   --->   "%add_ln22 = add i19 %indvar_flatten_load, i19 1" [../src/window_2d_poor_arch.cpp:22]   --->   Operation 31 'add' 'add_ln22' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22, void %.split, void" [../src/window_2d_poor_arch.cpp:22]   --->   Operation 32 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%c_load = load i10 %c" [../src/window_2d_poor_arch.cpp:24]   --->   Operation 33 'load' 'c_load' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.91ns)   --->   "%icmp_ln24 = icmp_eq  i10 %c_load, i10 640" [../src/window_2d_poor_arch.cpp:24]   --->   Operation 34 'icmp' 'icmp_ln24' <Predicate = (!icmp_ln22)> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.40ns)   --->   "%select_ln22 = select i1 %icmp_ln24, i10 0, i10 %c_load" [../src/window_2d_poor_arch.cpp:22]   --->   Operation 35 'select' 'select_ln22' <Predicate = (!icmp_ln22)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.40ns)   --->   "%select_ln22_1 = select i1 %icmp_ln24, i10 %indvars_iv_next175, i10 %r_1" [../src/window_2d_poor_arch.cpp:22]   --->   Operation 36 'select' 'select_ln22_1' <Predicate = (!icmp_ln22)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i10.i9, i10 %select_ln22_1, i9 0"   --->   Operation 37 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i10.i7, i10 %select_ln22_1, i7 0"   --->   Operation 38 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln455 = zext i17 %tmp_3"   --->   Operation 39 'zext' 'zext_ln455' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln455 = add i19 %tmp_2, i19 %zext_ln455"   --->   Operation 40 'add' 'add_ln455' <Predicate = (!icmp_ln22)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln22_1 = zext i10 %indvars_iv_next175" [../src/window_2d_poor_arch.cpp:22]   --->   Operation 41 'zext' 'zext_ln22_1' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.78ns)   --->   "%p_mid1 = add i11 %zext_ln22_1, i11 2047" [../src/window_2d_poor_arch.cpp:22]   --->   Operation 42 'add' 'p_mid1' <Predicate = (!icmp_ln22)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.78ns)   --->   "%indvars_iv_next175_mid1 = add i10 %r_1, i10 2"   --->   Operation 43 'add' 'indvars_iv_next175_mid1' <Predicate = (!icmp_ln22)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node select_ln22_2)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %p_mid1, i32 10" [../src/window_2d_poor_arch.cpp:7]   --->   Operation 44 'bitselect' 'tmp_7' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node select_ln22_2)   --->   "%select_ln7 = select i1 %tmp_7, i10 0, i10 %r_1" [../src/window_2d_poor_arch.cpp:7]   --->   Operation 45 'select' 'select_ln7' <Predicate = (!icmp_ln22)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.40ns) (out node of the LUT)   --->   "%select_ln22_2 = select i1 %icmp_ln24, i10 %select_ln7, i10 %tmp" [../src/window_2d_poor_arch.cpp:22]   --->   Operation 46 'select' 'select_ln22_2' <Predicate = (!icmp_ln22)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i10.i9, i10 %select_ln22_2, i9 0"   --->   Operation 47 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i10.i7, i10 %select_ln22_2, i7 0"   --->   Operation 48 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln455_1 = zext i17 %tmp_8"   --->   Operation 49 'zext' 'zext_ln455_1' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln455_1 = add i19 %tmp_4, i19 %zext_ln455_1"   --->   Operation 50 'add' 'add_ln455_1' <Predicate = (!icmp_ln22)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 51 [1/1] (0.91ns)   --->   "%icmp_ln9_1 = icmp_ugt  i10 %indvars_iv_next175_mid1, i10 639" [../src/window_2d_poor_arch.cpp:9]   --->   Operation 51 'icmp' 'icmp_ln9_1' <Predicate = (!icmp_ln22)> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node select_ln22_3)   --->   "%select_ln9 = select i1 %icmp_ln9_1, i10 639, i10 %indvars_iv_next175_mid1" [../src/window_2d_poor_arch.cpp:9]   --->   Operation 52 'select' 'select_ln9' <Predicate = (!icmp_ln22)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.40ns) (out node of the LUT)   --->   "%select_ln22_3 = select i1 %icmp_ln24, i10 %select_ln9, i10 %tmp_6" [../src/window_2d_poor_arch.cpp:22]   --->   Operation 53 'select' 'select_ln22_3' <Predicate = (!icmp_ln22)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i10.i9, i10 %select_ln22_3, i9 0"   --->   Operation 54 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i10.i7, i10 %select_ln22_3, i7 0"   --->   Operation 55 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln455_2 = zext i17 %tmp_s"   --->   Operation 56 'zext' 'zext_ln455_2' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln455_2 = add i19 %tmp_9, i19 %zext_ln455_2"   --->   Operation 57 'add' 'add_ln455_2' <Predicate = (!icmp_ln22)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln455_3 = zext i10 %select_ln22"   --->   Operation 58 'zext' 'zext_ln455_3' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln455_3 = add i19 %add_ln455_1, i19 %zext_ln455_3"   --->   Operation 59 'add' 'add_ln455_3' <Predicate = (!icmp_ln22)> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln455_4 = zext i19 %add_ln455_3"   --->   Operation 60 'zext' 'zext_ln455_4' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%din_addr = getelementptr i8 %din, i64 0, i64 %zext_ln455_4"   --->   Operation 61 'getelementptr' 'din_addr' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln455_4 = add i19 %add_ln455, i19 %zext_ln455_3"   --->   Operation 62 'add' 'add_ln455_4' <Predicate = (!icmp_ln22)> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln455_5 = zext i19 %add_ln455_4"   --->   Operation 63 'zext' 'zext_ln455_5' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%din_addr_1 = getelementptr i8 %din, i64 0, i64 %zext_ln455_5"   --->   Operation 64 'getelementptr' 'din_addr_1' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln455_5 = add i19 %add_ln455_2, i19 %zext_ln455_3"   --->   Operation 65 'add' 'add_ln455_5' <Predicate = (!icmp_ln22)> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 66 [2/2] (1.23ns)   --->   "%tmp_13 = load i19 %din_addr"   --->   Operation 66 'load' 'tmp_13' <Predicate = (!icmp_ln22)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 409600> <RAM>
ST_1 : Operation 67 [2/2] (1.23ns)   --->   "%tmp_14 = load i19 %din_addr_1"   --->   Operation 67 'load' 'tmp_14' <Predicate = (!icmp_ln22)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 409600> <RAM>
ST_1 : Operation 68 [1/1] (0.78ns)   --->   "%add_ln24 = add i10 %select_ln22, i10 1" [../src/window_2d_poor_arch.cpp:24]   --->   Operation 68 'add' 'add_ln24' <Predicate = (!icmp_ln22)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.42ns)   --->   "%store_ln22 = store i19 %add_ln22, i19 %indvar_flatten" [../src/window_2d_poor_arch.cpp:22]   --->   Operation 69 'store' 'store_ln22' <Predicate = (!icmp_ln22)> <Delay = 0.42>
ST_1 : Operation 70 [1/1] (0.42ns)   --->   "%store_ln22 = store i10 %select_ln22_1, i10 %r" [../src/window_2d_poor_arch.cpp:22]   --->   Operation 70 'store' 'store_ln22' <Predicate = (!icmp_ln22)> <Delay = 0.42>
ST_1 : Operation 71 [1/1] (0.42ns)   --->   "%store_ln24 = store i10 %add_ln24, i10 %c" [../src/window_2d_poor_arch.cpp:24]   --->   Operation 71 'store' 'store_ln24' <Predicate = (!icmp_ln22)> <Delay = 0.42>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%ret_ln30 = ret" [../src/window_2d_poor_arch.cpp:30]   --->   Operation 92 'ret' 'ret_ln30' <Predicate = (icmp_ln22)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln455_6 = zext i19 %add_ln455_5"   --->   Operation 72 'zext' 'zext_ln455_6' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%din_addr_2 = getelementptr i8 %din, i64 0, i64 %zext_ln455_6"   --->   Operation 73 'getelementptr' 'din_addr_2' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 74 [1/2] (1.23ns)   --->   "%tmp_13 = load i19 %din_addr"   --->   Operation 74 'load' 'tmp_13' <Predicate = (!icmp_ln22)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 409600> <RAM>
ST_2 : Operation 75 [1/2] (1.23ns)   --->   "%tmp_14 = load i19 %din_addr_1"   --->   Operation 75 'load' 'tmp_14' <Predicate = (!icmp_ln22)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 409600> <RAM>
ST_2 : Operation 76 [2/2] (1.23ns)   --->   "%tmp_15 = load i19 %din_addr_2"   --->   Operation 76 'load' 'tmp_15' <Predicate = (!icmp_ln22)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 409600> <RAM>

State 3 <SV = 2> <Delay = 3.43>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @ROW_COL_str"   --->   Operation 77 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%empty_11 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 409600, i64 409600, i64 409600"   --->   Operation 78 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%dout_addr = getelementptr i8 %dout, i64 0, i64 %zext_ln455_5" [../src/window_2d_poor_arch.cpp:27]   --->   Operation 79 'getelementptr' 'dout_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%specpipeline_ln24 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [../src/window_2d_poor_arch.cpp:24]   --->   Operation 80 'specpipeline' 'specpipeline_ln24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [../src/window_2d_poor_arch.cpp:24]   --->   Operation 81 'specloopname' 'specloopname_ln24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%r_V = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_14, i1 0"   --->   Operation 82 'bitconcatenate' 'r_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln1245 = zext i8 %tmp_13"   --->   Operation 83 'zext' 'zext_ln1245' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln1245_1 = zext i9 %r_V"   --->   Operation 84 'zext' 'zext_ln1245_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V = add i10 %zext_ln1245_1, i10 %zext_ln1245"   --->   Operation 85 'add' 'ret_V' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 86 [1/2] (1.23ns)   --->   "%tmp_15 = load i19 %din_addr_2"   --->   Operation 86 'load' 'tmp_15' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 409600> <RAM>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln1245_2 = zext i8 %tmp_15"   --->   Operation 87 'zext' 'zext_ln1245_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%ret_V_1 = add i10 %ret_V, i10 %zext_ln1245_2"   --->   Operation 88 'add' 'ret_V_1' <Predicate = true> <Delay = 0.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %ret_V_1, i32 2, i32 9"   --->   Operation 89 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (1.23ns)   --->   "%store_ln27 = store i8 %trunc_ln, i19 %dout_addr" [../src/window_2d_poor_arch.cpp:27]   --->   Operation 90 'store' 'store_ln27' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 409600> <RAM>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZmlILi3ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0ELi8ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit"   --->   Operation 91 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_chain:ce=0
Port [ din]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=bram:ce=0
Port [ dout]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=bram:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
c                       (alloca           ) [ 0100]
r                       (alloca           ) [ 0100]
indvar_flatten          (alloca           ) [ 0100]
spectopmodule_ln0       (spectopmodule    ) [ 0000]
specinterface_ln0       (specinterface    ) [ 0000]
specinterface_ln0       (specinterface    ) [ 0000]
specbitsmap_ln0         (specbitsmap      ) [ 0000]
specinterface_ln0       (specinterface    ) [ 0000]
specbitsmap_ln0         (specbitsmap      ) [ 0000]
specinterface_ln0       (specinterface    ) [ 0000]
store_ln22              (store            ) [ 0000]
store_ln22              (store            ) [ 0000]
store_ln22              (store            ) [ 0000]
br_ln22                 (br               ) [ 0000]
r_1                     (load             ) [ 0000]
indvar_flatten_load     (load             ) [ 0000]
zext_ln22               (zext             ) [ 0000]
empty                   (add              ) [ 0000]
indvars_iv_next175      (add              ) [ 0000]
tmp_5                   (bitselect        ) [ 0000]
add_ln7                 (add              ) [ 0000]
tmp                     (select           ) [ 0000]
icmp_ln9                (icmp             ) [ 0000]
tmp_6                   (select           ) [ 0000]
icmp_ln22               (icmp             ) [ 0110]
add_ln22                (add              ) [ 0000]
br_ln22                 (br               ) [ 0000]
c_load                  (load             ) [ 0000]
icmp_ln24               (icmp             ) [ 0000]
select_ln22             (select           ) [ 0000]
select_ln22_1           (select           ) [ 0000]
tmp_2                   (bitconcatenate   ) [ 0000]
tmp_3                   (bitconcatenate   ) [ 0000]
zext_ln455              (zext             ) [ 0000]
add_ln455               (add              ) [ 0000]
zext_ln22_1             (zext             ) [ 0000]
p_mid1                  (add              ) [ 0000]
indvars_iv_next175_mid1 (add              ) [ 0000]
tmp_7                   (bitselect        ) [ 0000]
select_ln7              (select           ) [ 0000]
select_ln22_2           (select           ) [ 0000]
tmp_4                   (bitconcatenate   ) [ 0000]
tmp_8                   (bitconcatenate   ) [ 0000]
zext_ln455_1            (zext             ) [ 0000]
add_ln455_1             (add              ) [ 0000]
icmp_ln9_1              (icmp             ) [ 0000]
select_ln9              (select           ) [ 0000]
select_ln22_3           (select           ) [ 0000]
tmp_9                   (bitconcatenate   ) [ 0000]
tmp_s                   (bitconcatenate   ) [ 0000]
zext_ln455_2            (zext             ) [ 0000]
add_ln455_2             (add              ) [ 0000]
zext_ln455_3            (zext             ) [ 0000]
add_ln455_3             (add              ) [ 0000]
zext_ln455_4            (zext             ) [ 0000]
din_addr                (getelementptr    ) [ 0010]
add_ln455_4             (add              ) [ 0000]
zext_ln455_5            (zext             ) [ 0111]
din_addr_1              (getelementptr    ) [ 0010]
add_ln455_5             (add              ) [ 0010]
add_ln24                (add              ) [ 0000]
store_ln22              (store            ) [ 0000]
store_ln22              (store            ) [ 0000]
store_ln24              (store            ) [ 0000]
zext_ln455_6            (zext             ) [ 0000]
din_addr_2              (getelementptr    ) [ 0101]
tmp_13                  (load             ) [ 0101]
tmp_14                  (load             ) [ 0101]
specloopname_ln0        (specloopname     ) [ 0000]
empty_11                (speclooptripcount) [ 0000]
dout_addr               (getelementptr    ) [ 0000]
specpipeline_ln24       (specpipeline     ) [ 0000]
specloopname_ln24       (specloopname     ) [ 0000]
r_V                     (bitconcatenate   ) [ 0000]
zext_ln1245             (zext             ) [ 0000]
zext_ln1245_1           (zext             ) [ 0000]
ret_V                   (add              ) [ 0000]
tmp_15                  (load             ) [ 0000]
zext_ln1245_2           (zext             ) [ 0000]
ret_V_1                 (add              ) [ 0000]
trunc_ln                (partselect       ) [ 0000]
store_ln27              (store            ) [ 0000]
br_ln0                  (br               ) [ 0000]
ret_ln30                (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="din">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dout">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dout"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i10.i9"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i10.i7"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ROW_COL_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="c_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="r_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="indvar_flatten_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="din_addr_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="19" slack="0"/>
<pin id="100" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="din_addr/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="din_addr_1_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="8" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="19" slack="0"/>
<pin id="107" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="din_addr_1/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_access_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="19" slack="0"/>
<pin id="112" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="113" dir="0" index="2" bw="0" slack="0"/>
<pin id="115" dir="0" index="4" bw="19" slack="2147483647"/>
<pin id="116" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="117" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="3" bw="8" slack="0"/>
<pin id="118" dir="1" index="7" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_13/1 tmp_14/1 tmp_15/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="din_addr_2_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="8" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="19" slack="0"/>
<pin id="125" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="din_addr_2/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="dout_addr_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="8" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="19" slack="2"/>
<pin id="133" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dout_addr/3 "/>
</bind>
</comp>

<comp id="136" class="1004" name="store_ln27_access_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="19" slack="0"/>
<pin id="138" dir="0" index="1" bw="8" slack="0"/>
<pin id="139" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/3 "/>
</bind>
</comp>

<comp id="142" class="1004" name="store_ln22_store_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="19" slack="0"/>
<pin id="145" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="store_ln22_store_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="0"/>
<pin id="149" dir="0" index="1" bw="10" slack="0"/>
<pin id="150" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="store_ln22_store_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="10" slack="0"/>
<pin id="155" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="r_1_load_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="10" slack="0"/>
<pin id="159" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_1/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="indvar_flatten_load_load_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="19" slack="0"/>
<pin id="162" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="zext_ln22_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="10" slack="0"/>
<pin id="165" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="empty_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="10" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="indvars_iv_next175_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="10" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next175/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="tmp_5_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="0"/>
<pin id="181" dir="0" index="1" bw="11" slack="0"/>
<pin id="182" dir="0" index="2" bw="5" slack="0"/>
<pin id="183" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="add_ln7_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="10" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln7/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="tmp_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="10" slack="0"/>
<pin id="197" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="icmp_ln9_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="10" slack="0"/>
<pin id="203" dir="0" index="1" bw="10" slack="0"/>
<pin id="204" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="tmp_6_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="10" slack="0"/>
<pin id="210" dir="0" index="2" bw="10" slack="0"/>
<pin id="211" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="icmp_ln22_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="19" slack="0"/>
<pin id="217" dir="0" index="1" bw="18" slack="0"/>
<pin id="218" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="add_ln22_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="19" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="c_load_load_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="10" slack="0"/>
<pin id="229" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="icmp_ln24_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="10" slack="0"/>
<pin id="232" dir="0" index="1" bw="10" slack="0"/>
<pin id="233" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="select_ln22_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="0" index="2" bw="10" slack="0"/>
<pin id="240" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln22/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="select_ln22_1_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="10" slack="0"/>
<pin id="247" dir="0" index="2" bw="10" slack="0"/>
<pin id="248" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln22_1/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="tmp_2_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="19" slack="0"/>
<pin id="254" dir="0" index="1" bw="10" slack="0"/>
<pin id="255" dir="0" index="2" bw="1" slack="0"/>
<pin id="256" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="tmp_3_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="17" slack="0"/>
<pin id="262" dir="0" index="1" bw="10" slack="0"/>
<pin id="263" dir="0" index="2" bw="1" slack="0"/>
<pin id="264" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="zext_ln455_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="17" slack="0"/>
<pin id="270" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln455/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="add_ln455_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="19" slack="0"/>
<pin id="274" dir="0" index="1" bw="17" slack="0"/>
<pin id="275" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln455/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="zext_ln22_1_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="10" slack="0"/>
<pin id="280" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22_1/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="p_mid1_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="10" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_mid1/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="indvars_iv_next175_mid1_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="10" slack="0"/>
<pin id="290" dir="0" index="1" bw="3" slack="0"/>
<pin id="291" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next175_mid1/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="tmp_7_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="0" index="1" bw="11" slack="0"/>
<pin id="297" dir="0" index="2" bw="5" slack="0"/>
<pin id="298" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="select_ln7_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="0" index="2" bw="10" slack="0"/>
<pin id="306" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln7/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="select_ln22_2_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="0" index="1" bw="10" slack="0"/>
<pin id="313" dir="0" index="2" bw="10" slack="0"/>
<pin id="314" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln22_2/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_4_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="19" slack="0"/>
<pin id="320" dir="0" index="1" bw="10" slack="0"/>
<pin id="321" dir="0" index="2" bw="1" slack="0"/>
<pin id="322" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp_8_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="17" slack="0"/>
<pin id="328" dir="0" index="1" bw="10" slack="0"/>
<pin id="329" dir="0" index="2" bw="1" slack="0"/>
<pin id="330" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="zext_ln455_1_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="17" slack="0"/>
<pin id="336" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln455_1/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="add_ln455_1_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="19" slack="0"/>
<pin id="340" dir="0" index="1" bw="17" slack="0"/>
<pin id="341" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln455_1/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="icmp_ln9_1_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="10" slack="0"/>
<pin id="346" dir="0" index="1" bw="10" slack="0"/>
<pin id="347" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9_1/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="select_ln9_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="0" index="1" bw="10" slack="0"/>
<pin id="353" dir="0" index="2" bw="10" slack="0"/>
<pin id="354" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln9/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="select_ln22_3_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="0"/>
<pin id="360" dir="0" index="1" bw="10" slack="0"/>
<pin id="361" dir="0" index="2" bw="10" slack="0"/>
<pin id="362" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln22_3/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="tmp_9_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="19" slack="0"/>
<pin id="368" dir="0" index="1" bw="10" slack="0"/>
<pin id="369" dir="0" index="2" bw="1" slack="0"/>
<pin id="370" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="tmp_s_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="17" slack="0"/>
<pin id="376" dir="0" index="1" bw="10" slack="0"/>
<pin id="377" dir="0" index="2" bw="1" slack="0"/>
<pin id="378" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="zext_ln455_2_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="17" slack="0"/>
<pin id="384" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln455_2/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="add_ln455_2_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="19" slack="0"/>
<pin id="388" dir="0" index="1" bw="17" slack="0"/>
<pin id="389" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln455_2/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="zext_ln455_3_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="10" slack="0"/>
<pin id="394" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln455_3/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="add_ln455_3_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="19" slack="0"/>
<pin id="398" dir="0" index="1" bw="10" slack="0"/>
<pin id="399" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln455_3/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="zext_ln455_4_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="19" slack="0"/>
<pin id="404" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln455_4/1 "/>
</bind>
</comp>

<comp id="407" class="1004" name="add_ln455_4_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="19" slack="0"/>
<pin id="409" dir="0" index="1" bw="10" slack="0"/>
<pin id="410" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln455_4/1 "/>
</bind>
</comp>

<comp id="413" class="1004" name="zext_ln455_5_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="19" slack="0"/>
<pin id="415" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln455_5/1 "/>
</bind>
</comp>

<comp id="418" class="1004" name="add_ln455_5_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="19" slack="0"/>
<pin id="420" dir="0" index="1" bw="10" slack="0"/>
<pin id="421" dir="1" index="2" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln455_5/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="add_ln24_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="10" slack="0"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="store_ln22_store_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="19" slack="0"/>
<pin id="432" dir="0" index="1" bw="19" slack="0"/>
<pin id="433" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/1 "/>
</bind>
</comp>

<comp id="435" class="1004" name="store_ln22_store_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="10" slack="0"/>
<pin id="437" dir="0" index="1" bw="10" slack="0"/>
<pin id="438" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/1 "/>
</bind>
</comp>

<comp id="440" class="1004" name="store_ln24_store_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="10" slack="0"/>
<pin id="442" dir="0" index="1" bw="10" slack="0"/>
<pin id="443" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/1 "/>
</bind>
</comp>

<comp id="445" class="1004" name="zext_ln455_6_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="19" slack="1"/>
<pin id="447" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln455_6/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="r_V_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="9" slack="0"/>
<pin id="451" dir="0" index="1" bw="8" slack="1"/>
<pin id="452" dir="0" index="2" bw="1" slack="0"/>
<pin id="453" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V/3 "/>
</bind>
</comp>

<comp id="456" class="1004" name="zext_ln1245_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="8" slack="1"/>
<pin id="458" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1245/3 "/>
</bind>
</comp>

<comp id="459" class="1004" name="zext_ln1245_1_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="9" slack="0"/>
<pin id="461" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1245_1/3 "/>
</bind>
</comp>

<comp id="463" class="1004" name="ret_V_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="9" slack="0"/>
<pin id="465" dir="0" index="1" bw="8" slack="0"/>
<pin id="466" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/3 "/>
</bind>
</comp>

<comp id="469" class="1004" name="zext_ln1245_2_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="8" slack="0"/>
<pin id="471" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1245_2/3 "/>
</bind>
</comp>

<comp id="473" class="1004" name="ret_V_1_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="10" slack="0"/>
<pin id="475" dir="0" index="1" bw="8" slack="0"/>
<pin id="476" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_1/3 "/>
</bind>
</comp>

<comp id="479" class="1004" name="trunc_ln_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="8" slack="0"/>
<pin id="481" dir="0" index="1" bw="10" slack="0"/>
<pin id="482" dir="0" index="2" bw="3" slack="0"/>
<pin id="483" dir="0" index="3" bw="5" slack="0"/>
<pin id="484" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/3 "/>
</bind>
</comp>

<comp id="490" class="1005" name="c_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="10" slack="0"/>
<pin id="492" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="497" class="1005" name="r_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="10" slack="0"/>
<pin id="499" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="504" class="1005" name="indvar_flatten_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="19" slack="0"/>
<pin id="506" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="511" class="1005" name="icmp_ln22_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="1"/>
<pin id="513" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln22 "/>
</bind>
</comp>

<comp id="515" class="1005" name="din_addr_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="19" slack="1"/>
<pin id="517" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="din_addr "/>
</bind>
</comp>

<comp id="520" class="1005" name="zext_ln455_5_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="64" slack="2"/>
<pin id="522" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln455_5 "/>
</bind>
</comp>

<comp id="525" class="1005" name="din_addr_1_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="19" slack="1"/>
<pin id="527" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="din_addr_1 "/>
</bind>
</comp>

<comp id="530" class="1005" name="add_ln455_5_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="19" slack="1"/>
<pin id="532" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="add_ln455_5 "/>
</bind>
</comp>

<comp id="535" class="1005" name="din_addr_2_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="19" slack="1"/>
<pin id="537" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="din_addr_2 "/>
</bind>
</comp>

<comp id="540" class="1005" name="tmp_13_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="8" slack="1"/>
<pin id="542" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="545" class="1005" name="tmp_14_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="8" slack="1"/>
<pin id="547" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="4" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="60" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="0" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="60" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="119"><net_src comp="96" pin="3"/><net_sink comp="110" pin=2"/></net>

<net id="120"><net_src comp="103" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="126"><net_src comp="0" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="60" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="128"><net_src comp="121" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="134"><net_src comp="2" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="60" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="129" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="146"><net_src comp="28" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="151"><net_src comp="30" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="156"><net_src comp="30" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="166"><net_src comp="157" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="171"><net_src comp="163" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="32" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="177"><net_src comp="157" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="34" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="184"><net_src comp="36" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="167" pin="2"/><net_sink comp="179" pin=1"/></net>

<net id="186"><net_src comp="38" pin="0"/><net_sink comp="179" pin=2"/></net>

<net id="191"><net_src comp="157" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="40" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="198"><net_src comp="179" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="30" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="200"><net_src comp="187" pin="2"/><net_sink comp="193" pin=2"/></net>

<net id="205"><net_src comp="173" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="42" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="212"><net_src comp="201" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="42" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="214"><net_src comp="173" pin="2"/><net_sink comp="207" pin=2"/></net>

<net id="219"><net_src comp="160" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="44" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="225"><net_src comp="160" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="46" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="234"><net_src comp="227" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="48" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="241"><net_src comp="230" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="30" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="243"><net_src comp="227" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="249"><net_src comp="230" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="173" pin="2"/><net_sink comp="244" pin=1"/></net>

<net id="251"><net_src comp="157" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="257"><net_src comp="50" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="244" pin="3"/><net_sink comp="252" pin=1"/></net>

<net id="259"><net_src comp="52" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="265"><net_src comp="54" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="244" pin="3"/><net_sink comp="260" pin=1"/></net>

<net id="267"><net_src comp="56" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="271"><net_src comp="260" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="276"><net_src comp="252" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="268" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="281"><net_src comp="173" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="286"><net_src comp="278" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="32" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="157" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="58" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="299"><net_src comp="36" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="282" pin="2"/><net_sink comp="294" pin=1"/></net>

<net id="301"><net_src comp="38" pin="0"/><net_sink comp="294" pin=2"/></net>

<net id="307"><net_src comp="294" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="308"><net_src comp="30" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="309"><net_src comp="157" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="315"><net_src comp="230" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="302" pin="3"/><net_sink comp="310" pin=1"/></net>

<net id="317"><net_src comp="193" pin="3"/><net_sink comp="310" pin=2"/></net>

<net id="323"><net_src comp="50" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="310" pin="3"/><net_sink comp="318" pin=1"/></net>

<net id="325"><net_src comp="52" pin="0"/><net_sink comp="318" pin=2"/></net>

<net id="331"><net_src comp="54" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="310" pin="3"/><net_sink comp="326" pin=1"/></net>

<net id="333"><net_src comp="56" pin="0"/><net_sink comp="326" pin=2"/></net>

<net id="337"><net_src comp="326" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="342"><net_src comp="318" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="334" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="288" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="42" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="355"><net_src comp="344" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="42" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="357"><net_src comp="288" pin="2"/><net_sink comp="350" pin=2"/></net>

<net id="363"><net_src comp="230" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="364"><net_src comp="350" pin="3"/><net_sink comp="358" pin=1"/></net>

<net id="365"><net_src comp="207" pin="3"/><net_sink comp="358" pin=2"/></net>

<net id="371"><net_src comp="50" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="372"><net_src comp="358" pin="3"/><net_sink comp="366" pin=1"/></net>

<net id="373"><net_src comp="52" pin="0"/><net_sink comp="366" pin=2"/></net>

<net id="379"><net_src comp="54" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="380"><net_src comp="358" pin="3"/><net_sink comp="374" pin=1"/></net>

<net id="381"><net_src comp="56" pin="0"/><net_sink comp="374" pin=2"/></net>

<net id="385"><net_src comp="374" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="390"><net_src comp="366" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="382" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="395"><net_src comp="236" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="400"><net_src comp="338" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="392" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="405"><net_src comp="396" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="411"><net_src comp="272" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="392" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="416"><net_src comp="407" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="422"><net_src comp="386" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="392" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="428"><net_src comp="236" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="34" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="434"><net_src comp="221" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="439"><net_src comp="244" pin="3"/><net_sink comp="435" pin=0"/></net>

<net id="444"><net_src comp="424" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="448"><net_src comp="445" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="454"><net_src comp="74" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="455"><net_src comp="76" pin="0"/><net_sink comp="449" pin=2"/></net>

<net id="462"><net_src comp="449" pin="3"/><net_sink comp="459" pin=0"/></net>

<net id="467"><net_src comp="459" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="456" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="472"><net_src comp="110" pin="3"/><net_sink comp="469" pin=0"/></net>

<net id="477"><net_src comp="463" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="469" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="485"><net_src comp="78" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="486"><net_src comp="473" pin="2"/><net_sink comp="479" pin=1"/></net>

<net id="487"><net_src comp="80" pin="0"/><net_sink comp="479" pin=2"/></net>

<net id="488"><net_src comp="82" pin="0"/><net_sink comp="479" pin=3"/></net>

<net id="489"><net_src comp="479" pin="4"/><net_sink comp="136" pin=1"/></net>

<net id="493"><net_src comp="84" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="495"><net_src comp="490" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="496"><net_src comp="490" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="500"><net_src comp="88" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="502"><net_src comp="497" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="503"><net_src comp="497" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="507"><net_src comp="92" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="509"><net_src comp="504" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="510"><net_src comp="504" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="514"><net_src comp="215" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="518"><net_src comp="96" pin="3"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="523"><net_src comp="413" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="528"><net_src comp="103" pin="3"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="533"><net_src comp="418" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="538"><net_src comp="121" pin="3"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="543"><net_src comp="110" pin="7"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="548"><net_src comp="110" pin="3"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="449" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dout | {3 }
 - Input state : 
	Port: avg : din | {1 2 3 }
  - Chain level:
	State 1
		store_ln22 : 1
		store_ln22 : 1
		store_ln22 : 1
		r_1 : 1
		indvar_flatten_load : 1
		zext_ln22 : 2
		empty : 3
		indvars_iv_next175 : 2
		tmp_5 : 4
		add_ln7 : 2
		tmp : 5
		icmp_ln9 : 3
		tmp_6 : 4
		icmp_ln22 : 2
		add_ln22 : 2
		br_ln22 : 3
		c_load : 1
		icmp_ln24 : 2
		select_ln22 : 3
		select_ln22_1 : 3
		tmp_2 : 4
		tmp_3 : 4
		zext_ln455 : 5
		add_ln455 : 6
		zext_ln22_1 : 3
		p_mid1 : 4
		indvars_iv_next175_mid1 : 2
		tmp_7 : 5
		select_ln7 : 6
		select_ln22_2 : 7
		tmp_4 : 8
		tmp_8 : 8
		zext_ln455_1 : 9
		add_ln455_1 : 10
		icmp_ln9_1 : 3
		select_ln9 : 4
		select_ln22_3 : 5
		tmp_9 : 6
		tmp_s : 6
		zext_ln455_2 : 7
		add_ln455_2 : 8
		zext_ln455_3 : 4
		add_ln455_3 : 11
		zext_ln455_4 : 12
		din_addr : 13
		add_ln455_4 : 7
		zext_ln455_5 : 8
		din_addr_1 : 9
		add_ln455_5 : 9
		tmp_13 : 14
		tmp_14 : 10
		add_ln24 : 4
		store_ln22 : 3
		store_ln22 : 4
		store_ln24 : 5
	State 2
		din_addr_2 : 1
		tmp_15 : 2
	State 3
		zext_ln1245_1 : 1
		ret_V : 2
		zext_ln1245_2 : 1
		ret_V_1 : 3
		trunc_ln : 4
		store_ln27 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|          |          empty_fu_167          |    0    |    17   |
|          |    indvars_iv_next175_fu_173   |    0    |    17   |
|          |         add_ln7_fu_187         |    0    |    17   |
|          |         add_ln22_fu_221        |    0    |    26   |
|          |        add_ln455_fu_272        |    0    |    18   |
|          |          p_mid1_fu_282         |    0    |    17   |
|          | indvars_iv_next175_mid1_fu_288 |    0    |    17   |
|    add   |       add_ln455_1_fu_338       |    0    |    18   |
|          |       add_ln455_2_fu_386       |    0    |    18   |
|          |       add_ln455_3_fu_396       |    0    |    18   |
|          |       add_ln455_4_fu_407       |    0    |    18   |
|          |       add_ln455_5_fu_418       |    0    |    18   |
|          |         add_ln24_fu_424        |    0    |    17   |
|          |          ret_V_fu_463          |    0    |    18   |
|          |         ret_V_1_fu_473         |    0    |    18   |
|----------|--------------------------------|---------|---------|
|          |           tmp_fu_193           |    0    |    10   |
|          |          tmp_6_fu_207          |    0    |    10   |
|          |       select_ln22_fu_236       |    0    |    10   |
|  select  |      select_ln22_1_fu_244      |    0    |    10   |
|          |        select_ln7_fu_302       |    0    |    10   |
|          |      select_ln22_2_fu_310      |    0    |    10   |
|          |        select_ln9_fu_350       |    0    |    10   |
|          |      select_ln22_3_fu_358      |    0    |    10   |
|----------|--------------------------------|---------|---------|
|          |         icmp_ln9_fu_201        |    0    |    11   |
|   icmp   |        icmp_ln22_fu_215        |    0    |    14   |
|          |        icmp_ln24_fu_230        |    0    |    11   |
|          |        icmp_ln9_1_fu_344       |    0    |    11   |
|----------|--------------------------------|---------|---------|
|          |        zext_ln22_fu_163        |    0    |    0    |
|          |        zext_ln455_fu_268       |    0    |    0    |
|          |       zext_ln22_1_fu_278       |    0    |    0    |
|          |       zext_ln455_1_fu_334      |    0    |    0    |
|          |       zext_ln455_2_fu_382      |    0    |    0    |
|   zext   |       zext_ln455_3_fu_392      |    0    |    0    |
|          |       zext_ln455_4_fu_402      |    0    |    0    |
|          |       zext_ln455_5_fu_413      |    0    |    0    |
|          |       zext_ln455_6_fu_445      |    0    |    0    |
|          |       zext_ln1245_fu_456       |    0    |    0    |
|          |      zext_ln1245_1_fu_459      |    0    |    0    |
|          |      zext_ln1245_2_fu_469      |    0    |    0    |
|----------|--------------------------------|---------|---------|
| bitselect|          tmp_5_fu_179          |    0    |    0    |
|          |          tmp_7_fu_294          |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |          tmp_2_fu_252          |    0    |    0    |
|          |          tmp_3_fu_260          |    0    |    0    |
|          |          tmp_4_fu_318          |    0    |    0    |
|bitconcatenate|          tmp_8_fu_326          |    0    |    0    |
|          |          tmp_9_fu_366          |    0    |    0    |
|          |          tmp_s_fu_374          |    0    |    0    |
|          |           r_V_fu_449           |    0    |    0    |
|----------|--------------------------------|---------|---------|
|partselect|         trunc_ln_fu_479        |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |   399   |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  add_ln455_5_reg_530 |   19   |
|       c_reg_490      |   10   |
|  din_addr_1_reg_525  |   19   |
|  din_addr_2_reg_535  |   19   |
|   din_addr_reg_515   |   19   |
|   icmp_ln22_reg_511  |    1   |
|indvar_flatten_reg_504|   19   |
|       r_reg_497      |   10   |
|    tmp_13_reg_540    |    8   |
|    tmp_14_reg_545    |    8   |
| zext_ln455_5_reg_520 |   64   |
+----------------------+--------+
|         Total        |   196  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_110 |  p0  |   4  |  19  |   76   ||    20   |
| grp_access_fu_110 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   76   ||  0.952  ||    29   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   399  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   29   |
|  Register |    -   |   196  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   196  |   428  |
+-----------+--------+--------+--------+
