|PICO16a_system
TD_CLK27 => CLOCK_27.IN1
CLOCK_50 => CLOCK_50.IN3
EXT_CLOCK => ~NO_FANOUT~
KEY[0] => rst.IN8
KEY[1] => clk.DATAA
KEY[1] => clk.DATAB
KEY[2] => ~NO_FANOUT~
KEY[3] => KEY[3].IN1
SW[0] => ~NO_FANOUT~
SW[1] => ~NO_FANOUT~
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
SW[10] => ~NO_FANOUT~
SW[11] => ~NO_FANOUT~
SW[12] => ~NO_FANOUT~
SW[13] => ~NO_FANOUT~
SW[14] => ~NO_FANOUT~
SW[15] => ~NO_FANOUT~
SW[16] => Equal0.IN1
SW[16] => Equal1.IN1
SW[16] => Equal2.IN0
SW[17] => Equal0.IN0
SW[17] => Equal1.IN0
SW[17] => Equal2.IN1
HEX0[0] <= dev_cnt_7seg:dev7seg.hex0
HEX0[1] <= dev_cnt_7seg:dev7seg.hex0
HEX0[2] <= dev_cnt_7seg:dev7seg.hex0
HEX0[3] <= dev_cnt_7seg:dev7seg.hex0
HEX0[4] <= dev_cnt_7seg:dev7seg.hex0
HEX0[5] <= dev_cnt_7seg:dev7seg.hex0
HEX0[6] <= dev_cnt_7seg:dev7seg.hex0
HEX1[0] <= dev_cnt_7seg:dev7seg.hex1
HEX1[1] <= dev_cnt_7seg:dev7seg.hex1
HEX1[2] <= dev_cnt_7seg:dev7seg.hex1
HEX1[3] <= dev_cnt_7seg:dev7seg.hex1
HEX1[4] <= dev_cnt_7seg:dev7seg.hex1
HEX1[5] <= dev_cnt_7seg:dev7seg.hex1
HEX1[6] <= dev_cnt_7seg:dev7seg.hex1
HEX2[0] <= dev_cnt_7seg:dev7seg.hex2
HEX2[1] <= dev_cnt_7seg:dev7seg.hex2
HEX2[2] <= dev_cnt_7seg:dev7seg.hex2
HEX2[3] <= dev_cnt_7seg:dev7seg.hex2
HEX2[4] <= dev_cnt_7seg:dev7seg.hex2
HEX2[5] <= dev_cnt_7seg:dev7seg.hex2
HEX2[6] <= dev_cnt_7seg:dev7seg.hex2
HEX3[0] <= dev_cnt_7seg:dev7seg.hex3
HEX3[1] <= dev_cnt_7seg:dev7seg.hex3
HEX3[2] <= dev_cnt_7seg:dev7seg.hex3
HEX3[3] <= dev_cnt_7seg:dev7seg.hex3
HEX3[4] <= dev_cnt_7seg:dev7seg.hex3
HEX3[5] <= dev_cnt_7seg:dev7seg.hex3
HEX3[6] <= dev_cnt_7seg:dev7seg.hex3
HEX4[0] <= <GND>
HEX4[1] <= <GND>
HEX4[2] <= <GND>
HEX4[3] <= <GND>
HEX4[4] <= <GND>
HEX4[5] <= <GND>
HEX4[6] <= <GND>
HEX5[0] <= <GND>
HEX5[1] <= <GND>
HEX5[2] <= <GND>
HEX5[3] <= <GND>
HEX5[4] <= <GND>
HEX5[5] <= <GND>
HEX5[6] <= <GND>
HEX6[0] <= <GND>
HEX6[1] <= <GND>
HEX6[2] <= <GND>
HEX6[3] <= <GND>
HEX6[4] <= <GND>
HEX6[5] <= <GND>
HEX6[6] <= <GND>
HEX7[0] <= <GND>
HEX7[1] <= <GND>
HEX7[2] <= <GND>
HEX7[3] <= <GND>
HEX7[4] <= <GND>
HEX7[5] <= <GND>
HEX7[6] <= <GND>
LEDG[0] <= <GND>
LEDG[1] <= <GND>
LEDG[2] <= <GND>
LEDG[3] <= <GND>
LEDG[4] <= <GND>
LEDG[5] <= <GND>
LEDG[6] <= <GND>
LEDG[7] <= <GND>
LEDG[8] <= <GND>
LEDR[0] <= <GND>
LEDR[1] <= <GND>
LEDR[2] <= <GND>
LEDR[3] <= <GND>
LEDR[4] <= <GND>
LEDR[5] <= <GND>
LEDR[6] <= <GND>
LEDR[7] <= <GND>
LEDR[8] <= <GND>
LEDR[9] <= <GND>
LEDR[10] <= <GND>
LEDR[11] <= <GND>
LEDR[12] <= <GND>
LEDR[13] <= <GND>
LEDR[14] <= <GND>
LEDR[15] <= <GND>
LEDR[16] <= clk.DB_MAX_OUTPUT_PORT_TYPE
LEDR[17] <= clk.DB_MAX_OUTPUT_PORT_TYPE
LCD_ON <= <VCC>
LCD_BLON <= <VCC>
LCD_RW <= dev_cnt_LCD:dev_cnt_LCD.LCD_RW
LCD_EN <= dev_cnt_LCD:dev_cnt_LCD.LCD_EN
LCD_RS <= dev_cnt_LCD:dev_cnt_LCD.LCD_RS
LCD_DATA[0] <> dev_cnt_LCD:dev_cnt_LCD.LCD_DATA
LCD_DATA[1] <> dev_cnt_LCD:dev_cnt_LCD.LCD_DATA
LCD_DATA[2] <> dev_cnt_LCD:dev_cnt_LCD.LCD_DATA
LCD_DATA[3] <> dev_cnt_LCD:dev_cnt_LCD.LCD_DATA
LCD_DATA[4] <> dev_cnt_LCD:dev_cnt_LCD.LCD_DATA
LCD_DATA[5] <> dev_cnt_LCD:dev_cnt_LCD.LCD_DATA
LCD_DATA[6] <> dev_cnt_LCD:dev_cnt_LCD.LCD_DATA
LCD_DATA[7] <> dev_cnt_LCD:dev_cnt_LCD.LCD_DATA
VGA_R[0] <= dev_cnt_VGA:dev_cnt_VGA.VGA_R
VGA_R[1] <= dev_cnt_VGA:dev_cnt_VGA.VGA_R
VGA_R[2] <= dev_cnt_VGA:dev_cnt_VGA.VGA_R
VGA_R[3] <= dev_cnt_VGA:dev_cnt_VGA.VGA_R
VGA_R[4] <= dev_cnt_VGA:dev_cnt_VGA.VGA_R
VGA_R[5] <= dev_cnt_VGA:dev_cnt_VGA.VGA_R
VGA_R[6] <= dev_cnt_VGA:dev_cnt_VGA.VGA_R
VGA_R[7] <= dev_cnt_VGA:dev_cnt_VGA.VGA_R
VGA_R[8] <= dev_cnt_VGA:dev_cnt_VGA.VGA_R
VGA_R[9] <= dev_cnt_VGA:dev_cnt_VGA.VGA_R
VGA_G[0] <= dev_cnt_VGA:dev_cnt_VGA.VGA_G
VGA_G[1] <= dev_cnt_VGA:dev_cnt_VGA.VGA_G
VGA_G[2] <= dev_cnt_VGA:dev_cnt_VGA.VGA_G
VGA_G[3] <= dev_cnt_VGA:dev_cnt_VGA.VGA_G
VGA_G[4] <= dev_cnt_VGA:dev_cnt_VGA.VGA_G
VGA_G[5] <= dev_cnt_VGA:dev_cnt_VGA.VGA_G
VGA_G[6] <= dev_cnt_VGA:dev_cnt_VGA.VGA_G
VGA_G[7] <= dev_cnt_VGA:dev_cnt_VGA.VGA_G
VGA_G[8] <= dev_cnt_VGA:dev_cnt_VGA.VGA_G
VGA_G[9] <= dev_cnt_VGA:dev_cnt_VGA.VGA_G
VGA_B[0] <= dev_cnt_VGA:dev_cnt_VGA.VGA_B
VGA_B[1] <= dev_cnt_VGA:dev_cnt_VGA.VGA_B
VGA_B[2] <= dev_cnt_VGA:dev_cnt_VGA.VGA_B
VGA_B[3] <= dev_cnt_VGA:dev_cnt_VGA.VGA_B
VGA_B[4] <= dev_cnt_VGA:dev_cnt_VGA.VGA_B
VGA_B[5] <= dev_cnt_VGA:dev_cnt_VGA.VGA_B
VGA_B[6] <= dev_cnt_VGA:dev_cnt_VGA.VGA_B
VGA_B[7] <= dev_cnt_VGA:dev_cnt_VGA.VGA_B
VGA_B[8] <= dev_cnt_VGA:dev_cnt_VGA.VGA_B
VGA_B[9] <= dev_cnt_VGA:dev_cnt_VGA.VGA_B
VGA_HS <= dev_cnt_VGA:dev_cnt_VGA.VGA_HS
VGA_VS <= dev_cnt_VGA:dev_cnt_VGA.VGA_VS
VGA_SYNC <= dev_cnt_VGA:dev_cnt_VGA.VGA_SYNC
VGA_BLANK <= dev_cnt_VGA:dev_cnt_VGA.VGA_BLANK
VGA_CLK <= dev_cnt_VGA:dev_cnt_VGA.VGA_CLK


|PICO16a_system|genClk:gclk
iclk => oclk~reg0.CLK
iclk => count[0].CLK
iclk => count[1].CLK
iclk => count[2].CLK
iclk => count[3].CLK
iclk => count[4].CLK
iclk => count[5].CLK
iclk => count[6].CLK
iclk => count[7].CLK
iclk => count[8].CLK
iclk => count[9].CLK
iclk => count[10].CLK
iclk => count[11].CLK
iclk => count[12].CLK
iclk => count[13].CLK
iclk => count[14].CLK
iclk => count[15].CLK
iclk => count[16].CLK
iclk => count[17].CLK
iclk => count[18].CLK
iclk => count[19].CLK
iclk => count[20].CLK
iclk => count[21].CLK
iclk => count[22].CLK
iclk => count[23].CLK
iclk => count[24].CLK
iclk => count[25].CLK
iclk => count[26].CLK
iclk => count[27].CLK
iclk => count[28].CLK
iclk => count[29].CLK
iclk => count[30].CLK
iclk => count[31].CLK
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => oclk.OUTPUTSELECT
oclk <= oclk~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PICO16a_system|pico16a:pico
clk => clk.IN2
rst => rst.IN2
int_req1 => int_req1.IN1
int_req2 => int_req2.IN1
to_cpu[0] => to_cpu[0].IN1
to_cpu[1] => to_cpu[1].IN1
to_cpu[2] => to_cpu[2].IN1
to_cpu[3] => to_cpu[3].IN1
to_cpu[4] => to_cpu[4].IN1
to_cpu[5] => to_cpu[5].IN1
to_cpu[6] => to_cpu[6].IN1
to_cpu[7] => to_cpu[7].IN1
to_cpu[8] => to_cpu[8].IN1
to_cpu[9] => to_cpu[9].IN1
to_cpu[10] => to_cpu[10].IN1
to_cpu[11] => to_cpu[11].IN1
to_cpu[12] => to_cpu[12].IN1
to_cpu[13] => to_cpu[13].IN1
to_cpu[14] => to_cpu[14].IN1
to_cpu[15] => to_cpu[15].IN1
cpu_clk <= clk.DB_MAX_OUTPUT_PORT_TYPE
we <= controller:cunit.we
adrs[0] <= datapath:dp.address
adrs[1] <= datapath:dp.address
adrs[2] <= datapath:dp.address
adrs[3] <= datapath:dp.address
adrs[4] <= datapath:dp.address
adrs[5] <= datapath:dp.address
adrs[6] <= datapath:dp.address
adrs[7] <= datapath:dp.address
adrs[8] <= datapath:dp.address
adrs[9] <= datapath:dp.address
adrs[10] <= datapath:dp.address
adrs[11] <= datapath:dp.address
adrs[12] <= datapath:dp.address
adrs[13] <= datapath:dp.address
adrs[14] <= datapath:dp.address
adrs[15] <= datapath:dp.address
from_cpu[0] <= datapath:dp.dout
from_cpu[1] <= datapath:dp.dout
from_cpu[2] <= datapath:dp.dout
from_cpu[3] <= datapath:dp.dout
from_cpu[4] <= datapath:dp.dout
from_cpu[5] <= datapath:dp.dout
from_cpu[6] <= datapath:dp.dout
from_cpu[7] <= datapath:dp.dout
from_cpu[8] <= datapath:dp.dout
from_cpu[9] <= datapath:dp.dout
from_cpu[10] <= datapath:dp.dout
from_cpu[11] <= datapath:dp.dout
from_cpu[12] <= datapath:dp.dout
from_cpu[13] <= datapath:dp.dout
from_cpu[14] <= datapath:dp.dout
from_cpu[15] <= datapath:dp.dout
irout[0] <= datapath:dp.observe_out
irout[1] <= datapath:dp.observe_out
irout[2] <= datapath:dp.observe_out
irout[3] <= datapath:dp.observe_out
irout[4] <= datapath:dp.observe_out
irout[5] <= datapath:dp.observe_out
irout[6] <= datapath:dp.observe_out
irout[7] <= datapath:dp.observe_out
irout[8] <= datapath:dp.observe_out
irout[9] <= datapath:dp.observe_out
irout[10] <= datapath:dp.observe_out
irout[11] <= datapath:dp.observe_out
irout[12] <= datapath:dp.observe_out
irout[13] <= datapath:dp.observe_out
irout[14] <= datapath:dp.observe_out
irout[15] <= datapath:dp.observe_out


|PICO16a_system|pico16a:pico|datapath:dp
clk => clk.IN7
rst => rst.IN7
din[0] => dmux_out.DATAB
din[0] => dout.DATAB
din[1] => dmux_out.DATAB
din[1] => dout.DATAB
din[2] => dmux_out.DATAB
din[2] => dout.DATAB
din[3] => dmux_out.DATAB
din[3] => dout.DATAB
din[4] => dmux_out.DATAB
din[4] => dout.DATAB
din[5] => dmux_out.DATAB
din[5] => dout.DATAB
din[6] => dmux_out.DATAB
din[6] => dout.DATAB
din[7] => dmux_out.DATAB
din[7] => dout.DATAB
din[8] => dmux_out.DATAB
din[8] => dout.DATAB
din[9] => dmux_out.DATAB
din[9] => dout.DATAB
din[10] => dmux_out.DATAB
din[10] => dout.DATAB
din[11] => dmux_out.DATAB
din[11] => dout.DATAB
din[12] => dmux_out.DATAB
din[12] => dout.DATAB
din[13] => dmux_out.DATAB
din[13] => dout.DATAB
din[14] => dmux_out.DATAB
din[14] => dout.DATAB
din[15] => dmux_out.DATAB
din[15] => dout.DATAB
ir_we => ir_we.IN1
pc_we => pc_we.IN1
rf_we => rf_we.IN1
reg1_we => reg1_we.IN1
reg2_we => reg2_we.IN1
iar_we => iar_we.IN1
doutSel => dout.OUTPUTSELECT
doutSel => dout.OUTPUTSELECT
doutSel => dout.OUTPUTSELECT
doutSel => dout.OUTPUTSELECT
doutSel => dout.OUTPUTSELECT
doutSel => dout.OUTPUTSELECT
doutSel => dout.OUTPUTSELECT
doutSel => dout.OUTPUTSELECT
doutSel => dout.OUTPUTSELECT
doutSel => dout.OUTPUTSELECT
doutSel => dout.OUTPUTSELECT
doutSel => dout.OUTPUTSELECT
doutSel => dout.OUTPUTSELECT
doutSel => dout.OUTPUTSELECT
doutSel => dout.OUTPUTSELECT
doutSel => dout.OUTPUTSELECT
addrSel => address.OUTPUTSELECT
addrSel => address.OUTPUTSELECT
addrSel => address.OUTPUTSELECT
addrSel => address.OUTPUTSELECT
addrSel => address.OUTPUTSELECT
addrSel => address.OUTPUTSELECT
addrSel => address.OUTPUTSELECT
addrSel => address.OUTPUTSELECT
addrSel => address.OUTPUTSELECT
addrSel => address.OUTPUTSELECT
addrSel => address.OUTPUTSELECT
addrSel => address.OUTPUTSELECT
addrSel => address.OUTPUTSELECT
addrSel => address.OUTPUTSELECT
addrSel => address.OUTPUTSELECT
addrSel => address.OUTPUTSELECT
jal_op => regaddr1.OUTPUTSELECT
jal_op => regaddr1.OUTPUTSELECT
jal_op => regaddr1.OUTPUTSELECT
ienable_in => ienable_in.IN1
ienable_we => ienable_we.IN1
iarSel => iar_in.OUTPUTSELECT
iarSel => iar_in.OUTPUTSELECT
iarSel => iar_in.OUTPUTSELECT
iarSel => iar_in.OUTPUTSELECT
iarSel => iar_in.OUTPUTSELECT
iarSel => iar_in.OUTPUTSELECT
iarSel => iar_in.OUTPUTSELECT
iarSel => iar_in.OUTPUTSELECT
iarSel => iar_in.OUTPUTSELECT
iarSel => iar_in.OUTPUTSELECT
iarSel => iar_in.OUTPUTSELECT
iarSel => iar_in.OUTPUTSELECT
iarSel => iar_in.OUTPUTSELECT
iarSel => iar_in.OUTPUTSELECT
iarSel => iar_in.OUTPUTSELECT
iarSel => iar_in.OUTPUTSELECT
aluSrc1[0] => Equal4.IN1
aluSrc1[0] => Equal5.IN0
aluSrc1[1] => Equal4.IN0
aluSrc1[1] => Equal5.IN1
aluSrc2[0] => Equal6.IN1
aluSrc2[0] => Equal7.IN0
aluSrc2[1] => Equal6.IN0
aluSrc2[1] => Equal7.IN1
ir_extendSel[0] => Equal8.IN1
ir_extendSel[0] => Equal9.IN0
ir_extendSel[0] => Equal10.IN1
ir_extendSel[1] => Equal8.IN0
ir_extendSel[1] => Equal9.IN1
ir_extendSel[1] => Equal10.IN0
dSel[0] => Equal0.IN2
dSel[0] => Equal1.IN0
dSel[0] => Equal2.IN2
dSel[0] => Equal3.IN1
dSel[1] => Equal0.IN1
dSel[1] => Equal1.IN2
dSel[1] => Equal2.IN1
dSel[1] => Equal3.IN2
dSel[2] => Equal0.IN0
dSel[2] => Equal1.IN1
dSel[2] => Equal2.IN0
dSel[2] => Equal3.IN0
dSel2 => dmux2_out.OUTPUTSELECT
dSel2 => dmux2_out.OUTPUTSELECT
dSel2 => dmux2_out.OUTPUTSELECT
dSel2 => dmux2_out.OUTPUTSELECT
dSel2 => dmux2_out.OUTPUTSELECT
dSel2 => dmux2_out.OUTPUTSELECT
dSel2 => dmux2_out.OUTPUTSELECT
dSel2 => dmux2_out.OUTPUTSELECT
dSel2 => dmux2_out.OUTPUTSELECT
dSel2 => dmux2_out.OUTPUTSELECT
dSel2 => dmux2_out.OUTPUTSELECT
dSel2 => dmux2_out.OUTPUTSELECT
dSel2 => dmux2_out.OUTPUTSELECT
dSel2 => dmux2_out.OUTPUTSELECT
dSel2 => dmux2_out.OUTPUTSELECT
dSel2 => dmux2_out.OUTPUTSELECT
alu_func[0] => alu_func[0].IN1
alu_func[1] => alu_func[1].IN1
alu_func[2] => alu_func[2].IN1
alu_func[3] => alu_func[3].IN1
pcSel => pc_in.OUTPUTSELECT
pcSel => pc_in.OUTPUTSELECT
pcSel => pc_in.OUTPUTSELECT
pcSel => pc_in.OUTPUTSELECT
pcSel => pc_in.OUTPUTSELECT
pcSel => pc_in.OUTPUTSELECT
pcSel => pc_in.OUTPUTSELECT
pcSel => pc_in.OUTPUTSELECT
pcSel => pc_in.OUTPUTSELECT
pcSel => pc_in.OUTPUTSELECT
pcSel => pc_in.OUTPUTSELECT
pcSel => pc_in.OUTPUTSELECT
pcSel => pc_in.OUTPUTSELECT
pcSel => pc_in.OUTPUTSELECT
pcSel => pc_in.OUTPUTSELECT
pcSel => pc_in.OUTPUTSELECT
dout[0] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[1] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[2] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[3] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[4] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[5] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[6] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[7] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[8] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[9] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[10] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[11] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[12] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[13] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[14] <= address.DB_MAX_OUTPUT_PORT_TYPE
address[15] <= address.DB_MAX_OUTPUT_PORT_TYPE
op[0] <= register:ir.dout
op[1] <= register:ir.dout
op[2] <= register:ir.dout
op[3] <= register:ir.dout
op[4] <= register:ir.dout
func[0] <= register:ir.dout
func[1] <= register:ir.dout
func[2] <= register:ir.dout
func[3] <= register:ir.dout
func[4] <= register:ir.dout
isZero_reg1 <= Equal11.DB_MAX_OUTPUT_PORT_TYPE
sign_reg1 <= register:reg1.dout
mem_addr_bit <= dmux_out[0].DB_MAX_OUTPUT_PORT_TYPE
ienable_out <= register_1bit:intrrupt_enable.dout
observe_out[0] <= register:ir.dout
observe_out[1] <= register:ir.dout
observe_out[2] <= register:ir.dout
observe_out[3] <= register:ir.dout
observe_out[4] <= register:ir.dout
observe_out[5] <= ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
observe_out[6] <= ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
observe_out[7] <= ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
observe_out[8] <= register:ir.dout
observe_out[9] <= register:ir.dout
observe_out[10] <= register:ir.dout
observe_out[11] <= register:ir.dout
observe_out[12] <= register:ir.dout
observe_out[13] <= register:ir.dout
observe_out[14] <= register:ir.dout
observe_out[15] <= register:ir.dout


|PICO16a_system|pico16a:pico|datapath:dp|register:ir
din[0] => dout[0]~reg0.DATAIN
din[1] => dout[1]~reg0.DATAIN
din[2] => dout[2]~reg0.DATAIN
din[3] => dout[3]~reg0.DATAIN
din[4] => dout[4]~reg0.DATAIN
din[5] => dout[5]~reg0.DATAIN
din[6] => dout[6]~reg0.DATAIN
din[7] => dout[7]~reg0.DATAIN
din[8] => dout[8]~reg0.DATAIN
din[9] => dout[9]~reg0.DATAIN
din[10] => dout[10]~reg0.DATAIN
din[11] => dout[11]~reg0.DATAIN
din[12] => dout[12]~reg0.DATAIN
din[13] => dout[13]~reg0.DATAIN
din[14] => dout[14]~reg0.DATAIN
din[15] => dout[15]~reg0.DATAIN
we => dout[0]~reg0.ENA
we => dout[15]~reg0.ENA
we => dout[14]~reg0.ENA
we => dout[13]~reg0.ENA
we => dout[12]~reg0.ENA
we => dout[11]~reg0.ENA
we => dout[10]~reg0.ENA
we => dout[9]~reg0.ENA
we => dout[8]~reg0.ENA
we => dout[7]~reg0.ENA
we => dout[6]~reg0.ENA
we => dout[5]~reg0.ENA
we => dout[4]~reg0.ENA
we => dout[3]~reg0.ENA
we => dout[2]~reg0.ENA
we => dout[1]~reg0.ENA
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
rst => dout[0]~reg0.ACLR
rst => dout[1]~reg0.ACLR
rst => dout[2]~reg0.ACLR
rst => dout[3]~reg0.ACLR
rst => dout[4]~reg0.ACLR
rst => dout[5]~reg0.ACLR
rst => dout[6]~reg0.ACLR
rst => dout[7]~reg0.ACLR
rst => dout[8]~reg0.ACLR
rst => dout[9]~reg0.ACLR
rst => dout[10]~reg0.ACLR
rst => dout[11]~reg0.ACLR
rst => dout[12]~reg0.ACLR
rst => dout[13]~reg0.ACLR
rst => dout[14]~reg0.ACLR
rst => dout[15]~reg0.ACLR
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PICO16a_system|pico16a:pico|datapath:dp|register:reg1
din[0] => dout[0]~reg0.DATAIN
din[1] => dout[1]~reg0.DATAIN
din[2] => dout[2]~reg0.DATAIN
din[3] => dout[3]~reg0.DATAIN
din[4] => dout[4]~reg0.DATAIN
din[5] => dout[5]~reg0.DATAIN
din[6] => dout[6]~reg0.DATAIN
din[7] => dout[7]~reg0.DATAIN
din[8] => dout[8]~reg0.DATAIN
din[9] => dout[9]~reg0.DATAIN
din[10] => dout[10]~reg0.DATAIN
din[11] => dout[11]~reg0.DATAIN
din[12] => dout[12]~reg0.DATAIN
din[13] => dout[13]~reg0.DATAIN
din[14] => dout[14]~reg0.DATAIN
din[15] => dout[15]~reg0.DATAIN
we => dout[0]~reg0.ENA
we => dout[15]~reg0.ENA
we => dout[14]~reg0.ENA
we => dout[13]~reg0.ENA
we => dout[12]~reg0.ENA
we => dout[11]~reg0.ENA
we => dout[10]~reg0.ENA
we => dout[9]~reg0.ENA
we => dout[8]~reg0.ENA
we => dout[7]~reg0.ENA
we => dout[6]~reg0.ENA
we => dout[5]~reg0.ENA
we => dout[4]~reg0.ENA
we => dout[3]~reg0.ENA
we => dout[2]~reg0.ENA
we => dout[1]~reg0.ENA
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
rst => dout[0]~reg0.ACLR
rst => dout[1]~reg0.ACLR
rst => dout[2]~reg0.ACLR
rst => dout[3]~reg0.ACLR
rst => dout[4]~reg0.ACLR
rst => dout[5]~reg0.ACLR
rst => dout[6]~reg0.ACLR
rst => dout[7]~reg0.ACLR
rst => dout[8]~reg0.ACLR
rst => dout[9]~reg0.ACLR
rst => dout[10]~reg0.ACLR
rst => dout[11]~reg0.ACLR
rst => dout[12]~reg0.ACLR
rst => dout[13]~reg0.ACLR
rst => dout[14]~reg0.ACLR
rst => dout[15]~reg0.ACLR
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PICO16a_system|pico16a:pico|datapath:dp|register:reg2
din[0] => dout[0]~reg0.DATAIN
din[1] => dout[1]~reg0.DATAIN
din[2] => dout[2]~reg0.DATAIN
din[3] => dout[3]~reg0.DATAIN
din[4] => dout[4]~reg0.DATAIN
din[5] => dout[5]~reg0.DATAIN
din[6] => dout[6]~reg0.DATAIN
din[7] => dout[7]~reg0.DATAIN
din[8] => dout[8]~reg0.DATAIN
din[9] => dout[9]~reg0.DATAIN
din[10] => dout[10]~reg0.DATAIN
din[11] => dout[11]~reg0.DATAIN
din[12] => dout[12]~reg0.DATAIN
din[13] => dout[13]~reg0.DATAIN
din[14] => dout[14]~reg0.DATAIN
din[15] => dout[15]~reg0.DATAIN
we => dout[0]~reg0.ENA
we => dout[15]~reg0.ENA
we => dout[14]~reg0.ENA
we => dout[13]~reg0.ENA
we => dout[12]~reg0.ENA
we => dout[11]~reg0.ENA
we => dout[10]~reg0.ENA
we => dout[9]~reg0.ENA
we => dout[8]~reg0.ENA
we => dout[7]~reg0.ENA
we => dout[6]~reg0.ENA
we => dout[5]~reg0.ENA
we => dout[4]~reg0.ENA
we => dout[3]~reg0.ENA
we => dout[2]~reg0.ENA
we => dout[1]~reg0.ENA
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
rst => dout[0]~reg0.ACLR
rst => dout[1]~reg0.ACLR
rst => dout[2]~reg0.ACLR
rst => dout[3]~reg0.ACLR
rst => dout[4]~reg0.ACLR
rst => dout[5]~reg0.ACLR
rst => dout[6]~reg0.ACLR
rst => dout[7]~reg0.ACLR
rst => dout[8]~reg0.ACLR
rst => dout[9]~reg0.ACLR
rst => dout[10]~reg0.ACLR
rst => dout[11]~reg0.ACLR
rst => dout[12]~reg0.ACLR
rst => dout[13]~reg0.ACLR
rst => dout[14]~reg0.ACLR
rst => dout[15]~reg0.ACLR
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PICO16a_system|pico16a:pico|datapath:dp|register:pc
din[0] => dout[0]~reg0.DATAIN
din[1] => dout[1]~reg0.DATAIN
din[2] => dout[2]~reg0.DATAIN
din[3] => dout[3]~reg0.DATAIN
din[4] => dout[4]~reg0.DATAIN
din[5] => dout[5]~reg0.DATAIN
din[6] => dout[6]~reg0.DATAIN
din[7] => dout[7]~reg0.DATAIN
din[8] => dout[8]~reg0.DATAIN
din[9] => dout[9]~reg0.DATAIN
din[10] => dout[10]~reg0.DATAIN
din[11] => dout[11]~reg0.DATAIN
din[12] => dout[12]~reg0.DATAIN
din[13] => dout[13]~reg0.DATAIN
din[14] => dout[14]~reg0.DATAIN
din[15] => dout[15]~reg0.DATAIN
we => dout[0]~reg0.ENA
we => dout[15]~reg0.ENA
we => dout[14]~reg0.ENA
we => dout[13]~reg0.ENA
we => dout[12]~reg0.ENA
we => dout[11]~reg0.ENA
we => dout[10]~reg0.ENA
we => dout[9]~reg0.ENA
we => dout[8]~reg0.ENA
we => dout[7]~reg0.ENA
we => dout[6]~reg0.ENA
we => dout[5]~reg0.ENA
we => dout[4]~reg0.ENA
we => dout[3]~reg0.ENA
we => dout[2]~reg0.ENA
we => dout[1]~reg0.ENA
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
rst => dout[0]~reg0.ACLR
rst => dout[1]~reg0.ACLR
rst => dout[2]~reg0.ACLR
rst => dout[3]~reg0.ACLR
rst => dout[4]~reg0.ACLR
rst => dout[5]~reg0.ACLR
rst => dout[6]~reg0.ACLR
rst => dout[7]~reg0.ACLR
rst => dout[8]~reg0.ACLR
rst => dout[9]~reg0.ACLR
rst => dout[10]~reg0.ACLR
rst => dout[11]~reg0.ACLR
rst => dout[12]~reg0.ACLR
rst => dout[13]~reg0.ACLR
rst => dout[14]~reg0.ACLR
rst => dout[15]~reg0.ACLR
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PICO16a_system|pico16a:pico|datapath:dp|register:iar
din[0] => dout[0]~reg0.DATAIN
din[1] => dout[1]~reg0.DATAIN
din[2] => dout[2]~reg0.DATAIN
din[3] => dout[3]~reg0.DATAIN
din[4] => dout[4]~reg0.DATAIN
din[5] => dout[5]~reg0.DATAIN
din[6] => dout[6]~reg0.DATAIN
din[7] => dout[7]~reg0.DATAIN
din[8] => dout[8]~reg0.DATAIN
din[9] => dout[9]~reg0.DATAIN
din[10] => dout[10]~reg0.DATAIN
din[11] => dout[11]~reg0.DATAIN
din[12] => dout[12]~reg0.DATAIN
din[13] => dout[13]~reg0.DATAIN
din[14] => dout[14]~reg0.DATAIN
din[15] => dout[15]~reg0.DATAIN
we => dout[0]~reg0.ENA
we => dout[15]~reg0.ENA
we => dout[14]~reg0.ENA
we => dout[13]~reg0.ENA
we => dout[12]~reg0.ENA
we => dout[11]~reg0.ENA
we => dout[10]~reg0.ENA
we => dout[9]~reg0.ENA
we => dout[8]~reg0.ENA
we => dout[7]~reg0.ENA
we => dout[6]~reg0.ENA
we => dout[5]~reg0.ENA
we => dout[4]~reg0.ENA
we => dout[3]~reg0.ENA
we => dout[2]~reg0.ENA
we => dout[1]~reg0.ENA
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
rst => dout[0]~reg0.ACLR
rst => dout[1]~reg0.ACLR
rst => dout[2]~reg0.ACLR
rst => dout[3]~reg0.ACLR
rst => dout[4]~reg0.ACLR
rst => dout[5]~reg0.ACLR
rst => dout[6]~reg0.ACLR
rst => dout[7]~reg0.ACLR
rst => dout[8]~reg0.ACLR
rst => dout[9]~reg0.ACLR
rst => dout[10]~reg0.ACLR
rst => dout[11]~reg0.ACLR
rst => dout[12]~reg0.ACLR
rst => dout[13]~reg0.ACLR
rst => dout[14]~reg0.ACLR
rst => dout[15]~reg0.ACLR
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PICO16a_system|pico16a:pico|datapath:dp|regfile:rf
clk => regs[7][0].CLK
clk => regs[7][1].CLK
clk => regs[7][2].CLK
clk => regs[7][3].CLK
clk => regs[7][4].CLK
clk => regs[7][5].CLK
clk => regs[7][6].CLK
clk => regs[7][7].CLK
clk => regs[7][8].CLK
clk => regs[7][9].CLK
clk => regs[7][10].CLK
clk => regs[7][11].CLK
clk => regs[7][12].CLK
clk => regs[7][13].CLK
clk => regs[7][14].CLK
clk => regs[7][15].CLK
clk => regs[6][0].CLK
clk => regs[6][1].CLK
clk => regs[6][2].CLK
clk => regs[6][3].CLK
clk => regs[6][4].CLK
clk => regs[6][5].CLK
clk => regs[6][6].CLK
clk => regs[6][7].CLK
clk => regs[6][8].CLK
clk => regs[6][9].CLK
clk => regs[6][10].CLK
clk => regs[6][11].CLK
clk => regs[6][12].CLK
clk => regs[6][13].CLK
clk => regs[6][14].CLK
clk => regs[6][15].CLK
clk => regs[5][0].CLK
clk => regs[5][1].CLK
clk => regs[5][2].CLK
clk => regs[5][3].CLK
clk => regs[5][4].CLK
clk => regs[5][5].CLK
clk => regs[5][6].CLK
clk => regs[5][7].CLK
clk => regs[5][8].CLK
clk => regs[5][9].CLK
clk => regs[5][10].CLK
clk => regs[5][11].CLK
clk => regs[5][12].CLK
clk => regs[5][13].CLK
clk => regs[5][14].CLK
clk => regs[5][15].CLK
clk => regs[4][0].CLK
clk => regs[4][1].CLK
clk => regs[4][2].CLK
clk => regs[4][3].CLK
clk => regs[4][4].CLK
clk => regs[4][5].CLK
clk => regs[4][6].CLK
clk => regs[4][7].CLK
clk => regs[4][8].CLK
clk => regs[4][9].CLK
clk => regs[4][10].CLK
clk => regs[4][11].CLK
clk => regs[4][12].CLK
clk => regs[4][13].CLK
clk => regs[4][14].CLK
clk => regs[4][15].CLK
clk => regs[3][0].CLK
clk => regs[3][1].CLK
clk => regs[3][2].CLK
clk => regs[3][3].CLK
clk => regs[3][4].CLK
clk => regs[3][5].CLK
clk => regs[3][6].CLK
clk => regs[3][7].CLK
clk => regs[3][8].CLK
clk => regs[3][9].CLK
clk => regs[3][10].CLK
clk => regs[3][11].CLK
clk => regs[3][12].CLK
clk => regs[3][13].CLK
clk => regs[3][14].CLK
clk => regs[3][15].CLK
clk => regs[2][0].CLK
clk => regs[2][1].CLK
clk => regs[2][2].CLK
clk => regs[2][3].CLK
clk => regs[2][4].CLK
clk => regs[2][5].CLK
clk => regs[2][6].CLK
clk => regs[2][7].CLK
clk => regs[2][8].CLK
clk => regs[2][9].CLK
clk => regs[2][10].CLK
clk => regs[2][11].CLK
clk => regs[2][12].CLK
clk => regs[2][13].CLK
clk => regs[2][14].CLK
clk => regs[2][15].CLK
clk => regs[1][0].CLK
clk => regs[1][1].CLK
clk => regs[1][2].CLK
clk => regs[1][3].CLK
clk => regs[1][4].CLK
clk => regs[1][5].CLK
clk => regs[1][6].CLK
clk => regs[1][7].CLK
clk => regs[1][8].CLK
clk => regs[1][9].CLK
clk => regs[1][10].CLK
clk => regs[1][11].CLK
clk => regs[1][12].CLK
clk => regs[1][13].CLK
clk => regs[1][14].CLK
clk => regs[1][15].CLK
clk => regs[0][0].CLK
clk => regs[0][1].CLK
clk => regs[0][2].CLK
clk => regs[0][3].CLK
clk => regs[0][4].CLK
clk => regs[0][5].CLK
clk => regs[0][6].CLK
clk => regs[0][7].CLK
clk => regs[0][8].CLK
clk => regs[0][9].CLK
clk => regs[0][10].CLK
clk => regs[0][11].CLK
clk => regs[0][12].CLK
clk => regs[0][13].CLK
clk => regs[0][14].CLK
clk => regs[0][15].CLK
rst => regs[7][0].ACLR
rst => regs[7][1].ACLR
rst => regs[7][2].ACLR
rst => regs[7][3].ACLR
rst => regs[7][4].ACLR
rst => regs[7][5].ACLR
rst => regs[7][6].ACLR
rst => regs[7][7].ACLR
rst => regs[7][8].ACLR
rst => regs[7][9].ACLR
rst => regs[7][10].ACLR
rst => regs[7][11].ACLR
rst => regs[7][12].ACLR
rst => regs[7][13].ACLR
rst => regs[7][14].ACLR
rst => regs[7][15].ACLR
rst => regs[6][0].ACLR
rst => regs[6][1].ACLR
rst => regs[6][2].ACLR
rst => regs[6][3].ACLR
rst => regs[6][4].ACLR
rst => regs[6][5].ACLR
rst => regs[6][6].ACLR
rst => regs[6][7].ACLR
rst => regs[6][8].ACLR
rst => regs[6][9].ACLR
rst => regs[6][10].ACLR
rst => regs[6][11].ACLR
rst => regs[6][12].ACLR
rst => regs[6][13].ACLR
rst => regs[6][14].ACLR
rst => regs[6][15].ACLR
rst => regs[5][0].ACLR
rst => regs[5][1].ACLR
rst => regs[5][2].ACLR
rst => regs[5][3].ACLR
rst => regs[5][4].ACLR
rst => regs[5][5].ACLR
rst => regs[5][6].ACLR
rst => regs[5][7].ACLR
rst => regs[5][8].ACLR
rst => regs[5][9].ACLR
rst => regs[5][10].ACLR
rst => regs[5][11].ACLR
rst => regs[5][12].ACLR
rst => regs[5][13].ACLR
rst => regs[5][14].ACLR
rst => regs[5][15].ACLR
rst => regs[4][0].ACLR
rst => regs[4][1].ACLR
rst => regs[4][2].ACLR
rst => regs[4][3].ACLR
rst => regs[4][4].ACLR
rst => regs[4][5].ACLR
rst => regs[4][6].ACLR
rst => regs[4][7].ACLR
rst => regs[4][8].ACLR
rst => regs[4][9].ACLR
rst => regs[4][10].ACLR
rst => regs[4][11].ACLR
rst => regs[4][12].ACLR
rst => regs[4][13].ACLR
rst => regs[4][14].ACLR
rst => regs[4][15].ACLR
rst => regs[3][0].ACLR
rst => regs[3][1].ACLR
rst => regs[3][2].ACLR
rst => regs[3][3].ACLR
rst => regs[3][4].ACLR
rst => regs[3][5].ACLR
rst => regs[3][6].ACLR
rst => regs[3][7].ACLR
rst => regs[3][8].ACLR
rst => regs[3][9].ACLR
rst => regs[3][10].ACLR
rst => regs[3][11].ACLR
rst => regs[3][12].ACLR
rst => regs[3][13].ACLR
rst => regs[3][14].ACLR
rst => regs[3][15].ACLR
rst => regs[2][0].ACLR
rst => regs[2][1].ACLR
rst => regs[2][2].ACLR
rst => regs[2][3].ACLR
rst => regs[2][4].ACLR
rst => regs[2][5].ACLR
rst => regs[2][6].ACLR
rst => regs[2][7].ACLR
rst => regs[2][8].ACLR
rst => regs[2][9].ACLR
rst => regs[2][10].ACLR
rst => regs[2][11].ACLR
rst => regs[2][12].ACLR
rst => regs[2][13].ACLR
rst => regs[2][14].ACLR
rst => regs[2][15].ACLR
rst => regs[1][0].ACLR
rst => regs[1][1].ACLR
rst => regs[1][2].ACLR
rst => regs[1][3].ACLR
rst => regs[1][4].ACLR
rst => regs[1][5].ACLR
rst => regs[1][6].ACLR
rst => regs[1][7].ACLR
rst => regs[1][8].ACLR
rst => regs[1][9].ACLR
rst => regs[1][10].ACLR
rst => regs[1][11].ACLR
rst => regs[1][12].ACLR
rst => regs[1][13].ACLR
rst => regs[1][14].ACLR
rst => regs[1][15].ACLR
rst => regs[0][0].ACLR
rst => regs[0][1].ACLR
rst => regs[0][2].ACLR
rst => regs[0][3].ACLR
rst => regs[0][4].ACLR
rst => regs[0][5].ACLR
rst => regs[0][6].ACLR
rst => regs[0][7].ACLR
rst => regs[0][8].ACLR
rst => regs[0][9].ACLR
rst => regs[0][10].ACLR
rst => regs[0][11].ACLR
rst => regs[0][12].ACLR
rst => regs[0][13].ACLR
rst => regs[0][14].ACLR
rst => regs[0][15].ACLR
addr1[0] => Decoder0.IN2
addr1[0] => Mux0.IN2
addr1[0] => Mux1.IN2
addr1[0] => Mux2.IN2
addr1[0] => Mux3.IN2
addr1[0] => Mux4.IN2
addr1[0] => Mux5.IN2
addr1[0] => Mux6.IN2
addr1[0] => Mux7.IN2
addr1[0] => Mux8.IN2
addr1[0] => Mux9.IN2
addr1[0] => Mux10.IN2
addr1[0] => Mux11.IN2
addr1[0] => Mux12.IN2
addr1[0] => Mux13.IN2
addr1[0] => Mux14.IN2
addr1[0] => Mux15.IN2
addr1[1] => Decoder0.IN1
addr1[1] => Mux0.IN1
addr1[1] => Mux1.IN1
addr1[1] => Mux2.IN1
addr1[1] => Mux3.IN1
addr1[1] => Mux4.IN1
addr1[1] => Mux5.IN1
addr1[1] => Mux6.IN1
addr1[1] => Mux7.IN1
addr1[1] => Mux8.IN1
addr1[1] => Mux9.IN1
addr1[1] => Mux10.IN1
addr1[1] => Mux11.IN1
addr1[1] => Mux12.IN1
addr1[1] => Mux13.IN1
addr1[1] => Mux14.IN1
addr1[1] => Mux15.IN1
addr1[2] => Decoder0.IN0
addr1[2] => Mux0.IN0
addr1[2] => Mux1.IN0
addr1[2] => Mux2.IN0
addr1[2] => Mux3.IN0
addr1[2] => Mux4.IN0
addr1[2] => Mux5.IN0
addr1[2] => Mux6.IN0
addr1[2] => Mux7.IN0
addr1[2] => Mux8.IN0
addr1[2] => Mux9.IN0
addr1[2] => Mux10.IN0
addr1[2] => Mux11.IN0
addr1[2] => Mux12.IN0
addr1[2] => Mux13.IN0
addr1[2] => Mux14.IN0
addr1[2] => Mux15.IN0
addr2[0] => Mux16.IN2
addr2[0] => Mux17.IN2
addr2[0] => Mux18.IN2
addr2[0] => Mux19.IN2
addr2[0] => Mux20.IN2
addr2[0] => Mux21.IN2
addr2[0] => Mux22.IN2
addr2[0] => Mux23.IN2
addr2[0] => Mux24.IN2
addr2[0] => Mux25.IN2
addr2[0] => Mux26.IN2
addr2[0] => Mux27.IN2
addr2[0] => Mux28.IN2
addr2[0] => Mux29.IN2
addr2[0] => Mux30.IN2
addr2[0] => Mux31.IN2
addr2[1] => Mux16.IN1
addr2[1] => Mux17.IN1
addr2[1] => Mux18.IN1
addr2[1] => Mux19.IN1
addr2[1] => Mux20.IN1
addr2[1] => Mux21.IN1
addr2[1] => Mux22.IN1
addr2[1] => Mux23.IN1
addr2[1] => Mux24.IN1
addr2[1] => Mux25.IN1
addr2[1] => Mux26.IN1
addr2[1] => Mux27.IN1
addr2[1] => Mux28.IN1
addr2[1] => Mux29.IN1
addr2[1] => Mux30.IN1
addr2[1] => Mux31.IN1
addr2[2] => Mux16.IN0
addr2[2] => Mux17.IN0
addr2[2] => Mux18.IN0
addr2[2] => Mux19.IN0
addr2[2] => Mux20.IN0
addr2[2] => Mux21.IN0
addr2[2] => Mux22.IN0
addr2[2] => Mux23.IN0
addr2[2] => Mux24.IN0
addr2[2] => Mux25.IN0
addr2[2] => Mux26.IN0
addr2[2] => Mux27.IN0
addr2[2] => Mux28.IN0
addr2[2] => Mux29.IN0
addr2[2] => Mux30.IN0
addr2[2] => Mux31.IN0
din[0] => regs.DATAB
din[0] => regs.DATAB
din[0] => regs.DATAB
din[0] => regs.DATAB
din[0] => regs.DATAB
din[0] => regs.DATAB
din[0] => regs.DATAB
din[0] => regs.DATAB
din[1] => regs.DATAB
din[1] => regs.DATAB
din[1] => regs.DATAB
din[1] => regs.DATAB
din[1] => regs.DATAB
din[1] => regs.DATAB
din[1] => regs.DATAB
din[1] => regs.DATAB
din[2] => regs.DATAB
din[2] => regs.DATAB
din[2] => regs.DATAB
din[2] => regs.DATAB
din[2] => regs.DATAB
din[2] => regs.DATAB
din[2] => regs.DATAB
din[2] => regs.DATAB
din[3] => regs.DATAB
din[3] => regs.DATAB
din[3] => regs.DATAB
din[3] => regs.DATAB
din[3] => regs.DATAB
din[3] => regs.DATAB
din[3] => regs.DATAB
din[3] => regs.DATAB
din[4] => regs.DATAB
din[4] => regs.DATAB
din[4] => regs.DATAB
din[4] => regs.DATAB
din[4] => regs.DATAB
din[4] => regs.DATAB
din[4] => regs.DATAB
din[4] => regs.DATAB
din[5] => regs.DATAB
din[5] => regs.DATAB
din[5] => regs.DATAB
din[5] => regs.DATAB
din[5] => regs.DATAB
din[5] => regs.DATAB
din[5] => regs.DATAB
din[5] => regs.DATAB
din[6] => regs.DATAB
din[6] => regs.DATAB
din[6] => regs.DATAB
din[6] => regs.DATAB
din[6] => regs.DATAB
din[6] => regs.DATAB
din[6] => regs.DATAB
din[6] => regs.DATAB
din[7] => regs.DATAB
din[7] => regs.DATAB
din[7] => regs.DATAB
din[7] => regs.DATAB
din[7] => regs.DATAB
din[7] => regs.DATAB
din[7] => regs.DATAB
din[7] => regs.DATAB
din[8] => regs.DATAB
din[8] => regs.DATAB
din[8] => regs.DATAB
din[8] => regs.DATAB
din[8] => regs.DATAB
din[8] => regs.DATAB
din[8] => regs.DATAB
din[8] => regs.DATAB
din[9] => regs.DATAB
din[9] => regs.DATAB
din[9] => regs.DATAB
din[9] => regs.DATAB
din[9] => regs.DATAB
din[9] => regs.DATAB
din[9] => regs.DATAB
din[9] => regs.DATAB
din[10] => regs.DATAB
din[10] => regs.DATAB
din[10] => regs.DATAB
din[10] => regs.DATAB
din[10] => regs.DATAB
din[10] => regs.DATAB
din[10] => regs.DATAB
din[10] => regs.DATAB
din[11] => regs.DATAB
din[11] => regs.DATAB
din[11] => regs.DATAB
din[11] => regs.DATAB
din[11] => regs.DATAB
din[11] => regs.DATAB
din[11] => regs.DATAB
din[11] => regs.DATAB
din[12] => regs.DATAB
din[12] => regs.DATAB
din[12] => regs.DATAB
din[12] => regs.DATAB
din[12] => regs.DATAB
din[12] => regs.DATAB
din[12] => regs.DATAB
din[12] => regs.DATAB
din[13] => regs.DATAB
din[13] => regs.DATAB
din[13] => regs.DATAB
din[13] => regs.DATAB
din[13] => regs.DATAB
din[13] => regs.DATAB
din[13] => regs.DATAB
din[13] => regs.DATAB
din[14] => regs.DATAB
din[14] => regs.DATAB
din[14] => regs.DATAB
din[14] => regs.DATAB
din[14] => regs.DATAB
din[14] => regs.DATAB
din[14] => regs.DATAB
din[14] => regs.DATAB
din[15] => regs.DATAB
din[15] => regs.DATAB
din[15] => regs.DATAB
din[15] => regs.DATAB
din[15] => regs.DATAB
din[15] => regs.DATAB
din[15] => regs.DATAB
din[15] => regs.DATAB
we => regs[7][0].ENA
we => regs[0][15].ENA
we => regs[0][14].ENA
we => regs[0][13].ENA
we => regs[0][12].ENA
we => regs[0][11].ENA
we => regs[0][10].ENA
we => regs[0][9].ENA
we => regs[0][8].ENA
we => regs[0][7].ENA
we => regs[0][6].ENA
we => regs[0][5].ENA
we => regs[0][4].ENA
we => regs[0][3].ENA
we => regs[0][2].ENA
we => regs[0][1].ENA
we => regs[0][0].ENA
we => regs[1][15].ENA
we => regs[1][14].ENA
we => regs[1][13].ENA
we => regs[1][12].ENA
we => regs[1][11].ENA
we => regs[1][10].ENA
we => regs[1][9].ENA
we => regs[1][8].ENA
we => regs[1][7].ENA
we => regs[1][6].ENA
we => regs[1][5].ENA
we => regs[1][4].ENA
we => regs[1][3].ENA
we => regs[1][2].ENA
we => regs[1][1].ENA
we => regs[1][0].ENA
we => regs[2][15].ENA
we => regs[2][14].ENA
we => regs[2][13].ENA
we => regs[2][12].ENA
we => regs[2][11].ENA
we => regs[2][10].ENA
we => regs[2][9].ENA
we => regs[2][8].ENA
we => regs[2][7].ENA
we => regs[2][6].ENA
we => regs[2][5].ENA
we => regs[2][4].ENA
we => regs[2][3].ENA
we => regs[2][2].ENA
we => regs[2][1].ENA
we => regs[2][0].ENA
we => regs[3][15].ENA
we => regs[3][14].ENA
we => regs[3][13].ENA
we => regs[3][12].ENA
we => regs[3][11].ENA
we => regs[3][10].ENA
we => regs[3][9].ENA
we => regs[3][8].ENA
we => regs[3][7].ENA
we => regs[3][6].ENA
we => regs[3][5].ENA
we => regs[3][4].ENA
we => regs[3][3].ENA
we => regs[3][2].ENA
we => regs[3][1].ENA
we => regs[3][0].ENA
we => regs[4][15].ENA
we => regs[4][14].ENA
we => regs[4][13].ENA
we => regs[4][12].ENA
we => regs[4][11].ENA
we => regs[4][10].ENA
we => regs[4][9].ENA
we => regs[4][8].ENA
we => regs[4][7].ENA
we => regs[4][6].ENA
we => regs[4][5].ENA
we => regs[4][4].ENA
we => regs[4][3].ENA
we => regs[4][2].ENA
we => regs[4][1].ENA
we => regs[4][0].ENA
we => regs[5][15].ENA
we => regs[5][14].ENA
we => regs[5][13].ENA
we => regs[5][12].ENA
we => regs[5][11].ENA
we => regs[5][10].ENA
we => regs[5][9].ENA
we => regs[5][8].ENA
we => regs[5][7].ENA
we => regs[5][6].ENA
we => regs[5][5].ENA
we => regs[5][4].ENA
we => regs[5][3].ENA
we => regs[5][2].ENA
we => regs[5][1].ENA
we => regs[5][0].ENA
we => regs[6][15].ENA
we => regs[6][14].ENA
we => regs[6][13].ENA
we => regs[6][12].ENA
we => regs[6][11].ENA
we => regs[6][10].ENA
we => regs[6][9].ENA
we => regs[6][8].ENA
we => regs[6][7].ENA
we => regs[6][6].ENA
we => regs[6][5].ENA
we => regs[6][4].ENA
we => regs[6][3].ENA
we => regs[6][2].ENA
we => regs[6][1].ENA
we => regs[6][0].ENA
we => regs[7][15].ENA
we => regs[7][14].ENA
we => regs[7][13].ENA
we => regs[7][12].ENA
we => regs[7][11].ENA
we => regs[7][10].ENA
we => regs[7][9].ENA
we => regs[7][8].ENA
we => regs[7][7].ENA
we => regs[7][6].ENA
we => regs[7][5].ENA
we => regs[7][4].ENA
we => regs[7][3].ENA
we => regs[7][2].ENA
we => regs[7][1].ENA
dout1[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
dout1[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
dout1[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
dout1[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
dout1[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
dout1[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
dout1[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
dout1[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
dout1[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
dout1[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
dout1[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
dout1[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
dout1[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
dout1[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
dout1[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
dout1[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
dout2[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
dout2[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
dout2[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
dout2[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
dout2[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
dout2[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
dout2[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
dout2[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
dout2[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
dout2[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
dout2[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
dout2[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
dout2[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
dout2[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
dout2[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
dout2[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE


|PICO16a_system|pico16a:pico|datapath:dp|alu16:alu
din1[0] => dout.IN0
din1[0] => dout.IN0
din1[0] => dout.IN0
din1[0] => Add0.IN16
din1[0] => Add1.IN32
din1[0] => Mux15.IN13
din1[1] => dout.IN0
din1[1] => dout.IN0
din1[1] => dout.IN0
din1[1] => Add0.IN15
din1[1] => Add1.IN31
din1[1] => Mux14.IN12
din1[2] => dout.IN0
din1[2] => dout.IN0
din1[2] => dout.IN0
din1[2] => Add0.IN14
din1[2] => Add1.IN30
din1[2] => Mux13.IN12
din1[3] => dout.IN0
din1[3] => dout.IN0
din1[3] => dout.IN0
din1[3] => Add0.IN13
din1[3] => Add1.IN29
din1[3] => Mux12.IN12
din1[4] => dout.IN0
din1[4] => dout.IN0
din1[4] => dout.IN0
din1[4] => Add0.IN12
din1[4] => Add1.IN28
din1[4] => Mux11.IN12
din1[5] => dout.IN0
din1[5] => dout.IN0
din1[5] => dout.IN0
din1[5] => Add0.IN11
din1[5] => Add1.IN27
din1[5] => Mux10.IN12
din1[6] => dout.IN0
din1[6] => dout.IN0
din1[6] => dout.IN0
din1[6] => Add0.IN10
din1[6] => Add1.IN26
din1[6] => Mux9.IN12
din1[7] => dout.IN0
din1[7] => dout.IN0
din1[7] => dout.IN0
din1[7] => Add0.IN9
din1[7] => Add1.IN25
din1[7] => Mux8.IN12
din1[8] => dout.IN0
din1[8] => dout.IN0
din1[8] => dout.IN0
din1[8] => Add0.IN8
din1[8] => Add1.IN24
din1[8] => Mux7.IN12
din1[9] => dout.IN0
din1[9] => dout.IN0
din1[9] => dout.IN0
din1[9] => Add0.IN7
din1[9] => Add1.IN23
din1[9] => Mux6.IN12
din1[10] => dout.IN0
din1[10] => dout.IN0
din1[10] => dout.IN0
din1[10] => Add0.IN6
din1[10] => Add1.IN22
din1[10] => Mux5.IN12
din1[11] => dout.IN0
din1[11] => dout.IN0
din1[11] => dout.IN0
din1[11] => Add0.IN5
din1[11] => Add1.IN21
din1[11] => Mux4.IN12
din1[12] => dout.IN0
din1[12] => dout.IN0
din1[12] => dout.IN0
din1[12] => Add0.IN4
din1[12] => Add1.IN20
din1[12] => Mux3.IN12
din1[13] => dout.IN0
din1[13] => dout.IN0
din1[13] => dout.IN0
din1[13] => Add0.IN3
din1[13] => Add1.IN19
din1[13] => Mux2.IN12
din1[14] => dout.IN0
din1[14] => dout.IN0
din1[14] => dout.IN0
din1[14] => Add0.IN2
din1[14] => Add1.IN18
din1[14] => Mux1.IN12
din1[15] => dout.IN0
din1[15] => dout.IN0
din1[15] => dout.IN0
din1[15] => Add0.IN1
din1[15] => Add1.IN17
din1[15] => Mux0.IN13
din2[0] => dout.IN1
din2[0] => dout.IN1
din2[0] => dout.IN1
din2[0] => Add0.IN32
din2[0] => Mux14.IN15
din2[0] => Mux15.IN15
din2[0] => Add1.IN16
din2[0] => Mux15.IN11
din2[1] => dout.IN1
din2[1] => dout.IN1
din2[1] => dout.IN1
din2[1] => Add0.IN31
din2[1] => Mux13.IN15
din2[1] => Mux14.IN14
din2[1] => Mux15.IN14
din2[1] => Add1.IN15
din2[1] => Mux14.IN10
din2[2] => dout.IN1
din2[2] => dout.IN1
din2[2] => dout.IN1
din2[2] => Add0.IN30
din2[2] => Mux12.IN15
din2[2] => Mux13.IN14
din2[2] => Mux14.IN13
din2[2] => Add1.IN14
din2[2] => Mux13.IN10
din2[3] => dout.IN1
din2[3] => dout.IN1
din2[3] => dout.IN1
din2[3] => Add0.IN29
din2[3] => Mux11.IN15
din2[3] => Mux12.IN14
din2[3] => Mux13.IN13
din2[3] => Add1.IN13
din2[3] => Mux12.IN10
din2[4] => dout.IN1
din2[4] => dout.IN1
din2[4] => dout.IN1
din2[4] => Add0.IN28
din2[4] => Mux10.IN15
din2[4] => Mux11.IN14
din2[4] => Mux12.IN13
din2[4] => Add1.IN12
din2[4] => Mux11.IN10
din2[5] => dout.IN1
din2[5] => dout.IN1
din2[5] => dout.IN1
din2[5] => Add0.IN27
din2[5] => Mux9.IN15
din2[5] => Mux10.IN14
din2[5] => Mux11.IN13
din2[5] => Add1.IN11
din2[5] => Mux10.IN10
din2[6] => dout.IN1
din2[6] => dout.IN1
din2[6] => dout.IN1
din2[6] => Add0.IN26
din2[6] => Mux8.IN15
din2[6] => Mux9.IN14
din2[6] => Mux10.IN13
din2[6] => Add1.IN10
din2[6] => Mux9.IN10
din2[7] => dout.IN1
din2[7] => dout.IN1
din2[7] => dout.IN1
din2[7] => Add0.IN25
din2[7] => Mux7.IN15
din2[7] => Mux8.IN14
din2[7] => Mux9.IN13
din2[7] => Add1.IN9
din2[7] => Mux8.IN10
din2[8] => dout.IN1
din2[8] => dout.IN1
din2[8] => dout.IN1
din2[8] => Add0.IN24
din2[8] => Mux6.IN15
din2[8] => Mux7.IN14
din2[8] => Mux8.IN13
din2[8] => Add1.IN8
din2[8] => Mux7.IN10
din2[9] => dout.IN1
din2[9] => dout.IN1
din2[9] => dout.IN1
din2[9] => Add0.IN23
din2[9] => Mux5.IN15
din2[9] => Mux6.IN14
din2[9] => Mux7.IN13
din2[9] => Add1.IN7
din2[9] => Mux6.IN10
din2[10] => dout.IN1
din2[10] => dout.IN1
din2[10] => dout.IN1
din2[10] => Add0.IN22
din2[10] => Mux4.IN15
din2[10] => Mux5.IN14
din2[10] => Mux6.IN13
din2[10] => Add1.IN6
din2[10] => Mux5.IN10
din2[11] => dout.IN1
din2[11] => dout.IN1
din2[11] => dout.IN1
din2[11] => Add0.IN21
din2[11] => Mux3.IN15
din2[11] => Mux4.IN14
din2[11] => Mux5.IN13
din2[11] => Add1.IN5
din2[11] => Mux4.IN10
din2[12] => dout.IN1
din2[12] => dout.IN1
din2[12] => dout.IN1
din2[12] => Add0.IN20
din2[12] => Mux2.IN15
din2[12] => Mux3.IN14
din2[12] => Mux4.IN13
din2[12] => Add1.IN4
din2[12] => Mux3.IN10
din2[13] => dout.IN1
din2[13] => dout.IN1
din2[13] => dout.IN1
din2[13] => Add0.IN19
din2[13] => Mux1.IN15
din2[13] => Mux2.IN14
din2[13] => Mux3.IN13
din2[13] => Add1.IN3
din2[13] => Mux2.IN10
din2[14] => dout.IN1
din2[14] => dout.IN1
din2[14] => dout.IN1
din2[14] => Add0.IN18
din2[14] => Mux0.IN15
din2[14] => Mux1.IN14
din2[14] => Mux2.IN13
din2[14] => Add1.IN2
din2[14] => Mux1.IN10
din2[15] => dout.IN1
din2[15] => dout.IN1
din2[15] => dout.IN1
din2[15] => Add0.IN17
din2[15] => Mux0.IN14
din2[15] => Mux1.IN13
din2[15] => Add1.IN1
din2[15] => Mux0.IN11
func[0] => Mux0.IN19
func[0] => Mux1.IN19
func[0] => Mux2.IN19
func[0] => Mux3.IN19
func[0] => Mux4.IN19
func[0] => Mux5.IN19
func[0] => Mux6.IN19
func[0] => Mux7.IN19
func[0] => Mux8.IN19
func[0] => Mux9.IN19
func[0] => Mux10.IN19
func[0] => Mux11.IN19
func[0] => Mux12.IN19
func[0] => Mux13.IN19
func[0] => Mux14.IN19
func[0] => Mux15.IN19
func[1] => Mux0.IN18
func[1] => Mux1.IN18
func[1] => Mux2.IN18
func[1] => Mux3.IN18
func[1] => Mux4.IN18
func[1] => Mux5.IN18
func[1] => Mux6.IN18
func[1] => Mux7.IN18
func[1] => Mux8.IN18
func[1] => Mux9.IN18
func[1] => Mux10.IN18
func[1] => Mux11.IN18
func[1] => Mux12.IN18
func[1] => Mux13.IN18
func[1] => Mux14.IN18
func[1] => Mux15.IN18
func[2] => Mux0.IN17
func[2] => Mux1.IN17
func[2] => Mux2.IN17
func[2] => Mux3.IN17
func[2] => Mux4.IN17
func[2] => Mux5.IN17
func[2] => Mux6.IN17
func[2] => Mux7.IN17
func[2] => Mux8.IN17
func[2] => Mux9.IN17
func[2] => Mux10.IN17
func[2] => Mux11.IN17
func[2] => Mux12.IN17
func[2] => Mux13.IN17
func[2] => Mux14.IN17
func[2] => Mux15.IN17
func[3] => Mux0.IN16
func[3] => Mux1.IN16
func[3] => Mux2.IN16
func[3] => Mux3.IN16
func[3] => Mux4.IN16
func[3] => Mux5.IN16
func[3] => Mux6.IN16
func[3] => Mux7.IN16
func[3] => Mux8.IN16
func[3] => Mux9.IN16
func[3] => Mux10.IN16
func[3] => Mux11.IN16
func[3] => Mux12.IN16
func[3] => Mux13.IN16
func[3] => Mux14.IN16
func[3] => Mux15.IN16
dout[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|PICO16a_system|pico16a:pico|datapath:dp|register_1bit:intrrupt_enable
din => dout~reg0.DATAIN
we => dout~reg0.ENA
clk => dout~reg0.CLK
rst => dout~reg0.ACLR
dout <= dout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PICO16a_system|pico16a:pico|controller:cunit
clk => state~1.DATAIN
rst => state~3.DATAIN
op[0] => alu_func.DATAB
op[0] => Equal1.IN4
op[0] => Equal11.IN4
op[0] => Equal12.IN3
op[0] => Equal15.IN1
op[0] => Equal16.IN4
op[0] => Equal17.IN2
op[0] => Equal18.IN4
op[0] => Equal19.IN3
op[0] => Equal20.IN4
op[0] => Equal21.IN2
op[0] => Equal22.IN4
op[1] => alu_func.DATAB
op[1] => Equal1.IN3
op[1] => Equal11.IN3
op[1] => Equal12.IN4
op[1] => Equal14.IN1
op[1] => Equal15.IN4
op[1] => Equal16.IN1
op[1] => Equal17.IN1
op[1] => Equal18.IN3
op[1] => Equal19.IN2
op[1] => Equal20.IN2
op[1] => Equal21.IN4
op[1] => Equal22.IN3
op[2] => alu_func.DATAB
op[2] => Equal1.IN2
op[2] => Equal11.IN2
op[2] => Equal12.IN2
op[2] => Equal14.IN0
op[2] => Equal15.IN3
op[2] => Equal16.IN3
op[2] => Equal17.IN4
op[2] => Equal18.IN1
op[2] => Equal19.IN1
op[2] => Equal20.IN1
op[2] => Equal21.IN1
op[2] => Equal22.IN2
op[3] => alu_func.DATAB
op[3] => Equal1.IN1
op[3] => Equal11.IN1
op[3] => Equal12.IN1
op[3] => Equal13.IN1
op[3] => Equal15.IN0
op[3] => Equal16.IN0
op[3] => Equal17.IN0
op[3] => Equal18.IN0
op[3] => Equal19.IN0
op[3] => Equal20.IN0
op[3] => Equal21.IN0
op[3] => Equal22.IN0
op[4] => Equal1.IN0
op[4] => Equal11.IN0
op[4] => Equal12.IN0
op[4] => Equal13.IN0
op[4] => Equal15.IN2
op[4] => Equal16.IN2
op[4] => Equal17.IN3
op[4] => Equal18.IN2
op[4] => Equal19.IN4
op[4] => Equal20.IN3
op[4] => Equal21.IN3
op[4] => Equal22.IN1
func[0] => alu_func.DATAB
func[0] => alu_func.DATAB
func[0] => Equal0.IN2
func[0] => Equal2.IN4
func[0] => Equal3.IN1
func[0] => Equal4.IN4
func[0] => Equal5.IN2
func[0] => Equal7.IN4
func[0] => Equal8.IN1
func[0] => Equal9.IN4
func[0] => Equal10.IN4
func[1] => alu_func.DATAB
func[1] => alu_func.DATAB
func[1] => Equal0.IN1
func[1] => Equal2.IN3
func[1] => Equal3.IN4
func[1] => Equal4.IN3
func[1] => Equal5.IN4
func[1] => Equal7.IN3
func[1] => Equal8.IN4
func[1] => Equal9.IN3
func[1] => Equal10.IN1
func[2] => alu_func.DATAB
func[2] => alu_func.DATAB
func[2] => Equal0.IN4
func[2] => Equal2.IN2
func[2] => Equal3.IN3
func[2] => Equal4.IN1
func[2] => Equal5.IN1
func[2] => Equal7.IN2
func[2] => Equal8.IN3
func[2] => Equal9.IN1
func[2] => Equal10.IN3
func[3] => alu_func.DATAB
func[3] => Equal0.IN3
func[3] => Equal2.IN0
func[3] => Equal3.IN0
func[3] => Equal4.IN0
func[3] => Equal5.IN0
func[3] => Equal6.IN1
func[3] => Equal7.IN1
func[3] => Equal8.IN2
func[3] => Equal9.IN2
func[3] => Equal10.IN2
func[4] => Equal0.IN0
func[4] => Equal2.IN1
func[4] => Equal3.IN2
func[4] => Equal4.IN2
func[4] => Equal5.IN3
func[4] => Equal6.IN0
func[4] => Equal7.IN0
func[4] => Equal8.IN0
func[4] => Equal9.IN0
func[4] => Equal10.IN0
isZero_reg1 => pc_we.DATAB
isZero_reg1 => pc_we.DATAB
sign_reg1 => pc_we.DATAB
sign_reg1 => pc_we.DATAB
mem_addr_bit => ~NO_FANOUT~
int_req1 => always1.IN0
int_req1 => dSel.OUTPUTSELECT
int_req1 => dSel.OUTPUTSELECT
int_req2 => always1.IN1
int_req2 => dSel.DATAA
int_req2 => dSel.DATAA
ienable_out => always1.IN1
ir_we <= ir_we.DB_MAX_OUTPUT_PORT_TYPE
pc_we <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
rf_we <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
reg1_we <= reg1_we.DB_MAX_OUTPUT_PORT_TYPE
reg2_we <= reg2_we.DB_MAX_OUTPUT_PORT_TYPE
iar_we <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
doutSel <= doutSel.DB_MAX_OUTPUT_PORT_TYPE
addrSel <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
jal_op <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
ienable_in <= ienable_in.DB_MAX_OUTPUT_PORT_TYPE
ienable_we <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
iarSel <= iarSel.DB_MAX_OUTPUT_PORT_TYPE
aluSrc1[0] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
aluSrc1[1] <= aluSrc1.DB_MAX_OUTPUT_PORT_TYPE
aluSrc2[0] <= aluSrc2.DB_MAX_OUTPUT_PORT_TYPE
aluSrc2[1] <= aluSrc2[1].DB_MAX_OUTPUT_PORT_TYPE
ir_extendSel[0] <= ir_extendSel.DB_MAX_OUTPUT_PORT_TYPE
ir_extendSel[1] <= ir_extendSel.DB_MAX_OUTPUT_PORT_TYPE
dSel[0] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
dSel[1] <= <GND>
dSel[2] <= dSel.DB_MAX_OUTPUT_PORT_TYPE
dSel2 <= dSel2.DB_MAX_OUTPUT_PORT_TYPE
alu_func[0] <= alu_func.DB_MAX_OUTPUT_PORT_TYPE
alu_func[1] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
alu_func[2] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
alu_func[3] <= alu_func.DB_MAX_OUTPUT_PORT_TYPE
we <= we.DB_MAX_OUTPUT_PORT_TYPE
pcSel <= pcSel.DB_MAX_OUTPUT_PORT_TYPE


|PICO16a_system|memory:rmem
from_cpu[0] => from_cpu[0].IN1
from_cpu[1] => from_cpu[1].IN1
from_cpu[2] => from_cpu[2].IN1
from_cpu[3] => from_cpu[3].IN1
from_cpu[4] => from_cpu[4].IN1
from_cpu[5] => from_cpu[5].IN1
from_cpu[6] => from_cpu[6].IN1
from_cpu[7] => from_cpu[7].IN1
from_cpu[8] => from_cpu[8].IN1
from_cpu[9] => from_cpu[9].IN1
from_cpu[10] => from_cpu[10].IN1
from_cpu[11] => from_cpu[11].IN1
from_cpu[12] => from_cpu[12].IN1
from_cpu[13] => from_cpu[13].IN1
from_cpu[14] => from_cpu[14].IN1
from_cpu[15] => from_cpu[15].IN1
we => comb.IN1
we => always0.IN1
cpu_clk => cpu_clk.IN1
rst => read.ACLR
adrs[0] => adrs[0].IN1
adrs[1] => adrs[1].IN1
adrs[2] => adrs[2].IN1
adrs[3] => adrs[3].IN1
adrs[4] => adrs[4].IN1
adrs[5] => adrs[5].IN1
adrs[6] => adrs[6].IN1
adrs[7] => adrs[7].IN1
adrs[8] => adrs[8].IN1
adrs[9] => Equal0.IN6
adrs[10] => Equal0.IN5
adrs[11] => Equal0.IN4
adrs[12] => Equal0.IN3
adrs[13] => Equal0.IN2
adrs[14] => Equal0.IN1
adrs[15] => Equal0.IN0
to_cpu[0] <= to_cpu[0].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[1] <= to_cpu[1].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[2] <= to_cpu[2].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[3] <= to_cpu[3].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[4] <= to_cpu[4].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[5] <= to_cpu[5].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[6] <= to_cpu[6].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[7] <= to_cpu[7].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[8] <= to_cpu[8].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[9] <= to_cpu[9].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[10] <= to_cpu[10].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[11] <= to_cpu[11].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[12] <= to_cpu[12].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[13] <= to_cpu[13].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[14] <= to_cpu[14].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[15] <= to_cpu[15].DB_MAX_OUTPUT_PORT_TYPE


|PICO16a_system|memory:rmem|mem:imem
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|PICO16a_system|memory:rmem|mem:imem|altsyncram:altsyncram_component
wren_a => altsyncram_ofg1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ofg1:auto_generated.data_a[0]
data_a[1] => altsyncram_ofg1:auto_generated.data_a[1]
data_a[2] => altsyncram_ofg1:auto_generated.data_a[2]
data_a[3] => altsyncram_ofg1:auto_generated.data_a[3]
data_a[4] => altsyncram_ofg1:auto_generated.data_a[4]
data_a[5] => altsyncram_ofg1:auto_generated.data_a[5]
data_a[6] => altsyncram_ofg1:auto_generated.data_a[6]
data_a[7] => altsyncram_ofg1:auto_generated.data_a[7]
data_a[8] => altsyncram_ofg1:auto_generated.data_a[8]
data_a[9] => altsyncram_ofg1:auto_generated.data_a[9]
data_a[10] => altsyncram_ofg1:auto_generated.data_a[10]
data_a[11] => altsyncram_ofg1:auto_generated.data_a[11]
data_a[12] => altsyncram_ofg1:auto_generated.data_a[12]
data_a[13] => altsyncram_ofg1:auto_generated.data_a[13]
data_a[14] => altsyncram_ofg1:auto_generated.data_a[14]
data_a[15] => altsyncram_ofg1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ofg1:auto_generated.address_a[0]
address_a[1] => altsyncram_ofg1:auto_generated.address_a[1]
address_a[2] => altsyncram_ofg1:auto_generated.address_a[2]
address_a[3] => altsyncram_ofg1:auto_generated.address_a[3]
address_a[4] => altsyncram_ofg1:auto_generated.address_a[4]
address_a[5] => altsyncram_ofg1:auto_generated.address_a[5]
address_a[6] => altsyncram_ofg1:auto_generated.address_a[6]
address_a[7] => altsyncram_ofg1:auto_generated.address_a[7]
address_a[8] => altsyncram_ofg1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ofg1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ofg1:auto_generated.q_a[0]
q_a[1] <= altsyncram_ofg1:auto_generated.q_a[1]
q_a[2] <= altsyncram_ofg1:auto_generated.q_a[2]
q_a[3] <= altsyncram_ofg1:auto_generated.q_a[3]
q_a[4] <= altsyncram_ofg1:auto_generated.q_a[4]
q_a[5] <= altsyncram_ofg1:auto_generated.q_a[5]
q_a[6] <= altsyncram_ofg1:auto_generated.q_a[6]
q_a[7] <= altsyncram_ofg1:auto_generated.q_a[7]
q_a[8] <= altsyncram_ofg1:auto_generated.q_a[8]
q_a[9] <= altsyncram_ofg1:auto_generated.q_a[9]
q_a[10] <= altsyncram_ofg1:auto_generated.q_a[10]
q_a[11] <= altsyncram_ofg1:auto_generated.q_a[11]
q_a[12] <= altsyncram_ofg1:auto_generated.q_a[12]
q_a[13] <= altsyncram_ofg1:auto_generated.q_a[13]
q_a[14] <= altsyncram_ofg1:auto_generated.q_a[14]
q_a[15] <= altsyncram_ofg1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|PICO16a_system|memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated
address_a[0] => altsyncram_lrb2:altsyncram1.address_a[0]
address_a[1] => altsyncram_lrb2:altsyncram1.address_a[1]
address_a[2] => altsyncram_lrb2:altsyncram1.address_a[2]
address_a[3] => altsyncram_lrb2:altsyncram1.address_a[3]
address_a[4] => altsyncram_lrb2:altsyncram1.address_a[4]
address_a[5] => altsyncram_lrb2:altsyncram1.address_a[5]
address_a[6] => altsyncram_lrb2:altsyncram1.address_a[6]
address_a[7] => altsyncram_lrb2:altsyncram1.address_a[7]
address_a[8] => altsyncram_lrb2:altsyncram1.address_a[8]
clock0 => altsyncram_lrb2:altsyncram1.clock0
data_a[0] => altsyncram_lrb2:altsyncram1.data_a[0]
data_a[1] => altsyncram_lrb2:altsyncram1.data_a[1]
data_a[2] => altsyncram_lrb2:altsyncram1.data_a[2]
data_a[3] => altsyncram_lrb2:altsyncram1.data_a[3]
data_a[4] => altsyncram_lrb2:altsyncram1.data_a[4]
data_a[5] => altsyncram_lrb2:altsyncram1.data_a[5]
data_a[6] => altsyncram_lrb2:altsyncram1.data_a[6]
data_a[7] => altsyncram_lrb2:altsyncram1.data_a[7]
data_a[8] => altsyncram_lrb2:altsyncram1.data_a[8]
data_a[9] => altsyncram_lrb2:altsyncram1.data_a[9]
data_a[10] => altsyncram_lrb2:altsyncram1.data_a[10]
data_a[11] => altsyncram_lrb2:altsyncram1.data_a[11]
data_a[12] => altsyncram_lrb2:altsyncram1.data_a[12]
data_a[13] => altsyncram_lrb2:altsyncram1.data_a[13]
data_a[14] => altsyncram_lrb2:altsyncram1.data_a[14]
data_a[15] => altsyncram_lrb2:altsyncram1.data_a[15]
q_a[0] <= altsyncram_lrb2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_lrb2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_lrb2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_lrb2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_lrb2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_lrb2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_lrb2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_lrb2:altsyncram1.q_a[7]
q_a[8] <= altsyncram_lrb2:altsyncram1.q_a[8]
q_a[9] <= altsyncram_lrb2:altsyncram1.q_a[9]
q_a[10] <= altsyncram_lrb2:altsyncram1.q_a[10]
q_a[11] <= altsyncram_lrb2:altsyncram1.q_a[11]
q_a[12] <= altsyncram_lrb2:altsyncram1.q_a[12]
q_a[13] <= altsyncram_lrb2:altsyncram1.q_a[13]
q_a[14] <= altsyncram_lrb2:altsyncram1.q_a[14]
q_a[15] <= altsyncram_lrb2:altsyncram1.q_a[15]
wren_a => altsyncram_lrb2:altsyncram1.wren_a


|PICO16a_system|memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_a[8] <= ram_block3a8.PORTADATAOUT
q_a[9] <= ram_block3a9.PORTADATAOUT
q_a[10] <= ram_block3a10.PORTADATAOUT
q_a[11] <= ram_block3a11.PORTADATAOUT
q_a[12] <= ram_block3a12.PORTADATAOUT
q_a[13] <= ram_block3a13.PORTADATAOUT
q_a[14] <= ram_block3a14.PORTADATAOUT
q_a[15] <= ram_block3a15.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a15.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE
wren_b => ram_block3a8.PORTBWE
wren_b => ram_block3a9.PORTBWE
wren_b => ram_block3a10.PORTBWE
wren_b => ram_block3a11.PORTBWE
wren_b => ram_block3a12.PORTBWE
wren_b => ram_block3a13.PORTBWE
wren_b => ram_block3a14.PORTBWE
wren_b => ram_block3a15.PORTBWE


|PICO16a_system|memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
data_read[12] => ram_rom_data_reg.DATAB
data_read[13] => ram_rom_data_reg.DATAB
data_read[14] => ram_rom_data_reg.DATAB
data_read[15] => ram_rom_data_reg.DATAB
raw_tck => is_in_use_reg.CLK
raw_tck => bypass_reg_out.CLK
raw_tck => ir_loaded_address_reg[0].CLK
raw_tck => ir_loaded_address_reg[1].CLK
raw_tck => ir_loaded_address_reg[2].CLK
raw_tck => ir_loaded_address_reg[3].CLK
raw_tck => ram_rom_data_shift_cntr_reg[0].CLK
raw_tck => ram_rom_data_shift_cntr_reg[1].CLK
raw_tck => ram_rom_data_shift_cntr_reg[2].CLK
raw_tck => ram_rom_data_shift_cntr_reg[3].CLK
raw_tck => ram_rom_data_shift_cntr_reg[4].CLK
raw_tck => ram_rom_data_reg[0].CLK
raw_tck => ram_rom_data_reg[1].CLK
raw_tck => ram_rom_data_reg[2].CLK
raw_tck => ram_rom_data_reg[3].CLK
raw_tck => ram_rom_data_reg[4].CLK
raw_tck => ram_rom_data_reg[5].CLK
raw_tck => ram_rom_data_reg[6].CLK
raw_tck => ram_rom_data_reg[7].CLK
raw_tck => ram_rom_data_reg[8].CLK
raw_tck => ram_rom_data_reg[9].CLK
raw_tck => ram_rom_data_reg[10].CLK
raw_tck => ram_rom_data_reg[11].CLK
raw_tck => ram_rom_data_reg[12].CLK
raw_tck => ram_rom_data_reg[13].CLK
raw_tck => ram_rom_data_reg[14].CLK
raw_tck => ram_rom_data_reg[15].CLK
raw_tck => ram_rom_addr_reg[0].CLK
raw_tck => ram_rom_addr_reg[1].CLK
raw_tck => ram_rom_addr_reg[2].CLK
raw_tck => ram_rom_addr_reg[3].CLK
raw_tck => ram_rom_addr_reg[4].CLK
raw_tck => ram_rom_addr_reg[5].CLK
raw_tck => ram_rom_addr_reg[6].CLK
raw_tck => ram_rom_addr_reg[7].CLK
raw_tck => ram_rom_addr_reg[8].CLK
raw_tck => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TCK
raw_tck => tck_usr.DATAIN
tdi => ram_rom_addr_reg.DATAB
tdi => ram_rom_data_reg.DATAB
tdi => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TDI
tdi => bypass_reg_out.DATAIN
usr1 => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.USR1
usr1 => dr_scan.IN0
usr1 => name_gen.IN0
jtag_state_cdr => name_gen.IN0
jtag_state_sdr => sdr.IN1
jtag_state_sdr => name_gen.IN1
jtag_state_sdr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.SHIFT
jtag_state_e1dr => ram_rom_update_write_ena.IN1
jtag_state_udr => udr.IN1
jtag_state_udr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.UPDATE
jtag_state_uir => ~NO_FANOUT~
clr => is_in_use_reg.ACLR
clr => bypass_reg_out.ACLR
ena => dr_scan.IN1
ena => name_gen.IN1
ena => bypass_reg_out.ENA
ir_in[0] => process_0.IN0
ir_in[0] => tdo.OUTPUTSELECT
ir_in[0] => is_in_use_reg.OUTPUTSELECT
ir_in[0] => ram_rom_addr_reg[0].ACLR
ir_in[0] => ram_rom_addr_reg[1].ACLR
ir_in[0] => ram_rom_addr_reg[2].ACLR
ir_in[0] => ram_rom_addr_reg[3].ACLR
ir_in[0] => ram_rom_addr_reg[4].ACLR
ir_in[0] => ram_rom_addr_reg[5].ACLR
ir_in[0] => ram_rom_addr_reg[6].ACLR
ir_in[0] => ram_rom_addr_reg[7].ACLR
ir_in[0] => ram_rom_addr_reg[8].ACLR
ir_in[1] => process_0.IN1
ir_in[1] => process_0.IN0
ir_in[1] => ram_rom_incr_addr.IN1
ir_in[2] => process_0.IN1
ir_in[2] => ram_rom_incr_addr.IN1
ir_in[2] => enable_write.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => ram_rom_data_shift_cntr_reg[0].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[1].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[2].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[3].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[4].ACLR
ir_in[4] => process_0.IN1
ir_in[4] => is_in_use_reg.OUTPUTSELECT
ir_out[0] <= is_in_use_reg.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_loaded_address_reg[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= ir_loaded_address_reg[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= ir_loaded_address_reg[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= ir_loaded_address_reg[3].DB_MAX_OUTPUT_PORT_TYPE
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|PICO16a_system|memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|PICO16a_system|dev_cnt_7seg:dev7seg
from_cpu[0] => from_cpu[0].IN4
from_cpu[1] => from_cpu[1].IN4
from_cpu[2] => from_cpu[2].IN4
from_cpu[3] => from_cpu[3].IN4
from_cpu[4] => from_cpu[4].IN4
from_cpu[5] => from_cpu[5].IN4
from_cpu[6] => from_cpu[6].IN4
from_cpu[7] => from_cpu[7].IN4
from_cpu[8] => from_cpu[8].IN4
from_cpu[9] => from_cpu[9].IN4
from_cpu[10] => from_cpu[10].IN4
from_cpu[11] => from_cpu[11].IN4
from_cpu[12] => from_cpu[12].IN4
from_cpu[13] => from_cpu[13].IN4
from_cpu[14] => from_cpu[14].IN4
from_cpu[15] => from_cpu[15].IN4
we => we.IN5
cpu_clk => cpu_clk.IN5
rst => rst.IN5
adrs[0] => adrs[0].IN1
adrs[1] => adrs[1].IN1
adrs[2] => adrs[2].IN1
adrs[3] => adrs[3].IN1
adrs[4] => adrs[4].IN1
adrs[5] => adrs[5].IN1
adrs[6] => adrs[6].IN1
adrs[7] => adrs[7].IN1
adrs[8] => adrs[8].IN1
adrs[9] => adrs[9].IN1
adrs[10] => adrs[10].IN1
adrs[11] => adrs[11].IN1
adrs[12] => adrs[12].IN1
adrs[13] => adrs[13].IN1
adrs[14] => adrs[14].IN1
adrs[15] => adrs[15].IN1
to_cpu[0] <= to_cpu[0].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[1] <= to_cpu[1].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[2] <= to_cpu[2].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[3] <= to_cpu[3].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[4] <= to_cpu[4].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[5] <= to_cpu[5].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[6] <= to_cpu[6].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[7] <= to_cpu[7].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[8] <= to_cpu[8].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[9] <= to_cpu[9].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[10] <= to_cpu[10].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[11] <= to_cpu[11].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[12] <= to_cpu[12].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[13] <= to_cpu[13].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[14] <= to_cpu[14].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[15] <= to_cpu[15].DB_MAX_OUTPUT_PORT_TYPE
hex0[0] <= dev_interface_7seg:for_hex0.HEX
hex0[1] <= dev_interface_7seg:for_hex0.HEX
hex0[2] <= dev_interface_7seg:for_hex0.HEX
hex0[3] <= dev_interface_7seg:for_hex0.HEX
hex0[4] <= dev_interface_7seg:for_hex0.HEX
hex0[5] <= dev_interface_7seg:for_hex0.HEX
hex0[6] <= dev_interface_7seg:for_hex0.HEX
hex1[0] <= dev_interface_7seg:for_hex1.HEX
hex1[1] <= dev_interface_7seg:for_hex1.HEX
hex1[2] <= dev_interface_7seg:for_hex1.HEX
hex1[3] <= dev_interface_7seg:for_hex1.HEX
hex1[4] <= dev_interface_7seg:for_hex1.HEX
hex1[5] <= dev_interface_7seg:for_hex1.HEX
hex1[6] <= dev_interface_7seg:for_hex1.HEX
hex2[0] <= dev_interface_7seg:for_hex2.HEX
hex2[1] <= dev_interface_7seg:for_hex2.HEX
hex2[2] <= dev_interface_7seg:for_hex2.HEX
hex2[3] <= dev_interface_7seg:for_hex2.HEX
hex2[4] <= dev_interface_7seg:for_hex2.HEX
hex2[5] <= dev_interface_7seg:for_hex2.HEX
hex2[6] <= dev_interface_7seg:for_hex2.HEX
hex3[0] <= dev_interface_7seg:for_hex3.HEX
hex3[1] <= dev_interface_7seg:for_hex3.HEX
hex3[2] <= dev_interface_7seg:for_hex3.HEX
hex3[3] <= dev_interface_7seg:for_hex3.HEX
hex3[4] <= dev_interface_7seg:for_hex3.HEX
hex3[5] <= dev_interface_7seg:for_hex3.HEX
hex3[6] <= dev_interface_7seg:for_hex3.HEX


|PICO16a_system|dev_cnt_7seg:dev7seg|adrs_dec_7seg:adrs_dec
adrs[0] => Equal1.IN1
adrs[0] => Equal2.IN0
adrs[0] => Equal3.IN1
adrs[0] => Equal4.IN1
adrs[1] => Equal1.IN0
adrs[1] => Equal2.IN1
adrs[1] => Equal3.IN0
adrs[1] => Equal4.IN0
adrs[2] => Equal0.IN15
adrs[3] => Equal0.IN1
adrs[4] => Equal0.IN14
adrs[5] => Equal0.IN13
adrs[6] => Equal0.IN12
adrs[7] => Equal0.IN11
adrs[8] => Equal0.IN10
adrs[9] => Equal0.IN9
adrs[10] => Equal0.IN8
adrs[11] => Equal0.IN7
adrs[12] => Equal0.IN6
adrs[13] => Equal0.IN5
adrs[14] => Equal0.IN4
adrs[15] => Equal0.IN0
cpu_clk => read_hex3~reg0.CLK
cpu_clk => read_hex2~reg0.CLK
cpu_clk => read_hex1~reg0.CLK
cpu_clk => read_hex0~reg0.CLK
we => always0.IN1
we => always0.IN1
we => always0.IN1
we => always0.IN1
cs_hex0 <= cs_hex.DB_MAX_OUTPUT_PORT_TYPE
cs_hex1 <= cs_hex[1].DB_MAX_OUTPUT_PORT_TYPE
cs_hex2 <= cs_hex[2].DB_MAX_OUTPUT_PORT_TYPE
cs_hex3 <= cs_hex[3].DB_MAX_OUTPUT_PORT_TYPE
rst => read_hex3~reg0.ACLR
rst => read_hex2~reg0.ACLR
rst => read_hex1~reg0.ACLR
rst => read_hex0~reg0.ACLR
read_hex0 <= read_hex0~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_hex1 <= read_hex1~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_hex2 <= read_hex2~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_hex3 <= read_hex3~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PICO16a_system|dev_cnt_7seg:dev7seg|dev_interface_7seg:for_hex0
from_cpu[0] => d_reg.DATAB
from_cpu[1] => d_reg.DATAB
from_cpu[2] => d_reg.DATAB
from_cpu[3] => d_reg.DATAB
from_cpu[4] => ~NO_FANOUT~
from_cpu[5] => ~NO_FANOUT~
from_cpu[6] => ~NO_FANOUT~
from_cpu[7] => ~NO_FANOUT~
from_cpu[8] => ~NO_FANOUT~
from_cpu[9] => ~NO_FANOUT~
from_cpu[10] => ~NO_FANOUT~
from_cpu[11] => ~NO_FANOUT~
from_cpu[12] => ~NO_FANOUT~
from_cpu[13] => ~NO_FANOUT~
from_cpu[14] => ~NO_FANOUT~
from_cpu[15] => ~NO_FANOUT~
rst => d_reg[0].ACLR
rst => d_reg[1].ACLR
rst => d_reg[2].ACLR
rst => d_reg[3].ACLR
cpu_clk => d_reg[0].CLK
cpu_clk => d_reg[1].CLK
cpu_clk => d_reg[2].CLK
cpu_clk => d_reg[3].CLK
cs => always0.IN0
we => always0.IN1
to_cpu[0] <= d_reg[0].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[1] <= d_reg[1].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[2] <= d_reg[2].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[3] <= d_reg[3].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[4] <= <GND>
to_cpu[5] <= <GND>
to_cpu[6] <= <GND>
to_cpu[7] <= <GND>
to_cpu[8] <= <GND>
to_cpu[9] <= <GND>
to_cpu[10] <= <GND>
to_cpu[11] <= <GND>
to_cpu[12] <= <GND>
to_cpu[13] <= <GND>
to_cpu[14] <= <GND>
to_cpu[15] <= <GND>
HEX[0] <= sevenseg_dec:segment0.dout
HEX[1] <= sevenseg_dec:segment0.dout
HEX[2] <= sevenseg_dec:segment0.dout
HEX[3] <= sevenseg_dec:segment0.dout
HEX[4] <= sevenseg_dec:segment0.dout
HEX[5] <= sevenseg_dec:segment0.dout
HEX[6] <= sevenseg_dec:segment0.dout


|PICO16a_system|dev_cnt_7seg:dev7seg|dev_interface_7seg:for_hex0|sevenseg_dec:segment0
din[0] => Decoder0.IN3
din[1] => Decoder0.IN2
din[2] => Decoder0.IN1
din[3] => Decoder0.IN0
dout[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|PICO16a_system|dev_cnt_7seg:dev7seg|dev_interface_7seg:for_hex1
from_cpu[0] => d_reg.DATAB
from_cpu[1] => d_reg.DATAB
from_cpu[2] => d_reg.DATAB
from_cpu[3] => d_reg.DATAB
from_cpu[4] => ~NO_FANOUT~
from_cpu[5] => ~NO_FANOUT~
from_cpu[6] => ~NO_FANOUT~
from_cpu[7] => ~NO_FANOUT~
from_cpu[8] => ~NO_FANOUT~
from_cpu[9] => ~NO_FANOUT~
from_cpu[10] => ~NO_FANOUT~
from_cpu[11] => ~NO_FANOUT~
from_cpu[12] => ~NO_FANOUT~
from_cpu[13] => ~NO_FANOUT~
from_cpu[14] => ~NO_FANOUT~
from_cpu[15] => ~NO_FANOUT~
rst => d_reg[0].ACLR
rst => d_reg[1].ACLR
rst => d_reg[2].ACLR
rst => d_reg[3].ACLR
cpu_clk => d_reg[0].CLK
cpu_clk => d_reg[1].CLK
cpu_clk => d_reg[2].CLK
cpu_clk => d_reg[3].CLK
cs => always0.IN0
we => always0.IN1
to_cpu[0] <= d_reg[0].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[1] <= d_reg[1].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[2] <= d_reg[2].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[3] <= d_reg[3].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[4] <= <GND>
to_cpu[5] <= <GND>
to_cpu[6] <= <GND>
to_cpu[7] <= <GND>
to_cpu[8] <= <GND>
to_cpu[9] <= <GND>
to_cpu[10] <= <GND>
to_cpu[11] <= <GND>
to_cpu[12] <= <GND>
to_cpu[13] <= <GND>
to_cpu[14] <= <GND>
to_cpu[15] <= <GND>
HEX[0] <= sevenseg_dec:segment0.dout
HEX[1] <= sevenseg_dec:segment0.dout
HEX[2] <= sevenseg_dec:segment0.dout
HEX[3] <= sevenseg_dec:segment0.dout
HEX[4] <= sevenseg_dec:segment0.dout
HEX[5] <= sevenseg_dec:segment0.dout
HEX[6] <= sevenseg_dec:segment0.dout


|PICO16a_system|dev_cnt_7seg:dev7seg|dev_interface_7seg:for_hex1|sevenseg_dec:segment0
din[0] => Decoder0.IN3
din[1] => Decoder0.IN2
din[2] => Decoder0.IN1
din[3] => Decoder0.IN0
dout[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|PICO16a_system|dev_cnt_7seg:dev7seg|dev_interface_7seg:for_hex2
from_cpu[0] => d_reg.DATAB
from_cpu[1] => d_reg.DATAB
from_cpu[2] => d_reg.DATAB
from_cpu[3] => d_reg.DATAB
from_cpu[4] => ~NO_FANOUT~
from_cpu[5] => ~NO_FANOUT~
from_cpu[6] => ~NO_FANOUT~
from_cpu[7] => ~NO_FANOUT~
from_cpu[8] => ~NO_FANOUT~
from_cpu[9] => ~NO_FANOUT~
from_cpu[10] => ~NO_FANOUT~
from_cpu[11] => ~NO_FANOUT~
from_cpu[12] => ~NO_FANOUT~
from_cpu[13] => ~NO_FANOUT~
from_cpu[14] => ~NO_FANOUT~
from_cpu[15] => ~NO_FANOUT~
rst => d_reg[0].ACLR
rst => d_reg[1].ACLR
rst => d_reg[2].ACLR
rst => d_reg[3].ACLR
cpu_clk => d_reg[0].CLK
cpu_clk => d_reg[1].CLK
cpu_clk => d_reg[2].CLK
cpu_clk => d_reg[3].CLK
cs => always0.IN0
we => always0.IN1
to_cpu[0] <= d_reg[0].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[1] <= d_reg[1].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[2] <= d_reg[2].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[3] <= d_reg[3].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[4] <= <GND>
to_cpu[5] <= <GND>
to_cpu[6] <= <GND>
to_cpu[7] <= <GND>
to_cpu[8] <= <GND>
to_cpu[9] <= <GND>
to_cpu[10] <= <GND>
to_cpu[11] <= <GND>
to_cpu[12] <= <GND>
to_cpu[13] <= <GND>
to_cpu[14] <= <GND>
to_cpu[15] <= <GND>
HEX[0] <= sevenseg_dec:segment0.dout
HEX[1] <= sevenseg_dec:segment0.dout
HEX[2] <= sevenseg_dec:segment0.dout
HEX[3] <= sevenseg_dec:segment0.dout
HEX[4] <= sevenseg_dec:segment0.dout
HEX[5] <= sevenseg_dec:segment0.dout
HEX[6] <= sevenseg_dec:segment0.dout


|PICO16a_system|dev_cnt_7seg:dev7seg|dev_interface_7seg:for_hex2|sevenseg_dec:segment0
din[0] => Decoder0.IN3
din[1] => Decoder0.IN2
din[2] => Decoder0.IN1
din[3] => Decoder0.IN0
dout[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|PICO16a_system|dev_cnt_7seg:dev7seg|dev_interface_7seg:for_hex3
from_cpu[0] => d_reg.DATAB
from_cpu[1] => d_reg.DATAB
from_cpu[2] => d_reg.DATAB
from_cpu[3] => d_reg.DATAB
from_cpu[4] => ~NO_FANOUT~
from_cpu[5] => ~NO_FANOUT~
from_cpu[6] => ~NO_FANOUT~
from_cpu[7] => ~NO_FANOUT~
from_cpu[8] => ~NO_FANOUT~
from_cpu[9] => ~NO_FANOUT~
from_cpu[10] => ~NO_FANOUT~
from_cpu[11] => ~NO_FANOUT~
from_cpu[12] => ~NO_FANOUT~
from_cpu[13] => ~NO_FANOUT~
from_cpu[14] => ~NO_FANOUT~
from_cpu[15] => ~NO_FANOUT~
rst => d_reg[0].ACLR
rst => d_reg[1].ACLR
rst => d_reg[2].ACLR
rst => d_reg[3].ACLR
cpu_clk => d_reg[0].CLK
cpu_clk => d_reg[1].CLK
cpu_clk => d_reg[2].CLK
cpu_clk => d_reg[3].CLK
cs => always0.IN0
we => always0.IN1
to_cpu[0] <= d_reg[0].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[1] <= d_reg[1].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[2] <= d_reg[2].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[3] <= d_reg[3].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[4] <= <GND>
to_cpu[5] <= <GND>
to_cpu[6] <= <GND>
to_cpu[7] <= <GND>
to_cpu[8] <= <GND>
to_cpu[9] <= <GND>
to_cpu[10] <= <GND>
to_cpu[11] <= <GND>
to_cpu[12] <= <GND>
to_cpu[13] <= <GND>
to_cpu[14] <= <GND>
to_cpu[15] <= <GND>
HEX[0] <= sevenseg_dec:segment0.dout
HEX[1] <= sevenseg_dec:segment0.dout
HEX[2] <= sevenseg_dec:segment0.dout
HEX[3] <= sevenseg_dec:segment0.dout
HEX[4] <= sevenseg_dec:segment0.dout
HEX[5] <= sevenseg_dec:segment0.dout
HEX[6] <= sevenseg_dec:segment0.dout


|PICO16a_system|dev_cnt_7seg:dev7seg|dev_interface_7seg:for_hex3|sevenseg_dec:segment0
din[0] => Decoder0.IN3
din[1] => Decoder0.IN2
din[2] => Decoder0.IN1
din[3] => Decoder0.IN0
dout[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|PICO16a_system|dev_cnt_LCD:dev_cnt_LCD
cpu_clk => cpu_clk.IN1
sys_clk => sys_clk.IN1
rst => rst.IN1
adrs[0] => adrs[0].IN1
adrs[1] => adrs[1].IN1
adrs[2] => adrs[2].IN1
adrs[3] => adrs[3].IN1
adrs[4] => adrs[4].IN1
adrs[5] => Equal0.IN15
adrs[6] => Equal0.IN1
adrs[7] => Equal0.IN14
adrs[8] => Equal0.IN13
adrs[9] => Equal0.IN12
adrs[10] => Equal0.IN11
adrs[11] => Equal0.IN10
adrs[12] => Equal0.IN9
adrs[13] => Equal0.IN8
adrs[14] => Equal0.IN7
adrs[15] => Equal0.IN0
from_cpu[0] => from_cpu[0].IN1
from_cpu[1] => from_cpu[1].IN1
from_cpu[2] => from_cpu[2].IN1
from_cpu[3] => from_cpu[3].IN1
from_cpu[4] => from_cpu[4].IN1
from_cpu[5] => from_cpu[5].IN1
from_cpu[6] => from_cpu[6].IN1
from_cpu[7] => from_cpu[7].IN1
from_cpu[8] => from_cpu[8].IN1
from_cpu[9] => from_cpu[9].IN1
from_cpu[10] => from_cpu[10].IN1
from_cpu[11] => from_cpu[11].IN1
from_cpu[12] => from_cpu[12].IN1
from_cpu[13] => from_cpu[13].IN1
from_cpu[14] => from_cpu[14].IN1
from_cpu[15] => from_cpu[15].IN1
to_cpu[0] <= to_cpu[0].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[1] <= to_cpu[1].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[2] <= to_cpu[2].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[3] <= to_cpu[3].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[4] <= to_cpu[4].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[5] <= to_cpu[5].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[6] <= to_cpu[6].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[7] <= to_cpu[7].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[8] <= to_cpu[8].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[9] <= to_cpu[9].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[10] <= to_cpu[10].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[11] <= to_cpu[11].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[12] <= to_cpu[12].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[13] <= to_cpu[13].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[14] <= to_cpu[14].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[15] <= to_cpu[15].DB_MAX_OUTPUT_PORT_TYPE
we => we.IN1
LCD_DATA[0] <= dev_interface_LCD:lcd.LCD_DATA
LCD_DATA[1] <= dev_interface_LCD:lcd.LCD_DATA
LCD_DATA[2] <= dev_interface_LCD:lcd.LCD_DATA
LCD_DATA[3] <= dev_interface_LCD:lcd.LCD_DATA
LCD_DATA[4] <= dev_interface_LCD:lcd.LCD_DATA
LCD_DATA[5] <= dev_interface_LCD:lcd.LCD_DATA
LCD_DATA[6] <= dev_interface_LCD:lcd.LCD_DATA
LCD_DATA[7] <= dev_interface_LCD:lcd.LCD_DATA
LCD_RW <= dev_interface_LCD:lcd.LCD_RW
LCD_EN <= dev_interface_LCD:lcd.LCD_EN
LCD_RS <= dev_interface_LCD:lcd.LCD_RS


|PICO16a_system|dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd
cpu_clk => cpu_clk.IN2
sys_clk => sys_clk.IN2
rst => rst.IN1
adrs[0] => adrs[0].IN2
adrs[1] => adrs[1].IN2
adrs[2] => adrs[2].IN2
adrs[3] => adrs[3].IN2
adrs[4] => adrs[4].IN2
from_cpu[0] => from_cpu[0].IN2
from_cpu[1] => from_cpu[1].IN2
from_cpu[2] => from_cpu[2].IN2
from_cpu[3] => from_cpu[3].IN2
from_cpu[4] => from_cpu[4].IN2
from_cpu[5] => from_cpu[5].IN2
from_cpu[6] => from_cpu[6].IN2
from_cpu[7] => from_cpu[7].IN2
from_cpu[8] => ~NO_FANOUT~
from_cpu[9] => ~NO_FANOUT~
from_cpu[10] => ~NO_FANOUT~
from_cpu[11] => ~NO_FANOUT~
from_cpu[12] => ~NO_FANOUT~
from_cpu[13] => ~NO_FANOUT~
from_cpu[14] => ~NO_FANOUT~
from_cpu[15] => ~NO_FANOUT~
to_cpu[0] <= dpram8x32:scan_ram.q_a
to_cpu[1] <= dpram8x32:scan_ram.q_a
to_cpu[2] <= dpram8x32:scan_ram.q_a
to_cpu[3] <= dpram8x32:scan_ram.q_a
to_cpu[4] <= dpram8x32:scan_ram.q_a
to_cpu[5] <= dpram8x32:scan_ram.q_a
to_cpu[6] <= dpram8x32:scan_ram.q_a
to_cpu[7] <= dpram8x32:scan_ram.q_a
to_cpu[8] <= <GND>
to_cpu[9] <= <GND>
to_cpu[10] <= <GND>
to_cpu[11] <= <GND>
to_cpu[12] <= <GND>
to_cpu[13] <= <GND>
to_cpu[14] <= <GND>
to_cpu[15] <= <GND>
we => write.IN0
cs => write.IN1
LCD_DATA[0] <= LCD_raw_controller:u0.LCD_DATA
LCD_DATA[1] <= LCD_raw_controller:u0.LCD_DATA
LCD_DATA[2] <= LCD_raw_controller:u0.LCD_DATA
LCD_DATA[3] <= LCD_raw_controller:u0.LCD_DATA
LCD_DATA[4] <= LCD_raw_controller:u0.LCD_DATA
LCD_DATA[5] <= LCD_raw_controller:u0.LCD_DATA
LCD_DATA[6] <= LCD_raw_controller:u0.LCD_DATA
LCD_DATA[7] <= LCD_raw_controller:u0.LCD_DATA
LCD_RW <= LCD_raw_controller:u0.LCD_RW
LCD_EN <= LCD_raw_controller:u0.LCD_EN
LCD_RS <= LCD_raw_controller:u0.LCD_RS


|PICO16a_system|dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|dpram8x32:scan_ram
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
clock_a => clock_a.IN1
clock_b => clock_b.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b


|PICO16a_system|dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|dpram8x32:scan_ram|altsyncram:altsyncram_component
wren_a => altsyncram_lua2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_lua2:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_lua2:auto_generated.data_a[0]
data_a[1] => altsyncram_lua2:auto_generated.data_a[1]
data_a[2] => altsyncram_lua2:auto_generated.data_a[2]
data_a[3] => altsyncram_lua2:auto_generated.data_a[3]
data_a[4] => altsyncram_lua2:auto_generated.data_a[4]
data_a[5] => altsyncram_lua2:auto_generated.data_a[5]
data_a[6] => altsyncram_lua2:auto_generated.data_a[6]
data_a[7] => altsyncram_lua2:auto_generated.data_a[7]
data_b[0] => altsyncram_lua2:auto_generated.data_b[0]
data_b[1] => altsyncram_lua2:auto_generated.data_b[1]
data_b[2] => altsyncram_lua2:auto_generated.data_b[2]
data_b[3] => altsyncram_lua2:auto_generated.data_b[3]
data_b[4] => altsyncram_lua2:auto_generated.data_b[4]
data_b[5] => altsyncram_lua2:auto_generated.data_b[5]
data_b[6] => altsyncram_lua2:auto_generated.data_b[6]
data_b[7] => altsyncram_lua2:auto_generated.data_b[7]
address_a[0] => altsyncram_lua2:auto_generated.address_a[0]
address_a[1] => altsyncram_lua2:auto_generated.address_a[1]
address_a[2] => altsyncram_lua2:auto_generated.address_a[2]
address_a[3] => altsyncram_lua2:auto_generated.address_a[3]
address_a[4] => altsyncram_lua2:auto_generated.address_a[4]
address_b[0] => altsyncram_lua2:auto_generated.address_b[0]
address_b[1] => altsyncram_lua2:auto_generated.address_b[1]
address_b[2] => altsyncram_lua2:auto_generated.address_b[2]
address_b[3] => altsyncram_lua2:auto_generated.address_b[3]
address_b[4] => altsyncram_lua2:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_lua2:auto_generated.clock0
clock1 => altsyncram_lua2:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_lua2:auto_generated.q_a[0]
q_a[1] <= altsyncram_lua2:auto_generated.q_a[1]
q_a[2] <= altsyncram_lua2:auto_generated.q_a[2]
q_a[3] <= altsyncram_lua2:auto_generated.q_a[3]
q_a[4] <= altsyncram_lua2:auto_generated.q_a[4]
q_a[5] <= altsyncram_lua2:auto_generated.q_a[5]
q_a[6] <= altsyncram_lua2:auto_generated.q_a[6]
q_a[7] <= altsyncram_lua2:auto_generated.q_a[7]
q_b[0] <= altsyncram_lua2:auto_generated.q_b[0]
q_b[1] <= altsyncram_lua2:auto_generated.q_b[1]
q_b[2] <= altsyncram_lua2:auto_generated.q_b[2]
q_b[3] <= altsyncram_lua2:auto_generated.q_b[3]
q_b[4] <= altsyncram_lua2:auto_generated.q_b[4]
q_b[5] <= altsyncram_lua2:auto_generated.q_b[5]
q_b[6] <= altsyncram_lua2:auto_generated.q_b[6]
q_b[7] <= altsyncram_lua2:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|PICO16a_system|dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|dpram8x32:scan_ram|altsyncram:altsyncram_component|altsyncram_lua2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE


|PICO16a_system|dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|PICO16a_system|dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component
wren_a => altsyncram_vhf1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_vhf1:auto_generated.data_a[0]
data_a[1] => altsyncram_vhf1:auto_generated.data_a[1]
data_a[2] => altsyncram_vhf1:auto_generated.data_a[2]
data_a[3] => altsyncram_vhf1:auto_generated.data_a[3]
data_a[4] => altsyncram_vhf1:auto_generated.data_a[4]
data_a[5] => altsyncram_vhf1:auto_generated.data_a[5]
data_a[6] => altsyncram_vhf1:auto_generated.data_a[6]
data_a[7] => altsyncram_vhf1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_vhf1:auto_generated.address_a[0]
address_a[1] => altsyncram_vhf1:auto_generated.address_a[1]
address_a[2] => altsyncram_vhf1:auto_generated.address_a[2]
address_a[3] => altsyncram_vhf1:auto_generated.address_a[3]
address_a[4] => altsyncram_vhf1:auto_generated.address_a[4]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_vhf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_vhf1:auto_generated.q_a[0]
q_a[1] <= altsyncram_vhf1:auto_generated.q_a[1]
q_a[2] <= altsyncram_vhf1:auto_generated.q_a[2]
q_a[3] <= altsyncram_vhf1:auto_generated.q_a[3]
q_a[4] <= altsyncram_vhf1:auto_generated.q_a[4]
q_a[5] <= altsyncram_vhf1:auto_generated.q_a[5]
q_a[6] <= altsyncram_vhf1:auto_generated.q_a[6]
q_a[7] <= altsyncram_vhf1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|PICO16a_system|dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated
address_a[0] => altsyncram_kua2:altsyncram1.address_a[0]
address_a[1] => altsyncram_kua2:altsyncram1.address_a[1]
address_a[2] => altsyncram_kua2:altsyncram1.address_a[2]
address_a[3] => altsyncram_kua2:altsyncram1.address_a[3]
address_a[4] => altsyncram_kua2:altsyncram1.address_a[4]
clock0 => altsyncram_kua2:altsyncram1.clock0
data_a[0] => altsyncram_kua2:altsyncram1.data_a[0]
data_a[1] => altsyncram_kua2:altsyncram1.data_a[1]
data_a[2] => altsyncram_kua2:altsyncram1.data_a[2]
data_a[3] => altsyncram_kua2:altsyncram1.data_a[3]
data_a[4] => altsyncram_kua2:altsyncram1.data_a[4]
data_a[5] => altsyncram_kua2:altsyncram1.data_a[5]
data_a[6] => altsyncram_kua2:altsyncram1.data_a[6]
data_a[7] => altsyncram_kua2:altsyncram1.data_a[7]
q_a[0] <= altsyncram_kua2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_kua2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_kua2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_kua2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_kua2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_kua2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_kua2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_kua2:altsyncram1.q_a[7]
wren_a => altsyncram_kua2:altsyncram1.wren_a


|PICO16a_system|dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|altsyncram_kua2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE


|PICO16a_system|dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
raw_tck => is_in_use_reg.CLK
raw_tck => bypass_reg_out.CLK
raw_tck => ir_loaded_address_reg[0].CLK
raw_tck => ir_loaded_address_reg[1].CLK
raw_tck => ir_loaded_address_reg[2].CLK
raw_tck => ir_loaded_address_reg[3].CLK
raw_tck => ram_rom_data_shift_cntr_reg[0].CLK
raw_tck => ram_rom_data_shift_cntr_reg[1].CLK
raw_tck => ram_rom_data_shift_cntr_reg[2].CLK
raw_tck => ram_rom_data_shift_cntr_reg[3].CLK
raw_tck => ram_rom_data_reg[0].CLK
raw_tck => ram_rom_data_reg[1].CLK
raw_tck => ram_rom_data_reg[2].CLK
raw_tck => ram_rom_data_reg[3].CLK
raw_tck => ram_rom_data_reg[4].CLK
raw_tck => ram_rom_data_reg[5].CLK
raw_tck => ram_rom_data_reg[6].CLK
raw_tck => ram_rom_data_reg[7].CLK
raw_tck => ram_rom_addr_reg[0].CLK
raw_tck => ram_rom_addr_reg[1].CLK
raw_tck => ram_rom_addr_reg[2].CLK
raw_tck => ram_rom_addr_reg[3].CLK
raw_tck => ram_rom_addr_reg[4].CLK
raw_tck => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TCK
raw_tck => tck_usr.DATAIN
tdi => ram_rom_addr_reg.DATAB
tdi => ram_rom_data_reg.DATAB
tdi => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TDI
tdi => bypass_reg_out.DATAIN
usr1 => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.USR1
usr1 => dr_scan.IN0
usr1 => name_gen.IN0
jtag_state_cdr => name_gen.IN0
jtag_state_sdr => sdr.IN1
jtag_state_sdr => name_gen.IN1
jtag_state_sdr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.SHIFT
jtag_state_e1dr => ram_rom_update_write_ena.IN1
jtag_state_udr => udr.IN1
jtag_state_udr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.UPDATE
jtag_state_uir => ~NO_FANOUT~
clr => is_in_use_reg.ACLR
clr => bypass_reg_out.ACLR
ena => dr_scan.IN1
ena => name_gen.IN1
ena => bypass_reg_out.ENA
ir_in[0] => process_0.IN0
ir_in[0] => tdo.OUTPUTSELECT
ir_in[0] => is_in_use_reg.OUTPUTSELECT
ir_in[0] => ram_rom_addr_reg[0].ACLR
ir_in[0] => ram_rom_addr_reg[1].ACLR
ir_in[0] => ram_rom_addr_reg[2].ACLR
ir_in[0] => ram_rom_addr_reg[3].ACLR
ir_in[0] => ram_rom_addr_reg[4].ACLR
ir_in[1] => process_0.IN1
ir_in[1] => process_0.IN0
ir_in[1] => ram_rom_incr_addr.IN1
ir_in[2] => process_0.IN1
ir_in[2] => ram_rom_incr_addr.IN1
ir_in[2] => enable_write.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => ram_rom_data_shift_cntr_reg[0].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[1].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[2].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[3].ACLR
ir_in[4] => process_0.IN1
ir_in[4] => is_in_use_reg.OUTPUTSELECT
ir_out[0] <= is_in_use_reg.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_loaded_address_reg[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= ir_loaded_address_reg[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= ir_loaded_address_reg[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= ir_loaded_address_reg[3].DB_MAX_OUTPUT_PORT_TYPE
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|PICO16a_system|dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|PICO16a_system|dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|LCD_raw_controller:u0
iDATA[0] => LCD_DATA[0].DATAIN
iDATA[1] => LCD_DATA[1].DATAIN
iDATA[2] => LCD_DATA[2].DATAIN
iDATA[3] => LCD_DATA[3].DATAIN
iDATA[4] => LCD_DATA[4].DATAIN
iDATA[5] => LCD_DATA[5].DATAIN
iDATA[6] => LCD_DATA[6].DATAIN
iDATA[7] => LCD_DATA[7].DATAIN
iRS => LCD_RS.DATAIN
iStart => preStart.DATAIN
iStart => Equal0.IN0
oDone <= oDone~reg0.DB_MAX_OUTPUT_PORT_TYPE
iCLK => Cont[0].CLK
iCLK => Cont[1].CLK
iCLK => Cont[2].CLK
iCLK => Cont[3].CLK
iCLK => Cont[4].CLK
iCLK => mStart.CLK
iCLK => preStart.CLK
iCLK => LCD_EN~reg0.CLK
iCLK => oDone~reg0.CLK
iCLK => ST~5.DATAIN
iRST_N => Cont[0].ACLR
iRST_N => Cont[1].ACLR
iRST_N => Cont[2].ACLR
iRST_N => Cont[3].ACLR
iRST_N => Cont[4].ACLR
iRST_N => mStart.ACLR
iRST_N => preStart.ACLR
iRST_N => LCD_EN~reg0.ACLR
iRST_N => oDone~reg0.ACLR
iRST_N => ST~7.DATAIN
LCD_DATA[0] <= iDATA[0].DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[1] <= iDATA[1].DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[2] <= iDATA[2].DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[3] <= iDATA[3].DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[4] <= iDATA[4].DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[5] <= iDATA[5].DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[6] <= iDATA[6].DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[7] <= iDATA[7].DB_MAX_OUTPUT_PORT_TYPE
LCD_RW <= <GND>
LCD_EN <= LCD_EN~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_RS <= iRS.DB_MAX_OUTPUT_PORT_TYPE


|PICO16a_system|dev_cnt_key3int:dev_cnt_key3int
cpu_clk => cpu_clk.IN1
sys_clk => sys_clk.IN1
rst => rst.IN1
adrs[0] => adrs[0].IN1
adrs[1] => adrs[1].IN1
adrs[2] => adrs[2].IN1
adrs[3] => adrs[3].IN1
adrs[4] => adrs[4].IN1
adrs[5] => adrs[5].IN1
adrs[6] => adrs[6].IN1
adrs[7] => adrs[7].IN1
adrs[8] => adrs[8].IN1
adrs[9] => adrs[9].IN1
adrs[10] => adrs[10].IN1
adrs[11] => adrs[11].IN1
adrs[12] => adrs[12].IN1
adrs[13] => adrs[13].IN1
adrs[14] => adrs[14].IN1
adrs[15] => adrs[15].IN1
from_cpu[0] => from_cpu[0].IN1
from_cpu[1] => from_cpu[1].IN1
from_cpu[2] => from_cpu[2].IN1
from_cpu[3] => from_cpu[3].IN1
from_cpu[4] => from_cpu[4].IN1
from_cpu[5] => from_cpu[5].IN1
from_cpu[6] => from_cpu[6].IN1
from_cpu[7] => from_cpu[7].IN1
from_cpu[8] => from_cpu[8].IN1
from_cpu[9] => from_cpu[9].IN1
from_cpu[10] => from_cpu[10].IN1
from_cpu[11] => from_cpu[11].IN1
from_cpu[12] => from_cpu[12].IN1
from_cpu[13] => from_cpu[13].IN1
from_cpu[14] => from_cpu[14].IN1
from_cpu[15] => from_cpu[15].IN1
to_cpu[0] <= to_cpu[0].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[1] <= to_cpu[1].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[2] <= to_cpu[2].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[3] <= to_cpu[3].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[4] <= to_cpu[4].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[5] <= to_cpu[5].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[6] <= to_cpu[6].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[7] <= to_cpu[7].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[8] <= to_cpu[8].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[9] <= to_cpu[9].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[10] <= to_cpu[10].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[11] <= to_cpu[11].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[12] <= to_cpu[12].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[13] <= to_cpu[13].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[14] <= to_cpu[14].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[15] <= to_cpu[15].DB_MAX_OUTPUT_PORT_TYPE
we => we.IN1
key => key.IN1
int_req <= key_int:key3int_if.int_req


|PICO16a_system|dev_cnt_key3int:dev_cnt_key3int|key_int:key3int_if
from_cpu[0] => always2.IN1
from_cpu[1] => ~NO_FANOUT~
from_cpu[2] => ~NO_FANOUT~
from_cpu[3] => ~NO_FANOUT~
from_cpu[4] => ~NO_FANOUT~
from_cpu[5] => ~NO_FANOUT~
from_cpu[6] => ~NO_FANOUT~
from_cpu[7] => ~NO_FANOUT~
from_cpu[8] => ~NO_FANOUT~
from_cpu[9] => ~NO_FANOUT~
from_cpu[10] => ~NO_FANOUT~
from_cpu[11] => ~NO_FANOUT~
from_cpu[12] => ~NO_FANOUT~
from_cpu[13] => ~NO_FANOUT~
from_cpu[14] => ~NO_FANOUT~
from_cpu[15] => ~NO_FANOUT~
cs => always2.IN0
we => always2.IN1
sys_clk => sw_mask.CLK
sys_clk => sw_out_reg.CLK
sys_clk => sw_reg0.CLK
sys_clk => sw_reg1.CLK
sys_clk => clk_count[0].CLK
sys_clk => clk_count[1].CLK
sys_clk => clk_count[2].CLK
sys_clk => clk_count[3].CLK
sys_clk => clk_count[4].CLK
sys_clk => clk_count[5].CLK
sys_clk => clk_count[6].CLK
sys_clk => clk_count[7].CLK
sys_clk => clk_count[8].CLK
sys_clk => clk_count[9].CLK
sys_clk => clk_count[10].CLK
sys_clk => clk_count[11].CLK
sys_clk => clk_count[12].CLK
sys_clk => clk_count[13].CLK
sys_clk => clk_count[14].CLK
sys_clk => clk_count[15].CLK
sys_clk => clk_count[16].CLK
sys_clk => clk_count[17].CLK
sys_clk => clk_count[18].CLK
sys_clk => clk_count[19].CLK
cpu_clk => key3_int_negate.CLK
cpu_clk => key3_int_detect[0].CLK
cpu_clk => key3_int_detect[1].CLK
cpu_clk => key3_int_detect[2].CLK
cpu_clk => key3_int_detect[3].CLK
cpu_clk => key3_int_detect[4].CLK
cpu_clk => key3_int_detect[5].CLK
cpu_clk => key3_int_detect[6].CLK
cpu_clk => key3_int_detect[7].CLK
cpu_clk => key3_int_detect[8].CLK
cpu_clk => key3_int_detect[9].CLK
cpu_clk => state_key3~2.DATAIN
rst => sw_mask.ACLR
rst => sw_out_reg.ACLR
rst => sw_reg0.ACLR
rst => sw_reg1.ACLR
rst => clk_count[0].ACLR
rst => clk_count[1].ACLR
rst => clk_count[2].ACLR
rst => clk_count[3].ACLR
rst => clk_count[4].ACLR
rst => clk_count[5].ACLR
rst => clk_count[6].ACLR
rst => clk_count[7].ACLR
rst => clk_count[8].ACLR
rst => clk_count[9].ACLR
rst => clk_count[10].ACLR
rst => clk_count[11].ACLR
rst => clk_count[12].ACLR
rst => clk_count[13].ACLR
rst => clk_count[14].ACLR
rst => clk_count[15].ACLR
rst => clk_count[16].ACLR
rst => clk_count[17].ACLR
rst => clk_count[18].ACLR
rst => clk_count[19].ACLR
rst => key3_int_detect[0].ACLR
rst => key3_int_detect[1].ACLR
rst => key3_int_detect[2].ACLR
rst => key3_int_detect[3].ACLR
rst => key3_int_detect[4].ACLR
rst => key3_int_detect[5].ACLR
rst => key3_int_detect[6].ACLR
rst => key3_int_detect[7].ACLR
rst => key3_int_detect[8].ACLR
rst => key3_int_detect[9].ACLR
rst => key3_int_negate.ACLR
rst => state_key3~4.DATAIN
adrs[0] => ~NO_FANOUT~
adrs[1] => ~NO_FANOUT~
adrs[2] => ~NO_FANOUT~
adrs[3] => ~NO_FANOUT~
adrs[4] => ~NO_FANOUT~
adrs[5] => ~NO_FANOUT~
adrs[6] => ~NO_FANOUT~
adrs[7] => ~NO_FANOUT~
adrs[8] => ~NO_FANOUT~
adrs[9] => ~NO_FANOUT~
adrs[10] => ~NO_FANOUT~
adrs[11] => ~NO_FANOUT~
adrs[12] => ~NO_FANOUT~
adrs[13] => ~NO_FANOUT~
adrs[14] => ~NO_FANOUT~
adrs[15] => ~NO_FANOUT~
to_cpu[0] <= to_cpu[0].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[1] <= <GND>
to_cpu[2] <= <GND>
to_cpu[3] <= <GND>
to_cpu[4] <= <GND>
to_cpu[5] <= <GND>
to_cpu[6] <= <GND>
to_cpu[7] <= <GND>
to_cpu[8] <= <GND>
to_cpu[9] <= <GND>
to_cpu[10] <= <GND>
to_cpu[11] <= <GND>
to_cpu[12] <= <GND>
to_cpu[13] <= <GND>
to_cpu[14] <= <GND>
to_cpu[15] <= <GND>
key3 => sw_reg0.DATAIN
int_req <= to_cpu[0].DB_MAX_OUTPUT_PORT_TYPE


|PICO16a_system|dev_cnt_timer:dev_cnt_timer
cpu_clk => cpu_clk.IN1
rst => rst.IN1
we => we.IN1
adrs[0] => adrs[0].IN1
adrs[1] => adrs[1].IN1
adrs[2] => adrs[2].IN1
adrs[3] => Equal0.IN15
adrs[4] => Equal0.IN14
adrs[5] => Equal0.IN13
adrs[6] => Equal0.IN12
adrs[7] => Equal0.IN11
adrs[8] => Equal0.IN10
adrs[9] => Equal0.IN9
adrs[10] => Equal0.IN8
adrs[11] => Equal0.IN7
adrs[12] => Equal0.IN6
adrs[13] => Equal0.IN5
adrs[14] => Equal0.IN4
adrs[15] => Equal0.IN0
from_cpu[0] => from_cpu[0].IN1
from_cpu[1] => from_cpu[1].IN1
from_cpu[2] => from_cpu[2].IN1
from_cpu[3] => from_cpu[3].IN1
from_cpu[4] => from_cpu[4].IN1
from_cpu[5] => from_cpu[5].IN1
from_cpu[6] => from_cpu[6].IN1
from_cpu[7] => from_cpu[7].IN1
from_cpu[8] => from_cpu[8].IN1
from_cpu[9] => from_cpu[9].IN1
from_cpu[10] => from_cpu[10].IN1
from_cpu[11] => from_cpu[11].IN1
from_cpu[12] => from_cpu[12].IN1
from_cpu[13] => from_cpu[13].IN1
from_cpu[14] => from_cpu[14].IN1
from_cpu[15] => from_cpu[15].IN1
to_cpu[0] <= to_cpu[0].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[1] <= to_cpu[1].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[2] <= to_cpu[2].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[3] <= to_cpu[3].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[4] <= to_cpu[4].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[5] <= to_cpu[5].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[6] <= to_cpu[6].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[7] <= to_cpu[7].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[8] <= to_cpu[8].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[9] <= to_cpu[9].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[10] <= to_cpu[10].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[11] <= to_cpu[11].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[12] <= to_cpu[12].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[13] <= to_cpu[13].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[14] <= to_cpu[14].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[15] <= to_cpu[15].DB_MAX_OUTPUT_PORT_TYPE
int_req <= timer:timer.int_req


|PICO16a_system|dev_cnt_timer:dev_cnt_timer|timer:timer
from_cpu[0] => init_value.DATAA
from_cpu[0] => init_value.DATAB
from_cpu[0] => always6.IN1
from_cpu[0] => run.DATAIN
from_cpu[1] => init_value.DATAA
from_cpu[1] => init_value.DATAB
from_cpu[1] => init_we.DATAIN
from_cpu[2] => init_value.DATAA
from_cpu[2] => init_value.DATAB
from_cpu[2] => init_load.DATAIN
from_cpu[3] => init_value.DATAA
from_cpu[3] => init_value.DATAB
from_cpu[3] => read.DATAIN
from_cpu[4] => init_value.DATAA
from_cpu[4] => init_value.DATAB
from_cpu[5] => init_value.DATAA
from_cpu[5] => init_value.DATAB
from_cpu[6] => init_value.DATAA
from_cpu[6] => init_value.DATAB
from_cpu[7] => init_value.DATAA
from_cpu[7] => init_value.DATAB
from_cpu[8] => init_value.DATAA
from_cpu[8] => init_value.DATAB
from_cpu[9] => init_value.DATAA
from_cpu[9] => init_value.DATAB
from_cpu[10] => init_value.DATAA
from_cpu[10] => init_value.DATAB
from_cpu[11] => init_value.DATAA
from_cpu[11] => init_value.DATAB
from_cpu[12] => init_value.DATAA
from_cpu[12] => init_value.DATAB
from_cpu[13] => init_value.DATAA
from_cpu[13] => init_value.DATAB
from_cpu[14] => init_value.DATAA
from_cpu[14] => init_value.DATAB
from_cpu[15] => init_value.DATAA
from_cpu[15] => init_value.DATAB
cpu_clk => to_cpu[0]~reg0.CLK
cpu_clk => to_cpu[1]~reg0.CLK
cpu_clk => to_cpu[2]~reg0.CLK
cpu_clk => to_cpu[3]~reg0.CLK
cpu_clk => to_cpu[4]~reg0.CLK
cpu_clk => to_cpu[5]~reg0.CLK
cpu_clk => to_cpu[6]~reg0.CLK
cpu_clk => to_cpu[7]~reg0.CLK
cpu_clk => to_cpu[8]~reg0.CLK
cpu_clk => to_cpu[9]~reg0.CLK
cpu_clk => to_cpu[10]~reg0.CLK
cpu_clk => to_cpu[11]~reg0.CLK
cpu_clk => to_cpu[12]~reg0.CLK
cpu_clk => to_cpu[13]~reg0.CLK
cpu_clk => to_cpu[14]~reg0.CLK
cpu_clk => to_cpu[15]~reg0.CLK
cpu_clk => data[0].CLK
cpu_clk => data[1].CLK
cpu_clk => data[2].CLK
cpu_clk => data[3].CLK
cpu_clk => data[4].CLK
cpu_clk => data[5].CLK
cpu_clk => data[6].CLK
cpu_clk => data[7].CLK
cpu_clk => data[8].CLK
cpu_clk => data[9].CLK
cpu_clk => data[10].CLK
cpu_clk => data[11].CLK
cpu_clk => data[12].CLK
cpu_clk => data[13].CLK
cpu_clk => data[14].CLK
cpu_clk => data[15].CLK
cpu_clk => data[16].CLK
cpu_clk => data[17].CLK
cpu_clk => data[18].CLK
cpu_clk => data[19].CLK
cpu_clk => data[20].CLK
cpu_clk => data[21].CLK
cpu_clk => data[22].CLK
cpu_clk => data[23].CLK
cpu_clk => data[24].CLK
cpu_clk => data[25].CLK
cpu_clk => data[26].CLK
cpu_clk => data[27].CLK
cpu_clk => data[28].CLK
cpu_clk => data[29].CLK
cpu_clk => data[30].CLK
cpu_clk => data[31].CLK
cpu_clk => read_finish.CLK
cpu_clk => int_ack.CLK
cpu_clk => run.CLK
cpu_clk => init_we.CLK
cpu_clk => init_load.CLK
cpu_clk => read.CLK
cpu_clk => counter[0].CLK
cpu_clk => counter[1].CLK
cpu_clk => counter[2].CLK
cpu_clk => counter[3].CLK
cpu_clk => counter[4].CLK
cpu_clk => counter[5].CLK
cpu_clk => counter[6].CLK
cpu_clk => counter[7].CLK
cpu_clk => counter[8].CLK
cpu_clk => counter[9].CLK
cpu_clk => counter[10].CLK
cpu_clk => counter[11].CLK
cpu_clk => counter[12].CLK
cpu_clk => counter[13].CLK
cpu_clk => counter[14].CLK
cpu_clk => counter[15].CLK
cpu_clk => counter[16].CLK
cpu_clk => counter[17].CLK
cpu_clk => counter[18].CLK
cpu_clk => counter[19].CLK
cpu_clk => counter[20].CLK
cpu_clk => counter[21].CLK
cpu_clk => counter[22].CLK
cpu_clk => counter[23].CLK
cpu_clk => counter[24].CLK
cpu_clk => counter[25].CLK
cpu_clk => counter[26].CLK
cpu_clk => counter[27].CLK
cpu_clk => counter[28].CLK
cpu_clk => counter[29].CLK
cpu_clk => counter[30].CLK
cpu_clk => counter[31].CLK
cpu_clk => init_value[0].CLK
cpu_clk => init_value[1].CLK
cpu_clk => init_value[2].CLK
cpu_clk => init_value[3].CLK
cpu_clk => init_value[4].CLK
cpu_clk => init_value[5].CLK
cpu_clk => init_value[6].CLK
cpu_clk => init_value[7].CLK
cpu_clk => init_value[8].CLK
cpu_clk => init_value[9].CLK
cpu_clk => init_value[10].CLK
cpu_clk => init_value[11].CLK
cpu_clk => init_value[12].CLK
cpu_clk => init_value[13].CLK
cpu_clk => init_value[14].CLK
cpu_clk => init_value[15].CLK
cpu_clk => init_value[16].CLK
cpu_clk => init_value[17].CLK
cpu_clk => init_value[18].CLK
cpu_clk => init_value[19].CLK
cpu_clk => init_value[20].CLK
cpu_clk => init_value[21].CLK
cpu_clk => init_value[22].CLK
cpu_clk => init_value[23].CLK
cpu_clk => init_value[24].CLK
cpu_clk => init_value[25].CLK
cpu_clk => init_value[26].CLK
cpu_clk => init_value[27].CLK
cpu_clk => init_value[28].CLK
cpu_clk => init_value[29].CLK
cpu_clk => init_value[30].CLK
cpu_clk => init_value[31].CLK
cpu_clk => status~1.DATAIN
rst => init_value[0].ACLR
rst => init_value[1].ACLR
rst => init_value[2].ACLR
rst => init_value[3].ACLR
rst => init_value[4].ACLR
rst => init_value[5].ACLR
rst => init_value[6].ACLR
rst => init_value[7].ACLR
rst => init_value[8].ACLR
rst => init_value[9].ACLR
rst => init_value[10].ACLR
rst => init_value[11].ACLR
rst => init_value[12].ACLR
rst => init_value[13].ACLR
rst => init_value[14].ACLR
rst => init_value[15].ACLR
rst => init_value[16].ACLR
rst => init_value[17].ACLR
rst => init_value[18].ACLR
rst => init_value[19].ACLR
rst => init_value[20].ACLR
rst => init_value[21].ACLR
rst => init_value[22].ACLR
rst => init_value[23].ACLR
rst => init_value[24].ACLR
rst => init_value[25].ACLR
rst => init_value[26].ACLR
rst => init_value[27].ACLR
rst => init_value[28].ACLR
rst => init_value[29].ACLR
rst => init_value[30].ACLR
rst => init_value[31].ACLR
rst => to_cpu[0]~reg0.ACLR
rst => to_cpu[1]~reg0.ACLR
rst => to_cpu[2]~reg0.ACLR
rst => to_cpu[3]~reg0.ACLR
rst => to_cpu[4]~reg0.ACLR
rst => to_cpu[5]~reg0.ACLR
rst => to_cpu[6]~reg0.ACLR
rst => to_cpu[7]~reg0.ACLR
rst => to_cpu[8]~reg0.ACLR
rst => to_cpu[9]~reg0.ACLR
rst => to_cpu[10]~reg0.ACLR
rst => to_cpu[11]~reg0.ACLR
rst => to_cpu[12]~reg0.ACLR
rst => to_cpu[13]~reg0.ACLR
rst => to_cpu[14]~reg0.ACLR
rst => to_cpu[15]~reg0.ACLR
rst => count_sel.00.OUTPUTSELECT
rst => count_sel.01.OUTPUTSELECT
rst => count_sel.10.OUTPUTSELECT
rst => interrupt.OUTPUTSELECT
rst => counter[0].ACLR
rst => counter[1].ACLR
rst => counter[2].ACLR
rst => counter[3].ACLR
rst => counter[4].ACLR
rst => counter[5].ACLR
rst => counter[6].ACLR
rst => counter[7].ACLR
rst => counter[8].ACLR
rst => counter[9].ACLR
rst => counter[10].ACLR
rst => counter[11].ACLR
rst => counter[12].ACLR
rst => counter[13].ACLR
rst => counter[14].ACLR
rst => counter[15].ACLR
rst => counter[16].ACLR
rst => counter[17].ACLR
rst => counter[18].ACLR
rst => counter[19].ACLR
rst => counter[20].ACLR
rst => counter[21].ACLR
rst => counter[22].ACLR
rst => counter[23].ACLR
rst => counter[24].ACLR
rst => counter[25].ACLR
rst => counter[26].ACLR
rst => counter[27].ACLR
rst => counter[28].ACLR
rst => counter[29].ACLR
rst => counter[30].ACLR
rst => counter[31].ACLR
rst => run.ACLR
rst => init_we.ACLR
rst => init_load.ACLR
rst => read.ACLR
rst => int_ack.ACLR
rst => read_finish.ACLR
rst => data[0].ACLR
rst => data[1].ACLR
rst => data[2].ACLR
rst => data[3].ACLR
rst => data[4].ACLR
rst => data[5].ACLR
rst => data[6].ACLR
rst => data[7].ACLR
rst => data[8].ACLR
rst => data[9].ACLR
rst => data[10].ACLR
rst => data[11].ACLR
rst => data[12].ACLR
rst => data[13].ACLR
rst => data[14].ACLR
rst => data[15].ACLR
rst => data[16].ACLR
rst => data[17].ACLR
rst => data[18].ACLR
rst => data[19].ACLR
rst => data[20].ACLR
rst => data[21].ACLR
rst => data[22].ACLR
rst => data[23].ACLR
rst => data[24].ACLR
rst => data[25].ACLR
rst => data[26].ACLR
rst => data[27].ACLR
rst => data[28].ACLR
rst => data[29].ACLR
rst => data[30].ACLR
rst => data[31].ACLR
rst => status~3.DATAIN
cs => always2.IN1
cs => always5.IN1
cs => always6.IN1
we => always2.IN1
we => always5.IN1
we => always6.IN1
adrs[0] => Decoder0.IN0
adrs[0] => Mux0.IN8
adrs[0] => Mux1.IN8
adrs[0] => Mux2.IN8
adrs[0] => Mux3.IN8
adrs[0] => Mux4.IN8
adrs[0] => Mux5.IN8
adrs[0] => Mux6.IN8
adrs[0] => Mux7.IN8
adrs[0] => Mux8.IN6
adrs[0] => Mux9.IN8
adrs[0] => Mux10.IN8
adrs[0] => Mux11.IN8
adrs[0] => Mux12.IN6
adrs[0] => Mux13.IN6
adrs[0] => Mux14.IN6
adrs[0] => Mux15.IN5
adrs[0] => Equal2.IN2
adrs[0] => Equal3.IN2
adrs[1] => Mux0.IN7
adrs[1] => Mux1.IN7
adrs[1] => Mux2.IN7
adrs[1] => Mux3.IN7
adrs[1] => Mux4.IN7
adrs[1] => Mux5.IN7
adrs[1] => Mux6.IN7
adrs[1] => Mux7.IN7
adrs[1] => Mux8.IN5
adrs[1] => Mux9.IN7
adrs[1] => Mux10.IN7
adrs[1] => Mux11.IN7
adrs[1] => Mux12.IN5
adrs[1] => Mux13.IN5
adrs[1] => Mux14.IN5
adrs[1] => Mux15.IN4
adrs[1] => Equal0.IN1
adrs[1] => Equal2.IN0
adrs[1] => Equal3.IN1
adrs[2] => Mux0.IN6
adrs[2] => Mux1.IN6
adrs[2] => Mux2.IN6
adrs[2] => Mux3.IN6
adrs[2] => Mux4.IN6
adrs[2] => Mux5.IN6
adrs[2] => Mux6.IN6
adrs[2] => Mux7.IN6
adrs[2] => Mux8.IN4
adrs[2] => Mux9.IN6
adrs[2] => Mux10.IN6
adrs[2] => Mux11.IN6
adrs[2] => Mux12.IN4
adrs[2] => Mux13.IN4
adrs[2] => Mux14.IN4
adrs[2] => Mux15.IN3
adrs[2] => Equal0.IN0
adrs[2] => Equal2.IN1
adrs[2] => Equal3.IN0
int_req <= interrupt.DB_MAX_OUTPUT_PORT_TYPE
to_cpu[0] <= to_cpu[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_cpu[1] <= to_cpu[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_cpu[2] <= to_cpu[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_cpu[3] <= to_cpu[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_cpu[4] <= to_cpu[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_cpu[5] <= to_cpu[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_cpu[6] <= to_cpu[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_cpu[7] <= to_cpu[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_cpu[8] <= to_cpu[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_cpu[9] <= to_cpu[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_cpu[10] <= to_cpu[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_cpu[11] <= to_cpu[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_cpu[12] <= to_cpu[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_cpu[13] <= to_cpu[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_cpu[14] <= to_cpu[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_cpu[15] <= to_cpu[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PICO16a_system|dev_cnt_VGA:dev_cnt_VGA
cpu_clk => cpu_clk.IN1
sys_clk => sys_clk.IN1
rst => rst.IN1
adrs[0] => adrs[0].IN1
adrs[1] => adrs[1].IN1
adrs[2] => adrs[2].IN1
adrs[3] => adrs[3].IN1
adrs[4] => adrs[4].IN1
adrs[5] => adrs[5].IN1
adrs[6] => adrs[6].IN1
adrs[7] => adrs[7].IN1
adrs[8] => adrs[8].IN1
adrs[9] => adrs[9].IN1
adrs[10] => adrs[10].IN1
adrs[11] => adrs[11].IN1
adrs[12] => adrs[12].IN1
adrs[13] => Equal0.IN1
adrs[14] => Equal0.IN15
adrs[15] => Equal0.IN0
from_cpu[0] => from_cpu[0].IN1
from_cpu[1] => from_cpu[1].IN1
from_cpu[2] => from_cpu[2].IN1
from_cpu[3] => from_cpu[3].IN1
from_cpu[4] => from_cpu[4].IN1
from_cpu[5] => from_cpu[5].IN1
from_cpu[6] => from_cpu[6].IN1
from_cpu[7] => from_cpu[7].IN1
from_cpu[8] => from_cpu[8].IN1
from_cpu[9] => from_cpu[9].IN1
from_cpu[10] => from_cpu[10].IN1
from_cpu[11] => from_cpu[11].IN1
from_cpu[12] => from_cpu[12].IN1
from_cpu[13] => from_cpu[13].IN1
from_cpu[14] => from_cpu[14].IN1
from_cpu[15] => from_cpu[15].IN1
to_cpu[0] <= to_cpu[0].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[1] <= to_cpu[1].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[2] <= to_cpu[2].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[3] <= to_cpu[3].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[4] <= to_cpu[4].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[5] <= to_cpu[5].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[6] <= to_cpu[6].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[7] <= to_cpu[7].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[8] <= to_cpu[8].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[9] <= to_cpu[9].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[10] <= to_cpu[10].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[11] <= to_cpu[11].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[12] <= to_cpu[12].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[13] <= to_cpu[13].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[14] <= to_cpu[14].DB_MAX_OUTPUT_PORT_TYPE
to_cpu[15] <= to_cpu[15].DB_MAX_OUTPUT_PORT_TYPE
we => we.IN1
VGA_R[0] <= dev_interface_VGA:vga.oVGA_R
VGA_R[1] <= dev_interface_VGA:vga.oVGA_R
VGA_R[2] <= dev_interface_VGA:vga.oVGA_R
VGA_R[3] <= dev_interface_VGA:vga.oVGA_R
VGA_R[4] <= dev_interface_VGA:vga.oVGA_R
VGA_R[5] <= dev_interface_VGA:vga.oVGA_R
VGA_R[6] <= dev_interface_VGA:vga.oVGA_R
VGA_R[7] <= dev_interface_VGA:vga.oVGA_R
VGA_R[8] <= dev_interface_VGA:vga.oVGA_R
VGA_R[9] <= dev_interface_VGA:vga.oVGA_R
VGA_G[0] <= dev_interface_VGA:vga.oVGA_G
VGA_G[1] <= dev_interface_VGA:vga.oVGA_G
VGA_G[2] <= dev_interface_VGA:vga.oVGA_G
VGA_G[3] <= dev_interface_VGA:vga.oVGA_G
VGA_G[4] <= dev_interface_VGA:vga.oVGA_G
VGA_G[5] <= dev_interface_VGA:vga.oVGA_G
VGA_G[6] <= dev_interface_VGA:vga.oVGA_G
VGA_G[7] <= dev_interface_VGA:vga.oVGA_G
VGA_G[8] <= dev_interface_VGA:vga.oVGA_G
VGA_G[9] <= dev_interface_VGA:vga.oVGA_G
VGA_B[0] <= dev_interface_VGA:vga.oVGA_B
VGA_B[1] <= dev_interface_VGA:vga.oVGA_B
VGA_B[2] <= dev_interface_VGA:vga.oVGA_B
VGA_B[3] <= dev_interface_VGA:vga.oVGA_B
VGA_B[4] <= dev_interface_VGA:vga.oVGA_B
VGA_B[5] <= dev_interface_VGA:vga.oVGA_B
VGA_B[6] <= dev_interface_VGA:vga.oVGA_B
VGA_B[7] <= dev_interface_VGA:vga.oVGA_B
VGA_B[8] <= dev_interface_VGA:vga.oVGA_B
VGA_B[9] <= dev_interface_VGA:vga.oVGA_B
VGA_HS <= dev_interface_VGA:vga.oVGA_HS
VGA_VS <= dev_interface_VGA:vga.oVGA_VS
VGA_SYNC <= dev_interface_VGA:vga.oVGA_SYNC
VGA_BLANK <= dev_interface_VGA:vga.oVGA_BLANK
VGA_CLK <= dev_interface_VGA:vga.oVGA_CLK


|PICO16a_system|dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga
cpu_clk => cpu_clk.IN1
sys_clk => sys_clk.IN2
rst => rst.IN1
adrs[0] => adrs[0].IN1
adrs[1] => adrs[1].IN1
adrs[2] => adrs[2].IN1
adrs[3] => adrs[3].IN1
adrs[4] => adrs[4].IN1
adrs[5] => adrs[5].IN1
adrs[6] => adrs[6].IN1
adrs[7] => adrs[7].IN1
adrs[8] => adrs[8].IN1
adrs[9] => adrs[9].IN1
adrs[10] => adrs[10].IN1
adrs[11] => adrs[11].IN1
adrs[12] => adrs[12].IN1
from_cpu[0] => char_code[0].IN1
from_cpu[1] => char_code[1].IN1
from_cpu[2] => char_code[2].IN1
from_cpu[3] => char_code[3].IN1
from_cpu[4] => char_code[4].IN1
from_cpu[5] => char_code[5].IN1
from_cpu[6] => char_code[6].IN1
from_cpu[7] => char_code[7].IN1
from_cpu[8] => ~NO_FANOUT~
from_cpu[9] => ~NO_FANOUT~
from_cpu[10] => ~NO_FANOUT~
from_cpu[11] => ~NO_FANOUT~
from_cpu[12] => ~NO_FANOUT~
from_cpu[13] => ~NO_FANOUT~
from_cpu[14] => ~NO_FANOUT~
from_cpu[15] => ~NO_FANOUT~
to_cpu[0] <= char_disp_ctrl:char_ctrl.char_code_out
to_cpu[1] <= char_disp_ctrl:char_ctrl.char_code_out
to_cpu[2] <= char_disp_ctrl:char_ctrl.char_code_out
to_cpu[3] <= char_disp_ctrl:char_ctrl.char_code_out
to_cpu[4] <= char_disp_ctrl:char_ctrl.char_code_out
to_cpu[5] <= char_disp_ctrl:char_ctrl.char_code_out
to_cpu[6] <= char_disp_ctrl:char_ctrl.char_code_out
to_cpu[7] <= char_disp_ctrl:char_ctrl.char_code_out
to_cpu[8] <= <GND>
to_cpu[9] <= <GND>
to_cpu[10] <= <GND>
to_cpu[11] <= <GND>
to_cpu[12] <= <GND>
to_cpu[13] <= <GND>
to_cpu[14] <= <GND>
to_cpu[15] <= <GND>
we => comb.IN0
cs => comb.IN1
oVGA_R[0] <= VGA_controller:vga_ctrl.oVGA_R
oVGA_R[1] <= VGA_controller:vga_ctrl.oVGA_R
oVGA_R[2] <= VGA_controller:vga_ctrl.oVGA_R
oVGA_R[3] <= VGA_controller:vga_ctrl.oVGA_R
oVGA_R[4] <= VGA_controller:vga_ctrl.oVGA_R
oVGA_R[5] <= VGA_controller:vga_ctrl.oVGA_R
oVGA_R[6] <= VGA_controller:vga_ctrl.oVGA_R
oVGA_R[7] <= VGA_controller:vga_ctrl.oVGA_R
oVGA_R[8] <= VGA_controller:vga_ctrl.oVGA_R
oVGA_R[9] <= VGA_controller:vga_ctrl.oVGA_R
oVGA_G[0] <= VGA_controller:vga_ctrl.oVGA_G
oVGA_G[1] <= VGA_controller:vga_ctrl.oVGA_G
oVGA_G[2] <= VGA_controller:vga_ctrl.oVGA_G
oVGA_G[3] <= VGA_controller:vga_ctrl.oVGA_G
oVGA_G[4] <= VGA_controller:vga_ctrl.oVGA_G
oVGA_G[5] <= VGA_controller:vga_ctrl.oVGA_G
oVGA_G[6] <= VGA_controller:vga_ctrl.oVGA_G
oVGA_G[7] <= VGA_controller:vga_ctrl.oVGA_G
oVGA_G[8] <= VGA_controller:vga_ctrl.oVGA_G
oVGA_G[9] <= VGA_controller:vga_ctrl.oVGA_G
oVGA_B[0] <= VGA_controller:vga_ctrl.oVGA_B
oVGA_B[1] <= VGA_controller:vga_ctrl.oVGA_B
oVGA_B[2] <= VGA_controller:vga_ctrl.oVGA_B
oVGA_B[3] <= VGA_controller:vga_ctrl.oVGA_B
oVGA_B[4] <= VGA_controller:vga_ctrl.oVGA_B
oVGA_B[5] <= VGA_controller:vga_ctrl.oVGA_B
oVGA_B[6] <= VGA_controller:vga_ctrl.oVGA_B
oVGA_B[7] <= VGA_controller:vga_ctrl.oVGA_B
oVGA_B[8] <= VGA_controller:vga_ctrl.oVGA_B
oVGA_B[9] <= VGA_controller:vga_ctrl.oVGA_B
oVGA_HS <= VGA_controller:vga_ctrl.oVGA_HS
oVGA_VS <= VGA_controller:vga_ctrl.oVGA_VS
oVGA_SYNC <= VGA_controller:vga_ctrl.oVGA_SYNC
oVGA_BLANK <= VGA_controller:vga_ctrl.oVGA_BLANK
oVGA_CLK <= VGA_controller:vga_ctrl.oVGA_CLK


|PICO16a_system|dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|VGA_controller:vga_ctrl
iRed[0] => oVGA_R[0].DATAIN
iRed[1] => oVGA_R[1].DATAIN
iRed[2] => oVGA_R[2].DATAIN
iRed[3] => oVGA_R[3].DATAIN
iRed[4] => oVGA_R[4].DATAIN
iRed[5] => oVGA_R[5].DATAIN
iRed[6] => oVGA_R[6].DATAIN
iRed[7] => oVGA_R[7].DATAIN
iRed[8] => oVGA_R[8].DATAIN
iRed[9] => oVGA_R[9].DATAIN
iGreen[0] => oVGA_G[0].DATAIN
iGreen[1] => oVGA_G[1].DATAIN
iGreen[2] => oVGA_G[2].DATAIN
iGreen[3] => oVGA_G[3].DATAIN
iGreen[4] => oVGA_G[4].DATAIN
iGreen[5] => oVGA_G[5].DATAIN
iGreen[6] => oVGA_G[6].DATAIN
iGreen[7] => oVGA_G[7].DATAIN
iGreen[8] => oVGA_G[8].DATAIN
iGreen[9] => oVGA_G[9].DATAIN
iBlue[0] => oVGA_B[0].DATAIN
iBlue[1] => oVGA_B[1].DATAIN
iBlue[2] => oVGA_B[2].DATAIN
iBlue[3] => oVGA_B[3].DATAIN
iBlue[4] => oVGA_B[4].DATAIN
iBlue[5] => oVGA_B[5].DATAIN
iBlue[6] => oVGA_B[6].DATAIN
iBlue[7] => oVGA_B[7].DATAIN
iBlue[8] => oVGA_B[8].DATAIN
iBlue[9] => oVGA_B[9].DATAIN
oAddress[0] <= oCurrent_X.DB_MAX_OUTPUT_PORT_TYPE
oAddress[1] <= oCurrent_X.DB_MAX_OUTPUT_PORT_TYPE
oAddress[2] <= oCurrent_X.DB_MAX_OUTPUT_PORT_TYPE
oAddress[3] <= oCurrent_X.DB_MAX_OUTPUT_PORT_TYPE
oAddress[4] <= oCurrent_X.DB_MAX_OUTPUT_PORT_TYPE
oAddress[5] <= oCurrent_X.DB_MAX_OUTPUT_PORT_TYPE
oAddress[6] <= oCurrent_X.DB_MAX_OUTPUT_PORT_TYPE
oAddress[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oAddress[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oAddress[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oAddress[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oAddress[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oAddress[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oAddress[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oAddress[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oAddress[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oAddress[16] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oAddress[17] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oAddress[18] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oAddress[19] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oAddress[20] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oAddress[21] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_X[0] <= oCurrent_X.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_X[1] <= oCurrent_X.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_X[2] <= oCurrent_X.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_X[3] <= oCurrent_X.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_X[4] <= oCurrent_X.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_X[5] <= oCurrent_X.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_X[6] <= oCurrent_X.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_X[7] <= oCurrent_X.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_X[8] <= oCurrent_X.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_X[9] <= oCurrent_X.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_X[10] <= oCurrent_X.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_Y[0] <= oCurrent_Y.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_Y[1] <= oCurrent_Y.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_Y[2] <= oCurrent_Y.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_Y[3] <= oCurrent_Y.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_Y[4] <= oCurrent_Y.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_Y[5] <= oCurrent_Y.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_Y[6] <= oCurrent_Y.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_Y[7] <= oCurrent_Y.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_Y[8] <= oCurrent_Y.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_Y[9] <= oCurrent_Y.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_Y[10] <= oCurrent_Y.DB_MAX_OUTPUT_PORT_TYPE
oRequest <= oRequest.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[0] <= iRed[0].DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[1] <= iRed[1].DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[2] <= iRed[2].DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[3] <= iRed[3].DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[4] <= iRed[4].DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[5] <= iRed[5].DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[6] <= iRed[6].DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[7] <= iRed[7].DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[8] <= iRed[8].DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[9] <= iRed[9].DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[0] <= iGreen[0].DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[1] <= iGreen[1].DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[2] <= iGreen[2].DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[3] <= iGreen[3].DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[4] <= iGreen[4].DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[5] <= iGreen[5].DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[6] <= iGreen[6].DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[7] <= iGreen[7].DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[8] <= iGreen[8].DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[9] <= iGreen[9].DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[0] <= iBlue[0].DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[1] <= iBlue[1].DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[2] <= iBlue[2].DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[3] <= iBlue[3].DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[4] <= iBlue[4].DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[5] <= iBlue[5].DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[6] <= iBlue[6].DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[7] <= iBlue[7].DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[8] <= iBlue[8].DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[9] <= iBlue[9].DB_MAX_OUTPUT_PORT_TYPE
oVGA_HS <= oVGA_HS~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_VS <= oVGA_VS~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_SYNC <= <VCC>
oVGA_BLANK <= oVGA_BLANK.DB_MAX_OUTPUT_PORT_TYPE
oVGA_CLK <= pixel_clk.DB_MAX_OUTPUT_PORT_TYPE
pixel_clk => oVGA_HS~reg0.CLK
pixel_clk => H_Cont[0].CLK
pixel_clk => H_Cont[1].CLK
pixel_clk => H_Cont[2].CLK
pixel_clk => H_Cont[3].CLK
pixel_clk => H_Cont[4].CLK
pixel_clk => H_Cont[5].CLK
pixel_clk => H_Cont[6].CLK
pixel_clk => H_Cont[7].CLK
pixel_clk => H_Cont[8].CLK
pixel_clk => H_Cont[9].CLK
pixel_clk => H_Cont[10].CLK
pixel_clk => oVGA_CLK.DATAIN
rst => oVGA_HS~reg0.PRESET
rst => H_Cont[0].ACLR
rst => H_Cont[1].ACLR
rst => H_Cont[2].ACLR
rst => H_Cont[3].ACLR
rst => H_Cont[4].ACLR
rst => H_Cont[5].ACLR
rst => H_Cont[6].ACLR
rst => H_Cont[7].ACLR
rst => H_Cont[8].ACLR
rst => H_Cont[9].ACLR
rst => H_Cont[10].ACLR
rst => oVGA_VS~reg0.PRESET
rst => V_Cont[0].ACLR
rst => V_Cont[1].ACLR
rst => V_Cont[2].ACLR
rst => V_Cont[3].ACLR
rst => V_Cont[4].ACLR
rst => V_Cont[5].ACLR
rst => V_Cont[6].ACLR
rst => V_Cont[7].ACLR
rst => V_Cont[8].ACLR
rst => V_Cont[9].ACLR
rst => V_Cont[10].ACLR


|PICO16a_system|dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl
cpu_clk => cpu_clk.IN2
pixel_clk => pixel_clk.IN2
iCoord_X[0] => Mux0.IN10
iCoord_X[1] => Mux0.IN9
iCoord_X[2] => Mux0.IN8
iCoord_X[3] => read_adrs[0].IN1
iCoord_X[4] => read_adrs[1].IN1
iCoord_X[5] => read_adrs[2].IN1
iCoord_X[6] => read_adrs[3].IN1
iCoord_X[7] => read_adrs[4].IN1
iCoord_X[8] => read_adrs[5].IN1
iCoord_X[9] => read_adrs[6].IN1
iCoord_Y[0] => Add0.IN14
iCoord_Y[1] => Add0.IN13
iCoord_Y[2] => Add0.IN12
iCoord_Y[3] => read_adrs[7].IN1
iCoord_Y[4] => read_adrs[8].IN1
iCoord_Y[5] => read_adrs[9].IN1
iCoord_Y[6] => read_adrs[10].IN1
iCoord_Y[7] => read_adrs[11].IN1
iCoord_Y[8] => read_adrs[12].IN1
iCoord_Y[9] => ~NO_FANOUT~
oRed[0] <= oRed.DB_MAX_OUTPUT_PORT_TYPE
oRed[1] <= oRed.DB_MAX_OUTPUT_PORT_TYPE
oRed[2] <= oRed.DB_MAX_OUTPUT_PORT_TYPE
oRed[3] <= oRed.DB_MAX_OUTPUT_PORT_TYPE
oRed[4] <= oRed.DB_MAX_OUTPUT_PORT_TYPE
oRed[5] <= oRed.DB_MAX_OUTPUT_PORT_TYPE
oRed[6] <= oRed.DB_MAX_OUTPUT_PORT_TYPE
oRed[7] <= oRed.DB_MAX_OUTPUT_PORT_TYPE
oRed[8] <= oRed.DB_MAX_OUTPUT_PORT_TYPE
oRed[9] <= oRed.DB_MAX_OUTPUT_PORT_TYPE
oGreen[0] <= oRed.DB_MAX_OUTPUT_PORT_TYPE
oGreen[1] <= oRed.DB_MAX_OUTPUT_PORT_TYPE
oGreen[2] <= oRed.DB_MAX_OUTPUT_PORT_TYPE
oGreen[3] <= oRed.DB_MAX_OUTPUT_PORT_TYPE
oGreen[4] <= oRed.DB_MAX_OUTPUT_PORT_TYPE
oGreen[5] <= oRed.DB_MAX_OUTPUT_PORT_TYPE
oGreen[6] <= oRed.DB_MAX_OUTPUT_PORT_TYPE
oGreen[7] <= oRed.DB_MAX_OUTPUT_PORT_TYPE
oGreen[8] <= oRed.DB_MAX_OUTPUT_PORT_TYPE
oGreen[9] <= oRed.DB_MAX_OUTPUT_PORT_TYPE
oBlue[0] <= oRed.DB_MAX_OUTPUT_PORT_TYPE
oBlue[1] <= oRed.DB_MAX_OUTPUT_PORT_TYPE
oBlue[2] <= oRed.DB_MAX_OUTPUT_PORT_TYPE
oBlue[3] <= oRed.DB_MAX_OUTPUT_PORT_TYPE
oBlue[4] <= oRed.DB_MAX_OUTPUT_PORT_TYPE
oBlue[5] <= oRed.DB_MAX_OUTPUT_PORT_TYPE
oBlue[6] <= oRed.DB_MAX_OUTPUT_PORT_TYPE
oBlue[7] <= oRed.DB_MAX_OUTPUT_PORT_TYPE
oBlue[8] <= oRed.DB_MAX_OUTPUT_PORT_TYPE
oBlue[9] <= oRed.DB_MAX_OUTPUT_PORT_TYPE
re => oRed.IN1
char_code[0] => char_code[0].IN2
char_code[1] => char_code[1].IN2
char_code[2] => char_code[2].IN2
char_code[3] => char_code[3].IN2
char_code[4] => char_code[4].IN2
char_code[5] => char_code[5].IN2
char_code[6] => char_code[6].IN2
char_code[7] => char_code[7].IN2
w_adrs[0] => w_adrs[0].IN2
w_adrs[1] => w_adrs[1].IN2
w_adrs[2] => w_adrs[2].IN2
w_adrs[3] => w_adrs[3].IN2
w_adrs[4] => w_adrs[4].IN2
w_adrs[5] => w_adrs[5].IN2
w_adrs[6] => w_adrs[6].IN2
w_adrs[7] => w_adrs[7].IN2
w_adrs[8] => w_adrs[8].IN2
w_adrs[9] => w_adrs[9].IN2
w_adrs[10] => w_adrs[10].IN2
w_adrs[11] => w_adrs[11].IN2
w_adrs[12] => w_adrs[12].IN2
wCoord_X[0] => ~NO_FANOUT~
wCoord_X[1] => ~NO_FANOUT~
wCoord_X[2] => ~NO_FANOUT~
wCoord_X[3] => ~NO_FANOUT~
wCoord_X[4] => ~NO_FANOUT~
wCoord_X[5] => ~NO_FANOUT~
wCoord_X[6] => ~NO_FANOUT~
wCoord_Y[0] => ~NO_FANOUT~
wCoord_Y[1] => ~NO_FANOUT~
wCoord_Y[2] => ~NO_FANOUT~
wCoord_Y[3] => ~NO_FANOUT~
wCoord_Y[4] => ~NO_FANOUT~
wCoord_Y[5] => ~NO_FANOUT~
we => we.IN2
char_code_out[0] <= frame_buffer:fb.q_a
char_code_out[1] <= frame_buffer:fb.q_a
char_code_out[2] <= frame_buffer:fb.q_a
char_code_out[3] <= frame_buffer:fb.q_a
char_code_out[4] <= frame_buffer:fb.q_a
char_code_out[5] <= frame_buffer:fb.q_a
char_code_out[6] <= frame_buffer:fb.q_a
char_code_out[7] <= frame_buffer:fb.q_a


|PICO16a_system|dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|char_rom:c_rom
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|PICO16a_system|dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|char_rom:c_rom|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_k1c1:auto_generated.address_a[0]
address_a[1] => altsyncram_k1c1:auto_generated.address_a[1]
address_a[2] => altsyncram_k1c1:auto_generated.address_a[2]
address_a[3] => altsyncram_k1c1:auto_generated.address_a[3]
address_a[4] => altsyncram_k1c1:auto_generated.address_a[4]
address_a[5] => altsyncram_k1c1:auto_generated.address_a[5]
address_a[6] => altsyncram_k1c1:auto_generated.address_a[6]
address_a[7] => altsyncram_k1c1:auto_generated.address_a[7]
address_a[8] => altsyncram_k1c1:auto_generated.address_a[8]
address_a[9] => altsyncram_k1c1:auto_generated.address_a[9]
address_a[10] => altsyncram_k1c1:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_k1c1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_k1c1:auto_generated.q_a[0]
q_a[1] <= altsyncram_k1c1:auto_generated.q_a[1]
q_a[2] <= altsyncram_k1c1:auto_generated.q_a[2]
q_a[3] <= altsyncram_k1c1:auto_generated.q_a[3]
q_a[4] <= altsyncram_k1c1:auto_generated.q_a[4]
q_a[5] <= altsyncram_k1c1:auto_generated.q_a[5]
q_a[6] <= altsyncram_k1c1:auto_generated.q_a[6]
q_a[7] <= altsyncram_k1c1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|PICO16a_system|dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|char_rom:c_rom|altsyncram:altsyncram_component|altsyncram_k1c1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|PICO16a_system|dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|frame_buffer:fb
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
address_a[8] => address_a[8].IN1
address_a[9] => address_a[9].IN1
address_a[10] => address_a[10].IN1
address_a[11] => address_a[11].IN1
address_a[12] => address_a[12].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
address_b[7] => address_b[7].IN1
address_b[8] => address_b[8].IN1
address_b[9] => address_b[9].IN1
address_b[10] => address_b[10].IN1
address_b[11] => address_b[11].IN1
address_b[12] => address_b[12].IN1
clock_a => clock_a.IN1
clock_b => clock_b.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b


|PICO16a_system|dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|frame_buffer:fb|altsyncram:altsyncram_component
wren_a => altsyncram_h8b2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_h8b2:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_h8b2:auto_generated.data_a[0]
data_a[1] => altsyncram_h8b2:auto_generated.data_a[1]
data_a[2] => altsyncram_h8b2:auto_generated.data_a[2]
data_a[3] => altsyncram_h8b2:auto_generated.data_a[3]
data_a[4] => altsyncram_h8b2:auto_generated.data_a[4]
data_a[5] => altsyncram_h8b2:auto_generated.data_a[5]
data_a[6] => altsyncram_h8b2:auto_generated.data_a[6]
data_a[7] => altsyncram_h8b2:auto_generated.data_a[7]
data_b[0] => altsyncram_h8b2:auto_generated.data_b[0]
data_b[1] => altsyncram_h8b2:auto_generated.data_b[1]
data_b[2] => altsyncram_h8b2:auto_generated.data_b[2]
data_b[3] => altsyncram_h8b2:auto_generated.data_b[3]
data_b[4] => altsyncram_h8b2:auto_generated.data_b[4]
data_b[5] => altsyncram_h8b2:auto_generated.data_b[5]
data_b[6] => altsyncram_h8b2:auto_generated.data_b[6]
data_b[7] => altsyncram_h8b2:auto_generated.data_b[7]
address_a[0] => altsyncram_h8b2:auto_generated.address_a[0]
address_a[1] => altsyncram_h8b2:auto_generated.address_a[1]
address_a[2] => altsyncram_h8b2:auto_generated.address_a[2]
address_a[3] => altsyncram_h8b2:auto_generated.address_a[3]
address_a[4] => altsyncram_h8b2:auto_generated.address_a[4]
address_a[5] => altsyncram_h8b2:auto_generated.address_a[5]
address_a[6] => altsyncram_h8b2:auto_generated.address_a[6]
address_a[7] => altsyncram_h8b2:auto_generated.address_a[7]
address_a[8] => altsyncram_h8b2:auto_generated.address_a[8]
address_a[9] => altsyncram_h8b2:auto_generated.address_a[9]
address_a[10] => altsyncram_h8b2:auto_generated.address_a[10]
address_a[11] => altsyncram_h8b2:auto_generated.address_a[11]
address_a[12] => altsyncram_h8b2:auto_generated.address_a[12]
address_b[0] => altsyncram_h8b2:auto_generated.address_b[0]
address_b[1] => altsyncram_h8b2:auto_generated.address_b[1]
address_b[2] => altsyncram_h8b2:auto_generated.address_b[2]
address_b[3] => altsyncram_h8b2:auto_generated.address_b[3]
address_b[4] => altsyncram_h8b2:auto_generated.address_b[4]
address_b[5] => altsyncram_h8b2:auto_generated.address_b[5]
address_b[6] => altsyncram_h8b2:auto_generated.address_b[6]
address_b[7] => altsyncram_h8b2:auto_generated.address_b[7]
address_b[8] => altsyncram_h8b2:auto_generated.address_b[8]
address_b[9] => altsyncram_h8b2:auto_generated.address_b[9]
address_b[10] => altsyncram_h8b2:auto_generated.address_b[10]
address_b[11] => altsyncram_h8b2:auto_generated.address_b[11]
address_b[12] => altsyncram_h8b2:auto_generated.address_b[12]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_h8b2:auto_generated.clock0
clock1 => altsyncram_h8b2:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_h8b2:auto_generated.q_a[0]
q_a[1] <= altsyncram_h8b2:auto_generated.q_a[1]
q_a[2] <= altsyncram_h8b2:auto_generated.q_a[2]
q_a[3] <= altsyncram_h8b2:auto_generated.q_a[3]
q_a[4] <= altsyncram_h8b2:auto_generated.q_a[4]
q_a[5] <= altsyncram_h8b2:auto_generated.q_a[5]
q_a[6] <= altsyncram_h8b2:auto_generated.q_a[6]
q_a[7] <= altsyncram_h8b2:auto_generated.q_a[7]
q_b[0] <= altsyncram_h8b2:auto_generated.q_b[0]
q_b[1] <= altsyncram_h8b2:auto_generated.q_b[1]
q_b[2] <= altsyncram_h8b2:auto_generated.q_b[2]
q_b[3] <= altsyncram_h8b2:auto_generated.q_b[3]
q_b[4] <= altsyncram_h8b2:auto_generated.q_b[4]
q_b[5] <= altsyncram_h8b2:auto_generated.q_b[5]
q_b[6] <= altsyncram_h8b2:auto_generated.q_b[6]
q_b[7] <= altsyncram_h8b2:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|PICO16a_system|dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_h8b2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[12] => ram_block1a6.PORTBADDR12
address_b[12] => ram_block1a7.PORTBADDR12
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE


|PICO16a_system|dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|PICO16a_system|dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component
wren_a => altsyncram_8nf1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_8nf1:auto_generated.data_a[0]
data_a[1] => altsyncram_8nf1:auto_generated.data_a[1]
data_a[2] => altsyncram_8nf1:auto_generated.data_a[2]
data_a[3] => altsyncram_8nf1:auto_generated.data_a[3]
data_a[4] => altsyncram_8nf1:auto_generated.data_a[4]
data_a[5] => altsyncram_8nf1:auto_generated.data_a[5]
data_a[6] => altsyncram_8nf1:auto_generated.data_a[6]
data_a[7] => altsyncram_8nf1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_8nf1:auto_generated.address_a[0]
address_a[1] => altsyncram_8nf1:auto_generated.address_a[1]
address_a[2] => altsyncram_8nf1:auto_generated.address_a[2]
address_a[3] => altsyncram_8nf1:auto_generated.address_a[3]
address_a[4] => altsyncram_8nf1:auto_generated.address_a[4]
address_a[5] => altsyncram_8nf1:auto_generated.address_a[5]
address_a[6] => altsyncram_8nf1:auto_generated.address_a[6]
address_a[7] => altsyncram_8nf1:auto_generated.address_a[7]
address_a[8] => altsyncram_8nf1:auto_generated.address_a[8]
address_a[9] => altsyncram_8nf1:auto_generated.address_a[9]
address_a[10] => altsyncram_8nf1:auto_generated.address_a[10]
address_a[11] => altsyncram_8nf1:auto_generated.address_a[11]
address_a[12] => altsyncram_8nf1:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_8nf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_8nf1:auto_generated.q_a[0]
q_a[1] <= altsyncram_8nf1:auto_generated.q_a[1]
q_a[2] <= altsyncram_8nf1:auto_generated.q_a[2]
q_a[3] <= altsyncram_8nf1:auto_generated.q_a[3]
q_a[4] <= altsyncram_8nf1:auto_generated.q_a[4]
q_a[5] <= altsyncram_8nf1:auto_generated.q_a[5]
q_a[6] <= altsyncram_8nf1:auto_generated.q_a[6]
q_a[7] <= altsyncram_8nf1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|PICO16a_system|dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated
address_a[0] => altsyncram_g8b2:altsyncram1.address_a[0]
address_a[1] => altsyncram_g8b2:altsyncram1.address_a[1]
address_a[2] => altsyncram_g8b2:altsyncram1.address_a[2]
address_a[3] => altsyncram_g8b2:altsyncram1.address_a[3]
address_a[4] => altsyncram_g8b2:altsyncram1.address_a[4]
address_a[5] => altsyncram_g8b2:altsyncram1.address_a[5]
address_a[6] => altsyncram_g8b2:altsyncram1.address_a[6]
address_a[7] => altsyncram_g8b2:altsyncram1.address_a[7]
address_a[8] => altsyncram_g8b2:altsyncram1.address_a[8]
address_a[9] => altsyncram_g8b2:altsyncram1.address_a[9]
address_a[10] => altsyncram_g8b2:altsyncram1.address_a[10]
address_a[11] => altsyncram_g8b2:altsyncram1.address_a[11]
address_a[12] => altsyncram_g8b2:altsyncram1.address_a[12]
clock0 => altsyncram_g8b2:altsyncram1.clock0
data_a[0] => altsyncram_g8b2:altsyncram1.data_a[0]
data_a[1] => altsyncram_g8b2:altsyncram1.data_a[1]
data_a[2] => altsyncram_g8b2:altsyncram1.data_a[2]
data_a[3] => altsyncram_g8b2:altsyncram1.data_a[3]
data_a[4] => altsyncram_g8b2:altsyncram1.data_a[4]
data_a[5] => altsyncram_g8b2:altsyncram1.data_a[5]
data_a[6] => altsyncram_g8b2:altsyncram1.data_a[6]
data_a[7] => altsyncram_g8b2:altsyncram1.data_a[7]
q_a[0] <= altsyncram_g8b2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_g8b2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_g8b2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_g8b2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_g8b2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_g8b2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_g8b2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_g8b2:altsyncram1.q_a[7]
wren_a => altsyncram_g8b2:altsyncram1.wren_a


|PICO16a_system|dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|altsyncram_g8b2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[10] => ram_block3a0.PORTAADDR10
address_a[10] => ram_block3a1.PORTAADDR10
address_a[10] => ram_block3a2.PORTAADDR10
address_a[10] => ram_block3a3.PORTAADDR10
address_a[10] => ram_block3a4.PORTAADDR10
address_a[10] => ram_block3a5.PORTAADDR10
address_a[10] => ram_block3a6.PORTAADDR10
address_a[10] => ram_block3a7.PORTAADDR10
address_a[11] => ram_block3a0.PORTAADDR11
address_a[11] => ram_block3a1.PORTAADDR11
address_a[11] => ram_block3a2.PORTAADDR11
address_a[11] => ram_block3a3.PORTAADDR11
address_a[11] => ram_block3a4.PORTAADDR11
address_a[11] => ram_block3a5.PORTAADDR11
address_a[11] => ram_block3a6.PORTAADDR11
address_a[11] => ram_block3a7.PORTAADDR11
address_a[12] => ram_block3a0.PORTAADDR12
address_a[12] => ram_block3a1.PORTAADDR12
address_a[12] => ram_block3a2.PORTAADDR12
address_a[12] => ram_block3a3.PORTAADDR12
address_a[12] => ram_block3a4.PORTAADDR12
address_a[12] => ram_block3a5.PORTAADDR12
address_a[12] => ram_block3a6.PORTAADDR12
address_a[12] => ram_block3a7.PORTAADDR12
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[10] => ram_block3a0.PORTBADDR10
address_b[10] => ram_block3a1.PORTBADDR10
address_b[10] => ram_block3a2.PORTBADDR10
address_b[10] => ram_block3a3.PORTBADDR10
address_b[10] => ram_block3a4.PORTBADDR10
address_b[10] => ram_block3a5.PORTBADDR10
address_b[10] => ram_block3a6.PORTBADDR10
address_b[10] => ram_block3a7.PORTBADDR10
address_b[11] => ram_block3a0.PORTBADDR11
address_b[11] => ram_block3a1.PORTBADDR11
address_b[11] => ram_block3a2.PORTBADDR11
address_b[11] => ram_block3a3.PORTBADDR11
address_b[11] => ram_block3a4.PORTBADDR11
address_b[11] => ram_block3a5.PORTBADDR11
address_b[11] => ram_block3a6.PORTBADDR11
address_b[11] => ram_block3a7.PORTBADDR11
address_b[12] => ram_block3a0.PORTBADDR12
address_b[12] => ram_block3a1.PORTBADDR12
address_b[12] => ram_block3a2.PORTBADDR12
address_b[12] => ram_block3a3.PORTBADDR12
address_b[12] => ram_block3a4.PORTBADDR12
address_b[12] => ram_block3a5.PORTBADDR12
address_b[12] => ram_block3a6.PORTBADDR12
address_b[12] => ram_block3a7.PORTBADDR12
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE


|PICO16a_system|dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= ram_rom_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
address[10] <= ram_rom_addr_reg[10].DB_MAX_OUTPUT_PORT_TYPE
address[11] <= ram_rom_addr_reg[11].DB_MAX_OUTPUT_PORT_TYPE
address[12] <= ram_rom_addr_reg[12].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
raw_tck => is_in_use_reg.CLK
raw_tck => bypass_reg_out.CLK
raw_tck => ir_loaded_address_reg[0].CLK
raw_tck => ir_loaded_address_reg[1].CLK
raw_tck => ir_loaded_address_reg[2].CLK
raw_tck => ir_loaded_address_reg[3].CLK
raw_tck => ram_rom_data_shift_cntr_reg[0].CLK
raw_tck => ram_rom_data_shift_cntr_reg[1].CLK
raw_tck => ram_rom_data_shift_cntr_reg[2].CLK
raw_tck => ram_rom_data_shift_cntr_reg[3].CLK
raw_tck => ram_rom_data_reg[0].CLK
raw_tck => ram_rom_data_reg[1].CLK
raw_tck => ram_rom_data_reg[2].CLK
raw_tck => ram_rom_data_reg[3].CLK
raw_tck => ram_rom_data_reg[4].CLK
raw_tck => ram_rom_data_reg[5].CLK
raw_tck => ram_rom_data_reg[6].CLK
raw_tck => ram_rom_data_reg[7].CLK
raw_tck => ram_rom_addr_reg[0].CLK
raw_tck => ram_rom_addr_reg[1].CLK
raw_tck => ram_rom_addr_reg[2].CLK
raw_tck => ram_rom_addr_reg[3].CLK
raw_tck => ram_rom_addr_reg[4].CLK
raw_tck => ram_rom_addr_reg[5].CLK
raw_tck => ram_rom_addr_reg[6].CLK
raw_tck => ram_rom_addr_reg[7].CLK
raw_tck => ram_rom_addr_reg[8].CLK
raw_tck => ram_rom_addr_reg[9].CLK
raw_tck => ram_rom_addr_reg[10].CLK
raw_tck => ram_rom_addr_reg[11].CLK
raw_tck => ram_rom_addr_reg[12].CLK
raw_tck => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TCK
raw_tck => tck_usr.DATAIN
tdi => ram_rom_addr_reg.DATAB
tdi => ram_rom_data_reg.DATAB
tdi => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TDI
tdi => bypass_reg_out.DATAIN
usr1 => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.USR1
usr1 => dr_scan.IN0
usr1 => name_gen.IN0
jtag_state_cdr => name_gen.IN0
jtag_state_sdr => sdr.IN1
jtag_state_sdr => name_gen.IN1
jtag_state_sdr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.SHIFT
jtag_state_e1dr => ram_rom_update_write_ena.IN1
jtag_state_udr => udr.IN1
jtag_state_udr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.UPDATE
jtag_state_uir => ~NO_FANOUT~
clr => is_in_use_reg.ACLR
clr => bypass_reg_out.ACLR
ena => dr_scan.IN1
ena => name_gen.IN1
ena => bypass_reg_out.ENA
ir_in[0] => process_0.IN0
ir_in[0] => tdo.OUTPUTSELECT
ir_in[0] => is_in_use_reg.OUTPUTSELECT
ir_in[0] => ram_rom_addr_reg[0].ACLR
ir_in[0] => ram_rom_addr_reg[1].ACLR
ir_in[0] => ram_rom_addr_reg[2].ACLR
ir_in[0] => ram_rom_addr_reg[3].ACLR
ir_in[0] => ram_rom_addr_reg[4].ACLR
ir_in[0] => ram_rom_addr_reg[5].ACLR
ir_in[0] => ram_rom_addr_reg[6].ACLR
ir_in[0] => ram_rom_addr_reg[7].ACLR
ir_in[0] => ram_rom_addr_reg[8].ACLR
ir_in[0] => ram_rom_addr_reg[9].ACLR
ir_in[0] => ram_rom_addr_reg[10].ACLR
ir_in[0] => ram_rom_addr_reg[11].ACLR
ir_in[0] => ram_rom_addr_reg[12].ACLR
ir_in[1] => process_0.IN1
ir_in[1] => process_0.IN0
ir_in[1] => ram_rom_incr_addr.IN1
ir_in[2] => process_0.IN1
ir_in[2] => ram_rom_incr_addr.IN1
ir_in[2] => enable_write.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => ram_rom_data_shift_cntr_reg[0].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[1].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[2].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[3].ACLR
ir_in[4] => process_0.IN1
ir_in[4] => is_in_use_reg.OUTPUTSELECT
ir_out[0] <= is_in_use_reg.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_loaded_address_reg[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= ir_loaded_address_reg[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= ir_loaded_address_reg[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= ir_loaded_address_reg[3].DB_MAX_OUTPUT_PORT_TYPE
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|PICO16a_system|dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


