// Seed: 1171599781
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  tri0 id_3;
  assign id_2 = (-1);
  wire id_4;
  logic [7:0][1] id_5;
  supply1 id_6 = id_3;
  wire id_7;
  wire id_8;
  bit id_9;
  supply1 id_10, id_11, id_12, id_13;
  wire id_14, id_15;
  assign id_13 = -1;
  always id_9 = #1 id_2;
  wire id_16;
  parameter id_17 = 1;
  assign id_6 = -1'b0;
  logic [7:0][1] id_18 = id_18#(
      .id_6 (id_13 - -1'b0),
      .id_15(1),
      .id_17("" == id_1)
  );
  wire id_19, id_20, id_21, id_22, id_23;
  wire id_24;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  localparam id_8 = -1;
  wor id_9;
  always if ("" != id_9 && id_4) if (id_4) id_1 <= id_3;
  module_0 modCall_1 (
      id_4,
      id_1
  );
endmodule
