// Seed: 2488589100
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  tri id_5 = 1;
  assign module_1.id_4 = 0;
  wire id_6;
  module_2 modCall_1 ();
endmodule
module module_1 ();
  wire id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1
  );
  tri0 id_2;
  assign id_2 = 1;
  wire id_3;
  tri  id_4;
  assign id_4 = 1;
  wire id_5;
endmodule
module module_2;
  assign id_1 = 1;
  always @(1 or negedge id_1) begin : LABEL_0
    id_1 <= 1;
  end
endmodule
