{"vcs1":{"timestamp_begin":1750441901.224382652, "rt":1.01, "ut":0.45, "st":0.09}}
{"vcselab":{"timestamp_begin":1750441902.329805981, "rt":0.73, "ut":0.21, "st":0.09}}
{"link":{"timestamp_begin":1750441903.131215679, "rt":0.19, "ut":0.11, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1750441900.833983670}
{"VCS_COMP_START_TIME": 1750441900.833983670}
{"VCS_COMP_END_TIME": 1750441905.705768671}
{"VCS_USER_OPTIONS": "-R -sverilog tb_1.sv -debug_access+all -full64"}
{"vcs1": {"peak_mem": 2540216}}
{"stitch_vcselab": {"peak_mem": 2540275}}
