<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: cvmx-nqm-defs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<h1>cvmx-nqm-defs.h</h1><a href="cvmx-nqm-defs_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/***********************license start***************</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2003-2015  Cavium Inc. (support@cavium.com). All rights</span>
<a name="l00003"></a>00003 <span class="comment"> * reserved.</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> *</span>
<a name="l00006"></a>00006 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00007"></a>00007 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00008"></a>00008 <span class="comment"> * met:</span>
<a name="l00009"></a>00009 <span class="comment"> *</span>
<a name="l00010"></a>00010 <span class="comment"> *   * Redistributions of source code must retain the above copyright</span>
<a name="l00011"></a>00011 <span class="comment"> *     notice, this list of conditions and the following disclaimer.</span>
<a name="l00012"></a>00012 <span class="comment"> *</span>
<a name="l00013"></a>00013 <span class="comment"> *   * Redistributions in binary form must reproduce the above</span>
<a name="l00014"></a>00014 <span class="comment"> *     copyright notice, this list of conditions and the following</span>
<a name="l00015"></a>00015 <span class="comment"> *     disclaimer in the documentation and/or other materials provided</span>
<a name="l00016"></a>00016 <span class="comment"> *     with the distribution.</span>
<a name="l00017"></a>00017 <span class="comment"></span>
<a name="l00018"></a>00018 <span class="comment"> *   * Neither the name of Cavium Inc. nor the names of</span>
<a name="l00019"></a>00019 <span class="comment"> *     its contributors may be used to endorse or promote products</span>
<a name="l00020"></a>00020 <span class="comment"> *     derived from this software without specific prior written</span>
<a name="l00021"></a>00021 <span class="comment"> *     permission.</span>
<a name="l00022"></a>00022 <span class="comment"></span>
<a name="l00023"></a>00023 <span class="comment"> * This Software, including technical data, may be subject to U.S. export  control</span>
<a name="l00024"></a>00024 <span class="comment"> * laws, including the U.S. Export Administration Act and its  associated</span>
<a name="l00025"></a>00025 <span class="comment"> * regulations, and may be subject to export or import  regulations in other</span>
<a name="l00026"></a>00026 <span class="comment"> * countries.</span>
<a name="l00027"></a>00027 <span class="comment"></span>
<a name="l00028"></a>00028 <span class="comment"> * TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED &quot;AS IS&quot;</span>
<a name="l00029"></a>00029 <span class="comment"> * AND WITH ALL FAULTS AND CAVIUM INC. MAKES NO PROMISES, REPRESENTATIONS OR</span>
<a name="l00030"></a>00030 <span class="comment"> * WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO</span>
<a name="l00031"></a>00031 <span class="comment"> * THE SOFTWARE, INCLUDING ITS CONDITION, ITS CONFORMITY TO ANY REPRESENTATION OR</span>
<a name="l00032"></a>00032 <span class="comment"> * DESCRIPTION, OR THE EXISTENCE OF ANY LATENT OR PATENT DEFECTS, AND CAVIUM</span>
<a name="l00033"></a>00033 <span class="comment"> * SPECIFICALLY DISCLAIMS ALL IMPLIED (IF ANY) WARRANTIES OF TITLE,</span>
<a name="l00034"></a>00034 <span class="comment"> * MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF</span>
<a name="l00035"></a>00035 <span class="comment"> * VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR</span>
<a name="l00036"></a>00036 <span class="comment"> * CORRESPONDENCE TO DESCRIPTION. THE ENTIRE  RISK ARISING OUT OF USE OR</span>
<a name="l00037"></a>00037 <span class="comment"> * PERFORMANCE OF THE SOFTWARE LIES WITH YOU.</span>
<a name="l00038"></a>00038 <span class="comment"> ***********************license end**************************************/</span>
<a name="l00039"></a>00039 
<a name="l00040"></a>00040 <span class="comment"></span>
<a name="l00041"></a>00041 <span class="comment">/**</span>
<a name="l00042"></a>00042 <span class="comment"> * cvmx-nqm-defs.h</span>
<a name="l00043"></a>00043 <span class="comment"> *</span>
<a name="l00044"></a>00044 <span class="comment"> * Configuration and status register (CSR) type definitions for</span>
<a name="l00045"></a>00045 <span class="comment"> * Octeon nqm.</span>
<a name="l00046"></a>00046 <span class="comment"> *</span>
<a name="l00047"></a>00047 <span class="comment"> * This file is auto generated. Do not edit.</span>
<a name="l00048"></a>00048 <span class="comment"> *</span>
<a name="l00049"></a>00049 <span class="comment"> * &lt;hr&gt;$Revision$&lt;hr&gt;</span>
<a name="l00050"></a>00050 <span class="comment"> *</span>
<a name="l00051"></a>00051 <span class="comment"> */</span>
<a name="l00052"></a>00052 <span class="preprocessor">#ifndef __CVMX_NQM_DEFS_H__</span>
<a name="l00053"></a>00053 <span class="preprocessor"></span><span class="preprocessor">#define __CVMX_NQM_DEFS_H__</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span>
<a name="l00055"></a>00055 <span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NQM_CFG CVMX_NQM_CFG_FUNC()</span>
<a name="l00057"></a>00057 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NQM_CFG_FUNC(<span class="keywordtype">void</span>)
<a name="l00058"></a>00058 {
<a name="l00059"></a>00059     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>)))
<a name="l00060"></a>00060         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NQM_CFG not supported on this chip\n&quot;</span>);
<a name="l00061"></a>00061     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001450000006028ull);
<a name="l00062"></a>00062 }
<a name="l00063"></a>00063 <span class="preprocessor">#else</span>
<a name="l00064"></a><a class="code" href="cvmx-nqm-defs_8h.html#ab141667962ca8fd5d047b6e889ec7331">00064</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NQM_CFG (CVMX_ADD_IO_SEG(0x0001450000006028ull))</span>
<a name="l00065"></a>00065 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00066"></a>00066 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00067"></a>00067 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NQM_CLKEN CVMX_NQM_CLKEN_FUNC()</span>
<a name="l00068"></a>00068 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NQM_CLKEN_FUNC(<span class="keywordtype">void</span>)
<a name="l00069"></a>00069 {
<a name="l00070"></a>00070     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>)))
<a name="l00071"></a>00071         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NQM_CLKEN not supported on this chip\n&quot;</span>);
<a name="l00072"></a>00072     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00014500000060F8ull);
<a name="l00073"></a>00073 }
<a name="l00074"></a>00074 <span class="preprocessor">#else</span>
<a name="l00075"></a><a class="code" href="cvmx-nqm-defs_8h.html#a5ec9328e02a28dfa125a3184b2394201">00075</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NQM_CLKEN (CVMX_ADD_IO_SEG(0x00014500000060F8ull))</span>
<a name="l00076"></a>00076 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00077"></a>00077 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00078"></a>00078 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NQM_CS_BIST_STATUS0 CVMX_NQM_CS_BIST_STATUS0_FUNC()</span>
<a name="l00079"></a>00079 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NQM_CS_BIST_STATUS0_FUNC(<span class="keywordtype">void</span>)
<a name="l00080"></a>00080 {
<a name="l00081"></a>00081     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>)))
<a name="l00082"></a>00082         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NQM_CS_BIST_STATUS0 not supported on this chip\n&quot;</span>);
<a name="l00083"></a>00083     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001450000004FF0ull);
<a name="l00084"></a>00084 }
<a name="l00085"></a>00085 <span class="preprocessor">#else</span>
<a name="l00086"></a><a class="code" href="cvmx-nqm-defs_8h.html#afa411a240b9d16e54cea0dae0580cb75">00086</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NQM_CS_BIST_STATUS0 (CVMX_ADD_IO_SEG(0x0001450000004FF0ull))</span>
<a name="l00087"></a>00087 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00088"></a>00088 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00089"></a>00089 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NQM_CS_CMD_DBG0 CVMX_NQM_CS_CMD_DBG0_FUNC()</span>
<a name="l00090"></a>00090 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NQM_CS_CMD_DBG0_FUNC(<span class="keywordtype">void</span>)
<a name="l00091"></a>00091 {
<a name="l00092"></a>00092     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>)))
<a name="l00093"></a>00093         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NQM_CS_CMD_DBG0 not supported on this chip\n&quot;</span>);
<a name="l00094"></a>00094     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001450000FF4078ull);
<a name="l00095"></a>00095 }
<a name="l00096"></a>00096 <span class="preprocessor">#else</span>
<a name="l00097"></a><a class="code" href="cvmx-nqm-defs_8h.html#a67744350ed2c67cb964bcde7c4e8a188">00097</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NQM_CS_CMD_DBG0 (CVMX_ADD_IO_SEG(0x0001450000FF4078ull))</span>
<a name="l00098"></a>00098 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00099"></a>00099 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00100"></a>00100 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NQM_CS_CPL_DBG0 CVMX_NQM_CS_CPL_DBG0_FUNC()</span>
<a name="l00101"></a>00101 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NQM_CS_CPL_DBG0_FUNC(<span class="keywordtype">void</span>)
<a name="l00102"></a>00102 {
<a name="l00103"></a>00103     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>)))
<a name="l00104"></a>00104         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NQM_CS_CPL_DBG0 not supported on this chip\n&quot;</span>);
<a name="l00105"></a>00105     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x000145000FFF4070ull);
<a name="l00106"></a>00106 }
<a name="l00107"></a>00107 <span class="preprocessor">#else</span>
<a name="l00108"></a><a class="code" href="cvmx-nqm-defs_8h.html#a301fc69943c2a556b22f64c30b523fe9">00108</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NQM_CS_CPL_DBG0 (CVMX_ADD_IO_SEG(0x000145000FFF4070ull))</span>
<a name="l00109"></a>00109 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00110"></a>00110 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00111"></a>00111 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NQM_CS_ECC0_INT CVMX_NQM_CS_ECC0_INT_FUNC()</span>
<a name="l00112"></a>00112 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NQM_CS_ECC0_INT_FUNC(<span class="keywordtype">void</span>)
<a name="l00113"></a>00113 {
<a name="l00114"></a>00114     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>)))
<a name="l00115"></a>00115         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NQM_CS_ECC0_INT not supported on this chip\n&quot;</span>);
<a name="l00116"></a>00116     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001450000004F00ull);
<a name="l00117"></a>00117 }
<a name="l00118"></a>00118 <span class="preprocessor">#else</span>
<a name="l00119"></a><a class="code" href="cvmx-nqm-defs_8h.html#adba8053b5d6630d8e7ef09f02fe486b3">00119</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NQM_CS_ECC0_INT (CVMX_ADD_IO_SEG(0x0001450000004F00ull))</span>
<a name="l00120"></a>00120 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00121"></a>00121 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00122"></a>00122 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NQM_CS_MEM_CTL0 CVMX_NQM_CS_MEM_CTL0_FUNC()</span>
<a name="l00123"></a>00123 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NQM_CS_MEM_CTL0_FUNC(<span class="keywordtype">void</span>)
<a name="l00124"></a>00124 {
<a name="l00125"></a>00125     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>)))
<a name="l00126"></a>00126         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NQM_CS_MEM_CTL0 not supported on this chip\n&quot;</span>);
<a name="l00127"></a>00127     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001450000004F80ull);
<a name="l00128"></a>00128 }
<a name="l00129"></a>00129 <span class="preprocessor">#else</span>
<a name="l00130"></a><a class="code" href="cvmx-nqm-defs_8h.html#ad91807bfcaae6b193cdb15bfa9211091">00130</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NQM_CS_MEM_CTL0 (CVMX_ADD_IO_SEG(0x0001450000004F80ull))</span>
<a name="l00131"></a>00131 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00132"></a>00132 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00133"></a>00133 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NQM_FI_FPA_AURA CVMX_NQM_FI_FPA_AURA_FUNC()</span>
<a name="l00134"></a>00134 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NQM_FI_FPA_AURA_FUNC(<span class="keywordtype">void</span>)
<a name="l00135"></a>00135 {
<a name="l00136"></a>00136     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>)))
<a name="l00137"></a>00137         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NQM_FI_FPA_AURA not supported on this chip\n&quot;</span>);
<a name="l00138"></a>00138     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001450000006030ull);
<a name="l00139"></a>00139 }
<a name="l00140"></a>00140 <span class="preprocessor">#else</span>
<a name="l00141"></a><a class="code" href="cvmx-nqm-defs_8h.html#a12c0ea9061c90d35dc9c6c0cea7839d0">00141</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NQM_FI_FPA_AURA (CVMX_ADD_IO_SEG(0x0001450000006030ull))</span>
<a name="l00142"></a>00142 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00143"></a>00143 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00144"></a>00144 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NQM_FPA_DBG CVMX_NQM_FPA_DBG_FUNC()</span>
<a name="l00145"></a>00145 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NQM_FPA_DBG_FUNC(<span class="keywordtype">void</span>)
<a name="l00146"></a>00146 {
<a name="l00147"></a>00147     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>)))
<a name="l00148"></a>00148         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NQM_FPA_DBG not supported on this chip\n&quot;</span>);
<a name="l00149"></a>00149     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001450000006010ull);
<a name="l00150"></a>00150 }
<a name="l00151"></a>00151 <span class="preprocessor">#else</span>
<a name="l00152"></a><a class="code" href="cvmx-nqm-defs_8h.html#a611d420e927e3698ee9a45583f6f92f1">00152</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NQM_FPA_DBG (CVMX_ADD_IO_SEG(0x0001450000006010ull))</span>
<a name="l00153"></a>00153 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00154"></a>00154 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00155"></a>00155 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NQM_GLBL_TAG CVMX_NQM_GLBL_TAG_FUNC()</span>
<a name="l00156"></a>00156 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NQM_GLBL_TAG_FUNC(<span class="keywordtype">void</span>)
<a name="l00157"></a>00157 {
<a name="l00158"></a>00158     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>)))
<a name="l00159"></a>00159         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NQM_GLBL_TAG not supported on this chip\n&quot;</span>);
<a name="l00160"></a>00160     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001450000006020ull);
<a name="l00161"></a>00161 }
<a name="l00162"></a>00162 <span class="preprocessor">#else</span>
<a name="l00163"></a><a class="code" href="cvmx-nqm-defs_8h.html#af8f9c6868f392e125bd59d062cdca8cc">00163</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NQM_GLBL_TAG (CVMX_ADD_IO_SEG(0x0001450000006020ull))</span>
<a name="l00164"></a>00164 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00165"></a>00165 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00166"></a>00166 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NQM_HS_BIST_STATUS0 CVMX_NQM_HS_BIST_STATUS0_FUNC()</span>
<a name="l00167"></a>00167 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NQM_HS_BIST_STATUS0_FUNC(<span class="keywordtype">void</span>)
<a name="l00168"></a>00168 {
<a name="l00169"></a>00169     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>)))
<a name="l00170"></a>00170         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NQM_HS_BIST_STATUS0 not supported on this chip\n&quot;</span>);
<a name="l00171"></a>00171     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001450000006FF0ull);
<a name="l00172"></a>00172 }
<a name="l00173"></a>00173 <span class="preprocessor">#else</span>
<a name="l00174"></a><a class="code" href="cvmx-nqm-defs_8h.html#a82541ad2c8aac4da4d66f92996560cfe">00174</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NQM_HS_BIST_STATUS0 (CVMX_ADD_IO_SEG(0x0001450000006FF0ull))</span>
<a name="l00175"></a>00175 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00176"></a>00176 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00177"></a>00177 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NQM_HS_ECC0_INT CVMX_NQM_HS_ECC0_INT_FUNC()</span>
<a name="l00178"></a>00178 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NQM_HS_ECC0_INT_FUNC(<span class="keywordtype">void</span>)
<a name="l00179"></a>00179 {
<a name="l00180"></a>00180     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>)))
<a name="l00181"></a>00181         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NQM_HS_ECC0_INT not supported on this chip\n&quot;</span>);
<a name="l00182"></a>00182     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001450000006FD0ull);
<a name="l00183"></a>00183 }
<a name="l00184"></a>00184 <span class="preprocessor">#else</span>
<a name="l00185"></a><a class="code" href="cvmx-nqm-defs_8h.html#a7a1ede5cf34302d99131ae4210a49b21">00185</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NQM_HS_ECC0_INT (CVMX_ADD_IO_SEG(0x0001450000006FD0ull))</span>
<a name="l00186"></a>00186 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00187"></a>00187 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00188"></a>00188 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NQM_HS_MEM_CTL0 CVMX_NQM_HS_MEM_CTL0_FUNC()</span>
<a name="l00189"></a>00189 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NQM_HS_MEM_CTL0_FUNC(<span class="keywordtype">void</span>)
<a name="l00190"></a>00190 {
<a name="l00191"></a>00191     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>)))
<a name="l00192"></a>00192         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NQM_HS_MEM_CTL0 not supported on this chip\n&quot;</span>);
<a name="l00193"></a>00193     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001450000006FE0ull);
<a name="l00194"></a>00194 }
<a name="l00195"></a>00195 <span class="preprocessor">#else</span>
<a name="l00196"></a><a class="code" href="cvmx-nqm-defs_8h.html#acc158c1857a62d546a1c19cdd2c8d719">00196</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NQM_HS_MEM_CTL0 (CVMX_ADD_IO_SEG(0x0001450000006FE0ull))</span>
<a name="l00197"></a>00197 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00198"></a>00198 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00199"></a>00199 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NQM_IC_DIV CVMX_NQM_IC_DIV_FUNC()</span>
<a name="l00200"></a>00200 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NQM_IC_DIV_FUNC(<span class="keywordtype">void</span>)
<a name="l00201"></a>00201 {
<a name="l00202"></a>00202     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>)))
<a name="l00203"></a>00203         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NQM_IC_DIV not supported on this chip\n&quot;</span>);
<a name="l00204"></a>00204     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001450000006018ull);
<a name="l00205"></a>00205 }
<a name="l00206"></a>00206 <span class="preprocessor">#else</span>
<a name="l00207"></a><a class="code" href="cvmx-nqm-defs_8h.html#ad376c09a935e532bef9c6014229a5227">00207</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NQM_IC_DIV (CVMX_ADD_IO_SEG(0x0001450000006018ull))</span>
<a name="l00208"></a>00208 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00209"></a>00209 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00210"></a>00210 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NQM_INT CVMX_NQM_INT_FUNC()</span>
<a name="l00211"></a>00211 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NQM_INT_FUNC(<span class="keywordtype">void</span>)
<a name="l00212"></a>00212 {
<a name="l00213"></a>00213     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>)))
<a name="l00214"></a>00214         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NQM_INT not supported on this chip\n&quot;</span>);
<a name="l00215"></a>00215     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001450000006FF8ull);
<a name="l00216"></a>00216 }
<a name="l00217"></a>00217 <span class="preprocessor">#else</span>
<a name="l00218"></a><a class="code" href="cvmx-nqm-defs_8h.html#afe8f8de4a959c1c0822ddaaa06778cfa">00218</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NQM_INT (CVMX_ADD_IO_SEG(0x0001450000006FF8ull))</span>
<a name="l00219"></a>00219 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00220"></a>00220 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00221"></a>00221 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NQM_LWA_SND_DBG CVMX_NQM_LWA_SND_DBG_FUNC()</span>
<a name="l00222"></a>00222 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NQM_LWA_SND_DBG_FUNC(<span class="keywordtype">void</span>)
<a name="l00223"></a>00223 {
<a name="l00224"></a>00224     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>)))
<a name="l00225"></a>00225         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NQM_LWA_SND_DBG not supported on this chip\n&quot;</span>);
<a name="l00226"></a>00226     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001450000004018ull);
<a name="l00227"></a>00227 }
<a name="l00228"></a>00228 <span class="preprocessor">#else</span>
<a name="l00229"></a><a class="code" href="cvmx-nqm-defs_8h.html#a9e5ac5793586f6a708e0df2c4c524955">00229</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NQM_LWA_SND_DBG (CVMX_ADD_IO_SEG(0x0001450000004018ull))</span>
<a name="l00230"></a>00230 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00231"></a>00231 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00232"></a>00232 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NQM_MSIX_DBG CVMX_NQM_MSIX_DBG_FUNC()</span>
<a name="l00233"></a>00233 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NQM_MSIX_DBG_FUNC(<span class="keywordtype">void</span>)
<a name="l00234"></a>00234 {
<a name="l00235"></a>00235     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>)))
<a name="l00236"></a>00236         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NQM_MSIX_DBG not supported on this chip\n&quot;</span>);
<a name="l00237"></a>00237     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001450000010608ull);
<a name="l00238"></a>00238 }
<a name="l00239"></a>00239 <span class="preprocessor">#else</span>
<a name="l00240"></a><a class="code" href="cvmx-nqm-defs_8h.html#a7b16bdb2a32d19be443e19f82100fe13">00240</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NQM_MSIX_DBG (CVMX_ADD_IO_SEG(0x0001450000010608ull))</span>
<a name="l00241"></a>00241 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00242"></a>00242 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00243"></a>00243 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NQM_MSIX_DBG_CI_SM CVMX_NQM_MSIX_DBG_CI_SM_FUNC()</span>
<a name="l00244"></a>00244 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NQM_MSIX_DBG_CI_SM_FUNC(<span class="keywordtype">void</span>)
<a name="l00245"></a>00245 {
<a name="l00246"></a>00246     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>)))
<a name="l00247"></a>00247         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NQM_MSIX_DBG_CI_SM not supported on this chip\n&quot;</span>);
<a name="l00248"></a>00248     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001450000010600ull);
<a name="l00249"></a>00249 }
<a name="l00250"></a>00250 <span class="preprocessor">#else</span>
<a name="l00251"></a><a class="code" href="cvmx-nqm-defs_8h.html#ac95c356a82c0c9edfcc21f6f80c3b976">00251</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NQM_MSIX_DBG_CI_SM (CVMX_ADD_IO_SEG(0x0001450000010600ull))</span>
<a name="l00252"></a>00252 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00253"></a>00253 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00254"></a>00254 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NQM_MSIX_DBG_TW_SM CVMX_NQM_MSIX_DBG_TW_SM_FUNC()</span>
<a name="l00255"></a>00255 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NQM_MSIX_DBG_TW_SM_FUNC(<span class="keywordtype">void</span>)
<a name="l00256"></a>00256 {
<a name="l00257"></a>00257     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>)))
<a name="l00258"></a>00258         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NQM_MSIX_DBG_TW_SM not supported on this chip\n&quot;</span>);
<a name="l00259"></a>00259     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001450000010A08ull);
<a name="l00260"></a>00260 }
<a name="l00261"></a>00261 <span class="preprocessor">#else</span>
<a name="l00262"></a><a class="code" href="cvmx-nqm-defs_8h.html#a4ac663217a54bffdec3ef2746ac75ccf">00262</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NQM_MSIX_DBG_TW_SM (CVMX_ADD_IO_SEG(0x0001450000010A08ull))</span>
<a name="l00263"></a>00263 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00264"></a>00264 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00265"></a>00265 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NQM_NCB_INT CVMX_NQM_NCB_INT_FUNC()</span>
<a name="l00266"></a>00266 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NQM_NCB_INT_FUNC(<span class="keywordtype">void</span>)
<a name="l00267"></a>00267 {
<a name="l00268"></a>00268     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>)))
<a name="l00269"></a>00269         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NQM_NCB_INT not supported on this chip\n&quot;</span>);
<a name="l00270"></a>00270     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001450000007010ull);
<a name="l00271"></a>00271 }
<a name="l00272"></a>00272 <span class="preprocessor">#else</span>
<a name="l00273"></a><a class="code" href="cvmx-nqm-defs_8h.html#a1b966cb21a08fc1d07a181f215e92c41">00273</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NQM_NCB_INT (CVMX_ADD_IO_SEG(0x0001450000007010ull))</span>
<a name="l00274"></a>00274 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00275"></a>00275 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00276"></a>00276 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NQM_NCB_TX_ERR_INFO CVMX_NQM_NCB_TX_ERR_INFO_FUNC()</span>
<a name="l00277"></a>00277 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NQM_NCB_TX_ERR_INFO_FUNC(<span class="keywordtype">void</span>)
<a name="l00278"></a>00278 {
<a name="l00279"></a>00279     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>)))
<a name="l00280"></a>00280         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NQM_NCB_TX_ERR_INFO not supported on this chip\n&quot;</span>);
<a name="l00281"></a>00281     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001450000007008ull);
<a name="l00282"></a>00282 }
<a name="l00283"></a>00283 <span class="preprocessor">#else</span>
<a name="l00284"></a><a class="code" href="cvmx-nqm-defs_8h.html#ab1ea3d2a95169486e0501c77c328f5fb">00284</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NQM_NCB_TX_ERR_INFO (CVMX_ADD_IO_SEG(0x0001450000007008ull))</span>
<a name="l00285"></a>00285 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00286"></a>00286 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00287"></a>00287 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NQM_NCB_TX_ERR_WORD CVMX_NQM_NCB_TX_ERR_WORD_FUNC()</span>
<a name="l00288"></a>00288 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NQM_NCB_TX_ERR_WORD_FUNC(<span class="keywordtype">void</span>)
<a name="l00289"></a>00289 {
<a name="l00290"></a>00290     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>)))
<a name="l00291"></a>00291         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NQM_NCB_TX_ERR_WORD not supported on this chip\n&quot;</span>);
<a name="l00292"></a>00292     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001450000007000ull);
<a name="l00293"></a>00293 }
<a name="l00294"></a>00294 <span class="preprocessor">#else</span>
<a name="l00295"></a><a class="code" href="cvmx-nqm-defs_8h.html#ad959f1552d749a90e723db2b1029f7af">00295</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NQM_NCB_TX_ERR_WORD (CVMX_ADD_IO_SEG(0x0001450000007000ull))</span>
<a name="l00296"></a>00296 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00297"></a>00297 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00298"></a>00298 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NQM_SCRATCH CVMX_NQM_SCRATCH_FUNC()</span>
<a name="l00299"></a>00299 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NQM_SCRATCH_FUNC(<span class="keywordtype">void</span>)
<a name="l00300"></a>00300 {
<a name="l00301"></a>00301     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>)))
<a name="l00302"></a>00302         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NQM_SCRATCH not supported on this chip\n&quot;</span>);
<a name="l00303"></a>00303     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001450000006038ull);
<a name="l00304"></a>00304 }
<a name="l00305"></a>00305 <span class="preprocessor">#else</span>
<a name="l00306"></a><a class="code" href="cvmx-nqm-defs_8h.html#aa0d0419663057e07be49d7ddb55f229e">00306</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NQM_SCRATCH (CVMX_ADD_IO_SEG(0x0001450000006038ull))</span>
<a name="l00307"></a>00307 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00308"></a>00308 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00309"></a>00309 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-nqm-defs_8h.html#a520aedc7ddf24f123efc39fa9b99ba28">CVMX_NQM_VFX_ACQ</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00310"></a>00310 {
<a name="l00311"></a>00311     <span class="keywordflow">if</span> (!(
<a name="l00312"></a>00312           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1027)))))
<a name="l00313"></a>00313         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NQM_VFX_ACQ(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00314"></a>00314     <span class="keywordflow">return</span> 0x0000000000000030ull + ((offset) &amp; 2047) * 0x20000ull;
<a name="l00315"></a>00315 }
<a name="l00316"></a>00316 <span class="preprocessor">#else</span>
<a name="l00317"></a><a class="code" href="cvmx-nqm-defs_8h.html#a520aedc7ddf24f123efc39fa9b99ba28">00317</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NQM_VFX_ACQ(offset) (0x0000000000000030ull + ((offset) &amp; 2047) * 0x20000ull)</span>
<a name="l00318"></a>00318 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00319"></a>00319 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00320"></a>00320 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-nqm-defs_8h.html#a0ad323caf67e42dd0a04f002e5827d04">CVMX_NQM_VFX_ACQ_CC</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00321"></a>00321 {
<a name="l00322"></a>00322     <span class="keywordflow">if</span> (!(
<a name="l00323"></a>00323           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1027)))))
<a name="l00324"></a>00324         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NQM_VFX_ACQ_CC(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00325"></a>00325     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001450000004020ull) + ((offset) &amp; 2047) * 0x20000ull;
<a name="l00326"></a>00326 }
<a name="l00327"></a>00327 <span class="preprocessor">#else</span>
<a name="l00328"></a><a class="code" href="cvmx-nqm-defs_8h.html#a0ad323caf67e42dd0a04f002e5827d04">00328</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NQM_VFX_ACQ_CC(offset) (CVMX_ADD_IO_SEG(0x0001450000004020ull) + ((offset) &amp; 2047) * 0x20000ull)</span>
<a name="l00329"></a>00329 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00330"></a>00330 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00331"></a>00331 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-nqm-defs_8h.html#a5b1effa574397b3d3e0cc4c188171a95">CVMX_NQM_VFX_AQA</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00332"></a>00332 {
<a name="l00333"></a>00333     <span class="keywordflow">if</span> (!(
<a name="l00334"></a>00334           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1027)))))
<a name="l00335"></a>00335         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NQM_VFX_AQA(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00336"></a>00336     <span class="keywordflow">return</span> 0x0000000000000024ull + ((offset) &amp; 2047) * 0x20000ull;
<a name="l00337"></a>00337 }
<a name="l00338"></a>00338 <span class="preprocessor">#else</span>
<a name="l00339"></a><a class="code" href="cvmx-nqm-defs_8h.html#a5b1effa574397b3d3e0cc4c188171a95">00339</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NQM_VFX_AQA(offset) (0x0000000000000024ull + ((offset) &amp; 2047) * 0x20000ull)</span>
<a name="l00340"></a>00340 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00341"></a>00341 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00342"></a>00342 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-nqm-defs_8h.html#af3fc9685fad4e866eacde1547220f681">CVMX_NQM_VFX_ASQ</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00343"></a>00343 {
<a name="l00344"></a>00344     <span class="keywordflow">if</span> (!(
<a name="l00345"></a>00345           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1027)))))
<a name="l00346"></a>00346         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NQM_VFX_ASQ(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00347"></a>00347     <span class="keywordflow">return</span> 0x0000000000000028ull + ((offset) &amp; 2047) * 0x20000ull;
<a name="l00348"></a>00348 }
<a name="l00349"></a>00349 <span class="preprocessor">#else</span>
<a name="l00350"></a><a class="code" href="cvmx-nqm-defs_8h.html#af3fc9685fad4e866eacde1547220f681">00350</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NQM_VFX_ASQ(offset) (0x0000000000000028ull + ((offset) &amp; 2047) * 0x20000ull)</span>
<a name="l00351"></a>00351 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00352"></a>00352 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00353"></a>00353 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-nqm-defs_8h.html#ace963a9a9d7337b96c860b76fceffb4c">CVMX_NQM_VFX_CAP</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00354"></a>00354 {
<a name="l00355"></a>00355     <span class="keywordflow">if</span> (!(
<a name="l00356"></a>00356           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1027)))))
<a name="l00357"></a>00357         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NQM_VFX_CAP(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00358"></a>00358     <span class="keywordflow">return</span> 0x0000000000000000ull + ((offset) &amp; 2047) * 0x20000ull;
<a name="l00359"></a>00359 }
<a name="l00360"></a>00360 <span class="preprocessor">#else</span>
<a name="l00361"></a><a class="code" href="cvmx-nqm-defs_8h.html#ace963a9a9d7337b96c860b76fceffb4c">00361</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NQM_VFX_CAP(offset) (0x0000000000000000ull + ((offset) &amp; 2047) * 0x20000ull)</span>
<a name="l00362"></a>00362 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00363"></a>00363 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00364"></a>00364 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-nqm-defs_8h.html#a46e62a2d6bf9f3dbdc1c75014004c65b">CVMX_NQM_VFX_CC</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00365"></a>00365 {
<a name="l00366"></a>00366     <span class="keywordflow">if</span> (!(
<a name="l00367"></a>00367           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1027)))))
<a name="l00368"></a>00368         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NQM_VFX_CC(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00369"></a>00369     <span class="keywordflow">return</span> 0x0000000000000014ull + ((offset) &amp; 2047) * 0x20000ull;
<a name="l00370"></a>00370 }
<a name="l00371"></a>00371 <span class="preprocessor">#else</span>
<a name="l00372"></a><a class="code" href="cvmx-nqm-defs_8h.html#a46e62a2d6bf9f3dbdc1c75014004c65b">00372</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NQM_VFX_CC(offset) (0x0000000000000014ull + ((offset) &amp; 2047) * 0x20000ull)</span>
<a name="l00373"></a>00373 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00374"></a>00374 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00375"></a>00375 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-nqm-defs_8h.html#ab79db25d5ca0d18b87f8d492e38a8b12">CVMX_NQM_VFX_CPLX_BASE_ADDR_N_SZ</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00376"></a>00376 {
<a name="l00377"></a>00377     <span class="keywordflow">if</span> (!(
<a name="l00378"></a>00378           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 16)) &amp;&amp; ((block_id &lt;= 1027))))))
<a name="l00379"></a>00379         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NQM_VFX_CPLX_BASE_ADDR_N_SZ(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00380"></a>00380     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001450000004050ull) + (((offset) &amp; 31) + ((block_id) &amp; 2047) * 0x400ull) * 128;
<a name="l00381"></a>00381 }
<a name="l00382"></a>00382 <span class="preprocessor">#else</span>
<a name="l00383"></a><a class="code" href="cvmx-nqm-defs_8h.html#ab79db25d5ca0d18b87f8d492e38a8b12">00383</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NQM_VFX_CPLX_BASE_ADDR_N_SZ(offset, block_id) (CVMX_ADD_IO_SEG(0x0001450000004050ull) + (((offset) &amp; 31) + ((block_id) &amp; 2047) * 0x400ull) * 128)</span>
<a name="l00384"></a>00384 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00385"></a>00385 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00386"></a>00386 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-nqm-defs_8h.html#ad5861bb407efa725814f4c1afe7b28b8">CVMX_NQM_VFX_CPLX_H</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00387"></a>00387 {
<a name="l00388"></a>00388     <span class="keywordflow">if</span> (!(
<a name="l00389"></a>00389           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 16)) &amp;&amp; ((block_id &lt;= 1027))))))
<a name="l00390"></a>00390         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NQM_VFX_CPLX_H(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00391"></a>00391     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001450000004058ull) + (((offset) &amp; 31) + ((block_id) &amp; 2047) * 0x400ull) * 128;
<a name="l00392"></a>00392 }
<a name="l00393"></a>00393 <span class="preprocessor">#else</span>
<a name="l00394"></a><a class="code" href="cvmx-nqm-defs_8h.html#ad5861bb407efa725814f4c1afe7b28b8">00394</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NQM_VFX_CPLX_H(offset, block_id) (CVMX_ADD_IO_SEG(0x0001450000004058ull) + (((offset) &amp; 31) + ((block_id) &amp; 2047) * 0x400ull) * 128)</span>
<a name="l00395"></a>00395 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00396"></a>00396 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00397"></a>00397 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-nqm-defs_8h.html#abcb016361b0c8d43d54b0a8b309b387f">CVMX_NQM_VFX_CPLX_IFC</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00398"></a>00398 {
<a name="l00399"></a>00399     <span class="keywordflow">if</span> (!(
<a name="l00400"></a>00400           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 16)) &amp;&amp; ((block_id &lt;= 1027))))))
<a name="l00401"></a>00401         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NQM_VFX_CPLX_IFC(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00402"></a>00402     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001450000004060ull) + (((offset) &amp; 31) + ((block_id) &amp; 2047) * 0x400ull) * 128;
<a name="l00403"></a>00403 }
<a name="l00404"></a>00404 <span class="preprocessor">#else</span>
<a name="l00405"></a><a class="code" href="cvmx-nqm-defs_8h.html#abcb016361b0c8d43d54b0a8b309b387f">00405</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NQM_VFX_CPLX_IFC(offset, block_id) (CVMX_ADD_IO_SEG(0x0001450000004060ull) + (((offset) &amp; 31) + ((block_id) &amp; 2047) * 0x400ull) * 128)</span>
<a name="l00406"></a>00406 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00407"></a>00407 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00408"></a>00408 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-nqm-defs_8h.html#ab0adb9591f4416388961e058ef42781d">CVMX_NQM_VFX_CPLX_TDB</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00409"></a>00409 {
<a name="l00410"></a>00410     <span class="keywordflow">if</span> (!(
<a name="l00411"></a>00411           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 16)) &amp;&amp; ((block_id &lt;= 1027))))))
<a name="l00412"></a>00412         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NQM_VFX_CPLX_TDB(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00413"></a>00413     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001450000004038ull) + (((offset) &amp; 31) + ((block_id) &amp; 2047) * 0x400ull) * 128;
<a name="l00414"></a>00414 }
<a name="l00415"></a>00415 <span class="preprocessor">#else</span>
<a name="l00416"></a><a class="code" href="cvmx-nqm-defs_8h.html#ab0adb9591f4416388961e058ef42781d">00416</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NQM_VFX_CPLX_TDB(offset, block_id) (CVMX_ADD_IO_SEG(0x0001450000004038ull) + (((offset) &amp; 31) + ((block_id) &amp; 2047) * 0x400ull) * 128)</span>
<a name="l00417"></a>00417 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00418"></a>00418 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00419"></a>00419 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-nqm-defs_8h.html#a724adbc433b2577dbcc667bc4480471c">CVMX_NQM_VFX_CQSM_DBG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00420"></a>00420 {
<a name="l00421"></a>00421     <span class="keywordflow">if</span> (!(
<a name="l00422"></a>00422           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1027)))))
<a name="l00423"></a>00423         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NQM_VFX_CQSM_DBG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00424"></a>00424     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001450000004040ull) + ((offset) &amp; 2047) * 0x20000ull;
<a name="l00425"></a>00425 }
<a name="l00426"></a>00426 <span class="preprocessor">#else</span>
<a name="l00427"></a><a class="code" href="cvmx-nqm-defs_8h.html#a724adbc433b2577dbcc667bc4480471c">00427</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NQM_VFX_CQSM_DBG(offset) (CVMX_ADD_IO_SEG(0x0001450000004040ull) + ((offset) &amp; 2047) * 0x20000ull)</span>
<a name="l00428"></a>00428 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00429"></a>00429 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00430"></a>00430 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-nqm-defs_8h.html#a05c48e649276dc1dbbcbb474245bb54d">CVMX_NQM_VFX_CQX_BASE</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00431"></a>00431 {
<a name="l00432"></a>00432     <span class="keywordflow">if</span> (!(
<a name="l00433"></a>00433           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((((offset &gt;= 1) &amp;&amp; (offset &lt;= 16))) &amp;&amp; ((block_id &lt;= 1027))))))
<a name="l00434"></a>00434         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NQM_VFX_CQX_BASE(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00435"></a>00435     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001450000004018ull) + (((offset) &amp; 31) + ((block_id) &amp; 2047) * 0x400ull) * 128;
<a name="l00436"></a>00436 }
<a name="l00437"></a>00437 <span class="preprocessor">#else</span>
<a name="l00438"></a><a class="code" href="cvmx-nqm-defs_8h.html#a05c48e649276dc1dbbcbb474245bb54d">00438</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NQM_VFX_CQX_BASE(offset, block_id) (CVMX_ADD_IO_SEG(0x0001450000004018ull) + (((offset) &amp; 31) + ((block_id) &amp; 2047) * 0x400ull) * 128)</span>
<a name="l00439"></a>00439 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00440"></a>00440 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00441"></a>00441 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-nqm-defs_8h.html#a14ae3bbe8b20c1c15f371ca417bf7b73">CVMX_NQM_VFX_CQX_CC</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00442"></a>00442 {
<a name="l00443"></a>00443     <span class="keywordflow">if</span> (!(
<a name="l00444"></a>00444           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((((offset &gt;= 1) &amp;&amp; (offset &lt;= 16))) &amp;&amp; ((block_id &lt;= 1027))))))
<a name="l00445"></a>00445         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NQM_VFX_CQX_CC(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00446"></a>00446     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001450000004020ull) + (((offset) &amp; 31) + ((block_id) &amp; 2047) * 0x400ull) * 128;
<a name="l00447"></a>00447 }
<a name="l00448"></a>00448 <span class="preprocessor">#else</span>
<a name="l00449"></a><a class="code" href="cvmx-nqm-defs_8h.html#a14ae3bbe8b20c1c15f371ca417bf7b73">00449</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NQM_VFX_CQX_CC(offset, block_id) (CVMX_ADD_IO_SEG(0x0001450000004020ull) + (((offset) &amp; 31) + ((block_id) &amp; 2047) * 0x400ull) * 128)</span>
<a name="l00450"></a>00450 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00451"></a>00451 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00452"></a>00452 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-nqm-defs_8h.html#a391e9d6a8d6a5eab4e00e68372877b84">CVMX_NQM_VFX_CQX_ENA</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00453"></a>00453 {
<a name="l00454"></a>00454     <span class="keywordflow">if</span> (!(
<a name="l00455"></a>00455           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 16)) &amp;&amp; ((block_id &lt;= 1027))))))
<a name="l00456"></a>00456         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NQM_VFX_CQX_ENA(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00457"></a>00457     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001450000004000ull) + (((offset) &amp; 31) + ((block_id) &amp; 2047) * 0x400ull) * 128;
<a name="l00458"></a>00458 }
<a name="l00459"></a>00459 <span class="preprocessor">#else</span>
<a name="l00460"></a><a class="code" href="cvmx-nqm-defs_8h.html#a391e9d6a8d6a5eab4e00e68372877b84">00460</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NQM_VFX_CQX_ENA(offset, block_id) (CVMX_ADD_IO_SEG(0x0001450000004000ull) + (((offset) &amp; 31) + ((block_id) &amp; 2047) * 0x400ull) * 128)</span>
<a name="l00461"></a>00461 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00462"></a>00462 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00463"></a>00463 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-nqm-defs_8h.html#a589c8eacda476ae1041c86f3e52993bb">CVMX_NQM_VFX_CQX_HDBL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00464"></a>00464 {
<a name="l00465"></a>00465     <span class="keywordflow">if</span> (!(
<a name="l00466"></a>00466           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 16)) &amp;&amp; ((block_id &lt;= 1027))))))
<a name="l00467"></a>00467         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NQM_VFX_CQX_HDBL(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00468"></a>00468     <span class="keywordflow">return</span> 0x0000000000001004ull + (((offset) &amp; 31) + ((block_id) &amp; 2047) * 0x4000ull) * 8;
<a name="l00469"></a>00469 }
<a name="l00470"></a>00470 <span class="preprocessor">#else</span>
<a name="l00471"></a><a class="code" href="cvmx-nqm-defs_8h.html#a589c8eacda476ae1041c86f3e52993bb">00471</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NQM_VFX_CQX_HDBL(offset, block_id) (0x0000000000001004ull + (((offset) &amp; 31) + ((block_id) &amp; 2047) * 0x4000ull) * 8)</span>
<a name="l00472"></a>00472 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00473"></a>00473 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00474"></a>00474 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-nqm-defs_8h.html#afa2dc3ac70dc3ac8a5dcf864e4c8d032">CVMX_NQM_VFX_CQX_PRP</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00475"></a>00475 {
<a name="l00476"></a>00476     <span class="keywordflow">if</span> (!(
<a name="l00477"></a>00477           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((((offset &gt;= 1) &amp;&amp; (offset &lt;= 16))) &amp;&amp; ((block_id &lt;= 1027))))))
<a name="l00478"></a>00478         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NQM_VFX_CQX_PRP(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00479"></a>00479     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001450000004010ull) + (((offset) &amp; 31) + ((block_id) &amp; 2047) * 0x400ull) * 128;
<a name="l00480"></a>00480 }
<a name="l00481"></a>00481 <span class="preprocessor">#else</span>
<a name="l00482"></a><a class="code" href="cvmx-nqm-defs_8h.html#afa2dc3ac70dc3ac8a5dcf864e4c8d032">00482</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NQM_VFX_CQX_PRP(offset, block_id) (CVMX_ADD_IO_SEG(0x0001450000004010ull) + (((offset) &amp; 31) + ((block_id) &amp; 2047) * 0x400ull) * 128)</span>
<a name="l00483"></a>00483 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00484"></a>00484 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00485"></a>00485 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-nqm-defs_8h.html#a7ac6b6fd4390ea16716d40bf4606c5d1">CVMX_NQM_VFX_CQX_TAIL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00486"></a>00486 {
<a name="l00487"></a>00487     <span class="keywordflow">if</span> (!(
<a name="l00488"></a>00488           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 16)) &amp;&amp; ((block_id &lt;= 1027))))))
<a name="l00489"></a>00489         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NQM_VFX_CQX_TAIL(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00490"></a>00490     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001450000004068ull) + (((offset) &amp; 31) + ((block_id) &amp; 2047) * 0x400ull) * 128;
<a name="l00491"></a>00491 }
<a name="l00492"></a>00492 <span class="preprocessor">#else</span>
<a name="l00493"></a><a class="code" href="cvmx-nqm-defs_8h.html#a7ac6b6fd4390ea16716d40bf4606c5d1">00493</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NQM_VFX_CQX_TAIL(offset, block_id) (CVMX_ADD_IO_SEG(0x0001450000004068ull) + (((offset) &amp; 31) + ((block_id) &amp; 2047) * 0x400ull) * 128)</span>
<a name="l00494"></a>00494 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00495"></a>00495 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00496"></a>00496 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-nqm-defs_8h.html#a7b5a9fe72c5432376fee6920ff6e8e1a">CVMX_NQM_VFX_CSTS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00497"></a>00497 {
<a name="l00498"></a>00498     <span class="keywordflow">if</span> (!(
<a name="l00499"></a>00499           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1027)))))
<a name="l00500"></a>00500         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NQM_VFX_CSTS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00501"></a>00501     <span class="keywordflow">return</span> 0x000000000000001Cull + ((offset) &amp; 2047) * 0x20000ull;
<a name="l00502"></a>00502 }
<a name="l00503"></a>00503 <span class="preprocessor">#else</span>
<a name="l00504"></a><a class="code" href="cvmx-nqm-defs_8h.html#a7b5a9fe72c5432376fee6920ff6e8e1a">00504</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NQM_VFX_CSTS(offset) (0x000000000000001Cull + ((offset) &amp; 2047) * 0x20000ull)</span>
<a name="l00505"></a>00505 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00506"></a>00506 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00507"></a>00507 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-nqm-defs_8h.html#acc4bcee9523ea2355489fbedae0eadea">CVMX_NQM_VFX_IC_THR</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00508"></a>00508 {
<a name="l00509"></a>00509     <span class="keywordflow">if</span> (!(
<a name="l00510"></a>00510           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1027)))))
<a name="l00511"></a>00511         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NQM_VFX_IC_THR(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00512"></a>00512     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001450000010400ull) + ((offset) &amp; 2047) * 0x20000ull;
<a name="l00513"></a>00513 }
<a name="l00514"></a>00514 <span class="preprocessor">#else</span>
<a name="l00515"></a><a class="code" href="cvmx-nqm-defs_8h.html#acc4bcee9523ea2355489fbedae0eadea">00515</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NQM_VFX_IC_THR(offset) (CVMX_ADD_IO_SEG(0x0001450000010400ull) + ((offset) &amp; 2047) * 0x20000ull)</span>
<a name="l00516"></a>00516 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00517"></a>00517 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00518"></a>00518 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-nqm-defs_8h.html#ab41485289ef86f1aa31f7f1ea15f6c87">CVMX_NQM_VFX_IC_TIME</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00519"></a>00519 {
<a name="l00520"></a>00520     <span class="keywordflow">if</span> (!(
<a name="l00521"></a>00521           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1027)))))
<a name="l00522"></a>00522         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NQM_VFX_IC_TIME(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00523"></a>00523     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001450000010408ull) + ((offset) &amp; 2047) * 0x20000ull;
<a name="l00524"></a>00524 }
<a name="l00525"></a>00525 <span class="preprocessor">#else</span>
<a name="l00526"></a><a class="code" href="cvmx-nqm-defs_8h.html#ab41485289ef86f1aa31f7f1ea15f6c87">00526</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NQM_VFX_IC_TIME(offset) (CVMX_ADD_IO_SEG(0x0001450000010408ull) + ((offset) &amp; 2047) * 0x20000ull)</span>
<a name="l00527"></a>00527 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00528"></a>00528 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00529"></a>00529 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-nqm-defs_8h.html#a33c1ef731ff824f51aaecef883334b20">CVMX_NQM_VFX_INT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00530"></a>00530 {
<a name="l00531"></a>00531     <span class="keywordflow">if</span> (!(
<a name="l00532"></a>00532           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1027)))))
<a name="l00533"></a>00533         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NQM_VFX_INT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00534"></a>00534     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001450000005038ull) + ((offset) &amp; 2047) * 0x20000ull;
<a name="l00535"></a>00535 }
<a name="l00536"></a>00536 <span class="preprocessor">#else</span>
<a name="l00537"></a><a class="code" href="cvmx-nqm-defs_8h.html#a33c1ef731ff824f51aaecef883334b20">00537</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NQM_VFX_INT(offset) (CVMX_ADD_IO_SEG(0x0001450000005038ull) + ((offset) &amp; 2047) * 0x20000ull)</span>
<a name="l00538"></a>00538 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00539"></a>00539 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00540"></a>00540 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-nqm-defs_8h.html#abd3be7679bfa7abf2d8b1389a3d23fad">CVMX_NQM_VFX_INTMC</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00541"></a>00541 {
<a name="l00542"></a>00542     <span class="keywordflow">if</span> (!(
<a name="l00543"></a>00543           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1027)))))
<a name="l00544"></a>00544         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NQM_VFX_INTMC(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00545"></a>00545     <span class="keywordflow">return</span> 0x0000000000000010ull + ((offset) &amp; 2047) * 0x20000ull;
<a name="l00546"></a>00546 }
<a name="l00547"></a>00547 <span class="preprocessor">#else</span>
<a name="l00548"></a><a class="code" href="cvmx-nqm-defs_8h.html#abd3be7679bfa7abf2d8b1389a3d23fad">00548</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NQM_VFX_INTMC(offset) (0x0000000000000010ull + ((offset) &amp; 2047) * 0x20000ull)</span>
<a name="l00549"></a>00549 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00550"></a>00550 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00551"></a>00551 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-nqm-defs_8h.html#a3574b4d110dd2c6d18f030364c719edc">CVMX_NQM_VFX_INTMS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00552"></a>00552 {
<a name="l00553"></a>00553     <span class="keywordflow">if</span> (!(
<a name="l00554"></a>00554           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1027)))))
<a name="l00555"></a>00555         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NQM_VFX_INTMS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00556"></a>00556     <span class="keywordflow">return</span> 0x000000000000000Cull + ((offset) &amp; 2047) * 0x20000ull;
<a name="l00557"></a>00557 }
<a name="l00558"></a>00558 <span class="preprocessor">#else</span>
<a name="l00559"></a><a class="code" href="cvmx-nqm-defs_8h.html#a3574b4d110dd2c6d18f030364c719edc">00559</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NQM_VFX_INTMS(offset) (0x000000000000000Cull + ((offset) &amp; 2047) * 0x20000ull)</span>
<a name="l00560"></a>00560 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00561"></a>00561 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00562"></a>00562 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-nqm-defs_8h.html#acba54c97e97aab96fe212836e30825ce">CVMX_NQM_VFX_INT_ENA_W1C</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00563"></a>00563 {
<a name="l00564"></a>00564     <span class="keywordflow">if</span> (!(
<a name="l00565"></a>00565           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1027)))))
<a name="l00566"></a>00566         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NQM_VFX_INT_ENA_W1C(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00567"></a>00567     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001450000005048ull) + ((offset) &amp; 2047) * 0x20000ull;
<a name="l00568"></a>00568 }
<a name="l00569"></a>00569 <span class="preprocessor">#else</span>
<a name="l00570"></a><a class="code" href="cvmx-nqm-defs_8h.html#acba54c97e97aab96fe212836e30825ce">00570</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NQM_VFX_INT_ENA_W1C(offset) (CVMX_ADD_IO_SEG(0x0001450000005048ull) + ((offset) &amp; 2047) * 0x20000ull)</span>
<a name="l00571"></a>00571 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00572"></a>00572 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00573"></a>00573 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-nqm-defs_8h.html#a634e89a5e1698fd489d3632f1fc5722c">CVMX_NQM_VFX_INT_ENA_W1S</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00574"></a>00574 {
<a name="l00575"></a>00575     <span class="keywordflow">if</span> (!(
<a name="l00576"></a>00576           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1027)))))
<a name="l00577"></a>00577         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NQM_VFX_INT_ENA_W1S(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00578"></a>00578     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001450000005050ull) + ((offset) &amp; 2047) * 0x20000ull;
<a name="l00579"></a>00579 }
<a name="l00580"></a>00580 <span class="preprocessor">#else</span>
<a name="l00581"></a><a class="code" href="cvmx-nqm-defs_8h.html#a634e89a5e1698fd489d3632f1fc5722c">00581</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NQM_VFX_INT_ENA_W1S(offset) (CVMX_ADD_IO_SEG(0x0001450000005050ull) + ((offset) &amp; 2047) * 0x20000ull)</span>
<a name="l00582"></a>00582 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00583"></a>00583 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00584"></a>00584 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-nqm-defs_8h.html#a06f8d78009df28780899aad3dd9b62ac">CVMX_NQM_VFX_INT_W1S</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00585"></a>00585 {
<a name="l00586"></a>00586     <span class="keywordflow">if</span> (!(
<a name="l00587"></a>00587           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1027)))))
<a name="l00588"></a>00588         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NQM_VFX_INT_W1S(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00589"></a>00589     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001450000005040ull) + ((offset) &amp; 2047) * 0x20000ull;
<a name="l00590"></a>00590 }
<a name="l00591"></a>00591 <span class="preprocessor">#else</span>
<a name="l00592"></a><a class="code" href="cvmx-nqm-defs_8h.html#a06f8d78009df28780899aad3dd9b62ac">00592</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NQM_VFX_INT_W1S(offset) (CVMX_ADD_IO_SEG(0x0001450000005040ull) + ((offset) &amp; 2047) * 0x20000ull)</span>
<a name="l00593"></a>00593 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00594"></a>00594 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00595"></a>00595 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-nqm-defs_8h.html#a9caf890ac0d54cd03beb93632804d9eb">CVMX_NQM_VFX_MSIX_CONFIG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00596"></a>00596 {
<a name="l00597"></a>00597     <span class="keywordflow">if</span> (!(
<a name="l00598"></a>00598           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1027)))))
<a name="l00599"></a>00599         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NQM_VFX_MSIX_CONFIG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00600"></a>00600     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001450000010808ull) + ((offset) &amp; 2047) * 0x20000ull;
<a name="l00601"></a>00601 }
<a name="l00602"></a>00602 <span class="preprocessor">#else</span>
<a name="l00603"></a><a class="code" href="cvmx-nqm-defs_8h.html#a9caf890ac0d54cd03beb93632804d9eb">00603</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NQM_VFX_MSIX_CONFIG(offset) (CVMX_ADD_IO_SEG(0x0001450000010808ull) + ((offset) &amp; 2047) * 0x20000ull)</span>
<a name="l00604"></a>00604 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00605"></a>00605 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00606"></a>00606 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-nqm-defs_8h.html#a45434d0180e1c9e1b5f78974f42c315b">CVMX_NQM_VFX_MSIX_PBA</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00607"></a>00607 {
<a name="l00608"></a>00608     <span class="keywordflow">if</span> (!(
<a name="l00609"></a>00609           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1027)))))
<a name="l00610"></a>00610         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NQM_VFX_MSIX_PBA(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00611"></a>00611     <span class="keywordflow">return</span> 0x0000000000010200ull + ((offset) &amp; 2047) * 0x20000ull;
<a name="l00612"></a>00612 }
<a name="l00613"></a>00613 <span class="preprocessor">#else</span>
<a name="l00614"></a><a class="code" href="cvmx-nqm-defs_8h.html#a45434d0180e1c9e1b5f78974f42c315b">00614</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NQM_VFX_MSIX_PBA(offset) (0x0000000000010200ull + ((offset) &amp; 2047) * 0x20000ull)</span>
<a name="l00615"></a>00615 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00616"></a>00616 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00617"></a>00617 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-nqm-defs_8h.html#a98b60184763a3e98186b1f7cb7eb34d8">CVMX_NQM_VFX_NSSR</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00618"></a>00618 {
<a name="l00619"></a>00619     <span class="keywordflow">if</span> (!(
<a name="l00620"></a>00620           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1027)))))
<a name="l00621"></a>00621         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NQM_VFX_NSSR(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00622"></a>00622     <span class="keywordflow">return</span> 0x0000000000000020ull + ((offset) &amp; 2047) * 0x20000ull;
<a name="l00623"></a>00623 }
<a name="l00624"></a>00624 <span class="preprocessor">#else</span>
<a name="l00625"></a><a class="code" href="cvmx-nqm-defs_8h.html#a98b60184763a3e98186b1f7cb7eb34d8">00625</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NQM_VFX_NSSR(offset) (0x0000000000000020ull + ((offset) &amp; 2047) * 0x20000ull)</span>
<a name="l00626"></a>00626 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00627"></a>00627 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00628"></a>00628 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-nqm-defs_8h.html#aa9900dd0914293882e76719b36952ff0">CVMX_NQM_VFX_SQSM_DBG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00629"></a>00629 {
<a name="l00630"></a>00630     <span class="keywordflow">if</span> (!(
<a name="l00631"></a>00631           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1027)))))
<a name="l00632"></a>00632         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NQM_VFX_SQSM_DBG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00633"></a>00633     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001450000002038ull) + ((offset) &amp; 2047) * 0x20000ull;
<a name="l00634"></a>00634 }
<a name="l00635"></a>00635 <span class="preprocessor">#else</span>
<a name="l00636"></a><a class="code" href="cvmx-nqm-defs_8h.html#aa9900dd0914293882e76719b36952ff0">00636</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NQM_VFX_SQSM_DBG(offset) (CVMX_ADD_IO_SEG(0x0001450000002038ull) + ((offset) &amp; 2047) * 0x20000ull)</span>
<a name="l00637"></a>00637 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00638"></a>00638 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00639"></a>00639 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-nqm-defs_8h.html#a0cbe782384b26ea35442224146aa3b9c">CVMX_NQM_VFX_SQX_BASE</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00640"></a>00640 {
<a name="l00641"></a>00641     <span class="keywordflow">if</span> (!(
<a name="l00642"></a>00642           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((((offset &gt;= 1) &amp;&amp; (offset &lt;= 16))) &amp;&amp; ((block_id &lt;= 1027))))))
<a name="l00643"></a>00643         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NQM_VFX_SQX_BASE(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00644"></a>00644     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001450000002020ull) + (((offset) &amp; 31) + ((block_id) &amp; 2047) * 0x400ull) * 128;
<a name="l00645"></a>00645 }
<a name="l00646"></a>00646 <span class="preprocessor">#else</span>
<a name="l00647"></a><a class="code" href="cvmx-nqm-defs_8h.html#a0cbe782384b26ea35442224146aa3b9c">00647</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NQM_VFX_SQX_BASE(offset, block_id) (CVMX_ADD_IO_SEG(0x0001450000002020ull) + (((offset) &amp; 31) + ((block_id) &amp; 2047) * 0x400ull) * 128)</span>
<a name="l00648"></a>00648 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00649"></a>00649 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00650"></a>00650 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-nqm-defs_8h.html#a167a9da89e219d112744be6cc77c2005">CVMX_NQM_VFX_SQX_CC</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00651"></a>00651 {
<a name="l00652"></a>00652     <span class="keywordflow">if</span> (!(
<a name="l00653"></a>00653           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((((offset &gt;= 1) &amp;&amp; (offset &lt;= 16))) &amp;&amp; ((block_id &lt;= 1027))))))
<a name="l00654"></a>00654         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NQM_VFX_SQX_CC(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00655"></a>00655     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001450000002008ull) + (((offset) &amp; 31) + ((block_id) &amp; 2047) * 0x400ull) * 128;
<a name="l00656"></a>00656 }
<a name="l00657"></a>00657 <span class="preprocessor">#else</span>
<a name="l00658"></a><a class="code" href="cvmx-nqm-defs_8h.html#a167a9da89e219d112744be6cc77c2005">00658</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NQM_VFX_SQX_CC(offset, block_id) (CVMX_ADD_IO_SEG(0x0001450000002008ull) + (((offset) &amp; 31) + ((block_id) &amp; 2047) * 0x400ull) * 128)</span>
<a name="l00659"></a>00659 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00660"></a>00660 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00661"></a>00661 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-nqm-defs_8h.html#a41e922bf1ddc9eb76997075676065d5a">CVMX_NQM_VFX_SQX_CREDIT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00662"></a>00662 {
<a name="l00663"></a>00663     <span class="keywordflow">if</span> (!(
<a name="l00664"></a>00664           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 16)) &amp;&amp; ((block_id &lt;= 1027))))))
<a name="l00665"></a>00665         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NQM_VFX_SQX_CREDIT(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00666"></a>00666     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001450000002010ull) + (((offset) &amp; 31) + ((block_id) &amp; 2047) * 0x400ull) * 128;
<a name="l00667"></a>00667 }
<a name="l00668"></a>00668 <span class="preprocessor">#else</span>
<a name="l00669"></a><a class="code" href="cvmx-nqm-defs_8h.html#a41e922bf1ddc9eb76997075676065d5a">00669</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NQM_VFX_SQX_CREDIT(offset, block_id) (CVMX_ADD_IO_SEG(0x0001450000002010ull) + (((offset) &amp; 31) + ((block_id) &amp; 2047) * 0x400ull) * 128)</span>
<a name="l00670"></a>00670 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00671"></a>00671 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00672"></a>00672 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-nqm-defs_8h.html#af0662db540d3e1a0bd6e6534a8d26524">CVMX_NQM_VFX_SQX_ENA</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00673"></a>00673 {
<a name="l00674"></a>00674     <span class="keywordflow">if</span> (!(
<a name="l00675"></a>00675           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 16)) &amp;&amp; ((block_id &lt;= 1027))))))
<a name="l00676"></a>00676         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NQM_VFX_SQX_ENA(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00677"></a>00677     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001450000002000ull) + (((offset) &amp; 31) + ((block_id) &amp; 2047) * 0x400ull) * 128;
<a name="l00678"></a>00678 }
<a name="l00679"></a>00679 <span class="preprocessor">#else</span>
<a name="l00680"></a><a class="code" href="cvmx-nqm-defs_8h.html#af0662db540d3e1a0bd6e6534a8d26524">00680</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NQM_VFX_SQX_ENA(offset, block_id) (CVMX_ADD_IO_SEG(0x0001450000002000ull) + (((offset) &amp; 31) + ((block_id) &amp; 2047) * 0x400ull) * 128)</span>
<a name="l00681"></a>00681 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00682"></a>00682 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00683"></a>00683 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-nqm-defs_8h.html#a65d3ae20c65e4ca698752d4a2ad84eba">CVMX_NQM_VFX_SQX_HEAD</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00684"></a>00684 {
<a name="l00685"></a>00685     <span class="keywordflow">if</span> (!(
<a name="l00686"></a>00686           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 16)) &amp;&amp; ((block_id &lt;= 1027))))))
<a name="l00687"></a>00687         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NQM_VFX_SQX_HEAD(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00688"></a>00688     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001450000002028ull) + (((offset) &amp; 31) + ((block_id) &amp; 2047) * 0x400ull) * 128;
<a name="l00689"></a>00689 }
<a name="l00690"></a>00690 <span class="preprocessor">#else</span>
<a name="l00691"></a><a class="code" href="cvmx-nqm-defs_8h.html#a65d3ae20c65e4ca698752d4a2ad84eba">00691</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NQM_VFX_SQX_HEAD(offset, block_id) (CVMX_ADD_IO_SEG(0x0001450000002028ull) + (((offset) &amp; 31) + ((block_id) &amp; 2047) * 0x400ull) * 128)</span>
<a name="l00692"></a>00692 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00693"></a>00693 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00694"></a>00694 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-nqm-defs_8h.html#ac8b6f3022f2a62bcf5420288d5290bd7">CVMX_NQM_VFX_SQX_IFC</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00695"></a>00695 {
<a name="l00696"></a>00696     <span class="keywordflow">if</span> (!(
<a name="l00697"></a>00697           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 16)) &amp;&amp; ((block_id &lt;= 1027))))))
<a name="l00698"></a>00698         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NQM_VFX_SQX_IFC(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00699"></a>00699     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001450000002030ull) + (((offset) &amp; 31) + ((block_id) &amp; 2047) * 0x400ull) * 128;
<a name="l00700"></a>00700 }
<a name="l00701"></a>00701 <span class="preprocessor">#else</span>
<a name="l00702"></a><a class="code" href="cvmx-nqm-defs_8h.html#ac8b6f3022f2a62bcf5420288d5290bd7">00702</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NQM_VFX_SQX_IFC(offset, block_id) (CVMX_ADD_IO_SEG(0x0001450000002030ull) + (((offset) &amp; 31) + ((block_id) &amp; 2047) * 0x400ull) * 128)</span>
<a name="l00703"></a>00703 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00704"></a>00704 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00705"></a>00705 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-nqm-defs_8h.html#a315f4f767ff57c33b3bf06ea08a912b7">CVMX_NQM_VFX_SQX_PRP</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00706"></a>00706 {
<a name="l00707"></a>00707     <span class="keywordflow">if</span> (!(
<a name="l00708"></a>00708           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((((offset &gt;= 1) &amp;&amp; (offset &lt;= 16))) &amp;&amp; ((block_id &lt;= 1027))))))
<a name="l00709"></a>00709         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NQM_VFX_SQX_PRP(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00710"></a>00710     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001450000002018ull) + (((offset) &amp; 31) + ((block_id) &amp; 2047) * 0x400ull) * 128;
<a name="l00711"></a>00711 }
<a name="l00712"></a>00712 <span class="preprocessor">#else</span>
<a name="l00713"></a><a class="code" href="cvmx-nqm-defs_8h.html#a315f4f767ff57c33b3bf06ea08a912b7">00713</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NQM_VFX_SQX_PRP(offset, block_id) (CVMX_ADD_IO_SEG(0x0001450000002018ull) + (((offset) &amp; 31) + ((block_id) &amp; 2047) * 0x400ull) * 128)</span>
<a name="l00714"></a>00714 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00715"></a>00715 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00716"></a>00716 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-nqm-defs_8h.html#a0651f9dc748338fa5cc8b989e04259e7">CVMX_NQM_VFX_SQX_SSO_SETUP</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00717"></a>00717 {
<a name="l00718"></a>00718     <span class="keywordflow">if</span> (!(
<a name="l00719"></a>00719           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 16)) &amp;&amp; ((block_id &lt;= 1027))))))
<a name="l00720"></a>00720         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NQM_VFX_SQX_SSO_SETUP(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00721"></a>00721     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001450000004048ull) + (((offset) &amp; 31) + ((block_id) &amp; 2047) * 0x400ull) * 128;
<a name="l00722"></a>00722 }
<a name="l00723"></a>00723 <span class="preprocessor">#else</span>
<a name="l00724"></a><a class="code" href="cvmx-nqm-defs_8h.html#a0651f9dc748338fa5cc8b989e04259e7">00724</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NQM_VFX_SQX_SSO_SETUP(offset, block_id) (CVMX_ADD_IO_SEG(0x0001450000004048ull) + (((offset) &amp; 31) + ((block_id) &amp; 2047) * 0x400ull) * 128)</span>
<a name="l00725"></a>00725 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00726"></a>00726 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00727"></a>00727 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-nqm-defs_8h.html#ab47cf14f8f9844ae5fc751a9fe4106c9">CVMX_NQM_VFX_SQX_TDBL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00728"></a>00728 {
<a name="l00729"></a>00729     <span class="keywordflow">if</span> (!(
<a name="l00730"></a>00730           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 16)) &amp;&amp; ((block_id &lt;= 1027))))))
<a name="l00731"></a>00731         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NQM_VFX_SQX_TDBL(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00732"></a>00732     <span class="keywordflow">return</span> 0x0000000000001000ull + (((offset) &amp; 31) + ((block_id) &amp; 2047) * 0x4000ull) * 8;
<a name="l00733"></a>00733 }
<a name="l00734"></a>00734 <span class="preprocessor">#else</span>
<a name="l00735"></a><a class="code" href="cvmx-nqm-defs_8h.html#ab47cf14f8f9844ae5fc751a9fe4106c9">00735</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NQM_VFX_SQX_TDBL(offset, block_id) (0x0000000000001000ull + (((offset) &amp; 31) + ((block_id) &amp; 2047) * 0x4000ull) * 8)</span>
<a name="l00736"></a>00736 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00737"></a>00737 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00738"></a>00738 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-nqm-defs_8h.html#ab3ac27eac8975883e76cee18a7e8c182">CVMX_NQM_VFX_VECX_MSIX_ADDR</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00739"></a>00739 {
<a name="l00740"></a>00740     <span class="keywordflow">if</span> (!(
<a name="l00741"></a>00741           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 16)) &amp;&amp; ((block_id &lt;= 1027))))))
<a name="l00742"></a>00742         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NQM_VFX_VECX_MSIX_ADDR(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00743"></a>00743     <span class="keywordflow">return</span> 0x0000000000010000ull + (((offset) &amp; 31) + ((block_id) &amp; 2047) * 0x2000ull) * 16;
<a name="l00744"></a>00744 }
<a name="l00745"></a>00745 <span class="preprocessor">#else</span>
<a name="l00746"></a><a class="code" href="cvmx-nqm-defs_8h.html#ab3ac27eac8975883e76cee18a7e8c182">00746</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NQM_VFX_VECX_MSIX_ADDR(offset, block_id) (0x0000000000010000ull + (((offset) &amp; 31) + ((block_id) &amp; 2047) * 0x2000ull) * 16)</span>
<a name="l00747"></a>00747 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00748"></a>00748 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00749"></a>00749 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-nqm-defs_8h.html#a0d7d35707cafe2baeb731be06f69bfd2">CVMX_NQM_VFX_VECX_MSIX_CD</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00750"></a>00750 {
<a name="l00751"></a>00751     <span class="keywordflow">if</span> (!(
<a name="l00752"></a>00752           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 16)) &amp;&amp; ((block_id &lt;= 1027))))))
<a name="l00753"></a>00753         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NQM_VFX_VECX_MSIX_CD(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00754"></a>00754     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001450000010800ull) + (((offset) &amp; 31) + ((block_id) &amp; 2047) * 0x2000ull) * 16;
<a name="l00755"></a>00755 }
<a name="l00756"></a>00756 <span class="preprocessor">#else</span>
<a name="l00757"></a><a class="code" href="cvmx-nqm-defs_8h.html#a0d7d35707cafe2baeb731be06f69bfd2">00757</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NQM_VFX_VECX_MSIX_CD(offset, block_id) (CVMX_ADD_IO_SEG(0x0001450000010800ull) + (((offset) &amp; 31) + ((block_id) &amp; 2047) * 0x2000ull) * 16)</span>
<a name="l00758"></a>00758 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00759"></a>00759 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00760"></a>00760 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-nqm-defs_8h.html#a6cfd3bb4af7fbd2d849b1bd4bdb03f52">CVMX_NQM_VFX_VECX_MSIX_CTL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00761"></a>00761 {
<a name="l00762"></a>00762     <span class="keywordflow">if</span> (!(
<a name="l00763"></a>00763           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 16)) &amp;&amp; ((block_id &lt;= 1027))))))
<a name="l00764"></a>00764         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NQM_VFX_VECX_MSIX_CTL(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00765"></a>00765     <span class="keywordflow">return</span> 0x0000000000010008ull + (((offset) &amp; 31) + ((block_id) &amp; 2047) * 0x2000ull) * 16;
<a name="l00766"></a>00766 }
<a name="l00767"></a>00767 <span class="preprocessor">#else</span>
<a name="l00768"></a><a class="code" href="cvmx-nqm-defs_8h.html#a6cfd3bb4af7fbd2d849b1bd4bdb03f52">00768</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NQM_VFX_VECX_MSIX_CTL(offset, block_id) (0x0000000000010008ull + (((offset) &amp; 31) + ((block_id) &amp; 2047) * 0x2000ull) * 16)</span>
<a name="l00769"></a>00769 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00770"></a>00770 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00771"></a>00771 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-nqm-defs_8h.html#a558049be6fffc91622a7a78ab8461083">CVMX_NQM_VFX_VECX_MSIX_INT_FLUSH</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00772"></a>00772 {
<a name="l00773"></a>00773     <span class="keywordflow">if</span> (!(
<a name="l00774"></a>00774           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 16)) &amp;&amp; ((block_id &lt;= 1027))))))
<a name="l00775"></a>00775         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NQM_VFX_VECX_MSIX_INT_FLUSH(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00776"></a>00776     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001450000010E08ull) + (((offset) &amp; 31) + ((block_id) &amp; 2047) * 0x2000ull) * 16;
<a name="l00777"></a>00777 }
<a name="l00778"></a>00778 <span class="preprocessor">#else</span>
<a name="l00779"></a><a class="code" href="cvmx-nqm-defs_8h.html#a558049be6fffc91622a7a78ab8461083">00779</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NQM_VFX_VECX_MSIX_INT_FLUSH(offset, block_id) (CVMX_ADD_IO_SEG(0x0001450000010E08ull) + (((offset) &amp; 31) + ((block_id) &amp; 2047) * 0x2000ull) * 16)</span>
<a name="l00780"></a>00780 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00781"></a>00781 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00782"></a>00782 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-nqm-defs_8h.html#a23ab66f4ede8685c82629d0e6e3dc692">CVMX_NQM_VFX_VECX_MSIX_INT_ST</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00783"></a>00783 {
<a name="l00784"></a>00784     <span class="keywordflow">if</span> (!(
<a name="l00785"></a>00785           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; (((offset &lt;= 16)) &amp;&amp; ((block_id &lt;= 1027))))))
<a name="l00786"></a>00786         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NQM_VFX_VECX_MSIX_INT_ST(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00787"></a>00787     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001450000010E00ull) + (((offset) &amp; 31) + ((block_id) &amp; 2047) * 0x2000ull) * 16;
<a name="l00788"></a>00788 }
<a name="l00789"></a>00789 <span class="preprocessor">#else</span>
<a name="l00790"></a><a class="code" href="cvmx-nqm-defs_8h.html#a23ab66f4ede8685c82629d0e6e3dc692">00790</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NQM_VFX_VECX_MSIX_INT_ST(offset, block_id) (CVMX_ADD_IO_SEG(0x0001450000010E00ull) + (((offset) &amp; 31) + ((block_id) &amp; 2047) * 0x2000ull) * 16)</span>
<a name="l00791"></a>00791 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00792"></a>00792 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00793"></a>00793 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-nqm-defs_8h.html#a4903d54026930f306a372d5b1abe1c10">CVMX_NQM_VFX_VS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00794"></a>00794 {
<a name="l00795"></a>00795     <span class="keywordflow">if</span> (!(
<a name="l00796"></a>00796           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1027)))))
<a name="l00797"></a>00797         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NQM_VFX_VS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00798"></a>00798     <span class="keywordflow">return</span> 0x0000000000000008ull + ((offset) &amp; 2047) * 0x20000ull;
<a name="l00799"></a>00799 }
<a name="l00800"></a>00800 <span class="preprocessor">#else</span>
<a name="l00801"></a><a class="code" href="cvmx-nqm-defs_8h.html#a4903d54026930f306a372d5b1abe1c10">00801</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NQM_VFX_VS(offset) (0x0000000000000008ull + ((offset) &amp; 2047) * 0x20000ull)</span>
<a name="l00802"></a>00802 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00803"></a>00803 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00804"></a>00804 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NQM_VF_MODE CVMX_NQM_VF_MODE_FUNC()</span>
<a name="l00805"></a>00805 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NQM_VF_MODE_FUNC(<span class="keywordtype">void</span>)
<a name="l00806"></a>00806 {
<a name="l00807"></a>00807     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>)))
<a name="l00808"></a>00808         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NQM_VF_MODE not supported on this chip\n&quot;</span>);
<a name="l00809"></a>00809     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001450000006008ull);
<a name="l00810"></a>00810 }
<a name="l00811"></a>00811 <span class="preprocessor">#else</span>
<a name="l00812"></a><a class="code" href="cvmx-nqm-defs_8h.html#ad1af226d98e886b7cbb1fc204c87adf5">00812</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NQM_VF_MODE (CVMX_ADD_IO_SEG(0x0001450000006008ull))</span>
<a name="l00813"></a>00813 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00814"></a>00814 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00815"></a>00815 <span class="comment">/**</span>
<a name="l00816"></a>00816 <span class="comment"> * cvmx_nqm_cfg</span>
<a name="l00817"></a>00817 <span class="comment"> */</span>
<a name="l00818"></a><a class="code" href="unioncvmx__nqm__cfg.html">00818</a> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__cfg.html" title="cvmx_nqm_cfg">cvmx_nqm_cfg</a> {
<a name="l00819"></a><a class="code" href="unioncvmx__nqm__cfg.html#adb862a11ae1ca724c47e57d5d9667dd3">00819</a>     uint64_t <a class="code" href="unioncvmx__nqm__cfg.html#adb862a11ae1ca724c47e57d5d9667dd3">u64</a>;
<a name="l00820"></a><a class="code" href="structcvmx__nqm__cfg_1_1cvmx__nqm__cfg__s.html">00820</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__cfg_1_1cvmx__nqm__cfg__s.html">cvmx_nqm_cfg_s</a> {
<a name="l00821"></a>00821 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00822"></a>00822 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__cfg_1_1cvmx__nqm__cfg__s.html#aabce05c9c35f7ce3cb955683850a8adb">mjr</a>                          : 16; <span class="comment">/**&lt; Major version number.</span>
<a name="l00823"></a>00823 <span class="comment">                                                         This global value is reflected in all NQM_VF()_VS[MJR] fields. */</span>
<a name="l00824"></a>00824     uint64_t <a class="code" href="structcvmx__nqm__cfg_1_1cvmx__nqm__cfg__s.html#a1023332c067814fc2b7c218c4429f3ad">mnr</a>                          : 16; <span class="comment">/**&lt; Minor version number.</span>
<a name="l00825"></a>00825 <span class="comment">                                                         This global value is reflected in all NQM_VF()_VS[MNR] fields. */</span>
<a name="l00826"></a>00826     uint64_t <a class="code" href="structcvmx__nqm__cfg_1_1cvmx__nqm__cfg__s.html#ac327136518f073d09708ce31de940798">reserved_16_31</a>               : 16;
<a name="l00827"></a>00827     uint64_t <a class="code" href="structcvmx__nqm__cfg_1_1cvmx__nqm__cfg__s.html#acd0be5d83f7aa9a75f16d8b6944f18d9">to</a>                           : 8;  <span class="comment">/**&lt; Timeout.  Worst case time that host software shall wait</span>
<a name="l00828"></a>00828 <span class="comment">                                                         for the controller to become ready (NQM_VF()_CSTS[RDY] set) after a</span>
<a name="l00829"></a>00829 <span class="comment">                                                         power-on or reset.  This worst case time may be experienced after</span>
<a name="l00830"></a>00830 <span class="comment">                                                         an unclean shutdown; typical times are expected to be much shorter.</span>
<a name="l00831"></a>00831 <span class="comment">                                                         This field is in 500 millisecond units.  The reset value corresponds</span>
<a name="l00832"></a>00832 <span class="comment">                                                         to 127.5 seconds.</span>
<a name="l00833"></a>00833 <span class="comment">                                                         This global value is reflected in all NQM_VF()_CAP[TO] fields. */</span>
<a name="l00834"></a>00834     uint64_t <a class="code" href="structcvmx__nqm__cfg_1_1cvmx__nqm__cfg__s.html#a0c7c04f213086162e7ce9af68d7acb70">reserved_3_7</a>                 : 5;
<a name="l00835"></a>00835     uint64_t <a class="code" href="structcvmx__nqm__cfg_1_1cvmx__nqm__cfg__s.html#aa069b87a3c81b8c49829ff52a34a33e4">ld_type</a>                      : 2;  <span class="comment">/**&lt; Load type mode bit. Specifies the CPL entry load type (LDD if 0x1,</span>
<a name="l00836"></a>00836 <span class="comment">                                                         LDI (default) if 0x0, LDWB if 0x2). */</span>
<a name="l00837"></a>00837     uint64_t <a class="code" href="structcvmx__nqm__cfg_1_1cvmx__nqm__cfg__s.html#a6b6dfb253e8dafb6ba465dea484e8fcf">st_type</a>                      : 1;  <span class="comment">/**&lt; Store type mode bit. Specifies the work-queue entry store type</span>
<a name="l00838"></a>00838 <span class="comment">                                                         (STT if 1, STF if 0). */</span>
<a name="l00839"></a>00839 <span class="preprocessor">#else</span>
<a name="l00840"></a><a class="code" href="structcvmx__nqm__cfg_1_1cvmx__nqm__cfg__s.html#a6b6dfb253e8dafb6ba465dea484e8fcf">00840</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__cfg_1_1cvmx__nqm__cfg__s.html#a6b6dfb253e8dafb6ba465dea484e8fcf">st_type</a>                      : 1;
<a name="l00841"></a><a class="code" href="structcvmx__nqm__cfg_1_1cvmx__nqm__cfg__s.html#aa069b87a3c81b8c49829ff52a34a33e4">00841</a>     uint64_t <a class="code" href="structcvmx__nqm__cfg_1_1cvmx__nqm__cfg__s.html#aa069b87a3c81b8c49829ff52a34a33e4">ld_type</a>                      : 2;
<a name="l00842"></a><a class="code" href="structcvmx__nqm__cfg_1_1cvmx__nqm__cfg__s.html#a0c7c04f213086162e7ce9af68d7acb70">00842</a>     uint64_t <a class="code" href="structcvmx__nqm__cfg_1_1cvmx__nqm__cfg__s.html#a0c7c04f213086162e7ce9af68d7acb70">reserved_3_7</a>                 : 5;
<a name="l00843"></a><a class="code" href="structcvmx__nqm__cfg_1_1cvmx__nqm__cfg__s.html#acd0be5d83f7aa9a75f16d8b6944f18d9">00843</a>     uint64_t <a class="code" href="structcvmx__nqm__cfg_1_1cvmx__nqm__cfg__s.html#acd0be5d83f7aa9a75f16d8b6944f18d9">to</a>                           : 8;
<a name="l00844"></a><a class="code" href="structcvmx__nqm__cfg_1_1cvmx__nqm__cfg__s.html#ac327136518f073d09708ce31de940798">00844</a>     uint64_t <a class="code" href="structcvmx__nqm__cfg_1_1cvmx__nqm__cfg__s.html#ac327136518f073d09708ce31de940798">reserved_16_31</a>               : 16;
<a name="l00845"></a><a class="code" href="structcvmx__nqm__cfg_1_1cvmx__nqm__cfg__s.html#a1023332c067814fc2b7c218c4429f3ad">00845</a>     uint64_t <a class="code" href="structcvmx__nqm__cfg_1_1cvmx__nqm__cfg__s.html#a1023332c067814fc2b7c218c4429f3ad">mnr</a>                          : 16;
<a name="l00846"></a><a class="code" href="structcvmx__nqm__cfg_1_1cvmx__nqm__cfg__s.html#aabce05c9c35f7ce3cb955683850a8adb">00846</a>     uint64_t <a class="code" href="structcvmx__nqm__cfg_1_1cvmx__nqm__cfg__s.html#aabce05c9c35f7ce3cb955683850a8adb">mjr</a>                          : 16;
<a name="l00847"></a>00847 <span class="preprocessor">#endif</span>
<a name="l00848"></a>00848 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__nqm__cfg.html#a1e01613d6190d20a909193da5bb102df">s</a>;
<a name="l00849"></a><a class="code" href="unioncvmx__nqm__cfg.html#a589db9ce64f28f05a5deb6b992ae78ab">00849</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__cfg_1_1cvmx__nqm__cfg__s.html">cvmx_nqm_cfg_s</a>                 <a class="code" href="unioncvmx__nqm__cfg.html#a589db9ce64f28f05a5deb6b992ae78ab">cn73xx</a>;
<a name="l00850"></a>00850 };
<a name="l00851"></a><a class="code" href="cvmx-nqm-defs_8h.html#acd9a83b47df878497b1454ee319acdc2">00851</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__cfg.html" title="cvmx_nqm_cfg">cvmx_nqm_cfg</a> <a class="code" href="unioncvmx__nqm__cfg.html" title="cvmx_nqm_cfg">cvmx_nqm_cfg_t</a>;
<a name="l00852"></a>00852 <span class="comment"></span>
<a name="l00853"></a>00853 <span class="comment">/**</span>
<a name="l00854"></a>00854 <span class="comment"> * cvmx_nqm_clken</span>
<a name="l00855"></a>00855 <span class="comment"> */</span>
<a name="l00856"></a><a class="code" href="unioncvmx__nqm__clken.html">00856</a> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__clken.html" title="cvmx_nqm_clken">cvmx_nqm_clken</a> {
<a name="l00857"></a><a class="code" href="unioncvmx__nqm__clken.html#ae90afb92f8040416a36242e2b4ae1b39">00857</a>     uint64_t <a class="code" href="unioncvmx__nqm__clken.html#ae90afb92f8040416a36242e2b4ae1b39">u64</a>;
<a name="l00858"></a><a class="code" href="structcvmx__nqm__clken_1_1cvmx__nqm__clken__s.html">00858</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__clken_1_1cvmx__nqm__clken__s.html">cvmx_nqm_clken_s</a> {
<a name="l00859"></a>00859 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00860"></a>00860 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__clken_1_1cvmx__nqm__clken__s.html#a03c855ea0cab582437d758095eb13259">reserved_1_63</a>                : 63;
<a name="l00861"></a>00861     uint64_t <a class="code" href="structcvmx__nqm__clken_1_1cvmx__nqm__clken__s.html#ac649e9c64c09d0fb409083cdedaee37e">clken</a>                        : 1;  <span class="comment">/**&lt; Controls the conditional clocking within NQM.</span>
<a name="l00862"></a>00862 <span class="comment">                                                         0 = Allow hardware to control the clocks.</span>
<a name="l00863"></a>00863 <span class="comment">                                                         1 = Force the clocks to be always on. */</span>
<a name="l00864"></a>00864 <span class="preprocessor">#else</span>
<a name="l00865"></a><a class="code" href="structcvmx__nqm__clken_1_1cvmx__nqm__clken__s.html#ac649e9c64c09d0fb409083cdedaee37e">00865</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__clken_1_1cvmx__nqm__clken__s.html#ac649e9c64c09d0fb409083cdedaee37e">clken</a>                        : 1;
<a name="l00866"></a><a class="code" href="structcvmx__nqm__clken_1_1cvmx__nqm__clken__s.html#a03c855ea0cab582437d758095eb13259">00866</a>     uint64_t <a class="code" href="structcvmx__nqm__clken_1_1cvmx__nqm__clken__s.html#a03c855ea0cab582437d758095eb13259">reserved_1_63</a>                : 63;
<a name="l00867"></a>00867 <span class="preprocessor">#endif</span>
<a name="l00868"></a>00868 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__nqm__clken.html#a354975c088686411c4ac755288920e69">s</a>;
<a name="l00869"></a><a class="code" href="unioncvmx__nqm__clken.html#adadfcfa18809994c2173492697291176">00869</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__clken_1_1cvmx__nqm__clken__s.html">cvmx_nqm_clken_s</a>               <a class="code" href="unioncvmx__nqm__clken.html#adadfcfa18809994c2173492697291176">cn73xx</a>;
<a name="l00870"></a>00870 };
<a name="l00871"></a><a class="code" href="cvmx-nqm-defs_8h.html#a3851dd29de274a13a24317de14780037">00871</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__clken.html" title="cvmx_nqm_clken">cvmx_nqm_clken</a> <a class="code" href="unioncvmx__nqm__clken.html" title="cvmx_nqm_clken">cvmx_nqm_clken_t</a>;
<a name="l00872"></a>00872 <span class="comment"></span>
<a name="l00873"></a>00873 <span class="comment">/**</span>
<a name="l00874"></a>00874 <span class="comment"> * cvmx_nqm_cs_bist_status0</span>
<a name="l00875"></a>00875 <span class="comment"> */</span>
<a name="l00876"></a><a class="code" href="unioncvmx__nqm__cs__bist__status0.html">00876</a> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__cs__bist__status0.html" title="cvmx_nqm_cs_bist_status0">cvmx_nqm_cs_bist_status0</a> {
<a name="l00877"></a><a class="code" href="unioncvmx__nqm__cs__bist__status0.html#aa79f99f318c3a9338559a052a505a984">00877</a>     uint64_t <a class="code" href="unioncvmx__nqm__cs__bist__status0.html#aa79f99f318c3a9338559a052a505a984">u64</a>;
<a name="l00878"></a><a class="code" href="structcvmx__nqm__cs__bist__status0_1_1cvmx__nqm__cs__bist__status0__s.html">00878</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__cs__bist__status0_1_1cvmx__nqm__cs__bist__status0__s.html">cvmx_nqm_cs_bist_status0_s</a> {
<a name="l00879"></a>00879 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00880"></a>00880 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__cs__bist__status0_1_1cvmx__nqm__cs__bist__status0__s.html#af1488b4bc4b56232c1f509de5beab1fd">reserved_11_63</a>               : 53;
<a name="l00881"></a>00881     uint64_t <a class="code" href="structcvmx__nqm__cs__bist__status0_1_1cvmx__nqm__cs__bist__status0__s.html#a154d6eb32e7a1c207de41e2d80d8f8d0">bist_status</a>                  : 11; <span class="comment">/**&lt; BIST status bit vector for NQM_CS. Bit numbers within this field are enumerated by</span>
<a name="l00882"></a>00882 <span class="comment">                                                         NQM_CS_BIST_STATUS0_E. */</span>
<a name="l00883"></a>00883 <span class="preprocessor">#else</span>
<a name="l00884"></a><a class="code" href="structcvmx__nqm__cs__bist__status0_1_1cvmx__nqm__cs__bist__status0__s.html#a154d6eb32e7a1c207de41e2d80d8f8d0">00884</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__cs__bist__status0_1_1cvmx__nqm__cs__bist__status0__s.html#a154d6eb32e7a1c207de41e2d80d8f8d0">bist_status</a>                  : 11;
<a name="l00885"></a><a class="code" href="structcvmx__nqm__cs__bist__status0_1_1cvmx__nqm__cs__bist__status0__s.html#af1488b4bc4b56232c1f509de5beab1fd">00885</a>     uint64_t <a class="code" href="structcvmx__nqm__cs__bist__status0_1_1cvmx__nqm__cs__bist__status0__s.html#af1488b4bc4b56232c1f509de5beab1fd">reserved_11_63</a>               : 53;
<a name="l00886"></a>00886 <span class="preprocessor">#endif</span>
<a name="l00887"></a>00887 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__nqm__cs__bist__status0.html#a19d16f7ed3465e25f2423edf554e5236">s</a>;
<a name="l00888"></a><a class="code" href="unioncvmx__nqm__cs__bist__status0.html#a0c56ef0bc33b051ab2e2ad55696418c2">00888</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__cs__bist__status0_1_1cvmx__nqm__cs__bist__status0__s.html">cvmx_nqm_cs_bist_status0_s</a>     <a class="code" href="unioncvmx__nqm__cs__bist__status0.html#a0c56ef0bc33b051ab2e2ad55696418c2">cn73xx</a>;
<a name="l00889"></a>00889 };
<a name="l00890"></a><a class="code" href="cvmx-nqm-defs_8h.html#ad935e4da01dc2b0ecd79bfab73951d41">00890</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__cs__bist__status0.html" title="cvmx_nqm_cs_bist_status0">cvmx_nqm_cs_bist_status0</a> <a class="code" href="unioncvmx__nqm__cs__bist__status0.html" title="cvmx_nqm_cs_bist_status0">cvmx_nqm_cs_bist_status0_t</a>;
<a name="l00891"></a>00891 <span class="comment"></span>
<a name="l00892"></a>00892 <span class="comment">/**</span>
<a name="l00893"></a>00893 <span class="comment"> * cvmx_nqm_cs_cmd_dbg0</span>
<a name="l00894"></a>00894 <span class="comment"> */</span>
<a name="l00895"></a><a class="code" href="unioncvmx__nqm__cs__cmd__dbg0.html">00895</a> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__cs__cmd__dbg0.html" title="cvmx_nqm_cs_cmd_dbg0">cvmx_nqm_cs_cmd_dbg0</a> {
<a name="l00896"></a><a class="code" href="unioncvmx__nqm__cs__cmd__dbg0.html#a855572c6a32f7857cdbff0e906016d3d">00896</a>     uint64_t <a class="code" href="unioncvmx__nqm__cs__cmd__dbg0.html#a855572c6a32f7857cdbff0e906016d3d">u64</a>;
<a name="l00897"></a><a class="code" href="structcvmx__nqm__cs__cmd__dbg0_1_1cvmx__nqm__cs__cmd__dbg0__s.html">00897</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__cs__cmd__dbg0_1_1cvmx__nqm__cs__cmd__dbg0__s.html">cvmx_nqm_cs_cmd_dbg0_s</a> {
<a name="l00898"></a>00898 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00899"></a>00899 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__cs__cmd__dbg0_1_1cvmx__nqm__cs__cmd__dbg0__s.html#a78904b466f85428fea7212fe5cc681d2">reserved_45_63</a>               : 19;
<a name="l00900"></a>00900     uint64_t <a class="code" href="structcvmx__nqm__cs__cmd__dbg0_1_1cvmx__nqm__cs__cmd__dbg0__s.html#a61c3541435ce132cdebf6830ee81df68">vals</a>                         : 4;  <span class="comment">/**&lt; Valid bits into the SM.</span>
<a name="l00901"></a>00901 <span class="comment">                                                         &lt;41&gt; = r_nqmhs__nqmcs_dval.</span>
<a name="l00902"></a>00902 <span class="comment">                                                         &lt;42&gt; = r_nqmhs__nqmcs_info_val.</span>
<a name="l00903"></a>00903 <span class="comment">                                                         &lt;43&gt; = nfi__cs_cmdc_ptr0_val.</span>
<a name="l00904"></a>00904 <span class="comment">                                                         &lt;44&gt; = csr__cmdc_cmd_val.</span>
<a name="l00905"></a>00905 <span class="comment">                                                         For diagnostic use only. */</span>
<a name="l00906"></a>00906     uint64_t <a class="code" href="structcvmx__nqm__cs__cmd__dbg0_1_1cvmx__nqm__cs__cmd__dbg0__s.html#abb150ffb6418a7342f3cac3a98c02d32">reserved_40_40</a>               : 1;
<a name="l00907"></a>00907     uint64_t <a class="code" href="structcvmx__nqm__cs__cmd__dbg0_1_1cvmx__nqm__cs__cmd__dbg0__s.html#a26bbe728ba83e76cc80d9e7e9ddc9cc4">vf</a>                           : 11; <span class="comment">/**&lt; Current VF number in SM.</span>
<a name="l00908"></a>00908 <span class="comment">                                                         For diagnostic use only. */</span>
<a name="l00909"></a>00909     uint64_t <a class="code" href="structcvmx__nqm__cs__cmd__dbg0_1_1cvmx__nqm__cs__cmd__dbg0__s.html#a2eb6e9d840d73fdf3c6e2225f5fbc3f3">reserved_28_28</a>               : 1;
<a name="l00910"></a>00910     uint64_t <a class="code" href="structcvmx__nqm__cs__cmd__dbg0_1_1cvmx__nqm__cs__cmd__dbg0__s.html#aef6988ede658ab2192cc5832b67c853a">q</a>                            : 5;  <span class="comment">/**&lt; Current queue number in SM.</span>
<a name="l00911"></a>00911 <span class="comment">                                                         For diagnostic use only. */</span>
<a name="l00912"></a>00912     uint64_t <a class="code" href="structcvmx__nqm__cs__cmd__dbg0_1_1cvmx__nqm__cs__cmd__dbg0__s.html#a94a865908f35b8f12083ed65f1891b74">reserved_18_22</a>               : 5;
<a name="l00913"></a>00913     uint64_t <a class="code" href="structcvmx__nqm__cs__cmd__dbg0_1_1cvmx__nqm__cs__cmd__dbg0__s.html#a9b6ef1fe1d38a2a74dc0a23700b4e9e6">cmd_sm_st</a>                    : 4;  <span class="comment">/**&lt; CMD state machine state (NOT 1-hot).</span>
<a name="l00914"></a>00914 <span class="comment">                                                         For diagnostic use only. */</span>
<a name="l00915"></a>00915     uint64_t <a class="code" href="structcvmx__nqm__cs__cmd__dbg0_1_1cvmx__nqm__cs__cmd__dbg0__s.html#aad13ba518b4fe64e9e12c6f995cccd51">reserved_7_13</a>                : 7;
<a name="l00916"></a>00916     uint64_t <a class="code" href="structcvmx__nqm__cs__cmd__dbg0_1_1cvmx__nqm__cs__cmd__dbg0__s.html#a10d690774b57d8b66dabdd6c41a48f0d">lwa_has_cred</a>                 : 1;  <span class="comment">/**&lt; LWA has credit.</span>
<a name="l00917"></a>00917 <span class="comment">                                                         For diagnostic use only. */</span>
<a name="l00918"></a>00918     uint64_t <a class="code" href="structcvmx__nqm__cs__cmd__dbg0_1_1cvmx__nqm__cs__cmd__dbg0__s.html#ae22e669711b42ee5d4cf06a56caab122">ncb_st_ccnt</a>                  : 6;  <span class="comment">/**&lt; NCB store credit counter.</span>
<a name="l00919"></a>00919 <span class="comment">                                                         For diagnostic use only. */</span>
<a name="l00920"></a>00920 <span class="preprocessor">#else</span>
<a name="l00921"></a><a class="code" href="structcvmx__nqm__cs__cmd__dbg0_1_1cvmx__nqm__cs__cmd__dbg0__s.html#ae22e669711b42ee5d4cf06a56caab122">00921</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__cs__cmd__dbg0_1_1cvmx__nqm__cs__cmd__dbg0__s.html#ae22e669711b42ee5d4cf06a56caab122">ncb_st_ccnt</a>                  : 6;
<a name="l00922"></a><a class="code" href="structcvmx__nqm__cs__cmd__dbg0_1_1cvmx__nqm__cs__cmd__dbg0__s.html#a10d690774b57d8b66dabdd6c41a48f0d">00922</a>     uint64_t <a class="code" href="structcvmx__nqm__cs__cmd__dbg0_1_1cvmx__nqm__cs__cmd__dbg0__s.html#a10d690774b57d8b66dabdd6c41a48f0d">lwa_has_cred</a>                 : 1;
<a name="l00923"></a><a class="code" href="structcvmx__nqm__cs__cmd__dbg0_1_1cvmx__nqm__cs__cmd__dbg0__s.html#aad13ba518b4fe64e9e12c6f995cccd51">00923</a>     uint64_t <a class="code" href="structcvmx__nqm__cs__cmd__dbg0_1_1cvmx__nqm__cs__cmd__dbg0__s.html#aad13ba518b4fe64e9e12c6f995cccd51">reserved_7_13</a>                : 7;
<a name="l00924"></a><a class="code" href="structcvmx__nqm__cs__cmd__dbg0_1_1cvmx__nqm__cs__cmd__dbg0__s.html#a9b6ef1fe1d38a2a74dc0a23700b4e9e6">00924</a>     uint64_t <a class="code" href="structcvmx__nqm__cs__cmd__dbg0_1_1cvmx__nqm__cs__cmd__dbg0__s.html#a9b6ef1fe1d38a2a74dc0a23700b4e9e6">cmd_sm_st</a>                    : 4;
<a name="l00925"></a><a class="code" href="structcvmx__nqm__cs__cmd__dbg0_1_1cvmx__nqm__cs__cmd__dbg0__s.html#a94a865908f35b8f12083ed65f1891b74">00925</a>     uint64_t <a class="code" href="structcvmx__nqm__cs__cmd__dbg0_1_1cvmx__nqm__cs__cmd__dbg0__s.html#a94a865908f35b8f12083ed65f1891b74">reserved_18_22</a>               : 5;
<a name="l00926"></a><a class="code" href="structcvmx__nqm__cs__cmd__dbg0_1_1cvmx__nqm__cs__cmd__dbg0__s.html#aef6988ede658ab2192cc5832b67c853a">00926</a>     uint64_t <a class="code" href="structcvmx__nqm__cs__cmd__dbg0_1_1cvmx__nqm__cs__cmd__dbg0__s.html#aef6988ede658ab2192cc5832b67c853a">q</a>                            : 5;
<a name="l00927"></a><a class="code" href="structcvmx__nqm__cs__cmd__dbg0_1_1cvmx__nqm__cs__cmd__dbg0__s.html#a2eb6e9d840d73fdf3c6e2225f5fbc3f3">00927</a>     uint64_t <a class="code" href="structcvmx__nqm__cs__cmd__dbg0_1_1cvmx__nqm__cs__cmd__dbg0__s.html#a2eb6e9d840d73fdf3c6e2225f5fbc3f3">reserved_28_28</a>               : 1;
<a name="l00928"></a><a class="code" href="structcvmx__nqm__cs__cmd__dbg0_1_1cvmx__nqm__cs__cmd__dbg0__s.html#a26bbe728ba83e76cc80d9e7e9ddc9cc4">00928</a>     uint64_t <a class="code" href="structcvmx__nqm__cs__cmd__dbg0_1_1cvmx__nqm__cs__cmd__dbg0__s.html#a26bbe728ba83e76cc80d9e7e9ddc9cc4">vf</a>                           : 11;
<a name="l00929"></a><a class="code" href="structcvmx__nqm__cs__cmd__dbg0_1_1cvmx__nqm__cs__cmd__dbg0__s.html#abb150ffb6418a7342f3cac3a98c02d32">00929</a>     uint64_t <a class="code" href="structcvmx__nqm__cs__cmd__dbg0_1_1cvmx__nqm__cs__cmd__dbg0__s.html#abb150ffb6418a7342f3cac3a98c02d32">reserved_40_40</a>               : 1;
<a name="l00930"></a><a class="code" href="structcvmx__nqm__cs__cmd__dbg0_1_1cvmx__nqm__cs__cmd__dbg0__s.html#a61c3541435ce132cdebf6830ee81df68">00930</a>     uint64_t <a class="code" href="structcvmx__nqm__cs__cmd__dbg0_1_1cvmx__nqm__cs__cmd__dbg0__s.html#a61c3541435ce132cdebf6830ee81df68">vals</a>                         : 4;
<a name="l00931"></a><a class="code" href="structcvmx__nqm__cs__cmd__dbg0_1_1cvmx__nqm__cs__cmd__dbg0__s.html#a78904b466f85428fea7212fe5cc681d2">00931</a>     uint64_t <a class="code" href="structcvmx__nqm__cs__cmd__dbg0_1_1cvmx__nqm__cs__cmd__dbg0__s.html#a78904b466f85428fea7212fe5cc681d2">reserved_45_63</a>               : 19;
<a name="l00932"></a>00932 <span class="preprocessor">#endif</span>
<a name="l00933"></a>00933 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__nqm__cs__cmd__dbg0.html#ab2536b2c078c81f0d98f9f0ec72b67f7">s</a>;
<a name="l00934"></a><a class="code" href="unioncvmx__nqm__cs__cmd__dbg0.html#abb311129191130561b44abc7448f8d1e">00934</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__cs__cmd__dbg0_1_1cvmx__nqm__cs__cmd__dbg0__s.html">cvmx_nqm_cs_cmd_dbg0_s</a>         <a class="code" href="unioncvmx__nqm__cs__cmd__dbg0.html#abb311129191130561b44abc7448f8d1e">cn73xx</a>;
<a name="l00935"></a>00935 };
<a name="l00936"></a><a class="code" href="cvmx-nqm-defs_8h.html#af4f8e569e15d6b352e417ded77035705">00936</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__cs__cmd__dbg0.html" title="cvmx_nqm_cs_cmd_dbg0">cvmx_nqm_cs_cmd_dbg0</a> <a class="code" href="unioncvmx__nqm__cs__cmd__dbg0.html" title="cvmx_nqm_cs_cmd_dbg0">cvmx_nqm_cs_cmd_dbg0_t</a>;
<a name="l00937"></a>00937 <span class="comment"></span>
<a name="l00938"></a>00938 <span class="comment">/**</span>
<a name="l00939"></a>00939 <span class="comment"> * cvmx_nqm_cs_cpl_dbg0</span>
<a name="l00940"></a>00940 <span class="comment"> */</span>
<a name="l00941"></a><a class="code" href="unioncvmx__nqm__cs__cpl__dbg0.html">00941</a> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__cs__cpl__dbg0.html" title="cvmx_nqm_cs_cpl_dbg0">cvmx_nqm_cs_cpl_dbg0</a> {
<a name="l00942"></a><a class="code" href="unioncvmx__nqm__cs__cpl__dbg0.html#acf71f63cdb31903acbd8028c6854d813">00942</a>     uint64_t <a class="code" href="unioncvmx__nqm__cs__cpl__dbg0.html#acf71f63cdb31903acbd8028c6854d813">u64</a>;
<a name="l00943"></a><a class="code" href="structcvmx__nqm__cs__cpl__dbg0_1_1cvmx__nqm__cs__cpl__dbg0__s.html">00943</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__cs__cpl__dbg0_1_1cvmx__nqm__cs__cpl__dbg0__s.html">cvmx_nqm_cs_cpl_dbg0_s</a> {
<a name="l00944"></a>00944 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00945"></a>00945 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__cs__cpl__dbg0_1_1cvmx__nqm__cs__cpl__dbg0__s.html#ac1bc020e524640e6f55977a4bba7b3d7">reserved_62_63</a>               : 2;
<a name="l00946"></a>00946     uint64_t <a class="code" href="structcvmx__nqm__cs__cpl__dbg0_1_1cvmx__nqm__cs__cpl__dbg0__s.html#aa0d7a88031b06094d89dde60f35f89ed">csr_op</a>                       : 15; <span class="comment">/**&lt; CSR operation into CPL SM (1-hot).</span>
<a name="l00947"></a>00947 <span class="comment">                                                         For diagnostic use only. */</span>
<a name="l00948"></a>00948     uint64_t <a class="code" href="structcvmx__nqm__cs__cpl__dbg0_1_1cvmx__nqm__cs__cpl__dbg0__s.html#a0cd319fb0abd9e3e7b20f131447dff23">reserved_45_46</a>               : 2;
<a name="l00949"></a>00949     uint64_t <a class="code" href="structcvmx__nqm__cs__cpl__dbg0_1_1cvmx__nqm__cs__cpl__dbg0__s.html#a82f1599f922a2a922b43c091ae580319">vals</a>                         : 3;  <span class="comment">/**&lt; Valid bits into the SM.</span>
<a name="l00950"></a>00950 <span class="comment">                                                         &lt;42&gt; = csr__cplc_cmd_val.</span>
<a name="l00951"></a>00951 <span class="comment">                                                         &lt;43&gt; = cq_prp_fifo_vld.</span>
<a name="l00952"></a>00952 <span class="comment">                                                         &lt;44&gt; = vf_work_arb_gnt_vld.</span>
<a name="l00953"></a>00953 <span class="comment">                                                         For diagnostic use only. */</span>
<a name="l00954"></a>00954     uint64_t <a class="code" href="structcvmx__nqm__cs__cpl__dbg0_1_1cvmx__nqm__cs__cpl__dbg0__s.html#a7ecd98b96e50b9e946c2c145094be8a7">reserved_40_41</a>               : 2;
<a name="l00955"></a>00955     uint64_t <a class="code" href="structcvmx__nqm__cs__cpl__dbg0_1_1cvmx__nqm__cs__cpl__dbg0__s.html#a7b054cb0a8748559aafbb0aa50c6e84a">vf</a>                           : 11; <span class="comment">/**&lt; Current VF number in SM.</span>
<a name="l00956"></a>00956 <span class="comment">                                                         For diagnostic use only. */</span>
<a name="l00957"></a>00957     uint64_t <a class="code" href="structcvmx__nqm__cs__cpl__dbg0_1_1cvmx__nqm__cs__cpl__dbg0__s.html#a772b06781e582e33ff57a99fb46ce5c2">reserved_28_28</a>               : 1;
<a name="l00958"></a>00958     uint64_t <a class="code" href="structcvmx__nqm__cs__cpl__dbg0_1_1cvmx__nqm__cs__cpl__dbg0__s.html#a566a97b37b6215bb6f6a7b7a83fe3b16">q</a>                            : 5;  <span class="comment">/**&lt; Current queue number in SM.</span>
<a name="l00959"></a>00959 <span class="comment">                                                         For diagnostic use only. */</span>
<a name="l00960"></a>00960     uint64_t <a class="code" href="structcvmx__nqm__cs__cpl__dbg0_1_1cvmx__nqm__cs__cpl__dbg0__s.html#a5a21ef8be3986ed8320303c04591370c">reserved_22_22</a>               : 1;
<a name="l00961"></a>00961     uint64_t <a class="code" href="structcvmx__nqm__cs__cpl__dbg0_1_1cvmx__nqm__cs__cpl__dbg0__s.html#a9f085e57a160a0f4716aaf072d75b311">cpl_sm_st</a>                    : 8;  <span class="comment">/**&lt; CPL state machine state (1-hot).</span>
<a name="l00962"></a>00962 <span class="comment">                                                         For diagnostic use only. */</span>
<a name="l00963"></a>00963     uint64_t <a class="code" href="structcvmx__nqm__cs__cpl__dbg0_1_1cvmx__nqm__cs__cpl__dbg0__s.html#a9778020abc2841c422a0a6893e1641b6">reserved_10_13</a>               : 4;
<a name="l00964"></a>00964     uint64_t <a class="code" href="structcvmx__nqm__cs__cpl__dbg0_1_1cvmx__nqm__cs__cpl__dbg0__s.html#ae9c2471bdbb84a7d3cb70a6884a21ef1">cpl_eg_dat_cred</a>              : 1;  <span class="comment">/**&lt; CPL egress data fifo has credit.</span>
<a name="l00965"></a>00965 <span class="comment">                                                         For diagnostic use only. */</span>
<a name="l00966"></a>00966     uint64_t <a class="code" href="structcvmx__nqm__cs__cpl__dbg0_1_1cvmx__nqm__cs__cpl__dbg0__s.html#a6c4e7e9d9a12444c58a17170d4387bd9">cpl_eg_inf_cred</a>              : 1;  <span class="comment">/**&lt; CPL egress info fifo has credit.</span>
<a name="l00967"></a>00967 <span class="comment">                                                         For diagnostic use only. */</span>
<a name="l00968"></a>00968     uint64_t <a class="code" href="structcvmx__nqm__cs__cpl__dbg0_1_1cvmx__nqm__cs__cpl__dbg0__s.html#ae24f5cd75c5c0422cb1724449176b578">ncb_ccnt</a>                     : 3;  <span class="comment">/**&lt; NCB load credit counter.</span>
<a name="l00969"></a>00969 <span class="comment">                                                         For diagnostic use only. */</span>
<a name="l00970"></a>00970     uint64_t <a class="code" href="structcvmx__nqm__cs__cpl__dbg0_1_1cvmx__nqm__cs__cpl__dbg0__s.html#aaeeb305196f2870ecf55a62897f77277">swi_ccnt</a>                     : 5;  <span class="comment">/**&lt; SWI credit counter.</span>
<a name="l00971"></a>00971 <span class="comment">                                                         For diagnostic use only. */</span>
<a name="l00972"></a>00972 <span class="preprocessor">#else</span>
<a name="l00973"></a><a class="code" href="structcvmx__nqm__cs__cpl__dbg0_1_1cvmx__nqm__cs__cpl__dbg0__s.html#aaeeb305196f2870ecf55a62897f77277">00973</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__cs__cpl__dbg0_1_1cvmx__nqm__cs__cpl__dbg0__s.html#aaeeb305196f2870ecf55a62897f77277">swi_ccnt</a>                     : 5;
<a name="l00974"></a><a class="code" href="structcvmx__nqm__cs__cpl__dbg0_1_1cvmx__nqm__cs__cpl__dbg0__s.html#ae24f5cd75c5c0422cb1724449176b578">00974</a>     uint64_t <a class="code" href="structcvmx__nqm__cs__cpl__dbg0_1_1cvmx__nqm__cs__cpl__dbg0__s.html#ae24f5cd75c5c0422cb1724449176b578">ncb_ccnt</a>                     : 3;
<a name="l00975"></a><a class="code" href="structcvmx__nqm__cs__cpl__dbg0_1_1cvmx__nqm__cs__cpl__dbg0__s.html#a6c4e7e9d9a12444c58a17170d4387bd9">00975</a>     uint64_t <a class="code" href="structcvmx__nqm__cs__cpl__dbg0_1_1cvmx__nqm__cs__cpl__dbg0__s.html#a6c4e7e9d9a12444c58a17170d4387bd9">cpl_eg_inf_cred</a>              : 1;
<a name="l00976"></a><a class="code" href="structcvmx__nqm__cs__cpl__dbg0_1_1cvmx__nqm__cs__cpl__dbg0__s.html#ae9c2471bdbb84a7d3cb70a6884a21ef1">00976</a>     uint64_t <a class="code" href="structcvmx__nqm__cs__cpl__dbg0_1_1cvmx__nqm__cs__cpl__dbg0__s.html#ae9c2471bdbb84a7d3cb70a6884a21ef1">cpl_eg_dat_cred</a>              : 1;
<a name="l00977"></a><a class="code" href="structcvmx__nqm__cs__cpl__dbg0_1_1cvmx__nqm__cs__cpl__dbg0__s.html#a9778020abc2841c422a0a6893e1641b6">00977</a>     uint64_t <a class="code" href="structcvmx__nqm__cs__cpl__dbg0_1_1cvmx__nqm__cs__cpl__dbg0__s.html#a9778020abc2841c422a0a6893e1641b6">reserved_10_13</a>               : 4;
<a name="l00978"></a><a class="code" href="structcvmx__nqm__cs__cpl__dbg0_1_1cvmx__nqm__cs__cpl__dbg0__s.html#a9f085e57a160a0f4716aaf072d75b311">00978</a>     uint64_t <a class="code" href="structcvmx__nqm__cs__cpl__dbg0_1_1cvmx__nqm__cs__cpl__dbg0__s.html#a9f085e57a160a0f4716aaf072d75b311">cpl_sm_st</a>                    : 8;
<a name="l00979"></a><a class="code" href="structcvmx__nqm__cs__cpl__dbg0_1_1cvmx__nqm__cs__cpl__dbg0__s.html#a5a21ef8be3986ed8320303c04591370c">00979</a>     uint64_t <a class="code" href="structcvmx__nqm__cs__cpl__dbg0_1_1cvmx__nqm__cs__cpl__dbg0__s.html#a5a21ef8be3986ed8320303c04591370c">reserved_22_22</a>               : 1;
<a name="l00980"></a><a class="code" href="structcvmx__nqm__cs__cpl__dbg0_1_1cvmx__nqm__cs__cpl__dbg0__s.html#a566a97b37b6215bb6f6a7b7a83fe3b16">00980</a>     uint64_t <a class="code" href="structcvmx__nqm__cs__cpl__dbg0_1_1cvmx__nqm__cs__cpl__dbg0__s.html#a566a97b37b6215bb6f6a7b7a83fe3b16">q</a>                            : 5;
<a name="l00981"></a><a class="code" href="structcvmx__nqm__cs__cpl__dbg0_1_1cvmx__nqm__cs__cpl__dbg0__s.html#a772b06781e582e33ff57a99fb46ce5c2">00981</a>     uint64_t <a class="code" href="structcvmx__nqm__cs__cpl__dbg0_1_1cvmx__nqm__cs__cpl__dbg0__s.html#a772b06781e582e33ff57a99fb46ce5c2">reserved_28_28</a>               : 1;
<a name="l00982"></a><a class="code" href="structcvmx__nqm__cs__cpl__dbg0_1_1cvmx__nqm__cs__cpl__dbg0__s.html#a7b054cb0a8748559aafbb0aa50c6e84a">00982</a>     uint64_t <a class="code" href="structcvmx__nqm__cs__cpl__dbg0_1_1cvmx__nqm__cs__cpl__dbg0__s.html#a7b054cb0a8748559aafbb0aa50c6e84a">vf</a>                           : 11;
<a name="l00983"></a><a class="code" href="structcvmx__nqm__cs__cpl__dbg0_1_1cvmx__nqm__cs__cpl__dbg0__s.html#a7ecd98b96e50b9e946c2c145094be8a7">00983</a>     uint64_t <a class="code" href="structcvmx__nqm__cs__cpl__dbg0_1_1cvmx__nqm__cs__cpl__dbg0__s.html#a7ecd98b96e50b9e946c2c145094be8a7">reserved_40_41</a>               : 2;
<a name="l00984"></a><a class="code" href="structcvmx__nqm__cs__cpl__dbg0_1_1cvmx__nqm__cs__cpl__dbg0__s.html#a82f1599f922a2a922b43c091ae580319">00984</a>     uint64_t <a class="code" href="structcvmx__nqm__cs__cpl__dbg0_1_1cvmx__nqm__cs__cpl__dbg0__s.html#a82f1599f922a2a922b43c091ae580319">vals</a>                         : 3;
<a name="l00985"></a><a class="code" href="structcvmx__nqm__cs__cpl__dbg0_1_1cvmx__nqm__cs__cpl__dbg0__s.html#a0cd319fb0abd9e3e7b20f131447dff23">00985</a>     uint64_t <a class="code" href="structcvmx__nqm__cs__cpl__dbg0_1_1cvmx__nqm__cs__cpl__dbg0__s.html#a0cd319fb0abd9e3e7b20f131447dff23">reserved_45_46</a>               : 2;
<a name="l00986"></a><a class="code" href="structcvmx__nqm__cs__cpl__dbg0_1_1cvmx__nqm__cs__cpl__dbg0__s.html#aa0d7a88031b06094d89dde60f35f89ed">00986</a>     uint64_t <a class="code" href="structcvmx__nqm__cs__cpl__dbg0_1_1cvmx__nqm__cs__cpl__dbg0__s.html#aa0d7a88031b06094d89dde60f35f89ed">csr_op</a>                       : 15;
<a name="l00987"></a><a class="code" href="structcvmx__nqm__cs__cpl__dbg0_1_1cvmx__nqm__cs__cpl__dbg0__s.html#ac1bc020e524640e6f55977a4bba7b3d7">00987</a>     uint64_t <a class="code" href="structcvmx__nqm__cs__cpl__dbg0_1_1cvmx__nqm__cs__cpl__dbg0__s.html#ac1bc020e524640e6f55977a4bba7b3d7">reserved_62_63</a>               : 2;
<a name="l00988"></a>00988 <span class="preprocessor">#endif</span>
<a name="l00989"></a>00989 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__nqm__cs__cpl__dbg0.html#a7f4ebd22891bbf21b620cd87fab8f068">s</a>;
<a name="l00990"></a><a class="code" href="unioncvmx__nqm__cs__cpl__dbg0.html#a05b3b1e30dabd27111394fbe3d089e5c">00990</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__cs__cpl__dbg0_1_1cvmx__nqm__cs__cpl__dbg0__s.html">cvmx_nqm_cs_cpl_dbg0_s</a>         <a class="code" href="unioncvmx__nqm__cs__cpl__dbg0.html#a05b3b1e30dabd27111394fbe3d089e5c">cn73xx</a>;
<a name="l00991"></a>00991 };
<a name="l00992"></a><a class="code" href="cvmx-nqm-defs_8h.html#a52e8eb5042702c852c77a6527b715482">00992</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__cs__cpl__dbg0.html" title="cvmx_nqm_cs_cpl_dbg0">cvmx_nqm_cs_cpl_dbg0</a> <a class="code" href="unioncvmx__nqm__cs__cpl__dbg0.html" title="cvmx_nqm_cs_cpl_dbg0">cvmx_nqm_cs_cpl_dbg0_t</a>;
<a name="l00993"></a>00993 <span class="comment"></span>
<a name="l00994"></a>00994 <span class="comment">/**</span>
<a name="l00995"></a>00995 <span class="comment"> * cvmx_nqm_cs_ecc0_int</span>
<a name="l00996"></a>00996 <span class="comment"> */</span>
<a name="l00997"></a><a class="code" href="unioncvmx__nqm__cs__ecc0__int.html">00997</a> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__cs__ecc0__int.html" title="cvmx_nqm_cs_ecc0_int">cvmx_nqm_cs_ecc0_int</a> {
<a name="l00998"></a><a class="code" href="unioncvmx__nqm__cs__ecc0__int.html#a136aec286e28d4d0023bcd38cf7c54da">00998</a>     uint64_t <a class="code" href="unioncvmx__nqm__cs__ecc0__int.html#a136aec286e28d4d0023bcd38cf7c54da">u64</a>;
<a name="l00999"></a><a class="code" href="structcvmx__nqm__cs__ecc0__int_1_1cvmx__nqm__cs__ecc0__int__s.html">00999</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__cs__ecc0__int_1_1cvmx__nqm__cs__ecc0__int__s.html">cvmx_nqm_cs_ecc0_int_s</a> {
<a name="l01000"></a>01000 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01001"></a>01001 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__cs__ecc0__int_1_1cvmx__nqm__cs__ecc0__int__s.html#a6a0765e0779eecae16b8f69cb322dc4a">reserved_31_63</a>               : 33;
<a name="l01002"></a>01002     uint64_t <a class="code" href="structcvmx__nqm__cs__ecc0__int_1_1cvmx__nqm__cs__ecc0__int__s.html#aa245d84e7f2b2eb03e6c01d27369b308">sbe</a>                          : 11; <span class="comment">/**&lt; Single-bit error vector for NQM_CS. Throws NQM_INTSN_E::NQM_CS_SBE0().</span>
<a name="l01003"></a>01003 <span class="comment">                                                         Bit numbers within this field are enumerated by NQM_CS_MEM_CTL0_RAMS_E. */</span>
<a name="l01004"></a>01004     uint64_t <a class="code" href="structcvmx__nqm__cs__ecc0__int_1_1cvmx__nqm__cs__ecc0__int__s.html#a05e0b5c775b45d029aa33cbeab931f99">reserved_11_19</a>               : 9;
<a name="l01005"></a>01005     uint64_t <a class="code" href="structcvmx__nqm__cs__ecc0__int_1_1cvmx__nqm__cs__ecc0__int__s.html#a1b05b759bf46b963504e1793bf06812c">dbe</a>                          : 11; <span class="comment">/**&lt; Double-bit error vector for NQM_CS. Throws NQM_INTSN_E::NQM_CS_DBE0().</span>
<a name="l01006"></a>01006 <span class="comment">                                                         Bit numbers within this field are enumerated by NQM_CS_MEM_CTL0_RAMS_E. */</span>
<a name="l01007"></a>01007 <span class="preprocessor">#else</span>
<a name="l01008"></a><a class="code" href="structcvmx__nqm__cs__ecc0__int_1_1cvmx__nqm__cs__ecc0__int__s.html#a1b05b759bf46b963504e1793bf06812c">01008</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__cs__ecc0__int_1_1cvmx__nqm__cs__ecc0__int__s.html#a1b05b759bf46b963504e1793bf06812c">dbe</a>                          : 11;
<a name="l01009"></a><a class="code" href="structcvmx__nqm__cs__ecc0__int_1_1cvmx__nqm__cs__ecc0__int__s.html#a05e0b5c775b45d029aa33cbeab931f99">01009</a>     uint64_t <a class="code" href="structcvmx__nqm__cs__ecc0__int_1_1cvmx__nqm__cs__ecc0__int__s.html#a05e0b5c775b45d029aa33cbeab931f99">reserved_11_19</a>               : 9;
<a name="l01010"></a><a class="code" href="structcvmx__nqm__cs__ecc0__int_1_1cvmx__nqm__cs__ecc0__int__s.html#aa245d84e7f2b2eb03e6c01d27369b308">01010</a>     uint64_t <a class="code" href="structcvmx__nqm__cs__ecc0__int_1_1cvmx__nqm__cs__ecc0__int__s.html#aa245d84e7f2b2eb03e6c01d27369b308">sbe</a>                          : 11;
<a name="l01011"></a><a class="code" href="structcvmx__nqm__cs__ecc0__int_1_1cvmx__nqm__cs__ecc0__int__s.html#a6a0765e0779eecae16b8f69cb322dc4a">01011</a>     uint64_t <a class="code" href="structcvmx__nqm__cs__ecc0__int_1_1cvmx__nqm__cs__ecc0__int__s.html#a6a0765e0779eecae16b8f69cb322dc4a">reserved_31_63</a>               : 33;
<a name="l01012"></a>01012 <span class="preprocessor">#endif</span>
<a name="l01013"></a>01013 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__nqm__cs__ecc0__int.html#a1c05a7c23ae9aa08621bff6d23a1693b">s</a>;
<a name="l01014"></a><a class="code" href="unioncvmx__nqm__cs__ecc0__int.html#a1b31dc7fb0fdf414104e8da4c4a74904">01014</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__cs__ecc0__int_1_1cvmx__nqm__cs__ecc0__int__s.html">cvmx_nqm_cs_ecc0_int_s</a>         <a class="code" href="unioncvmx__nqm__cs__ecc0__int.html#a1b31dc7fb0fdf414104e8da4c4a74904">cn73xx</a>;
<a name="l01015"></a>01015 };
<a name="l01016"></a><a class="code" href="cvmx-nqm-defs_8h.html#a2b8a11a48bc9da8345504ee97bfdb3fa">01016</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__cs__ecc0__int.html" title="cvmx_nqm_cs_ecc0_int">cvmx_nqm_cs_ecc0_int</a> <a class="code" href="unioncvmx__nqm__cs__ecc0__int.html" title="cvmx_nqm_cs_ecc0_int">cvmx_nqm_cs_ecc0_int_t</a>;
<a name="l01017"></a>01017 <span class="comment"></span>
<a name="l01018"></a>01018 <span class="comment">/**</span>
<a name="l01019"></a>01019 <span class="comment"> * cvmx_nqm_cs_mem_ctl0</span>
<a name="l01020"></a>01020 <span class="comment"> */</span>
<a name="l01021"></a><a class="code" href="unioncvmx__nqm__cs__mem__ctl0.html">01021</a> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__cs__mem__ctl0.html" title="cvmx_nqm_cs_mem_ctl0">cvmx_nqm_cs_mem_ctl0</a> {
<a name="l01022"></a><a class="code" href="unioncvmx__nqm__cs__mem__ctl0.html#ae2aa8bdd5f499a88f48f3668c87f3672">01022</a>     uint64_t <a class="code" href="unioncvmx__nqm__cs__mem__ctl0.html#ae2aa8bdd5f499a88f48f3668c87f3672">u64</a>;
<a name="l01023"></a><a class="code" href="structcvmx__nqm__cs__mem__ctl0_1_1cvmx__nqm__cs__mem__ctl0__s.html">01023</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__cs__mem__ctl0_1_1cvmx__nqm__cs__mem__ctl0__s.html">cvmx_nqm_cs_mem_ctl0_s</a> {
<a name="l01024"></a>01024 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01025"></a>01025 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__cs__mem__ctl0_1_1cvmx__nqm__cs__mem__ctl0__s.html#ae58a1a5c0b7acfb856c2bcd71a4563d4">reserved_51_63</a>               : 13;
<a name="l01026"></a>01026     uint64_t <a class="code" href="structcvmx__nqm__cs__mem__ctl0_1_1cvmx__nqm__cs__mem__ctl0__s.html#a9753cf19c86310e994af79cd63067daa">flip1</a>                        : 11; <span class="comment">/**&lt; Flip[1] syndrome bit 1 vector. Bit numbers within this field are enumerated by</span>
<a name="l01027"></a>01027 <span class="comment">                                                         NQM_CS_MEM_CTL0_RAMS_E. */</span>
<a name="l01028"></a>01028     uint64_t <a class="code" href="structcvmx__nqm__cs__mem__ctl0_1_1cvmx__nqm__cs__mem__ctl0__s.html#a78162425294859330f89aee31f3d80d5">reserved_31_39</a>               : 9;
<a name="l01029"></a>01029     uint64_t <a class="code" href="structcvmx__nqm__cs__mem__ctl0_1_1cvmx__nqm__cs__mem__ctl0__s.html#af75ad10b46ac85e77d4fe673444b2e57">flip0</a>                        : 11; <span class="comment">/**&lt; Flip[0] syndrome bit 0 vector. Bit numbers within this field are enumerated by</span>
<a name="l01030"></a>01030 <span class="comment">                                                         NQM_CS_MEM_CTL0_RAMS_E. */</span>
<a name="l01031"></a>01031     uint64_t <a class="code" href="structcvmx__nqm__cs__mem__ctl0_1_1cvmx__nqm__cs__mem__ctl0__s.html#a04c46d3d755675f1c11c2063236af251">reserved_11_19</a>               : 9;
<a name="l01032"></a>01032     uint64_t <a class="code" href="structcvmx__nqm__cs__mem__ctl0_1_1cvmx__nqm__cs__mem__ctl0__s.html#abed027068107b72a1cf992a75d0883ff">cdis</a>                         : 11; <span class="comment">/**&lt; ECC correction disable vector. Bit numbers within this field are enumerated by</span>
<a name="l01033"></a>01033 <span class="comment">                                                         NQM_CS_MEM_CTL0_RAMS_E. */</span>
<a name="l01034"></a>01034 <span class="preprocessor">#else</span>
<a name="l01035"></a><a class="code" href="structcvmx__nqm__cs__mem__ctl0_1_1cvmx__nqm__cs__mem__ctl0__s.html#abed027068107b72a1cf992a75d0883ff">01035</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__cs__mem__ctl0_1_1cvmx__nqm__cs__mem__ctl0__s.html#abed027068107b72a1cf992a75d0883ff">cdis</a>                         : 11;
<a name="l01036"></a><a class="code" href="structcvmx__nqm__cs__mem__ctl0_1_1cvmx__nqm__cs__mem__ctl0__s.html#a04c46d3d755675f1c11c2063236af251">01036</a>     uint64_t <a class="code" href="structcvmx__nqm__cs__mem__ctl0_1_1cvmx__nqm__cs__mem__ctl0__s.html#a04c46d3d755675f1c11c2063236af251">reserved_11_19</a>               : 9;
<a name="l01037"></a><a class="code" href="structcvmx__nqm__cs__mem__ctl0_1_1cvmx__nqm__cs__mem__ctl0__s.html#af75ad10b46ac85e77d4fe673444b2e57">01037</a>     uint64_t <a class="code" href="structcvmx__nqm__cs__mem__ctl0_1_1cvmx__nqm__cs__mem__ctl0__s.html#af75ad10b46ac85e77d4fe673444b2e57">flip0</a>                        : 11;
<a name="l01038"></a><a class="code" href="structcvmx__nqm__cs__mem__ctl0_1_1cvmx__nqm__cs__mem__ctl0__s.html#a78162425294859330f89aee31f3d80d5">01038</a>     uint64_t <a class="code" href="structcvmx__nqm__cs__mem__ctl0_1_1cvmx__nqm__cs__mem__ctl0__s.html#a78162425294859330f89aee31f3d80d5">reserved_31_39</a>               : 9;
<a name="l01039"></a><a class="code" href="structcvmx__nqm__cs__mem__ctl0_1_1cvmx__nqm__cs__mem__ctl0__s.html#a9753cf19c86310e994af79cd63067daa">01039</a>     uint64_t <a class="code" href="structcvmx__nqm__cs__mem__ctl0_1_1cvmx__nqm__cs__mem__ctl0__s.html#a9753cf19c86310e994af79cd63067daa">flip1</a>                        : 11;
<a name="l01040"></a><a class="code" href="structcvmx__nqm__cs__mem__ctl0_1_1cvmx__nqm__cs__mem__ctl0__s.html#ae58a1a5c0b7acfb856c2bcd71a4563d4">01040</a>     uint64_t <a class="code" href="structcvmx__nqm__cs__mem__ctl0_1_1cvmx__nqm__cs__mem__ctl0__s.html#ae58a1a5c0b7acfb856c2bcd71a4563d4">reserved_51_63</a>               : 13;
<a name="l01041"></a>01041 <span class="preprocessor">#endif</span>
<a name="l01042"></a>01042 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__nqm__cs__mem__ctl0.html#a5714910d60667917e28b7fcdd99b6e8f">s</a>;
<a name="l01043"></a><a class="code" href="unioncvmx__nqm__cs__mem__ctl0.html#a9dc970ae702a3bbe3022c1c968f53476">01043</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__cs__mem__ctl0_1_1cvmx__nqm__cs__mem__ctl0__s.html">cvmx_nqm_cs_mem_ctl0_s</a>         <a class="code" href="unioncvmx__nqm__cs__mem__ctl0.html#a9dc970ae702a3bbe3022c1c968f53476">cn73xx</a>;
<a name="l01044"></a>01044 };
<a name="l01045"></a><a class="code" href="cvmx-nqm-defs_8h.html#ac2a838e96e610156efe25e46da3d2a32">01045</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__cs__mem__ctl0.html" title="cvmx_nqm_cs_mem_ctl0">cvmx_nqm_cs_mem_ctl0</a> <a class="code" href="unioncvmx__nqm__cs__mem__ctl0.html" title="cvmx_nqm_cs_mem_ctl0">cvmx_nqm_cs_mem_ctl0_t</a>;
<a name="l01046"></a>01046 <span class="comment"></span>
<a name="l01047"></a>01047 <span class="comment">/**</span>
<a name="l01048"></a>01048 <span class="comment"> * cvmx_nqm_fi_fpa_aura</span>
<a name="l01049"></a>01049 <span class="comment"> */</span>
<a name="l01050"></a><a class="code" href="unioncvmx__nqm__fi__fpa__aura.html">01050</a> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__fi__fpa__aura.html" title="cvmx_nqm_fi_fpa_aura">cvmx_nqm_fi_fpa_aura</a> {
<a name="l01051"></a><a class="code" href="unioncvmx__nqm__fi__fpa__aura.html#a805a7a5b4026d7ad59fd5abeaba3a5e0">01051</a>     uint64_t <a class="code" href="unioncvmx__nqm__fi__fpa__aura.html#a805a7a5b4026d7ad59fd5abeaba3a5e0">u64</a>;
<a name="l01052"></a><a class="code" href="structcvmx__nqm__fi__fpa__aura_1_1cvmx__nqm__fi__fpa__aura__s.html">01052</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__fi__fpa__aura_1_1cvmx__nqm__fi__fpa__aura__s.html">cvmx_nqm_fi_fpa_aura_s</a> {
<a name="l01053"></a>01053 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01054"></a>01054 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__fi__fpa__aura_1_1cvmx__nqm__fi__fpa__aura__s.html#a706f21b512cc1d011458fc4e4cbb5bf8">reserved_28_63</a>               : 36;
<a name="l01055"></a>01055     uint64_t <a class="code" href="structcvmx__nqm__fi__fpa__aura_1_1cvmx__nqm__fi__fpa__aura__s.html#a5f852dd90035b81e6f7ae03a635bf9b0">retry_timer</a>                  : 12; <span class="comment">/**&lt; Retry timer. Specifies the time period in roughly 1 us (1024 coprocessor-clocks)</span>
<a name="l01056"></a>01056 <span class="comment">                                                         increments for retrying FPA pointer requests that are not granted.</span>
<a name="l01057"></a>01057 <span class="comment">                                                         The value 0x0 disables retries.  The maximum value for this timer</span>
<a name="l01058"></a>01058 <span class="comment">                                                         is suggested to not exceed 50 us. */</span>
<a name="l01059"></a>01059     uint64_t <a class="code" href="structcvmx__nqm__fi__fpa__aura_1_1cvmx__nqm__fi__fpa__aura__s.html#a7dfa59eab98d1fdcb1f2fc5d49042f62">reserved_12_15</a>               : 4;
<a name="l01060"></a>01060     uint64_t <a class="code" href="structcvmx__nqm__fi__fpa__aura_1_1cvmx__nqm__fi__fpa__aura__s.html#a49c9bd85f7a110754b5506271dfffd5d">node</a>                         : 2;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l01061"></a>01061     uint64_t <a class="code" href="structcvmx__nqm__fi__fpa__aura_1_1cvmx__nqm__fi__fpa__aura__s.html#a67d4ed4d6159f1ae4ecf20e87de0c53e">laura</a>                        : 10; <span class="comment">/**&lt; Local aura to use for NQM work-queue entry allocates.</span>
<a name="l01062"></a>01062 <span class="comment">                                                         The FPA aura selected by LAURA must correspond to an FPA pool</span>
<a name="l01063"></a>01063 <span class="comment">                                                         where the buffers (after any FPA_POOL()_CFG[BUF_OFFSET]) are at least 128B. */</span>
<a name="l01064"></a>01064 <span class="preprocessor">#else</span>
<a name="l01065"></a><a class="code" href="structcvmx__nqm__fi__fpa__aura_1_1cvmx__nqm__fi__fpa__aura__s.html#a67d4ed4d6159f1ae4ecf20e87de0c53e">01065</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__fi__fpa__aura_1_1cvmx__nqm__fi__fpa__aura__s.html#a67d4ed4d6159f1ae4ecf20e87de0c53e">laura</a>                        : 10;
<a name="l01066"></a><a class="code" href="structcvmx__nqm__fi__fpa__aura_1_1cvmx__nqm__fi__fpa__aura__s.html#a49c9bd85f7a110754b5506271dfffd5d">01066</a>     uint64_t <a class="code" href="structcvmx__nqm__fi__fpa__aura_1_1cvmx__nqm__fi__fpa__aura__s.html#a49c9bd85f7a110754b5506271dfffd5d">node</a>                         : 2;
<a name="l01067"></a><a class="code" href="structcvmx__nqm__fi__fpa__aura_1_1cvmx__nqm__fi__fpa__aura__s.html#a7dfa59eab98d1fdcb1f2fc5d49042f62">01067</a>     uint64_t <a class="code" href="structcvmx__nqm__fi__fpa__aura_1_1cvmx__nqm__fi__fpa__aura__s.html#a7dfa59eab98d1fdcb1f2fc5d49042f62">reserved_12_15</a>               : 4;
<a name="l01068"></a><a class="code" href="structcvmx__nqm__fi__fpa__aura_1_1cvmx__nqm__fi__fpa__aura__s.html#a5f852dd90035b81e6f7ae03a635bf9b0">01068</a>     uint64_t <a class="code" href="structcvmx__nqm__fi__fpa__aura_1_1cvmx__nqm__fi__fpa__aura__s.html#a5f852dd90035b81e6f7ae03a635bf9b0">retry_timer</a>                  : 12;
<a name="l01069"></a><a class="code" href="structcvmx__nqm__fi__fpa__aura_1_1cvmx__nqm__fi__fpa__aura__s.html#a706f21b512cc1d011458fc4e4cbb5bf8">01069</a>     uint64_t <a class="code" href="structcvmx__nqm__fi__fpa__aura_1_1cvmx__nqm__fi__fpa__aura__s.html#a706f21b512cc1d011458fc4e4cbb5bf8">reserved_28_63</a>               : 36;
<a name="l01070"></a>01070 <span class="preprocessor">#endif</span>
<a name="l01071"></a>01071 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__nqm__fi__fpa__aura.html#a1f8989ff90cf7efbd56f4c8699df9421">s</a>;
<a name="l01072"></a><a class="code" href="unioncvmx__nqm__fi__fpa__aura.html#a5249b2a2b9a8c356aa9c35ebef71bebb">01072</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__fi__fpa__aura_1_1cvmx__nqm__fi__fpa__aura__s.html">cvmx_nqm_fi_fpa_aura_s</a>         <a class="code" href="unioncvmx__nqm__fi__fpa__aura.html#a5249b2a2b9a8c356aa9c35ebef71bebb">cn73xx</a>;
<a name="l01073"></a>01073 };
<a name="l01074"></a><a class="code" href="cvmx-nqm-defs_8h.html#adc34e5dcab4067f22a388a136f10a398">01074</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__fi__fpa__aura.html" title="cvmx_nqm_fi_fpa_aura">cvmx_nqm_fi_fpa_aura</a> <a class="code" href="unioncvmx__nqm__fi__fpa__aura.html" title="cvmx_nqm_fi_fpa_aura">cvmx_nqm_fi_fpa_aura_t</a>;
<a name="l01075"></a>01075 <span class="comment"></span>
<a name="l01076"></a>01076 <span class="comment">/**</span>
<a name="l01077"></a>01077 <span class="comment"> * cvmx_nqm_fpa_dbg</span>
<a name="l01078"></a>01078 <span class="comment"> */</span>
<a name="l01079"></a><a class="code" href="unioncvmx__nqm__fpa__dbg.html">01079</a> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__fpa__dbg.html" title="cvmx_nqm_fpa_dbg">cvmx_nqm_fpa_dbg</a> {
<a name="l01080"></a><a class="code" href="unioncvmx__nqm__fpa__dbg.html#af3ab107f1702f6497edc4e4bb2eb2ac8">01080</a>     uint64_t <a class="code" href="unioncvmx__nqm__fpa__dbg.html#af3ab107f1702f6497edc4e4bb2eb2ac8">u64</a>;
<a name="l01081"></a><a class="code" href="structcvmx__nqm__fpa__dbg_1_1cvmx__nqm__fpa__dbg__s.html">01081</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__fpa__dbg_1_1cvmx__nqm__fpa__dbg__s.html">cvmx_nqm_fpa_dbg_s</a> {
<a name="l01082"></a>01082 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01083"></a>01083 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__fpa__dbg_1_1cvmx__nqm__fpa__dbg__s.html#a75b7b358ca1e2c089a43b70704190e78">reserved_42_63</a>               : 22;
<a name="l01084"></a>01084     uint64_t <a class="code" href="structcvmx__nqm__fpa__dbg_1_1cvmx__nqm__fpa__dbg__s.html#ade823c9c52c5bcce69ae8e03809ee2c4">ptr</a>                          : 35; <span class="comment">/**&lt; FPA pointer.  This value may be returned to FPA via software.</span>
<a name="l01085"></a>01085 <span class="comment">                                                         For diagnostic use only. */</span>
<a name="l01086"></a>01086     uint64_t <a class="code" href="structcvmx__nqm__fpa__dbg_1_1cvmx__nqm__fpa__dbg__s.html#aa9fad79012f32a275c75ffcb869906e7">reserved_1_6</a>                 : 6;
<a name="l01087"></a>01087     uint64_t <a class="code" href="structcvmx__nqm__fpa__dbg_1_1cvmx__nqm__fpa__dbg__s.html#ab813bbe0ac36f85368bd62af660205d1">ptr_req</a>                      : 1;  <span class="comment">/**&lt; FPA pointer request.  A pointer request is sent to FPA when this field</span>
<a name="l01088"></a>01088 <span class="comment">                                                         is written to 1.  Note that the aura and node id of the FPA pointer</span>
<a name="l01089"></a>01089 <span class="comment">                                                         request come from NQM_FI_FPA_AURA.  For diagnostic use only. */</span>
<a name="l01090"></a>01090 <span class="preprocessor">#else</span>
<a name="l01091"></a><a class="code" href="structcvmx__nqm__fpa__dbg_1_1cvmx__nqm__fpa__dbg__s.html#ab813bbe0ac36f85368bd62af660205d1">01091</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__fpa__dbg_1_1cvmx__nqm__fpa__dbg__s.html#ab813bbe0ac36f85368bd62af660205d1">ptr_req</a>                      : 1;
<a name="l01092"></a><a class="code" href="structcvmx__nqm__fpa__dbg_1_1cvmx__nqm__fpa__dbg__s.html#aa9fad79012f32a275c75ffcb869906e7">01092</a>     uint64_t <a class="code" href="structcvmx__nqm__fpa__dbg_1_1cvmx__nqm__fpa__dbg__s.html#aa9fad79012f32a275c75ffcb869906e7">reserved_1_6</a>                 : 6;
<a name="l01093"></a><a class="code" href="structcvmx__nqm__fpa__dbg_1_1cvmx__nqm__fpa__dbg__s.html#ade823c9c52c5bcce69ae8e03809ee2c4">01093</a>     uint64_t <a class="code" href="structcvmx__nqm__fpa__dbg_1_1cvmx__nqm__fpa__dbg__s.html#ade823c9c52c5bcce69ae8e03809ee2c4">ptr</a>                          : 35;
<a name="l01094"></a><a class="code" href="structcvmx__nqm__fpa__dbg_1_1cvmx__nqm__fpa__dbg__s.html#a75b7b358ca1e2c089a43b70704190e78">01094</a>     uint64_t <a class="code" href="structcvmx__nqm__fpa__dbg_1_1cvmx__nqm__fpa__dbg__s.html#a75b7b358ca1e2c089a43b70704190e78">reserved_42_63</a>               : 22;
<a name="l01095"></a>01095 <span class="preprocessor">#endif</span>
<a name="l01096"></a>01096 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__nqm__fpa__dbg.html#a944e1cf003a6d76486fedb09352a7642">s</a>;
<a name="l01097"></a><a class="code" href="unioncvmx__nqm__fpa__dbg.html#ac7a8b2ba9aae41729ff0153567116957">01097</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__fpa__dbg_1_1cvmx__nqm__fpa__dbg__s.html">cvmx_nqm_fpa_dbg_s</a>             <a class="code" href="unioncvmx__nqm__fpa__dbg.html#ac7a8b2ba9aae41729ff0153567116957">cn73xx</a>;
<a name="l01098"></a>01098 };
<a name="l01099"></a><a class="code" href="cvmx-nqm-defs_8h.html#a1517b22ce32237695fe8d236cbfb4e20">01099</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__fpa__dbg.html" title="cvmx_nqm_fpa_dbg">cvmx_nqm_fpa_dbg</a> <a class="code" href="unioncvmx__nqm__fpa__dbg.html" title="cvmx_nqm_fpa_dbg">cvmx_nqm_fpa_dbg_t</a>;
<a name="l01100"></a>01100 <span class="comment"></span>
<a name="l01101"></a>01101 <span class="comment">/**</span>
<a name="l01102"></a>01102 <span class="comment"> * cvmx_nqm_glbl_tag</span>
<a name="l01103"></a>01103 <span class="comment"> */</span>
<a name="l01104"></a><a class="code" href="unioncvmx__nqm__glbl__tag.html">01104</a> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__glbl__tag.html" title="cvmx_nqm_glbl_tag">cvmx_nqm_glbl_tag</a> {
<a name="l01105"></a><a class="code" href="unioncvmx__nqm__glbl__tag.html#a544c2f4bd4ef51de2bfc1b1a0c56e830">01105</a>     uint64_t <a class="code" href="unioncvmx__nqm__glbl__tag.html#a544c2f4bd4ef51de2bfc1b1a0c56e830">u64</a>;
<a name="l01106"></a><a class="code" href="structcvmx__nqm__glbl__tag_1_1cvmx__nqm__glbl__tag__s.html">01106</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__glbl__tag_1_1cvmx__nqm__glbl__tag__s.html">cvmx_nqm_glbl_tag_s</a> {
<a name="l01107"></a>01107 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01108"></a>01108 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__glbl__tag_1_1cvmx__nqm__glbl__tag__s.html#aa7e5c7508562d697210ca5e3e7f73d48">reserved_42_63</a>               : 22;
<a name="l01109"></a>01109     uint64_t <a class="code" href="structcvmx__nqm__glbl__tag_1_1cvmx__nqm__glbl__tag__s.html#aa9da48518d4aab2ab42c429c0a1713d5">tag_mode</a>                     : 2;  <span class="comment">/**&lt; The mode NQM uses to create NQM_WQE_S[TAG] in all WQE&apos;s created by NQM.</span>
<a name="l01110"></a>01110 <span class="comment">                                                         Enumerated by NQM_TAG_MODE_E. */</span>
<a name="l01111"></a>01111     uint64_t <a class="code" href="structcvmx__nqm__glbl__tag_1_1cvmx__nqm__glbl__tag__s.html#a614b505e16761ce6a07f4ee4f4fbabd6">reserved_32_39</a>               : 8;
<a name="l01112"></a>01112     uint64_t <a class="code" href="structcvmx__nqm__glbl__tag_1_1cvmx__nqm__glbl__tag__s.html#aedd32a0bbd8d0cacc71e34298f52b777">tag</a>                          : 32; <span class="comment">/**&lt; Part of NQM_WQE_S[TAG] for all WQE&apos;s created by NQM. See [TAG_MODE] and</span>
<a name="l01113"></a>01113 <span class="comment">                                                         NQM_TAG_MODE_E. */</span>
<a name="l01114"></a>01114 <span class="preprocessor">#else</span>
<a name="l01115"></a><a class="code" href="structcvmx__nqm__glbl__tag_1_1cvmx__nqm__glbl__tag__s.html#aedd32a0bbd8d0cacc71e34298f52b777">01115</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__glbl__tag_1_1cvmx__nqm__glbl__tag__s.html#aedd32a0bbd8d0cacc71e34298f52b777">tag</a>                          : 32;
<a name="l01116"></a><a class="code" href="structcvmx__nqm__glbl__tag_1_1cvmx__nqm__glbl__tag__s.html#a614b505e16761ce6a07f4ee4f4fbabd6">01116</a>     uint64_t <a class="code" href="structcvmx__nqm__glbl__tag_1_1cvmx__nqm__glbl__tag__s.html#a614b505e16761ce6a07f4ee4f4fbabd6">reserved_32_39</a>               : 8;
<a name="l01117"></a><a class="code" href="structcvmx__nqm__glbl__tag_1_1cvmx__nqm__glbl__tag__s.html#aa9da48518d4aab2ab42c429c0a1713d5">01117</a>     uint64_t <a class="code" href="structcvmx__nqm__glbl__tag_1_1cvmx__nqm__glbl__tag__s.html#aa9da48518d4aab2ab42c429c0a1713d5">tag_mode</a>                     : 2;
<a name="l01118"></a><a class="code" href="structcvmx__nqm__glbl__tag_1_1cvmx__nqm__glbl__tag__s.html#aa7e5c7508562d697210ca5e3e7f73d48">01118</a>     uint64_t <a class="code" href="structcvmx__nqm__glbl__tag_1_1cvmx__nqm__glbl__tag__s.html#aa7e5c7508562d697210ca5e3e7f73d48">reserved_42_63</a>               : 22;
<a name="l01119"></a>01119 <span class="preprocessor">#endif</span>
<a name="l01120"></a>01120 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__nqm__glbl__tag.html#a4ec33e3f74862db0215667c1c8a2601b">s</a>;
<a name="l01121"></a><a class="code" href="unioncvmx__nqm__glbl__tag.html#a55f8af6a4e251cac7edcd226cc2cb21c">01121</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__glbl__tag_1_1cvmx__nqm__glbl__tag__s.html">cvmx_nqm_glbl_tag_s</a>            <a class="code" href="unioncvmx__nqm__glbl__tag.html#a55f8af6a4e251cac7edcd226cc2cb21c">cn73xx</a>;
<a name="l01122"></a>01122 };
<a name="l01123"></a><a class="code" href="cvmx-nqm-defs_8h.html#a1623632a6ccc509192bfd368397b8400">01123</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__glbl__tag.html" title="cvmx_nqm_glbl_tag">cvmx_nqm_glbl_tag</a> <a class="code" href="unioncvmx__nqm__glbl__tag.html" title="cvmx_nqm_glbl_tag">cvmx_nqm_glbl_tag_t</a>;
<a name="l01124"></a>01124 <span class="comment"></span>
<a name="l01125"></a>01125 <span class="comment">/**</span>
<a name="l01126"></a>01126 <span class="comment"> * cvmx_nqm_hs_bist_status0</span>
<a name="l01127"></a>01127 <span class="comment"> */</span>
<a name="l01128"></a><a class="code" href="unioncvmx__nqm__hs__bist__status0.html">01128</a> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__hs__bist__status0.html" title="cvmx_nqm_hs_bist_status0">cvmx_nqm_hs_bist_status0</a> {
<a name="l01129"></a><a class="code" href="unioncvmx__nqm__hs__bist__status0.html#afedf9623171f51a94c75e5daf8426593">01129</a>     uint64_t <a class="code" href="unioncvmx__nqm__hs__bist__status0.html#afedf9623171f51a94c75e5daf8426593">u64</a>;
<a name="l01130"></a><a class="code" href="structcvmx__nqm__hs__bist__status0_1_1cvmx__nqm__hs__bist__status0__s.html">01130</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__hs__bist__status0_1_1cvmx__nqm__hs__bist__status0__s.html">cvmx_nqm_hs_bist_status0_s</a> {
<a name="l01131"></a>01131 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01132"></a>01132 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__hs__bist__status0_1_1cvmx__nqm__hs__bist__status0__s.html#a13399bc2d29d61939db3fbcea7d82730">reserved_19_63</a>               : 45;
<a name="l01133"></a>01133     uint64_t <a class="code" href="structcvmx__nqm__hs__bist__status0_1_1cvmx__nqm__hs__bist__status0__s.html#a3581628b0ce084c41c1bf9f0ac9b54e0">bist_status</a>                  : 19; <span class="comment">/**&lt; BIST status bit vector for NQM_HS. Bit numbers within this field are enumerated by</span>
<a name="l01134"></a>01134 <span class="comment">                                                         NQM_HS_BIST_STATUS0_E. */</span>
<a name="l01135"></a>01135 <span class="preprocessor">#else</span>
<a name="l01136"></a><a class="code" href="structcvmx__nqm__hs__bist__status0_1_1cvmx__nqm__hs__bist__status0__s.html#a3581628b0ce084c41c1bf9f0ac9b54e0">01136</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__hs__bist__status0_1_1cvmx__nqm__hs__bist__status0__s.html#a3581628b0ce084c41c1bf9f0ac9b54e0">bist_status</a>                  : 19;
<a name="l01137"></a><a class="code" href="structcvmx__nqm__hs__bist__status0_1_1cvmx__nqm__hs__bist__status0__s.html#a13399bc2d29d61939db3fbcea7d82730">01137</a>     uint64_t <a class="code" href="structcvmx__nqm__hs__bist__status0_1_1cvmx__nqm__hs__bist__status0__s.html#a13399bc2d29d61939db3fbcea7d82730">reserved_19_63</a>               : 45;
<a name="l01138"></a>01138 <span class="preprocessor">#endif</span>
<a name="l01139"></a>01139 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__nqm__hs__bist__status0.html#a180fd0e13f781968501221218f7083d4">s</a>;
<a name="l01140"></a><a class="code" href="unioncvmx__nqm__hs__bist__status0.html#ab8d0f152cdc8e974b508bf33dffceecf">01140</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__hs__bist__status0_1_1cvmx__nqm__hs__bist__status0__s.html">cvmx_nqm_hs_bist_status0_s</a>     <a class="code" href="unioncvmx__nqm__hs__bist__status0.html#ab8d0f152cdc8e974b508bf33dffceecf">cn73xx</a>;
<a name="l01141"></a>01141 };
<a name="l01142"></a><a class="code" href="cvmx-nqm-defs_8h.html#a61d3074b16c0064c84395a5abedae1cb">01142</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__hs__bist__status0.html" title="cvmx_nqm_hs_bist_status0">cvmx_nqm_hs_bist_status0</a> <a class="code" href="unioncvmx__nqm__hs__bist__status0.html" title="cvmx_nqm_hs_bist_status0">cvmx_nqm_hs_bist_status0_t</a>;
<a name="l01143"></a>01143 <span class="comment"></span>
<a name="l01144"></a>01144 <span class="comment">/**</span>
<a name="l01145"></a>01145 <span class="comment"> * cvmx_nqm_hs_ecc0_int</span>
<a name="l01146"></a>01146 <span class="comment"> */</span>
<a name="l01147"></a><a class="code" href="unioncvmx__nqm__hs__ecc0__int.html">01147</a> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__hs__ecc0__int.html" title="cvmx_nqm_hs_ecc0_int">cvmx_nqm_hs_ecc0_int</a> {
<a name="l01148"></a><a class="code" href="unioncvmx__nqm__hs__ecc0__int.html#a6b57f6d782bcf390a7da2ef825098dad">01148</a>     uint64_t <a class="code" href="unioncvmx__nqm__hs__ecc0__int.html#a6b57f6d782bcf390a7da2ef825098dad">u64</a>;
<a name="l01149"></a><a class="code" href="structcvmx__nqm__hs__ecc0__int_1_1cvmx__nqm__hs__ecc0__int__s.html">01149</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__hs__ecc0__int_1_1cvmx__nqm__hs__ecc0__int__s.html">cvmx_nqm_hs_ecc0_int_s</a> {
<a name="l01150"></a>01150 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01151"></a>01151 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__hs__ecc0__int_1_1cvmx__nqm__hs__ecc0__int__s.html#a16264b23e9bd61c26597433acabb3974">reserved_36_63</a>               : 28;
<a name="l01152"></a>01152     uint64_t <a class="code" href="structcvmx__nqm__hs__ecc0__int_1_1cvmx__nqm__hs__ecc0__int__s.html#a3bac5900b874b33c94819d849abc6eda">sbe</a>                          : 16; <span class="comment">/**&lt; Single-bit error vector for NQM_HS. Throws NQM_INTSN_E::NQM_HS_SBE0().</span>
<a name="l01153"></a>01153 <span class="comment">                                                         Bit numbers within this field are enumerated by NQM_HS_MEM_CTL0_RAMS_E. */</span>
<a name="l01154"></a>01154     uint64_t <a class="code" href="structcvmx__nqm__hs__ecc0__int_1_1cvmx__nqm__hs__ecc0__int__s.html#a5a6426372e0a4c65bb17135dbe3f4ff6">reserved_16_19</a>               : 4;
<a name="l01155"></a>01155     uint64_t <a class="code" href="structcvmx__nqm__hs__ecc0__int_1_1cvmx__nqm__hs__ecc0__int__s.html#a77450a765691288497496282f1a0ede1">dbe</a>                          : 16; <span class="comment">/**&lt; Double-bit error vector for NQM_HS. Throws NQM_INTSN_E::NQM_HS_DBE0().</span>
<a name="l01156"></a>01156 <span class="comment">                                                         Bit numbers within this field are enumerated by NQM_HS_MEM_CTL0_RAMS_E. */</span>
<a name="l01157"></a>01157 <span class="preprocessor">#else</span>
<a name="l01158"></a><a class="code" href="structcvmx__nqm__hs__ecc0__int_1_1cvmx__nqm__hs__ecc0__int__s.html#a77450a765691288497496282f1a0ede1">01158</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__hs__ecc0__int_1_1cvmx__nqm__hs__ecc0__int__s.html#a77450a765691288497496282f1a0ede1">dbe</a>                          : 16;
<a name="l01159"></a><a class="code" href="structcvmx__nqm__hs__ecc0__int_1_1cvmx__nqm__hs__ecc0__int__s.html#a5a6426372e0a4c65bb17135dbe3f4ff6">01159</a>     uint64_t <a class="code" href="structcvmx__nqm__hs__ecc0__int_1_1cvmx__nqm__hs__ecc0__int__s.html#a5a6426372e0a4c65bb17135dbe3f4ff6">reserved_16_19</a>               : 4;
<a name="l01160"></a><a class="code" href="structcvmx__nqm__hs__ecc0__int_1_1cvmx__nqm__hs__ecc0__int__s.html#a3bac5900b874b33c94819d849abc6eda">01160</a>     uint64_t <a class="code" href="structcvmx__nqm__hs__ecc0__int_1_1cvmx__nqm__hs__ecc0__int__s.html#a3bac5900b874b33c94819d849abc6eda">sbe</a>                          : 16;
<a name="l01161"></a><a class="code" href="structcvmx__nqm__hs__ecc0__int_1_1cvmx__nqm__hs__ecc0__int__s.html#a16264b23e9bd61c26597433acabb3974">01161</a>     uint64_t <a class="code" href="structcvmx__nqm__hs__ecc0__int_1_1cvmx__nqm__hs__ecc0__int__s.html#a16264b23e9bd61c26597433acabb3974">reserved_36_63</a>               : 28;
<a name="l01162"></a>01162 <span class="preprocessor">#endif</span>
<a name="l01163"></a>01163 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__nqm__hs__ecc0__int.html#a3d240fa9d26a5a027c7765959a028d85">s</a>;
<a name="l01164"></a><a class="code" href="unioncvmx__nqm__hs__ecc0__int.html#ad2dcb729c934a7e01ab0dd6f610f063a">01164</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__hs__ecc0__int_1_1cvmx__nqm__hs__ecc0__int__s.html">cvmx_nqm_hs_ecc0_int_s</a>         <a class="code" href="unioncvmx__nqm__hs__ecc0__int.html#ad2dcb729c934a7e01ab0dd6f610f063a">cn73xx</a>;
<a name="l01165"></a>01165 };
<a name="l01166"></a><a class="code" href="cvmx-nqm-defs_8h.html#aaa303e93976e60ae60c238613fa98cb9">01166</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__hs__ecc0__int.html" title="cvmx_nqm_hs_ecc0_int">cvmx_nqm_hs_ecc0_int</a> <a class="code" href="unioncvmx__nqm__hs__ecc0__int.html" title="cvmx_nqm_hs_ecc0_int">cvmx_nqm_hs_ecc0_int_t</a>;
<a name="l01167"></a>01167 <span class="comment"></span>
<a name="l01168"></a>01168 <span class="comment">/**</span>
<a name="l01169"></a>01169 <span class="comment"> * cvmx_nqm_hs_mem_ctl0</span>
<a name="l01170"></a>01170 <span class="comment"> */</span>
<a name="l01171"></a><a class="code" href="unioncvmx__nqm__hs__mem__ctl0.html">01171</a> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__hs__mem__ctl0.html" title="cvmx_nqm_hs_mem_ctl0">cvmx_nqm_hs_mem_ctl0</a> {
<a name="l01172"></a><a class="code" href="unioncvmx__nqm__hs__mem__ctl0.html#ac1a7d8fec4792d45438280b91a667f65">01172</a>     uint64_t <a class="code" href="unioncvmx__nqm__hs__mem__ctl0.html#ac1a7d8fec4792d45438280b91a667f65">u64</a>;
<a name="l01173"></a><a class="code" href="structcvmx__nqm__hs__mem__ctl0_1_1cvmx__nqm__hs__mem__ctl0__s.html">01173</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__hs__mem__ctl0_1_1cvmx__nqm__hs__mem__ctl0__s.html">cvmx_nqm_hs_mem_ctl0_s</a> {
<a name="l01174"></a>01174 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01175"></a>01175 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__hs__mem__ctl0_1_1cvmx__nqm__hs__mem__ctl0__s.html#a4b1d9995cd52b528426ad5d9b5a94ccc">reserved_56_63</a>               : 8;
<a name="l01176"></a>01176     uint64_t <a class="code" href="structcvmx__nqm__hs__mem__ctl0_1_1cvmx__nqm__hs__mem__ctl0__s.html#af47ab847dd4d6dcaaa2c99a20610e148">flip1</a>                        : 16; <span class="comment">/**&lt; Flip[1] syndrome bit 1 vector. Bit numbers within this field are enumerated by</span>
<a name="l01177"></a>01177 <span class="comment">                                                         NQM_HS_MEM_CTL0_RAMS_E. */</span>
<a name="l01178"></a>01178     uint64_t <a class="code" href="structcvmx__nqm__hs__mem__ctl0_1_1cvmx__nqm__hs__mem__ctl0__s.html#a4a43b8e707831cfceb43f5aecddae823">reserved_36_39</a>               : 4;
<a name="l01179"></a>01179     uint64_t <a class="code" href="structcvmx__nqm__hs__mem__ctl0_1_1cvmx__nqm__hs__mem__ctl0__s.html#a7b3e0aa8355fc8025636f2302aa761ab">flip0</a>                        : 16; <span class="comment">/**&lt; Flip[0] syndrome bit 0 vector. Bit numbers within this field are enumerated by</span>
<a name="l01180"></a>01180 <span class="comment">                                                         NQM_HS_MEM_CTL0_RAMS_E. */</span>
<a name="l01181"></a>01181     uint64_t <a class="code" href="structcvmx__nqm__hs__mem__ctl0_1_1cvmx__nqm__hs__mem__ctl0__s.html#af6bc93f495084ca4e299fb894734cabe">reserved_16_19</a>               : 4;
<a name="l01182"></a>01182     uint64_t <a class="code" href="structcvmx__nqm__hs__mem__ctl0_1_1cvmx__nqm__hs__mem__ctl0__s.html#a0ebd3878257c9f7ed4fd731b9102b899">cdis</a>                         : 16; <span class="comment">/**&lt; ECC correction disable vector. Bit numbers within this field are enumerated by</span>
<a name="l01183"></a>01183 <span class="comment">                                                         NQM_HS_MEM_CTL0_RAMS_E. */</span>
<a name="l01184"></a>01184 <span class="preprocessor">#else</span>
<a name="l01185"></a><a class="code" href="structcvmx__nqm__hs__mem__ctl0_1_1cvmx__nqm__hs__mem__ctl0__s.html#a0ebd3878257c9f7ed4fd731b9102b899">01185</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__hs__mem__ctl0_1_1cvmx__nqm__hs__mem__ctl0__s.html#a0ebd3878257c9f7ed4fd731b9102b899">cdis</a>                         : 16;
<a name="l01186"></a><a class="code" href="structcvmx__nqm__hs__mem__ctl0_1_1cvmx__nqm__hs__mem__ctl0__s.html#af6bc93f495084ca4e299fb894734cabe">01186</a>     uint64_t <a class="code" href="structcvmx__nqm__hs__mem__ctl0_1_1cvmx__nqm__hs__mem__ctl0__s.html#af6bc93f495084ca4e299fb894734cabe">reserved_16_19</a>               : 4;
<a name="l01187"></a><a class="code" href="structcvmx__nqm__hs__mem__ctl0_1_1cvmx__nqm__hs__mem__ctl0__s.html#a7b3e0aa8355fc8025636f2302aa761ab">01187</a>     uint64_t <a class="code" href="structcvmx__nqm__hs__mem__ctl0_1_1cvmx__nqm__hs__mem__ctl0__s.html#a7b3e0aa8355fc8025636f2302aa761ab">flip0</a>                        : 16;
<a name="l01188"></a><a class="code" href="structcvmx__nqm__hs__mem__ctl0_1_1cvmx__nqm__hs__mem__ctl0__s.html#a4a43b8e707831cfceb43f5aecddae823">01188</a>     uint64_t <a class="code" href="structcvmx__nqm__hs__mem__ctl0_1_1cvmx__nqm__hs__mem__ctl0__s.html#a4a43b8e707831cfceb43f5aecddae823">reserved_36_39</a>               : 4;
<a name="l01189"></a><a class="code" href="structcvmx__nqm__hs__mem__ctl0_1_1cvmx__nqm__hs__mem__ctl0__s.html#af47ab847dd4d6dcaaa2c99a20610e148">01189</a>     uint64_t <a class="code" href="structcvmx__nqm__hs__mem__ctl0_1_1cvmx__nqm__hs__mem__ctl0__s.html#af47ab847dd4d6dcaaa2c99a20610e148">flip1</a>                        : 16;
<a name="l01190"></a><a class="code" href="structcvmx__nqm__hs__mem__ctl0_1_1cvmx__nqm__hs__mem__ctl0__s.html#a4b1d9995cd52b528426ad5d9b5a94ccc">01190</a>     uint64_t <a class="code" href="structcvmx__nqm__hs__mem__ctl0_1_1cvmx__nqm__hs__mem__ctl0__s.html#a4b1d9995cd52b528426ad5d9b5a94ccc">reserved_56_63</a>               : 8;
<a name="l01191"></a>01191 <span class="preprocessor">#endif</span>
<a name="l01192"></a>01192 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__nqm__hs__mem__ctl0.html#a3860057c315c960fd1b977bdf200ffaf">s</a>;
<a name="l01193"></a><a class="code" href="unioncvmx__nqm__hs__mem__ctl0.html#a09ab47534f2934edcf2340945e5e77c7">01193</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__hs__mem__ctl0_1_1cvmx__nqm__hs__mem__ctl0__s.html">cvmx_nqm_hs_mem_ctl0_s</a>         <a class="code" href="unioncvmx__nqm__hs__mem__ctl0.html#a09ab47534f2934edcf2340945e5e77c7">cn73xx</a>;
<a name="l01194"></a>01194 };
<a name="l01195"></a><a class="code" href="cvmx-nqm-defs_8h.html#a65bf612ba718ac52d0e54854c0672a70">01195</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__hs__mem__ctl0.html" title="cvmx_nqm_hs_mem_ctl0">cvmx_nqm_hs_mem_ctl0</a> <a class="code" href="unioncvmx__nqm__hs__mem__ctl0.html" title="cvmx_nqm_hs_mem_ctl0">cvmx_nqm_hs_mem_ctl0_t</a>;
<a name="l01196"></a>01196 <span class="comment"></span>
<a name="l01197"></a>01197 <span class="comment">/**</span>
<a name="l01198"></a>01198 <span class="comment"> * cvmx_nqm_ic_div</span>
<a name="l01199"></a>01199 <span class="comment"> *</span>
<a name="l01200"></a>01200 <span class="comment"> * This register controls the divider for the interrupt coalescing time.</span>
<a name="l01201"></a>01201 <span class="comment"> *</span>
<a name="l01202"></a>01202 <span class="comment"> */</span>
<a name="l01203"></a><a class="code" href="unioncvmx__nqm__ic__div.html">01203</a> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__ic__div.html" title="cvmx_nqm_ic_div">cvmx_nqm_ic_div</a> {
<a name="l01204"></a><a class="code" href="unioncvmx__nqm__ic__div.html#acad166c0ffdca7767441dcdf13f410b4">01204</a>     uint64_t <a class="code" href="unioncvmx__nqm__ic__div.html#acad166c0ffdca7767441dcdf13f410b4">u64</a>;
<a name="l01205"></a><a class="code" href="structcvmx__nqm__ic__div_1_1cvmx__nqm__ic__div__s.html">01205</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__ic__div_1_1cvmx__nqm__ic__div__s.html">cvmx_nqm_ic_div_s</a> {
<a name="l01206"></a>01206 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01207"></a>01207 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__ic__div_1_1cvmx__nqm__ic__div__s.html#aa2daa804c65b581d42d88dc4e8377ca0">reserved_18_63</a>               : 46;
<a name="l01208"></a>01208     uint64_t <a class="code" href="structcvmx__nqm__ic__div_1_1cvmx__nqm__ic__div__s.html#a39340db677928abf5574f7b63e58e877">div</a>                          : 18; <span class="comment">/**&lt; Coalescing divider (used for MSI-X only). As defined in the NVMe standard,</span>
<a name="l01209"></a>01209 <span class="comment">                                                         Time-based coalescing operates with a 100 microsecond tick. This register</span>
<a name="l01210"></a>01210 <span class="comment">                                                         specifies how many coprocessor-clocks there are in a 25 microsecond period. If</span>
<a name="l01211"></a>01211 <span class="comment">                                                         the coprocessor-clock period is 1.0 ns then the default value of 25,000 is</span>
<a name="l01212"></a>01212 <span class="comment">                                                         correct. The value 66 is a minimum; this is forced if you write below 66.</span>
<a name="l01213"></a>01213 <span class="comment">                                                         _ Timer_tick_period = coprossoror_clock_freq * [DIV] */</span>
<a name="l01214"></a>01214 <span class="preprocessor">#else</span>
<a name="l01215"></a><a class="code" href="structcvmx__nqm__ic__div_1_1cvmx__nqm__ic__div__s.html#a39340db677928abf5574f7b63e58e877">01215</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__ic__div_1_1cvmx__nqm__ic__div__s.html#a39340db677928abf5574f7b63e58e877">div</a>                          : 18;
<a name="l01216"></a><a class="code" href="structcvmx__nqm__ic__div_1_1cvmx__nqm__ic__div__s.html#aa2daa804c65b581d42d88dc4e8377ca0">01216</a>     uint64_t <a class="code" href="structcvmx__nqm__ic__div_1_1cvmx__nqm__ic__div__s.html#aa2daa804c65b581d42d88dc4e8377ca0">reserved_18_63</a>               : 46;
<a name="l01217"></a>01217 <span class="preprocessor">#endif</span>
<a name="l01218"></a>01218 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__nqm__ic__div.html#a830da68d386ada946c2c127d2fe1ce05">s</a>;
<a name="l01219"></a><a class="code" href="unioncvmx__nqm__ic__div.html#a2732bd33e463b97dad981c6682aa1271">01219</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__ic__div_1_1cvmx__nqm__ic__div__s.html">cvmx_nqm_ic_div_s</a>              <a class="code" href="unioncvmx__nqm__ic__div.html#a2732bd33e463b97dad981c6682aa1271">cn73xx</a>;
<a name="l01220"></a>01220 };
<a name="l01221"></a><a class="code" href="cvmx-nqm-defs_8h.html#ac9453ded8ecd4c52f79e7ae9d962f164">01221</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__ic__div.html" title="cvmx_nqm_ic_div">cvmx_nqm_ic_div</a> <a class="code" href="unioncvmx__nqm__ic__div.html" title="cvmx_nqm_ic_div">cvmx_nqm_ic_div_t</a>;
<a name="l01222"></a>01222 <span class="comment"></span>
<a name="l01223"></a>01223 <span class="comment">/**</span>
<a name="l01224"></a>01224 <span class="comment"> * cvmx_nqm_int</span>
<a name="l01225"></a>01225 <span class="comment"> */</span>
<a name="l01226"></a><a class="code" href="unioncvmx__nqm__int.html">01226</a> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__int.html" title="cvmx_nqm_int">cvmx_nqm_int</a> {
<a name="l01227"></a><a class="code" href="unioncvmx__nqm__int.html#ad046c13348c99ac0d5144c8a635b81fb">01227</a>     uint64_t <a class="code" href="unioncvmx__nqm__int.html#ad046c13348c99ac0d5144c8a635b81fb">u64</a>;
<a name="l01228"></a><a class="code" href="structcvmx__nqm__int_1_1cvmx__nqm__int__s.html">01228</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__int_1_1cvmx__nqm__int__s.html">cvmx_nqm_int_s</a> {
<a name="l01229"></a>01229 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01230"></a>01230 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__int_1_1cvmx__nqm__int__s.html#aba0ae29d3a4878d64b2a069605998bf6">reserved_3_63</a>                : 61;
<a name="l01231"></a>01231     uint64_t <a class="code" href="structcvmx__nqm__int_1_1cvmx__nqm__int__s.html#a384ca3054a09164f68950aef4b9d09a1">pcie_mac_reset</a>               : 1;  <span class="comment">/**&lt; Asserted when the PCIE core is reset (i.e RST_SOFT_PRST()[SOFT_PRST] is cleared).</span>
<a name="l01232"></a>01232 <span class="comment">                                                         NQM clears all NQM_VF(0..1027)_CC[EN] when it sets [PCIE_MAC_RESET]. */</span>
<a name="l01233"></a>01233     uint64_t <a class="code" href="structcvmx__nqm__int_1_1cvmx__nqm__int__s.html#a0c2feb0b2e6be99ef1ea210e386af058">pcie_vf_enable_clr</a>           : 1;  <span class="comment">/**&lt; Asserted when the PCIE SR-IOV VF_ENABLE configuration transitions from</span>
<a name="l01234"></a>01234 <span class="comment">                                                         enabled to disabled.</span>
<a name="l01235"></a>01235 <span class="comment">                                                         NQM clears all VF NQM_VF(1..1027)_CC[EN] when it sets [PCIE_VF_ENABLE_CLR].</span>
<a name="l01236"></a>01236 <span class="comment">                                                         When [PCIE_VF_ENABLE_CLR] asserts at any point during the during a</span>
<a name="l01237"></a>01237 <span class="comment">                                                         complete PF FLR sequence, software should clear [PCIE_VF_ENABLE_CLR]</span>
<a name="l01238"></a>01238 <span class="comment">                                                         and ignore it. NQM asserts NQM_VF(0)_INT[FLR] at the beginning of</span>
<a name="l01239"></a>01239 <span class="comment">                                                         a PF FLR. */</span>
<a name="l01240"></a>01240     uint64_t <a class="code" href="structcvmx__nqm__int_1_1cvmx__nqm__int__s.html#a8da8b5f8b3f1d73125c432ed9c07e2ce">fpa_no_ptrs</a>                  : 1;  <span class="comment">/**&lt; NQM recieved a signal for no FPA pointers available. */</span>
<a name="l01241"></a>01241 <span class="preprocessor">#else</span>
<a name="l01242"></a><a class="code" href="structcvmx__nqm__int_1_1cvmx__nqm__int__s.html#a8da8b5f8b3f1d73125c432ed9c07e2ce">01242</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__int_1_1cvmx__nqm__int__s.html#a8da8b5f8b3f1d73125c432ed9c07e2ce">fpa_no_ptrs</a>                  : 1;
<a name="l01243"></a><a class="code" href="structcvmx__nqm__int_1_1cvmx__nqm__int__s.html#a0c2feb0b2e6be99ef1ea210e386af058">01243</a>     uint64_t <a class="code" href="structcvmx__nqm__int_1_1cvmx__nqm__int__s.html#a0c2feb0b2e6be99ef1ea210e386af058">pcie_vf_enable_clr</a>           : 1;
<a name="l01244"></a><a class="code" href="structcvmx__nqm__int_1_1cvmx__nqm__int__s.html#a384ca3054a09164f68950aef4b9d09a1">01244</a>     uint64_t <a class="code" href="structcvmx__nqm__int_1_1cvmx__nqm__int__s.html#a384ca3054a09164f68950aef4b9d09a1">pcie_mac_reset</a>               : 1;
<a name="l01245"></a><a class="code" href="structcvmx__nqm__int_1_1cvmx__nqm__int__s.html#aba0ae29d3a4878d64b2a069605998bf6">01245</a>     uint64_t <a class="code" href="structcvmx__nqm__int_1_1cvmx__nqm__int__s.html#aba0ae29d3a4878d64b2a069605998bf6">reserved_3_63</a>                : 61;
<a name="l01246"></a>01246 <span class="preprocessor">#endif</span>
<a name="l01247"></a>01247 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__nqm__int.html#a0503b1765ff0cee6d9b254468f6c1d93">s</a>;
<a name="l01248"></a><a class="code" href="unioncvmx__nqm__int.html#ae4ae07879d053664307ae95cbe1461f0">01248</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__int_1_1cvmx__nqm__int__s.html">cvmx_nqm_int_s</a>                 <a class="code" href="unioncvmx__nqm__int.html#ae4ae07879d053664307ae95cbe1461f0">cn73xx</a>;
<a name="l01249"></a>01249 };
<a name="l01250"></a><a class="code" href="cvmx-nqm-defs_8h.html#a9ceb5b693673d4e9eecd273ffbb0701f">01250</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__int.html" title="cvmx_nqm_int">cvmx_nqm_int</a> <a class="code" href="unioncvmx__nqm__int.html" title="cvmx_nqm_int">cvmx_nqm_int_t</a>;
<a name="l01251"></a>01251 <span class="comment"></span>
<a name="l01252"></a>01252 <span class="comment">/**</span>
<a name="l01253"></a>01253 <span class="comment"> * cvmx_nqm_lwa_snd_dbg</span>
<a name="l01254"></a>01254 <span class="comment"> */</span>
<a name="l01255"></a><a class="code" href="unioncvmx__nqm__lwa__snd__dbg.html">01255</a> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__lwa__snd__dbg.html" title="cvmx_nqm_lwa_snd_dbg">cvmx_nqm_lwa_snd_dbg</a> {
<a name="l01256"></a><a class="code" href="unioncvmx__nqm__lwa__snd__dbg.html#aa9ada92de0d688ec95af4ba10aa12f3d">01256</a>     uint64_t <a class="code" href="unioncvmx__nqm__lwa__snd__dbg.html#aa9ada92de0d688ec95af4ba10aa12f3d">u64</a>;
<a name="l01257"></a><a class="code" href="structcvmx__nqm__lwa__snd__dbg_1_1cvmx__nqm__lwa__snd__dbg__s.html">01257</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__lwa__snd__dbg_1_1cvmx__nqm__lwa__snd__dbg__s.html">cvmx_nqm_lwa_snd_dbg_s</a> {
<a name="l01258"></a>01258 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01259"></a>01259 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__lwa__snd__dbg_1_1cvmx__nqm__lwa__snd__dbg__s.html#a4775333e0c82dad9ab7c9d4b71ba1463">wqp</a>                          : 29; <span class="comment">/**&lt; On NQM LWA interface, force send an addwork to SSO. Work queue pointer field.</span>
<a name="l01260"></a>01260 <span class="comment">                                                         For diagnostic use only. */</span>
<a name="l01261"></a>01261     uint64_t <a class="code" href="structcvmx__nqm__lwa__snd__dbg_1_1cvmx__nqm__lwa__snd__dbg__s.html#af0054dca1136c5027be1446fd8af8774">tag</a>                          : 23; <span class="comment">/**&lt; On NQM LWA interface, force send an addwork to SSO. Tag field.</span>
<a name="l01262"></a>01262 <span class="comment">                                                         For diagnostic use only. */</span>
<a name="l01263"></a>01263     uint64_t <a class="code" href="structcvmx__nqm__lwa__snd__dbg_1_1cvmx__nqm__lwa__snd__dbg__s.html#a7c0e95405464bc5753edd326530ebb95">ttype</a>                        : 2;  <span class="comment">/**&lt; On NQM LWA interface, force send an addwork to SSO. Tag type field.</span>
<a name="l01264"></a>01264 <span class="comment">                                                         For diagnostic use only. */</span>
<a name="l01265"></a>01265     uint64_t <a class="code" href="structcvmx__nqm__lwa__snd__dbg_1_1cvmx__nqm__lwa__snd__dbg__s.html#a58efb333104d15c67ecfb3288f830372">grp</a>                          : 10; <span class="comment">/**&lt; On NQM LWA interface, force send an addwork to SSO. Group field.</span>
<a name="l01266"></a>01266 <span class="comment">                                                         For diagnostic use only. */</span>
<a name="l01267"></a>01267 <span class="preprocessor">#else</span>
<a name="l01268"></a><a class="code" href="structcvmx__nqm__lwa__snd__dbg_1_1cvmx__nqm__lwa__snd__dbg__s.html#a58efb333104d15c67ecfb3288f830372">01268</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__lwa__snd__dbg_1_1cvmx__nqm__lwa__snd__dbg__s.html#a58efb333104d15c67ecfb3288f830372">grp</a>                          : 10;
<a name="l01269"></a><a class="code" href="structcvmx__nqm__lwa__snd__dbg_1_1cvmx__nqm__lwa__snd__dbg__s.html#a7c0e95405464bc5753edd326530ebb95">01269</a>     uint64_t <a class="code" href="structcvmx__nqm__lwa__snd__dbg_1_1cvmx__nqm__lwa__snd__dbg__s.html#a7c0e95405464bc5753edd326530ebb95">ttype</a>                        : 2;
<a name="l01270"></a><a class="code" href="structcvmx__nqm__lwa__snd__dbg_1_1cvmx__nqm__lwa__snd__dbg__s.html#af0054dca1136c5027be1446fd8af8774">01270</a>     uint64_t <a class="code" href="structcvmx__nqm__lwa__snd__dbg_1_1cvmx__nqm__lwa__snd__dbg__s.html#af0054dca1136c5027be1446fd8af8774">tag</a>                          : 23;
<a name="l01271"></a><a class="code" href="structcvmx__nqm__lwa__snd__dbg_1_1cvmx__nqm__lwa__snd__dbg__s.html#a4775333e0c82dad9ab7c9d4b71ba1463">01271</a>     uint64_t <a class="code" href="structcvmx__nqm__lwa__snd__dbg_1_1cvmx__nqm__lwa__snd__dbg__s.html#a4775333e0c82dad9ab7c9d4b71ba1463">wqp</a>                          : 29;
<a name="l01272"></a>01272 <span class="preprocessor">#endif</span>
<a name="l01273"></a>01273 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__nqm__lwa__snd__dbg.html#aa0eca3cd966bbeee4a2f98cfb1774132">s</a>;
<a name="l01274"></a><a class="code" href="unioncvmx__nqm__lwa__snd__dbg.html#a9eb8b0220eefcc4ccb6d24a60b82f9f6">01274</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__lwa__snd__dbg_1_1cvmx__nqm__lwa__snd__dbg__s.html">cvmx_nqm_lwa_snd_dbg_s</a>         <a class="code" href="unioncvmx__nqm__lwa__snd__dbg.html#a9eb8b0220eefcc4ccb6d24a60b82f9f6">cn73xx</a>;
<a name="l01275"></a>01275 };
<a name="l01276"></a><a class="code" href="cvmx-nqm-defs_8h.html#a8ddd730b63e457c3bed38c6de62d3d81">01276</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__lwa__snd__dbg.html" title="cvmx_nqm_lwa_snd_dbg">cvmx_nqm_lwa_snd_dbg</a> <a class="code" href="unioncvmx__nqm__lwa__snd__dbg.html" title="cvmx_nqm_lwa_snd_dbg">cvmx_nqm_lwa_snd_dbg_t</a>;
<a name="l01277"></a>01277 <span class="comment"></span>
<a name="l01278"></a>01278 <span class="comment">/**</span>
<a name="l01279"></a>01279 <span class="comment"> * cvmx_nqm_msix_dbg</span>
<a name="l01280"></a>01280 <span class="comment"> *</span>
<a name="l01281"></a>01281 <span class="comment"> * This register gives access to MSIX hardware state for debug.</span>
<a name="l01282"></a>01282 <span class="comment"> *</span>
<a name="l01283"></a>01283 <span class="comment"> */</span>
<a name="l01284"></a><a class="code" href="unioncvmx__nqm__msix__dbg.html">01284</a> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__msix__dbg.html" title="cvmx_nqm_msix_dbg">cvmx_nqm_msix_dbg</a> {
<a name="l01285"></a><a class="code" href="unioncvmx__nqm__msix__dbg.html#af994ce6e46f6ee62d49c0b5e7fa602da">01285</a>     uint64_t <a class="code" href="unioncvmx__nqm__msix__dbg.html#af994ce6e46f6ee62d49c0b5e7fa602da">u64</a>;
<a name="l01286"></a><a class="code" href="structcvmx__nqm__msix__dbg_1_1cvmx__nqm__msix__dbg__s.html">01286</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__msix__dbg_1_1cvmx__nqm__msix__dbg__s.html">cvmx_nqm_msix_dbg_s</a> {
<a name="l01287"></a>01287 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01288"></a>01288 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__msix__dbg_1_1cvmx__nqm__msix__dbg__s.html#a163003f13c94682fa4fb83ee9aa11f91">dcnt</a>                         : 18; <span class="comment">/**&lt; Current state of MSIX state machine; divider count. */</span>
<a name="l01289"></a>01289     uint64_t <a class="code" href="structcvmx__nqm__msix__dbg_1_1cvmx__nqm__msix__dbg__s.html#adef485644f3e53a67477453f11d70f43">reserved_45_45</a>               : 1;
<a name="l01290"></a>01290     uint64_t <a class="code" href="structcvmx__nqm__msix__dbg_1_1cvmx__nqm__msix__dbg__s.html#a6885c0e784c9507b99fcc4dee30fcb44">tcnt</a>                         : 12; <span class="comment">/**&lt; Current state of MSIX state machine; timer count. */</span>
<a name="l01291"></a>01291     uint64_t <a class="code" href="structcvmx__nqm__msix__dbg_1_1cvmx__nqm__msix__dbg__s.html#aa0a00f9b29ab8bb6544964aaed270741">reserved_27_32</a>               : 6;
<a name="l01292"></a>01292     uint64_t <a class="code" href="structcvmx__nqm__msix__dbg_1_1cvmx__nqm__msix__dbg__s.html#ac8eda5639f883fe9c185c151061ccfaa">stalled</a>                      : 1;  <span class="comment">/**&lt; Timewheel is stalled. */</span>
<a name="l01293"></a>01293     uint64_t <a class="code" href="structcvmx__nqm__msix__dbg_1_1cvmx__nqm__msix__dbg__s.html#a9da72cbf64ab10ea38a31eebad4a63bc">reserved_25_25</a>               : 1;
<a name="l01294"></a>01294     uint64_t <a class="code" href="structcvmx__nqm__msix__dbg_1_1cvmx__nqm__msix__dbg__s.html#a0cf5b933f9034008a20f939d3122f05d">tw_stl_adr</a>                   : 13; <span class="comment">/**&lt; Timewheel stall address. */</span>
<a name="l01295"></a>01295     uint64_t <a class="code" href="structcvmx__nqm__msix__dbg_1_1cvmx__nqm__msix__dbg__s.html#afb8345af134234005e658c489ffb1693">reserved_10_11</a>               : 2;
<a name="l01296"></a>01296     uint64_t <a class="code" href="structcvmx__nqm__msix__dbg_1_1cvmx__nqm__msix__dbg__s.html#a0e75278e69a503eb1f89ebb6124346d8">swi_fif_cnt</a>                  : 5;  <span class="comment">/**&lt; Timewheel stall address. */</span>
<a name="l01297"></a>01297     uint64_t <a class="code" href="structcvmx__nqm__msix__dbg_1_1cvmx__nqm__msix__dbg__s.html#a74a65fc4c432246a0ec1d79915d6f72b">reserved_0_4</a>                 : 5;
<a name="l01298"></a>01298 <span class="preprocessor">#else</span>
<a name="l01299"></a><a class="code" href="structcvmx__nqm__msix__dbg_1_1cvmx__nqm__msix__dbg__s.html#a74a65fc4c432246a0ec1d79915d6f72b">01299</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__msix__dbg_1_1cvmx__nqm__msix__dbg__s.html#a74a65fc4c432246a0ec1d79915d6f72b">reserved_0_4</a>                 : 5;
<a name="l01300"></a><a class="code" href="structcvmx__nqm__msix__dbg_1_1cvmx__nqm__msix__dbg__s.html#a0e75278e69a503eb1f89ebb6124346d8">01300</a>     uint64_t <a class="code" href="structcvmx__nqm__msix__dbg_1_1cvmx__nqm__msix__dbg__s.html#a0e75278e69a503eb1f89ebb6124346d8">swi_fif_cnt</a>                  : 5;
<a name="l01301"></a><a class="code" href="structcvmx__nqm__msix__dbg_1_1cvmx__nqm__msix__dbg__s.html#afb8345af134234005e658c489ffb1693">01301</a>     uint64_t <a class="code" href="structcvmx__nqm__msix__dbg_1_1cvmx__nqm__msix__dbg__s.html#afb8345af134234005e658c489ffb1693">reserved_10_11</a>               : 2;
<a name="l01302"></a><a class="code" href="structcvmx__nqm__msix__dbg_1_1cvmx__nqm__msix__dbg__s.html#a0cf5b933f9034008a20f939d3122f05d">01302</a>     uint64_t <a class="code" href="structcvmx__nqm__msix__dbg_1_1cvmx__nqm__msix__dbg__s.html#a0cf5b933f9034008a20f939d3122f05d">tw_stl_adr</a>                   : 13;
<a name="l01303"></a><a class="code" href="structcvmx__nqm__msix__dbg_1_1cvmx__nqm__msix__dbg__s.html#a9da72cbf64ab10ea38a31eebad4a63bc">01303</a>     uint64_t <a class="code" href="structcvmx__nqm__msix__dbg_1_1cvmx__nqm__msix__dbg__s.html#a9da72cbf64ab10ea38a31eebad4a63bc">reserved_25_25</a>               : 1;
<a name="l01304"></a><a class="code" href="structcvmx__nqm__msix__dbg_1_1cvmx__nqm__msix__dbg__s.html#ac8eda5639f883fe9c185c151061ccfaa">01304</a>     uint64_t <a class="code" href="structcvmx__nqm__msix__dbg_1_1cvmx__nqm__msix__dbg__s.html#ac8eda5639f883fe9c185c151061ccfaa">stalled</a>                      : 1;
<a name="l01305"></a><a class="code" href="structcvmx__nqm__msix__dbg_1_1cvmx__nqm__msix__dbg__s.html#aa0a00f9b29ab8bb6544964aaed270741">01305</a>     uint64_t <a class="code" href="structcvmx__nqm__msix__dbg_1_1cvmx__nqm__msix__dbg__s.html#aa0a00f9b29ab8bb6544964aaed270741">reserved_27_32</a>               : 6;
<a name="l01306"></a><a class="code" href="structcvmx__nqm__msix__dbg_1_1cvmx__nqm__msix__dbg__s.html#a6885c0e784c9507b99fcc4dee30fcb44">01306</a>     uint64_t <a class="code" href="structcvmx__nqm__msix__dbg_1_1cvmx__nqm__msix__dbg__s.html#a6885c0e784c9507b99fcc4dee30fcb44">tcnt</a>                         : 12;
<a name="l01307"></a><a class="code" href="structcvmx__nqm__msix__dbg_1_1cvmx__nqm__msix__dbg__s.html#adef485644f3e53a67477453f11d70f43">01307</a>     uint64_t <a class="code" href="structcvmx__nqm__msix__dbg_1_1cvmx__nqm__msix__dbg__s.html#adef485644f3e53a67477453f11d70f43">reserved_45_45</a>               : 1;
<a name="l01308"></a><a class="code" href="structcvmx__nqm__msix__dbg_1_1cvmx__nqm__msix__dbg__s.html#a163003f13c94682fa4fb83ee9aa11f91">01308</a>     uint64_t <a class="code" href="structcvmx__nqm__msix__dbg_1_1cvmx__nqm__msix__dbg__s.html#a163003f13c94682fa4fb83ee9aa11f91">dcnt</a>                         : 18;
<a name="l01309"></a>01309 <span class="preprocessor">#endif</span>
<a name="l01310"></a>01310 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__nqm__msix__dbg.html#a6c9ef9644c10b645506ceb374bd74e08">s</a>;
<a name="l01311"></a><a class="code" href="unioncvmx__nqm__msix__dbg.html#a2a98a188fb7f6b9cf50624a9105af683">01311</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__msix__dbg_1_1cvmx__nqm__msix__dbg__s.html">cvmx_nqm_msix_dbg_s</a>            <a class="code" href="unioncvmx__nqm__msix__dbg.html#a2a98a188fb7f6b9cf50624a9105af683">cn73xx</a>;
<a name="l01312"></a>01312 };
<a name="l01313"></a><a class="code" href="cvmx-nqm-defs_8h.html#ac29c8dffea8f4da11bfbb013cab005ea">01313</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__msix__dbg.html" title="cvmx_nqm_msix_dbg">cvmx_nqm_msix_dbg</a> <a class="code" href="unioncvmx__nqm__msix__dbg.html" title="cvmx_nqm_msix_dbg">cvmx_nqm_msix_dbg_t</a>;
<a name="l01314"></a>01314 <span class="comment"></span>
<a name="l01315"></a>01315 <span class="comment">/**</span>
<a name="l01316"></a>01316 <span class="comment"> * cvmx_nqm_msix_dbg_ci_sm</span>
<a name="l01317"></a>01317 <span class="comment"> *</span>
<a name="l01318"></a>01318 <span class="comment"> * This register gives access to MSIX hardware state for debug.</span>
<a name="l01319"></a>01319 <span class="comment"> *</span>
<a name="l01320"></a>01320 <span class="comment"> */</span>
<a name="l01321"></a><a class="code" href="unioncvmx__nqm__msix__dbg__ci__sm.html">01321</a> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__msix__dbg__ci__sm.html" title="cvmx_nqm_msix_dbg_ci_sm">cvmx_nqm_msix_dbg_ci_sm</a> {
<a name="l01322"></a><a class="code" href="unioncvmx__nqm__msix__dbg__ci__sm.html#aba9c0fe38d16c2b12512f58ce92b1b5c">01322</a>     uint64_t <a class="code" href="unioncvmx__nqm__msix__dbg__ci__sm.html#aba9c0fe38d16c2b12512f58ce92b1b5c">u64</a>;
<a name="l01323"></a><a class="code" href="structcvmx__nqm__msix__dbg__ci__sm_1_1cvmx__nqm__msix__dbg__ci__sm__s.html">01323</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__msix__dbg__ci__sm_1_1cvmx__nqm__msix__dbg__ci__sm__s.html">cvmx_nqm_msix_dbg_ci_sm_s</a> {
<a name="l01324"></a>01324 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01325"></a>01325 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__msix__dbg__ci__sm_1_1cvmx__nqm__msix__dbg__ci__sm__s.html#a3056234d27bf4dbe1eb25e6d701bd9ea">reserved_32_63</a>               : 32;
<a name="l01326"></a>01326     uint64_t <a class="code" href="structcvmx__nqm__msix__dbg__ci__sm_1_1cvmx__nqm__msix__dbg__ci__sm__s.html#a8c7107b7f486c4f96431ff565961a7e0">cur_iv</a>                       : 5;  <span class="comment">/**&lt; Current state of MSIX state machine; current IV. */</span>
<a name="l01327"></a>01327     uint64_t <a class="code" href="structcvmx__nqm__msix__dbg__ci__sm_1_1cvmx__nqm__msix__dbg__ci__sm__s.html#aa6a5773723d35237db82b53732266414">reserved_25_26</a>               : 2;
<a name="l01328"></a>01328     uint64_t <a class="code" href="structcvmx__nqm__msix__dbg__ci__sm_1_1cvmx__nqm__msix__dbg__ci__sm__s.html#a45491c31a8339374ab914f51e65f4749">cur_vf</a>                       : 11; <span class="comment">/**&lt; Current state of MSIX state machine; current VF. */</span>
<a name="l01329"></a>01329     uint64_t <a class="code" href="structcvmx__nqm__msix__dbg__ci__sm_1_1cvmx__nqm__msix__dbg__ci__sm__s.html#a88d7e16dc2712189c3664314456a6e97">reserved_8_13</a>                : 6;
<a name="l01330"></a>01330     uint64_t <a class="code" href="structcvmx__nqm__msix__dbg__ci__sm_1_1cvmx__nqm__msix__dbg__ci__sm__s.html#a5cb23b08ab62d17d83a2c5254b30169b">irq_state</a>                    : 2;  <span class="comment">/**&lt; Current state of MSIX state machine; interrupt state. */</span>
<a name="l01331"></a>01331     uint64_t <a class="code" href="structcvmx__nqm__msix__dbg__ci__sm_1_1cvmx__nqm__msix__dbg__ci__sm__s.html#aa38789192bc0db9f0de157662a14987a">reserved_4_5</a>                 : 2;
<a name="l01332"></a>01332     uint64_t <a class="code" href="structcvmx__nqm__msix__dbg__ci__sm_1_1cvmx__nqm__msix__dbg__ci__sm__s.html#a9a46f38a0c59404bb95b26bb4a889321">cur_state</a>                    : 4;  <span class="comment">/**&lt; Current state of MSIX state machine. */</span>
<a name="l01333"></a>01333 <span class="preprocessor">#else</span>
<a name="l01334"></a><a class="code" href="structcvmx__nqm__msix__dbg__ci__sm_1_1cvmx__nqm__msix__dbg__ci__sm__s.html#a9a46f38a0c59404bb95b26bb4a889321">01334</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__msix__dbg__ci__sm_1_1cvmx__nqm__msix__dbg__ci__sm__s.html#a9a46f38a0c59404bb95b26bb4a889321">cur_state</a>                    : 4;
<a name="l01335"></a><a class="code" href="structcvmx__nqm__msix__dbg__ci__sm_1_1cvmx__nqm__msix__dbg__ci__sm__s.html#aa38789192bc0db9f0de157662a14987a">01335</a>     uint64_t <a class="code" href="structcvmx__nqm__msix__dbg__ci__sm_1_1cvmx__nqm__msix__dbg__ci__sm__s.html#aa38789192bc0db9f0de157662a14987a">reserved_4_5</a>                 : 2;
<a name="l01336"></a><a class="code" href="structcvmx__nqm__msix__dbg__ci__sm_1_1cvmx__nqm__msix__dbg__ci__sm__s.html#a5cb23b08ab62d17d83a2c5254b30169b">01336</a>     uint64_t <a class="code" href="structcvmx__nqm__msix__dbg__ci__sm_1_1cvmx__nqm__msix__dbg__ci__sm__s.html#a5cb23b08ab62d17d83a2c5254b30169b">irq_state</a>                    : 2;
<a name="l01337"></a><a class="code" href="structcvmx__nqm__msix__dbg__ci__sm_1_1cvmx__nqm__msix__dbg__ci__sm__s.html#a88d7e16dc2712189c3664314456a6e97">01337</a>     uint64_t <a class="code" href="structcvmx__nqm__msix__dbg__ci__sm_1_1cvmx__nqm__msix__dbg__ci__sm__s.html#a88d7e16dc2712189c3664314456a6e97">reserved_8_13</a>                : 6;
<a name="l01338"></a><a class="code" href="structcvmx__nqm__msix__dbg__ci__sm_1_1cvmx__nqm__msix__dbg__ci__sm__s.html#a45491c31a8339374ab914f51e65f4749">01338</a>     uint64_t <a class="code" href="structcvmx__nqm__msix__dbg__ci__sm_1_1cvmx__nqm__msix__dbg__ci__sm__s.html#a45491c31a8339374ab914f51e65f4749">cur_vf</a>                       : 11;
<a name="l01339"></a><a class="code" href="structcvmx__nqm__msix__dbg__ci__sm_1_1cvmx__nqm__msix__dbg__ci__sm__s.html#aa6a5773723d35237db82b53732266414">01339</a>     uint64_t <a class="code" href="structcvmx__nqm__msix__dbg__ci__sm_1_1cvmx__nqm__msix__dbg__ci__sm__s.html#aa6a5773723d35237db82b53732266414">reserved_25_26</a>               : 2;
<a name="l01340"></a><a class="code" href="structcvmx__nqm__msix__dbg__ci__sm_1_1cvmx__nqm__msix__dbg__ci__sm__s.html#a8c7107b7f486c4f96431ff565961a7e0">01340</a>     uint64_t <a class="code" href="structcvmx__nqm__msix__dbg__ci__sm_1_1cvmx__nqm__msix__dbg__ci__sm__s.html#a8c7107b7f486c4f96431ff565961a7e0">cur_iv</a>                       : 5;
<a name="l01341"></a><a class="code" href="structcvmx__nqm__msix__dbg__ci__sm_1_1cvmx__nqm__msix__dbg__ci__sm__s.html#a3056234d27bf4dbe1eb25e6d701bd9ea">01341</a>     uint64_t <a class="code" href="structcvmx__nqm__msix__dbg__ci__sm_1_1cvmx__nqm__msix__dbg__ci__sm__s.html#a3056234d27bf4dbe1eb25e6d701bd9ea">reserved_32_63</a>               : 32;
<a name="l01342"></a>01342 <span class="preprocessor">#endif</span>
<a name="l01343"></a>01343 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__nqm__msix__dbg__ci__sm.html#a95c70e6bea37c04e1c47bfad53a7dbf0">s</a>;
<a name="l01344"></a><a class="code" href="unioncvmx__nqm__msix__dbg__ci__sm.html#a2d955cbfb828e33e798496b29dc2728f">01344</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__msix__dbg__ci__sm_1_1cvmx__nqm__msix__dbg__ci__sm__s.html">cvmx_nqm_msix_dbg_ci_sm_s</a>      <a class="code" href="unioncvmx__nqm__msix__dbg__ci__sm.html#a2d955cbfb828e33e798496b29dc2728f">cn73xx</a>;
<a name="l01345"></a>01345 };
<a name="l01346"></a><a class="code" href="cvmx-nqm-defs_8h.html#aa80799752a282bba167ecce360272b9b">01346</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__msix__dbg__ci__sm.html" title="cvmx_nqm_msix_dbg_ci_sm">cvmx_nqm_msix_dbg_ci_sm</a> <a class="code" href="unioncvmx__nqm__msix__dbg__ci__sm.html" title="cvmx_nqm_msix_dbg_ci_sm">cvmx_nqm_msix_dbg_ci_sm_t</a>;
<a name="l01347"></a>01347 <span class="comment"></span>
<a name="l01348"></a>01348 <span class="comment">/**</span>
<a name="l01349"></a>01349 <span class="comment"> * cvmx_nqm_msix_dbg_tw_sm</span>
<a name="l01350"></a>01350 <span class="comment"> *</span>
<a name="l01351"></a>01351 <span class="comment"> * This register gives access to MSIX hardware state for debug.</span>
<a name="l01352"></a>01352 <span class="comment"> *</span>
<a name="l01353"></a>01353 <span class="comment"> */</span>
<a name="l01354"></a><a class="code" href="unioncvmx__nqm__msix__dbg__tw__sm.html">01354</a> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__msix__dbg__tw__sm.html" title="cvmx_nqm_msix_dbg_tw_sm">cvmx_nqm_msix_dbg_tw_sm</a> {
<a name="l01355"></a><a class="code" href="unioncvmx__nqm__msix__dbg__tw__sm.html#aa3ee9c518888509344a74aa51a2eeb89">01355</a>     uint64_t <a class="code" href="unioncvmx__nqm__msix__dbg__tw__sm.html#aa3ee9c518888509344a74aa51a2eeb89">u64</a>;
<a name="l01356"></a><a class="code" href="structcvmx__nqm__msix__dbg__tw__sm_1_1cvmx__nqm__msix__dbg__tw__sm__s.html">01356</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__msix__dbg__tw__sm_1_1cvmx__nqm__msix__dbg__tw__sm__s.html">cvmx_nqm_msix_dbg_tw_sm_s</a> {
<a name="l01357"></a>01357 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01358"></a>01358 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__msix__dbg__tw__sm_1_1cvmx__nqm__msix__dbg__tw__sm__s.html#af41e8335106f888b80bcdf9e4157ed0c">reserved_32_63</a>               : 32;
<a name="l01359"></a>01359     uint64_t <a class="code" href="structcvmx__nqm__msix__dbg__tw__sm_1_1cvmx__nqm__msix__dbg__tw__sm__s.html#a9086cc521ba396058551558583e48299">cur_iv</a>                       : 5;  <span class="comment">/**&lt; Current state of MSIX state machine; current IV. */</span>
<a name="l01360"></a>01360     uint64_t <a class="code" href="structcvmx__nqm__msix__dbg__tw__sm_1_1cvmx__nqm__msix__dbg__tw__sm__s.html#a3d9dfbf6158606faeea8fc3ceb0af435">reserved_25_26</a>               : 2;
<a name="l01361"></a>01361     uint64_t <a class="code" href="structcvmx__nqm__msix__dbg__tw__sm_1_1cvmx__nqm__msix__dbg__tw__sm__s.html#a173077cb4f16788fa7b425117b704e18">cur_vf</a>                       : 11; <span class="comment">/**&lt; Current state of MSIX state machine; current VF. */</span>
<a name="l01362"></a>01362     uint64_t <a class="code" href="structcvmx__nqm__msix__dbg__tw__sm_1_1cvmx__nqm__msix__dbg__tw__sm__s.html#a4ffaa18939090fc475231b218008e92e">reserved_8_13</a>                : 6;
<a name="l01363"></a>01363     uint64_t <a class="code" href="structcvmx__nqm__msix__dbg__tw__sm_1_1cvmx__nqm__msix__dbg__tw__sm__s.html#a0166f351c672f77b9e93ffcf7566d7e0">irq_state</a>                    : 2;  <span class="comment">/**&lt; Current state of MSIX state machine; interrupt state. */</span>
<a name="l01364"></a>01364     uint64_t <a class="code" href="structcvmx__nqm__msix__dbg__tw__sm_1_1cvmx__nqm__msix__dbg__tw__sm__s.html#a20dbc02f0d52f31546c122582e6e2b26">reserved_4_5</a>                 : 2;
<a name="l01365"></a>01365     uint64_t <a class="code" href="structcvmx__nqm__msix__dbg__tw__sm_1_1cvmx__nqm__msix__dbg__tw__sm__s.html#a29376bf71ed6541ae823d764b89cc8b0">cur_state</a>                    : 4;  <span class="comment">/**&lt; Current state of MSIX state machine. */</span>
<a name="l01366"></a>01366 <span class="preprocessor">#else</span>
<a name="l01367"></a><a class="code" href="structcvmx__nqm__msix__dbg__tw__sm_1_1cvmx__nqm__msix__dbg__tw__sm__s.html#a29376bf71ed6541ae823d764b89cc8b0">01367</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__msix__dbg__tw__sm_1_1cvmx__nqm__msix__dbg__tw__sm__s.html#a29376bf71ed6541ae823d764b89cc8b0">cur_state</a>                    : 4;
<a name="l01368"></a><a class="code" href="structcvmx__nqm__msix__dbg__tw__sm_1_1cvmx__nqm__msix__dbg__tw__sm__s.html#a20dbc02f0d52f31546c122582e6e2b26">01368</a>     uint64_t <a class="code" href="structcvmx__nqm__msix__dbg__tw__sm_1_1cvmx__nqm__msix__dbg__tw__sm__s.html#a20dbc02f0d52f31546c122582e6e2b26">reserved_4_5</a>                 : 2;
<a name="l01369"></a><a class="code" href="structcvmx__nqm__msix__dbg__tw__sm_1_1cvmx__nqm__msix__dbg__tw__sm__s.html#a0166f351c672f77b9e93ffcf7566d7e0">01369</a>     uint64_t <a class="code" href="structcvmx__nqm__msix__dbg__tw__sm_1_1cvmx__nqm__msix__dbg__tw__sm__s.html#a0166f351c672f77b9e93ffcf7566d7e0">irq_state</a>                    : 2;
<a name="l01370"></a><a class="code" href="structcvmx__nqm__msix__dbg__tw__sm_1_1cvmx__nqm__msix__dbg__tw__sm__s.html#a4ffaa18939090fc475231b218008e92e">01370</a>     uint64_t <a class="code" href="structcvmx__nqm__msix__dbg__tw__sm_1_1cvmx__nqm__msix__dbg__tw__sm__s.html#a4ffaa18939090fc475231b218008e92e">reserved_8_13</a>                : 6;
<a name="l01371"></a><a class="code" href="structcvmx__nqm__msix__dbg__tw__sm_1_1cvmx__nqm__msix__dbg__tw__sm__s.html#a173077cb4f16788fa7b425117b704e18">01371</a>     uint64_t <a class="code" href="structcvmx__nqm__msix__dbg__tw__sm_1_1cvmx__nqm__msix__dbg__tw__sm__s.html#a173077cb4f16788fa7b425117b704e18">cur_vf</a>                       : 11;
<a name="l01372"></a><a class="code" href="structcvmx__nqm__msix__dbg__tw__sm_1_1cvmx__nqm__msix__dbg__tw__sm__s.html#a3d9dfbf6158606faeea8fc3ceb0af435">01372</a>     uint64_t <a class="code" href="structcvmx__nqm__msix__dbg__tw__sm_1_1cvmx__nqm__msix__dbg__tw__sm__s.html#a3d9dfbf6158606faeea8fc3ceb0af435">reserved_25_26</a>               : 2;
<a name="l01373"></a><a class="code" href="structcvmx__nqm__msix__dbg__tw__sm_1_1cvmx__nqm__msix__dbg__tw__sm__s.html#a9086cc521ba396058551558583e48299">01373</a>     uint64_t <a class="code" href="structcvmx__nqm__msix__dbg__tw__sm_1_1cvmx__nqm__msix__dbg__tw__sm__s.html#a9086cc521ba396058551558583e48299">cur_iv</a>                       : 5;
<a name="l01374"></a><a class="code" href="structcvmx__nqm__msix__dbg__tw__sm_1_1cvmx__nqm__msix__dbg__tw__sm__s.html#af41e8335106f888b80bcdf9e4157ed0c">01374</a>     uint64_t <a class="code" href="structcvmx__nqm__msix__dbg__tw__sm_1_1cvmx__nqm__msix__dbg__tw__sm__s.html#af41e8335106f888b80bcdf9e4157ed0c">reserved_32_63</a>               : 32;
<a name="l01375"></a>01375 <span class="preprocessor">#endif</span>
<a name="l01376"></a>01376 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__nqm__msix__dbg__tw__sm.html#a58abf555ad07af6e79ddce48b1796418">s</a>;
<a name="l01377"></a><a class="code" href="unioncvmx__nqm__msix__dbg__tw__sm.html#a5216603cc14d97dcdafa3974d58cbd74">01377</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__msix__dbg__tw__sm_1_1cvmx__nqm__msix__dbg__tw__sm__s.html">cvmx_nqm_msix_dbg_tw_sm_s</a>      <a class="code" href="unioncvmx__nqm__msix__dbg__tw__sm.html#a5216603cc14d97dcdafa3974d58cbd74">cn73xx</a>;
<a name="l01378"></a>01378 };
<a name="l01379"></a><a class="code" href="cvmx-nqm-defs_8h.html#a64c74b79a84e80735bd7bd3b859b05c0">01379</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__msix__dbg__tw__sm.html" title="cvmx_nqm_msix_dbg_tw_sm">cvmx_nqm_msix_dbg_tw_sm</a> <a class="code" href="unioncvmx__nqm__msix__dbg__tw__sm.html" title="cvmx_nqm_msix_dbg_tw_sm">cvmx_nqm_msix_dbg_tw_sm_t</a>;
<a name="l01380"></a>01380 <span class="comment"></span>
<a name="l01381"></a>01381 <span class="comment">/**</span>
<a name="l01382"></a>01382 <span class="comment"> * cvmx_nqm_ncb_int</span>
<a name="l01383"></a>01383 <span class="comment"> */</span>
<a name="l01384"></a><a class="code" href="unioncvmx__nqm__ncb__int.html">01384</a> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__ncb__int.html" title="cvmx_nqm_ncb_int">cvmx_nqm_ncb_int</a> {
<a name="l01385"></a><a class="code" href="unioncvmx__nqm__ncb__int.html#a75227c804d7690acb039a345cae45fab">01385</a>     uint64_t <a class="code" href="unioncvmx__nqm__ncb__int.html#a75227c804d7690acb039a345cae45fab">u64</a>;
<a name="l01386"></a><a class="code" href="structcvmx__nqm__ncb__int_1_1cvmx__nqm__ncb__int__s.html">01386</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__ncb__int_1_1cvmx__nqm__ncb__int__s.html">cvmx_nqm_ncb_int_s</a> {
<a name="l01387"></a>01387 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01388"></a>01388 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__ncb__int_1_1cvmx__nqm__ncb__int__s.html#a1708e9db12745dd73dbb1361c8d3d197">reserved_1_63</a>                : 63;
<a name="l01389"></a>01389     uint64_t <a class="code" href="structcvmx__nqm__ncb__int_1_1cvmx__nqm__ncb__int__s.html#a723976ea8c7b7c356738e7b389ee9826">ncb_tx_error</a>                 : 1;  <span class="comment">/**&lt; NCB transaction error occurred (error/unpredictable/undefined).</span>
<a name="l01390"></a>01390 <span class="comment">                                                         Throws NQM_INTSN_E::NQM_NCB_TX_ERR. */</span>
<a name="l01391"></a>01391 <span class="preprocessor">#else</span>
<a name="l01392"></a><a class="code" href="structcvmx__nqm__ncb__int_1_1cvmx__nqm__ncb__int__s.html#a723976ea8c7b7c356738e7b389ee9826">01392</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__ncb__int_1_1cvmx__nqm__ncb__int__s.html#a723976ea8c7b7c356738e7b389ee9826">ncb_tx_error</a>                 : 1;
<a name="l01393"></a><a class="code" href="structcvmx__nqm__ncb__int_1_1cvmx__nqm__ncb__int__s.html#a1708e9db12745dd73dbb1361c8d3d197">01393</a>     uint64_t <a class="code" href="structcvmx__nqm__ncb__int_1_1cvmx__nqm__ncb__int__s.html#a1708e9db12745dd73dbb1361c8d3d197">reserved_1_63</a>                : 63;
<a name="l01394"></a>01394 <span class="preprocessor">#endif</span>
<a name="l01395"></a>01395 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__nqm__ncb__int.html#ac516868a1d1d8df0a7693bdd3468abb1">s</a>;
<a name="l01396"></a><a class="code" href="unioncvmx__nqm__ncb__int.html#aabe570d37c7b9d3c06a4f904834ba36f">01396</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__ncb__int_1_1cvmx__nqm__ncb__int__s.html">cvmx_nqm_ncb_int_s</a>             <a class="code" href="unioncvmx__nqm__ncb__int.html#aabe570d37c7b9d3c06a4f904834ba36f">cn73xx</a>;
<a name="l01397"></a>01397 };
<a name="l01398"></a><a class="code" href="cvmx-nqm-defs_8h.html#a62fa8663125a35fa16a89c146d85ee8d">01398</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__ncb__int.html" title="cvmx_nqm_ncb_int">cvmx_nqm_ncb_int</a> <a class="code" href="unioncvmx__nqm__ncb__int.html" title="cvmx_nqm_ncb_int">cvmx_nqm_ncb_int_t</a>;
<a name="l01399"></a>01399 <span class="comment"></span>
<a name="l01400"></a>01400 <span class="comment">/**</span>
<a name="l01401"></a>01401 <span class="comment"> * cvmx_nqm_ncb_tx_err_info</span>
<a name="l01402"></a>01402 <span class="comment"> */</span>
<a name="l01403"></a><a class="code" href="unioncvmx__nqm__ncb__tx__err__info.html">01403</a> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__ncb__tx__err__info.html" title="cvmx_nqm_ncb_tx_err_info">cvmx_nqm_ncb_tx_err_info</a> {
<a name="l01404"></a><a class="code" href="unioncvmx__nqm__ncb__tx__err__info.html#a877a53d138a581ce0024ed32764cb0f1">01404</a>     uint64_t <a class="code" href="unioncvmx__nqm__ncb__tx__err__info.html#a877a53d138a581ce0024ed32764cb0f1">u64</a>;
<a name="l01405"></a><a class="code" href="structcvmx__nqm__ncb__tx__err__info_1_1cvmx__nqm__ncb__tx__err__info__s.html">01405</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__ncb__tx__err__info_1_1cvmx__nqm__ncb__tx__err__info__s.html">cvmx_nqm_ncb_tx_err_info_s</a> {
<a name="l01406"></a>01406 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01407"></a>01407 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__ncb__tx__err__info_1_1cvmx__nqm__ncb__tx__err__info__s.html#a9ff6e9048d0065fb79516f56d4a491a1">reserved_32_63</a>               : 32;
<a name="l01408"></a>01408     uint64_t <a class="code" href="structcvmx__nqm__ncb__tx__err__info_1_1cvmx__nqm__ncb__tx__err__info__s.html#afd9097c1f607b53dee40fbd231cc9edd">wcnt</a>                         : 5;  <span class="comment">/**&lt; Word count. */</span>
<a name="l01409"></a>01409     uint64_t <a class="code" href="structcvmx__nqm__ncb__tx__err__info_1_1cvmx__nqm__ncb__tx__err__info__s.html#afc06f2e9c9f5fd615f9b36febb803475">src</a>                          : 12; <span class="comment">/**&lt; Source of the IOI outbound transaction. */</span>
<a name="l01410"></a>01410     uint64_t <a class="code" href="structcvmx__nqm__ncb__tx__err__info_1_1cvmx__nqm__ncb__tx__err__info__s.html#a9c923a342b1065741204d5880e9c5b83">dst</a>                          : 8;  <span class="comment">/**&lt; Destination of the IOI outbound transaction. */</span>
<a name="l01411"></a>01411     uint64_t <a class="code" href="structcvmx__nqm__ncb__tx__err__info_1_1cvmx__nqm__ncb__tx__err__info__s.html#a3112dfecd316c736afa391dbf9ef71dd">tag</a>                          : 4;  <span class="comment">/**&lt; Tag of the IOI outbound transaction. */</span>
<a name="l01412"></a>01412     uint64_t <a class="code" href="structcvmx__nqm__ncb__tx__err__info_1_1cvmx__nqm__ncb__tx__err__info__s.html#a2e696b758da6b10f436dcd8670a40678">eot</a>                          : 1;  <span class="comment">/**&lt; EOT bit of the NCBO transaction. */</span>
<a name="l01413"></a>01413     uint64_t <a class="code" href="structcvmx__nqm__ncb__tx__err__info_1_1cvmx__nqm__ncb__tx__err__info__s.html#a861c391c8edac7b54991d8266aaec921">sot</a>                          : 1;  <span class="comment">/**&lt; SOT bit of the NCBO transaction. */</span>
<a name="l01414"></a>01414     uint64_t <a class="code" href="structcvmx__nqm__ncb__tx__err__info_1_1cvmx__nqm__ncb__tx__err__info__s.html#aa3898b5da76533fa06cd7a29555ba6d1">valid</a>                        : 1;  <span class="comment">/**&lt; Valid bit for transaction (should always be 1 on capture). */</span>
<a name="l01415"></a>01415 <span class="preprocessor">#else</span>
<a name="l01416"></a><a class="code" href="structcvmx__nqm__ncb__tx__err__info_1_1cvmx__nqm__ncb__tx__err__info__s.html#aa3898b5da76533fa06cd7a29555ba6d1">01416</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__ncb__tx__err__info_1_1cvmx__nqm__ncb__tx__err__info__s.html#aa3898b5da76533fa06cd7a29555ba6d1">valid</a>                        : 1;
<a name="l01417"></a><a class="code" href="structcvmx__nqm__ncb__tx__err__info_1_1cvmx__nqm__ncb__tx__err__info__s.html#a861c391c8edac7b54991d8266aaec921">01417</a>     uint64_t <a class="code" href="structcvmx__nqm__ncb__tx__err__info_1_1cvmx__nqm__ncb__tx__err__info__s.html#a861c391c8edac7b54991d8266aaec921">sot</a>                          : 1;
<a name="l01418"></a><a class="code" href="structcvmx__nqm__ncb__tx__err__info_1_1cvmx__nqm__ncb__tx__err__info__s.html#a2e696b758da6b10f436dcd8670a40678">01418</a>     uint64_t <a class="code" href="structcvmx__nqm__ncb__tx__err__info_1_1cvmx__nqm__ncb__tx__err__info__s.html#a2e696b758da6b10f436dcd8670a40678">eot</a>                          : 1;
<a name="l01419"></a><a class="code" href="structcvmx__nqm__ncb__tx__err__info_1_1cvmx__nqm__ncb__tx__err__info__s.html#a3112dfecd316c736afa391dbf9ef71dd">01419</a>     uint64_t <a class="code" href="structcvmx__nqm__ncb__tx__err__info_1_1cvmx__nqm__ncb__tx__err__info__s.html#a3112dfecd316c736afa391dbf9ef71dd">tag</a>                          : 4;
<a name="l01420"></a><a class="code" href="structcvmx__nqm__ncb__tx__err__info_1_1cvmx__nqm__ncb__tx__err__info__s.html#a9c923a342b1065741204d5880e9c5b83">01420</a>     uint64_t <a class="code" href="structcvmx__nqm__ncb__tx__err__info_1_1cvmx__nqm__ncb__tx__err__info__s.html#a9c923a342b1065741204d5880e9c5b83">dst</a>                          : 8;
<a name="l01421"></a><a class="code" href="structcvmx__nqm__ncb__tx__err__info_1_1cvmx__nqm__ncb__tx__err__info__s.html#afc06f2e9c9f5fd615f9b36febb803475">01421</a>     uint64_t <a class="code" href="structcvmx__nqm__ncb__tx__err__info_1_1cvmx__nqm__ncb__tx__err__info__s.html#afc06f2e9c9f5fd615f9b36febb803475">src</a>                          : 12;
<a name="l01422"></a><a class="code" href="structcvmx__nqm__ncb__tx__err__info_1_1cvmx__nqm__ncb__tx__err__info__s.html#afd9097c1f607b53dee40fbd231cc9edd">01422</a>     uint64_t <a class="code" href="structcvmx__nqm__ncb__tx__err__info_1_1cvmx__nqm__ncb__tx__err__info__s.html#afd9097c1f607b53dee40fbd231cc9edd">wcnt</a>                         : 5;
<a name="l01423"></a><a class="code" href="structcvmx__nqm__ncb__tx__err__info_1_1cvmx__nqm__ncb__tx__err__info__s.html#a9ff6e9048d0065fb79516f56d4a491a1">01423</a>     uint64_t <a class="code" href="structcvmx__nqm__ncb__tx__err__info_1_1cvmx__nqm__ncb__tx__err__info__s.html#a9ff6e9048d0065fb79516f56d4a491a1">reserved_32_63</a>               : 32;
<a name="l01424"></a>01424 <span class="preprocessor">#endif</span>
<a name="l01425"></a>01425 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__nqm__ncb__tx__err__info.html#a74f160f0a7deea9defdf6d1a953ddc3d">s</a>;
<a name="l01426"></a><a class="code" href="unioncvmx__nqm__ncb__tx__err__info.html#ae87c118ce269ee46f99e60a98ccf1bc6">01426</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__ncb__tx__err__info_1_1cvmx__nqm__ncb__tx__err__info__s.html">cvmx_nqm_ncb_tx_err_info_s</a>     <a class="code" href="unioncvmx__nqm__ncb__tx__err__info.html#ae87c118ce269ee46f99e60a98ccf1bc6">cn73xx</a>;
<a name="l01427"></a>01427 };
<a name="l01428"></a><a class="code" href="cvmx-nqm-defs_8h.html#a41edb70e8ab2e6e3490d40a0c825ea7d">01428</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__ncb__tx__err__info.html" title="cvmx_nqm_ncb_tx_err_info">cvmx_nqm_ncb_tx_err_info</a> <a class="code" href="unioncvmx__nqm__ncb__tx__err__info.html" title="cvmx_nqm_ncb_tx_err_info">cvmx_nqm_ncb_tx_err_info_t</a>;
<a name="l01429"></a>01429 <span class="comment"></span>
<a name="l01430"></a>01430 <span class="comment">/**</span>
<a name="l01431"></a>01431 <span class="comment"> * cvmx_nqm_ncb_tx_err_word</span>
<a name="l01432"></a>01432 <span class="comment"> */</span>
<a name="l01433"></a><a class="code" href="unioncvmx__nqm__ncb__tx__err__word.html">01433</a> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__ncb__tx__err__word.html" title="cvmx_nqm_ncb_tx_err_word">cvmx_nqm_ncb_tx_err_word</a> {
<a name="l01434"></a><a class="code" href="unioncvmx__nqm__ncb__tx__err__word.html#a00872c2097f650267ff63e9b5ccc54b1">01434</a>     uint64_t <a class="code" href="unioncvmx__nqm__ncb__tx__err__word.html#a00872c2097f650267ff63e9b5ccc54b1">u64</a>;
<a name="l01435"></a><a class="code" href="structcvmx__nqm__ncb__tx__err__word_1_1cvmx__nqm__ncb__tx__err__word__s.html">01435</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__ncb__tx__err__word_1_1cvmx__nqm__ncb__tx__err__word__s.html">cvmx_nqm_ncb_tx_err_word_s</a> {
<a name="l01436"></a>01436 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01437"></a>01437 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__ncb__tx__err__word_1_1cvmx__nqm__ncb__tx__err__word__s.html#a318b3052cb5026584e805ea67dbf273e">err_word</a>                     : 64; <span class="comment">/**&lt; NQM NCB error word (first word of erroneous transaction).</span>
<a name="l01438"></a>01438 <span class="comment">                                                         This is only the 64-bit data word; the NCB info that goes with it is</span>
<a name="l01439"></a>01439 <span class="comment">                                                         in NQM_NCB_TX_ERR_INFO. */</span>
<a name="l01440"></a>01440 <span class="preprocessor">#else</span>
<a name="l01441"></a><a class="code" href="structcvmx__nqm__ncb__tx__err__word_1_1cvmx__nqm__ncb__tx__err__word__s.html#a318b3052cb5026584e805ea67dbf273e">01441</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__ncb__tx__err__word_1_1cvmx__nqm__ncb__tx__err__word__s.html#a318b3052cb5026584e805ea67dbf273e">err_word</a>                     : 64;
<a name="l01442"></a>01442 <span class="preprocessor">#endif</span>
<a name="l01443"></a>01443 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__nqm__ncb__tx__err__word.html#a4933d1bdc282d820482d648e36882a39">s</a>;
<a name="l01444"></a><a class="code" href="unioncvmx__nqm__ncb__tx__err__word.html#a92bdb6abf2aa3cd50af2c7227124733a">01444</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__ncb__tx__err__word_1_1cvmx__nqm__ncb__tx__err__word__s.html">cvmx_nqm_ncb_tx_err_word_s</a>     <a class="code" href="unioncvmx__nqm__ncb__tx__err__word.html#a92bdb6abf2aa3cd50af2c7227124733a">cn73xx</a>;
<a name="l01445"></a>01445 };
<a name="l01446"></a><a class="code" href="cvmx-nqm-defs_8h.html#aca377947dd5ad79c8bce04e650f4a4aa">01446</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__ncb__tx__err__word.html" title="cvmx_nqm_ncb_tx_err_word">cvmx_nqm_ncb_tx_err_word</a> <a class="code" href="unioncvmx__nqm__ncb__tx__err__word.html" title="cvmx_nqm_ncb_tx_err_word">cvmx_nqm_ncb_tx_err_word_t</a>;
<a name="l01447"></a>01447 <span class="comment"></span>
<a name="l01448"></a>01448 <span class="comment">/**</span>
<a name="l01449"></a>01449 <span class="comment"> * cvmx_nqm_scratch</span>
<a name="l01450"></a>01450 <span class="comment"> */</span>
<a name="l01451"></a><a class="code" href="unioncvmx__nqm__scratch.html">01451</a> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__scratch.html" title="cvmx_nqm_scratch">cvmx_nqm_scratch</a> {
<a name="l01452"></a><a class="code" href="unioncvmx__nqm__scratch.html#a2f4e6aee68176129627bcd2c457bb022">01452</a>     uint64_t <a class="code" href="unioncvmx__nqm__scratch.html#a2f4e6aee68176129627bcd2c457bb022">u64</a>;
<a name="l01453"></a><a class="code" href="structcvmx__nqm__scratch_1_1cvmx__nqm__scratch__s.html">01453</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__scratch_1_1cvmx__nqm__scratch__s.html">cvmx_nqm_scratch_s</a> {
<a name="l01454"></a>01454 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01455"></a>01455 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__scratch_1_1cvmx__nqm__scratch__s.html#a41762af9c70195c380da9f74c0c82355">scratch</a>                      : 64; <span class="comment">/**&lt; Scratch data. */</span>
<a name="l01456"></a>01456 <span class="preprocessor">#else</span>
<a name="l01457"></a><a class="code" href="structcvmx__nqm__scratch_1_1cvmx__nqm__scratch__s.html#a41762af9c70195c380da9f74c0c82355">01457</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__scratch_1_1cvmx__nqm__scratch__s.html#a41762af9c70195c380da9f74c0c82355">scratch</a>                      : 64;
<a name="l01458"></a>01458 <span class="preprocessor">#endif</span>
<a name="l01459"></a>01459 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__nqm__scratch.html#a5e39c46adb24a9c469a6a0b3505a977b">s</a>;
<a name="l01460"></a><a class="code" href="unioncvmx__nqm__scratch.html#aef5c049f94f4b78b09a473685a0b09f5">01460</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__scratch_1_1cvmx__nqm__scratch__s.html">cvmx_nqm_scratch_s</a>             <a class="code" href="unioncvmx__nqm__scratch.html#aef5c049f94f4b78b09a473685a0b09f5">cn73xx</a>;
<a name="l01461"></a>01461 };
<a name="l01462"></a><a class="code" href="cvmx-nqm-defs_8h.html#a57c9bf84fad2931ac943cfc0b2f250a7">01462</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__scratch.html" title="cvmx_nqm_scratch">cvmx_nqm_scratch</a> <a class="code" href="unioncvmx__nqm__scratch.html" title="cvmx_nqm_scratch">cvmx_nqm_scratch_t</a>;
<a name="l01463"></a>01463 <span class="comment"></span>
<a name="l01464"></a>01464 <span class="comment">/**</span>
<a name="l01465"></a>01465 <span class="comment"> * cvmx_nqm_vf#_acq</span>
<a name="l01466"></a>01466 <span class="comment"> *</span>
<a name="l01467"></a>01467 <span class="comment"> * NQM_VF(x)_ACQ is the NVMe-standard admin completion queue base address (ACQ)</span>
<a name="l01468"></a>01468 <span class="comment"> * CSR for function x. NQM_VF_MODE[VF_MODE] selects the functions that are actually</span>
<a name="l01469"></a>01469 <span class="comment"> * present in the hardware. See NQM_VF_MODE_E.</span>
<a name="l01470"></a>01470 <span class="comment"> *</span>
<a name="l01471"></a>01471 <span class="comment"> * This CSR should only be written and only be migrated when the corresponding</span>
<a name="l01472"></a>01472 <span class="comment"> * CPL/CQ is idle. The corresponding NQM_VF()_CQ(0)_ENA[ENABLE] is an enable</span>
<a name="l01473"></a>01473 <span class="comment"> * for the admin CPL/CQ. NQM_VF()_CQ()_ENA[ENABLE] describes CPL/CQ idle conditions.</span>
<a name="l01474"></a>01474 <span class="comment"> */</span>
<a name="l01475"></a><a class="code" href="unioncvmx__nqm__vfx__acq.html">01475</a> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__vfx__acq.html" title="cvmx_nqm_vf::_acq">cvmx_nqm_vfx_acq</a> {
<a name="l01476"></a><a class="code" href="unioncvmx__nqm__vfx__acq.html#a8e4d7d1ecb696ee5e6cb45a5e851f199">01476</a>     uint64_t <a class="code" href="unioncvmx__nqm__vfx__acq.html#a8e4d7d1ecb696ee5e6cb45a5e851f199">u64</a>;
<a name="l01477"></a><a class="code" href="structcvmx__nqm__vfx__acq_1_1cvmx__nqm__vfx__acq__s.html">01477</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__vfx__acq_1_1cvmx__nqm__vfx__acq__s.html">cvmx_nqm_vfx_acq_s</a> {
<a name="l01478"></a>01478 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01479"></a>01479 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__vfx__acq_1_1cvmx__nqm__vfx__acq__s.html#a8273693e456b2e75720fd1fc298f5dd9">acqb</a>                         : 52; <span class="comment">/**&lt; Admin completion queue base.  Indicates the 64-bit physical address</span>
<a name="l01480"></a>01480 <span class="comment">                                                         for the admin completion queue. This address shall be memory page</span>
<a name="l01481"></a>01481 <span class="comment">                                                         aligned (based upon NQM_VF()_CC[MPS]). All completion queue entries</span>
<a name="l01482"></a>01482 <span class="comment">                                                         for the commands submitted to the admin submission queue shall be</span>
<a name="l01483"></a>01483 <span class="comment">                                                         posted to this completion queue. This queue is always associated with</span>
<a name="l01484"></a>01484 <span class="comment">                                                         interrupt vector 0.  This field is read-only when both NQM_VF()_CC[EN]</span>
<a name="l01485"></a>01485 <span class="comment">                                                         and NQM_VF()_CSTS[RDY] are asserted. */</span>
<a name="l01486"></a>01486     uint64_t <a class="code" href="structcvmx__nqm__vfx__acq_1_1cvmx__nqm__vfx__acq__s.html#ac1e68e2c17a801cd3e4a879accb820ec">reserved_0_11</a>                : 12;
<a name="l01487"></a>01487 <span class="preprocessor">#else</span>
<a name="l01488"></a><a class="code" href="structcvmx__nqm__vfx__acq_1_1cvmx__nqm__vfx__acq__s.html#ac1e68e2c17a801cd3e4a879accb820ec">01488</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__vfx__acq_1_1cvmx__nqm__vfx__acq__s.html#ac1e68e2c17a801cd3e4a879accb820ec">reserved_0_11</a>                : 12;
<a name="l01489"></a><a class="code" href="structcvmx__nqm__vfx__acq_1_1cvmx__nqm__vfx__acq__s.html#a8273693e456b2e75720fd1fc298f5dd9">01489</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__acq_1_1cvmx__nqm__vfx__acq__s.html#a8273693e456b2e75720fd1fc298f5dd9">acqb</a>                         : 52;
<a name="l01490"></a>01490 <span class="preprocessor">#endif</span>
<a name="l01491"></a>01491 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__nqm__vfx__acq.html#abaf180456e188db9982a62b08f3ff63e">s</a>;
<a name="l01492"></a><a class="code" href="unioncvmx__nqm__vfx__acq.html#a24ade4071212979ff5ac973f58382886">01492</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__vfx__acq_1_1cvmx__nqm__vfx__acq__s.html">cvmx_nqm_vfx_acq_s</a>             <a class="code" href="unioncvmx__nqm__vfx__acq.html#a24ade4071212979ff5ac973f58382886">cn73xx</a>;
<a name="l01493"></a>01493 };
<a name="l01494"></a><a class="code" href="cvmx-nqm-defs_8h.html#a1acbacdf6bb76145a80ec2a91e930fbd">01494</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__vfx__acq.html" title="cvmx_nqm_vf::_acq">cvmx_nqm_vfx_acq</a> <a class="code" href="unioncvmx__nqm__vfx__acq.html" title="cvmx_nqm_vf::_acq">cvmx_nqm_vfx_acq_t</a>;
<a name="l01495"></a>01495 <span class="comment"></span>
<a name="l01496"></a>01496 <span class="comment">/**</span>
<a name="l01497"></a>01497 <span class="comment"> * cvmx_nqm_vf#_acq_cc</span>
<a name="l01498"></a>01498 <span class="comment"> *</span>
<a name="l01499"></a>01499 <span class="comment"> * NQM_VF(x)_ACQ_CC contains admin completion queue configuration for function x.</span>
<a name="l01500"></a>01500 <span class="comment"> * NQM_VF_MODE[VF_MODE] selects the functions that are actually</span>
<a name="l01501"></a>01501 <span class="comment"> * present in the hardware. See NQM_VF_MODE_E.</span>
<a name="l01502"></a>01502 <span class="comment"> *</span>
<a name="l01503"></a>01503 <span class="comment"> * This CSR should only be written and should only be migrated when the corresponding</span>
<a name="l01504"></a>01504 <span class="comment"> * admin CPL/CQ is idle. The corresponding NQM_VF()_CQ(0)_ENA[ENABLE] is an enable</span>
<a name="l01505"></a>01505 <span class="comment"> * for the admin CPL/CQ. NQM_VF()_CQ()_ENA[ENABLE] describes CPL/CQ idle conditions.</span>
<a name="l01506"></a>01506 <span class="comment"> */</span>
<a name="l01507"></a><a class="code" href="unioncvmx__nqm__vfx__acq__cc.html">01507</a> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__vfx__acq__cc.html" title="cvmx_nqm_vf::_acq_cc">cvmx_nqm_vfx_acq_cc</a> {
<a name="l01508"></a><a class="code" href="unioncvmx__nqm__vfx__acq__cc.html#a27df728e76d2380a28d9dde5021248ca">01508</a>     uint64_t <a class="code" href="unioncvmx__nqm__vfx__acq__cc.html#a27df728e76d2380a28d9dde5021248ca">u64</a>;
<a name="l01509"></a><a class="code" href="structcvmx__nqm__vfx__acq__cc_1_1cvmx__nqm__vfx__acq__cc__s.html">01509</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__vfx__acq__cc_1_1cvmx__nqm__vfx__acq__cc__s.html">cvmx_nqm_vfx_acq_cc_s</a> {
<a name="l01510"></a>01510 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01511"></a>01511 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__vfx__acq__cc_1_1cvmx__nqm__vfx__acq__cc__s.html#a8e0c5a362b123dcde2b0658390aebd6f">reserved_9_63</a>                : 55;
<a name="l01512"></a>01512     uint64_t <a class="code" href="structcvmx__nqm__vfx__acq__cc_1_1cvmx__nqm__vfx__acq__cc__s.html#a4548fb715474d66ff075926dba1db6cb">iv</a>                           : 5;  <span class="comment">/**&lt; Interrupt vector.  Interrupt vector associated with this queue.</span>
<a name="l01513"></a>01513 <span class="comment">                                                         Must be zero (i.e. must be NQM_VF_INT_VEC_E::NQM_ADMIN_CQ). */</span>
<a name="l01514"></a>01514     uint64_t <a class="code" href="structcvmx__nqm__vfx__acq__cc_1_1cvmx__nqm__vfx__acq__cc__s.html#a38ef3d087cb328bd06c8503ab4d5db26">reserved_3_3</a>                 : 1;
<a name="l01515"></a>01515     uint64_t <a class="code" href="structcvmx__nqm__vfx__acq__cc_1_1cvmx__nqm__vfx__acq__cc__s.html#aeac0632a3b7c3cfee0d5589aafcbc05f">p</a>                            : 1;  <span class="comment">/**&lt; Phase tag. Indicates the phase tag that NQM will</span>
<a name="l01516"></a>01516 <span class="comment">                                                         write with the next completion.</span>
<a name="l01517"></a>01517 <span class="comment">                                                         Software should set [P]=1 prior to first enabling a new</span>
<a name="l01518"></a>01518 <span class="comment">                                                         CPL/CQ.</span>
<a name="l01519"></a>01519 <span class="comment">                                                         [P] and corresponding NQM_VF()_CQ(0)_TAIL[PT] are one and the same.</span>
<a name="l01520"></a>01520 <span class="comment">                                                         A write to either [P] or corresponding NQM_VF()_CQ(0)_TAIL[PT] updates</span>
<a name="l01521"></a>01521 <span class="comment">                                                         both. */</span>
<a name="l01522"></a>01522     uint64_t <a class="code" href="structcvmx__nqm__vfx__acq__cc_1_1cvmx__nqm__vfx__acq__cc__s.html#abfab38ecaec7a35427a91c791bb1f830">ien</a>                          : 1;  <span class="comment">/**&lt; Interrupt enable. Interrupts are enabled when asserted.</span>
<a name="l01523"></a>01523 <span class="comment">                                                         [IEN] should always be set since admin CQ interrupts cannot be disabled (according</span>
<a name="l01524"></a>01524 <span class="comment">                                                         to the NVMe standard). */</span>
<a name="l01525"></a>01525     uint64_t <a class="code" href="structcvmx__nqm__vfx__acq__cc_1_1cvmx__nqm__vfx__acq__cc__s.html#ac6bbfa8987797dd7ab84eaee30f03929">reserved_0_0</a>                 : 1;
<a name="l01526"></a>01526 <span class="preprocessor">#else</span>
<a name="l01527"></a><a class="code" href="structcvmx__nqm__vfx__acq__cc_1_1cvmx__nqm__vfx__acq__cc__s.html#ac6bbfa8987797dd7ab84eaee30f03929">01527</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__vfx__acq__cc_1_1cvmx__nqm__vfx__acq__cc__s.html#ac6bbfa8987797dd7ab84eaee30f03929">reserved_0_0</a>                 : 1;
<a name="l01528"></a><a class="code" href="structcvmx__nqm__vfx__acq__cc_1_1cvmx__nqm__vfx__acq__cc__s.html#abfab38ecaec7a35427a91c791bb1f830">01528</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__acq__cc_1_1cvmx__nqm__vfx__acq__cc__s.html#abfab38ecaec7a35427a91c791bb1f830">ien</a>                          : 1;
<a name="l01529"></a><a class="code" href="structcvmx__nqm__vfx__acq__cc_1_1cvmx__nqm__vfx__acq__cc__s.html#aeac0632a3b7c3cfee0d5589aafcbc05f">01529</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__acq__cc_1_1cvmx__nqm__vfx__acq__cc__s.html#aeac0632a3b7c3cfee0d5589aafcbc05f">p</a>                            : 1;
<a name="l01530"></a><a class="code" href="structcvmx__nqm__vfx__acq__cc_1_1cvmx__nqm__vfx__acq__cc__s.html#a38ef3d087cb328bd06c8503ab4d5db26">01530</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__acq__cc_1_1cvmx__nqm__vfx__acq__cc__s.html#a38ef3d087cb328bd06c8503ab4d5db26">reserved_3_3</a>                 : 1;
<a name="l01531"></a><a class="code" href="structcvmx__nqm__vfx__acq__cc_1_1cvmx__nqm__vfx__acq__cc__s.html#a4548fb715474d66ff075926dba1db6cb">01531</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__acq__cc_1_1cvmx__nqm__vfx__acq__cc__s.html#a4548fb715474d66ff075926dba1db6cb">iv</a>                           : 5;
<a name="l01532"></a><a class="code" href="structcvmx__nqm__vfx__acq__cc_1_1cvmx__nqm__vfx__acq__cc__s.html#a8e0c5a362b123dcde2b0658390aebd6f">01532</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__acq__cc_1_1cvmx__nqm__vfx__acq__cc__s.html#a8e0c5a362b123dcde2b0658390aebd6f">reserved_9_63</a>                : 55;
<a name="l01533"></a>01533 <span class="preprocessor">#endif</span>
<a name="l01534"></a>01534 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__nqm__vfx__acq__cc.html#a2360220a4dc058398b88e830485a9345">s</a>;
<a name="l01535"></a><a class="code" href="unioncvmx__nqm__vfx__acq__cc.html#a377f0798b2d2f174c25c011a465944d8">01535</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__vfx__acq__cc_1_1cvmx__nqm__vfx__acq__cc__s.html">cvmx_nqm_vfx_acq_cc_s</a>          <a class="code" href="unioncvmx__nqm__vfx__acq__cc.html#a377f0798b2d2f174c25c011a465944d8">cn73xx</a>;
<a name="l01536"></a>01536 };
<a name="l01537"></a><a class="code" href="cvmx-nqm-defs_8h.html#a25127439482a2a902fbb031b667c4652">01537</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__vfx__acq__cc.html" title="cvmx_nqm_vf::_acq_cc">cvmx_nqm_vfx_acq_cc</a> <a class="code" href="unioncvmx__nqm__vfx__acq__cc.html" title="cvmx_nqm_vf::_acq_cc">cvmx_nqm_vfx_acq_cc_t</a>;
<a name="l01538"></a>01538 <span class="comment"></span>
<a name="l01539"></a>01539 <span class="comment">/**</span>
<a name="l01540"></a>01540 <span class="comment"> * cvmx_nqm_vf#_aqa</span>
<a name="l01541"></a>01541 <span class="comment"> *</span>
<a name="l01542"></a>01542 <span class="comment"> * NQM_VF(x)_AQA is the NVMe-standard admin queue attributes (AQA)</span>
<a name="l01543"></a>01543 <span class="comment"> * CSR for function x. NQM_VF_MODE[VF_MODE] selects the functions that</span>
<a name="l01544"></a>01544 <span class="comment"> * are actually present in the hardware. See NQM_VF_MODE_E.</span>
<a name="l01545"></a>01545 <span class="comment"> *</span>
<a name="l01546"></a>01546 <span class="comment"> * This CSR should only be written and only be migrated when the corresponding</span>
<a name="l01547"></a>01547 <span class="comment"> * CPL/CQ and SQ are idle. The corresponding NQM_VF()_CQ(0)_ENA[ENABLE] is</span>
<a name="l01548"></a>01548 <span class="comment"> * an enable for the CPL/CQ.  NQM_VF()_CQ()_ENA[ENABLE] describes CPL/CQ idle</span>
<a name="l01549"></a>01549 <span class="comment"> * conditions. The corresponding NQM_VF()_SQ(0)_ENA[ENABLE] is an enable for</span>
<a name="l01550"></a>01550 <span class="comment"> * the SQ. NQM_VF()_SQ(0)_ENA[ENABLE] describes SQ idle conditions.</span>
<a name="l01551"></a>01551 <span class="comment"> */</span>
<a name="l01552"></a><a class="code" href="unioncvmx__nqm__vfx__aqa.html">01552</a> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__vfx__aqa.html" title="cvmx_nqm_vf::_aqa">cvmx_nqm_vfx_aqa</a> {
<a name="l01553"></a><a class="code" href="unioncvmx__nqm__vfx__aqa.html#aac8a6a89d4b39b04def9fbb81cb7e792">01553</a>     uint32_t <a class="code" href="unioncvmx__nqm__vfx__aqa.html#aac8a6a89d4b39b04def9fbb81cb7e792">u32</a>;
<a name="l01554"></a><a class="code" href="structcvmx__nqm__vfx__aqa_1_1cvmx__nqm__vfx__aqa__s.html">01554</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__vfx__aqa_1_1cvmx__nqm__vfx__aqa__s.html">cvmx_nqm_vfx_aqa_s</a> {
<a name="l01555"></a>01555 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01556"></a>01556 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__nqm__vfx__aqa_1_1cvmx__nqm__vfx__aqa__s.html#a0495f182df3ded94b6552e7eeea2df8f">reserved_28_31</a>               : 4;
<a name="l01557"></a>01557     uint32_t <a class="code" href="structcvmx__nqm__vfx__aqa_1_1cvmx__nqm__vfx__aqa__s.html#a231eb857e854d394bfde3bb47df05c74">acqs</a>                         : 12; <span class="comment">/**&lt; Admin completion queue size. Defines the size of the admin completion</span>
<a name="l01558"></a>01558 <span class="comment">                                                         queue in entries. The minimum size of the admin completion queue is</span>
<a name="l01559"></a>01559 <span class="comment">                                                         two entries. The maximum size of the admin completion queue is 4096</span>
<a name="l01560"></a>01560 <span class="comment">                                                         entries. This field is read-only when both NQM_VF()_CC[EN] and</span>
<a name="l01561"></a>01561 <span class="comment">                                                         NQM_VF()_CSTS[RDY] are asserted. */</span>
<a name="l01562"></a>01562     uint32_t <a class="code" href="structcvmx__nqm__vfx__aqa_1_1cvmx__nqm__vfx__aqa__s.html#a22967e3da0fda20aac77342e7a231fd5">reserved_12_15</a>               : 4;
<a name="l01563"></a>01563     uint32_t <a class="code" href="structcvmx__nqm__vfx__aqa_1_1cvmx__nqm__vfx__aqa__s.html#a3cbc9645bf60d58cd0b6d04a7702af6f">asqs</a>                         : 12; <span class="comment">/**&lt; Admin submission queue size. Defines the size of the admin submission</span>
<a name="l01564"></a>01564 <span class="comment">                                                         queue in entries. The minimum size of the admin submission queue is</span>
<a name="l01565"></a>01565 <span class="comment">                                                         two entries. The maximum size of the admin submission queue is 4096</span>
<a name="l01566"></a>01566 <span class="comment">                                                         entries. This field is read-only when both NQM_VF()_CC[EN] and</span>
<a name="l01567"></a>01567 <span class="comment">                                                         NQM_VF()_CSTS[RDY] are asserted. */</span>
<a name="l01568"></a>01568 <span class="preprocessor">#else</span>
<a name="l01569"></a><a class="code" href="structcvmx__nqm__vfx__aqa_1_1cvmx__nqm__vfx__aqa__s.html#a3cbc9645bf60d58cd0b6d04a7702af6f">01569</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__nqm__vfx__aqa_1_1cvmx__nqm__vfx__aqa__s.html#a3cbc9645bf60d58cd0b6d04a7702af6f">asqs</a>                         : 12;
<a name="l01570"></a><a class="code" href="structcvmx__nqm__vfx__aqa_1_1cvmx__nqm__vfx__aqa__s.html#a22967e3da0fda20aac77342e7a231fd5">01570</a>     uint32_t <a class="code" href="structcvmx__nqm__vfx__aqa_1_1cvmx__nqm__vfx__aqa__s.html#a22967e3da0fda20aac77342e7a231fd5">reserved_12_15</a>               : 4;
<a name="l01571"></a><a class="code" href="structcvmx__nqm__vfx__aqa_1_1cvmx__nqm__vfx__aqa__s.html#a231eb857e854d394bfde3bb47df05c74">01571</a>     uint32_t <a class="code" href="structcvmx__nqm__vfx__aqa_1_1cvmx__nqm__vfx__aqa__s.html#a231eb857e854d394bfde3bb47df05c74">acqs</a>                         : 12;
<a name="l01572"></a><a class="code" href="structcvmx__nqm__vfx__aqa_1_1cvmx__nqm__vfx__aqa__s.html#a0495f182df3ded94b6552e7eeea2df8f">01572</a>     uint32_t <a class="code" href="structcvmx__nqm__vfx__aqa_1_1cvmx__nqm__vfx__aqa__s.html#a0495f182df3ded94b6552e7eeea2df8f">reserved_28_31</a>               : 4;
<a name="l01573"></a>01573 <span class="preprocessor">#endif</span>
<a name="l01574"></a>01574 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__nqm__vfx__aqa.html#a8ecb3d1db62fda12775d845dc6f4e1b1">s</a>;
<a name="l01575"></a><a class="code" href="unioncvmx__nqm__vfx__aqa.html#afadc5cd6222bc80d0d40201b6ff6e952">01575</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__vfx__aqa_1_1cvmx__nqm__vfx__aqa__s.html">cvmx_nqm_vfx_aqa_s</a>             <a class="code" href="unioncvmx__nqm__vfx__aqa.html#afadc5cd6222bc80d0d40201b6ff6e952">cn73xx</a>;
<a name="l01576"></a>01576 };
<a name="l01577"></a><a class="code" href="cvmx-nqm-defs_8h.html#a76868efc99094213319ae4a4de6e142b">01577</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__vfx__aqa.html" title="cvmx_nqm_vf::_aqa">cvmx_nqm_vfx_aqa</a> <a class="code" href="unioncvmx__nqm__vfx__aqa.html" title="cvmx_nqm_vf::_aqa">cvmx_nqm_vfx_aqa_t</a>;
<a name="l01578"></a>01578 <span class="comment"></span>
<a name="l01579"></a>01579 <span class="comment">/**</span>
<a name="l01580"></a>01580 <span class="comment"> * cvmx_nqm_vf#_asq</span>
<a name="l01581"></a>01581 <span class="comment"> *</span>
<a name="l01582"></a>01582 <span class="comment"> * NQM_VF(x)_ASQ is the NVMe-standard admin submission queue base address (ASQ)</span>
<a name="l01583"></a>01583 <span class="comment"> * CSR for function x. NQM_VF_MODE[VF_MODE] selects the functions that are actually</span>
<a name="l01584"></a>01584 <span class="comment"> * present in the hardware. See NQM_VF_MODE_E.</span>
<a name="l01585"></a>01585 <span class="comment"> *</span>
<a name="l01586"></a>01586 <span class="comment"> * This CSR should only be written and only be migrated when the corresponding</span>
<a name="l01587"></a>01587 <span class="comment"> * admin SQ is idle. The corresponding NQM_VF()_SQ(0)_ENA[ENABLE] is an enable</span>
<a name="l01588"></a>01588 <span class="comment"> * for the admin SQ. NQM_VF()_SQ()_ENA[ENABLE] describes SQ idle conditions.</span>
<a name="l01589"></a>01589 <span class="comment"> */</span>
<a name="l01590"></a><a class="code" href="unioncvmx__nqm__vfx__asq.html">01590</a> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__vfx__asq.html" title="cvmx_nqm_vf::_asq">cvmx_nqm_vfx_asq</a> {
<a name="l01591"></a><a class="code" href="unioncvmx__nqm__vfx__asq.html#a4749a824c14c3018f741a7943507ad7b">01591</a>     uint64_t <a class="code" href="unioncvmx__nqm__vfx__asq.html#a4749a824c14c3018f741a7943507ad7b">u64</a>;
<a name="l01592"></a><a class="code" href="structcvmx__nqm__vfx__asq_1_1cvmx__nqm__vfx__asq__s.html">01592</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__vfx__asq_1_1cvmx__nqm__vfx__asq__s.html">cvmx_nqm_vfx_asq_s</a> {
<a name="l01593"></a>01593 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01594"></a>01594 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__vfx__asq_1_1cvmx__nqm__vfx__asq__s.html#a2c2a06639b9e48a109b65362cebcc9f9">asqb</a>                         : 52; <span class="comment">/**&lt; Admin submission queue base. Indicates the 64-bit physical address for</span>
<a name="l01595"></a>01595 <span class="comment">                                                         the admin submission queue. This address shall be memory page aligned</span>
<a name="l01596"></a>01596 <span class="comment">                                                         (based upon NQM_VF()_CC[MPS]). All admin commands, including creation</span>
<a name="l01597"></a>01597 <span class="comment">                                                         of I/O submission queues and I/O completions queues shall be submitted</span>
<a name="l01598"></a>01598 <span class="comment">                                                         to this queue.  This field is read-only when both NQM_VF()_CC[EN]</span>
<a name="l01599"></a>01599 <span class="comment">                                                         and NQM_VF()_CSTS[RDY] are asserted. */</span>
<a name="l01600"></a>01600     uint64_t <a class="code" href="structcvmx__nqm__vfx__asq_1_1cvmx__nqm__vfx__asq__s.html#a0b87502c25d29c024e4f0f0721e8e734">reserved_0_11</a>                : 12;
<a name="l01601"></a>01601 <span class="preprocessor">#else</span>
<a name="l01602"></a><a class="code" href="structcvmx__nqm__vfx__asq_1_1cvmx__nqm__vfx__asq__s.html#a0b87502c25d29c024e4f0f0721e8e734">01602</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__vfx__asq_1_1cvmx__nqm__vfx__asq__s.html#a0b87502c25d29c024e4f0f0721e8e734">reserved_0_11</a>                : 12;
<a name="l01603"></a><a class="code" href="structcvmx__nqm__vfx__asq_1_1cvmx__nqm__vfx__asq__s.html#a2c2a06639b9e48a109b65362cebcc9f9">01603</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__asq_1_1cvmx__nqm__vfx__asq__s.html#a2c2a06639b9e48a109b65362cebcc9f9">asqb</a>                         : 52;
<a name="l01604"></a>01604 <span class="preprocessor">#endif</span>
<a name="l01605"></a>01605 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__nqm__vfx__asq.html#af9bb2a84c9af0a4192879f85316e0af9">s</a>;
<a name="l01606"></a><a class="code" href="unioncvmx__nqm__vfx__asq.html#aebf104408d88f69db75cecb675c6b609">01606</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__vfx__asq_1_1cvmx__nqm__vfx__asq__s.html">cvmx_nqm_vfx_asq_s</a>             <a class="code" href="unioncvmx__nqm__vfx__asq.html#aebf104408d88f69db75cecb675c6b609">cn73xx</a>;
<a name="l01607"></a>01607 };
<a name="l01608"></a><a class="code" href="cvmx-nqm-defs_8h.html#aa6064c4146b166770ea123bc4b6db210">01608</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__vfx__asq.html" title="cvmx_nqm_vf::_asq">cvmx_nqm_vfx_asq</a> <a class="code" href="unioncvmx__nqm__vfx__asq.html" title="cvmx_nqm_vf::_asq">cvmx_nqm_vfx_asq_t</a>;
<a name="l01609"></a>01609 <span class="comment"></span>
<a name="l01610"></a>01610 <span class="comment">/**</span>
<a name="l01611"></a>01611 <span class="comment"> * cvmx_nqm_vf#_cap</span>
<a name="l01612"></a>01612 <span class="comment"> *</span>
<a name="l01613"></a>01613 <span class="comment"> * NQM_VF(x)_CAP is the NVMe-standard controller capabilities (CAP) CSR for</span>
<a name="l01614"></a>01614 <span class="comment"> * function x. NQM_VF_MODE[VF_MODE] selects the functions that are actually</span>
<a name="l01615"></a>01615 <span class="comment"> * present in the hardware. See NQM_VF_MODE_E.</span>
<a name="l01616"></a>01616 <span class="comment"> */</span>
<a name="l01617"></a><a class="code" href="unioncvmx__nqm__vfx__cap.html">01617</a> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__vfx__cap.html" title="cvmx_nqm_vf::_cap">cvmx_nqm_vfx_cap</a> {
<a name="l01618"></a><a class="code" href="unioncvmx__nqm__vfx__cap.html#a917f0dabeac7c0c81e10f038b2b6f00e">01618</a>     uint64_t <a class="code" href="unioncvmx__nqm__vfx__cap.html#a917f0dabeac7c0c81e10f038b2b6f00e">u64</a>;
<a name="l01619"></a><a class="code" href="structcvmx__nqm__vfx__cap_1_1cvmx__nqm__vfx__cap__s.html">01619</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__vfx__cap_1_1cvmx__nqm__vfx__cap__s.html">cvmx_nqm_vfx_cap_s</a> {
<a name="l01620"></a>01620 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01621"></a>01621 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__vfx__cap_1_1cvmx__nqm__vfx__cap__s.html#a0d0efe17c66007a12286d75e0ee36098">reserved_56_63</a>               : 8;
<a name="l01622"></a>01622     uint64_t <a class="code" href="structcvmx__nqm__vfx__cap_1_1cvmx__nqm__vfx__cap__s.html#a596f7a6b1ec6e37175d6832baaf63871">mpsmax</a>                       : 4;  <span class="comment">/**&lt; Memory page size maximum.  The maximum host</span>
<a name="l01623"></a>01623 <span class="comment">                                                         memory page size supported by this controller, specified</span>
<a name="l01624"></a>01624 <span class="comment">                                                         as (2 ^ (12 + MPSMAX)) bytes.  This controller supports the full</span>
<a name="l01625"></a>01625 <span class="comment">                                                         range from 4 KB to 128 MB as denoted by the value of 0xF. */</span>
<a name="l01626"></a>01626     uint64_t <a class="code" href="structcvmx__nqm__vfx__cap_1_1cvmx__nqm__vfx__cap__s.html#aaac21c0d1afe755ef94b34fd67303786">mpsmin</a>                       : 4;  <span class="comment">/**&lt; Memory page size minimum. The minimum host memory</span>
<a name="l01627"></a>01627 <span class="comment">                                                         page size supported by this controller, specified as</span>
<a name="l01628"></a>01628 <span class="comment">                                                         (2 ^ (12 + MPSMIN)) bytes, thus 0x0 corresponds to 4 KB.  The host</span>
<a name="l01629"></a>01629 <span class="comment">                                                         shall not configure a memory page size in NQM_VF()_CC[MPS] that is</span>
<a name="l01630"></a>01630 <span class="comment">                                                         smaller than this value. */</span>
<a name="l01631"></a>01631     uint64_t <a class="code" href="structcvmx__nqm__vfx__cap_1_1cvmx__nqm__vfx__cap__s.html#a158f0fc3bdb10f3bf420946b37a8d22b">reserved_45_47</a>               : 3;
<a name="l01632"></a>01632     uint64_t <a class="code" href="structcvmx__nqm__vfx__cap_1_1cvmx__nqm__vfx__cap__s.html#adc20b11be2ce6263c6ccfdb6c98a6f54">css</a>                          : 8;  <span class="comment">/**&lt; Command set supported. Only the NVM command set is supported. */</span>
<a name="l01633"></a>01633     uint64_t <a class="code" href="structcvmx__nqm__vfx__cap_1_1cvmx__nqm__vfx__cap__s.html#af2dfa0fdd714c82597b1c89845542e94">nssrs</a>                        : 1;  <span class="comment">/**&lt; NVM subsystem reset is not supported. */</span>
<a name="l01634"></a>01634     uint64_t <a class="code" href="structcvmx__nqm__vfx__cap_1_1cvmx__nqm__vfx__cap__s.html#a3d82199807680d300db8c26dd6fc920d">dstrd</a>                        : 4;  <span class="comment">/**&lt; Doorbell stride.  The stride is specified as (2 ^ (2 + DSTRD)) in</span>
<a name="l01635"></a>01635 <span class="comment">                                                         bytes.  A value of 0x0 indicates a stride of 4 bytes, where the</span>
<a name="l01636"></a>01636 <span class="comment">                                                         doorbell registers are packed without reserved space between each</span>
<a name="l01637"></a>01637 <span class="comment">                                                         register. */</span>
<a name="l01638"></a>01638     uint64_t <a class="code" href="structcvmx__nqm__vfx__cap_1_1cvmx__nqm__vfx__cap__s.html#aff6af383b2c827749e9240967bb0fce7">to</a>                           : 8;  <span class="comment">/**&lt; Timeout.  Worst case time that host software shall wait</span>
<a name="l01639"></a>01639 <span class="comment">                                                         for the controller to become ready (NQM_VF()_CSTS[RDY] set) after a</span>
<a name="l01640"></a>01640 <span class="comment">                                                         power-on or reset.  This worst case time may be experienced after</span>
<a name="l01641"></a>01641 <span class="comment">                                                         an unclean shutdown; typical times are expected to be much shorter.</span>
<a name="l01642"></a>01642 <span class="comment">                                                         This field is in 500 millisecond units.  The reset value corresponds</span>
<a name="l01643"></a>01643 <span class="comment">                                                         to 127.5 seconds.</span>
<a name="l01644"></a>01644 <span class="comment">                                                         [TO] is a RO copy of NQM_CFG[TO]. [TO] can be modified by software</span>
<a name="l01645"></a>01645 <span class="comment">                                                         via NQM_CFG. */</span>
<a name="l01646"></a>01646     uint64_t <a class="code" href="structcvmx__nqm__vfx__cap_1_1cvmx__nqm__vfx__cap__s.html#a11e56f020010e77dff041b494c8b7c3d">reserved_19_23</a>               : 5;
<a name="l01647"></a>01647     uint64_t <a class="code" href="structcvmx__nqm__vfx__cap_1_1cvmx__nqm__vfx__cap__s.html#a3a8a593d5914a98bc10c1e0aa7ba2536">ams</a>                          : 2;  <span class="comment">/**&lt; Arbitration mechanism supported.  Only round-robin is supported. */</span>
<a name="l01648"></a>01648     uint64_t <a class="code" href="structcvmx__nqm__vfx__cap_1_1cvmx__nqm__vfx__cap__s.html#a038ae1e621fbebc3b315bdc4ce0d7c55">cqr</a>                          : 1;  <span class="comment">/**&lt; Contiguous queues required.  The controller supports I/O submission</span>
<a name="l01649"></a>01649 <span class="comment">                                                         queues and I/O completion queues that are not physically contiguous. */</span>
<a name="l01650"></a>01650     uint64_t <a class="code" href="structcvmx__nqm__vfx__cap_1_1cvmx__nqm__vfx__cap__s.html#affbc11cfd71ba9f581ffa131697f5559">mqes</a>                         : 16; <span class="comment">/**&lt; Maximum queue entries supported.  Indicates the maximum</span>
<a name="l01651"></a>01651 <span class="comment">                                                         individual queue size that the controller supports. This value applies</span>
<a name="l01652"></a>01652 <span class="comment">                                                         to each of the I/O submission queues and I/O completion queues that</span>
<a name="l01653"></a>01653 <span class="comment">                                                         host software may create. This is a 0&apos;s based value. The value</span>
<a name="l01654"></a>01654 <span class="comment">                                                         0x0FFF indicate 4096 entries. */</span>
<a name="l01655"></a>01655 <span class="preprocessor">#else</span>
<a name="l01656"></a><a class="code" href="structcvmx__nqm__vfx__cap_1_1cvmx__nqm__vfx__cap__s.html#affbc11cfd71ba9f581ffa131697f5559">01656</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__vfx__cap_1_1cvmx__nqm__vfx__cap__s.html#affbc11cfd71ba9f581ffa131697f5559">mqes</a>                         : 16;
<a name="l01657"></a><a class="code" href="structcvmx__nqm__vfx__cap_1_1cvmx__nqm__vfx__cap__s.html#a038ae1e621fbebc3b315bdc4ce0d7c55">01657</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__cap_1_1cvmx__nqm__vfx__cap__s.html#a038ae1e621fbebc3b315bdc4ce0d7c55">cqr</a>                          : 1;
<a name="l01658"></a><a class="code" href="structcvmx__nqm__vfx__cap_1_1cvmx__nqm__vfx__cap__s.html#a3a8a593d5914a98bc10c1e0aa7ba2536">01658</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__cap_1_1cvmx__nqm__vfx__cap__s.html#a3a8a593d5914a98bc10c1e0aa7ba2536">ams</a>                          : 2;
<a name="l01659"></a><a class="code" href="structcvmx__nqm__vfx__cap_1_1cvmx__nqm__vfx__cap__s.html#a11e56f020010e77dff041b494c8b7c3d">01659</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__cap_1_1cvmx__nqm__vfx__cap__s.html#a11e56f020010e77dff041b494c8b7c3d">reserved_19_23</a>               : 5;
<a name="l01660"></a><a class="code" href="structcvmx__nqm__vfx__cap_1_1cvmx__nqm__vfx__cap__s.html#aff6af383b2c827749e9240967bb0fce7">01660</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__cap_1_1cvmx__nqm__vfx__cap__s.html#aff6af383b2c827749e9240967bb0fce7">to</a>                           : 8;
<a name="l01661"></a><a class="code" href="structcvmx__nqm__vfx__cap_1_1cvmx__nqm__vfx__cap__s.html#a3d82199807680d300db8c26dd6fc920d">01661</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__cap_1_1cvmx__nqm__vfx__cap__s.html#a3d82199807680d300db8c26dd6fc920d">dstrd</a>                        : 4;
<a name="l01662"></a><a class="code" href="structcvmx__nqm__vfx__cap_1_1cvmx__nqm__vfx__cap__s.html#af2dfa0fdd714c82597b1c89845542e94">01662</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__cap_1_1cvmx__nqm__vfx__cap__s.html#af2dfa0fdd714c82597b1c89845542e94">nssrs</a>                        : 1;
<a name="l01663"></a><a class="code" href="structcvmx__nqm__vfx__cap_1_1cvmx__nqm__vfx__cap__s.html#adc20b11be2ce6263c6ccfdb6c98a6f54">01663</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__cap_1_1cvmx__nqm__vfx__cap__s.html#adc20b11be2ce6263c6ccfdb6c98a6f54">css</a>                          : 8;
<a name="l01664"></a><a class="code" href="structcvmx__nqm__vfx__cap_1_1cvmx__nqm__vfx__cap__s.html#a158f0fc3bdb10f3bf420946b37a8d22b">01664</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__cap_1_1cvmx__nqm__vfx__cap__s.html#a158f0fc3bdb10f3bf420946b37a8d22b">reserved_45_47</a>               : 3;
<a name="l01665"></a><a class="code" href="structcvmx__nqm__vfx__cap_1_1cvmx__nqm__vfx__cap__s.html#aaac21c0d1afe755ef94b34fd67303786">01665</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__cap_1_1cvmx__nqm__vfx__cap__s.html#aaac21c0d1afe755ef94b34fd67303786">mpsmin</a>                       : 4;
<a name="l01666"></a><a class="code" href="structcvmx__nqm__vfx__cap_1_1cvmx__nqm__vfx__cap__s.html#a596f7a6b1ec6e37175d6832baaf63871">01666</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__cap_1_1cvmx__nqm__vfx__cap__s.html#a596f7a6b1ec6e37175d6832baaf63871">mpsmax</a>                       : 4;
<a name="l01667"></a><a class="code" href="structcvmx__nqm__vfx__cap_1_1cvmx__nqm__vfx__cap__s.html#a0d0efe17c66007a12286d75e0ee36098">01667</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__cap_1_1cvmx__nqm__vfx__cap__s.html#a0d0efe17c66007a12286d75e0ee36098">reserved_56_63</a>               : 8;
<a name="l01668"></a>01668 <span class="preprocessor">#endif</span>
<a name="l01669"></a>01669 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__nqm__vfx__cap.html#a74ca884b58ad87b1d8eba870a36d54f1">s</a>;
<a name="l01670"></a><a class="code" href="unioncvmx__nqm__vfx__cap.html#a974f3395916c007ade77dd4191fd08c6">01670</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__vfx__cap_1_1cvmx__nqm__vfx__cap__s.html">cvmx_nqm_vfx_cap_s</a>             <a class="code" href="unioncvmx__nqm__vfx__cap.html#a974f3395916c007ade77dd4191fd08c6">cn73xx</a>;
<a name="l01671"></a>01671 };
<a name="l01672"></a><a class="code" href="cvmx-nqm-defs_8h.html#a65fa118dd3c214d89e4d70e86e41d77d">01672</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__vfx__cap.html" title="cvmx_nqm_vf::_cap">cvmx_nqm_vfx_cap</a> <a class="code" href="unioncvmx__nqm__vfx__cap.html" title="cvmx_nqm_vf::_cap">cvmx_nqm_vfx_cap_t</a>;
<a name="l01673"></a>01673 <span class="comment"></span>
<a name="l01674"></a>01674 <span class="comment">/**</span>
<a name="l01675"></a>01675 <span class="comment"> * cvmx_nqm_vf#_cc</span>
<a name="l01676"></a>01676 <span class="comment"> *</span>
<a name="l01677"></a>01677 <span class="comment"> * NQM_VF(x)_CC is the NVMe-standard controller configuration (CC) CSR for</span>
<a name="l01678"></a>01678 <span class="comment"> * function x. NQM_VF_MODE[VF_MODE] selects the functions that are actually</span>
<a name="l01679"></a>01679 <span class="comment"> * present in the hardware. See NQM_VF_MODE_E.</span>
<a name="l01680"></a>01680 <span class="comment"> */</span>
<a name="l01681"></a><a class="code" href="unioncvmx__nqm__vfx__cc.html">01681</a> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__vfx__cc.html" title="cvmx_nqm_vf::_cc">cvmx_nqm_vfx_cc</a> {
<a name="l01682"></a><a class="code" href="unioncvmx__nqm__vfx__cc.html#a73208dd3ea293d5a7f74c1f52d560e19">01682</a>     uint32_t <a class="code" href="unioncvmx__nqm__vfx__cc.html#a73208dd3ea293d5a7f74c1f52d560e19">u32</a>;
<a name="l01683"></a><a class="code" href="structcvmx__nqm__vfx__cc_1_1cvmx__nqm__vfx__cc__s.html">01683</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__vfx__cc_1_1cvmx__nqm__vfx__cc__s.html">cvmx_nqm_vfx_cc_s</a> {
<a name="l01684"></a>01684 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01685"></a>01685 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__nqm__vfx__cc_1_1cvmx__nqm__vfx__cc__s.html#ab92ce0b20e3c09842105587f6d08b7a5">reserved_24_31</a>               : 8;
<a name="l01686"></a>01686     uint32_t <a class="code" href="structcvmx__nqm__vfx__cc_1_1cvmx__nqm__vfx__cc__s.html#a7f622d73c61a6515222fec6f368dc152">iocqes</a>                       : 4;  <span class="comment">/**&lt; I/O completion queue entry size.  Defines the I/O</span>
<a name="l01687"></a>01687 <span class="comment">                                                         completion queue entry size in bytes and is formatted as a power of</span>
<a name="l01688"></a>01688 <span class="comment">                                                         two (2^n).  The value 0x4 corresponds to a size of 16 bytes.  The</span>
<a name="l01689"></a>01689 <span class="comment">                                                         value is also reflected in byte 513 of the identify controller data</span>
<a name="l01690"></a>01690 <span class="comment">                                                         structure. */</span>
<a name="l01691"></a>01691     uint32_t <a class="code" href="structcvmx__nqm__vfx__cc_1_1cvmx__nqm__vfx__cc__s.html#a0883b623613216fe32bfe280900304bc">iosqes</a>                       : 4;  <span class="comment">/**&lt; I/O submission queue entry size.  Defines the I/O</span>
<a name="l01692"></a>01692 <span class="comment">                                                         submission queue entry size  in bytes and is formatted as a power of</span>
<a name="l01693"></a>01693 <span class="comment">                                                         two (2^n).  The value 0x6 corresponds to a size of 64 bytes.  The</span>
<a name="l01694"></a>01694 <span class="comment">                                                         value is also reflected in byte 512 of the identify controller data</span>
<a name="l01695"></a>01695 <span class="comment">                                                         structure. */</span>
<a name="l01696"></a>01696     uint32_t <a class="code" href="structcvmx__nqm__vfx__cc_1_1cvmx__nqm__vfx__cc__s.html#a6c0540e9feb46fcd9b6b0612cbbefe5b">shn</a>                          : 2;  <span class="comment">/**&lt; Shutdown notification.  Initiates shutdown</span>
<a name="l01697"></a>01697 <span class="comment">                                                         processing when a shutdown is occurring (i.e., a power down condition</span>
<a name="l01698"></a>01698 <span class="comment">                                                         is expected). For a normal shutdown notification, it is expected that</span>
<a name="l01699"></a>01699 <span class="comment">                                                         the controller is given time to process the shutdown notification.</span>
<a name="l01700"></a>01700 <span class="comment">                                                         For an abrupt shutdown notification, the host may not wait for</span>
<a name="l01701"></a>01701 <span class="comment">                                                         shutdown processing to complete before power is lost.</span>
<a name="l01702"></a>01702 <span class="comment">                                                         The shutdown notification values are defined as:</span>
<a name="l01703"></a>01703 <span class="comment">                                                              0x0 = No notification; no effect.</span>
<a name="l01704"></a>01704 <span class="comment">                                                              0x1 = Normal shutdown notification.</span>
<a name="l01705"></a>01705 <span class="comment">                                                              0x2 = Abrupt shutdown notification.</span>
<a name="l01706"></a>01706 <span class="comment">                                                         This field should be written by host software prior to any power down</span>
<a name="l01707"></a>01707 <span class="comment">                                                         condition and prior to any change of the PCI power management state.</span>
<a name="l01708"></a>01708 <span class="comment">                                                         It is recommended that this field also be written prior to a warm</span>
<a name="l01709"></a>01709 <span class="comment">                                                         reboot. To determine when shutdown processing is complete, refer to</span>
<a name="l01710"></a>01710 <span class="comment">                                                         NQM_VF()_CSTS[SHST]. */</span>
<a name="l01711"></a>01711     uint32_t <a class="code" href="structcvmx__nqm__vfx__cc_1_1cvmx__nqm__vfx__cc__s.html#a606d1dabcff397802897c58f501e96ab">ams</a>                          : 3;  <span class="comment">/**&lt; Arbitration mechanism selected:  Selects the arbitration</span>
<a name="l01712"></a>01712 <span class="comment">                                                         mechanism to be used.  The controller only support round-robin (0x0). */</span>
<a name="l01713"></a>01713     uint32_t <a class="code" href="structcvmx__nqm__vfx__cc_1_1cvmx__nqm__vfx__cc__s.html#a6ebc5f8b44ec0f928dcc4c1fdb032ab4">mps</a>                          : 4;  <span class="comment">/**&lt; Memory page size.  Indicates the host memory page size in</span>
<a name="l01714"></a>01714 <span class="comment">                                                         (2 ^ (12 + MPS)) bytes. The minimum host memory page</span>
<a name="l01715"></a>01715 <span class="comment">                                                         size is 4KB and the maximum host memory page size is 128MB as defined</span>
<a name="l01716"></a>01716 <span class="comment">                                                         by NQM_VF()_CAP[MPSMAX] and NQM_VF()_CAP[MPSMIN].</span>
<a name="l01717"></a>01717 <span class="comment">                                                         This field describes the value used for PRP entry size. */</span>
<a name="l01718"></a>01718     uint32_t <a class="code" href="structcvmx__nqm__vfx__cc_1_1cvmx__nqm__vfx__cc__s.html#a420792b4fdda3364dc9430e45da22186">css</a>                          : 3;  <span class="comment">/**&lt; I/O command set selected:  Only NVM command set (0x0) is supported. */</span>
<a name="l01719"></a>01719     uint32_t <a class="code" href="structcvmx__nqm__vfx__cc_1_1cvmx__nqm__vfx__cc__s.html#a1e9b28ac9c0f812f303cf9c0442a6e32">reserved_1_3</a>                 : 3;
<a name="l01720"></a>01720     uint32_t <a class="code" href="structcvmx__nqm__vfx__cc_1_1cvmx__nqm__vfx__cc__s.html#a7793df30e1fb934bbdd476cab810b450">en</a>                           : 1;  <span class="comment">/**&lt; Enable. When set, enables the NVMe controller. [EN] is a queue</span>
<a name="l01721"></a>01721 <span class="comment">                                                         enable for the SQ&apos;s and CPL/CQ&apos;s together with corresponding</span>
<a name="l01722"></a>01722 <span class="comment">                                                         NQM_VF()_CSTS[RDY] and NQM_VF()_SQ()_ENA[ENABLE]/NQM_VF()_CQ()_ENA[ENABLE].</span>
<a name="l01723"></a>01723 <span class="comment">                                                         See the NQM_VF()_SQ()_ENA[ENABLE] and NQM_VF()_CQ()_ENA[ENABLE]</span>
<a name="l01724"></a>01724 <span class="comment">                                                         descriptions.</span>
<a name="l01725"></a>01725 <span class="comment">                                                         NQM clears [EN] on an FLR to the corresponding function. This</span>
<a name="l01726"></a>01726 <span class="comment">                                                         immediately disables the SQ and CPL/CQ transfers for the function.</span>
<a name="l01727"></a>01727 <span class="comment">                                                         NQM clears all NQM_VF(0..1027)_CC[EN] on a PF FLR or a PCIe</span>
<a name="l01728"></a>01728 <span class="comment">                                                         MAC reset. See NQM_VF(0..1027)_INT[FLR] and NQM_INT[PCIE_MAC_RESET].</span>
<a name="l01729"></a>01729 <span class="comment">                                                         See NQM_VF()_INT[FLR,CCW] and corresponding NQM_INTSN_E::NQM_VF()_INT.</span>
<a name="l01730"></a>01730 <span class="comment">                                                         OCTEON CPUs can receive an interrupt when [EN] transitions,</span>
<a name="l01731"></a>01731 <span class="comment">                                                         perform a controller reset, and eventually clear corresponding</span>
<a name="l01732"></a>01732 <span class="comment">                                                         NQM_VF()_CSTS[RDY].</span>
<a name="l01733"></a>01733 <span class="comment">                                                         NQM clears all NQM_VF(1..1027)_CC[EN] on a VF_ENABLE de-assertion.</span>
<a name="l01734"></a>01734 <span class="comment">                                                         VF_ENABLE has no effect on NQM_VF(0)_CC[EN]. See</span>
<a name="l01735"></a>01735 <span class="comment">                                                         NQM_INT[PCIE_VF_ENABLE_CLR].</span>
<a name="l01736"></a>01736 <span class="comment">                                                         Current NVMe specifications for [EN]:</span>
<a name="l01737"></a>01737 <span class="comment">                                                         _ When set, the controller processes commands based</span>
<a name="l01738"></a>01738 <span class="comment">                                                          on submission queue tail doorbell writes. When clear, the</span>
<a name="l01739"></a>01739 <span class="comment">                                                          controller does not process commands nor post completion queue</span>
<a name="l01740"></a>01740 <span class="comment">                                                          entries to Completion Queues. When this field transitions from set to</span>
<a name="l01741"></a>01741 <span class="comment">                                                          clear, the controller is reset (referred to as a controller reset). The</span>
<a name="l01742"></a>01742 <span class="comment">                                                          reset deletes all I/O submission queues and I/O completion queues,</span>
<a name="l01743"></a>01743 <span class="comment">                                                          resets the admin submission queue and completion queue, and brings</span>
<a name="l01744"></a>01744 <span class="comment">                                                          the hardware to an idle state. The reset does not affect PCI Express</span>
<a name="l01745"></a>01745 <span class="comment">                                                          registers (including MMIO MSI-X registers), nor the admin queue</span>
<a name="l01746"></a>01746 <span class="comment">                                                          registers (AQA, ASQ, or ACQ). All other</span>
<a name="l01747"></a>01747 <span class="comment">                                                          controller registers and internal controller</span>
<a name="l01748"></a>01748 <span class="comment">                                                          state are reset to their default values. The controller ensures</span>
<a name="l01749"></a>01749 <span class="comment">                                                          that there is no data loss for commands that have had corresponding</span>
<a name="l01750"></a>01750 <span class="comment">                                                          completion queue entries posted to an I/O completion queue prior to</span>
<a name="l01751"></a>01751 <span class="comment">                                                          the reset operation.</span>
<a name="l01752"></a>01752 <span class="comment">                                                         _ When [EN] is cleared to 0, NQM_VF()_CSTS[RDY] is cleared to 0 by</span>
<a name="l01753"></a>01753 <span class="comment">                                                          the controller once the controller is ready to be re-enabled.</span>
<a name="l01754"></a>01754 <span class="comment">                                                          When [EN] is set to 1, the controller sets NQM_VF()_CSTS[RDY]</span>
<a name="l01755"></a>01755 <span class="comment">                                                          to 1 when it is ready to process commands. CSTS.RDY may be set</span>
<a name="l01756"></a>01756 <span class="comment">                                                          to 1 before namespace(s) are ready to be accessed.</span>
<a name="l01757"></a>01757 <span class="comment">                                                         _ Setting [EN] from a 0 to a 1 when NQM_VF()_CSTS[RDY] is a 1,</span>
<a name="l01758"></a>01758 <span class="comment">                                                          or clearing [EN] from a &apos;1&apos; to a &apos;0&apos; when NQM_VF()_CSTS[RDY]</span>
<a name="l01759"></a>01759 <span class="comment">                                                          is a &apos;0,&apos; has undefined results. The Admin Queue registers</span>
<a name="l01760"></a>01760 <span class="comment">                                                          (AQA, ASQ, and ACQ) shall only be modified when [EN] is cleared</span>
<a name="l01761"></a>01761 <span class="comment">                                                          to 0. */</span>
<a name="l01762"></a>01762 <span class="preprocessor">#else</span>
<a name="l01763"></a><a class="code" href="structcvmx__nqm__vfx__cc_1_1cvmx__nqm__vfx__cc__s.html#a7793df30e1fb934bbdd476cab810b450">01763</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__nqm__vfx__cc_1_1cvmx__nqm__vfx__cc__s.html#a7793df30e1fb934bbdd476cab810b450">en</a>                           : 1;
<a name="l01764"></a><a class="code" href="structcvmx__nqm__vfx__cc_1_1cvmx__nqm__vfx__cc__s.html#a1e9b28ac9c0f812f303cf9c0442a6e32">01764</a>     uint32_t <a class="code" href="structcvmx__nqm__vfx__cc_1_1cvmx__nqm__vfx__cc__s.html#a1e9b28ac9c0f812f303cf9c0442a6e32">reserved_1_3</a>                 : 3;
<a name="l01765"></a><a class="code" href="structcvmx__nqm__vfx__cc_1_1cvmx__nqm__vfx__cc__s.html#a420792b4fdda3364dc9430e45da22186">01765</a>     uint32_t <a class="code" href="structcvmx__nqm__vfx__cc_1_1cvmx__nqm__vfx__cc__s.html#a420792b4fdda3364dc9430e45da22186">css</a>                          : 3;
<a name="l01766"></a><a class="code" href="structcvmx__nqm__vfx__cc_1_1cvmx__nqm__vfx__cc__s.html#a6ebc5f8b44ec0f928dcc4c1fdb032ab4">01766</a>     uint32_t <a class="code" href="structcvmx__nqm__vfx__cc_1_1cvmx__nqm__vfx__cc__s.html#a6ebc5f8b44ec0f928dcc4c1fdb032ab4">mps</a>                          : 4;
<a name="l01767"></a><a class="code" href="structcvmx__nqm__vfx__cc_1_1cvmx__nqm__vfx__cc__s.html#a606d1dabcff397802897c58f501e96ab">01767</a>     uint32_t <a class="code" href="structcvmx__nqm__vfx__cc_1_1cvmx__nqm__vfx__cc__s.html#a606d1dabcff397802897c58f501e96ab">ams</a>                          : 3;
<a name="l01768"></a><a class="code" href="structcvmx__nqm__vfx__cc_1_1cvmx__nqm__vfx__cc__s.html#a6c0540e9feb46fcd9b6b0612cbbefe5b">01768</a>     uint32_t <a class="code" href="structcvmx__nqm__vfx__cc_1_1cvmx__nqm__vfx__cc__s.html#a6c0540e9feb46fcd9b6b0612cbbefe5b">shn</a>                          : 2;
<a name="l01769"></a><a class="code" href="structcvmx__nqm__vfx__cc_1_1cvmx__nqm__vfx__cc__s.html#a0883b623613216fe32bfe280900304bc">01769</a>     uint32_t <a class="code" href="structcvmx__nqm__vfx__cc_1_1cvmx__nqm__vfx__cc__s.html#a0883b623613216fe32bfe280900304bc">iosqes</a>                       : 4;
<a name="l01770"></a><a class="code" href="structcvmx__nqm__vfx__cc_1_1cvmx__nqm__vfx__cc__s.html#a7f622d73c61a6515222fec6f368dc152">01770</a>     uint32_t <a class="code" href="structcvmx__nqm__vfx__cc_1_1cvmx__nqm__vfx__cc__s.html#a7f622d73c61a6515222fec6f368dc152">iocqes</a>                       : 4;
<a name="l01771"></a><a class="code" href="structcvmx__nqm__vfx__cc_1_1cvmx__nqm__vfx__cc__s.html#ab92ce0b20e3c09842105587f6d08b7a5">01771</a>     uint32_t <a class="code" href="structcvmx__nqm__vfx__cc_1_1cvmx__nqm__vfx__cc__s.html#ab92ce0b20e3c09842105587f6d08b7a5">reserved_24_31</a>               : 8;
<a name="l01772"></a>01772 <span class="preprocessor">#endif</span>
<a name="l01773"></a>01773 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__nqm__vfx__cc.html#a4d8b68a0503d2b1b4dd0f86e9e25b416">s</a>;
<a name="l01774"></a><a class="code" href="unioncvmx__nqm__vfx__cc.html#ad9e2be2d728ebfcf2fe3cde0c83b2f7c">01774</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__vfx__cc_1_1cvmx__nqm__vfx__cc__s.html">cvmx_nqm_vfx_cc_s</a>              <a class="code" href="unioncvmx__nqm__vfx__cc.html#ad9e2be2d728ebfcf2fe3cde0c83b2f7c">cn73xx</a>;
<a name="l01775"></a>01775 };
<a name="l01776"></a><a class="code" href="cvmx-nqm-defs_8h.html#a6a372d4c77178773a58bdf491bfb250b">01776</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__vfx__cc.html" title="cvmx_nqm_vf::_cc">cvmx_nqm_vfx_cc</a> <a class="code" href="unioncvmx__nqm__vfx__cc.html" title="cvmx_nqm_vf::_cc">cvmx_nqm_vfx_cc_t</a>;
<a name="l01777"></a>01777 <span class="comment"></span>
<a name="l01778"></a>01778 <span class="comment">/**</span>
<a name="l01779"></a>01779 <span class="comment"> * cvmx_nqm_vf#_cpl#_base_addr_n_sz</span>
<a name="l01780"></a>01780 <span class="comment"> *</span>
<a name="l01781"></a>01781 <span class="comment"> * NQM_VF(x)_CPL(0..16)_BASE_ADDR_N_SZ are the CPL queue base addresses</span>
<a name="l01782"></a>01782 <span class="comment"> * for function x. Includes both admin and IO queues. NQM_VF_MODE[VF_MODE]</span>
<a name="l01783"></a>01783 <span class="comment"> * selects the queues and functions that are actually present in the</span>
<a name="l01784"></a>01784 <span class="comment"> * hardware. See NQM_VF_MODE_E.</span>
<a name="l01785"></a>01785 <span class="comment"> *</span>
<a name="l01786"></a>01786 <span class="comment"> * This CSR should only be written and should only be migrated when this</span>
<a name="l01787"></a>01787 <span class="comment"> * CPL/CQ is idle. The corresponding NQM_VF()_CQ()_ENA[ENABLE] is an enable</span>
<a name="l01788"></a>01788 <span class="comment"> * for this CPL/CQ. NQM_VF()_CQ()_ENA[ENABLE] describes CPL/CQ idle conditions.</span>
<a name="l01789"></a>01789 <span class="comment"> */</span>
<a name="l01790"></a><a class="code" href="unioncvmx__nqm__vfx__cplx__base__addr__n__sz.html">01790</a> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__vfx__cplx__base__addr__n__sz.html" title="cvmx_nqm_vf::_cpl::_base_addr_n_sz">cvmx_nqm_vfx_cplx_base_addr_n_sz</a> {
<a name="l01791"></a><a class="code" href="unioncvmx__nqm__vfx__cplx__base__addr__n__sz.html#a5a6f65a88f7bd16b9dd585c337bfea97">01791</a>     uint64_t <a class="code" href="unioncvmx__nqm__vfx__cplx__base__addr__n__sz.html#a5a6f65a88f7bd16b9dd585c337bfea97">u64</a>;
<a name="l01792"></a><a class="code" href="structcvmx__nqm__vfx__cplx__base__addr__n__sz_1_1cvmx__nqm__vfx__cplx__base__addr__n__sz__s.html">01792</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__vfx__cplx__base__addr__n__sz_1_1cvmx__nqm__vfx__cplx__base__addr__n__sz__s.html">cvmx_nqm_vfx_cplx_base_addr_n_sz_s</a> {
<a name="l01793"></a>01793 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01794"></a>01794 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__vfx__cplx__base__addr__n__sz_1_1cvmx__nqm__vfx__cplx__base__addr__n__sz__s.html#a4b813b96757546e651a6f09247e3b910">reserved_49_63</a>               : 15;
<a name="l01795"></a>01795     uint64_t <a class="code" href="structcvmx__nqm__vfx__cplx__base__addr__n__sz_1_1cvmx__nqm__vfx__cplx__base__addr__n__sz__s.html#a1f8beeeb676412b1d9cb72a6bf770823">qsize</a>                        : 14; <span class="comment">/**&lt; This value plus one defines the size of the (octeon) CPL queue queue in entries. The</span>
<a name="l01796"></a>01796 <span class="comment">                                                         minimum size of the queue is 2, so 1 should be the minimum programmed value for this</span>
<a name="l01797"></a>01797 <span class="comment">                                                         field. */</span>
<a name="l01798"></a>01798     uint64_t <a class="code" href="structcvmx__nqm__vfx__cplx__base__addr__n__sz_1_1cvmx__nqm__vfx__cplx__base__addr__n__sz__s.html#a8d4ab8031aa59b3015095e67ca842bc1">base_addr</a>                    : 35; <span class="comment">/**&lt; Base address for the (internal/CNXXXX completion) CPL circular queue</span>
<a name="l01799"></a>01799 <span class="comment">                                                         in L2/DRAM memory. The beginning of a CPL queue must be naturally-aligned on</span>
<a name="l01800"></a>01800 <span class="comment">                                                         a 128-byte boundary. ([BASE_ADDR] &lt;&lt; 7) is the OCTEON L2/DRAM</span>
<a name="l01801"></a>01801 <span class="comment">                                                         address of the beginning of the beginning of the CPL queue. */</span>
<a name="l01802"></a>01802 <span class="preprocessor">#else</span>
<a name="l01803"></a><a class="code" href="structcvmx__nqm__vfx__cplx__base__addr__n__sz_1_1cvmx__nqm__vfx__cplx__base__addr__n__sz__s.html#a8d4ab8031aa59b3015095e67ca842bc1">01803</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__vfx__cplx__base__addr__n__sz_1_1cvmx__nqm__vfx__cplx__base__addr__n__sz__s.html#a8d4ab8031aa59b3015095e67ca842bc1">base_addr</a>                    : 35;
<a name="l01804"></a><a class="code" href="structcvmx__nqm__vfx__cplx__base__addr__n__sz_1_1cvmx__nqm__vfx__cplx__base__addr__n__sz__s.html#a1f8beeeb676412b1d9cb72a6bf770823">01804</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__cplx__base__addr__n__sz_1_1cvmx__nqm__vfx__cplx__base__addr__n__sz__s.html#a1f8beeeb676412b1d9cb72a6bf770823">qsize</a>                        : 14;
<a name="l01805"></a><a class="code" href="structcvmx__nqm__vfx__cplx__base__addr__n__sz_1_1cvmx__nqm__vfx__cplx__base__addr__n__sz__s.html#a4b813b96757546e651a6f09247e3b910">01805</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__cplx__base__addr__n__sz_1_1cvmx__nqm__vfx__cplx__base__addr__n__sz__s.html#a4b813b96757546e651a6f09247e3b910">reserved_49_63</a>               : 15;
<a name="l01806"></a>01806 <span class="preprocessor">#endif</span>
<a name="l01807"></a>01807 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__nqm__vfx__cplx__base__addr__n__sz.html#a3ad7a692e913a2254748771ea5e2ced6">s</a>;
<a name="l01808"></a><a class="code" href="unioncvmx__nqm__vfx__cplx__base__addr__n__sz.html#abf353f5abe2f48746529f7a8b6490efe">01808</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__vfx__cplx__base__addr__n__sz_1_1cvmx__nqm__vfx__cplx__base__addr__n__sz__s.html">cvmx_nqm_vfx_cplx_base_addr_n_sz_s</a> <a class="code" href="unioncvmx__nqm__vfx__cplx__base__addr__n__sz.html#abf353f5abe2f48746529f7a8b6490efe">cn73xx</a>;
<a name="l01809"></a>01809 };
<a name="l01810"></a><a class="code" href="cvmx-nqm-defs_8h.html#a5180575c517a4ef561ac545a5f4ce77e">01810</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__vfx__cplx__base__addr__n__sz.html" title="cvmx_nqm_vf::_cpl::_base_addr_n_sz">cvmx_nqm_vfx_cplx_base_addr_n_sz</a> <a class="code" href="unioncvmx__nqm__vfx__cplx__base__addr__n__sz.html" title="cvmx_nqm_vf::_cpl::_base_addr_n_sz">cvmx_nqm_vfx_cplx_base_addr_n_sz_t</a>;
<a name="l01811"></a>01811 <span class="comment"></span>
<a name="l01812"></a>01812 <span class="comment">/**</span>
<a name="l01813"></a>01813 <span class="comment"> * cvmx_nqm_vf#_cpl#_h</span>
<a name="l01814"></a>01814 <span class="comment"> *</span>
<a name="l01815"></a>01815 <span class="comment"> * NQM_VF(x)_CPL(0..16)_H are the CPL queue heads for function x.</span>
<a name="l01816"></a>01816 <span class="comment"> * Includes both admin and IO queues. NQM_VF_MODE[VF_MODE] selects</span>
<a name="l01817"></a>01817 <span class="comment"> * the queues and functions that are actually present in the hardware.</span>
<a name="l01818"></a>01818 <span class="comment"> * See NQM_VF_MODE_E.</span>
<a name="l01819"></a>01819 <span class="comment"> *</span>
<a name="l01820"></a>01820 <span class="comment"> * This CSR should only be written and should only be migrated when this</span>
<a name="l01821"></a>01821 <span class="comment"> * CPL/CQ is idle. The corresponding NQM_VF()_CQ()_ENA[ENABLE] is an enable</span>
<a name="l01822"></a>01822 <span class="comment"> * for this CPL/CQ. NQM_VF()_CQ()_ENA[ENABLE] describes CPL/CQ idle conditions.</span>
<a name="l01823"></a>01823 <span class="comment"> */</span>
<a name="l01824"></a><a class="code" href="unioncvmx__nqm__vfx__cplx__h.html">01824</a> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__vfx__cplx__h.html" title="cvmx_nqm_vf::_cpl::_h">cvmx_nqm_vfx_cplx_h</a> {
<a name="l01825"></a><a class="code" href="unioncvmx__nqm__vfx__cplx__h.html#aeeb8dfd202b90f4a59b83391f4e75c1a">01825</a>     uint64_t <a class="code" href="unioncvmx__nqm__vfx__cplx__h.html#aeeb8dfd202b90f4a59b83391f4e75c1a">u64</a>;
<a name="l01826"></a><a class="code" href="structcvmx__nqm__vfx__cplx__h_1_1cvmx__nqm__vfx__cplx__h__s.html">01826</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__vfx__cplx__h_1_1cvmx__nqm__vfx__cplx__h__s.html">cvmx_nqm_vfx_cplx_h_s</a> {
<a name="l01827"></a>01827 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01828"></a>01828 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__vfx__cplx__h_1_1cvmx__nqm__vfx__cplx__h__s.html#a5179eebebe303327c3f5c1eff245a9bb">reserved_14_63</a>               : 50;
<a name="l01829"></a>01829     uint64_t <a class="code" href="structcvmx__nqm__vfx__cplx__h_1_1cvmx__nqm__vfx__cplx__h__s.html#a7810b27e821d0ab0c4ada0000339ce12">head</a>                         : 14; <span class="comment">/**&lt; CPL queue head pointer. Managed by hardware during normal operation.</span>
<a name="l01830"></a>01830 <span class="comment">                                                         To create a new or clear a CPL queue, [HEAD] should be written to zero</span>
<a name="l01831"></a>01831 <span class="comment">                                                         prior to initially enabling the CPL/CQ.</span>
<a name="l01832"></a>01832 <span class="comment">                                                         For debug and migration. */</span>
<a name="l01833"></a>01833 <span class="preprocessor">#else</span>
<a name="l01834"></a><a class="code" href="structcvmx__nqm__vfx__cplx__h_1_1cvmx__nqm__vfx__cplx__h__s.html#a7810b27e821d0ab0c4ada0000339ce12">01834</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__vfx__cplx__h_1_1cvmx__nqm__vfx__cplx__h__s.html#a7810b27e821d0ab0c4ada0000339ce12">head</a>                         : 14;
<a name="l01835"></a><a class="code" href="structcvmx__nqm__vfx__cplx__h_1_1cvmx__nqm__vfx__cplx__h__s.html#a5179eebebe303327c3f5c1eff245a9bb">01835</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__cplx__h_1_1cvmx__nqm__vfx__cplx__h__s.html#a5179eebebe303327c3f5c1eff245a9bb">reserved_14_63</a>               : 50;
<a name="l01836"></a>01836 <span class="preprocessor">#endif</span>
<a name="l01837"></a>01837 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__nqm__vfx__cplx__h.html#aebaf4728e8650b280b8725b31ac177e9">s</a>;
<a name="l01838"></a><a class="code" href="unioncvmx__nqm__vfx__cplx__h.html#a4c4173621f28133c8445c6f28e6b21b0">01838</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__vfx__cplx__h_1_1cvmx__nqm__vfx__cplx__h__s.html">cvmx_nqm_vfx_cplx_h_s</a>          <a class="code" href="unioncvmx__nqm__vfx__cplx__h.html#a4c4173621f28133c8445c6f28e6b21b0">cn73xx</a>;
<a name="l01839"></a>01839 };
<a name="l01840"></a><a class="code" href="cvmx-nqm-defs_8h.html#ab47e73d7a60ec406a0076fad3d8c1ae8">01840</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__vfx__cplx__h.html" title="cvmx_nqm_vf::_cpl::_h">cvmx_nqm_vfx_cplx_h</a> <a class="code" href="unioncvmx__nqm__vfx__cplx__h.html" title="cvmx_nqm_vf::_cpl::_h">cvmx_nqm_vfx_cplx_h_t</a>;
<a name="l01841"></a>01841 <span class="comment"></span>
<a name="l01842"></a>01842 <span class="comment">/**</span>
<a name="l01843"></a>01843 <span class="comment"> * cvmx_nqm_vf#_cpl#_ifc</span>
<a name="l01844"></a>01844 <span class="comment"> *</span>
<a name="l01845"></a>01845 <span class="comment"> * NQM_VF(x)_CPL(0..16)_IFC are the CPL queue in flight counters for function x.</span>
<a name="l01846"></a>01846 <span class="comment"> * Includes both admin and IO queues. NQM_VF_MODE[VF_MODE] selects the queues</span>
<a name="l01847"></a>01847 <span class="comment"> * and functions that are actually present in the hardware. See NQM_VF_MODE_E.</span>
<a name="l01848"></a>01848 <span class="comment"> *</span>
<a name="l01849"></a>01849 <span class="comment"> * The corresponding NQM_VF()_CQ()_ENA[ENABLE] is an enable for this CPL/CQ.</span>
<a name="l01850"></a>01850 <span class="comment"> * See the NQM_VF()_CQ()_ENA[ENABLE] description.</span>
<a name="l01851"></a>01851 <span class="comment"> */</span>
<a name="l01852"></a><a class="code" href="unioncvmx__nqm__vfx__cplx__ifc.html">01852</a> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__vfx__cplx__ifc.html" title="cvmx_nqm_vf::_cpl::_ifc">cvmx_nqm_vfx_cplx_ifc</a> {
<a name="l01853"></a><a class="code" href="unioncvmx__nqm__vfx__cplx__ifc.html#ae2995846ea6ca26e3c5157232700716e">01853</a>     uint64_t <a class="code" href="unioncvmx__nqm__vfx__cplx__ifc.html#ae2995846ea6ca26e3c5157232700716e">u64</a>;
<a name="l01854"></a><a class="code" href="structcvmx__nqm__vfx__cplx__ifc_1_1cvmx__nqm__vfx__cplx__ifc__s.html">01854</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__vfx__cplx__ifc_1_1cvmx__nqm__vfx__cplx__ifc__s.html">cvmx_nqm_vfx_cplx_ifc_s</a> {
<a name="l01855"></a>01855 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01856"></a>01856 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__vfx__cplx__ifc_1_1cvmx__nqm__vfx__cplx__ifc__s.html#ab983e4dcd264c35c665fc8f0f9d2153c">reserved_6_63</a>                : 58;
<a name="l01857"></a>01857     uint64_t <a class="code" href="structcvmx__nqm__vfx__cplx__ifc_1_1cvmx__nqm__vfx__cplx__ifc__s.html#a40bfd611b1e0d41ff6152d715dc51eeb">count</a>                        : 6;  <span class="comment">/**&lt; Returns the number of CPL completion reads in flight. Valid values</span>
<a name="l01858"></a>01858 <span class="comment">                                                         are 0 through 32. */</span>
<a name="l01859"></a>01859 <span class="preprocessor">#else</span>
<a name="l01860"></a><a class="code" href="structcvmx__nqm__vfx__cplx__ifc_1_1cvmx__nqm__vfx__cplx__ifc__s.html#a40bfd611b1e0d41ff6152d715dc51eeb">01860</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__vfx__cplx__ifc_1_1cvmx__nqm__vfx__cplx__ifc__s.html#a40bfd611b1e0d41ff6152d715dc51eeb">count</a>                        : 6;
<a name="l01861"></a><a class="code" href="structcvmx__nqm__vfx__cplx__ifc_1_1cvmx__nqm__vfx__cplx__ifc__s.html#ab983e4dcd264c35c665fc8f0f9d2153c">01861</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__cplx__ifc_1_1cvmx__nqm__vfx__cplx__ifc__s.html#ab983e4dcd264c35c665fc8f0f9d2153c">reserved_6_63</a>                : 58;
<a name="l01862"></a>01862 <span class="preprocessor">#endif</span>
<a name="l01863"></a>01863 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__nqm__vfx__cplx__ifc.html#a37018e311847996c4bf3d590fd0d6725">s</a>;
<a name="l01864"></a><a class="code" href="unioncvmx__nqm__vfx__cplx__ifc.html#ab17be9b67574177d3c7b2c6da8dfda9c">01864</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__vfx__cplx__ifc_1_1cvmx__nqm__vfx__cplx__ifc__s.html">cvmx_nqm_vfx_cplx_ifc_s</a>        <a class="code" href="unioncvmx__nqm__vfx__cplx__ifc.html#ab17be9b67574177d3c7b2c6da8dfda9c">cn73xx</a>;
<a name="l01865"></a>01865 };
<a name="l01866"></a><a class="code" href="cvmx-nqm-defs_8h.html#aaf00e022a24686f5ede99651df72efc0">01866</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__vfx__cplx__ifc.html" title="cvmx_nqm_vf::_cpl::_ifc">cvmx_nqm_vfx_cplx_ifc</a> <a class="code" href="unioncvmx__nqm__vfx__cplx__ifc.html" title="cvmx_nqm_vf::_cpl::_ifc">cvmx_nqm_vfx_cplx_ifc_t</a>;
<a name="l01867"></a>01867 <span class="comment"></span>
<a name="l01868"></a>01868 <span class="comment">/**</span>
<a name="l01869"></a>01869 <span class="comment"> * cvmx_nqm_vf#_cpl#_tdb</span>
<a name="l01870"></a>01870 <span class="comment"> *</span>
<a name="l01871"></a>01871 <span class="comment"> * NQM_VF(x)_CPL(0..16)_TDB contains the CPL queue tails for function x.</span>
<a name="l01872"></a>01872 <span class="comment"> * Includes both admin and IO queues. NQM_VF_MODE[VF_MODE] selects the</span>
<a name="l01873"></a>01873 <span class="comment"> * queues and functions that are actually present in the hardware.</span>
<a name="l01874"></a>01874 <span class="comment"> * See NQM_VF_MODE_E.</span>
<a name="l01875"></a>01875 <span class="comment"> *</span>
<a name="l01876"></a>01876 <span class="comment"> * This CSR should only be migrated when this</span>
<a name="l01877"></a>01877 <span class="comment"> * CPL/CQ is idle. The corresponding NQM_VF()_CQ()_ENA[ENABLE] is an enable</span>
<a name="l01878"></a>01878 <span class="comment"> * for this CPL/CQ. NQM_VF()_CQ()_ENA[ENABLE] describes CPL/CQ idle conditions.</span>
<a name="l01879"></a>01879 <span class="comment"> */</span>
<a name="l01880"></a><a class="code" href="unioncvmx__nqm__vfx__cplx__tdb.html">01880</a> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__vfx__cplx__tdb.html" title="cvmx_nqm_vf::_cpl::_tdb">cvmx_nqm_vfx_cplx_tdb</a> {
<a name="l01881"></a><a class="code" href="unioncvmx__nqm__vfx__cplx__tdb.html#a462ceb3de46d85b5908c4ab546a0109a">01881</a>     uint64_t <a class="code" href="unioncvmx__nqm__vfx__cplx__tdb.html#a462ceb3de46d85b5908c4ab546a0109a">u64</a>;
<a name="l01882"></a><a class="code" href="structcvmx__nqm__vfx__cplx__tdb_1_1cvmx__nqm__vfx__cplx__tdb__s.html">01882</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__vfx__cplx__tdb_1_1cvmx__nqm__vfx__cplx__tdb__s.html">cvmx_nqm_vfx_cplx_tdb_s</a> {
<a name="l01883"></a>01883 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01884"></a>01884 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__vfx__cplx__tdb_1_1cvmx__nqm__vfx__cplx__tdb__s.html#a1734bed6c4f348c6470c186a6fecbd7b">reserved_14_63</a>               : 50;
<a name="l01885"></a>01885     uint64_t <a class="code" href="structcvmx__nqm__vfx__cplx__tdb_1_1cvmx__nqm__vfx__cplx__tdb__s.html#afce38a264c7c42364348b546f36b96e7">tail</a>                         : 14; <span class="comment">/**&lt; CPL queue tail pointer. Managed by (i.e. written by) software during</span>
<a name="l01886"></a>01886 <span class="comment">                                                         normal operation.</span>
<a name="l01887"></a>01887 <span class="comment">                                                         To create a new or clear a CPL queue, [TAIL] should be written to zero</span>
<a name="l01888"></a>01888 <span class="comment">                                                         prior to initially enabling the CPL/CQ. */</span>
<a name="l01889"></a>01889 <span class="preprocessor">#else</span>
<a name="l01890"></a><a class="code" href="structcvmx__nqm__vfx__cplx__tdb_1_1cvmx__nqm__vfx__cplx__tdb__s.html#afce38a264c7c42364348b546f36b96e7">01890</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__vfx__cplx__tdb_1_1cvmx__nqm__vfx__cplx__tdb__s.html#afce38a264c7c42364348b546f36b96e7">tail</a>                         : 14;
<a name="l01891"></a><a class="code" href="structcvmx__nqm__vfx__cplx__tdb_1_1cvmx__nqm__vfx__cplx__tdb__s.html#a1734bed6c4f348c6470c186a6fecbd7b">01891</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__cplx__tdb_1_1cvmx__nqm__vfx__cplx__tdb__s.html#a1734bed6c4f348c6470c186a6fecbd7b">reserved_14_63</a>               : 50;
<a name="l01892"></a>01892 <span class="preprocessor">#endif</span>
<a name="l01893"></a>01893 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__nqm__vfx__cplx__tdb.html#a799a19310f846bc87d0104affa698952">s</a>;
<a name="l01894"></a><a class="code" href="unioncvmx__nqm__vfx__cplx__tdb.html#a586682b5e0e7aa54932f1aae1319d573">01894</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__vfx__cplx__tdb_1_1cvmx__nqm__vfx__cplx__tdb__s.html">cvmx_nqm_vfx_cplx_tdb_s</a>        <a class="code" href="unioncvmx__nqm__vfx__cplx__tdb.html#a586682b5e0e7aa54932f1aae1319d573">cn73xx</a>;
<a name="l01895"></a>01895 };
<a name="l01896"></a><a class="code" href="cvmx-nqm-defs_8h.html#a37a25cebba3d735484ff12527386b792">01896</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__vfx__cplx__tdb.html" title="cvmx_nqm_vf::_cpl::_tdb">cvmx_nqm_vfx_cplx_tdb</a> <a class="code" href="unioncvmx__nqm__vfx__cplx__tdb.html" title="cvmx_nqm_vf::_cpl::_tdb">cvmx_nqm_vfx_cplx_tdb_t</a>;
<a name="l01897"></a>01897 <span class="comment"></span>
<a name="l01898"></a>01898 <span class="comment">/**</span>
<a name="l01899"></a>01899 <span class="comment"> * cvmx_nqm_vf#_cq#_base</span>
<a name="l01900"></a>01900 <span class="comment"> *</span>
<a name="l01901"></a>01901 <span class="comment"> * NQM_VF(x)_CQ(1..16)_BASE are the IO CQ base addresses for function x.</span>
<a name="l01902"></a>01902 <span class="comment"> * NQM_VF_MODE[VF_MODE] selects the queues and functions that are actually</span>
<a name="l01903"></a>01903 <span class="comment"> * present in the hardware. See NQM_VF_MODE_E.</span>
<a name="l01904"></a>01904 <span class="comment"> *</span>
<a name="l01905"></a>01905 <span class="comment"> * This CSR should only be written and should only be migrated when this</span>
<a name="l01906"></a>01906 <span class="comment"> * CPL/CQ is idle. The corresponding NQM_VF()_CQ()_ENA[ENABLE] is an enable</span>
<a name="l01907"></a>01907 <span class="comment"> * for this CPL/CQ. NQM_VF()_CQ()_ENA[ENABLE] describes CPL/CQ idle conditions.</span>
<a name="l01908"></a>01908 <span class="comment"> *</span>
<a name="l01909"></a>01909 <span class="comment"> * When configuring a new NQM_VF()_CQ()_CC[PC]=0 (i.e. not physically-contiguous)</span>
<a name="l01910"></a>01910 <span class="comment"> * CQ, then software must clear this entire CSR before initially enabling</span>
<a name="l01911"></a>01911 <span class="comment"> * the CPL/CQ.</span>
<a name="l01912"></a>01912 <span class="comment"> *</span>
<a name="l01913"></a>01913 <span class="comment"> * When configuring a new NQM_VF()_CQ()_CC[PC]=1 (i.e. physically-contiguous) CQ,</span>
<a name="l01914"></a>01914 <span class="comment"> * then software must write this CSR to configure [PBA] prior to</span>
<a name="l01915"></a>01915 <span class="comment"> * initially enabling the CPL/CQ ([PRIP] and [BV] must be written to</span>
<a name="l01916"></a>01916 <span class="comment"> * zero during this write).</span>
<a name="l01917"></a>01917 <span class="comment"> */</span>
<a name="l01918"></a><a class="code" href="unioncvmx__nqm__vfx__cqx__base.html">01918</a> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__vfx__cqx__base.html" title="cvmx_nqm_vf::_cq::_base">cvmx_nqm_vfx_cqx_base</a> {
<a name="l01919"></a><a class="code" href="unioncvmx__nqm__vfx__cqx__base.html#a797b91e788bcce77395ed8cb4feac644">01919</a>     uint64_t <a class="code" href="unioncvmx__nqm__vfx__cqx__base.html#a797b91e788bcce77395ed8cb4feac644">u64</a>;
<a name="l01920"></a><a class="code" href="structcvmx__nqm__vfx__cqx__base_1_1cvmx__nqm__vfx__cqx__base__s.html">01920</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__vfx__cqx__base_1_1cvmx__nqm__vfx__cqx__base__s.html">cvmx_nqm_vfx_cqx_base_s</a> {
<a name="l01921"></a>01921 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01922"></a>01922 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__vfx__cqx__base_1_1cvmx__nqm__vfx__cqx__base__s.html#a86ee57075ad91611c103e2c5c1ac48d8">pba</a>                          : 52; <span class="comment">/**&lt; Page base address.  If NQM_VF()_CQ()_CC[PC]=1 (i.e. physically-contiguous)</span>
<a name="l01923"></a>01923 <span class="comment">                                                         then [PBA] is a 64-bit memory page aligned pointer (NQM_VF()_CC[MPS]</span>
<a name="l01924"></a>01924 <span class="comment">                                                         selects the page size) to the base of the physically contiguous</span>
<a name="l01925"></a>01925 <span class="comment">                                                         queue. Software should derive [PBA] from the PRP entry 1 (PRP1)</span>
<a name="l01926"></a>01926 <span class="comment">                                                         field (in CDW6+CDW7) of the create I/O completion queue</span>
<a name="l01927"></a>01927 <span class="comment">                                                         command in this case. (If CDW11.PC=0 in the create I/O completion</span>
<a name="l01928"></a>01928 <span class="comment">                                                         queue command, but NQM_VF()_CQ()_CC[PC]=1 due to small</span>
<a name="l01929"></a>01929 <span class="comment">                                                         NQM_VF()_CQ()_CC[QSIZE], then software must read the first</span>
<a name="l01930"></a>01930 <span class="comment">                                                         PRP Entry in the PRP List from host memory, and write it into [PBA].)</span>
<a name="l01931"></a>01931 <span class="comment">                                                         If NQM_VF()_CQ()_CC[PC]=0 (i.e. not physically-contiguous)</span>
<a name="l01932"></a>01932 <span class="comment">                                                         then [PBA] is managed by hardware during normal</span>
<a name="l01933"></a>01933 <span class="comment">                                                         operation. [PBA] can contain a 64-bit memory page aligned</span>
<a name="l01934"></a>01934 <span class="comment">                                                         pointer (NQM_VF()_CC[MPS] selects the page size) to the base</span>
<a name="l01935"></a>01935 <span class="comment">                                                         of the current page being accessed in this case. */</span>
<a name="l01936"></a>01936     uint64_t <a class="code" href="structcvmx__nqm__vfx__cqx__base_1_1cvmx__nqm__vfx__cqx__base__s.html#a6c8bda2cb7e65bd0cda2eeafcc87d417">reserved_2_11</a>                : 10;
<a name="l01937"></a>01937     uint64_t <a class="code" href="structcvmx__nqm__vfx__cqx__base_1_1cvmx__nqm__vfx__cqx__base__s.html#af6b0f38638d847f21fd281c6ed4fe9bf">prip</a>                         : 1;  <span class="comment">/**&lt; PRP list read in progress. Must always be written to zero by</span>
<a name="l01938"></a>01938 <span class="comment">                                                         software.</span>
<a name="l01939"></a>01939 <span class="comment">                                                         Managed by hardware during normal operation when</span>
<a name="l01940"></a>01940 <span class="comment">                                                         NQM_VF()_CQ()_CC[PC]=0 (i.e. not physically contiguous).</span>
<a name="l01941"></a>01941 <span class="comment">                                                         When set, NQM hardware has an outstanding read to the PRP list.</span>
<a name="l01942"></a>01942 <span class="comment">                                                         When a PRP list read returns with an error, NQM clears [PRIP,BV]=0,</span>
<a name="l01943"></a>01943 <span class="comment">                                                         clears corresponding NQM_VF()_CQ()_ENA[ENABLE]=0, and sets</span>
<a name="l01944"></a>01944 <span class="comment">                                                         NQM_VF()_INT[CQ_FE] for the function.</span>
<a name="l01945"></a>01945 <span class="comment">                                                         [PRIP] should be clear more often than not, but if a</span>
<a name="l01946"></a>01946 <span class="comment">                                                         function-level reset or VF_ENABLE de-assertion occur during</span>
<a name="l01947"></a>01947 <span class="comment">                                                         a PRP list read, NQM hardware may leave [PRIP] continuously set.</span>
<a name="l01948"></a>01948 <span class="comment">                                                         The CQ will have been disabled (i.e. corresponding</span>
<a name="l01949"></a>01949 <span class="comment">                                                         NQM_VF()_CQ()_ENA[ENABLE] will have been cleared) by hardware</span>
<a name="l01950"></a>01950 <span class="comment">                                                         in this case, and software must clear [PRIP] before re-enabling</span>
<a name="l01951"></a>01951 <span class="comment">                                                         the CQ.</span>
<a name="l01952"></a>01952 <span class="comment">                                                         [PRIP] reads as zero when NQM_VF()_CQ()_CC[PC]=1</span>
<a name="l01953"></a>01953 <span class="comment">                                                         (i.e. physically contiguous). */</span>
<a name="l01954"></a>01954     uint64_t <a class="code" href="structcvmx__nqm__vfx__cqx__base_1_1cvmx__nqm__vfx__cqx__base__s.html#aed9599a75984c8365617b5bb2060ba7a">bv</a>                           : 1;  <span class="comment">/**&lt; When set, [PBA] is valid.</span>
<a name="l01955"></a>01955 <span class="comment">                                                         Managed by hardware during normal operation when NQM_VF()_CQ()_CC[PC]=0</span>
<a name="l01956"></a>01956 <span class="comment">                                                         (i.e. not physically contiguous). [BV] is often the inverse</span>
<a name="l01957"></a>01957 <span class="comment">                                                         of [PRIP] in this case. But [PRIP,BV] may be 0,0 after initialization</span>
<a name="l01958"></a>01958 <span class="comment">                                                         before any completions have been sent and after a read error.</span>
<a name="l01959"></a>01959 <span class="comment">                                                         When NQM_VF()_CQ()_CC[PC]=1 (i.e.physically contiguous),</span>
<a name="l01960"></a>01960 <span class="comment">                                                         the [BV] read value is the corresponding NQM_VF()_CQ()_ENA[ENABLE].</span>
<a name="l01961"></a>01961 <span class="comment">                                                         [BV] should be written to one by software only on a migration when</span>
<a name="l01962"></a>01962 <span class="comment">                                                         NQM_VF()_CQ()_CC[PC]=0 (i.e. not physically contiguous).</span>
<a name="l01963"></a>01963 <span class="comment">                                                         [BV] should be written to zero by software in all other circumstances. */</span>
<a name="l01964"></a>01964 <span class="preprocessor">#else</span>
<a name="l01965"></a><a class="code" href="structcvmx__nqm__vfx__cqx__base_1_1cvmx__nqm__vfx__cqx__base__s.html#aed9599a75984c8365617b5bb2060ba7a">01965</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__vfx__cqx__base_1_1cvmx__nqm__vfx__cqx__base__s.html#aed9599a75984c8365617b5bb2060ba7a">bv</a>                           : 1;
<a name="l01966"></a><a class="code" href="structcvmx__nqm__vfx__cqx__base_1_1cvmx__nqm__vfx__cqx__base__s.html#af6b0f38638d847f21fd281c6ed4fe9bf">01966</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__cqx__base_1_1cvmx__nqm__vfx__cqx__base__s.html#af6b0f38638d847f21fd281c6ed4fe9bf">prip</a>                         : 1;
<a name="l01967"></a><a class="code" href="structcvmx__nqm__vfx__cqx__base_1_1cvmx__nqm__vfx__cqx__base__s.html#a6c8bda2cb7e65bd0cda2eeafcc87d417">01967</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__cqx__base_1_1cvmx__nqm__vfx__cqx__base__s.html#a6c8bda2cb7e65bd0cda2eeafcc87d417">reserved_2_11</a>                : 10;
<a name="l01968"></a><a class="code" href="structcvmx__nqm__vfx__cqx__base_1_1cvmx__nqm__vfx__cqx__base__s.html#a86ee57075ad91611c103e2c5c1ac48d8">01968</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__cqx__base_1_1cvmx__nqm__vfx__cqx__base__s.html#a86ee57075ad91611c103e2c5c1ac48d8">pba</a>                          : 52;
<a name="l01969"></a>01969 <span class="preprocessor">#endif</span>
<a name="l01970"></a>01970 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__nqm__vfx__cqx__base.html#a840a5fb31aaf91da010c2776cbc6824f">s</a>;
<a name="l01971"></a><a class="code" href="unioncvmx__nqm__vfx__cqx__base.html#a706b4fbbae8c6444ed1dc66accac3d1f">01971</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__vfx__cqx__base_1_1cvmx__nqm__vfx__cqx__base__s.html">cvmx_nqm_vfx_cqx_base_s</a>        <a class="code" href="unioncvmx__nqm__vfx__cqx__base.html#a706b4fbbae8c6444ed1dc66accac3d1f">cn73xx</a>;
<a name="l01972"></a>01972 };
<a name="l01973"></a><a class="code" href="cvmx-nqm-defs_8h.html#ae440cda78efe2ce73de64024e88641e7">01973</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__vfx__cqx__base.html" title="cvmx_nqm_vf::_cq::_base">cvmx_nqm_vfx_cqx_base</a> <a class="code" href="unioncvmx__nqm__vfx__cqx__base.html" title="cvmx_nqm_vf::_cq::_base">cvmx_nqm_vfx_cqx_base_t</a>;
<a name="l01974"></a>01974 <span class="comment"></span>
<a name="l01975"></a>01975 <span class="comment">/**</span>
<a name="l01976"></a>01976 <span class="comment"> * cvmx_nqm_vf#_cq#_cc</span>
<a name="l01977"></a>01977 <span class="comment"> *</span>
<a name="l01978"></a>01978 <span class="comment"> * NQM_VF(x)_CQ(1..16)_CC are the IO CQ config and control CSR&apos;s for function x.</span>
<a name="l01979"></a>01979 <span class="comment"> * NQM_VF_MODE[VF_MODE] selects the queues and functions that are actually</span>
<a name="l01980"></a>01980 <span class="comment"> * present in the hardware. See NQM_VF_MODE_E.</span>
<a name="l01981"></a>01981 <span class="comment"> *</span>
<a name="l01982"></a>01982 <span class="comment"> * This CSR should only be written and should only be migrated when this</span>
<a name="l01983"></a>01983 <span class="comment"> * CPL/CQ is idle. The corresponding NQM_VF()_CQ()_ENA[ENABLE] is an enable</span>
<a name="l01984"></a>01984 <span class="comment"> * for this CPL/CQ. NQM_VF()_CQ()_ENA[ENABLE] describes CPL/CQ idle conditions.</span>
<a name="l01985"></a>01985 <span class="comment"> */</span>
<a name="l01986"></a><a class="code" href="unioncvmx__nqm__vfx__cqx__cc.html">01986</a> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__vfx__cqx__cc.html" title="cvmx_nqm_vf::_cq::_cc">cvmx_nqm_vfx_cqx_cc</a> {
<a name="l01987"></a><a class="code" href="unioncvmx__nqm__vfx__cqx__cc.html#a124879eeb7c8cd684167234f1de987df">01987</a>     uint64_t <a class="code" href="unioncvmx__nqm__vfx__cqx__cc.html#a124879eeb7c8cd684167234f1de987df">u64</a>;
<a name="l01988"></a><a class="code" href="structcvmx__nqm__vfx__cqx__cc_1_1cvmx__nqm__vfx__cqx__cc__s.html">01988</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__vfx__cqx__cc_1_1cvmx__nqm__vfx__cqx__cc__s.html">cvmx_nqm_vfx_cqx_cc_s</a> {
<a name="l01989"></a>01989 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01990"></a>01990 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__vfx__cqx__cc_1_1cvmx__nqm__vfx__cqx__cc__s.html#abf9dbe5ca4132e2c47cebc99ea06cde3">reserved_28_63</a>               : 36;
<a name="l01991"></a>01991     uint64_t <a class="code" href="structcvmx__nqm__vfx__cqx__cc_1_1cvmx__nqm__vfx__cqx__cc__s.html#a9b553b227a57871e5b20d7e350b287ad">qsize</a>                        : 12; <span class="comment">/**&lt; Queue size. This value plus one defines the size of the submission</span>
<a name="l01992"></a>01992 <span class="comment">                                                         queue in entries. The minimum legal size of 2 entries is [QSIZE]=1.</span>
<a name="l01993"></a>01993 <span class="comment">                                                         The maximum legal size of 4096 entries is [QSIZE]=0xFFF.</span>
<a name="l01994"></a>01994 <span class="comment">                                                         Software should derive [QSIZE] from the queue size field</span>
<a name="l01995"></a>01995 <span class="comment">                                                         (CDW10.QSIZE) of the create I/O Completion Queue command. */</span>
<a name="l01996"></a>01996     uint64_t <a class="code" href="structcvmx__nqm__vfx__cqx__cc_1_1cvmx__nqm__vfx__cqx__cc__s.html#a0528377a6edb131e68daf2cdec638a93">reserved_9_15</a>                : 7;
<a name="l01997"></a>01997     uint64_t <a class="code" href="structcvmx__nqm__vfx__cqx__cc_1_1cvmx__nqm__vfx__cqx__cc__s.html#a152ea563efbd541e0b1f908cb9de3676">iv</a>                           : 5;  <span class="comment">/**&lt; Interrupt vector.  Interrupt vector associated with this IO queue.</span>
<a name="l01998"></a>01998 <span class="comment">                                                         Valid values are 0..n (a.k.a. NQM_VF_INT_VEC_E::NQM_ADMIN_CQ or</span>
<a name="l01999"></a>01999 <span class="comment">                                                         NQM_VF_INT_VEC_E::NVM_CQ(1..n)), where n+1 is the number of</span>
<a name="l02000"></a>02000 <span class="comment">                                                         MSI-X vectors present in an NQM function. See the NQM_VF_INT_VEC_E</span>
<a name="l02001"></a>02001 <span class="comment">                                                         description.</span>
<a name="l02002"></a>02002 <span class="comment">                                                         If [IEN]=0, [IV] should be zeroed.</span>
<a name="l02003"></a>02003 <span class="comment">                                                         Software should derive [IV] from the interrupt vector field</span>
<a name="l02004"></a>02004 <span class="comment">                                                         and the interrupt enabled field (CDW11.IV and CDW11.IEN) of</span>
<a name="l02005"></a>02005 <span class="comment">                                                         the create I/O Completion Queue command. */</span>
<a name="l02006"></a>02006     uint64_t <a class="code" href="structcvmx__nqm__vfx__cqx__cc_1_1cvmx__nqm__vfx__cqx__cc__s.html#ac7c081048c5fadc6ee36472bfa3926b3">reserved_3_3</a>                 : 1;
<a name="l02007"></a>02007     uint64_t <a class="code" href="structcvmx__nqm__vfx__cqx__cc_1_1cvmx__nqm__vfx__cqx__cc__s.html#afb06975e0415113aa1de44d9a13b9457">p</a>                            : 1;  <span class="comment">/**&lt; Phase tag. Indicates the phase tag that NQM will</span>
<a name="l02008"></a>02008 <span class="comment">                                                         write with the next completion.</span>
<a name="l02009"></a>02009 <span class="comment">                                                         Software should set [P]=1 prior to first enabling a new</span>
<a name="l02010"></a>02010 <span class="comment">                                                         CPL/CQ.</span>
<a name="l02011"></a>02011 <span class="comment">                                                         [P] and corresponding NQM_VF()_CQ()_TAIL[PT] are one and the same.</span>
<a name="l02012"></a>02012 <span class="comment">                                                         A write to either [P] or corresponding NQM_VF()_CQ()_TAIL[PT] updates</span>
<a name="l02013"></a>02013 <span class="comment">                                                         both. */</span>
<a name="l02014"></a>02014     uint64_t <a class="code" href="structcvmx__nqm__vfx__cqx__cc_1_1cvmx__nqm__vfx__cqx__cc__s.html#a9771a21c032a4d18b6f5560068bd5883">ien</a>                          : 1;  <span class="comment">/**&lt; Interrupt enable. Interrupts are enabled when asserted.</span>
<a name="l02015"></a>02015 <span class="comment">                                                         Software should derive [IV] from the interrupt enabled field</span>
<a name="l02016"></a>02016 <span class="comment">                                                         (CDW11.IEN) of the create I/O completion queue command. */</span>
<a name="l02017"></a>02017     uint64_t <a class="code" href="structcvmx__nqm__vfx__cqx__cc_1_1cvmx__nqm__vfx__cqx__cc__s.html#a857c9907167f73c1a5939245d40d95db">pc</a>                           : 1;  <span class="comment">/**&lt; Physically contiguous. When set, indicates that the queue is</span>
<a name="l02018"></a>02018 <span class="comment">                                                         located in physically contiguous host memory pages. When clear,</span>
<a name="l02019"></a>02019 <span class="comment">                                                         indicates that the queue locations are identified by a PRP list.</span>
<a name="l02020"></a>02020 <span class="comment">                                                         [PC] must be set for an enabled queue when all queue entries</span>
<a name="l02021"></a>02021 <span class="comment">                                                         fit within a single page (NQM_VF()_CC[MPS] selects the page size).</span>
<a name="l02022"></a>02022 <span class="comment">                                                         Software should derive [PC] from the physically contiguous field</span>
<a name="l02023"></a>02023 <span class="comment">                                                         (CDW11.PC) and queue size field (CDW10.QSIZE) of the create I/O</span>
<a name="l02024"></a>02024 <span class="comment">                                                         completion queue command. [PC] should be set when CDW11.PC is set.</span>
<a name="l02025"></a>02025 <span class="comment">                                                         [PC] should also be set when CDW11.PC is clear, selecting a</span>
<a name="l02026"></a>02026 <span class="comment">                                                         non-contiguous queue, but [QSIZE] is small enough that all</span>
<a name="l02027"></a>02027 <span class="comment">                                                         entries fit within a single page. */</span>
<a name="l02028"></a>02028 <span class="preprocessor">#else</span>
<a name="l02029"></a><a class="code" href="structcvmx__nqm__vfx__cqx__cc_1_1cvmx__nqm__vfx__cqx__cc__s.html#a857c9907167f73c1a5939245d40d95db">02029</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__vfx__cqx__cc_1_1cvmx__nqm__vfx__cqx__cc__s.html#a857c9907167f73c1a5939245d40d95db">pc</a>                           : 1;
<a name="l02030"></a><a class="code" href="structcvmx__nqm__vfx__cqx__cc_1_1cvmx__nqm__vfx__cqx__cc__s.html#a9771a21c032a4d18b6f5560068bd5883">02030</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__cqx__cc_1_1cvmx__nqm__vfx__cqx__cc__s.html#a9771a21c032a4d18b6f5560068bd5883">ien</a>                          : 1;
<a name="l02031"></a><a class="code" href="structcvmx__nqm__vfx__cqx__cc_1_1cvmx__nqm__vfx__cqx__cc__s.html#afb06975e0415113aa1de44d9a13b9457">02031</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__cqx__cc_1_1cvmx__nqm__vfx__cqx__cc__s.html#afb06975e0415113aa1de44d9a13b9457">p</a>                            : 1;
<a name="l02032"></a><a class="code" href="structcvmx__nqm__vfx__cqx__cc_1_1cvmx__nqm__vfx__cqx__cc__s.html#ac7c081048c5fadc6ee36472bfa3926b3">02032</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__cqx__cc_1_1cvmx__nqm__vfx__cqx__cc__s.html#ac7c081048c5fadc6ee36472bfa3926b3">reserved_3_3</a>                 : 1;
<a name="l02033"></a><a class="code" href="structcvmx__nqm__vfx__cqx__cc_1_1cvmx__nqm__vfx__cqx__cc__s.html#a152ea563efbd541e0b1f908cb9de3676">02033</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__cqx__cc_1_1cvmx__nqm__vfx__cqx__cc__s.html#a152ea563efbd541e0b1f908cb9de3676">iv</a>                           : 5;
<a name="l02034"></a><a class="code" href="structcvmx__nqm__vfx__cqx__cc_1_1cvmx__nqm__vfx__cqx__cc__s.html#a0528377a6edb131e68daf2cdec638a93">02034</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__cqx__cc_1_1cvmx__nqm__vfx__cqx__cc__s.html#a0528377a6edb131e68daf2cdec638a93">reserved_9_15</a>                : 7;
<a name="l02035"></a><a class="code" href="structcvmx__nqm__vfx__cqx__cc_1_1cvmx__nqm__vfx__cqx__cc__s.html#a9b553b227a57871e5b20d7e350b287ad">02035</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__cqx__cc_1_1cvmx__nqm__vfx__cqx__cc__s.html#a9b553b227a57871e5b20d7e350b287ad">qsize</a>                        : 12;
<a name="l02036"></a><a class="code" href="structcvmx__nqm__vfx__cqx__cc_1_1cvmx__nqm__vfx__cqx__cc__s.html#abf9dbe5ca4132e2c47cebc99ea06cde3">02036</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__cqx__cc_1_1cvmx__nqm__vfx__cqx__cc__s.html#abf9dbe5ca4132e2c47cebc99ea06cde3">reserved_28_63</a>               : 36;
<a name="l02037"></a>02037 <span class="preprocessor">#endif</span>
<a name="l02038"></a>02038 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__nqm__vfx__cqx__cc.html#a658380df3ccfacc71b62fb6a6000d906">s</a>;
<a name="l02039"></a><a class="code" href="unioncvmx__nqm__vfx__cqx__cc.html#acb5bde7d44194cecc370136f658c309d">02039</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__vfx__cqx__cc_1_1cvmx__nqm__vfx__cqx__cc__s.html">cvmx_nqm_vfx_cqx_cc_s</a>          <a class="code" href="unioncvmx__nqm__vfx__cqx__cc.html#acb5bde7d44194cecc370136f658c309d">cn73xx</a>;
<a name="l02040"></a>02040 };
<a name="l02041"></a><a class="code" href="cvmx-nqm-defs_8h.html#ae291322b0b7749fb3862a93a2fff0dfa">02041</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__vfx__cqx__cc.html" title="cvmx_nqm_vf::_cq::_cc">cvmx_nqm_vfx_cqx_cc</a> <a class="code" href="unioncvmx__nqm__vfx__cqx__cc.html" title="cvmx_nqm_vf::_cq::_cc">cvmx_nqm_vfx_cqx_cc_t</a>;
<a name="l02042"></a>02042 <span class="comment"></span>
<a name="l02043"></a>02043 <span class="comment">/**</span>
<a name="l02044"></a>02044 <span class="comment"> * cvmx_nqm_vf#_cq#_ena</span>
<a name="l02045"></a>02045 <span class="comment"> *</span>
<a name="l02046"></a>02046 <span class="comment"> * NQM_VF(x)_CQ(0..16)_ENA are the completion queue enable CSRs for function x.</span>
<a name="l02047"></a>02047 <span class="comment"> * Includes both admin and IO queues. NQM_VF_MODE[VF_MODE] selects the queues</span>
<a name="l02048"></a>02048 <span class="comment"> * and functions that are actually present in the hardware. See NQM_VF_MODE_E.</span>
<a name="l02049"></a>02049 <span class="comment"> */</span>
<a name="l02050"></a><a class="code" href="unioncvmx__nqm__vfx__cqx__ena.html">02050</a> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__vfx__cqx__ena.html" title="cvmx_nqm_vf::_cq::_ena">cvmx_nqm_vfx_cqx_ena</a> {
<a name="l02051"></a><a class="code" href="unioncvmx__nqm__vfx__cqx__ena.html#abf1670cc4e3a885a5f19d21fb76fe546">02051</a>     uint64_t <a class="code" href="unioncvmx__nqm__vfx__cqx__ena.html#abf1670cc4e3a885a5f19d21fb76fe546">u64</a>;
<a name="l02052"></a><a class="code" href="structcvmx__nqm__vfx__cqx__ena_1_1cvmx__nqm__vfx__cqx__ena__s.html">02052</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__vfx__cqx__ena_1_1cvmx__nqm__vfx__cqx__ena__s.html">cvmx_nqm_vfx_cqx_ena_s</a> {
<a name="l02053"></a>02053 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02054"></a>02054 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__vfx__cqx__ena_1_1cvmx__nqm__vfx__cqx__ena__s.html#a3fab5fb88ee8b94288fc3de42f1ff7f0">reserved_1_63</a>                : 63;
<a name="l02055"></a>02055     uint64_t <a class="code" href="structcvmx__nqm__vfx__cqx__ena_1_1cvmx__nqm__vfx__cqx__ena__s.html#a16585e73dcaccf08d6eb883b1f848552">enable</a>                       : 1;  <span class="comment">/**&lt; Enables completion movement from the OCTEON-internal CPL queue to the</span>
<a name="l02056"></a>02056 <span class="comment">                                                         remote host NVMe-standard completion queue.</span>
<a name="l02057"></a>02057 <span class="comment">                                                         This CPL/CQ is enabled when all of [ENABLE], corresponding NQM_VF()_CC[EN],</span>
<a name="l02058"></a>02058 <span class="comment">                                                         and corresponding NQM_VF()_CSTS[RDY] are set.</span>
<a name="l02059"></a>02059 <span class="comment">                                                         The following CSR arrays are related to the host completion queues (CQs):</span>
<a name="l02060"></a>02060 <span class="comment">                                                         &lt;pre&gt;</span>
<a name="l02061"></a>02061 <span class="comment">                                                          NQM_VF()_CQ()_HDBL</span>
<a name="l02062"></a>02062 <span class="comment">                                                          NQM_VF()_CQ()_TAIL</span>
<a name="l02063"></a>02063 <span class="comment">                                                          NQM_VF()_CQ()_PRP</span>
<a name="l02064"></a>02064 <span class="comment">                                                          NQM_VF()_CQ()_BASE</span>
<a name="l02065"></a>02065 <span class="comment">                                                          NQM_VF()_CQ()_CC</span>
<a name="l02066"></a>02066 <span class="comment">                                                          NQM_VF()_ACQ</span>
<a name="l02067"></a>02067 <span class="comment">                                                          NQM_VF()_AQA[ACQS]</span>
<a name="l02068"></a>02068 <span class="comment">                                                          NQM_VF()_ACQ_CC</span>
<a name="l02069"></a>02069 <span class="comment">                                                         &lt;/pre&gt;</span>
<a name="l02070"></a>02070 <span class="comment">                                                         The following CSR arrays are related to the OCTEON-internal CPL queues:</span>
<a name="l02071"></a>02071 <span class="comment">                                                         &lt;pre&gt;</span>
<a name="l02072"></a>02072 <span class="comment">                                                          NQM_VF()_CPL()_TDB</span>
<a name="l02073"></a>02073 <span class="comment">                                                          NQM_VF()_CPL()_BASE_ADDR_N_SZ</span>
<a name="l02074"></a>02074 <span class="comment">                                                          NQM_VF()_CPL()_H</span>
<a name="l02075"></a>02075 <span class="comment">                                                          NQM_VF()_CPL()_IFC</span>
<a name="l02076"></a>02076 <span class="comment">                                                          NQM_VF()_SQ()_CREDIT</span>
<a name="l02077"></a>02077 <span class="comment">                                                         &lt;/pre&gt;</span>
<a name="l02078"></a>02078 <span class="comment">                                                         The following CSR arrays are related to the the MSI-X interrupts that</span>
<a name="l02079"></a>02079 <span class="comment">                                                         NQM can create when it moves entries from CPL to CQ:</span>
<a name="l02080"></a>02080 <span class="comment">                                                         &lt;pre&gt;</span>
<a name="l02081"></a>02081 <span class="comment">                                                          NQM_VF()_VEC()_MSIX_ADDR</span>
<a name="l02082"></a>02082 <span class="comment">                                                          NQM_VF()_VEC()_MSIX_CTL</span>
<a name="l02083"></a>02083 <span class="comment">                                                          NQM_VF()_MSIX_PBA</span>
<a name="l02084"></a>02084 <span class="comment">                                                          NQM_VF()_VEC()_MSIX_CD</span>
<a name="l02085"></a>02085 <span class="comment">                                                          NQM_VF()_VEC()_MSIX_INT_ST</span>
<a name="l02086"></a>02086 <span class="comment">                                                          NQM_VF()_IC_THR</span>
<a name="l02087"></a>02087 <span class="comment">                                                          NQM_VF()_IC_TIME</span>
<a name="l02088"></a>02088 <span class="comment">                                                          NQM_VF()_MSIX_CONFIG</span>
<a name="l02089"></a>02089 <span class="comment">                                                         &lt;/pre&gt;</span>
<a name="l02090"></a>02090 <span class="comment">                                                         When the CPL/CQ is enabled, NQM can move available completion queue</span>
<a name="l02091"></a>02091 <span class="comment">                                                         entries from the corresponding (OCTEON-internal) CPL queue to the</span>
<a name="l02092"></a>02092 <span class="comment">                                                         NVMe-defined admin or IO CQ on the remote host. When the CPL/CQ is</span>
<a name="l02093"></a>02093 <span class="comment">                                                         not enabled or there is no available space in the CQ on the remote host,</span>
<a name="l02094"></a>02094 <span class="comment">                                                         NQM will not initiate new movements.</span>
<a name="l02095"></a>02095 <span class="comment">                                                         When the effective enable for the CPL/CQ transitions 1-&gt;0, NQM is</span>
<a name="l02096"></a>02096 <span class="comment">                                                         still moving completion queue entries as long as corresponding</span>
<a name="l02097"></a>02097 <span class="comment">                                                         NQM_VF()_CPL()_IFC[COUNT]!=0. Once NQM_VF()_CPL()_IFC[COUNT] is</span>
<a name="l02098"></a>02098 <span class="comment">                                                         clear after the effective enable transitions 1-&gt;0:</span>
<a name="l02099"></a>02099 <span class="comment">                                                         *  NQM CPL/CQ hardware has stopped issuing all writes to the</span>
<a name="l02100"></a>02100 <span class="comment">                                                            host CQ.</span>
<a name="l02101"></a>02101 <span class="comment">                                                         *  After NQM_VF()_CQ()_BASE[PRIP] is also clear, NQM CPL/CQ hardware</span>
<a name="l02102"></a>02102 <span class="comment">                                                            also has no outstanding reads, so the CPL/CQ is idle except</span>
<a name="l02103"></a>02103 <span class="comment">                                                            possibly for MSI-X interrupts.</span>
<a name="l02104"></a>02104 <span class="comment">                                                         *  After the CPL/CQ&apos;s are disabled and idle, the MSI-X interrupt</span>
<a name="l02105"></a>02105 <span class="comment">                                                            state can be cleared/migrated. Refer to the NQM_VF()_MSIX_PBA</span>
<a name="l02106"></a>02106 <span class="comment">                                                            description.</span>
<a name="l02107"></a>02107 <span class="comment">                                                         When NQM_VF()_CQ()_CC[PC]=0 (i.e. not physically-contiguous),</span>
<a name="l02108"></a>02108 <span class="comment">                                                         NQM hardware clears [ENABLE] when a PRP list entry read</span>
<a name="l02109"></a>02109 <span class="comment">                                                         returns an error. This would happen when the remote</span>
<a name="l02110"></a>02110 <span class="comment">                                                         host doesn&apos;t allow the function to read the entry, for</span>
<a name="l02111"></a>02111 <span class="comment">                                                         example. */</span>
<a name="l02112"></a>02112 <span class="preprocessor">#else</span>
<a name="l02113"></a><a class="code" href="structcvmx__nqm__vfx__cqx__ena_1_1cvmx__nqm__vfx__cqx__ena__s.html#a16585e73dcaccf08d6eb883b1f848552">02113</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__vfx__cqx__ena_1_1cvmx__nqm__vfx__cqx__ena__s.html#a16585e73dcaccf08d6eb883b1f848552">enable</a>                       : 1;
<a name="l02114"></a><a class="code" href="structcvmx__nqm__vfx__cqx__ena_1_1cvmx__nqm__vfx__cqx__ena__s.html#a3fab5fb88ee8b94288fc3de42f1ff7f0">02114</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__cqx__ena_1_1cvmx__nqm__vfx__cqx__ena__s.html#a3fab5fb88ee8b94288fc3de42f1ff7f0">reserved_1_63</a>                : 63;
<a name="l02115"></a>02115 <span class="preprocessor">#endif</span>
<a name="l02116"></a>02116 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__nqm__vfx__cqx__ena.html#a1103302983d878897b83a9c76ca6196f">s</a>;
<a name="l02117"></a><a class="code" href="unioncvmx__nqm__vfx__cqx__ena.html#a690306ccfe193a24f5b0087b60af3df4">02117</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__vfx__cqx__ena_1_1cvmx__nqm__vfx__cqx__ena__s.html">cvmx_nqm_vfx_cqx_ena_s</a>         <a class="code" href="unioncvmx__nqm__vfx__cqx__ena.html#a690306ccfe193a24f5b0087b60af3df4">cn73xx</a>;
<a name="l02118"></a>02118 };
<a name="l02119"></a><a class="code" href="cvmx-nqm-defs_8h.html#a91fc9b99b3aed6cf151f3872b9ee3736">02119</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__vfx__cqx__ena.html" title="cvmx_nqm_vf::_cq::_ena">cvmx_nqm_vfx_cqx_ena</a> <a class="code" href="unioncvmx__nqm__vfx__cqx__ena.html" title="cvmx_nqm_vf::_cq::_ena">cvmx_nqm_vfx_cqx_ena_t</a>;
<a name="l02120"></a>02120 <span class="comment"></span>
<a name="l02121"></a>02121 <span class="comment">/**</span>
<a name="l02122"></a>02122 <span class="comment"> * cvmx_nqm_vf#_cq#_hdbl</span>
<a name="l02123"></a>02123 <span class="comment"> *</span>
<a name="l02124"></a>02124 <span class="comment"> * NQM_VF(x)_CQ(y)_HDBL is the NVMe-standard completion queue y head</span>
<a name="l02125"></a>02125 <span class="comment"> * doorbell (CQyHDBL) for function x. Includes both admin and IO queues.</span>
<a name="l02126"></a>02126 <span class="comment"> * NQM_VF_MODE[VF_MODE] selects the queues and functions that are actually</span>
<a name="l02127"></a>02127 <span class="comment"> * present in the hardware. See NQM_VF_MODE_E.</span>
<a name="l02128"></a>02128 <span class="comment"> *</span>
<a name="l02129"></a>02129 <span class="comment"> * This CSR should only be migrated when the corresponding</span>
<a name="l02130"></a>02130 <span class="comment"> * CPL/CQ is idle. The corresponding NQM_VF()_CQ()_ENA[ENABLE] is an enable</span>
<a name="l02131"></a>02131 <span class="comment"> * for the CPL/CQ. NQM_VF()_CQ()_ENA[ENABLE] describes CPL/CQ idle conditions.</span>
<a name="l02132"></a>02132 <span class="comment"> */</span>
<a name="l02133"></a><a class="code" href="unioncvmx__nqm__vfx__cqx__hdbl.html">02133</a> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__vfx__cqx__hdbl.html" title="cvmx_nqm_vf::_cq::_hdbl">cvmx_nqm_vfx_cqx_hdbl</a> {
<a name="l02134"></a><a class="code" href="unioncvmx__nqm__vfx__cqx__hdbl.html#ad462e90707b390edc35aa93886b17b95">02134</a>     uint32_t <a class="code" href="unioncvmx__nqm__vfx__cqx__hdbl.html#ad462e90707b390edc35aa93886b17b95">u32</a>;
<a name="l02135"></a><a class="code" href="structcvmx__nqm__vfx__cqx__hdbl_1_1cvmx__nqm__vfx__cqx__hdbl__s.html">02135</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__vfx__cqx__hdbl_1_1cvmx__nqm__vfx__cqx__hdbl__s.html">cvmx_nqm_vfx_cqx_hdbl_s</a> {
<a name="l02136"></a>02136 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02137"></a>02137 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__nqm__vfx__cqx__hdbl_1_1cvmx__nqm__vfx__cqx__hdbl__s.html#a1ec6f2c274b433a652d8173d4bc7549c">reserved_12_31</a>               : 20;
<a name="l02138"></a>02138     uint32_t <a class="code" href="structcvmx__nqm__vfx__cqx__hdbl_1_1cvmx__nqm__vfx__cqx__hdbl__s.html#a2cd101acf3f6bbff386ffef00c296e52">cqh</a>                          : 12; <span class="comment">/**&lt; Completion queue head. Indicates the new value of the completion queue</span>
<a name="l02139"></a>02139 <span class="comment">                                                         head entry pointer. This value shall overwrite any previous completion</span>
<a name="l02140"></a>02140 <span class="comment">                                                         queue head value provided. The difference between the last CQH write</span>
<a name="l02141"></a>02141 <span class="comment">                                                         and the current CQH entry pointer write indicates the number of</span>
<a name="l02142"></a>02142 <span class="comment">                                                         entries that are now available for re-use by the controller in the</span>
<a name="l02143"></a>02143 <span class="comment">                                                         completion queue. */</span>
<a name="l02144"></a>02144 <span class="preprocessor">#else</span>
<a name="l02145"></a><a class="code" href="structcvmx__nqm__vfx__cqx__hdbl_1_1cvmx__nqm__vfx__cqx__hdbl__s.html#a2cd101acf3f6bbff386ffef00c296e52">02145</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__nqm__vfx__cqx__hdbl_1_1cvmx__nqm__vfx__cqx__hdbl__s.html#a2cd101acf3f6bbff386ffef00c296e52">cqh</a>                          : 12;
<a name="l02146"></a><a class="code" href="structcvmx__nqm__vfx__cqx__hdbl_1_1cvmx__nqm__vfx__cqx__hdbl__s.html#a1ec6f2c274b433a652d8173d4bc7549c">02146</a>     uint32_t <a class="code" href="structcvmx__nqm__vfx__cqx__hdbl_1_1cvmx__nqm__vfx__cqx__hdbl__s.html#a1ec6f2c274b433a652d8173d4bc7549c">reserved_12_31</a>               : 20;
<a name="l02147"></a>02147 <span class="preprocessor">#endif</span>
<a name="l02148"></a>02148 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__nqm__vfx__cqx__hdbl.html#a2b4d511905510bc4e9675299331d401c">s</a>;
<a name="l02149"></a><a class="code" href="unioncvmx__nqm__vfx__cqx__hdbl.html#a5ec1c0af76937b3cf3deeaefa1aa910b">02149</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__vfx__cqx__hdbl_1_1cvmx__nqm__vfx__cqx__hdbl__s.html">cvmx_nqm_vfx_cqx_hdbl_s</a>        <a class="code" href="unioncvmx__nqm__vfx__cqx__hdbl.html#a5ec1c0af76937b3cf3deeaefa1aa910b">cn73xx</a>;
<a name="l02150"></a>02150 };
<a name="l02151"></a><a class="code" href="cvmx-nqm-defs_8h.html#ab76781b1678326f6d9c72fb4c0bdde32">02151</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__vfx__cqx__hdbl.html" title="cvmx_nqm_vf::_cq::_hdbl">cvmx_nqm_vfx_cqx_hdbl</a> <a class="code" href="unioncvmx__nqm__vfx__cqx__hdbl.html" title="cvmx_nqm_vf::_cq::_hdbl">cvmx_nqm_vfx_cqx_hdbl_t</a>;
<a name="l02152"></a>02152 <span class="comment"></span>
<a name="l02153"></a>02153 <span class="comment">/**</span>
<a name="l02154"></a>02154 <span class="comment"> * cvmx_nqm_vf#_cq#_prp</span>
<a name="l02155"></a>02155 <span class="comment"> *</span>
<a name="l02156"></a>02156 <span class="comment"> * NQM_VF(x)_CQ(1..16)_PRP are the IO CQ PRP list addresses for function x.</span>
<a name="l02157"></a>02157 <span class="comment"> * NQM_VF_MODE[VF_MODE] selects the queues and functions that are actually</span>
<a name="l02158"></a>02158 <span class="comment"> * present in the hardware. See NQM_VF_MODE_E.</span>
<a name="l02159"></a>02159 <span class="comment"> *</span>
<a name="l02160"></a>02160 <span class="comment"> * This CSR should only be written and should only be migrated when this</span>
<a name="l02161"></a>02161 <span class="comment"> * CPL/CQ is idle. The corresponding NQM_VF()_CQ()_ENA[ENABLE] is an enable</span>
<a name="l02162"></a>02162 <span class="comment"> * for this CPL/CQ. NQM_VF()_CQ()_ENA[ENABLE] describes CPL/CQ idle conditions.</span>
<a name="l02163"></a>02163 <span class="comment"> *</span>
<a name="l02164"></a>02164 <span class="comment"> * When configuring a new NQM_VF()_CQ()_CC[PC]=0 (i.e. not physically-contiguous)</span>
<a name="l02165"></a>02165 <span class="comment"> * CQ, software should write this CSR to configure [PRP] prior to</span>
<a name="l02166"></a>02166 <span class="comment"> * initially enabling the CPL/CQ.</span>
<a name="l02167"></a>02167 <span class="comment"> *</span>
<a name="l02168"></a>02168 <span class="comment"> * When configuring a new NQM_VF()_CQ()_CC[PC]=1 (i.e. physically-contiguous) CQ,</span>
<a name="l02169"></a>02169 <span class="comment"> * then software need not write this CSR.</span>
<a name="l02170"></a>02170 <span class="comment"> */</span>
<a name="l02171"></a><a class="code" href="unioncvmx__nqm__vfx__cqx__prp.html">02171</a> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__vfx__cqx__prp.html" title="cvmx_nqm_vf::_cq::_prp">cvmx_nqm_vfx_cqx_prp</a> {
<a name="l02172"></a><a class="code" href="unioncvmx__nqm__vfx__cqx__prp.html#ae00dd2083be210231a3eb71675d76cdc">02172</a>     uint64_t <a class="code" href="unioncvmx__nqm__vfx__cqx__prp.html#ae00dd2083be210231a3eb71675d76cdc">u64</a>;
<a name="l02173"></a><a class="code" href="structcvmx__nqm__vfx__cqx__prp_1_1cvmx__nqm__vfx__cqx__prp__s.html">02173</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__vfx__cqx__prp_1_1cvmx__nqm__vfx__cqx__prp__s.html">cvmx_nqm_vfx_cqx_prp_s</a> {
<a name="l02174"></a>02174 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02175"></a>02175 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__vfx__cqx__prp_1_1cvmx__nqm__vfx__cqx__prp__s.html#a36ba90a5a44e7f015d689e9237414ca4">prp</a>                          : 52; <span class="comment">/**&lt; PRP list address.  If NQM_VF()_CQ()_CC[PC]=0 (i.e. not physically-contiguous)</span>
<a name="l02176"></a>02176 <span class="comment">                                                         then [PRP] is a 64-bit memory page aligned pointer (NQM_VF()_CC[MPS]</span>
<a name="l02177"></a>02177 <span class="comment">                                                         selects the page size) to the base of the (physically contiguous)</span>
<a name="l02178"></a>02178 <span class="comment">                                                         PRP list that constitutes the non-physically-contiguous queue.</span>
<a name="l02179"></a>02179 <span class="comment">                                                         Software should derive [PRP] from the PRP entry 1 (PRP1)</span>
<a name="l02180"></a>02180 <span class="comment">                                                         field (in CDW6+CDW7 of the create I/O completion queue</span>
<a name="l02181"></a>02181 <span class="comment">                                                         command) in this case.</span>
<a name="l02182"></a>02182 <span class="comment">                                                         If NQM_VF()_CQ()_CC[PC]=1 (i.e. physically-contiguous,</span>
<a name="l02183"></a>02183 <span class="comment">                                                         CDW11.PC=1) then [PRP] is not used by hardware. */</span>
<a name="l02184"></a>02184     uint64_t <a class="code" href="structcvmx__nqm__vfx__cqx__prp_1_1cvmx__nqm__vfx__cqx__prp__s.html#a3063a9e875f4da8e92911609c336be8d">reserved_0_11</a>                : 12;
<a name="l02185"></a>02185 <span class="preprocessor">#else</span>
<a name="l02186"></a><a class="code" href="structcvmx__nqm__vfx__cqx__prp_1_1cvmx__nqm__vfx__cqx__prp__s.html#a3063a9e875f4da8e92911609c336be8d">02186</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__vfx__cqx__prp_1_1cvmx__nqm__vfx__cqx__prp__s.html#a3063a9e875f4da8e92911609c336be8d">reserved_0_11</a>                : 12;
<a name="l02187"></a><a class="code" href="structcvmx__nqm__vfx__cqx__prp_1_1cvmx__nqm__vfx__cqx__prp__s.html#a36ba90a5a44e7f015d689e9237414ca4">02187</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__cqx__prp_1_1cvmx__nqm__vfx__cqx__prp__s.html#a36ba90a5a44e7f015d689e9237414ca4">prp</a>                          : 52;
<a name="l02188"></a>02188 <span class="preprocessor">#endif</span>
<a name="l02189"></a>02189 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__nqm__vfx__cqx__prp.html#accdf5c21515a2a5fe5e6ac5e49fd22be">s</a>;
<a name="l02190"></a><a class="code" href="unioncvmx__nqm__vfx__cqx__prp.html#a8e2b689af6920c24a9f4d9d9ad835cfb">02190</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__vfx__cqx__prp_1_1cvmx__nqm__vfx__cqx__prp__s.html">cvmx_nqm_vfx_cqx_prp_s</a>         <a class="code" href="unioncvmx__nqm__vfx__cqx__prp.html#a8e2b689af6920c24a9f4d9d9ad835cfb">cn73xx</a>;
<a name="l02191"></a>02191 };
<a name="l02192"></a><a class="code" href="cvmx-nqm-defs_8h.html#a8678c5fd2f567a41eba1bc682c5dc6dc">02192</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__vfx__cqx__prp.html" title="cvmx_nqm_vf::_cq::_prp">cvmx_nqm_vfx_cqx_prp</a> <a class="code" href="unioncvmx__nqm__vfx__cqx__prp.html" title="cvmx_nqm_vf::_cq::_prp">cvmx_nqm_vfx_cqx_prp_t</a>;
<a name="l02193"></a>02193 <span class="comment"></span>
<a name="l02194"></a>02194 <span class="comment">/**</span>
<a name="l02195"></a>02195 <span class="comment"> * cvmx_nqm_vf#_cq#_tail</span>
<a name="l02196"></a>02196 <span class="comment"> *</span>
<a name="l02197"></a>02197 <span class="comment"> * NQM_VF(x)_CQ(0..16)_TAIL are the CQ tails for function x.</span>
<a name="l02198"></a>02198 <span class="comment"> * Includes both admin and IO queues. NQM_VF_MODE[VF_MODE] selects the</span>
<a name="l02199"></a>02199 <span class="comment"> * queues and functions that are actually present in the hardware. See</span>
<a name="l02200"></a>02200 <span class="comment"> * NQM_VF_MODE_E.</span>
<a name="l02201"></a>02201 <span class="comment"> *</span>
<a name="l02202"></a>02202 <span class="comment"> * This CSR should only be written and should only be migrated when this</span>
<a name="l02203"></a>02203 <span class="comment"> * CPL/CQ is idle. The corresponding NQM_VF()_CQ()_ENA[ENABLE] is an enable</span>
<a name="l02204"></a>02204 <span class="comment"> * for this CPL/CQ. NQM_VF()_CQ()_ENA[ENABLE] describes CPL/CQ idle conditions.</span>
<a name="l02205"></a>02205 <span class="comment"> */</span>
<a name="l02206"></a><a class="code" href="unioncvmx__nqm__vfx__cqx__tail.html">02206</a> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__vfx__cqx__tail.html" title="cvmx_nqm_vf::_cq::_tail">cvmx_nqm_vfx_cqx_tail</a> {
<a name="l02207"></a><a class="code" href="unioncvmx__nqm__vfx__cqx__tail.html#a2678160de5f88833b30b7c1b9149f7d9">02207</a>     uint64_t <a class="code" href="unioncvmx__nqm__vfx__cqx__tail.html#a2678160de5f88833b30b7c1b9149f7d9">u64</a>;
<a name="l02208"></a><a class="code" href="structcvmx__nqm__vfx__cqx__tail_1_1cvmx__nqm__vfx__cqx__tail__s.html">02208</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__vfx__cqx__tail_1_1cvmx__nqm__vfx__cqx__tail__s.html">cvmx_nqm_vfx_cqx_tail_s</a> {
<a name="l02209"></a>02209 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02210"></a>02210 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__vfx__cqx__tail_1_1cvmx__nqm__vfx__cqx__tail__s.html#aa150d912350b3cc279dac62beedc1e87">reserved_13_63</a>               : 51;
<a name="l02211"></a>02211     uint64_t <a class="code" href="structcvmx__nqm__vfx__cqx__tail_1_1cvmx__nqm__vfx__cqx__tail__s.html#ac4dac63311dcd1395b3b18dd1777acf8">pt</a>                           : 1;  <span class="comment">/**&lt; Phase tag. Indicates the phase tag that NQM will</span>
<a name="l02212"></a>02212 <span class="comment">                                                         write with the next completion transferred to the CQ.</span>
<a name="l02213"></a>02213 <span class="comment">                                                         Software should set [PT]=1 prior to first enabling a new</span>
<a name="l02214"></a>02214 <span class="comment">                                                         CPL/CQ.</span>
<a name="l02215"></a>02215 <span class="comment">                                                         [PT] is one and the same as corresponding NQM_VF()_ACQ_CC[P]/</span>
<a name="l02216"></a>02216 <span class="comment">                                                         NQM_VF()_CQ()_CC[P]. A write to either [PT] or corresponding</span>
<a name="l02217"></a>02217 <span class="comment">                                                         NQM_VF()_ACQ_CC[P]/NQM_VF()_CQ()_CC[P] updates both. */</span>
<a name="l02218"></a>02218     uint64_t <a class="code" href="structcvmx__nqm__vfx__cqx__tail_1_1cvmx__nqm__vfx__cqx__tail__s.html#abb3ed8360567e62ba8f68dac860866eb">tail</a>                         : 12; <span class="comment">/**&lt; CQ tail entry pointer. Managed by hardware during normal operation.</span>
<a name="l02219"></a>02219 <span class="comment">                                                         Indicates the position in the CQ on the remote host that NQM will</span>
<a name="l02220"></a>02220 <span class="comment">                                                         write next.</span>
<a name="l02221"></a>02221 <span class="comment">                                                         Software should clear [TAIL]=0 prior to first enabling</span>
<a name="l02222"></a>02222 <span class="comment">                                                         a new CPL/CQ. */</span>
<a name="l02223"></a>02223 <span class="preprocessor">#else</span>
<a name="l02224"></a><a class="code" href="structcvmx__nqm__vfx__cqx__tail_1_1cvmx__nqm__vfx__cqx__tail__s.html#abb3ed8360567e62ba8f68dac860866eb">02224</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__vfx__cqx__tail_1_1cvmx__nqm__vfx__cqx__tail__s.html#abb3ed8360567e62ba8f68dac860866eb">tail</a>                         : 12;
<a name="l02225"></a><a class="code" href="structcvmx__nqm__vfx__cqx__tail_1_1cvmx__nqm__vfx__cqx__tail__s.html#ac4dac63311dcd1395b3b18dd1777acf8">02225</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__cqx__tail_1_1cvmx__nqm__vfx__cqx__tail__s.html#ac4dac63311dcd1395b3b18dd1777acf8">pt</a>                           : 1;
<a name="l02226"></a><a class="code" href="structcvmx__nqm__vfx__cqx__tail_1_1cvmx__nqm__vfx__cqx__tail__s.html#aa150d912350b3cc279dac62beedc1e87">02226</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__cqx__tail_1_1cvmx__nqm__vfx__cqx__tail__s.html#aa150d912350b3cc279dac62beedc1e87">reserved_13_63</a>               : 51;
<a name="l02227"></a>02227 <span class="preprocessor">#endif</span>
<a name="l02228"></a>02228 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__nqm__vfx__cqx__tail.html#a1123d95c5b99ff87103fd974ad55d178">s</a>;
<a name="l02229"></a><a class="code" href="unioncvmx__nqm__vfx__cqx__tail.html#a29080bb75e345817df827c519941eaf9">02229</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__vfx__cqx__tail_1_1cvmx__nqm__vfx__cqx__tail__s.html">cvmx_nqm_vfx_cqx_tail_s</a>        <a class="code" href="unioncvmx__nqm__vfx__cqx__tail.html#a29080bb75e345817df827c519941eaf9">cn73xx</a>;
<a name="l02230"></a>02230 };
<a name="l02231"></a><a class="code" href="cvmx-nqm-defs_8h.html#a81ec8bcf5cedbb82248f667849f7f345">02231</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__vfx__cqx__tail.html" title="cvmx_nqm_vf::_cq::_tail">cvmx_nqm_vfx_cqx_tail</a> <a class="code" href="unioncvmx__nqm__vfx__cqx__tail.html" title="cvmx_nqm_vf::_cq::_tail">cvmx_nqm_vfx_cqx_tail_t</a>;
<a name="l02232"></a>02232 <span class="comment"></span>
<a name="l02233"></a>02233 <span class="comment">/**</span>
<a name="l02234"></a>02234 <span class="comment"> * cvmx_nqm_vf#_cqsm_dbg</span>
<a name="l02235"></a>02235 <span class="comment"> */</span>
<a name="l02236"></a><a class="code" href="unioncvmx__nqm__vfx__cqsm__dbg.html">02236</a> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__vfx__cqsm__dbg.html" title="cvmx_nqm_vf::_cqsm_dbg">cvmx_nqm_vfx_cqsm_dbg</a> {
<a name="l02237"></a><a class="code" href="unioncvmx__nqm__vfx__cqsm__dbg.html#a06da01156b3c65c798928ee7fd666b9b">02237</a>     uint64_t <a class="code" href="unioncvmx__nqm__vfx__cqsm__dbg.html#a06da01156b3c65c798928ee7fd666b9b">u64</a>;
<a name="l02238"></a><a class="code" href="structcvmx__nqm__vfx__cqsm__dbg_1_1cvmx__nqm__vfx__cqsm__dbg__s.html">02238</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__vfx__cqsm__dbg_1_1cvmx__nqm__vfx__cqsm__dbg__s.html">cvmx_nqm_vfx_cqsm_dbg_s</a> {
<a name="l02239"></a>02239 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02240"></a>02240 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__vfx__cqsm__dbg_1_1cvmx__nqm__vfx__cqsm__dbg__s.html#aec478a91e59026e797d867949c0b500b">reserved_21_63</a>               : 43;
<a name="l02241"></a>02241     uint64_t <a class="code" href="structcvmx__nqm__vfx__cqsm__dbg_1_1cvmx__nqm__vfx__cqsm__dbg__s.html#a7931da70828571bdd67a4b9ef625544a">cqar</a>                         : 17; <span class="comment">/**&lt; CQ arbitration request vector.  For diagnostic use only. */</span>
<a name="l02242"></a>02242     uint64_t <a class="code" href="structcvmx__nqm__vfx__cqsm__dbg_1_1cvmx__nqm__vfx__cqsm__dbg__s.html#ab0a4f5e543df351064673f7aae6c8665">cqag</a>                         : 4;  <span class="comment">/**&lt; CQ arbitration grant index.  For diagnostic use only. */</span>
<a name="l02243"></a>02243 <span class="preprocessor">#else</span>
<a name="l02244"></a><a class="code" href="structcvmx__nqm__vfx__cqsm__dbg_1_1cvmx__nqm__vfx__cqsm__dbg__s.html#ab0a4f5e543df351064673f7aae6c8665">02244</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__vfx__cqsm__dbg_1_1cvmx__nqm__vfx__cqsm__dbg__s.html#ab0a4f5e543df351064673f7aae6c8665">cqag</a>                         : 4;
<a name="l02245"></a><a class="code" href="structcvmx__nqm__vfx__cqsm__dbg_1_1cvmx__nqm__vfx__cqsm__dbg__s.html#a7931da70828571bdd67a4b9ef625544a">02245</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__cqsm__dbg_1_1cvmx__nqm__vfx__cqsm__dbg__s.html#a7931da70828571bdd67a4b9ef625544a">cqar</a>                         : 17;
<a name="l02246"></a><a class="code" href="structcvmx__nqm__vfx__cqsm__dbg_1_1cvmx__nqm__vfx__cqsm__dbg__s.html#aec478a91e59026e797d867949c0b500b">02246</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__cqsm__dbg_1_1cvmx__nqm__vfx__cqsm__dbg__s.html#aec478a91e59026e797d867949c0b500b">reserved_21_63</a>               : 43;
<a name="l02247"></a>02247 <span class="preprocessor">#endif</span>
<a name="l02248"></a>02248 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__nqm__vfx__cqsm__dbg.html#a0355f667f44be259e6a30dd27a7feccd">s</a>;
<a name="l02249"></a><a class="code" href="unioncvmx__nqm__vfx__cqsm__dbg.html#a6b5029c03e7a8676dc932be35b60fe4f">02249</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__vfx__cqsm__dbg_1_1cvmx__nqm__vfx__cqsm__dbg__s.html">cvmx_nqm_vfx_cqsm_dbg_s</a>        <a class="code" href="unioncvmx__nqm__vfx__cqsm__dbg.html#a6b5029c03e7a8676dc932be35b60fe4f">cn73xx</a>;
<a name="l02250"></a>02250 };
<a name="l02251"></a><a class="code" href="cvmx-nqm-defs_8h.html#abf4fe4db6cf173ed831cda96194cf40b">02251</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__vfx__cqsm__dbg.html" title="cvmx_nqm_vf::_cqsm_dbg">cvmx_nqm_vfx_cqsm_dbg</a> <a class="code" href="unioncvmx__nqm__vfx__cqsm__dbg.html" title="cvmx_nqm_vf::_cqsm_dbg">cvmx_nqm_vfx_cqsm_dbg_t</a>;
<a name="l02252"></a>02252 <span class="comment"></span>
<a name="l02253"></a>02253 <span class="comment">/**</span>
<a name="l02254"></a>02254 <span class="comment"> * cvmx_nqm_vf#_csts</span>
<a name="l02255"></a>02255 <span class="comment"> *</span>
<a name="l02256"></a>02256 <span class="comment"> * NQM_VF(x)_CSTS is the NVMe-standard controller status (CSTS) CSR for</span>
<a name="l02257"></a>02257 <span class="comment"> * function x. NQM_VF_MODE[VF_MODE] selects the functions that are actually</span>
<a name="l02258"></a>02258 <span class="comment"> * present in the hardware. See NQM_VF_MODE_E.</span>
<a name="l02259"></a>02259 <span class="comment"> */</span>
<a name="l02260"></a><a class="code" href="unioncvmx__nqm__vfx__csts.html">02260</a> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__vfx__csts.html" title="cvmx_nqm_vf::_csts">cvmx_nqm_vfx_csts</a> {
<a name="l02261"></a><a class="code" href="unioncvmx__nqm__vfx__csts.html#a5e69607bbab5563804fc6c88b5ad5497">02261</a>     uint32_t <a class="code" href="unioncvmx__nqm__vfx__csts.html#a5e69607bbab5563804fc6c88b5ad5497">u32</a>;
<a name="l02262"></a><a class="code" href="structcvmx__nqm__vfx__csts_1_1cvmx__nqm__vfx__csts__s.html">02262</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__vfx__csts_1_1cvmx__nqm__vfx__csts__s.html">cvmx_nqm_vfx_csts_s</a> {
<a name="l02263"></a>02263 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02264"></a>02264 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__nqm__vfx__csts_1_1cvmx__nqm__vfx__csts__s.html#a98b129c3628cd5a18b228df767ebc2c2">reserved_6_31</a>                : 26;
<a name="l02265"></a>02265     uint32_t <a class="code" href="structcvmx__nqm__vfx__csts_1_1cvmx__nqm__vfx__csts__s.html#a04c2294c9d839f3543442e4bc86e7f7b">pp</a>                           : 1;  <span class="comment">/**&lt; Processing paused: Not supported. (First appeared in NVMe 1.2 specs.)</span>
<a name="l02266"></a>02266 <span class="comment">                                                         [PP] indicates whether the controller is processing commands.  If</span>
<a name="l02267"></a>02267 <span class="comment">                                                         [PP] is cleared to 0, then the controller is processing commands</span>
<a name="l02268"></a>02268 <span class="comment">                                                         normally. If [PP] is set to 1, then the controller has temporarily</span>
<a name="l02269"></a>02269 <span class="comment">                                                         stopped processing commands in order to handle an event (e.g.,</span>
<a name="l02270"></a>02270 <span class="comment">                                                         firmware activation). This bit is only valid when NQM_VF()_CC[EN]=1. */</span>
<a name="l02271"></a>02271     uint32_t <a class="code" href="structcvmx__nqm__vfx__csts_1_1cvmx__nqm__vfx__csts__s.html#a4121ec557fb21f8d96c1a9a5ac16a17a">nssro</a>                        : 1;  <span class="comment">/**&lt; NVM subsystem reset is not supported. */</span>
<a name="l02272"></a>02272     uint32_t <a class="code" href="structcvmx__nqm__vfx__csts_1_1cvmx__nqm__vfx__csts__s.html#aefd44d894bfeabebe7eee22d0c857ef0">shst</a>                         : 2;  <span class="comment">/**&lt; Shutdown status. Indicates the status of shutdown processing that is</span>
<a name="l02273"></a>02273 <span class="comment">                                                         initiated by the host setting NQM_VF()_CC[SHN].</span>
<a name="l02274"></a>02274 <span class="comment">                                                         The shutdown status values are defined as:</span>
<a name="l02275"></a>02275 <span class="comment">                                                         0x0 = Normal operation (no shutdown has been requested).</span>
<a name="l02276"></a>02276 <span class="comment">                                                         0x1 = Shutdown processing occurring.</span>
<a name="l02277"></a>02277 <span class="comment">                                                         0x2 = Shutdown processing complete.</span>
<a name="l02278"></a>02278 <span class="comment">                                                         0x3 = Reserved.</span>
<a name="l02279"></a>02279 <span class="comment">                                                         To start executing commands on the controller after a shutdown</span>
<a name="l02280"></a>02280 <span class="comment">                                                         operation (NQM_VF()_CSTS[SHST] set to 0x2), a controller reset</span>
<a name="l02281"></a>02281 <span class="comment">                                                         (NQM_VF()_CC[EN] cleared) is required. If host software submits</span>
<a name="l02282"></a>02282 <span class="comment">                                                         commands to the controller without issuing a controller reset,</span>
<a name="l02283"></a>02283 <span class="comment">                                                         the behavior is undefined.</span>
<a name="l02284"></a>02284 <span class="comment">                                                         This field is read-only from PCIe (SWI). */</span>
<a name="l02285"></a>02285     uint32_t <a class="code" href="structcvmx__nqm__vfx__csts_1_1cvmx__nqm__vfx__csts__s.html#a686a3bf2e7250641d89ff95672eafd0d">cfs</a>                          : 1;  <span class="comment">/**&lt; Controller fatal status. Set when a fatal controller error occurred</span>
<a name="l02286"></a>02286 <span class="comment">                                                         that could not be communicated in the appropriate completion queue.</span>
<a name="l02287"></a>02287 <span class="comment">                                                         Cleared when a fatal controller error has not occurred. The reset</span>
<a name="l02288"></a>02288 <span class="comment">                                                         value of this field is 1 when a fatal controller error is detected</span>
<a name="l02289"></a>02289 <span class="comment">                                                         during controller initialization.</span>
<a name="l02290"></a>02290 <span class="comment">                                                         This field is read-only from PCIe (SWI). */</span>
<a name="l02291"></a>02291     uint32_t <a class="code" href="structcvmx__nqm__vfx__csts_1_1cvmx__nqm__vfx__csts__s.html#af2d0f1145d7f6a1f6bf360f070e6e8e0">rdy</a>                          : 1;  <span class="comment">/**&lt; Ready. When set, the NVMe controller is ready to process commands</span>
<a name="l02292"></a>02292 <span class="comment">                                                         after the corresponding NQM_VF()_CC[EN] is set. [RDY] is a queue</span>
<a name="l02293"></a>02293 <span class="comment">                                                         enable for the SQ&apos;s and CPL/CQ&apos;s together with corresponding</span>
<a name="l02294"></a>02294 <span class="comment">                                                         NQM_VF()_CC[EN] and NQM_VF()_SQ()_ENA[ENABLE]/NQM_VF()_CQ()_ENA[ENABLE].</span>
<a name="l02295"></a>02295 <span class="comment">                                                         See the NQM_VF()_SQ()_ENA[ENABLE] and NQM_VF()_CQ()_ENA[ENABLE]</span>
<a name="l02296"></a>02296 <span class="comment">                                                         descriptions.</span>
<a name="l02297"></a>02297 <span class="comment">                                                         [RDY] is RO from PCIe, but internally writable.</span>
<a name="l02298"></a>02298 <span class="comment">                                                         Current NVMe specifications for [RDY]:</span>
<a name="l02299"></a>02299 <span class="comment">                                                         _ [RDY] is set to 1 when the controller is ready to accept Submission</span>
<a name="l02300"></a>02300 <span class="comment">                                                          Queue Tail doorbell writes after NQM_VF()_CC[EN] is set to 1. [RDY]</span>
<a name="l02301"></a>02301 <span class="comment">                                                          shall be cleared to 0 when NQM_VF()_CC[EN] is cleared to 0. Commands</span>
<a name="l02302"></a>02302 <span class="comment">                                                          shall not be submitted to the controller until [RDY] is set</span>
<a name="l02303"></a>02303 <span class="comment">                                                          to 1 after NQM_VF()_CC[EN] is set to 1. Failure to follow this</span>
<a name="l02304"></a>02304 <span class="comment">                                                          requirement produces undefined results. Host software shall wait</span>
<a name="l02305"></a>02305 <span class="comment">                                                          a minimum of NQM_VF()_CAP[TO] seconds for this field to be set</span>
<a name="l02306"></a>02306 <span class="comment">                                                          to 1 after setting NQM_VF()_CC[EN] to 1 from a previous value of 0. */</span>
<a name="l02307"></a>02307 <span class="preprocessor">#else</span>
<a name="l02308"></a><a class="code" href="structcvmx__nqm__vfx__csts_1_1cvmx__nqm__vfx__csts__s.html#af2d0f1145d7f6a1f6bf360f070e6e8e0">02308</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__nqm__vfx__csts_1_1cvmx__nqm__vfx__csts__s.html#af2d0f1145d7f6a1f6bf360f070e6e8e0">rdy</a>                          : 1;
<a name="l02309"></a><a class="code" href="structcvmx__nqm__vfx__csts_1_1cvmx__nqm__vfx__csts__s.html#a686a3bf2e7250641d89ff95672eafd0d">02309</a>     uint32_t <a class="code" href="structcvmx__nqm__vfx__csts_1_1cvmx__nqm__vfx__csts__s.html#a686a3bf2e7250641d89ff95672eafd0d">cfs</a>                          : 1;
<a name="l02310"></a><a class="code" href="structcvmx__nqm__vfx__csts_1_1cvmx__nqm__vfx__csts__s.html#aefd44d894bfeabebe7eee22d0c857ef0">02310</a>     uint32_t <a class="code" href="structcvmx__nqm__vfx__csts_1_1cvmx__nqm__vfx__csts__s.html#aefd44d894bfeabebe7eee22d0c857ef0">shst</a>                         : 2;
<a name="l02311"></a><a class="code" href="structcvmx__nqm__vfx__csts_1_1cvmx__nqm__vfx__csts__s.html#a4121ec557fb21f8d96c1a9a5ac16a17a">02311</a>     uint32_t <a class="code" href="structcvmx__nqm__vfx__csts_1_1cvmx__nqm__vfx__csts__s.html#a4121ec557fb21f8d96c1a9a5ac16a17a">nssro</a>                        : 1;
<a name="l02312"></a><a class="code" href="structcvmx__nqm__vfx__csts_1_1cvmx__nqm__vfx__csts__s.html#a04c2294c9d839f3543442e4bc86e7f7b">02312</a>     uint32_t <a class="code" href="structcvmx__nqm__vfx__csts_1_1cvmx__nqm__vfx__csts__s.html#a04c2294c9d839f3543442e4bc86e7f7b">pp</a>                           : 1;
<a name="l02313"></a><a class="code" href="structcvmx__nqm__vfx__csts_1_1cvmx__nqm__vfx__csts__s.html#a98b129c3628cd5a18b228df767ebc2c2">02313</a>     uint32_t <a class="code" href="structcvmx__nqm__vfx__csts_1_1cvmx__nqm__vfx__csts__s.html#a98b129c3628cd5a18b228df767ebc2c2">reserved_6_31</a>                : 26;
<a name="l02314"></a>02314 <span class="preprocessor">#endif</span>
<a name="l02315"></a>02315 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__nqm__vfx__csts.html#addb3cea9b69982673d0839452b2b0ec0">s</a>;
<a name="l02316"></a><a class="code" href="unioncvmx__nqm__vfx__csts.html#a783f4cfa27584735be01cfc92fd5ad4f">02316</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__vfx__csts_1_1cvmx__nqm__vfx__csts__s.html">cvmx_nqm_vfx_csts_s</a>            <a class="code" href="unioncvmx__nqm__vfx__csts.html#a783f4cfa27584735be01cfc92fd5ad4f">cn73xx</a>;
<a name="l02317"></a>02317 };
<a name="l02318"></a><a class="code" href="cvmx-nqm-defs_8h.html#a6f14573a08d30eb3a1765c9eedefca06">02318</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__vfx__csts.html" title="cvmx_nqm_vf::_csts">cvmx_nqm_vfx_csts</a> <a class="code" href="unioncvmx__nqm__vfx__csts.html" title="cvmx_nqm_vf::_csts">cvmx_nqm_vfx_csts_t</a>;
<a name="l02319"></a>02319 <span class="comment"></span>
<a name="l02320"></a>02320 <span class="comment">/**</span>
<a name="l02321"></a>02321 <span class="comment"> * cvmx_nqm_vf#_ic_thr</span>
<a name="l02322"></a>02322 <span class="comment"> *</span>
<a name="l02323"></a>02323 <span class="comment"> * This register controls the interrupt coalescing threshold.</span>
<a name="l02324"></a>02324 <span class="comment"> *</span>
<a name="l02325"></a>02325 <span class="comment"> */</span>
<a name="l02326"></a><a class="code" href="unioncvmx__nqm__vfx__ic__thr.html">02326</a> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__vfx__ic__thr.html" title="cvmx_nqm_vf::_ic_thr">cvmx_nqm_vfx_ic_thr</a> {
<a name="l02327"></a><a class="code" href="unioncvmx__nqm__vfx__ic__thr.html#aeb2dce7747226af10b197c6be5a72359">02327</a>     uint64_t <a class="code" href="unioncvmx__nqm__vfx__ic__thr.html#aeb2dce7747226af10b197c6be5a72359">u64</a>;
<a name="l02328"></a><a class="code" href="structcvmx__nqm__vfx__ic__thr_1_1cvmx__nqm__vfx__ic__thr__s.html">02328</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__vfx__ic__thr_1_1cvmx__nqm__vfx__ic__thr__s.html">cvmx_nqm_vfx_ic_thr_s</a> {
<a name="l02329"></a>02329 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02330"></a>02330 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__vfx__ic__thr_1_1cvmx__nqm__vfx__ic__thr__s.html#a5751473cb89fc3b9825ff11fa704e20b">reserved_24_63</a>               : 40;
<a name="l02331"></a>02331     uint64_t <a class="code" href="structcvmx__nqm__vfx__ic__thr_1_1cvmx__nqm__vfx__ic__thr__s.html#a12d95656b02fa0b7231c6e4879927361">thr</a>                          : 8;  <span class="comment">/**&lt; Coalescing threshold.  Specifies the desired minimum number of</span>
<a name="l02332"></a>02332 <span class="comment">                                                         completion queue entries to aggregate per interrupt vector before</span>
<a name="l02333"></a>02333 <span class="comment">                                                         signaling an interrupt to the host. This is a 0&apos;s based value.</span>
<a name="l02334"></a>02334 <span class="comment">                                                         [CTIME] should be derived from the Aggregation Threshold (CDW11.THR)</span>
<a name="l02335"></a>02335 <span class="comment">                                                         in a Interrupt Coalescing (Feature Identifier 0x08) Set Features</span>
<a name="l02336"></a>02336 <span class="comment">                                                         admin command. */</span>
<a name="l02337"></a>02337     uint64_t <a class="code" href="structcvmx__nqm__vfx__ic__thr_1_1cvmx__nqm__vfx__ic__thr__s.html#a2d56aba1f27eada42ab2a58f3873a5f7">reserved_0_15</a>                : 16;
<a name="l02338"></a>02338 <span class="preprocessor">#else</span>
<a name="l02339"></a><a class="code" href="structcvmx__nqm__vfx__ic__thr_1_1cvmx__nqm__vfx__ic__thr__s.html#a2d56aba1f27eada42ab2a58f3873a5f7">02339</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__vfx__ic__thr_1_1cvmx__nqm__vfx__ic__thr__s.html#a2d56aba1f27eada42ab2a58f3873a5f7">reserved_0_15</a>                : 16;
<a name="l02340"></a><a class="code" href="structcvmx__nqm__vfx__ic__thr_1_1cvmx__nqm__vfx__ic__thr__s.html#a12d95656b02fa0b7231c6e4879927361">02340</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__ic__thr_1_1cvmx__nqm__vfx__ic__thr__s.html#a12d95656b02fa0b7231c6e4879927361">thr</a>                          : 8;
<a name="l02341"></a><a class="code" href="structcvmx__nqm__vfx__ic__thr_1_1cvmx__nqm__vfx__ic__thr__s.html#a5751473cb89fc3b9825ff11fa704e20b">02341</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__ic__thr_1_1cvmx__nqm__vfx__ic__thr__s.html#a5751473cb89fc3b9825ff11fa704e20b">reserved_24_63</a>               : 40;
<a name="l02342"></a>02342 <span class="preprocessor">#endif</span>
<a name="l02343"></a>02343 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__nqm__vfx__ic__thr.html#ab768fe2e1d12fddab93cfeece120bf2b">s</a>;
<a name="l02344"></a><a class="code" href="unioncvmx__nqm__vfx__ic__thr.html#ac4e215e03f8fab4c3e1b6b35aa4dd515">02344</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__vfx__ic__thr_1_1cvmx__nqm__vfx__ic__thr__s.html">cvmx_nqm_vfx_ic_thr_s</a>          <a class="code" href="unioncvmx__nqm__vfx__ic__thr.html#ac4e215e03f8fab4c3e1b6b35aa4dd515">cn73xx</a>;
<a name="l02345"></a>02345 };
<a name="l02346"></a><a class="code" href="cvmx-nqm-defs_8h.html#a754e19cdbdb61b8e3834a75bcc53a52a">02346</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__vfx__ic__thr.html" title="cvmx_nqm_vf::_ic_thr">cvmx_nqm_vfx_ic_thr</a> <a class="code" href="unioncvmx__nqm__vfx__ic__thr.html" title="cvmx_nqm_vf::_ic_thr">cvmx_nqm_vfx_ic_thr_t</a>;
<a name="l02347"></a>02347 <span class="comment"></span>
<a name="l02348"></a>02348 <span class="comment">/**</span>
<a name="l02349"></a>02349 <span class="comment"> * cvmx_nqm_vf#_ic_time</span>
<a name="l02350"></a>02350 <span class="comment"> *</span>
<a name="l02351"></a>02351 <span class="comment"> * This register controls the interrupt coalescing time.</span>
<a name="l02352"></a>02352 <span class="comment"> *</span>
<a name="l02353"></a>02353 <span class="comment"> */</span>
<a name="l02354"></a><a class="code" href="unioncvmx__nqm__vfx__ic__time.html">02354</a> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__vfx__ic__time.html" title="cvmx_nqm_vf::_ic_time">cvmx_nqm_vfx_ic_time</a> {
<a name="l02355"></a><a class="code" href="unioncvmx__nqm__vfx__ic__time.html#a8d37d3fb98154b465e059f86b2433141">02355</a>     uint64_t <a class="code" href="unioncvmx__nqm__vfx__ic__time.html#a8d37d3fb98154b465e059f86b2433141">u64</a>;
<a name="l02356"></a><a class="code" href="structcvmx__nqm__vfx__ic__time_1_1cvmx__nqm__vfx__ic__time__s.html">02356</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__vfx__ic__time_1_1cvmx__nqm__vfx__ic__time__s.html">cvmx_nqm_vfx_ic_time_s</a> {
<a name="l02357"></a>02357 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02358"></a>02358 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__vfx__ic__time_1_1cvmx__nqm__vfx__ic__time__s.html#ac396c24e6e700088b608415ff10c431a">reserved_8_63</a>                : 56;
<a name="l02359"></a>02359     uint64_t <a class="code" href="structcvmx__nqm__vfx__ic__time_1_1cvmx__nqm__vfx__ic__time__s.html#aa7e8a76bba9b1afdf3b026dbbf0568b2">ctime</a>                        : 8;  <span class="comment">/**&lt; Coalescing time.  Specifies the maximum time in 100 microsecond</span>
<a name="l02360"></a>02360 <span class="comment">                                                         increments that a controller may delay an interrupt due to interrupt</span>
<a name="l02361"></a>02361 <span class="comment">                                                         coalescing.  A value of 0x0 corresponds to no delay (i.e., disabling</span>
<a name="l02362"></a>02362 <span class="comment">                                                         this capability). The controller applies this time across all</span>
<a name="l02363"></a>02363 <span class="comment">                                                         interrupt vectors.</span>
<a name="l02364"></a>02364 <span class="comment">                                                         [CTIME] should be derived from the aggregation time (CDW11.TIME)</span>
<a name="l02365"></a>02365 <span class="comment">                                                         in a interrupt coalescing (feature identifier 0x08) set features</span>
<a name="l02366"></a>02366 <span class="comment">                                                         admin command. */</span>
<a name="l02367"></a>02367 <span class="preprocessor">#else</span>
<a name="l02368"></a><a class="code" href="structcvmx__nqm__vfx__ic__time_1_1cvmx__nqm__vfx__ic__time__s.html#aa7e8a76bba9b1afdf3b026dbbf0568b2">02368</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__vfx__ic__time_1_1cvmx__nqm__vfx__ic__time__s.html#aa7e8a76bba9b1afdf3b026dbbf0568b2">ctime</a>                        : 8;
<a name="l02369"></a><a class="code" href="structcvmx__nqm__vfx__ic__time_1_1cvmx__nqm__vfx__ic__time__s.html#ac396c24e6e700088b608415ff10c431a">02369</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__ic__time_1_1cvmx__nqm__vfx__ic__time__s.html#ac396c24e6e700088b608415ff10c431a">reserved_8_63</a>                : 56;
<a name="l02370"></a>02370 <span class="preprocessor">#endif</span>
<a name="l02371"></a>02371 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__nqm__vfx__ic__time.html#a8ab51b0bc703d7a50bc04b6796089a8a">s</a>;
<a name="l02372"></a><a class="code" href="unioncvmx__nqm__vfx__ic__time.html#aa257a5559bab2df6cb92350175f669cf">02372</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__vfx__ic__time_1_1cvmx__nqm__vfx__ic__time__s.html">cvmx_nqm_vfx_ic_time_s</a>         <a class="code" href="unioncvmx__nqm__vfx__ic__time.html#aa257a5559bab2df6cb92350175f669cf">cn73xx</a>;
<a name="l02373"></a>02373 };
<a name="l02374"></a><a class="code" href="cvmx-nqm-defs_8h.html#a4bf57eb9129d11e7ac8c5c909a4e81e1">02374</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__vfx__ic__time.html" title="cvmx_nqm_vf::_ic_time">cvmx_nqm_vfx_ic_time</a> <a class="code" href="unioncvmx__nqm__vfx__ic__time.html" title="cvmx_nqm_vf::_ic_time">cvmx_nqm_vfx_ic_time_t</a>;
<a name="l02375"></a>02375 <span class="comment"></span>
<a name="l02376"></a>02376 <span class="comment">/**</span>
<a name="l02377"></a>02377 <span class="comment"> * cvmx_nqm_vf#_int</span>
<a name="l02378"></a>02378 <span class="comment"> *</span>
<a name="l02379"></a>02379 <span class="comment"> * This register provides status and clears per-VF interrupts sources.  If a bit</span>
<a name="l02380"></a>02380 <span class="comment"> * in this register ANDed with NQM_VF()_INT_ENA_W1C is true then</span>
<a name="l02381"></a>02381 <span class="comment"> * NQM_INTSN_E::NQM_VF()_INT is thrown.</span>
<a name="l02382"></a>02382 <span class="comment"> */</span>
<a name="l02383"></a><a class="code" href="unioncvmx__nqm__vfx__int.html">02383</a> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__vfx__int.html" title="cvmx_nqm_vf::_int">cvmx_nqm_vfx_int</a> {
<a name="l02384"></a><a class="code" href="unioncvmx__nqm__vfx__int.html#aace97e2effa1a0d3b823c11ff5a76ab2">02384</a>     uint64_t <a class="code" href="unioncvmx__nqm__vfx__int.html#aace97e2effa1a0d3b823c11ff5a76ab2">u64</a>;
<a name="l02385"></a><a class="code" href="structcvmx__nqm__vfx__int_1_1cvmx__nqm__vfx__int__s.html">02385</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__vfx__int_1_1cvmx__nqm__vfx__int__s.html">cvmx_nqm_vfx_int_s</a> {
<a name="l02386"></a>02386 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02387"></a>02387 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__vfx__int_1_1cvmx__nqm__vfx__int__s.html#a87020758870420264a7269cab230aaa4">reserved_11_63</a>               : 53;
<a name="l02388"></a>02388     uint64_t <a class="code" href="structcvmx__nqm__vfx__int_1_1cvmx__nqm__vfx__int__s.html#a1384c6b3347ab8bbc19859153f6287f2">sli_err</a>                      : 1;  <span class="comment">/**&lt; A DPI DMA or CPU read to the NQM (i.e. PEM0 PF2) function returned with</span>
<a name="l02389"></a>02389 <span class="comment">                                                         an error. This could be because of a bad pointer, FLR, or other reasons</span>
<a name="l02390"></a>02390 <span class="comment">                                                         related to the function. An FLR when there are inflight reads to the remote host</span>
<a name="l02391"></a>02391 <span class="comment">                                                         function can cause [SLI_ERR] to assert when the reads would normally</span>
<a name="l02392"></a>02392 <span class="comment">                                                         complete successfully. During an FLR, it is possible for [SLI_ERR] to</span>
<a name="l02393"></a>02393 <span class="comment">                                                         continually be set while DPI drains DMA instructions reading the</span>
<a name="l02394"></a>02394 <span class="comment">                                                         function that were queued before the FLR.</span>
<a name="l02395"></a>02395 <span class="comment">                                                         In the DPI DMA case where the instruction that caused [SLI_ERR] to</span>
<a name="l02396"></a>02396 <span class="comment">                                                         be set generates a completion status, DPI_CS_E::ERRRSP is the completion</span>
<a name="l02397"></a>02397 <span class="comment">                                                         status for the DPI DMA instruction.</span>
<a name="l02398"></a>02398 <span class="comment">                                                         When an FLR was not the [SLI_ERR] assertion cause, [SLI_ERR] assertion</span>
<a name="l02399"></a>02399 <span class="comment">                                                         should typically coincide with one or more completions with a data transfer</span>
<a name="l02400"></a>02400 <span class="comment">                                                         error (value 4) status code. When an FLR was the cause, NQM hardware</span>
<a name="l02401"></a>02401 <span class="comment">                                                         will have recently sent [FLR]. */</span>
<a name="l02402"></a>02402     uint64_t <a class="code" href="structcvmx__nqm__vfx__int_1_1cvmx__nqm__vfx__int__s.html#acc5a8ed5165fd11b78eb403357c2ca92">sq_fe</a>                        : 1;  <span class="comment">/**&lt; Submission queue fatal error. NQM asserts [SQ_FE] when a PRP list entry</span>
<a name="l02403"></a>02403 <span class="comment">                                                         read from a SQ in the function completes with an error status.</span>
<a name="l02404"></a>02404 <span class="comment">                                                         This could be because of a bad PRP list pointer, FLR, or other reasons</span>
<a name="l02405"></a>02405 <span class="comment">                                                         related to the function. An FLR can cause [SQ_FE] to assert for a</span>
<a name="l02406"></a>02406 <span class="comment">                                                         normally-operating SQ that is not idle when the FLR is initiated.</span>
<a name="l02407"></a>02407 <span class="comment">                                                         The SQ(s) causing [SQ_FE] to assert must have NQM_VF()_SQ()_CC[PC]=0,</span>
<a name="l02408"></a>02408 <span class="comment">                                                         and NQM clears their NQM_VF()_SQ()_BASE[PRIP,BV]=0,0, and</span>
<a name="l02409"></a>02409 <span class="comment">                                                         NQM_VF()_SQ()_ENA[ENABLE]=0 when the error occurs.</span>
<a name="l02410"></a>02410 <span class="comment">                                                         When an FLR was not the [SQ_FE] assertion cause, [SQ_FE] assertion</span>
<a name="l02411"></a>02411 <span class="comment">                                                         should result in a controller fatal error reported back to the host</span>
<a name="l02412"></a>02412 <span class="comment">                                                         via NQM_VF()_CSTS[CFS]. When an FLR was the cause, NQM will have</span>
<a name="l02413"></a>02413 <span class="comment">                                                         set [FLR]. */</span>
<a name="l02414"></a>02414     uint64_t <a class="code" href="structcvmx__nqm__vfx__int_1_1cvmx__nqm__vfx__int__s.html#a1e582aafe4847d973d9adcc5e26e63ac">cq_fe</a>                        : 1;  <span class="comment">/**&lt; Completion queue fatal error. NQM asserts [CQ_FE] when a PRP list entry</span>
<a name="l02415"></a>02415 <span class="comment">                                                         read from a CQ in the function completes with an error status.</span>
<a name="l02416"></a>02416 <span class="comment">                                                         This could be because of a bad PRP list pointer, FLR, or other reasons</span>
<a name="l02417"></a>02417 <span class="comment">                                                         related to the function. An FLR can cause [CQ_FE] to assert for a</span>
<a name="l02418"></a>02418 <span class="comment">                                                         normally-operating CQ that is not idle when the FLR is initiated.</span>
<a name="l02419"></a>02419 <span class="comment">                                                         The CQ(s) causing [CQ_FE] to assert must have NQM_VF()_CQ()_CC[PC]=0,</span>
<a name="l02420"></a>02420 <span class="comment">                                                         and NQM clears their NQM_VF()_CQ()_BASE[PRIP,BV]=0,0, and</span>
<a name="l02421"></a>02421 <span class="comment">                                                         NQM_VF()_CQ()_ENA[ENABLE]=0 when the error occurs.</span>
<a name="l02422"></a>02422 <span class="comment">                                                         When an FLR was not the [CQ_FE] assertion cause, [CQ_FE] assertion</span>
<a name="l02423"></a>02423 <span class="comment">                                                         should result in a controller fatal error reported back to the host</span>
<a name="l02424"></a>02424 <span class="comment">                                                         via NQM_VF()_CSTS[CFS]. When an FLR was the cause, NQM will have</span>
<a name="l02425"></a>02425 <span class="comment">                                                         set [FLR]. */</span>
<a name="l02426"></a>02426     uint64_t <a class="code" href="structcvmx__nqm__vfx__int_1_1cvmx__nqm__vfx__int__s.html#ab17ae2ff9ca4d755d3cf684f619ae1fa">asq_cfg</a>                      : 1;  <span class="comment">/**&lt; Administration submission queue configuration. Asserted when the host</span>
<a name="l02427"></a>02427 <span class="comment">                                                         changes the configuration of the admin SQ while it is enabled.</span>
<a name="l02428"></a>02428 <span class="comment">                                                         NQM_VF()_SQ()_ENA[ENABLE] describes admin SQ enable conditions.</span>
<a name="l02429"></a>02429 <span class="comment">                                                         This error should typically result in a controller fatal error</span>
<a name="l02430"></a>02430 <span class="comment">                                                         reported back to the host via NQM_VF()_CSTS[CFS]. */</span>
<a name="l02431"></a>02431     uint64_t <a class="code" href="structcvmx__nqm__vfx__int_1_1cvmx__nqm__vfx__int__s.html#a71945c68b390b468c1ca88c85e5ff888">acq_cfg</a>                      : 1;  <span class="comment">/**&lt; Administration completion queue configuration. Asserted when the host</span>
<a name="l02432"></a>02432 <span class="comment">                                                         changes the configuration of the admin CQ while it is enabled.</span>
<a name="l02433"></a>02433 <span class="comment">                                                         NQM_VF()_CQ()_ENA[ENABLE] describes admin CPL/CQ enable conditions.</span>
<a name="l02434"></a>02434 <span class="comment">                                                         This error should typically result in a controller fatal error</span>
<a name="l02435"></a>02435 <span class="comment">                                                         reported back to the host via NQM_VF()_CSTS[CFS]. */</span>
<a name="l02436"></a>02436     uint64_t <a class="code" href="structcvmx__nqm__vfx__int_1_1cvmx__nqm__vfx__int__s.html#a1fb2c705712cdfaf8a310cb4c68a7a51">cq_db_val</a>                    : 1;  <span class="comment">/**&lt; Completion queue doorbell value: Asserted when host software writes a</span>
<a name="l02437"></a>02437 <span class="comment">                                                         doorbell value via PCIe that exceeds the size of the CQ, or is the</span>
<a name="l02438"></a>02438 <span class="comment">                                                         same as the previous written value or attempts to remove from an</span>
<a name="l02439"></a>02439 <span class="comment">                                                         empty CQ (underflow) while enabled. NQM_VF()_CQ()_ENA[ENABLE]</span>
<a name="l02440"></a>02440 <span class="comment">                                                         describes CPL/CQ enable conditions.</span>
<a name="l02441"></a>02441 <span class="comment">                                                         This error should typically result in software posting an invalid</span>
<a name="l02442"></a>02442 <span class="comment">                                                         doorbell write value (value 1) error status asynchronous event to the</span>
<a name="l02443"></a>02443 <span class="comment">                                                         host. */</span>
<a name="l02444"></a>02444     uint64_t <a class="code" href="structcvmx__nqm__vfx__int_1_1cvmx__nqm__vfx__int__s.html#a570aefadf6a989fdcca6e023d4dcc17f">cq_db</a>                        : 1;  <span class="comment">/**&lt; Completion queue doorbell. Asserted when host software writes the</span>
<a name="l02445"></a>02445 <span class="comment">                                                         doorbell of a CQ that is disabled. NQM_VF()_CQ()_ENA[ENABLE]</span>
<a name="l02446"></a>02446 <span class="comment">                                                         describes CPL/CQ enable conditions.</span>
<a name="l02447"></a>02447 <span class="comment">                                                         This error should typically result in software posting an invalid</span>
<a name="l02448"></a>02448 <span class="comment">                                                         doorbell register (value 0) error status asynchronous event to the host. */</span>
<a name="l02449"></a>02449     uint64_t <a class="code" href="structcvmx__nqm__vfx__int_1_1cvmx__nqm__vfx__int__s.html#a3345e6c6ced994db5ae8eb6a893df9d6">sq_db_val</a>                    : 1;  <span class="comment">/**&lt; Submission queue doorbell value: Asserted when host software writes a</span>
<a name="l02450"></a>02450 <span class="comment">                                                         doorbell value via PCIe that exceeds the size of the SQ, or is the</span>
<a name="l02451"></a>02451 <span class="comment">                                                         same as the previous written value or attempts to add to a full SQ</span>
<a name="l02452"></a>02452 <span class="comment">                                                         (overflow) while enabled. NQM_VF()_SQ()_ENA[ENABLE] describes</span>
<a name="l02453"></a>02453 <span class="comment">                                                         SQ enable conditions.</span>
<a name="l02454"></a>02454 <span class="comment">                                                         This error should typically result in software posting an invalid</span>
<a name="l02455"></a>02455 <span class="comment">                                                         doorbell write value (value 1) error status asynchronous event to the</span>
<a name="l02456"></a>02456 <span class="comment">                                                         host. */</span>
<a name="l02457"></a>02457     uint64_t <a class="code" href="structcvmx__nqm__vfx__int_1_1cvmx__nqm__vfx__int__s.html#af6afaad6e612a4eb74071e93e48ac9e4">sq_db</a>                        : 1;  <span class="comment">/**&lt; Submission queue doorbell. Asserted when host software writes the</span>
<a name="l02458"></a>02458 <span class="comment">                                                         doorbell of a SQ that is disabled. NQM_VF()_SQ()_ENA[ENABLE] describes</span>
<a name="l02459"></a>02459 <span class="comment">                                                         SQ enable conditions.</span>
<a name="l02460"></a>02460 <span class="comment">                                                         This error should typically result in software posting an invalid</span>
<a name="l02461"></a>02461 <span class="comment">                                                         doorbell register (value 0) error status asynchronous event to the host. */</span>
<a name="l02462"></a>02462     uint64_t <a class="code" href="structcvmx__nqm__vfx__int_1_1cvmx__nqm__vfx__int__s.html#a5323dc08e7d452a6e1a385934e486e6a">flr</a>                          : 1;  <span class="comment">/**&lt; Function-level reset interrupt.  This bit is asserted when a PCIe</span>
<a name="l02463"></a>02463 <span class="comment">                                                         function-level reset to the function has been initiated. */</span>
<a name="l02464"></a>02464     uint64_t <a class="code" href="structcvmx__nqm__vfx__int_1_1cvmx__nqm__vfx__int__s.html#aec57830a152af565bf9002fad3873922">ccw</a>                          : 1;  <span class="comment">/**&lt; Controller configuration write interrupt.  This bit is asserted anytime</span>
<a name="l02465"></a>02465 <span class="comment">                                                         the NQM_VF()_CC register is written via PCIe.  This can be used to</span>
<a name="l02466"></a>02466 <span class="comment">                                                         notify OCTEON software that the shutdown notification (SHN) and/or</span>
<a name="l02467"></a>02467 <span class="comment">                                                         the enable (EN) fields have changed. */</span>
<a name="l02468"></a>02468 <span class="preprocessor">#else</span>
<a name="l02469"></a><a class="code" href="structcvmx__nqm__vfx__int_1_1cvmx__nqm__vfx__int__s.html#aec57830a152af565bf9002fad3873922">02469</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__vfx__int_1_1cvmx__nqm__vfx__int__s.html#aec57830a152af565bf9002fad3873922">ccw</a>                          : 1;
<a name="l02470"></a><a class="code" href="structcvmx__nqm__vfx__int_1_1cvmx__nqm__vfx__int__s.html#a5323dc08e7d452a6e1a385934e486e6a">02470</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__int_1_1cvmx__nqm__vfx__int__s.html#a5323dc08e7d452a6e1a385934e486e6a">flr</a>                          : 1;
<a name="l02471"></a><a class="code" href="structcvmx__nqm__vfx__int_1_1cvmx__nqm__vfx__int__s.html#af6afaad6e612a4eb74071e93e48ac9e4">02471</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__int_1_1cvmx__nqm__vfx__int__s.html#af6afaad6e612a4eb74071e93e48ac9e4">sq_db</a>                        : 1;
<a name="l02472"></a><a class="code" href="structcvmx__nqm__vfx__int_1_1cvmx__nqm__vfx__int__s.html#a3345e6c6ced994db5ae8eb6a893df9d6">02472</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__int_1_1cvmx__nqm__vfx__int__s.html#a3345e6c6ced994db5ae8eb6a893df9d6">sq_db_val</a>                    : 1;
<a name="l02473"></a><a class="code" href="structcvmx__nqm__vfx__int_1_1cvmx__nqm__vfx__int__s.html#a570aefadf6a989fdcca6e023d4dcc17f">02473</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__int_1_1cvmx__nqm__vfx__int__s.html#a570aefadf6a989fdcca6e023d4dcc17f">cq_db</a>                        : 1;
<a name="l02474"></a><a class="code" href="structcvmx__nqm__vfx__int_1_1cvmx__nqm__vfx__int__s.html#a1fb2c705712cdfaf8a310cb4c68a7a51">02474</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__int_1_1cvmx__nqm__vfx__int__s.html#a1fb2c705712cdfaf8a310cb4c68a7a51">cq_db_val</a>                    : 1;
<a name="l02475"></a><a class="code" href="structcvmx__nqm__vfx__int_1_1cvmx__nqm__vfx__int__s.html#a71945c68b390b468c1ca88c85e5ff888">02475</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__int_1_1cvmx__nqm__vfx__int__s.html#a71945c68b390b468c1ca88c85e5ff888">acq_cfg</a>                      : 1;
<a name="l02476"></a><a class="code" href="structcvmx__nqm__vfx__int_1_1cvmx__nqm__vfx__int__s.html#ab17ae2ff9ca4d755d3cf684f619ae1fa">02476</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__int_1_1cvmx__nqm__vfx__int__s.html#ab17ae2ff9ca4d755d3cf684f619ae1fa">asq_cfg</a>                      : 1;
<a name="l02477"></a><a class="code" href="structcvmx__nqm__vfx__int_1_1cvmx__nqm__vfx__int__s.html#a1e582aafe4847d973d9adcc5e26e63ac">02477</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__int_1_1cvmx__nqm__vfx__int__s.html#a1e582aafe4847d973d9adcc5e26e63ac">cq_fe</a>                        : 1;
<a name="l02478"></a><a class="code" href="structcvmx__nqm__vfx__int_1_1cvmx__nqm__vfx__int__s.html#acc5a8ed5165fd11b78eb403357c2ca92">02478</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__int_1_1cvmx__nqm__vfx__int__s.html#acc5a8ed5165fd11b78eb403357c2ca92">sq_fe</a>                        : 1;
<a name="l02479"></a><a class="code" href="structcvmx__nqm__vfx__int_1_1cvmx__nqm__vfx__int__s.html#a1384c6b3347ab8bbc19859153f6287f2">02479</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__int_1_1cvmx__nqm__vfx__int__s.html#a1384c6b3347ab8bbc19859153f6287f2">sli_err</a>                      : 1;
<a name="l02480"></a><a class="code" href="structcvmx__nqm__vfx__int_1_1cvmx__nqm__vfx__int__s.html#a87020758870420264a7269cab230aaa4">02480</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__int_1_1cvmx__nqm__vfx__int__s.html#a87020758870420264a7269cab230aaa4">reserved_11_63</a>               : 53;
<a name="l02481"></a>02481 <span class="preprocessor">#endif</span>
<a name="l02482"></a>02482 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__nqm__vfx__int.html#aaea9290225d044680005b29f8294fe29">s</a>;
<a name="l02483"></a><a class="code" href="unioncvmx__nqm__vfx__int.html#acb2f05f2f63ea3ad1921944ecf6fe525">02483</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__vfx__int_1_1cvmx__nqm__vfx__int__s.html">cvmx_nqm_vfx_int_s</a>             <a class="code" href="unioncvmx__nqm__vfx__int.html#acb2f05f2f63ea3ad1921944ecf6fe525">cn73xx</a>;
<a name="l02484"></a>02484 };
<a name="l02485"></a><a class="code" href="cvmx-nqm-defs_8h.html#aabd56b6041ddbbdd58c1f80b68cb1862">02485</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__vfx__int.html" title="cvmx_nqm_vf::_int">cvmx_nqm_vfx_int</a> <a class="code" href="unioncvmx__nqm__vfx__int.html" title="cvmx_nqm_vf::_int">cvmx_nqm_vfx_int_t</a>;
<a name="l02486"></a>02486 <span class="comment"></span>
<a name="l02487"></a>02487 <span class="comment">/**</span>
<a name="l02488"></a>02488 <span class="comment"> * cvmx_nqm_vf#_int_ena_w1c</span>
<a name="l02489"></a>02489 <span class="comment"> */</span>
<a name="l02490"></a><a class="code" href="unioncvmx__nqm__vfx__int__ena__w1c.html">02490</a> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__vfx__int__ena__w1c.html" title="cvmx_nqm_vf::_int_ena_w1c">cvmx_nqm_vfx_int_ena_w1c</a> {
<a name="l02491"></a><a class="code" href="unioncvmx__nqm__vfx__int__ena__w1c.html#aeb1b58769619214e19e41de408162dda">02491</a>     uint64_t <a class="code" href="unioncvmx__nqm__vfx__int__ena__w1c.html#aeb1b58769619214e19e41de408162dda">u64</a>;
<a name="l02492"></a><a class="code" href="structcvmx__nqm__vfx__int__ena__w1c_1_1cvmx__nqm__vfx__int__ena__w1c__s.html">02492</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__vfx__int__ena__w1c_1_1cvmx__nqm__vfx__int__ena__w1c__s.html">cvmx_nqm_vfx_int_ena_w1c_s</a> {
<a name="l02493"></a>02493 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02494"></a>02494 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__vfx__int__ena__w1c_1_1cvmx__nqm__vfx__int__ena__w1c__s.html#ad72cd2a54aedde57b25d13701471b88c">reserved_11_63</a>               : 53;
<a name="l02495"></a>02495     uint64_t <a class="code" href="structcvmx__nqm__vfx__int__ena__w1c_1_1cvmx__nqm__vfx__int__ena__w1c__s.html#a0a9d2ce522303cc397f68614bfdc7117">sli_err</a>                      : 1;  <span class="comment">/**&lt; A DPI DMA or CPU read to the NQM (i.e. PEM0 PF2) function returned with</span>
<a name="l02496"></a>02496 <span class="comment">                                                         an error. This could be because of a bad pointer, FLR, or other reasons</span>
<a name="l02497"></a>02497 <span class="comment">                                                         related to the function. An FLR when there are inflight reads to the remote host</span>
<a name="l02498"></a>02498 <span class="comment">                                                         function can cause [SLI_ERR] to assert when the reads would normally</span>
<a name="l02499"></a>02499 <span class="comment">                                                         complete successfully. During an FLR, it is possible for [SLI_ERR] to</span>
<a name="l02500"></a>02500 <span class="comment">                                                         continually be set while DPI drains DMA instructions reading the</span>
<a name="l02501"></a>02501 <span class="comment">                                                         function that were queued before the FLR.</span>
<a name="l02502"></a>02502 <span class="comment">                                                         In the DPI DMA case where the instruction that caused [SLI_ERR] to</span>
<a name="l02503"></a>02503 <span class="comment">                                                         be set generates a completion status, DPI_CS_E::ERRRSP is the completion</span>
<a name="l02504"></a>02504 <span class="comment">                                                         status for the DPI DMA instruction.</span>
<a name="l02505"></a>02505 <span class="comment">                                                         When an FLR was not the [SLI_ERR] assertion cause, [SLI_ERR] assertion</span>
<a name="l02506"></a>02506 <span class="comment">                                                         should typically coincide with one or more completions with a data transfer</span>
<a name="l02507"></a>02507 <span class="comment">                                                         error (value 4) status code. When an FLR was the cause, NQM hardware</span>
<a name="l02508"></a>02508 <span class="comment">                                                         will have recently sent [FLR]. */</span>
<a name="l02509"></a>02509     uint64_t <a class="code" href="structcvmx__nqm__vfx__int__ena__w1c_1_1cvmx__nqm__vfx__int__ena__w1c__s.html#aec32c32901fdc2d3419fccf2fe83c3fd">sq_fe</a>                        : 1;  <span class="comment">/**&lt; Submission queue fatal error. NQM asserts [SQ_FE] when a PRP list entry</span>
<a name="l02510"></a>02510 <span class="comment">                                                         read from a SQ in the function completes with an error status.</span>
<a name="l02511"></a>02511 <span class="comment">                                                         This could be because of a bad PRP list pointer, FLR, or other reasons</span>
<a name="l02512"></a>02512 <span class="comment">                                                         related to the function. An FLR can cause [SQ_FE] to assert for a</span>
<a name="l02513"></a>02513 <span class="comment">                                                         normally-operating SQ that is not idle when the FLR is initiated.</span>
<a name="l02514"></a>02514 <span class="comment">                                                         The SQ(s) causing [SQ_FE] to assert must have NQM_VF()_SQ()_CC[PC]=0,</span>
<a name="l02515"></a>02515 <span class="comment">                                                         and NQM clears their NQM_VF()_SQ()_BASE[PRIP,BV]=0,0, and</span>
<a name="l02516"></a>02516 <span class="comment">                                                         NQM_VF()_SQ()_ENA[ENABLE]=0 when the error occurs.</span>
<a name="l02517"></a>02517 <span class="comment">                                                         When an FLR was not the [SQ_FE] assertion cause, [SQ_FE] assertion</span>
<a name="l02518"></a>02518 <span class="comment">                                                         should result in a controller fatal error reported back to the host</span>
<a name="l02519"></a>02519 <span class="comment">                                                         via NQM_VF()_CSTS[CFS]. When an FLR was the cause, NQM will have</span>
<a name="l02520"></a>02520 <span class="comment">                                                         set [FLR]. */</span>
<a name="l02521"></a>02521     uint64_t <a class="code" href="structcvmx__nqm__vfx__int__ena__w1c_1_1cvmx__nqm__vfx__int__ena__w1c__s.html#a7ebc981c54a4ab1f6f24214e024098e3">cq_fe</a>                        : 1;  <span class="comment">/**&lt; Completion queue fatal error. NQM asserts [CQ_FE] when a PRP list entry</span>
<a name="l02522"></a>02522 <span class="comment">                                                         read from a CQ in the function completes with an error status.</span>
<a name="l02523"></a>02523 <span class="comment">                                                         This could be because of a bad PRP list pointer, FLR, or other reasons</span>
<a name="l02524"></a>02524 <span class="comment">                                                         related to the function. An FLR can cause [CQ_FE] to assert for a</span>
<a name="l02525"></a>02525 <span class="comment">                                                         normally-operating CQ that is not idle when the FLR is initiated.</span>
<a name="l02526"></a>02526 <span class="comment">                                                         The CQ(s) causing [CQ_FE] to assert must have NQM_VF()_CQ()_CC[PC]=0,</span>
<a name="l02527"></a>02527 <span class="comment">                                                         and NQM clears their NQM_VF()_CQ()_BASE[PRIP,BV]=0,0, and</span>
<a name="l02528"></a>02528 <span class="comment">                                                         NQM_VF()_CQ()_ENA[ENABLE]=0 when the error occurs.</span>
<a name="l02529"></a>02529 <span class="comment">                                                         When an FLR was not the [CQ_FE] assertion cause, [CQ_FE] assertion</span>
<a name="l02530"></a>02530 <span class="comment">                                                         should result in a controller fatal error reported back to the host</span>
<a name="l02531"></a>02531 <span class="comment">                                                         via NQM_VF()_CSTS[CFS]. When an FLR was the cause, NQM will have</span>
<a name="l02532"></a>02532 <span class="comment">                                                         set [FLR]. */</span>
<a name="l02533"></a>02533     uint64_t <a class="code" href="structcvmx__nqm__vfx__int__ena__w1c_1_1cvmx__nqm__vfx__int__ena__w1c__s.html#a1331bbce7bb20e61181e67dbf60860f7">asq_cfg</a>                      : 1;  <span class="comment">/**&lt; Administration submission queue configuration. Asserted when the host</span>
<a name="l02534"></a>02534 <span class="comment">                                                         changes the configuration of the admin SQ while it is enabled.</span>
<a name="l02535"></a>02535 <span class="comment">                                                         NQM_VF()_SQ()_ENA[ENABLE] describes admin SQ enable conditions.</span>
<a name="l02536"></a>02536 <span class="comment">                                                         This error should typically result in a controller fatal error</span>
<a name="l02537"></a>02537 <span class="comment">                                                         reported back to the host via NQM_VF()_CSTS[CFS]. */</span>
<a name="l02538"></a>02538     uint64_t <a class="code" href="structcvmx__nqm__vfx__int__ena__w1c_1_1cvmx__nqm__vfx__int__ena__w1c__s.html#ac4f47f9eb092f3908293e92465406d39">acq_cfg</a>                      : 1;  <span class="comment">/**&lt; Administration completion queue configuration. Asserted when the host</span>
<a name="l02539"></a>02539 <span class="comment">                                                         changes the configuration of the admin CQ while it is enabled.</span>
<a name="l02540"></a>02540 <span class="comment">                                                         NQM_VF()_CQ()_ENA[ENABLE] describes admin CPL/CQ enable conditions.</span>
<a name="l02541"></a>02541 <span class="comment">                                                         This error should typically result in a controller fatal error</span>
<a name="l02542"></a>02542 <span class="comment">                                                         reported back to the host via NQM_VF()_CSTS[CFS]. */</span>
<a name="l02543"></a>02543     uint64_t <a class="code" href="structcvmx__nqm__vfx__int__ena__w1c_1_1cvmx__nqm__vfx__int__ena__w1c__s.html#af1786fe365d8f4ed4549bb61f8803164">cq_db_val</a>                    : 1;  <span class="comment">/**&lt; Completion queue doorbell value: Asserted when host software writes a</span>
<a name="l02544"></a>02544 <span class="comment">                                                         doorbell value via PCIe that exceeds the size of the CQ, or is the</span>
<a name="l02545"></a>02545 <span class="comment">                                                         same as the previous written value or attempts to remove from an</span>
<a name="l02546"></a>02546 <span class="comment">                                                         empty CQ (underflow) while enabled. NQM_VF()_CQ()_ENA[ENABLE]</span>
<a name="l02547"></a>02547 <span class="comment">                                                         describes CPL/CQ enable conditions.</span>
<a name="l02548"></a>02548 <span class="comment">                                                         This error should typically result in software posting an invalid</span>
<a name="l02549"></a>02549 <span class="comment">                                                         doorbell write value (value 1) error status asynchronous event to the</span>
<a name="l02550"></a>02550 <span class="comment">                                                         host. */</span>
<a name="l02551"></a>02551     uint64_t <a class="code" href="structcvmx__nqm__vfx__int__ena__w1c_1_1cvmx__nqm__vfx__int__ena__w1c__s.html#a14681a047e04ff73d0e32958ba72f12e">cq_db</a>                        : 1;  <span class="comment">/**&lt; Completion queue doorbell. Asserted when host software writes the</span>
<a name="l02552"></a>02552 <span class="comment">                                                         doorbell of a CQ that is disabled. NQM_VF()_CQ()_ENA[ENABLE]</span>
<a name="l02553"></a>02553 <span class="comment">                                                         describes CPL/CQ enable conditions.</span>
<a name="l02554"></a>02554 <span class="comment">                                                         This error should typically result in software posting an invalid</span>
<a name="l02555"></a>02555 <span class="comment">                                                         doorbell register (value 0) error status asynchronous event to the host. */</span>
<a name="l02556"></a>02556     uint64_t <a class="code" href="structcvmx__nqm__vfx__int__ena__w1c_1_1cvmx__nqm__vfx__int__ena__w1c__s.html#a60548665be3fbdce876eeec491ed6f55">sq_db_val</a>                    : 1;  <span class="comment">/**&lt; Submission queue doorbell value: Asserted when host software writes a</span>
<a name="l02557"></a>02557 <span class="comment">                                                         doorbell value via PCIe that exceeds the size of the SQ, or is the</span>
<a name="l02558"></a>02558 <span class="comment">                                                         same as the previous written value or attempts to add to a full SQ</span>
<a name="l02559"></a>02559 <span class="comment">                                                         (overflow) while enabled. NQM_VF()_SQ()_ENA[ENABLE] describes</span>
<a name="l02560"></a>02560 <span class="comment">                                                         SQ enable conditions.</span>
<a name="l02561"></a>02561 <span class="comment">                                                         This error should typically result in software posting an invalid</span>
<a name="l02562"></a>02562 <span class="comment">                                                         doorbell write value (value 1) error status asynchronous event to the</span>
<a name="l02563"></a>02563 <span class="comment">                                                         host. */</span>
<a name="l02564"></a>02564     uint64_t <a class="code" href="structcvmx__nqm__vfx__int__ena__w1c_1_1cvmx__nqm__vfx__int__ena__w1c__s.html#a66898d372f949207cb978362c7934537">sq_db</a>                        : 1;  <span class="comment">/**&lt; Submission queue doorbell. Asserted when host software writes the</span>
<a name="l02565"></a>02565 <span class="comment">                                                         doorbell of a SQ that is disabled. NQM_VF()_SQ()_ENA[ENABLE] describes</span>
<a name="l02566"></a>02566 <span class="comment">                                                         SQ enable conditions.</span>
<a name="l02567"></a>02567 <span class="comment">                                                         This error should typically result in software posting an invalid</span>
<a name="l02568"></a>02568 <span class="comment">                                                         doorbell register (value 0) error status asynchronous event to the host. */</span>
<a name="l02569"></a>02569     uint64_t <a class="code" href="structcvmx__nqm__vfx__int__ena__w1c_1_1cvmx__nqm__vfx__int__ena__w1c__s.html#ac5742bff8c798e470ca63672e83e15ec">flr</a>                          : 1;  <span class="comment">/**&lt; Function-level reset interrupt.  This bit is asserted when a PCIe</span>
<a name="l02570"></a>02570 <span class="comment">                                                         function-level reset to the function has been initiated. */</span>
<a name="l02571"></a>02571     uint64_t <a class="code" href="structcvmx__nqm__vfx__int__ena__w1c_1_1cvmx__nqm__vfx__int__ena__w1c__s.html#adf56e068ddfda11e25fbcbe5592e1ed9">ccw</a>                          : 1;  <span class="comment">/**&lt; Controller configuration write interrupt.  This bit is asserted anytime</span>
<a name="l02572"></a>02572 <span class="comment">                                                         the NQM_VF()_CC register is written via PCIe.  This can be used to</span>
<a name="l02573"></a>02573 <span class="comment">                                                         notify OCTEON software that the shutdown notification (SHN) and/or</span>
<a name="l02574"></a>02574 <span class="comment">                                                         the enable (EN) fields have changed. */</span>
<a name="l02575"></a>02575 <span class="preprocessor">#else</span>
<a name="l02576"></a><a class="code" href="structcvmx__nqm__vfx__int__ena__w1c_1_1cvmx__nqm__vfx__int__ena__w1c__s.html#adf56e068ddfda11e25fbcbe5592e1ed9">02576</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__vfx__int__ena__w1c_1_1cvmx__nqm__vfx__int__ena__w1c__s.html#adf56e068ddfda11e25fbcbe5592e1ed9">ccw</a>                          : 1;
<a name="l02577"></a><a class="code" href="structcvmx__nqm__vfx__int__ena__w1c_1_1cvmx__nqm__vfx__int__ena__w1c__s.html#ac5742bff8c798e470ca63672e83e15ec">02577</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__int__ena__w1c_1_1cvmx__nqm__vfx__int__ena__w1c__s.html#ac5742bff8c798e470ca63672e83e15ec">flr</a>                          : 1;
<a name="l02578"></a><a class="code" href="structcvmx__nqm__vfx__int__ena__w1c_1_1cvmx__nqm__vfx__int__ena__w1c__s.html#a66898d372f949207cb978362c7934537">02578</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__int__ena__w1c_1_1cvmx__nqm__vfx__int__ena__w1c__s.html#a66898d372f949207cb978362c7934537">sq_db</a>                        : 1;
<a name="l02579"></a><a class="code" href="structcvmx__nqm__vfx__int__ena__w1c_1_1cvmx__nqm__vfx__int__ena__w1c__s.html#a60548665be3fbdce876eeec491ed6f55">02579</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__int__ena__w1c_1_1cvmx__nqm__vfx__int__ena__w1c__s.html#a60548665be3fbdce876eeec491ed6f55">sq_db_val</a>                    : 1;
<a name="l02580"></a><a class="code" href="structcvmx__nqm__vfx__int__ena__w1c_1_1cvmx__nqm__vfx__int__ena__w1c__s.html#a14681a047e04ff73d0e32958ba72f12e">02580</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__int__ena__w1c_1_1cvmx__nqm__vfx__int__ena__w1c__s.html#a14681a047e04ff73d0e32958ba72f12e">cq_db</a>                        : 1;
<a name="l02581"></a><a class="code" href="structcvmx__nqm__vfx__int__ena__w1c_1_1cvmx__nqm__vfx__int__ena__w1c__s.html#af1786fe365d8f4ed4549bb61f8803164">02581</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__int__ena__w1c_1_1cvmx__nqm__vfx__int__ena__w1c__s.html#af1786fe365d8f4ed4549bb61f8803164">cq_db_val</a>                    : 1;
<a name="l02582"></a><a class="code" href="structcvmx__nqm__vfx__int__ena__w1c_1_1cvmx__nqm__vfx__int__ena__w1c__s.html#ac4f47f9eb092f3908293e92465406d39">02582</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__int__ena__w1c_1_1cvmx__nqm__vfx__int__ena__w1c__s.html#ac4f47f9eb092f3908293e92465406d39">acq_cfg</a>                      : 1;
<a name="l02583"></a><a class="code" href="structcvmx__nqm__vfx__int__ena__w1c_1_1cvmx__nqm__vfx__int__ena__w1c__s.html#a1331bbce7bb20e61181e67dbf60860f7">02583</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__int__ena__w1c_1_1cvmx__nqm__vfx__int__ena__w1c__s.html#a1331bbce7bb20e61181e67dbf60860f7">asq_cfg</a>                      : 1;
<a name="l02584"></a><a class="code" href="structcvmx__nqm__vfx__int__ena__w1c_1_1cvmx__nqm__vfx__int__ena__w1c__s.html#a7ebc981c54a4ab1f6f24214e024098e3">02584</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__int__ena__w1c_1_1cvmx__nqm__vfx__int__ena__w1c__s.html#a7ebc981c54a4ab1f6f24214e024098e3">cq_fe</a>                        : 1;
<a name="l02585"></a><a class="code" href="structcvmx__nqm__vfx__int__ena__w1c_1_1cvmx__nqm__vfx__int__ena__w1c__s.html#aec32c32901fdc2d3419fccf2fe83c3fd">02585</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__int__ena__w1c_1_1cvmx__nqm__vfx__int__ena__w1c__s.html#aec32c32901fdc2d3419fccf2fe83c3fd">sq_fe</a>                        : 1;
<a name="l02586"></a><a class="code" href="structcvmx__nqm__vfx__int__ena__w1c_1_1cvmx__nqm__vfx__int__ena__w1c__s.html#a0a9d2ce522303cc397f68614bfdc7117">02586</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__int__ena__w1c_1_1cvmx__nqm__vfx__int__ena__w1c__s.html#a0a9d2ce522303cc397f68614bfdc7117">sli_err</a>                      : 1;
<a name="l02587"></a><a class="code" href="structcvmx__nqm__vfx__int__ena__w1c_1_1cvmx__nqm__vfx__int__ena__w1c__s.html#ad72cd2a54aedde57b25d13701471b88c">02587</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__int__ena__w1c_1_1cvmx__nqm__vfx__int__ena__w1c__s.html#ad72cd2a54aedde57b25d13701471b88c">reserved_11_63</a>               : 53;
<a name="l02588"></a>02588 <span class="preprocessor">#endif</span>
<a name="l02589"></a>02589 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__nqm__vfx__int__ena__w1c.html#a41e1a34479b1b6ba385acf517ad1e9d7">s</a>;
<a name="l02590"></a><a class="code" href="unioncvmx__nqm__vfx__int__ena__w1c.html#aeff520cbbaa0bf075f3a23f975eac1ea">02590</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__vfx__int__ena__w1c_1_1cvmx__nqm__vfx__int__ena__w1c__s.html">cvmx_nqm_vfx_int_ena_w1c_s</a>     <a class="code" href="unioncvmx__nqm__vfx__int__ena__w1c.html#aeff520cbbaa0bf075f3a23f975eac1ea">cn73xx</a>;
<a name="l02591"></a>02591 };
<a name="l02592"></a><a class="code" href="cvmx-nqm-defs_8h.html#a5d208d7d1713505793f22dee0b5c070f">02592</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__vfx__int__ena__w1c.html" title="cvmx_nqm_vf::_int_ena_w1c">cvmx_nqm_vfx_int_ena_w1c</a> <a class="code" href="unioncvmx__nqm__vfx__int__ena__w1c.html" title="cvmx_nqm_vf::_int_ena_w1c">cvmx_nqm_vfx_int_ena_w1c_t</a>;
<a name="l02593"></a>02593 <span class="comment"></span>
<a name="l02594"></a>02594 <span class="comment">/**</span>
<a name="l02595"></a>02595 <span class="comment"> * cvmx_nqm_vf#_int_ena_w1s</span>
<a name="l02596"></a>02596 <span class="comment"> */</span>
<a name="l02597"></a><a class="code" href="unioncvmx__nqm__vfx__int__ena__w1s.html">02597</a> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__vfx__int__ena__w1s.html" title="cvmx_nqm_vf::_int_ena_w1s">cvmx_nqm_vfx_int_ena_w1s</a> {
<a name="l02598"></a><a class="code" href="unioncvmx__nqm__vfx__int__ena__w1s.html#a32275ea2fa00025d37fc090fce589873">02598</a>     uint64_t <a class="code" href="unioncvmx__nqm__vfx__int__ena__w1s.html#a32275ea2fa00025d37fc090fce589873">u64</a>;
<a name="l02599"></a><a class="code" href="structcvmx__nqm__vfx__int__ena__w1s_1_1cvmx__nqm__vfx__int__ena__w1s__s.html">02599</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__vfx__int__ena__w1s_1_1cvmx__nqm__vfx__int__ena__w1s__s.html">cvmx_nqm_vfx_int_ena_w1s_s</a> {
<a name="l02600"></a>02600 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02601"></a>02601 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__vfx__int__ena__w1s_1_1cvmx__nqm__vfx__int__ena__w1s__s.html#a35db3f7c997788a77a0be8c1f60aa750">reserved_11_63</a>               : 53;
<a name="l02602"></a>02602     uint64_t <a class="code" href="structcvmx__nqm__vfx__int__ena__w1s_1_1cvmx__nqm__vfx__int__ena__w1s__s.html#a37cf47f513a5f79e17410526c2d5ea68">sli_err</a>                      : 1;  <span class="comment">/**&lt; A DPI DMA or CPU read to the NQM (i.e. PEM0 PF2) function returned with</span>
<a name="l02603"></a>02603 <span class="comment">                                                         an error. This could be because of a bad pointer, FLR, or other reasons</span>
<a name="l02604"></a>02604 <span class="comment">                                                         related to the function. An FLR when there are inflight reads to the remote host</span>
<a name="l02605"></a>02605 <span class="comment">                                                         function can cause [SLI_ERR] to assert when the reads would normally</span>
<a name="l02606"></a>02606 <span class="comment">                                                         complete successfully. During an FLR, it is possible for [SLI_ERR] to</span>
<a name="l02607"></a>02607 <span class="comment">                                                         continually be set while DPI drains DMA instructions reading the</span>
<a name="l02608"></a>02608 <span class="comment">                                                         function that were queued before the FLR.</span>
<a name="l02609"></a>02609 <span class="comment">                                                         In the DPI DMA case where the instruction that caused [SLI_ERR] to</span>
<a name="l02610"></a>02610 <span class="comment">                                                         be set generates a completion status, DPI_CS_E::ERRRSP is the completion</span>
<a name="l02611"></a>02611 <span class="comment">                                                         status for the DPI DMA instruction.</span>
<a name="l02612"></a>02612 <span class="comment">                                                         When an FLR was not the [SLI_ERR] assertion cause, [SLI_ERR] assertion</span>
<a name="l02613"></a>02613 <span class="comment">                                                         should typically coincide with one or more completions with a data transfer</span>
<a name="l02614"></a>02614 <span class="comment">                                                         error (value 4) status code. When an FLR was the cause, NQM hardware</span>
<a name="l02615"></a>02615 <span class="comment">                                                         will have recently sent [FLR]. */</span>
<a name="l02616"></a>02616     uint64_t <a class="code" href="structcvmx__nqm__vfx__int__ena__w1s_1_1cvmx__nqm__vfx__int__ena__w1s__s.html#ad842edd3b088465ea7e65710a3176b75">sq_fe</a>                        : 1;  <span class="comment">/**&lt; Submission queue fatal error. NQM asserts [SQ_FE] when a PRP list entry</span>
<a name="l02617"></a>02617 <span class="comment">                                                         read from a SQ in the function completes with an error status.</span>
<a name="l02618"></a>02618 <span class="comment">                                                         This could be because of a bad PRP list pointer, FLR, or other reasons</span>
<a name="l02619"></a>02619 <span class="comment">                                                         related to the function. An FLR can cause [SQ_FE] to assert for a</span>
<a name="l02620"></a>02620 <span class="comment">                                                         normally-operating SQ that is not idle when the FLR is initiated.</span>
<a name="l02621"></a>02621 <span class="comment">                                                         The SQ(s) causing [SQ_FE] to assert must have NQM_VF()_SQ()_CC[PC]=0,</span>
<a name="l02622"></a>02622 <span class="comment">                                                         and NQM clears their NQM_VF()_SQ()_BASE[PRIP,BV]=0,0, and</span>
<a name="l02623"></a>02623 <span class="comment">                                                         NQM_VF()_SQ()_ENA[ENABLE]=0 when the error occurs.</span>
<a name="l02624"></a>02624 <span class="comment">                                                         When an FLR was not the [SQ_FE] assertion cause, [SQ_FE] assertion</span>
<a name="l02625"></a>02625 <span class="comment">                                                         should result in a controller fatal error reported back to the host</span>
<a name="l02626"></a>02626 <span class="comment">                                                         via NQM_VF()_CSTS[CFS]. When an FLR was the cause, NQM will have</span>
<a name="l02627"></a>02627 <span class="comment">                                                         set [FLR]. */</span>
<a name="l02628"></a>02628     uint64_t <a class="code" href="structcvmx__nqm__vfx__int__ena__w1s_1_1cvmx__nqm__vfx__int__ena__w1s__s.html#a1e81c24e77493c1898111b8e2f8051f3">cq_fe</a>                        : 1;  <span class="comment">/**&lt; Completion queue fatal error. NQM asserts [CQ_FE] when a PRP list entry</span>
<a name="l02629"></a>02629 <span class="comment">                                                         read from a CQ in the function completes with an error status.</span>
<a name="l02630"></a>02630 <span class="comment">                                                         This could be because of a bad PRP list pointer, FLR, or other reasons</span>
<a name="l02631"></a>02631 <span class="comment">                                                         related to the function. An FLR can cause [CQ_FE] to assert for a</span>
<a name="l02632"></a>02632 <span class="comment">                                                         normally-operating CQ that is not idle when the FLR is initiated.</span>
<a name="l02633"></a>02633 <span class="comment">                                                         The CQ(s) causing [CQ_FE] to assert must have NQM_VF()_CQ()_CC[PC]=0,</span>
<a name="l02634"></a>02634 <span class="comment">                                                         and NQM clears their NQM_VF()_CQ()_BASE[PRIP,BV]=0,0, and</span>
<a name="l02635"></a>02635 <span class="comment">                                                         NQM_VF()_CQ()_ENA[ENABLE]=0 when the error occurs.</span>
<a name="l02636"></a>02636 <span class="comment">                                                         When an FLR was not the [CQ_FE] assertion cause, [CQ_FE] assertion</span>
<a name="l02637"></a>02637 <span class="comment">                                                         should result in a controller fatal error reported back to the host</span>
<a name="l02638"></a>02638 <span class="comment">                                                         via NQM_VF()_CSTS[CFS]. When an FLR was the cause, NQM will have</span>
<a name="l02639"></a>02639 <span class="comment">                                                         set [FLR]. */</span>
<a name="l02640"></a>02640     uint64_t <a class="code" href="structcvmx__nqm__vfx__int__ena__w1s_1_1cvmx__nqm__vfx__int__ena__w1s__s.html#a4a0f5bb454684aad9db2cd91edfdf1ac">asq_cfg</a>                      : 1;  <span class="comment">/**&lt; Administration submission queue configuration. Asserted when the host</span>
<a name="l02641"></a>02641 <span class="comment">                                                         changes the configuration of the admin SQ while it is enabled.</span>
<a name="l02642"></a>02642 <span class="comment">                                                         NQM_VF()_SQ()_ENA[ENABLE] describes admin SQ enable conditions.</span>
<a name="l02643"></a>02643 <span class="comment">                                                         This error should typically result in a controller fatal error</span>
<a name="l02644"></a>02644 <span class="comment">                                                         reported back to the host via NQM_VF()_CSTS[CFS]. */</span>
<a name="l02645"></a>02645     uint64_t <a class="code" href="structcvmx__nqm__vfx__int__ena__w1s_1_1cvmx__nqm__vfx__int__ena__w1s__s.html#a631040eac740bb24814958ae71f14fd2">acq_cfg</a>                      : 1;  <span class="comment">/**&lt; Administration completion queue configuration. Asserted when the host</span>
<a name="l02646"></a>02646 <span class="comment">                                                         changes the configuration of the admin CQ while it is enabled.</span>
<a name="l02647"></a>02647 <span class="comment">                                                         NQM_VF()_CQ()_ENA[ENABLE] describes admin CPL/CQ enable conditions.</span>
<a name="l02648"></a>02648 <span class="comment">                                                         This error should typically result in a controller fatal error</span>
<a name="l02649"></a>02649 <span class="comment">                                                         reported back to the host via NQM_VF()_CSTS[CFS]. */</span>
<a name="l02650"></a>02650     uint64_t <a class="code" href="structcvmx__nqm__vfx__int__ena__w1s_1_1cvmx__nqm__vfx__int__ena__w1s__s.html#ab5182338f8ea1b09cce35d359c2269aa">cq_db_val</a>                    : 1;  <span class="comment">/**&lt; Completion queue doorbell value: Asserted when host software writes a</span>
<a name="l02651"></a>02651 <span class="comment">                                                         doorbell value via PCIe that exceeds the size of the CQ, or is the</span>
<a name="l02652"></a>02652 <span class="comment">                                                         same as the previous written value or attempts to remove from an</span>
<a name="l02653"></a>02653 <span class="comment">                                                         empty CQ (underflow) while enabled. NQM_VF()_CQ()_ENA[ENABLE]</span>
<a name="l02654"></a>02654 <span class="comment">                                                         describes CPL/CQ enable conditions.</span>
<a name="l02655"></a>02655 <span class="comment">                                                         This error should typically result in software posting an invalid</span>
<a name="l02656"></a>02656 <span class="comment">                                                         doorbell write value (value 1) error status asynchronous event to the</span>
<a name="l02657"></a>02657 <span class="comment">                                                         host. */</span>
<a name="l02658"></a>02658     uint64_t <a class="code" href="structcvmx__nqm__vfx__int__ena__w1s_1_1cvmx__nqm__vfx__int__ena__w1s__s.html#abfb8ced4269c3074098962fc6298eb00">cq_db</a>                        : 1;  <span class="comment">/**&lt; Completion queue doorbell. Asserted when host software writes the</span>
<a name="l02659"></a>02659 <span class="comment">                                                         doorbell of a CQ that is disabled. NQM_VF()_CQ()_ENA[ENABLE]</span>
<a name="l02660"></a>02660 <span class="comment">                                                         describes CPL/CQ enable conditions.</span>
<a name="l02661"></a>02661 <span class="comment">                                                         This error should typically result in software posting an invalid</span>
<a name="l02662"></a>02662 <span class="comment">                                                         doorbell register (value 0) error status asynchronous event to the host. */</span>
<a name="l02663"></a>02663     uint64_t <a class="code" href="structcvmx__nqm__vfx__int__ena__w1s_1_1cvmx__nqm__vfx__int__ena__w1s__s.html#a0229542cb0432d075948a03db4fe9a30">sq_db_val</a>                    : 1;  <span class="comment">/**&lt; Submission queue doorbell value: Asserted when host software writes a</span>
<a name="l02664"></a>02664 <span class="comment">                                                         doorbell value via PCIe that exceeds the size of the SQ, or is the</span>
<a name="l02665"></a>02665 <span class="comment">                                                         same as the previous written value or attempts to add to a full SQ</span>
<a name="l02666"></a>02666 <span class="comment">                                                         (overflow) while enabled. NQM_VF()_SQ()_ENA[ENABLE] describes</span>
<a name="l02667"></a>02667 <span class="comment">                                                         SQ enable conditions.</span>
<a name="l02668"></a>02668 <span class="comment">                                                         This error should typically result in software posting an invalid</span>
<a name="l02669"></a>02669 <span class="comment">                                                         doorbell write value (value 1) error status asynchronous event to the</span>
<a name="l02670"></a>02670 <span class="comment">                                                         host. */</span>
<a name="l02671"></a>02671     uint64_t <a class="code" href="structcvmx__nqm__vfx__int__ena__w1s_1_1cvmx__nqm__vfx__int__ena__w1s__s.html#a60e32fe300432fe75d9362a9a0e3798e">sq_db</a>                        : 1;  <span class="comment">/**&lt; Submission queue doorbell. Asserted when host software writes the</span>
<a name="l02672"></a>02672 <span class="comment">                                                         doorbell of a SQ that is disabled. NQM_VF()_SQ()_ENA[ENABLE] describes</span>
<a name="l02673"></a>02673 <span class="comment">                                                         SQ enable conditions.</span>
<a name="l02674"></a>02674 <span class="comment">                                                         This error should typically result in software posting an invalid</span>
<a name="l02675"></a>02675 <span class="comment">                                                         doorbell register (value 0) error status asynchronous event to the host. */</span>
<a name="l02676"></a>02676     uint64_t <a class="code" href="structcvmx__nqm__vfx__int__ena__w1s_1_1cvmx__nqm__vfx__int__ena__w1s__s.html#ad667a6fd3882afce89d530ce732bf35b">flr</a>                          : 1;  <span class="comment">/**&lt; Function-level reset interrupt.  This bit is asserted when a PCIe</span>
<a name="l02677"></a>02677 <span class="comment">                                                         function-level reset to the function has been initiated. */</span>
<a name="l02678"></a>02678     uint64_t <a class="code" href="structcvmx__nqm__vfx__int__ena__w1s_1_1cvmx__nqm__vfx__int__ena__w1s__s.html#a2aff0ca2d69fc1ba1ba14f221ea0e2d9">ccw</a>                          : 1;  <span class="comment">/**&lt; Controller configuration write interrupt.  This bit is asserted anytime</span>
<a name="l02679"></a>02679 <span class="comment">                                                         the NQM_VF()_CC register is written via PCIe.  This can be used to</span>
<a name="l02680"></a>02680 <span class="comment">                                                         notify OCTEON software that the shutdown notification (SHN) and/or</span>
<a name="l02681"></a>02681 <span class="comment">                                                         the enable (EN) fields have changed. */</span>
<a name="l02682"></a>02682 <span class="preprocessor">#else</span>
<a name="l02683"></a><a class="code" href="structcvmx__nqm__vfx__int__ena__w1s_1_1cvmx__nqm__vfx__int__ena__w1s__s.html#a2aff0ca2d69fc1ba1ba14f221ea0e2d9">02683</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__vfx__int__ena__w1s_1_1cvmx__nqm__vfx__int__ena__w1s__s.html#a2aff0ca2d69fc1ba1ba14f221ea0e2d9">ccw</a>                          : 1;
<a name="l02684"></a><a class="code" href="structcvmx__nqm__vfx__int__ena__w1s_1_1cvmx__nqm__vfx__int__ena__w1s__s.html#ad667a6fd3882afce89d530ce732bf35b">02684</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__int__ena__w1s_1_1cvmx__nqm__vfx__int__ena__w1s__s.html#ad667a6fd3882afce89d530ce732bf35b">flr</a>                          : 1;
<a name="l02685"></a><a class="code" href="structcvmx__nqm__vfx__int__ena__w1s_1_1cvmx__nqm__vfx__int__ena__w1s__s.html#a60e32fe300432fe75d9362a9a0e3798e">02685</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__int__ena__w1s_1_1cvmx__nqm__vfx__int__ena__w1s__s.html#a60e32fe300432fe75d9362a9a0e3798e">sq_db</a>                        : 1;
<a name="l02686"></a><a class="code" href="structcvmx__nqm__vfx__int__ena__w1s_1_1cvmx__nqm__vfx__int__ena__w1s__s.html#a0229542cb0432d075948a03db4fe9a30">02686</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__int__ena__w1s_1_1cvmx__nqm__vfx__int__ena__w1s__s.html#a0229542cb0432d075948a03db4fe9a30">sq_db_val</a>                    : 1;
<a name="l02687"></a><a class="code" href="structcvmx__nqm__vfx__int__ena__w1s_1_1cvmx__nqm__vfx__int__ena__w1s__s.html#abfb8ced4269c3074098962fc6298eb00">02687</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__int__ena__w1s_1_1cvmx__nqm__vfx__int__ena__w1s__s.html#abfb8ced4269c3074098962fc6298eb00">cq_db</a>                        : 1;
<a name="l02688"></a><a class="code" href="structcvmx__nqm__vfx__int__ena__w1s_1_1cvmx__nqm__vfx__int__ena__w1s__s.html#ab5182338f8ea1b09cce35d359c2269aa">02688</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__int__ena__w1s_1_1cvmx__nqm__vfx__int__ena__w1s__s.html#ab5182338f8ea1b09cce35d359c2269aa">cq_db_val</a>                    : 1;
<a name="l02689"></a><a class="code" href="structcvmx__nqm__vfx__int__ena__w1s_1_1cvmx__nqm__vfx__int__ena__w1s__s.html#a631040eac740bb24814958ae71f14fd2">02689</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__int__ena__w1s_1_1cvmx__nqm__vfx__int__ena__w1s__s.html#a631040eac740bb24814958ae71f14fd2">acq_cfg</a>                      : 1;
<a name="l02690"></a><a class="code" href="structcvmx__nqm__vfx__int__ena__w1s_1_1cvmx__nqm__vfx__int__ena__w1s__s.html#a4a0f5bb454684aad9db2cd91edfdf1ac">02690</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__int__ena__w1s_1_1cvmx__nqm__vfx__int__ena__w1s__s.html#a4a0f5bb454684aad9db2cd91edfdf1ac">asq_cfg</a>                      : 1;
<a name="l02691"></a><a class="code" href="structcvmx__nqm__vfx__int__ena__w1s_1_1cvmx__nqm__vfx__int__ena__w1s__s.html#a1e81c24e77493c1898111b8e2f8051f3">02691</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__int__ena__w1s_1_1cvmx__nqm__vfx__int__ena__w1s__s.html#a1e81c24e77493c1898111b8e2f8051f3">cq_fe</a>                        : 1;
<a name="l02692"></a><a class="code" href="structcvmx__nqm__vfx__int__ena__w1s_1_1cvmx__nqm__vfx__int__ena__w1s__s.html#ad842edd3b088465ea7e65710a3176b75">02692</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__int__ena__w1s_1_1cvmx__nqm__vfx__int__ena__w1s__s.html#ad842edd3b088465ea7e65710a3176b75">sq_fe</a>                        : 1;
<a name="l02693"></a><a class="code" href="structcvmx__nqm__vfx__int__ena__w1s_1_1cvmx__nqm__vfx__int__ena__w1s__s.html#a37cf47f513a5f79e17410526c2d5ea68">02693</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__int__ena__w1s_1_1cvmx__nqm__vfx__int__ena__w1s__s.html#a37cf47f513a5f79e17410526c2d5ea68">sli_err</a>                      : 1;
<a name="l02694"></a><a class="code" href="structcvmx__nqm__vfx__int__ena__w1s_1_1cvmx__nqm__vfx__int__ena__w1s__s.html#a35db3f7c997788a77a0be8c1f60aa750">02694</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__int__ena__w1s_1_1cvmx__nqm__vfx__int__ena__w1s__s.html#a35db3f7c997788a77a0be8c1f60aa750">reserved_11_63</a>               : 53;
<a name="l02695"></a>02695 <span class="preprocessor">#endif</span>
<a name="l02696"></a>02696 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__nqm__vfx__int__ena__w1s.html#a26283059fdbd9f819af03e6e7dbaf84a">s</a>;
<a name="l02697"></a><a class="code" href="unioncvmx__nqm__vfx__int__ena__w1s.html#ac7a8f02d73892a93ef9569fd937a469c">02697</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__vfx__int__ena__w1s_1_1cvmx__nqm__vfx__int__ena__w1s__s.html">cvmx_nqm_vfx_int_ena_w1s_s</a>     <a class="code" href="unioncvmx__nqm__vfx__int__ena__w1s.html#ac7a8f02d73892a93ef9569fd937a469c">cn73xx</a>;
<a name="l02698"></a>02698 };
<a name="l02699"></a><a class="code" href="cvmx-nqm-defs_8h.html#a022bd5fbaea1dedb32b412c7b2193670">02699</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__vfx__int__ena__w1s.html" title="cvmx_nqm_vf::_int_ena_w1s">cvmx_nqm_vfx_int_ena_w1s</a> <a class="code" href="unioncvmx__nqm__vfx__int__ena__w1s.html" title="cvmx_nqm_vf::_int_ena_w1s">cvmx_nqm_vfx_int_ena_w1s_t</a>;
<a name="l02700"></a>02700 <span class="comment"></span>
<a name="l02701"></a>02701 <span class="comment">/**</span>
<a name="l02702"></a>02702 <span class="comment"> * cvmx_nqm_vf#_int_w1s</span>
<a name="l02703"></a>02703 <span class="comment"> */</span>
<a name="l02704"></a><a class="code" href="unioncvmx__nqm__vfx__int__w1s.html">02704</a> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__vfx__int__w1s.html" title="cvmx_nqm_vf::_int_w1s">cvmx_nqm_vfx_int_w1s</a> {
<a name="l02705"></a><a class="code" href="unioncvmx__nqm__vfx__int__w1s.html#a0a4fbd0461c1bf38d34e24e8b941411a">02705</a>     uint64_t <a class="code" href="unioncvmx__nqm__vfx__int__w1s.html#a0a4fbd0461c1bf38d34e24e8b941411a">u64</a>;
<a name="l02706"></a><a class="code" href="structcvmx__nqm__vfx__int__w1s_1_1cvmx__nqm__vfx__int__w1s__s.html">02706</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__vfx__int__w1s_1_1cvmx__nqm__vfx__int__w1s__s.html">cvmx_nqm_vfx_int_w1s_s</a> {
<a name="l02707"></a>02707 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02708"></a>02708 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__vfx__int__w1s_1_1cvmx__nqm__vfx__int__w1s__s.html#a516cdf3f330755a52ca66f01a03aa102">reserved_11_63</a>               : 53;
<a name="l02709"></a>02709     uint64_t <a class="code" href="structcvmx__nqm__vfx__int__w1s_1_1cvmx__nqm__vfx__int__w1s__s.html#afe0174ac6448909f23e685a8fcb9e6a0">sli_err</a>                      : 1;  <span class="comment">/**&lt; A DPI DMA or CPU read to the NQM (i.e. PEM0 PF2) function returned with</span>
<a name="l02710"></a>02710 <span class="comment">                                                         an error. This could be because of a bad pointer, FLR, or other reasons</span>
<a name="l02711"></a>02711 <span class="comment">                                                         related to the function. An FLR when there are inflight reads to the remote host</span>
<a name="l02712"></a>02712 <span class="comment">                                                         function can cause [SLI_ERR] to assert when the reads would normally</span>
<a name="l02713"></a>02713 <span class="comment">                                                         complete successfully. During an FLR, it is possible for [SLI_ERR] to</span>
<a name="l02714"></a>02714 <span class="comment">                                                         continually be set while DPI drains DMA instructions reading the</span>
<a name="l02715"></a>02715 <span class="comment">                                                         function that were queued before the FLR.</span>
<a name="l02716"></a>02716 <span class="comment">                                                         In the DPI DMA case where the instruction that caused [SLI_ERR] to</span>
<a name="l02717"></a>02717 <span class="comment">                                                         be set generates a completion status, DPI_CS_E::ERRRSP is the completion</span>
<a name="l02718"></a>02718 <span class="comment">                                                         status for the DPI DMA instruction.</span>
<a name="l02719"></a>02719 <span class="comment">                                                         When an FLR was not the [SLI_ERR] assertion cause, [SLI_ERR] assertion</span>
<a name="l02720"></a>02720 <span class="comment">                                                         should typically coincide with one or more completions with a data transfer</span>
<a name="l02721"></a>02721 <span class="comment">                                                         error (value 4) status code. When an FLR was the cause, NQM hardware</span>
<a name="l02722"></a>02722 <span class="comment">                                                         will have recently sent [FLR]. */</span>
<a name="l02723"></a>02723     uint64_t <a class="code" href="structcvmx__nqm__vfx__int__w1s_1_1cvmx__nqm__vfx__int__w1s__s.html#a42cfa68dd421bfab5965c5a03447b4f1">sq_fe</a>                        : 1;  <span class="comment">/**&lt; Submission queue fatal error. NQM asserts [SQ_FE] when a PRP list entry</span>
<a name="l02724"></a>02724 <span class="comment">                                                         read from a SQ in the function completes with an error status.</span>
<a name="l02725"></a>02725 <span class="comment">                                                         This could be because of a bad PRP list pointer, FLR, or other reasons</span>
<a name="l02726"></a>02726 <span class="comment">                                                         related to the function. An FLR can cause [SQ_FE] to assert for a</span>
<a name="l02727"></a>02727 <span class="comment">                                                         normally-operating SQ that is not idle when the FLR is initiated.</span>
<a name="l02728"></a>02728 <span class="comment">                                                         The SQ(s) causing [SQ_FE] to assert must have NQM_VF()_SQ()_CC[PC]=0,</span>
<a name="l02729"></a>02729 <span class="comment">                                                         and NQM clears their NQM_VF()_SQ()_BASE[PRIP,BV]=0,0, and</span>
<a name="l02730"></a>02730 <span class="comment">                                                         NQM_VF()_SQ()_ENA[ENABLE]=0 when the error occurs.</span>
<a name="l02731"></a>02731 <span class="comment">                                                         When an FLR was not the [SQ_FE] assertion cause, [SQ_FE] assertion</span>
<a name="l02732"></a>02732 <span class="comment">                                                         should result in a controller fatal error reported back to the host</span>
<a name="l02733"></a>02733 <span class="comment">                                                         via NQM_VF()_CSTS[CFS]. When an FLR was the cause, NQM will have</span>
<a name="l02734"></a>02734 <span class="comment">                                                         set [FLR]. */</span>
<a name="l02735"></a>02735     uint64_t <a class="code" href="structcvmx__nqm__vfx__int__w1s_1_1cvmx__nqm__vfx__int__w1s__s.html#a49fc671f65ed2e92f81f2fd795f30d20">cq_fe</a>                        : 1;  <span class="comment">/**&lt; Completion queue fatal error. NQM asserts [CQ_FE] when a PRP list entry</span>
<a name="l02736"></a>02736 <span class="comment">                                                         read from a CQ in the function completes with an error status.</span>
<a name="l02737"></a>02737 <span class="comment">                                                         This could be because of a bad PRP list pointer, FLR, or other reasons</span>
<a name="l02738"></a>02738 <span class="comment">                                                         related to the function. An FLR can cause [CQ_FE] to assert for a</span>
<a name="l02739"></a>02739 <span class="comment">                                                         normally-operating CQ that is not idle when the FLR is initiated.</span>
<a name="l02740"></a>02740 <span class="comment">                                                         The CQ(s) causing [CQ_FE] to assert must have NQM_VF()_CQ()_CC[PC]=0,</span>
<a name="l02741"></a>02741 <span class="comment">                                                         and NQM clears their NQM_VF()_CQ()_BASE[PRIP,BV]=0,0, and</span>
<a name="l02742"></a>02742 <span class="comment">                                                         NQM_VF()_CQ()_ENA[ENABLE]=0 when the error occurs.</span>
<a name="l02743"></a>02743 <span class="comment">                                                         When an FLR was not the [CQ_FE] assertion cause, [CQ_FE] assertion</span>
<a name="l02744"></a>02744 <span class="comment">                                                         should result in a controller fatal error reported back to the host</span>
<a name="l02745"></a>02745 <span class="comment">                                                         via NQM_VF()_CSTS[CFS]. When an FLR was the cause, NQM will have</span>
<a name="l02746"></a>02746 <span class="comment">                                                         set [FLR]. */</span>
<a name="l02747"></a>02747     uint64_t <a class="code" href="structcvmx__nqm__vfx__int__w1s_1_1cvmx__nqm__vfx__int__w1s__s.html#aa1d097008c7024007d74b3bb36e250a8">asq_cfg</a>                      : 1;  <span class="comment">/**&lt; Administration submission queue configuration. Asserted when the host</span>
<a name="l02748"></a>02748 <span class="comment">                                                         changes the configuration of the admin SQ while it is enabled.</span>
<a name="l02749"></a>02749 <span class="comment">                                                         NQM_VF()_SQ()_ENA[ENABLE] describes admin SQ enable conditions.</span>
<a name="l02750"></a>02750 <span class="comment">                                                         This error should typically result in a controller fatal error</span>
<a name="l02751"></a>02751 <span class="comment">                                                         reported back to the host via NQM_VF()_CSTS[CFS]. */</span>
<a name="l02752"></a>02752     uint64_t <a class="code" href="structcvmx__nqm__vfx__int__w1s_1_1cvmx__nqm__vfx__int__w1s__s.html#a830835b401dbe5aef9ebe795d28ab62f">acq_cfg</a>                      : 1;  <span class="comment">/**&lt; Administration completion queue configuration. Asserted when the host</span>
<a name="l02753"></a>02753 <span class="comment">                                                         changes the configuration of the admin CQ while it is enabled.</span>
<a name="l02754"></a>02754 <span class="comment">                                                         NQM_VF()_CQ()_ENA[ENABLE] describes admin CPL/CQ enable conditions.</span>
<a name="l02755"></a>02755 <span class="comment">                                                         This error should typically result in a controller fatal error</span>
<a name="l02756"></a>02756 <span class="comment">                                                         reported back to the host via NQM_VF()_CSTS[CFS]. */</span>
<a name="l02757"></a>02757     uint64_t <a class="code" href="structcvmx__nqm__vfx__int__w1s_1_1cvmx__nqm__vfx__int__w1s__s.html#a71d7898d45ad70d86b38613e144947fc">cq_db_val</a>                    : 1;  <span class="comment">/**&lt; Completion queue doorbell value: Asserted when host software writes a</span>
<a name="l02758"></a>02758 <span class="comment">                                                         doorbell value via PCIe that exceeds the size of the CQ, or is the</span>
<a name="l02759"></a>02759 <span class="comment">                                                         same as the previous written value or attempts to remove from an</span>
<a name="l02760"></a>02760 <span class="comment">                                                         empty CQ (underflow) while enabled. NQM_VF()_CQ()_ENA[ENABLE]</span>
<a name="l02761"></a>02761 <span class="comment">                                                         describes CPL/CQ enable conditions.</span>
<a name="l02762"></a>02762 <span class="comment">                                                         This error should typically result in software posting an invalid</span>
<a name="l02763"></a>02763 <span class="comment">                                                         doorbell write value (value 1) error status asynchronous event to the</span>
<a name="l02764"></a>02764 <span class="comment">                                                         host. */</span>
<a name="l02765"></a>02765     uint64_t <a class="code" href="structcvmx__nqm__vfx__int__w1s_1_1cvmx__nqm__vfx__int__w1s__s.html#a8060d618581c836a8167c6c4ce609ed8">cq_db</a>                        : 1;  <span class="comment">/**&lt; Completion queue doorbell. Asserted when host software writes the</span>
<a name="l02766"></a>02766 <span class="comment">                                                         doorbell of a CQ that is disabled. NQM_VF()_CQ()_ENA[ENABLE]</span>
<a name="l02767"></a>02767 <span class="comment">                                                         describes CPL/CQ enable conditions.</span>
<a name="l02768"></a>02768 <span class="comment">                                                         This error should typically result in software posting an invalid</span>
<a name="l02769"></a>02769 <span class="comment">                                                         doorbell register (value 0) error status asynchronous event to the host. */</span>
<a name="l02770"></a>02770     uint64_t <a class="code" href="structcvmx__nqm__vfx__int__w1s_1_1cvmx__nqm__vfx__int__w1s__s.html#a0a74df24063b785b26898ec40a24635d">sq_db_val</a>                    : 1;  <span class="comment">/**&lt; Submission queue doorbell value: Asserted when host software writes a</span>
<a name="l02771"></a>02771 <span class="comment">                                                         doorbell value via PCIe that exceeds the size of the SQ, or is the</span>
<a name="l02772"></a>02772 <span class="comment">                                                         same as the previous written value or attempts to add to a full SQ</span>
<a name="l02773"></a>02773 <span class="comment">                                                         (overflow) while enabled. NQM_VF()_SQ()_ENA[ENABLE] describes</span>
<a name="l02774"></a>02774 <span class="comment">                                                         SQ enable conditions.</span>
<a name="l02775"></a>02775 <span class="comment">                                                         This error should typically result in software posting an invalid</span>
<a name="l02776"></a>02776 <span class="comment">                                                         doorbell write value (value 1) error status asynchronous event to the</span>
<a name="l02777"></a>02777 <span class="comment">                                                         host. */</span>
<a name="l02778"></a>02778     uint64_t <a class="code" href="structcvmx__nqm__vfx__int__w1s_1_1cvmx__nqm__vfx__int__w1s__s.html#a53ad2bb0c5b7ebe6d0f5993430bbf39e">sq_db</a>                        : 1;  <span class="comment">/**&lt; Submission queue doorbell. Asserted when host software writes the</span>
<a name="l02779"></a>02779 <span class="comment">                                                         doorbell of a SQ that is disabled. NQM_VF()_SQ()_ENA[ENABLE] describes</span>
<a name="l02780"></a>02780 <span class="comment">                                                         SQ enable conditions.</span>
<a name="l02781"></a>02781 <span class="comment">                                                         This error should typically result in software posting an invalid</span>
<a name="l02782"></a>02782 <span class="comment">                                                         doorbell register (value 0) error status asynchronous event to the host. */</span>
<a name="l02783"></a>02783     uint64_t <a class="code" href="structcvmx__nqm__vfx__int__w1s_1_1cvmx__nqm__vfx__int__w1s__s.html#a5513d5bb3c1183430d71bd8d24aebac0">flr</a>                          : 1;  <span class="comment">/**&lt; Function-level reset interrupt.  This bit is asserted when a PCIe</span>
<a name="l02784"></a>02784 <span class="comment">                                                         function-level reset to the function has been initiated. */</span>
<a name="l02785"></a>02785     uint64_t <a class="code" href="structcvmx__nqm__vfx__int__w1s_1_1cvmx__nqm__vfx__int__w1s__s.html#a5311b4a0dea595f3a4642f6468b59db3">ccw</a>                          : 1;  <span class="comment">/**&lt; Controller configuration write interrupt.  This bit is asserted anytime</span>
<a name="l02786"></a>02786 <span class="comment">                                                         the NQM_VF()_CC register is written via PCIe.  This can be used to</span>
<a name="l02787"></a>02787 <span class="comment">                                                         notify OCTEON software that the shutdown notification (SHN) and/or</span>
<a name="l02788"></a>02788 <span class="comment">                                                         the enable (EN) fields have changed. */</span>
<a name="l02789"></a>02789 <span class="preprocessor">#else</span>
<a name="l02790"></a><a class="code" href="structcvmx__nqm__vfx__int__w1s_1_1cvmx__nqm__vfx__int__w1s__s.html#a5311b4a0dea595f3a4642f6468b59db3">02790</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__vfx__int__w1s_1_1cvmx__nqm__vfx__int__w1s__s.html#a5311b4a0dea595f3a4642f6468b59db3">ccw</a>                          : 1;
<a name="l02791"></a><a class="code" href="structcvmx__nqm__vfx__int__w1s_1_1cvmx__nqm__vfx__int__w1s__s.html#a5513d5bb3c1183430d71bd8d24aebac0">02791</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__int__w1s_1_1cvmx__nqm__vfx__int__w1s__s.html#a5513d5bb3c1183430d71bd8d24aebac0">flr</a>                          : 1;
<a name="l02792"></a><a class="code" href="structcvmx__nqm__vfx__int__w1s_1_1cvmx__nqm__vfx__int__w1s__s.html#a53ad2bb0c5b7ebe6d0f5993430bbf39e">02792</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__int__w1s_1_1cvmx__nqm__vfx__int__w1s__s.html#a53ad2bb0c5b7ebe6d0f5993430bbf39e">sq_db</a>                        : 1;
<a name="l02793"></a><a class="code" href="structcvmx__nqm__vfx__int__w1s_1_1cvmx__nqm__vfx__int__w1s__s.html#a0a74df24063b785b26898ec40a24635d">02793</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__int__w1s_1_1cvmx__nqm__vfx__int__w1s__s.html#a0a74df24063b785b26898ec40a24635d">sq_db_val</a>                    : 1;
<a name="l02794"></a><a class="code" href="structcvmx__nqm__vfx__int__w1s_1_1cvmx__nqm__vfx__int__w1s__s.html#a8060d618581c836a8167c6c4ce609ed8">02794</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__int__w1s_1_1cvmx__nqm__vfx__int__w1s__s.html#a8060d618581c836a8167c6c4ce609ed8">cq_db</a>                        : 1;
<a name="l02795"></a><a class="code" href="structcvmx__nqm__vfx__int__w1s_1_1cvmx__nqm__vfx__int__w1s__s.html#a71d7898d45ad70d86b38613e144947fc">02795</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__int__w1s_1_1cvmx__nqm__vfx__int__w1s__s.html#a71d7898d45ad70d86b38613e144947fc">cq_db_val</a>                    : 1;
<a name="l02796"></a><a class="code" href="structcvmx__nqm__vfx__int__w1s_1_1cvmx__nqm__vfx__int__w1s__s.html#a830835b401dbe5aef9ebe795d28ab62f">02796</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__int__w1s_1_1cvmx__nqm__vfx__int__w1s__s.html#a830835b401dbe5aef9ebe795d28ab62f">acq_cfg</a>                      : 1;
<a name="l02797"></a><a class="code" href="structcvmx__nqm__vfx__int__w1s_1_1cvmx__nqm__vfx__int__w1s__s.html#aa1d097008c7024007d74b3bb36e250a8">02797</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__int__w1s_1_1cvmx__nqm__vfx__int__w1s__s.html#aa1d097008c7024007d74b3bb36e250a8">asq_cfg</a>                      : 1;
<a name="l02798"></a><a class="code" href="structcvmx__nqm__vfx__int__w1s_1_1cvmx__nqm__vfx__int__w1s__s.html#a49fc671f65ed2e92f81f2fd795f30d20">02798</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__int__w1s_1_1cvmx__nqm__vfx__int__w1s__s.html#a49fc671f65ed2e92f81f2fd795f30d20">cq_fe</a>                        : 1;
<a name="l02799"></a><a class="code" href="structcvmx__nqm__vfx__int__w1s_1_1cvmx__nqm__vfx__int__w1s__s.html#a42cfa68dd421bfab5965c5a03447b4f1">02799</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__int__w1s_1_1cvmx__nqm__vfx__int__w1s__s.html#a42cfa68dd421bfab5965c5a03447b4f1">sq_fe</a>                        : 1;
<a name="l02800"></a><a class="code" href="structcvmx__nqm__vfx__int__w1s_1_1cvmx__nqm__vfx__int__w1s__s.html#afe0174ac6448909f23e685a8fcb9e6a0">02800</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__int__w1s_1_1cvmx__nqm__vfx__int__w1s__s.html#afe0174ac6448909f23e685a8fcb9e6a0">sli_err</a>                      : 1;
<a name="l02801"></a><a class="code" href="structcvmx__nqm__vfx__int__w1s_1_1cvmx__nqm__vfx__int__w1s__s.html#a516cdf3f330755a52ca66f01a03aa102">02801</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__int__w1s_1_1cvmx__nqm__vfx__int__w1s__s.html#a516cdf3f330755a52ca66f01a03aa102">reserved_11_63</a>               : 53;
<a name="l02802"></a>02802 <span class="preprocessor">#endif</span>
<a name="l02803"></a>02803 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__nqm__vfx__int__w1s.html#ada976127a88cc4aa5d7cc491cef4e578">s</a>;
<a name="l02804"></a><a class="code" href="unioncvmx__nqm__vfx__int__w1s.html#a469108a203ff976a849adb3026c31943">02804</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__vfx__int__w1s_1_1cvmx__nqm__vfx__int__w1s__s.html">cvmx_nqm_vfx_int_w1s_s</a>         <a class="code" href="unioncvmx__nqm__vfx__int__w1s.html#a469108a203ff976a849adb3026c31943">cn73xx</a>;
<a name="l02805"></a>02805 };
<a name="l02806"></a><a class="code" href="cvmx-nqm-defs_8h.html#af6dcd133334f418cb2cb4b7cc6a55129">02806</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__vfx__int__w1s.html" title="cvmx_nqm_vf::_int_w1s">cvmx_nqm_vfx_int_w1s</a> <a class="code" href="unioncvmx__nqm__vfx__int__w1s.html" title="cvmx_nqm_vf::_int_w1s">cvmx_nqm_vfx_int_w1s_t</a>;
<a name="l02807"></a>02807 <span class="comment"></span>
<a name="l02808"></a>02808 <span class="comment">/**</span>
<a name="l02809"></a>02809 <span class="comment"> * cvmx_nqm_vf#_intmc</span>
<a name="l02810"></a>02810 <span class="comment"> *</span>
<a name="l02811"></a>02811 <span class="comment"> * NQM_VF(x)_INTMC is the NVMe-standard interrupt mask clear (INTMC) CSR for</span>
<a name="l02812"></a>02812 <span class="comment"> * function x. NQM_VF_MODE[VF_MODE] selects the functions that are actually</span>
<a name="l02813"></a>02813 <span class="comment"> * present in the hardware. See NQM_VF_MODE_E.</span>
<a name="l02814"></a>02814 <span class="comment"> */</span>
<a name="l02815"></a><a class="code" href="unioncvmx__nqm__vfx__intmc.html">02815</a> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__vfx__intmc.html" title="cvmx_nqm_vf::_intmc">cvmx_nqm_vfx_intmc</a> {
<a name="l02816"></a><a class="code" href="unioncvmx__nqm__vfx__intmc.html#af64196a399755bad482352e7f9884652">02816</a>     uint32_t <a class="code" href="unioncvmx__nqm__vfx__intmc.html#af64196a399755bad482352e7f9884652">u32</a>;
<a name="l02817"></a><a class="code" href="structcvmx__nqm__vfx__intmc_1_1cvmx__nqm__vfx__intmc__s.html">02817</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__vfx__intmc_1_1cvmx__nqm__vfx__intmc__s.html">cvmx_nqm_vfx_intmc_s</a> {
<a name="l02818"></a>02818 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02819"></a>02819 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__nqm__vfx__intmc_1_1cvmx__nqm__vfx__intmc__s.html#a3f3be98f0a491b057e51dfbe6582e88a">ivmc</a>                         : 32; <span class="comment">/**&lt; Interrupt vector mask clear.  Not applicable since only MSI-X</span>
<a name="l02820"></a>02820 <span class="comment">                                                         interrupts are supported. */</span>
<a name="l02821"></a>02821 <span class="preprocessor">#else</span>
<a name="l02822"></a><a class="code" href="structcvmx__nqm__vfx__intmc_1_1cvmx__nqm__vfx__intmc__s.html#a3f3be98f0a491b057e51dfbe6582e88a">02822</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__nqm__vfx__intmc_1_1cvmx__nqm__vfx__intmc__s.html#a3f3be98f0a491b057e51dfbe6582e88a">ivmc</a>                         : 32;
<a name="l02823"></a>02823 <span class="preprocessor">#endif</span>
<a name="l02824"></a>02824 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__nqm__vfx__intmc.html#ad2d8b09bfed841a2e99afa0465bbeeaf">s</a>;
<a name="l02825"></a><a class="code" href="unioncvmx__nqm__vfx__intmc.html#a243ef06bd8bc57ee07691b3e6e23fdea">02825</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__vfx__intmc_1_1cvmx__nqm__vfx__intmc__s.html">cvmx_nqm_vfx_intmc_s</a>           <a class="code" href="unioncvmx__nqm__vfx__intmc.html#a243ef06bd8bc57ee07691b3e6e23fdea">cn73xx</a>;
<a name="l02826"></a>02826 };
<a name="l02827"></a><a class="code" href="cvmx-nqm-defs_8h.html#a69548d673fe396a619e85b4f884028c6">02827</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__vfx__intmc.html" title="cvmx_nqm_vf::_intmc">cvmx_nqm_vfx_intmc</a> <a class="code" href="unioncvmx__nqm__vfx__intmc.html" title="cvmx_nqm_vf::_intmc">cvmx_nqm_vfx_intmc_t</a>;
<a name="l02828"></a>02828 <span class="comment"></span>
<a name="l02829"></a>02829 <span class="comment">/**</span>
<a name="l02830"></a>02830 <span class="comment"> * cvmx_nqm_vf#_intms</span>
<a name="l02831"></a>02831 <span class="comment"> *</span>
<a name="l02832"></a>02832 <span class="comment"> * NQM_VF(x)_INTMS is the NVMe-standard interrupt mask set (INTMS) CSR for</span>
<a name="l02833"></a>02833 <span class="comment"> * function x. NQM_VF_MODE[VF_MODE] selects the functions that are actually</span>
<a name="l02834"></a>02834 <span class="comment"> * present in the hardware. See NQM_VF_MODE_E.</span>
<a name="l02835"></a>02835 <span class="comment"> */</span>
<a name="l02836"></a><a class="code" href="unioncvmx__nqm__vfx__intms.html">02836</a> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__vfx__intms.html" title="cvmx_nqm_vf::_intms">cvmx_nqm_vfx_intms</a> {
<a name="l02837"></a><a class="code" href="unioncvmx__nqm__vfx__intms.html#aa59cc871230e18c860fcf5b5f5f5fc9c">02837</a>     uint32_t <a class="code" href="unioncvmx__nqm__vfx__intms.html#aa59cc871230e18c860fcf5b5f5f5fc9c">u32</a>;
<a name="l02838"></a><a class="code" href="structcvmx__nqm__vfx__intms_1_1cvmx__nqm__vfx__intms__s.html">02838</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__vfx__intms_1_1cvmx__nqm__vfx__intms__s.html">cvmx_nqm_vfx_intms_s</a> {
<a name="l02839"></a>02839 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02840"></a>02840 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__nqm__vfx__intms_1_1cvmx__nqm__vfx__intms__s.html#a8d606e04559b18f097782cc88a94d369">ivms</a>                         : 32; <span class="comment">/**&lt; Interrupt vector mask set.  Not applicable since only MSI-X</span>
<a name="l02841"></a>02841 <span class="comment">                                                         interrupts are supported. */</span>
<a name="l02842"></a>02842 <span class="preprocessor">#else</span>
<a name="l02843"></a><a class="code" href="structcvmx__nqm__vfx__intms_1_1cvmx__nqm__vfx__intms__s.html#a8d606e04559b18f097782cc88a94d369">02843</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__nqm__vfx__intms_1_1cvmx__nqm__vfx__intms__s.html#a8d606e04559b18f097782cc88a94d369">ivms</a>                         : 32;
<a name="l02844"></a>02844 <span class="preprocessor">#endif</span>
<a name="l02845"></a>02845 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__nqm__vfx__intms.html#ab21cfb33099d40d441f073780443a1b4">s</a>;
<a name="l02846"></a><a class="code" href="unioncvmx__nqm__vfx__intms.html#a6454a9e773c74bdb8ef25cda3c2c4e84">02846</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__vfx__intms_1_1cvmx__nqm__vfx__intms__s.html">cvmx_nqm_vfx_intms_s</a>           <a class="code" href="unioncvmx__nqm__vfx__intms.html#a6454a9e773c74bdb8ef25cda3c2c4e84">cn73xx</a>;
<a name="l02847"></a>02847 };
<a name="l02848"></a><a class="code" href="cvmx-nqm-defs_8h.html#af37110a57b218e77c3da91c3d9c062e1">02848</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__vfx__intms.html" title="cvmx_nqm_vf::_intms">cvmx_nqm_vfx_intms</a> <a class="code" href="unioncvmx__nqm__vfx__intms.html" title="cvmx_nqm_vf::_intms">cvmx_nqm_vfx_intms_t</a>;
<a name="l02849"></a>02849 <span class="comment"></span>
<a name="l02850"></a>02850 <span class="comment">/**</span>
<a name="l02851"></a>02851 <span class="comment"> * cvmx_nqm_vf#_msix_config</span>
<a name="l02852"></a>02852 <span class="comment"> *</span>
<a name="l02853"></a>02853 <span class="comment"> * This register can be used to read MSI-X configuration state of a function</span>
<a name="l02854"></a>02854 <span class="comment"> *</span>
<a name="l02855"></a>02855 <span class="comment"> */</span>
<a name="l02856"></a><a class="code" href="unioncvmx__nqm__vfx__msix__config.html">02856</a> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__vfx__msix__config.html" title="cvmx_nqm_vf::_msix_config">cvmx_nqm_vfx_msix_config</a> {
<a name="l02857"></a><a class="code" href="unioncvmx__nqm__vfx__msix__config.html#a83cdba01f9bdc789d606d8386f44ceee">02857</a>     uint64_t <a class="code" href="unioncvmx__nqm__vfx__msix__config.html#a83cdba01f9bdc789d606d8386f44ceee">u64</a>;
<a name="l02858"></a><a class="code" href="structcvmx__nqm__vfx__msix__config_1_1cvmx__nqm__vfx__msix__config__s.html">02858</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__vfx__msix__config_1_1cvmx__nqm__vfx__msix__config__s.html">cvmx_nqm_vfx_msix_config_s</a> {
<a name="l02859"></a>02859 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02860"></a>02860 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__vfx__msix__config_1_1cvmx__nqm__vfx__msix__config__s.html#af2ac748056bca1a224dcab2c8aa6fcbd">reserved_2_63</a>                : 62;
<a name="l02861"></a>02861     uint64_t <a class="code" href="structcvmx__nqm__vfx__msix__config_1_1cvmx__nqm__vfx__msix__config__s.html#a4486e3cce9e1ea2a0fe6c45385e59f88">en</a>                           : 1;  <span class="comment">/**&lt; MSI-X enable. If set, MSI-X is enabled. A RO copy of corresponding PCIEEP_CFG044[MSIXEN]. */</span>
<a name="l02862"></a>02862     uint64_t <a class="code" href="structcvmx__nqm__vfx__msix__config_1_1cvmx__nqm__vfx__msix__config__s.html#a547ea58c7efef148cc5ef7d5b6b3771c">mask</a>                         : 1;  <span class="comment">/**&lt; MSI-X function mask. If set, MSI-X interrupts for this function are masked. A RO</span>
<a name="l02863"></a>02863 <span class="comment">                                                         copy of corresponding PCIEEP_CFG044[FUNM]. */</span>
<a name="l02864"></a>02864 <span class="preprocessor">#else</span>
<a name="l02865"></a><a class="code" href="structcvmx__nqm__vfx__msix__config_1_1cvmx__nqm__vfx__msix__config__s.html#a547ea58c7efef148cc5ef7d5b6b3771c">02865</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__vfx__msix__config_1_1cvmx__nqm__vfx__msix__config__s.html#a547ea58c7efef148cc5ef7d5b6b3771c">mask</a>                         : 1;
<a name="l02866"></a><a class="code" href="structcvmx__nqm__vfx__msix__config_1_1cvmx__nqm__vfx__msix__config__s.html#a4486e3cce9e1ea2a0fe6c45385e59f88">02866</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__msix__config_1_1cvmx__nqm__vfx__msix__config__s.html#a4486e3cce9e1ea2a0fe6c45385e59f88">en</a>                           : 1;
<a name="l02867"></a><a class="code" href="structcvmx__nqm__vfx__msix__config_1_1cvmx__nqm__vfx__msix__config__s.html#af2ac748056bca1a224dcab2c8aa6fcbd">02867</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__msix__config_1_1cvmx__nqm__vfx__msix__config__s.html#af2ac748056bca1a224dcab2c8aa6fcbd">reserved_2_63</a>                : 62;
<a name="l02868"></a>02868 <span class="preprocessor">#endif</span>
<a name="l02869"></a>02869 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__nqm__vfx__msix__config.html#a285394529244bf89cf55f9a4e9ba40fe">s</a>;
<a name="l02870"></a><a class="code" href="unioncvmx__nqm__vfx__msix__config.html#a91e8fb9c1e1deeedafb08837320c4073">02870</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__vfx__msix__config_1_1cvmx__nqm__vfx__msix__config__s.html">cvmx_nqm_vfx_msix_config_s</a>     <a class="code" href="unioncvmx__nqm__vfx__msix__config.html#a91e8fb9c1e1deeedafb08837320c4073">cn73xx</a>;
<a name="l02871"></a>02871 };
<a name="l02872"></a><a class="code" href="cvmx-nqm-defs_8h.html#ae912eb23c0352bf7ee30981d9acbe679">02872</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__vfx__msix__config.html" title="cvmx_nqm_vf::_msix_config">cvmx_nqm_vfx_msix_config</a> <a class="code" href="unioncvmx__nqm__vfx__msix__config.html" title="cvmx_nqm_vf::_msix_config">cvmx_nqm_vfx_msix_config_t</a>;
<a name="l02873"></a>02873 <span class="comment"></span>
<a name="l02874"></a>02874 <span class="comment">/**</span>
<a name="l02875"></a>02875 <span class="comment"> * cvmx_nqm_vf#_msix_pba</span>
<a name="l02876"></a>02876 <span class="comment"> *</span>
<a name="l02877"></a>02877 <span class="comment"> * NQM_VF(x)_MSIX_PBA contains the PCI-standard MSI-X PBA structure for</span>
<a name="l02878"></a>02878 <span class="comment"> * function x.</span>
<a name="l02879"></a>02879 <span class="comment"> *</span>
<a name="l02880"></a>02880 <span class="comment"> * When migrating a function, the current MSI-X state of the function can</span>
<a name="l02881"></a>02881 <span class="comment"> * be captured via the following sequence:</span>
<a name="l02882"></a>02882 <span class="comment"> *</span>
<a name="l02883"></a>02883 <span class="comment"> * (1) Quiet remote host activity for the function. At this point,</span>
<a name="l02884"></a>02884 <span class="comment"> *     all corresponding NQM_VF()_CQ()_HDBL should be stable in</span>
<a name="l02885"></a>02885 <span class="comment"> *     the function.</span>
<a name="l02886"></a>02886 <span class="comment"> *</span>
<a name="l02887"></a>02887 <span class="comment"> * (2) Save a copy and reset all of the NQM_VF()_VEC()_MSIX_CTL&apos;s</span>
<a name="l02888"></a>02888 <span class="comment"> *     in the function.</span>
<a name="l02889"></a>02889 <span class="comment"> *</span>
<a name="l02890"></a>02890 <span class="comment"> *     After this step, NQM stops sending MSIs for the function</span>
<a name="l02891"></a>02891 <span class="comment"> *     to the remote host because all the</span>
<a name="l02892"></a>02892 <span class="comment"> *     NQM_VF()_VEC()_MSIX_CTL[MASK]&apos;s are set.</span>
<a name="l02893"></a>02893 <span class="comment"> *</span>
<a name="l02894"></a>02894 <span class="comment"> * (3) Save a copy of all the NQM_VF()_VEC()_MSIX_ADDR&apos;s and</span>
<a name="l02895"></a>02895 <span class="comment"> *     reset them.</span>
<a name="l02896"></a>02896 <span class="comment"> *</span>
<a name="l02897"></a>02897 <span class="comment"> * (4) Read a copy of all corresponding NQM_VF()_CQ()_TAIL in the</span>
<a name="l02898"></a>02898 <span class="comment"> *     function.  Let initTAIL[cq] = the NQM_VF()_CQ(cq)_TAIL[TAIL]</span>
<a name="l02899"></a>02899 <span class="comment"> *     value read.</span>
<a name="l02900"></a>02900 <span class="comment"> *</span>
<a name="l02901"></a>02901 <span class="comment"> * (5) Delay long enough to ensure that any NQM_VF()_CQ()_TAIL changes are</span>
<a name="l02902"></a>02902 <span class="comment"> *     reflected in the NQM_VF()_VEC()_MSIX_INT_ST&apos;s read in the next step.</span>
<a name="l02903"></a>02903 <span class="comment"> *</span>
<a name="l02904"></a>02904 <span class="comment"> *     A simple method is to wait for each NQM_VF(0..1027)_CPL(0..16)_IFC[COUNT]</span>
<a name="l02905"></a>02905 <span class="comment"> *     in the function to be zero at least once (independently) before continuing.</span>
<a name="l02906"></a>02906 <span class="comment"> *</span>
<a name="l02907"></a>02907 <span class="comment"> * (6) Read a copy of all corresponding NQM_VF()_VEC()_MSIX_INT_ST.</span>
<a name="l02908"></a>02908 <span class="comment"> *     let initINTCNTi be the NQM_VF()_VEC(i)_MSIX_INT_ST[INTCNT] value</span>
<a name="l02909"></a>02909 <span class="comment"> *     read.</span>
<a name="l02910"></a>02910 <span class="comment"> *</span>
<a name="l02911"></a>02911 <span class="comment"> * (7) Read a copy of corresponding NQM_VF()_MSIX_PBA. Let</span>
<a name="l02912"></a>02912 <span class="comment"> *     PBA = the NQM_VF()_MSIX_PBA[PEND] value read.</span>
<a name="l02913"></a>02913 <span class="comment"> *</span>
<a name="l02914"></a>02914 <span class="comment"> * (8) Ensure that all CPL/CQ&apos;s in the function are both disabled and idle. See</span>
<a name="l02915"></a>02915 <span class="comment"> *     the NQM_VF()_CQ()_ENA[ENABLE] description.</span>
<a name="l02916"></a>02916 <span class="comment"> *</span>
<a name="l02917"></a>02917 <span class="comment"> *     The CQ tails should be stable after this step.</span>
<a name="l02918"></a>02918 <span class="comment"> *</span>
<a name="l02919"></a>02919 <span class="comment"> *     Corresponding NQM_VF()_MSIX_PBA and all</span>
<a name="l02920"></a>02920 <span class="comment"> *     NQM_VF()_VEC()_MSIX_INT_ST[INTCNT] in the function</span>
<a name="l02921"></a>02921 <span class="comment"> *     should be zero after this step.</span>
<a name="l02922"></a>02922 <span class="comment"> *</span>
<a name="l02923"></a>02923 <span class="comment"> * (8) For each MSI-X vector used (i), do this:</span>
<a name="l02924"></a>02924 <span class="comment"> *</span>
<a name="l02925"></a>02925 <span class="comment"> *      a_cq_tail_changed = 0;</span>
<a name="l02926"></a>02926 <span class="comment"> *      for each cq</span>
<a name="l02927"></a>02927 <span class="comment"> *        if((cq was enabled before this sequence) and</span>
<a name="l02928"></a>02928 <span class="comment"> *           (cq had interrupts enabled before this sequence) and</span>
<a name="l02929"></a>02929 <span class="comment"> *           (cq used MSI-X vector i before this sequence) and</span>
<a name="l02930"></a>02930 <span class="comment"> *           (initTAIL[cq] does not equal the migrated NQM_VF(0..1027)_CQ(cq)_TAIL[TAIL])) then</span>
<a name="l02931"></a>02931 <span class="comment"> *                a_cq_tail_changed = 1</span>
<a name="l02932"></a>02932 <span class="comment"> *        endif</span>
<a name="l02933"></a>02933 <span class="comment"> *      end for</span>
<a name="l02934"></a>02934 <span class="comment"> *      if(a_cq_tail_changed or (initINTCNT[i] is not zero)) then</span>
<a name="l02935"></a>02935 <span class="comment"> *            PBA&lt;i&gt; = 1</span>
<a name="l02936"></a>02936 <span class="comment"> *      endif</span>
<a name="l02937"></a>02937 <span class="comment"> *</span>
<a name="l02938"></a>02938 <span class="comment"> * (9) Migrate the resultant PBA value together eith the MSIX_ADDR and</span>
<a name="l02939"></a>02939 <span class="comment"> *     MSIX_CTL values captured in (2) and (3) above. PBA</span>
<a name="l02940"></a>02940 <span class="comment"> *     will be written to NQM_VF()_MSIX_PBA[PEND] when the function is</span>
<a name="l02941"></a>02941 <span class="comment"> *     restored.</span>
<a name="l02942"></a>02942 <span class="comment"> *</span>
<a name="l02943"></a>02943 <span class="comment"> *     For MSI-X vectors that are used, the corresponding PBA bit</span>
<a name="l02944"></a>02944 <span class="comment"> *     will be set at this point unless an MSI had already been sent since</span>
<a name="l02945"></a>02945 <span class="comment"> *     the CQ&apos;s attached to the interrupt vector became non-empty.</span>
<a name="l02946"></a>02946 <span class="comment"> *     When PBA gets written to NQM_VF()_MSIX_PBA[PEND] during the</span>
<a name="l02947"></a>02947 <span class="comment"> *     restore, the hardware will not allow a PEND bit</span>
<a name="l02948"></a>02948 <span class="comment"> *     to be written to a one unless there is a non-empty CQ</span>
<a name="l02949"></a>02949 <span class="comment"> *     attached to the MSI-X vector.</span>
<a name="l02950"></a>02950 <span class="comment"> *</span>
<a name="l02951"></a>02951 <span class="comment"> * (10) Make a copy and reset corresponding PCIEEP*_CFG044[MSIXEN,FUNM].</span>
<a name="l02952"></a>02952 <span class="comment"> *</span>
<a name="l02953"></a>02953 <span class="comment"> * When restoring a migrated function, the following sequence can</span>
<a name="l02954"></a>02954 <span class="comment"> * restore the MSI-X state:</span>
<a name="l02955"></a>02955 <span class="comment"> *</span>
<a name="l02956"></a>02956 <span class="comment"> * (1) Restore the saved PCIEEP*_CFG044[MSIXEN,FUNM].</span>
<a name="l02957"></a>02957 <span class="comment"> *</span>
<a name="l02958"></a>02958 <span class="comment"> * (2) Restore the saved NQM_VF()_VEC()_MSIX_ADDR&apos;s.</span>
<a name="l02959"></a>02959 <span class="comment"> *</span>
<a name="l02960"></a>02960 <span class="comment"> * (3) Restore all other state of the function, enabling all SQ&apos;s and</span>
<a name="l02961"></a>02961 <span class="comment"> *     CQ&apos;s.</span>
<a name="l02962"></a>02962 <span class="comment"> *</span>
<a name="l02963"></a>02963 <span class="comment"> * (4) Write the saved PBA value to NQM_VF()_MSIX_PBA[PEND].</span>
<a name="l02964"></a>02964 <span class="comment"> *</span>
<a name="l02965"></a>02965 <span class="comment"> *     See the comment in (9) above.</span>
<a name="l02966"></a>02966 <span class="comment"> *</span>
<a name="l02967"></a>02967 <span class="comment"> * (5) After either the remote host is ready to receive MSIs from the</span>
<a name="l02968"></a>02968 <span class="comment"> *     function, or all saved NQM_VF()_VEC()_MSIX_CTL[MASK]&apos;s are</span>
<a name="l02969"></a>02969 <span class="comment"> *     clear, or saved PCIEEP*_CFG044[MSIXEN] is clear, or</span>
<a name="l02970"></a>02970 <span class="comment"> *     saved PCIEEP*_CFG044[FUNM] is set:</span>
<a name="l02971"></a>02971 <span class="comment"> *</span>
<a name="l02972"></a>02972 <span class="comment"> *     Restore all NQM_VF()_VEC()_MSIX_CTL&apos;s.</span>
<a name="l02973"></a>02973 <span class="comment"> */</span>
<a name="l02974"></a><a class="code" href="unioncvmx__nqm__vfx__msix__pba.html">02974</a> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__vfx__msix__pba.html" title="cvmx_nqm_vf::_msix_pba">cvmx_nqm_vfx_msix_pba</a> {
<a name="l02975"></a><a class="code" href="unioncvmx__nqm__vfx__msix__pba.html#a5c2ba4298df56b8df0ac0e6c4bccec02">02975</a>     uint64_t <a class="code" href="unioncvmx__nqm__vfx__msix__pba.html#a5c2ba4298df56b8df0ac0e6c4bccec02">u64</a>;
<a name="l02976"></a><a class="code" href="structcvmx__nqm__vfx__msix__pba_1_1cvmx__nqm__vfx__msix__pba__s.html">02976</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__vfx__msix__pba_1_1cvmx__nqm__vfx__msix__pba__s.html">cvmx_nqm_vfx_msix_pba_s</a> {
<a name="l02977"></a>02977 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02978"></a>02978 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__vfx__msix__pba_1_1cvmx__nqm__vfx__msix__pba__s.html#ad9950e886dc4a396d4c1ef2b2901dbe7">reserved_17_63</a>               : 47;
<a name="l02979"></a>02979     uint64_t <a class="code" href="structcvmx__nqm__vfx__msix__pba_1_1cvmx__nqm__vfx__msix__pba__s.html#acfd3fc024a6cbc62cf6d483211ec72cb">pend</a>                         : 17; <span class="comment">/**&lt; When [PEND&lt;i&gt;] is set, there is a pending message to be sent for the</span>
<a name="l02980"></a>02980 <span class="comment">                                                         MSI-X table entry that is NQM_VF()_VEC(i)_MSIX_ADDR and</span>
<a name="l02981"></a>02981 <span class="comment">                                                         NQM_VF()_VEC(i)_MSIX_CTL. NQM_VF_MODE[VF_MODE] selects the MSI-X</span>
<a name="l02982"></a>02982 <span class="comment">                                                         table entries and functions that are actually present in the hardware.</span>
<a name="l02983"></a>02983 <span class="comment">                                                         There is one [PEND] bit per MSI-X table entry. [PEND] bits whose corresponding</span>
<a name="l02984"></a>02984 <span class="comment">                                                         MSI-X table entry don&apos;t exist are RAZ. The NQM_VF_INT_VEC_E enumeration</span>
<a name="l02985"></a>02985 <span class="comment">                                                         describes the individual table entries and [PEND] bits of each function.</span>
<a name="l02986"></a>02986 <span class="comment">                                                         See NQM_VF_INT_VEC_E and NQM_VF_MODE_E.</span>
<a name="l02987"></a>02987 <span class="comment">                                                         This field is read-only when accessed from an NQM BAR0 (as per PCI MSI-X</span>
<a name="l02988"></a>02988 <span class="comment">                                                         standards), writeable internally. Unless there is one or more enabled and</span>
<a name="l02989"></a>02989 <span class="comment">                                                         non-empty CQ that is (1) enabled for interrupts and (2) mapped to the</span>
<a name="l02990"></a>02990 <span class="comment">                                                         MSI-X table entry, NQM forces the [PEND] bit to zero, and the [PEND]</span>
<a name="l02991"></a>02991 <span class="comment">                                                         bit cannot be written to a one. The NQM_VF()_CQ()_ENA[ENABLE] documentation</span>
<a name="l02992"></a>02992 <span class="comment">                                                         describes when a CQ is enabled. */</span>
<a name="l02993"></a>02993 <span class="preprocessor">#else</span>
<a name="l02994"></a><a class="code" href="structcvmx__nqm__vfx__msix__pba_1_1cvmx__nqm__vfx__msix__pba__s.html#acfd3fc024a6cbc62cf6d483211ec72cb">02994</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__vfx__msix__pba_1_1cvmx__nqm__vfx__msix__pba__s.html#acfd3fc024a6cbc62cf6d483211ec72cb">pend</a>                         : 17;
<a name="l02995"></a><a class="code" href="structcvmx__nqm__vfx__msix__pba_1_1cvmx__nqm__vfx__msix__pba__s.html#ad9950e886dc4a396d4c1ef2b2901dbe7">02995</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__msix__pba_1_1cvmx__nqm__vfx__msix__pba__s.html#ad9950e886dc4a396d4c1ef2b2901dbe7">reserved_17_63</a>               : 47;
<a name="l02996"></a>02996 <span class="preprocessor">#endif</span>
<a name="l02997"></a>02997 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__nqm__vfx__msix__pba.html#ae5e0611c78d4f007e674e324d016fa9d">s</a>;
<a name="l02998"></a><a class="code" href="unioncvmx__nqm__vfx__msix__pba.html#a11c4fe018b33af7238136ebddba737cb">02998</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__vfx__msix__pba_1_1cvmx__nqm__vfx__msix__pba__s.html">cvmx_nqm_vfx_msix_pba_s</a>        <a class="code" href="unioncvmx__nqm__vfx__msix__pba.html#a11c4fe018b33af7238136ebddba737cb">cn73xx</a>;
<a name="l02999"></a>02999 };
<a name="l03000"></a><a class="code" href="cvmx-nqm-defs_8h.html#a35c84fc6f4a815830d033eb50b5518c3">03000</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__vfx__msix__pba.html" title="cvmx_nqm_vf::_msix_pba">cvmx_nqm_vfx_msix_pba</a> <a class="code" href="unioncvmx__nqm__vfx__msix__pba.html" title="cvmx_nqm_vf::_msix_pba">cvmx_nqm_vfx_msix_pba_t</a>;
<a name="l03001"></a>03001 <span class="comment"></span>
<a name="l03002"></a>03002 <span class="comment">/**</span>
<a name="l03003"></a>03003 <span class="comment"> * cvmx_nqm_vf#_nssr</span>
<a name="l03004"></a>03004 <span class="comment"> *</span>
<a name="l03005"></a>03005 <span class="comment"> * NQM_VF(x)_NSSR is the NVMe-standard NVM subsystem reset (NSSR) CSR for</span>
<a name="l03006"></a>03006 <span class="comment"> * function x. NQM_VF_MODE[VF_MODE] selects the functions that are actually</span>
<a name="l03007"></a>03007 <span class="comment"> * present in the hardware. See NQM_VF_MODE_E.</span>
<a name="l03008"></a>03008 <span class="comment"> */</span>
<a name="l03009"></a><a class="code" href="unioncvmx__nqm__vfx__nssr.html">03009</a> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__vfx__nssr.html" title="cvmx_nqm_vf::_nssr">cvmx_nqm_vfx_nssr</a> {
<a name="l03010"></a><a class="code" href="unioncvmx__nqm__vfx__nssr.html#a79566c035229d8c986c3f12834420be9">03010</a>     uint32_t <a class="code" href="unioncvmx__nqm__vfx__nssr.html#a79566c035229d8c986c3f12834420be9">u32</a>;
<a name="l03011"></a><a class="code" href="structcvmx__nqm__vfx__nssr_1_1cvmx__nqm__vfx__nssr__s.html">03011</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__vfx__nssr_1_1cvmx__nqm__vfx__nssr__s.html">cvmx_nqm_vfx_nssr_s</a> {
<a name="l03012"></a>03012 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03013"></a>03013 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__nqm__vfx__nssr_1_1cvmx__nqm__vfx__nssr__s.html#adeb2e20c8e9402bfd9aedfa5599fe909">nssrc</a>                        : 32; <span class="comment">/**&lt; NVM subsystem reset is not supported. */</span>
<a name="l03014"></a>03014 <span class="preprocessor">#else</span>
<a name="l03015"></a><a class="code" href="structcvmx__nqm__vfx__nssr_1_1cvmx__nqm__vfx__nssr__s.html#adeb2e20c8e9402bfd9aedfa5599fe909">03015</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__nqm__vfx__nssr_1_1cvmx__nqm__vfx__nssr__s.html#adeb2e20c8e9402bfd9aedfa5599fe909">nssrc</a>                        : 32;
<a name="l03016"></a>03016 <span class="preprocessor">#endif</span>
<a name="l03017"></a>03017 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__nqm__vfx__nssr.html#a368e1261d7e57cc836dcc1c5aa20ca4a">s</a>;
<a name="l03018"></a><a class="code" href="unioncvmx__nqm__vfx__nssr.html#a427927a0e83f5687ae31bc775a365a46">03018</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__vfx__nssr_1_1cvmx__nqm__vfx__nssr__s.html">cvmx_nqm_vfx_nssr_s</a>            <a class="code" href="unioncvmx__nqm__vfx__nssr.html#a427927a0e83f5687ae31bc775a365a46">cn73xx</a>;
<a name="l03019"></a>03019 };
<a name="l03020"></a><a class="code" href="cvmx-nqm-defs_8h.html#acc660028aec7b7b708d2e4f4f67f4aad">03020</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__vfx__nssr.html" title="cvmx_nqm_vf::_nssr">cvmx_nqm_vfx_nssr</a> <a class="code" href="unioncvmx__nqm__vfx__nssr.html" title="cvmx_nqm_vf::_nssr">cvmx_nqm_vfx_nssr_t</a>;
<a name="l03021"></a>03021 <span class="comment"></span>
<a name="l03022"></a>03022 <span class="comment">/**</span>
<a name="l03023"></a>03023 <span class="comment"> * cvmx_nqm_vf#_sq#_base</span>
<a name="l03024"></a>03024 <span class="comment"> *</span>
<a name="l03025"></a>03025 <span class="comment"> * NQM_VF(x)_SQ(1..16)_BASE are the IO SQ base addresses for function x.</span>
<a name="l03026"></a>03026 <span class="comment"> * NQM_VF_MODE[VF_MODE] selects the queues and functions that are actually</span>
<a name="l03027"></a>03027 <span class="comment"> * present in the hardware. See NQM_VF_MODE_E.</span>
<a name="l03028"></a>03028 <span class="comment"> *</span>
<a name="l03029"></a>03029 <span class="comment"> * This CSR should only be written and should only be migrated when this</span>
<a name="l03030"></a>03030 <span class="comment"> * SQ is idle. The corresponding NQM_VF()_SQ()_ENA[ENABLE] is an enable</span>
<a name="l03031"></a>03031 <span class="comment"> * for this SQ. NQM_VF()_SQ()_ENA[ENABLE] describes SQ idle conditions.</span>
<a name="l03032"></a>03032 <span class="comment"> *</span>
<a name="l03033"></a>03033 <span class="comment"> * When configuring a new NQM_VF()_SQ()_CC[PC]=0 (i.e. not physically-contiguous)</span>
<a name="l03034"></a>03034 <span class="comment"> * SQ, then software must clear this entire CSR before initially enabling</span>
<a name="l03035"></a>03035 <span class="comment"> * the SQ.</span>
<a name="l03036"></a>03036 <span class="comment"> *</span>
<a name="l03037"></a>03037 <span class="comment"> * When configuring a new NQM_VF()_SQ()_CC[PC]=1 (i.e. physically-contiguous) SQ,</span>
<a name="l03038"></a>03038 <span class="comment"> * then software must write this CSR to configure [PBA] prior to</span>
<a name="l03039"></a>03039 <span class="comment"> * initially enabling the SQ ([PRIP] and [BV] must be written to</span>
<a name="l03040"></a>03040 <span class="comment"> * zero during this write).</span>
<a name="l03041"></a>03041 <span class="comment"> */</span>
<a name="l03042"></a><a class="code" href="unioncvmx__nqm__vfx__sqx__base.html">03042</a> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__vfx__sqx__base.html" title="cvmx_nqm_vf::_sq::_base">cvmx_nqm_vfx_sqx_base</a> {
<a name="l03043"></a><a class="code" href="unioncvmx__nqm__vfx__sqx__base.html#acbdacad9361af6267212c7d5d795a60b">03043</a>     uint64_t <a class="code" href="unioncvmx__nqm__vfx__sqx__base.html#acbdacad9361af6267212c7d5d795a60b">u64</a>;
<a name="l03044"></a><a class="code" href="structcvmx__nqm__vfx__sqx__base_1_1cvmx__nqm__vfx__sqx__base__s.html">03044</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__vfx__sqx__base_1_1cvmx__nqm__vfx__sqx__base__s.html">cvmx_nqm_vfx_sqx_base_s</a> {
<a name="l03045"></a>03045 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03046"></a>03046 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__vfx__sqx__base_1_1cvmx__nqm__vfx__sqx__base__s.html#ae34722fe7f1326bc9c160edd5042b85d">pba</a>                          : 52; <span class="comment">/**&lt; Page base address.  If NQM_VF()_SQ()_CC[PC]=1 (i.e. physically-contiguous)</span>
<a name="l03047"></a>03047 <span class="comment">                                                         then [PBA] is a 64-bit memory page aligned pointer (NQM_VF()_CC[MPS]</span>
<a name="l03048"></a>03048 <span class="comment">                                                         selects the page size) to the base of the physically contiguous</span>
<a name="l03049"></a>03049 <span class="comment">                                                         queue. Software should derive [PBA] from the PRP entry 1 (PRP1)</span>
<a name="l03050"></a>03050 <span class="comment">                                                         field (in CDW6+CDW7) of the create I/O submission queue</span>
<a name="l03051"></a>03051 <span class="comment">                                                         command in this case. (If CDW11.PC=0 in the create I/O submission</span>
<a name="l03052"></a>03052 <span class="comment">                                                         queue command, but NQM_VF()_SQ()_CC[PC]=1 due to small</span>
<a name="l03053"></a>03053 <span class="comment">                                                         NQM_VF()_SQ()_CC[QSIZE], then software must read the first</span>
<a name="l03054"></a>03054 <span class="comment">                                                         PRP Entry in the PRP List from host memory, and write it into [PBA].)</span>
<a name="l03055"></a>03055 <span class="comment">                                                         If NQM_VF()_SQ()_CC[PC]=0 (i.e. not physically-contiguous)</span>
<a name="l03056"></a>03056 <span class="comment">                                                         then [PBA] is managed by hardware during normal</span>
<a name="l03057"></a>03057 <span class="comment">                                                         operation. [PBA] can contain a 64-bit memory page aligned</span>
<a name="l03058"></a>03058 <span class="comment">                                                         pointer (NQM_VF()_CC[MPS] selects the page size) to the base</span>
<a name="l03059"></a>03059 <span class="comment">                                                         of the current page being accessed in this case. */</span>
<a name="l03060"></a>03060     uint64_t <a class="code" href="structcvmx__nqm__vfx__sqx__base_1_1cvmx__nqm__vfx__sqx__base__s.html#acc757e6c01cd72013ffc1377bdf4a578">reserved_2_11</a>                : 10;
<a name="l03061"></a>03061     uint64_t <a class="code" href="structcvmx__nqm__vfx__sqx__base_1_1cvmx__nqm__vfx__sqx__base__s.html#a890b1e71b14792bc80186a82203c923d">prip</a>                         : 1;  <span class="comment">/**&lt; PRP list read in progress. Must always be written to zero by</span>
<a name="l03062"></a>03062 <span class="comment">                                                         software.</span>
<a name="l03063"></a>03063 <span class="comment">                                                         Managed by hardware during normal operation when</span>
<a name="l03064"></a>03064 <span class="comment">                                                         NQM_VF()_SQ()_CC[PC]=0 (i.e. not physically contiguous).</span>
<a name="l03065"></a>03065 <span class="comment">                                                         When [PRIP] is set, NQM hardware has an outstanding read to</span>
<a name="l03066"></a>03066 <span class="comment">                                                         the PRP list. When a PRP list read returns an error,</span>
<a name="l03067"></a>03067 <span class="comment">                                                         NQM clears [PRIP,BV]=0,0, clears corresponding</span>
<a name="l03068"></a>03068 <span class="comment">                                                         NQM_VF()_SQ()_ENA[ENABLE]=0, and sets NQM_VF()_INT[SQ_FE]</span>
<a name="l03069"></a>03069 <span class="comment">                                                         for the function.</span>
<a name="l03070"></a>03070 <span class="comment">                                                         [PRIP] reads as zero when NQM_VF()_SQ()_CC[PC]=1</span>
<a name="l03071"></a>03071 <span class="comment">                                                         (i.e. physically contiguous). */</span>
<a name="l03072"></a>03072     uint64_t <a class="code" href="structcvmx__nqm__vfx__sqx__base_1_1cvmx__nqm__vfx__sqx__base__s.html#ab6e20b1e2aca1d586ad99d8c55416dd2">bv</a>                           : 1;  <span class="comment">/**&lt; When set, [PBA] is valid.</span>
<a name="l03073"></a>03073 <span class="comment">                                                         Managed by hardware during normal operation when NQM_VF()_SQ()_CC[PC]=0</span>
<a name="l03074"></a>03074 <span class="comment">                                                         (i.e. not physically contiguous). [BV] is often the inverse</span>
<a name="l03075"></a>03075 <span class="comment">                                                         of [PRIP] in this case. But [PRIP,BV] may be 0,0 after initialization</span>
<a name="l03076"></a>03076 <span class="comment">                                                         before any completions have been sent and after a read error.</span>
<a name="l03077"></a>03077 <span class="comment">                                                         When NQM_VF()_SQ()_CC[PC]=1 (i.e.physically contiguous),</span>
<a name="l03078"></a>03078 <span class="comment">                                                         the [BV] read value is the corresponding NQM_VF()_SQ()_ENA[ENABLE].</span>
<a name="l03079"></a>03079 <span class="comment">                                                         [BV] should be written to one by software only on a migration when</span>
<a name="l03080"></a>03080 <span class="comment">                                                         NQM_VF()_SQ()_CC[PC]=0 (i.e. not physically contiguous).</span>
<a name="l03081"></a>03081 <span class="comment">                                                         [BV] should be written to zero by software in all other circumstances. */</span>
<a name="l03082"></a>03082 <span class="preprocessor">#else</span>
<a name="l03083"></a><a class="code" href="structcvmx__nqm__vfx__sqx__base_1_1cvmx__nqm__vfx__sqx__base__s.html#ab6e20b1e2aca1d586ad99d8c55416dd2">03083</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__vfx__sqx__base_1_1cvmx__nqm__vfx__sqx__base__s.html#ab6e20b1e2aca1d586ad99d8c55416dd2">bv</a>                           : 1;
<a name="l03084"></a><a class="code" href="structcvmx__nqm__vfx__sqx__base_1_1cvmx__nqm__vfx__sqx__base__s.html#a890b1e71b14792bc80186a82203c923d">03084</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__sqx__base_1_1cvmx__nqm__vfx__sqx__base__s.html#a890b1e71b14792bc80186a82203c923d">prip</a>                         : 1;
<a name="l03085"></a><a class="code" href="structcvmx__nqm__vfx__sqx__base_1_1cvmx__nqm__vfx__sqx__base__s.html#acc757e6c01cd72013ffc1377bdf4a578">03085</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__sqx__base_1_1cvmx__nqm__vfx__sqx__base__s.html#acc757e6c01cd72013ffc1377bdf4a578">reserved_2_11</a>                : 10;
<a name="l03086"></a><a class="code" href="structcvmx__nqm__vfx__sqx__base_1_1cvmx__nqm__vfx__sqx__base__s.html#ae34722fe7f1326bc9c160edd5042b85d">03086</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__sqx__base_1_1cvmx__nqm__vfx__sqx__base__s.html#ae34722fe7f1326bc9c160edd5042b85d">pba</a>                          : 52;
<a name="l03087"></a>03087 <span class="preprocessor">#endif</span>
<a name="l03088"></a>03088 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__nqm__vfx__sqx__base.html#a5f0f3d20a693c209de20f6fa4e376b96">s</a>;
<a name="l03089"></a><a class="code" href="unioncvmx__nqm__vfx__sqx__base.html#ad78cc7e65df3a5d17163a1b066b2e153">03089</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__vfx__sqx__base_1_1cvmx__nqm__vfx__sqx__base__s.html">cvmx_nqm_vfx_sqx_base_s</a>        <a class="code" href="unioncvmx__nqm__vfx__sqx__base.html#ad78cc7e65df3a5d17163a1b066b2e153">cn73xx</a>;
<a name="l03090"></a>03090 };
<a name="l03091"></a><a class="code" href="cvmx-nqm-defs_8h.html#a366750d6f037ca34cd3c92260c5c7fb5">03091</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__vfx__sqx__base.html" title="cvmx_nqm_vf::_sq::_base">cvmx_nqm_vfx_sqx_base</a> <a class="code" href="unioncvmx__nqm__vfx__sqx__base.html" title="cvmx_nqm_vf::_sq::_base">cvmx_nqm_vfx_sqx_base_t</a>;
<a name="l03092"></a>03092 <span class="comment"></span>
<a name="l03093"></a>03093 <span class="comment">/**</span>
<a name="l03094"></a>03094 <span class="comment"> * cvmx_nqm_vf#_sq#_cc</span>
<a name="l03095"></a>03095 <span class="comment"> *</span>
<a name="l03096"></a>03096 <span class="comment"> * NQM_VF(x)_SQ(1..16)_CC are the IO submission queue control registers</span>
<a name="l03097"></a>03097 <span class="comment"> * for function x. NQM_VF_MODE[VF_MODE] selects the queues and functions</span>
<a name="l03098"></a>03098 <span class="comment"> * that are actually present in the hardware. See NQM_VF_MODE_E.</span>
<a name="l03099"></a>03099 <span class="comment"> *</span>
<a name="l03100"></a>03100 <span class="comment"> * This CSR should only be written and only be migrated when the SQ is idle.</span>
<a name="l03101"></a>03101 <span class="comment"> * The corresponding NQM_VF()_SQ()_ENA[ENABLE] is an enable for the SQ.</span>
<a name="l03102"></a>03102 <span class="comment"> * NQM_VF()_SQ()_ENA[ENABLE] describes SQ idle conditions.</span>
<a name="l03103"></a>03103 <span class="comment"> */</span>
<a name="l03104"></a><a class="code" href="unioncvmx__nqm__vfx__sqx__cc.html">03104</a> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__vfx__sqx__cc.html" title="cvmx_nqm_vf::_sq::_cc">cvmx_nqm_vfx_sqx_cc</a> {
<a name="l03105"></a><a class="code" href="unioncvmx__nqm__vfx__sqx__cc.html#a359fc44dc12d105ded0f68e8ca7cd302">03105</a>     uint64_t <a class="code" href="unioncvmx__nqm__vfx__sqx__cc.html#a359fc44dc12d105ded0f68e8ca7cd302">u64</a>;
<a name="l03106"></a><a class="code" href="structcvmx__nqm__vfx__sqx__cc_1_1cvmx__nqm__vfx__sqx__cc__s.html">03106</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__vfx__sqx__cc_1_1cvmx__nqm__vfx__sqx__cc__s.html">cvmx_nqm_vfx_sqx_cc_s</a> {
<a name="l03107"></a>03107 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03108"></a>03108 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__vfx__sqx__cc_1_1cvmx__nqm__vfx__sqx__cc__s.html#a5e0497851f564bc6d76190b5cb6982b5">reserved_28_63</a>               : 36;
<a name="l03109"></a>03109     uint64_t <a class="code" href="structcvmx__nqm__vfx__sqx__cc_1_1cvmx__nqm__vfx__sqx__cc__s.html#ab6089a116196416605e22f101048d509">qsize</a>                        : 12; <span class="comment">/**&lt; Queue size. This value plus one defines the size of the submission</span>
<a name="l03110"></a>03110 <span class="comment">                                                         queue in entries. The minimum legal size of 2 entries is configured</span>
<a name="l03111"></a>03111 <span class="comment">                                                         when QSIZE is set to 1.  The maximum size of 4096 entries is</span>
<a name="l03112"></a>03112 <span class="comment">                                                         configured when QSIZE is set to 0xFFF.</span>
<a name="l03113"></a>03113 <span class="comment">                                                         Software should derive [QSIZE] from the queue size field</span>
<a name="l03114"></a>03114 <span class="comment">                                                         (CDW10.QSIZE) of the create I/O submission queue command. */</span>
<a name="l03115"></a>03115     uint64_t <a class="code" href="structcvmx__nqm__vfx__sqx__cc_1_1cvmx__nqm__vfx__sqx__cc__s.html#a288c14d4ba4a75c866c2e14402d78cc4">reserved_1_15</a>                : 15;
<a name="l03116"></a>03116     uint64_t <a class="code" href="structcvmx__nqm__vfx__sqx__cc_1_1cvmx__nqm__vfx__sqx__cc__s.html#ab72e7f768be61d42bafcfd8daf4c5882">pc</a>                           : 1;  <span class="comment">/**&lt; Physically contiguous. When set, indicates that the queue is</span>
<a name="l03117"></a>03117 <span class="comment">                                                         located in physically contiguous host memory pages. When clear,</span>
<a name="l03118"></a>03118 <span class="comment">                                                         indicates that the queue locations are identified by a PRP list.</span>
<a name="l03119"></a>03119 <span class="comment">                                                         [PC] must be set for an enabled queue when all queue entries</span>
<a name="l03120"></a>03120 <span class="comment">                                                         fit within a single page (NQM_VF()_CC[MPS] selects the page size).</span>
<a name="l03121"></a>03121 <span class="comment">                                                         Software should derive [PC] from the physically contiguous field</span>
<a name="l03122"></a>03122 <span class="comment">                                                         (CDW11.PC) and the queue size field (CDW10.QSIZE) of the create</span>
<a name="l03123"></a>03123 <span class="comment">                                                         I/O submission queue command. [PC] should be set when CDW11.PC</span>
<a name="l03124"></a>03124 <span class="comment">                                                         is set. [PC] should also be set when CDW11.PC is clear, selecting</span>
<a name="l03125"></a>03125 <span class="comment">                                                         a non-contiguous queue, but [QSIZE] is small enough that all</span>
<a name="l03126"></a>03126 <span class="comment">                                                         entries fit within a single page. */</span>
<a name="l03127"></a>03127 <span class="preprocessor">#else</span>
<a name="l03128"></a><a class="code" href="structcvmx__nqm__vfx__sqx__cc_1_1cvmx__nqm__vfx__sqx__cc__s.html#ab72e7f768be61d42bafcfd8daf4c5882">03128</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__vfx__sqx__cc_1_1cvmx__nqm__vfx__sqx__cc__s.html#ab72e7f768be61d42bafcfd8daf4c5882">pc</a>                           : 1;
<a name="l03129"></a><a class="code" href="structcvmx__nqm__vfx__sqx__cc_1_1cvmx__nqm__vfx__sqx__cc__s.html#a288c14d4ba4a75c866c2e14402d78cc4">03129</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__sqx__cc_1_1cvmx__nqm__vfx__sqx__cc__s.html#a288c14d4ba4a75c866c2e14402d78cc4">reserved_1_15</a>                : 15;
<a name="l03130"></a><a class="code" href="structcvmx__nqm__vfx__sqx__cc_1_1cvmx__nqm__vfx__sqx__cc__s.html#ab6089a116196416605e22f101048d509">03130</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__sqx__cc_1_1cvmx__nqm__vfx__sqx__cc__s.html#ab6089a116196416605e22f101048d509">qsize</a>                        : 12;
<a name="l03131"></a><a class="code" href="structcvmx__nqm__vfx__sqx__cc_1_1cvmx__nqm__vfx__sqx__cc__s.html#a5e0497851f564bc6d76190b5cb6982b5">03131</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__sqx__cc_1_1cvmx__nqm__vfx__sqx__cc__s.html#a5e0497851f564bc6d76190b5cb6982b5">reserved_28_63</a>               : 36;
<a name="l03132"></a>03132 <span class="preprocessor">#endif</span>
<a name="l03133"></a>03133 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__nqm__vfx__sqx__cc.html#a8883a15234df981eed465aeccd321d49">s</a>;
<a name="l03134"></a><a class="code" href="unioncvmx__nqm__vfx__sqx__cc.html#ae422d3a21491a245cb8c7a2855514cad">03134</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__vfx__sqx__cc_1_1cvmx__nqm__vfx__sqx__cc__s.html">cvmx_nqm_vfx_sqx_cc_s</a>          <a class="code" href="unioncvmx__nqm__vfx__sqx__cc.html#ae422d3a21491a245cb8c7a2855514cad">cn73xx</a>;
<a name="l03135"></a>03135 };
<a name="l03136"></a><a class="code" href="cvmx-nqm-defs_8h.html#a18c6ae77ca38a54edac950f8bb5899a2">03136</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__vfx__sqx__cc.html" title="cvmx_nqm_vf::_sq::_cc">cvmx_nqm_vfx_sqx_cc</a> <a class="code" href="unioncvmx__nqm__vfx__sqx__cc.html" title="cvmx_nqm_vf::_sq::_cc">cvmx_nqm_vfx_sqx_cc_t</a>;
<a name="l03137"></a>03137 <span class="comment"></span>
<a name="l03138"></a>03138 <span class="comment">/**</span>
<a name="l03139"></a>03139 <span class="comment"> * cvmx_nqm_vf#_sq#_credit</span>
<a name="l03140"></a>03140 <span class="comment"> *</span>
<a name="l03141"></a>03141 <span class="comment"> * NQM_VF(x)_SQ(0..16)_CREDIT are the submission queue credits for function x.</span>
<a name="l03142"></a>03142 <span class="comment"> * Includes both admin and IO queues. NQM_VF_MODE[VF_MODE] selects the queues</span>
<a name="l03143"></a>03143 <span class="comment"> * and functions that are actually present in the hardware. See NQM_VF_MODE_E.</span>
<a name="l03144"></a>03144 <span class="comment"> *</span>
<a name="l03145"></a>03145 <span class="comment"> * This CSR should only be written and only be migrated when both the corresponding</span>
<a name="l03146"></a>03146 <span class="comment"> * CPL/CQ and the SQ are idle. There should only be one corresponding CPL/CQ -</span>
<a name="l03147"></a>03147 <span class="comment"> * selected by the Completion Queue Identifier (CQID) specified in the create I/O</span>
<a name="l03148"></a>03148 <span class="comment"> * submission queue command for an I/O SQ, or CPL/CQ zero for an admin SQ.</span>
<a name="l03149"></a>03149 <span class="comment"> * The corresponding NQM_VF()_CQ()_ENA[ENABLE] is an enable for the CPL/CQ.</span>
<a name="l03150"></a>03150 <span class="comment"> * NQM_VF()_CQ()_ENA[ENABLE] describes CPL/CQ idle conditions. The corresponding</span>
<a name="l03151"></a>03151 <span class="comment"> * NQM_VF()_SQ()_ENA[ENABLE] is an enable for the the SQ. NQM_VF()_SQ()_ENA[ENABLE]</span>
<a name="l03152"></a>03152 <span class="comment"> * describes SQ idle conditions.</span>
<a name="l03153"></a>03153 <span class="comment"> */</span>
<a name="l03154"></a><a class="code" href="unioncvmx__nqm__vfx__sqx__credit.html">03154</a> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__vfx__sqx__credit.html" title="cvmx_nqm_vf::_sq::_credit">cvmx_nqm_vfx_sqx_credit</a> {
<a name="l03155"></a><a class="code" href="unioncvmx__nqm__vfx__sqx__credit.html#a823c418bd5fe8d1f55b34ad439e626b5">03155</a>     uint64_t <a class="code" href="unioncvmx__nqm__vfx__sqx__credit.html#a823c418bd5fe8d1f55b34ad439e626b5">u64</a>;
<a name="l03156"></a><a class="code" href="structcvmx__nqm__vfx__sqx__credit_1_1cvmx__nqm__vfx__sqx__credit__s.html">03156</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__vfx__sqx__credit_1_1cvmx__nqm__vfx__sqx__credit__s.html">cvmx_nqm_vfx_sqx_credit_s</a> {
<a name="l03157"></a>03157 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03158"></a>03158 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__vfx__sqx__credit_1_1cvmx__nqm__vfx__sqx__credit__s.html#aef4074355117348c205df0a98d7e4fcd">reserved_12_63</a>               : 52;
<a name="l03159"></a>03159     uint64_t <a class="code" href="structcvmx__nqm__vfx__sqx__credit_1_1cvmx__nqm__vfx__sqx__credit__s.html#aecfe9ca531a758c4ba00abfc0cc9f432">cred</a>                         : 12; <span class="comment">/**&lt; WQE credit. Flow control credit counter that limits the number</span>
<a name="l03160"></a>03160 <span class="comment">                                                         of commands and completion in-flight to the NVMe controller</span>
<a name="l03161"></a>03161 <span class="comment">                                                         software executing on the CNXXXX CPUs. [CRED] programming</span>
<a name="l03162"></a>03162 <span class="comment">                                                         limits NQM_WQE_S and NQM_CPL_ENTRY_S storage requirements</span>
<a name="l03163"></a>03163 <span class="comment">                                                         on the OCTEON.</span>
<a name="l03164"></a>03164 <span class="comment">                                                         Prior to enabling a new SQ, software should set [CRED] less</span>
<a name="l03165"></a>03165 <span class="comment">                                                         than or equal to the maximum number of inflight NQM_WQE_S&apos;s</span>
<a name="l03166"></a>03166 <span class="comment">                                                         allowed from this SQ, and less than or equal to the maximum</span>
<a name="l03167"></a>03167 <span class="comment">                                                         number of NQM_CPL_ENTRY_S&apos;s from this SQ that can reside in the</span>
<a name="l03168"></a>03168 <span class="comment">                                                         corresponding CPL queue.</span>
<a name="l03169"></a>03169 <span class="comment">                                                         NQM hardware decrements [CRED] when it creates a WQE from a command</span>
<a name="l03170"></a>03170 <span class="comment">                                                         in the SQ.</span>
<a name="l03171"></a>03171 <span class="comment">                                                         NQM hardware increments [CRED] when it moves a CPL completion</span>
<a name="l03172"></a>03172 <span class="comment">                                                         queue entry to its CQ and NQM_CPL_ENTRY_S[SQID] selects this</span>
<a name="l03173"></a>03173 <span class="comment">                                                         SQ.</span>
<a name="l03174"></a>03174 <span class="comment">                                                         NQM will not move a new command from the SQ into a WQE when [CRED]</span>
<a name="l03175"></a>03175 <span class="comment">                                                         is zero.</span>
<a name="l03176"></a>03176 <span class="comment">                                                         Note that with an admin SQ/CPL/CQ, asynchronous event requests</span>
<a name="l03177"></a>03177 <span class="comment">                                                         will normally remain outstanding for long time periods and</span>
<a name="l03178"></a>03178 <span class="comment">                                                         will consume [CRED]&apos;s while they do. The initially-configured</span>
<a name="l03179"></a>03179 <span class="comment">                                                         admin SQ [CRED] must exceed the asynchronous event request limit</span>
<a name="l03180"></a>03180 <span class="comment">                                                         (AERL) specified in the identify controller data structure provided</span>
<a name="l03181"></a>03181 <span class="comment">                                                         in response to the identify admin command. */</span>
<a name="l03182"></a>03182 <span class="preprocessor">#else</span>
<a name="l03183"></a><a class="code" href="structcvmx__nqm__vfx__sqx__credit_1_1cvmx__nqm__vfx__sqx__credit__s.html#aecfe9ca531a758c4ba00abfc0cc9f432">03183</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__vfx__sqx__credit_1_1cvmx__nqm__vfx__sqx__credit__s.html#aecfe9ca531a758c4ba00abfc0cc9f432">cred</a>                         : 12;
<a name="l03184"></a><a class="code" href="structcvmx__nqm__vfx__sqx__credit_1_1cvmx__nqm__vfx__sqx__credit__s.html#aef4074355117348c205df0a98d7e4fcd">03184</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__sqx__credit_1_1cvmx__nqm__vfx__sqx__credit__s.html#aef4074355117348c205df0a98d7e4fcd">reserved_12_63</a>               : 52;
<a name="l03185"></a>03185 <span class="preprocessor">#endif</span>
<a name="l03186"></a>03186 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__nqm__vfx__sqx__credit.html#a8032a9a8b8d8d9f283ddf2cf5db96ddb">s</a>;
<a name="l03187"></a><a class="code" href="unioncvmx__nqm__vfx__sqx__credit.html#abd0318b6dcd43c772c96067da4807164">03187</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__vfx__sqx__credit_1_1cvmx__nqm__vfx__sqx__credit__s.html">cvmx_nqm_vfx_sqx_credit_s</a>      <a class="code" href="unioncvmx__nqm__vfx__sqx__credit.html#abd0318b6dcd43c772c96067da4807164">cn73xx</a>;
<a name="l03188"></a>03188 };
<a name="l03189"></a><a class="code" href="cvmx-nqm-defs_8h.html#aed000d39c10b7f2eeb4712effdef1565">03189</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__vfx__sqx__credit.html" title="cvmx_nqm_vf::_sq::_credit">cvmx_nqm_vfx_sqx_credit</a> <a class="code" href="unioncvmx__nqm__vfx__sqx__credit.html" title="cvmx_nqm_vf::_sq::_credit">cvmx_nqm_vfx_sqx_credit_t</a>;
<a name="l03190"></a>03190 <span class="comment"></span>
<a name="l03191"></a>03191 <span class="comment">/**</span>
<a name="l03192"></a>03192 <span class="comment"> * cvmx_nqm_vf#_sq#_ena</span>
<a name="l03193"></a>03193 <span class="comment"> *</span>
<a name="l03194"></a>03194 <span class="comment"> * NQM_VF(x)_SQ(0..16)_ENA are the submission queue enable CSRs for function x.</span>
<a name="l03195"></a>03195 <span class="comment"> * Includes both admin and IO queues. NQM_VF_MODE[VF_MODE] selects the queues</span>
<a name="l03196"></a>03196 <span class="comment"> * and functions that are actually present in the hardware. See NQM_VF_MODE_E.</span>
<a name="l03197"></a>03197 <span class="comment"> */</span>
<a name="l03198"></a><a class="code" href="unioncvmx__nqm__vfx__sqx__ena.html">03198</a> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__vfx__sqx__ena.html" title="cvmx_nqm_vf::_sq::_ena">cvmx_nqm_vfx_sqx_ena</a> {
<a name="l03199"></a><a class="code" href="unioncvmx__nqm__vfx__sqx__ena.html#aa86c63a89cb511b67b582c81169a9279">03199</a>     uint64_t <a class="code" href="unioncvmx__nqm__vfx__sqx__ena.html#aa86c63a89cb511b67b582c81169a9279">u64</a>;
<a name="l03200"></a><a class="code" href="structcvmx__nqm__vfx__sqx__ena_1_1cvmx__nqm__vfx__sqx__ena__s.html">03200</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__vfx__sqx__ena_1_1cvmx__nqm__vfx__sqx__ena__s.html">cvmx_nqm_vfx_sqx_ena_s</a> {
<a name="l03201"></a>03201 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03202"></a>03202 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__vfx__sqx__ena_1_1cvmx__nqm__vfx__sqx__ena__s.html#a8284dd902d19573111502853b6345606">reserved_1_63</a>                : 63;
<a name="l03203"></a>03203     uint64_t <a class="code" href="structcvmx__nqm__vfx__sqx__ena_1_1cvmx__nqm__vfx__sqx__ena__s.html#a2f51d250966f6c1bb9d24e94dc34c1bf">enable</a>                       : 1;  <span class="comment">/**&lt; Enables entry movement from the remote host NVMe-standard SQ to</span>
<a name="l03204"></a>03204 <span class="comment">                                                         an OCTEON SSO WQE.</span>
<a name="l03205"></a>03205 <span class="comment">                                                         This SQ is enabled when all of [ENABLE], corresponding NQM_VF()_CC[EN],</span>
<a name="l03206"></a>03206 <span class="comment">                                                         and corresponding NQM_VF()_CSTS[RDY] are set.</span>
<a name="l03207"></a>03207 <span class="comment">                                                         The following CSR arrays are related to the submission queues:</span>
<a name="l03208"></a>03208 <span class="comment">                                                         &lt;pre&gt;</span>
<a name="l03209"></a>03209 <span class="comment">                                                          NQM_VF()_SQ()_TDBL</span>
<a name="l03210"></a>03210 <span class="comment">                                                          NQM_VF()_SQ()_CREDIT</span>
<a name="l03211"></a>03211 <span class="comment">                                                          NQM_VF()_SQ()_HEAD</span>
<a name="l03212"></a>03212 <span class="comment">                                                          NQM_VF()_SQ()_IFC</span>
<a name="l03213"></a>03213 <span class="comment">                                                          NQM_VF()_SQ()_CC</span>
<a name="l03214"></a>03214 <span class="comment">                                                          NQM_VF()_SQ()_PRP</span>
<a name="l03215"></a>03215 <span class="comment">                                                          NQM_VF()_SQ()_BASE</span>
<a name="l03216"></a>03216 <span class="comment">                                                          NQM_VF()_SQ()_SSO_SETUP</span>
<a name="l03217"></a>03217 <span class="comment">                                                          NQM_VF()_ASQ</span>
<a name="l03218"></a>03218 <span class="comment">                                                          NQM_VF()_AQA[ASQS]</span>
<a name="l03219"></a>03219 <span class="comment">                                                         &lt;/pre&gt;</span>
<a name="l03220"></a>03220 <span class="comment">                                                         When this SQ is enabled, NQM can move available submission queue</span>
<a name="l03221"></a>03221 <span class="comment">                                                         entries from the NVMe-defined admin or IO SQ on the remote host</span>
<a name="l03222"></a>03222 <span class="comment">                                                         to an OCTEON-internal SSO entry. When this SQ is not enabled</span>
<a name="l03223"></a>03223 <span class="comment">                                                         or no credits are available, NQM will not initiate new movements</span>
<a name="l03224"></a>03224 <span class="comment">                                                         on this SQ. (The corresponding NQM_VF()_SQ()_CREDIT[CRED] is the</span>
<a name="l03225"></a>03225 <span class="comment">                                                         credit.)</span>
<a name="l03226"></a>03226 <span class="comment">                                                         When the effective SQ enable transitions 1-&gt;0, NQM is still moving</span>
<a name="l03227"></a>03227 <span class="comment">                                                         submission queue entries as long as corresponding</span>
<a name="l03228"></a>03228 <span class="comment">                                                         NQM_VF()_SQ()_IFC[COUNT]!=0. Once NQM_VF()_SQ()_IFC[COUNT] is clear</span>
<a name="l03229"></a>03229 <span class="comment">                                                         and NQM_VF()_SQ()_BASE[PRIP] is also clear after the effective</span>
<a name="l03230"></a>03230 <span class="comment">                                                         enable transitions 1-&gt;0, the SQ is idle. SSO will stop receiving</span>
<a name="l03231"></a>03231 <span class="comment">                                                         WQE adds from this SQ soon after the SQ becomes idle.</span>
<a name="l03232"></a>03232 <span class="comment">                                                         NQM hardware clears [ENABLE] when an SQ entry or PRP list</span>
<a name="l03233"></a>03233 <span class="comment">                                                         entry read returns an error. This would happen when the remote</span>
<a name="l03234"></a>03234 <span class="comment">                                                         host doesn&apos;t allow the function to read the entry, for</span>
<a name="l03235"></a>03235 <span class="comment">                                                         example. */</span>
<a name="l03236"></a>03236 <span class="preprocessor">#else</span>
<a name="l03237"></a><a class="code" href="structcvmx__nqm__vfx__sqx__ena_1_1cvmx__nqm__vfx__sqx__ena__s.html#a2f51d250966f6c1bb9d24e94dc34c1bf">03237</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__vfx__sqx__ena_1_1cvmx__nqm__vfx__sqx__ena__s.html#a2f51d250966f6c1bb9d24e94dc34c1bf">enable</a>                       : 1;
<a name="l03238"></a><a class="code" href="structcvmx__nqm__vfx__sqx__ena_1_1cvmx__nqm__vfx__sqx__ena__s.html#a8284dd902d19573111502853b6345606">03238</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__sqx__ena_1_1cvmx__nqm__vfx__sqx__ena__s.html#a8284dd902d19573111502853b6345606">reserved_1_63</a>                : 63;
<a name="l03239"></a>03239 <span class="preprocessor">#endif</span>
<a name="l03240"></a>03240 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__nqm__vfx__sqx__ena.html#a4e6adfb798acb134d67dc85520fd00db">s</a>;
<a name="l03241"></a><a class="code" href="unioncvmx__nqm__vfx__sqx__ena.html#a8b119dac342b037c3f6e8bc0826ce33b">03241</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__vfx__sqx__ena_1_1cvmx__nqm__vfx__sqx__ena__s.html">cvmx_nqm_vfx_sqx_ena_s</a>         <a class="code" href="unioncvmx__nqm__vfx__sqx__ena.html#a8b119dac342b037c3f6e8bc0826ce33b">cn73xx</a>;
<a name="l03242"></a>03242 };
<a name="l03243"></a><a class="code" href="cvmx-nqm-defs_8h.html#aba6b3bbe7b5c2111b2ca4468f1add64b">03243</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__vfx__sqx__ena.html" title="cvmx_nqm_vf::_sq::_ena">cvmx_nqm_vfx_sqx_ena</a> <a class="code" href="unioncvmx__nqm__vfx__sqx__ena.html" title="cvmx_nqm_vf::_sq::_ena">cvmx_nqm_vfx_sqx_ena_t</a>;
<a name="l03244"></a>03244 <span class="comment"></span>
<a name="l03245"></a>03245 <span class="comment">/**</span>
<a name="l03246"></a>03246 <span class="comment"> * cvmx_nqm_vf#_sq#_head</span>
<a name="l03247"></a>03247 <span class="comment"> *</span>
<a name="l03248"></a>03248 <span class="comment"> * NQM_VF(x)_SQ(0..16)_HEAD are the submission queue head pointers (and associated</span>
<a name="l03249"></a>03249 <span class="comment"> * wrap counters) for function x. Includes both admin and IO queues.</span>
<a name="l03250"></a>03250 <span class="comment"> * NQM_VF_MODE[VF_MODE] selects the queues and functions that are actually</span>
<a name="l03251"></a>03251 <span class="comment"> * present in the hardware. See NQM_VF_MODE_E.</span>
<a name="l03252"></a>03252 <span class="comment"> *</span>
<a name="l03253"></a>03253 <span class="comment"> * This CSR should only be written and only be migrated when the SQ is idle.</span>
<a name="l03254"></a>03254 <span class="comment"> * The corresponding NQM_VF()_SQ()_ENA[ENABLE] is an enable for the SQ.</span>
<a name="l03255"></a>03255 <span class="comment"> * NQM_VF()_SQ()_ENA[ENABLE] describes SQ idle conditions.</span>
<a name="l03256"></a>03256 <span class="comment"> */</span>
<a name="l03257"></a><a class="code" href="unioncvmx__nqm__vfx__sqx__head.html">03257</a> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__vfx__sqx__head.html" title="cvmx_nqm_vf::_sq::_head">cvmx_nqm_vfx_sqx_head</a> {
<a name="l03258"></a><a class="code" href="unioncvmx__nqm__vfx__sqx__head.html#ab151eb30a36995a01345d5e5d894b5f6">03258</a>     uint64_t <a class="code" href="unioncvmx__nqm__vfx__sqx__head.html#ab151eb30a36995a01345d5e5d894b5f6">u64</a>;
<a name="l03259"></a><a class="code" href="structcvmx__nqm__vfx__sqx__head_1_1cvmx__nqm__vfx__sqx__head__s.html">03259</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__vfx__sqx__head_1_1cvmx__nqm__vfx__sqx__head__s.html">cvmx_nqm_vfx_sqx_head_s</a> {
<a name="l03260"></a>03260 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03261"></a>03261 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__vfx__sqx__head_1_1cvmx__nqm__vfx__sqx__head__s.html#a53dd78c9787b7a35217610e0e32e6c0e">reserved_13_63</a>               : 51;
<a name="l03262"></a>03262     uint64_t <a class="code" href="structcvmx__nqm__vfx__sqx__head_1_1cvmx__nqm__vfx__sqx__head__s.html#afc6fa4ba84786e00f096d1c06bb25656">head</a>                         : 13; <span class="comment">/**&lt; This field contains a combination of a the SQ head pointer and a</span>
<a name="l03263"></a>03263 <span class="comment">                                                         wrap count. Managed by NQM hardware during normal operation. The</span>
<a name="l03264"></a>03264 <span class="comment">                                                         head pointer identifies the next entry to be read out of the SQ</span>
<a name="l03265"></a>03265 <span class="comment">                                                         in host memory.  Whenever the head pointer is used, it</span>
<a name="l03266"></a>03266 <span class="comment">                                                         is either incremented by 1 or wrapped back to zero when it is equal to</span>
<a name="l03267"></a>03267 <span class="comment">                                                         the size of the SQ.  The wrap count increments each time time the SQ</span>
<a name="l03268"></a>03268 <span class="comment">                                                         head pointer wrap and it can be used to disambiguate head pointers</span>
<a name="l03269"></a>03269 <span class="comment">                                                         when the SQ is small in order to simplify fused command processing.</span>
<a name="l03270"></a>03270 <span class="comment">                                                         The wrap counter = HEAD&lt;11:n&gt; while the SQ head pointer = HEAD&lt;n-1:0&gt;</span>
<a name="l03271"></a>03271 <span class="comment">                                                         where n is the number of bits required to specify the SQ size</span>
<a name="l03272"></a>03272 <span class="comment">                                                         n = ROUND_UP( LOG_BASE_2( SQ_SIZE ) ).</span>
<a name="l03273"></a>03273 <span class="comment">                                                         When configuring a new SQ, then software should clear [HEAD]</span>
<a name="l03274"></a>03274 <span class="comment">                                                         before initially enabling the SQ. */</span>
<a name="l03275"></a>03275 <span class="preprocessor">#else</span>
<a name="l03276"></a><a class="code" href="structcvmx__nqm__vfx__sqx__head_1_1cvmx__nqm__vfx__sqx__head__s.html#afc6fa4ba84786e00f096d1c06bb25656">03276</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__vfx__sqx__head_1_1cvmx__nqm__vfx__sqx__head__s.html#afc6fa4ba84786e00f096d1c06bb25656">head</a>                         : 13;
<a name="l03277"></a><a class="code" href="structcvmx__nqm__vfx__sqx__head_1_1cvmx__nqm__vfx__sqx__head__s.html#a53dd78c9787b7a35217610e0e32e6c0e">03277</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__sqx__head_1_1cvmx__nqm__vfx__sqx__head__s.html#a53dd78c9787b7a35217610e0e32e6c0e">reserved_13_63</a>               : 51;
<a name="l03278"></a>03278 <span class="preprocessor">#endif</span>
<a name="l03279"></a>03279 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__nqm__vfx__sqx__head.html#a13fd8308e32ef9218aa2a1b790b7908a">s</a>;
<a name="l03280"></a><a class="code" href="unioncvmx__nqm__vfx__sqx__head.html#a8d7b7184c3eedbb269628e8cc4ccd0d9">03280</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__vfx__sqx__head_1_1cvmx__nqm__vfx__sqx__head__s.html">cvmx_nqm_vfx_sqx_head_s</a>        <a class="code" href="unioncvmx__nqm__vfx__sqx__head.html#a8d7b7184c3eedbb269628e8cc4ccd0d9">cn73xx</a>;
<a name="l03281"></a>03281 };
<a name="l03282"></a><a class="code" href="cvmx-nqm-defs_8h.html#a0836767e22d08e5cb2e695e050bee47b">03282</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__vfx__sqx__head.html" title="cvmx_nqm_vf::_sq::_head">cvmx_nqm_vfx_sqx_head</a> <a class="code" href="unioncvmx__nqm__vfx__sqx__head.html" title="cvmx_nqm_vf::_sq::_head">cvmx_nqm_vfx_sqx_head_t</a>;
<a name="l03283"></a>03283 <span class="comment"></span>
<a name="l03284"></a>03284 <span class="comment">/**</span>
<a name="l03285"></a>03285 <span class="comment"> * cvmx_nqm_vf#_sq#_ifc</span>
<a name="l03286"></a>03286 <span class="comment"> *</span>
<a name="l03287"></a>03287 <span class="comment"> * NQM_VF(x)_SQ(0..16)_IFC are the submission queue inflight counts</span>
<a name="l03288"></a>03288 <span class="comment"> * for function x. Includes both admin and IO queues. NQM_VF_MODE[VF_MODE]</span>
<a name="l03289"></a>03289 <span class="comment"> * selects the queues and functions that are actually present in the</span>
<a name="l03290"></a>03290 <span class="comment"> * hardware. See NQM_VF_MODE_E.</span>
<a name="l03291"></a>03291 <span class="comment"> */</span>
<a name="l03292"></a><a class="code" href="unioncvmx__nqm__vfx__sqx__ifc.html">03292</a> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__vfx__sqx__ifc.html" title="cvmx_nqm_vf::_sq::_ifc">cvmx_nqm_vfx_sqx_ifc</a> {
<a name="l03293"></a><a class="code" href="unioncvmx__nqm__vfx__sqx__ifc.html#ad6d9dc3896ba545dff3fc671cda25f08">03293</a>     uint64_t <a class="code" href="unioncvmx__nqm__vfx__sqx__ifc.html#ad6d9dc3896ba545dff3fc671cda25f08">u64</a>;
<a name="l03294"></a><a class="code" href="structcvmx__nqm__vfx__sqx__ifc_1_1cvmx__nqm__vfx__sqx__ifc__s.html">03294</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__vfx__sqx__ifc_1_1cvmx__nqm__vfx__sqx__ifc__s.html">cvmx_nqm_vfx_sqx_ifc_s</a> {
<a name="l03295"></a>03295 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03296"></a>03296 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__vfx__sqx__ifc_1_1cvmx__nqm__vfx__sqx__ifc__s.html#a07059617ba4f334194f6e655180e54aa">reserved_6_63</a>                : 58;
<a name="l03297"></a>03297     uint64_t <a class="code" href="structcvmx__nqm__vfx__sqx__ifc_1_1cvmx__nqm__vfx__sqx__ifc__s.html#a246a28d8989d71cf2e89bb66b75b4a41">count</a>                        : 6;  <span class="comment">/**&lt; Returns the number of SQ command reads in flight. Valid values</span>
<a name="l03298"></a>03298 <span class="comment">                                                         are 0 through 32. */</span>
<a name="l03299"></a>03299 <span class="preprocessor">#else</span>
<a name="l03300"></a><a class="code" href="structcvmx__nqm__vfx__sqx__ifc_1_1cvmx__nqm__vfx__sqx__ifc__s.html#a246a28d8989d71cf2e89bb66b75b4a41">03300</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__vfx__sqx__ifc_1_1cvmx__nqm__vfx__sqx__ifc__s.html#a246a28d8989d71cf2e89bb66b75b4a41">count</a>                        : 6;
<a name="l03301"></a><a class="code" href="structcvmx__nqm__vfx__sqx__ifc_1_1cvmx__nqm__vfx__sqx__ifc__s.html#a07059617ba4f334194f6e655180e54aa">03301</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__sqx__ifc_1_1cvmx__nqm__vfx__sqx__ifc__s.html#a07059617ba4f334194f6e655180e54aa">reserved_6_63</a>                : 58;
<a name="l03302"></a>03302 <span class="preprocessor">#endif</span>
<a name="l03303"></a>03303 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__nqm__vfx__sqx__ifc.html#a271802d904270faba0427ae17e9993cc">s</a>;
<a name="l03304"></a><a class="code" href="unioncvmx__nqm__vfx__sqx__ifc.html#a15ad7ffd0b3c2ac9959fa9d2ca185460">03304</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__vfx__sqx__ifc_1_1cvmx__nqm__vfx__sqx__ifc__s.html">cvmx_nqm_vfx_sqx_ifc_s</a>         <a class="code" href="unioncvmx__nqm__vfx__sqx__ifc.html#a15ad7ffd0b3c2ac9959fa9d2ca185460">cn73xx</a>;
<a name="l03305"></a>03305 };
<a name="l03306"></a><a class="code" href="cvmx-nqm-defs_8h.html#a113f4d63c33bed740b4a4c96b947f29b">03306</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__vfx__sqx__ifc.html" title="cvmx_nqm_vf::_sq::_ifc">cvmx_nqm_vfx_sqx_ifc</a> <a class="code" href="unioncvmx__nqm__vfx__sqx__ifc.html" title="cvmx_nqm_vf::_sq::_ifc">cvmx_nqm_vfx_sqx_ifc_t</a>;
<a name="l03307"></a>03307 <span class="comment"></span>
<a name="l03308"></a>03308 <span class="comment">/**</span>
<a name="l03309"></a>03309 <span class="comment"> * cvmx_nqm_vf#_sq#_prp</span>
<a name="l03310"></a>03310 <span class="comment"> *</span>
<a name="l03311"></a>03311 <span class="comment"> * NQM_VF(x)_SQ(1..16)_PRP are the IO SQ PRP list addresses for function x.</span>
<a name="l03312"></a>03312 <span class="comment"> * NQM_VF_MODE[VF_MODE] selects the queues and functions that are actually</span>
<a name="l03313"></a>03313 <span class="comment"> * present in the hardware. See NQM_VF_MODE_E.</span>
<a name="l03314"></a>03314 <span class="comment"> *</span>
<a name="l03315"></a>03315 <span class="comment"> * This CSR should only be written and should only be migrated when this</span>
<a name="l03316"></a>03316 <span class="comment"> * SQ is idle. The corresponding NQM_VF()_SQ()_ENA[ENABLE] is an enable</span>
<a name="l03317"></a>03317 <span class="comment"> * for this SQ. NQM_VF()_SQ()_ENA[ENABLE] describes SQ idle conditions.</span>
<a name="l03318"></a>03318 <span class="comment"> *</span>
<a name="l03319"></a>03319 <span class="comment"> * When configuring a new NQM_VF()_SQ()_CC[PC]=0 (i.e. not physically-contiguous)</span>
<a name="l03320"></a>03320 <span class="comment"> * SQ, software should write this CSR to configure [PRP] prior to</span>
<a name="l03321"></a>03321 <span class="comment"> * initially enabling the SQ.</span>
<a name="l03322"></a>03322 <span class="comment"> *</span>
<a name="l03323"></a>03323 <span class="comment"> * When configuring a new NQM_VF()_SQ()_CC[PC]=1 (i.e. physically-contiguous) SQ,</span>
<a name="l03324"></a>03324 <span class="comment"> * then software need not write this CSR.</span>
<a name="l03325"></a>03325 <span class="comment"> */</span>
<a name="l03326"></a><a class="code" href="unioncvmx__nqm__vfx__sqx__prp.html">03326</a> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__vfx__sqx__prp.html" title="cvmx_nqm_vf::_sq::_prp">cvmx_nqm_vfx_sqx_prp</a> {
<a name="l03327"></a><a class="code" href="unioncvmx__nqm__vfx__sqx__prp.html#aafeacf6df1027f154b8b48d62cba84f1">03327</a>     uint64_t <a class="code" href="unioncvmx__nqm__vfx__sqx__prp.html#aafeacf6df1027f154b8b48d62cba84f1">u64</a>;
<a name="l03328"></a><a class="code" href="structcvmx__nqm__vfx__sqx__prp_1_1cvmx__nqm__vfx__sqx__prp__s.html">03328</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__vfx__sqx__prp_1_1cvmx__nqm__vfx__sqx__prp__s.html">cvmx_nqm_vfx_sqx_prp_s</a> {
<a name="l03329"></a>03329 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03330"></a>03330 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__vfx__sqx__prp_1_1cvmx__nqm__vfx__sqx__prp__s.html#a4baa50e836d65d71b34f201f62c16cf1">prp</a>                          : 52; <span class="comment">/**&lt; PRP list address.  If NQM_VF()_SQ()_CC[PC]=0 (i.e. not physically-contiguous)</span>
<a name="l03331"></a>03331 <span class="comment">                                                         then [PRP] is a 64-bit memory page aligned pointer (NQM_VF()_CC[MPS]</span>
<a name="l03332"></a>03332 <span class="comment">                                                         selects the page size) to the base of the (physically contiguous)</span>
<a name="l03333"></a>03333 <span class="comment">                                                         PRP list that constitutes the non-physically-contiguous queue.</span>
<a name="l03334"></a>03334 <span class="comment">                                                         Software should derive [PRP] from the PRP entry 1 (PRP1)</span>
<a name="l03335"></a>03335 <span class="comment">                                                         field (in CDW6+CDW7 of the create I/O submission queue</span>
<a name="l03336"></a>03336 <span class="comment">                                                         command) in this case.</span>
<a name="l03337"></a>03337 <span class="comment">                                                         If NQM_VF()_SQ()_CC[PC]=1 (i.e. physically-contiguous)</span>
<a name="l03338"></a>03338 <span class="comment">                                                         then [PRP] is not used by hardware. */</span>
<a name="l03339"></a>03339     uint64_t <a class="code" href="structcvmx__nqm__vfx__sqx__prp_1_1cvmx__nqm__vfx__sqx__prp__s.html#a62dd8651a567f0b57c4f4489380948bc">reserved_0_11</a>                : 12;
<a name="l03340"></a>03340 <span class="preprocessor">#else</span>
<a name="l03341"></a><a class="code" href="structcvmx__nqm__vfx__sqx__prp_1_1cvmx__nqm__vfx__sqx__prp__s.html#a62dd8651a567f0b57c4f4489380948bc">03341</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__vfx__sqx__prp_1_1cvmx__nqm__vfx__sqx__prp__s.html#a62dd8651a567f0b57c4f4489380948bc">reserved_0_11</a>                : 12;
<a name="l03342"></a><a class="code" href="structcvmx__nqm__vfx__sqx__prp_1_1cvmx__nqm__vfx__sqx__prp__s.html#a4baa50e836d65d71b34f201f62c16cf1">03342</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__sqx__prp_1_1cvmx__nqm__vfx__sqx__prp__s.html#a4baa50e836d65d71b34f201f62c16cf1">prp</a>                          : 52;
<a name="l03343"></a>03343 <span class="preprocessor">#endif</span>
<a name="l03344"></a>03344 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__nqm__vfx__sqx__prp.html#a0f0f725f826286b70223b89602d1b296">s</a>;
<a name="l03345"></a><a class="code" href="unioncvmx__nqm__vfx__sqx__prp.html#a16c8bc48b690d7ef0a6ddf6f279d5bab">03345</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__vfx__sqx__prp_1_1cvmx__nqm__vfx__sqx__prp__s.html">cvmx_nqm_vfx_sqx_prp_s</a>         <a class="code" href="unioncvmx__nqm__vfx__sqx__prp.html#a16c8bc48b690d7ef0a6ddf6f279d5bab">cn73xx</a>;
<a name="l03346"></a>03346 };
<a name="l03347"></a><a class="code" href="cvmx-nqm-defs_8h.html#aac4c31c1cb4d7f101b1f0165ab44e276">03347</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__vfx__sqx__prp.html" title="cvmx_nqm_vf::_sq::_prp">cvmx_nqm_vfx_sqx_prp</a> <a class="code" href="unioncvmx__nqm__vfx__sqx__prp.html" title="cvmx_nqm_vf::_sq::_prp">cvmx_nqm_vfx_sqx_prp_t</a>;
<a name="l03348"></a>03348 <span class="comment"></span>
<a name="l03349"></a>03349 <span class="comment">/**</span>
<a name="l03350"></a>03350 <span class="comment"> * cvmx_nqm_vf#_sq#_sso_setup</span>
<a name="l03351"></a>03351 <span class="comment"> *</span>
<a name="l03352"></a>03352 <span class="comment"> * NQM_VF(x)_SQ(0..16)_CC are the submission queue control registers</span>
<a name="l03353"></a>03353 <span class="comment"> * for function x. Includes both admin and IO queues. NQM_VF_MODE[VF_MODE]</span>
<a name="l03354"></a>03354 <span class="comment"> * selects the queues and functions that are actually present in the hardware.</span>
<a name="l03355"></a>03355 <span class="comment"> * See NQM_VF_MODE_E.</span>
<a name="l03356"></a>03356 <span class="comment"> *</span>
<a name="l03357"></a>03357 <span class="comment"> * This CSR should only be written when the SQ is idle.</span>
<a name="l03358"></a>03358 <span class="comment"> * The corresponding NQM_VF()_SQ()_ENA[ENABLE] is an enable for the SQ.</span>
<a name="l03359"></a>03359 <span class="comment"> * NQM_VF()_SQ()_ENA[ENABLE] describes SQ idle conditions.</span>
<a name="l03360"></a>03360 <span class="comment"> */</span>
<a name="l03361"></a><a class="code" href="unioncvmx__nqm__vfx__sqx__sso__setup.html">03361</a> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__vfx__sqx__sso__setup.html" title="cvmx_nqm_vf::_sq::_sso_setup">cvmx_nqm_vfx_sqx_sso_setup</a> {
<a name="l03362"></a><a class="code" href="unioncvmx__nqm__vfx__sqx__sso__setup.html#af3e47eb15279df3024a3d8b02190a930">03362</a>     uint64_t <a class="code" href="unioncvmx__nqm__vfx__sqx__sso__setup.html#af3e47eb15279df3024a3d8b02190a930">u64</a>;
<a name="l03363"></a><a class="code" href="structcvmx__nqm__vfx__sqx__sso__setup_1_1cvmx__nqm__vfx__sqx__sso__setup__s.html">03363</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__vfx__sqx__sso__setup_1_1cvmx__nqm__vfx__sqx__sso__setup__s.html">cvmx_nqm_vfx_sqx_sso_setup_s</a> {
<a name="l03364"></a>03364 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03365"></a>03365 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__vfx__sqx__sso__setup_1_1cvmx__nqm__vfx__sqx__sso__setup__s.html#a26083a571d2baa16ac1d9f6032fa3575">reserved_48_63</a>               : 16;
<a name="l03366"></a>03366     uint64_t <a class="code" href="structcvmx__nqm__vfx__sqx__sso__setup_1_1cvmx__nqm__vfx__sqx__sso__setup__s.html#ac17c32bbde95f5eb7c22b3d5394ae112">tag_type</a>                     : 2;  <span class="comment">/**&lt; SSO tag type used for all WQE&apos;s created from this SQ. Enumerated by</span>
<a name="l03367"></a>03367 <span class="comment">                                                         SSO_TT_E. NQM_TAG_MODE_E describes how NQM generates the associated</span>
<a name="l03368"></a>03368 <span class="comment">                                                         SSO tag. */</span>
<a name="l03369"></a>03369     uint64_t <a class="code" href="structcvmx__nqm__vfx__sqx__sso__setup_1_1cvmx__nqm__vfx__sqx__sso__setup__s.html#a8ec4f9349d80d40485875b2b6aa83fe5">reserved_6_45</a>                : 40;
<a name="l03370"></a>03370     uint64_t <a class="code" href="structcvmx__nqm__vfx__sqx__sso__setup_1_1cvmx__nqm__vfx__sqx__sso__setup__s.html#a7b500888fe57d828a4e763b2d662042c">group</a>                        : 6;  <span class="comment">/**&lt; SSO group used for all WQE&apos;s created from this SQ. */</span>
<a name="l03371"></a>03371 <span class="preprocessor">#else</span>
<a name="l03372"></a><a class="code" href="structcvmx__nqm__vfx__sqx__sso__setup_1_1cvmx__nqm__vfx__sqx__sso__setup__s.html#a7b500888fe57d828a4e763b2d662042c">03372</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__vfx__sqx__sso__setup_1_1cvmx__nqm__vfx__sqx__sso__setup__s.html#a7b500888fe57d828a4e763b2d662042c">group</a>                        : 6;
<a name="l03373"></a><a class="code" href="structcvmx__nqm__vfx__sqx__sso__setup_1_1cvmx__nqm__vfx__sqx__sso__setup__s.html#a8ec4f9349d80d40485875b2b6aa83fe5">03373</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__sqx__sso__setup_1_1cvmx__nqm__vfx__sqx__sso__setup__s.html#a8ec4f9349d80d40485875b2b6aa83fe5">reserved_6_45</a>                : 40;
<a name="l03374"></a><a class="code" href="structcvmx__nqm__vfx__sqx__sso__setup_1_1cvmx__nqm__vfx__sqx__sso__setup__s.html#ac17c32bbde95f5eb7c22b3d5394ae112">03374</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__sqx__sso__setup_1_1cvmx__nqm__vfx__sqx__sso__setup__s.html#ac17c32bbde95f5eb7c22b3d5394ae112">tag_type</a>                     : 2;
<a name="l03375"></a><a class="code" href="structcvmx__nqm__vfx__sqx__sso__setup_1_1cvmx__nqm__vfx__sqx__sso__setup__s.html#a26083a571d2baa16ac1d9f6032fa3575">03375</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__sqx__sso__setup_1_1cvmx__nqm__vfx__sqx__sso__setup__s.html#a26083a571d2baa16ac1d9f6032fa3575">reserved_48_63</a>               : 16;
<a name="l03376"></a>03376 <span class="preprocessor">#endif</span>
<a name="l03377"></a>03377 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__nqm__vfx__sqx__sso__setup.html#a320782c50e394100a17db2e077d7fc79">s</a>;
<a name="l03378"></a><a class="code" href="unioncvmx__nqm__vfx__sqx__sso__setup.html#a7146be56a4affd1ff0f21c0a42ef85b9">03378</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__vfx__sqx__sso__setup_1_1cvmx__nqm__vfx__sqx__sso__setup__s.html">cvmx_nqm_vfx_sqx_sso_setup_s</a>   <a class="code" href="unioncvmx__nqm__vfx__sqx__sso__setup.html#a7146be56a4affd1ff0f21c0a42ef85b9">cn73xx</a>;
<a name="l03379"></a>03379 };
<a name="l03380"></a><a class="code" href="cvmx-nqm-defs_8h.html#ae10438a799257f09c73a148bafde13b3">03380</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__vfx__sqx__sso__setup.html" title="cvmx_nqm_vf::_sq::_sso_setup">cvmx_nqm_vfx_sqx_sso_setup</a> <a class="code" href="unioncvmx__nqm__vfx__sqx__sso__setup.html" title="cvmx_nqm_vf::_sq::_sso_setup">cvmx_nqm_vfx_sqx_sso_setup_t</a>;
<a name="l03381"></a>03381 <span class="comment"></span>
<a name="l03382"></a>03382 <span class="comment">/**</span>
<a name="l03383"></a>03383 <span class="comment"> * cvmx_nqm_vf#_sq#_tdbl</span>
<a name="l03384"></a>03384 <span class="comment"> *</span>
<a name="l03385"></a>03385 <span class="comment"> * NQM_VF(x)_SQ(y)_TDBL is the NVMe-standard submission queue y tail</span>
<a name="l03386"></a>03386 <span class="comment"> * doorbell (SQyTDBL) for function x. Includes both admin and IO queues.</span>
<a name="l03387"></a>03387 <span class="comment"> * NQM_VF_MODE[VF_MODE] selects the queues and functions that are actually</span>
<a name="l03388"></a>03388 <span class="comment"> * present in the hardware. See NQM_VF_MODE_E.</span>
<a name="l03389"></a>03389 <span class="comment"> *</span>
<a name="l03390"></a>03390 <span class="comment"> * This CSR should only be migrated when the corresponding</span>
<a name="l03391"></a>03391 <span class="comment"> * SQ is idle. The corresponding NQM_VF()_SQ()_ENA[ENABLE] is an enable</span>
<a name="l03392"></a>03392 <span class="comment"> * for the SQ. NQM_VF()_SQ()_ENA[ENABLE] describes SQ idle conditions.</span>
<a name="l03393"></a>03393 <span class="comment"> */</span>
<a name="l03394"></a><a class="code" href="unioncvmx__nqm__vfx__sqx__tdbl.html">03394</a> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__vfx__sqx__tdbl.html" title="cvmx_nqm_vf::_sq::_tdbl">cvmx_nqm_vfx_sqx_tdbl</a> {
<a name="l03395"></a><a class="code" href="unioncvmx__nqm__vfx__sqx__tdbl.html#af1307c380a794ff146f27c9f1eef6272">03395</a>     uint32_t <a class="code" href="unioncvmx__nqm__vfx__sqx__tdbl.html#af1307c380a794ff146f27c9f1eef6272">u32</a>;
<a name="l03396"></a><a class="code" href="structcvmx__nqm__vfx__sqx__tdbl_1_1cvmx__nqm__vfx__sqx__tdbl__s.html">03396</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__vfx__sqx__tdbl_1_1cvmx__nqm__vfx__sqx__tdbl__s.html">cvmx_nqm_vfx_sqx_tdbl_s</a> {
<a name="l03397"></a>03397 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03398"></a>03398 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__nqm__vfx__sqx__tdbl_1_1cvmx__nqm__vfx__sqx__tdbl__s.html#ab4d760ccc07212606a7915e06c438328">reserved_12_31</a>               : 20;
<a name="l03399"></a>03399     uint32_t <a class="code" href="structcvmx__nqm__vfx__sqx__tdbl_1_1cvmx__nqm__vfx__sqx__tdbl__s.html#a42663a38dd4856300356f5428c5a881b">sqt</a>                          : 12; <span class="comment">/**&lt; Submission queue tail. Indicates the new value of the submission queue</span>
<a name="l03400"></a>03400 <span class="comment">                                                         tail entry pointer. This value shall overwrite any previous submission</span>
<a name="l03401"></a>03401 <span class="comment">                                                         queue tail entry pointer value provided. The difference between the</span>
<a name="l03402"></a>03402 <span class="comment">                                                         last SQT write and the current SQT write indicates the number of</span>
<a name="l03403"></a>03403 <span class="comment">                                                         commands added to the submission queue. */</span>
<a name="l03404"></a>03404 <span class="preprocessor">#else</span>
<a name="l03405"></a><a class="code" href="structcvmx__nqm__vfx__sqx__tdbl_1_1cvmx__nqm__vfx__sqx__tdbl__s.html#a42663a38dd4856300356f5428c5a881b">03405</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__nqm__vfx__sqx__tdbl_1_1cvmx__nqm__vfx__sqx__tdbl__s.html#a42663a38dd4856300356f5428c5a881b">sqt</a>                          : 12;
<a name="l03406"></a><a class="code" href="structcvmx__nqm__vfx__sqx__tdbl_1_1cvmx__nqm__vfx__sqx__tdbl__s.html#ab4d760ccc07212606a7915e06c438328">03406</a>     uint32_t <a class="code" href="structcvmx__nqm__vfx__sqx__tdbl_1_1cvmx__nqm__vfx__sqx__tdbl__s.html#ab4d760ccc07212606a7915e06c438328">reserved_12_31</a>               : 20;
<a name="l03407"></a>03407 <span class="preprocessor">#endif</span>
<a name="l03408"></a>03408 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__nqm__vfx__sqx__tdbl.html#a8c9f82f80d92f5dc290db81ee46e5561">s</a>;
<a name="l03409"></a><a class="code" href="unioncvmx__nqm__vfx__sqx__tdbl.html#ae4f13bff6d7d9d6a54301e5077f30c30">03409</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__vfx__sqx__tdbl_1_1cvmx__nqm__vfx__sqx__tdbl__s.html">cvmx_nqm_vfx_sqx_tdbl_s</a>        <a class="code" href="unioncvmx__nqm__vfx__sqx__tdbl.html#ae4f13bff6d7d9d6a54301e5077f30c30">cn73xx</a>;
<a name="l03410"></a>03410 };
<a name="l03411"></a><a class="code" href="cvmx-nqm-defs_8h.html#a217e17e60d3d21d405a939aa31e1f51f">03411</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__vfx__sqx__tdbl.html" title="cvmx_nqm_vf::_sq::_tdbl">cvmx_nqm_vfx_sqx_tdbl</a> <a class="code" href="unioncvmx__nqm__vfx__sqx__tdbl.html" title="cvmx_nqm_vf::_sq::_tdbl">cvmx_nqm_vfx_sqx_tdbl_t</a>;
<a name="l03412"></a>03412 <span class="comment"></span>
<a name="l03413"></a>03413 <span class="comment">/**</span>
<a name="l03414"></a>03414 <span class="comment"> * cvmx_nqm_vf#_sqsm_dbg</span>
<a name="l03415"></a>03415 <span class="comment"> */</span>
<a name="l03416"></a><a class="code" href="unioncvmx__nqm__vfx__sqsm__dbg.html">03416</a> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__vfx__sqsm__dbg.html" title="cvmx_nqm_vf::_sqsm_dbg">cvmx_nqm_vfx_sqsm_dbg</a> {
<a name="l03417"></a><a class="code" href="unioncvmx__nqm__vfx__sqsm__dbg.html#a28b12fc90ce4dd4dedba7fe333cf2842">03417</a>     uint64_t <a class="code" href="unioncvmx__nqm__vfx__sqsm__dbg.html#a28b12fc90ce4dd4dedba7fe333cf2842">u64</a>;
<a name="l03418"></a><a class="code" href="structcvmx__nqm__vfx__sqsm__dbg_1_1cvmx__nqm__vfx__sqsm__dbg__s.html">03418</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__vfx__sqsm__dbg_1_1cvmx__nqm__vfx__sqsm__dbg__s.html">cvmx_nqm_vfx_sqsm_dbg_s</a> {
<a name="l03419"></a>03419 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03420"></a>03420 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__vfx__sqsm__dbg_1_1cvmx__nqm__vfx__sqsm__dbg__s.html#a411244ec1c5e290d3f4edbeddcbca94b">reserved_20_63</a>               : 44;
<a name="l03421"></a>03421     uint64_t <a class="code" href="structcvmx__nqm__vfx__sqsm__dbg_1_1cvmx__nqm__vfx__sqsm__dbg__s.html#ae8b390c7fcd734cb0bdc3d93c36753d5">sqar</a>                         : 16; <span class="comment">/**&lt; SQ arbitration request vector.  For diagnostic use only. */</span>
<a name="l03422"></a>03422     uint64_t <a class="code" href="structcvmx__nqm__vfx__sqsm__dbg_1_1cvmx__nqm__vfx__sqsm__dbg__s.html#ac87adfe5d418a33d6884a9a8dd904c31">sqag</a>                         : 4;  <span class="comment">/**&lt; SQ arbitration grant index.  For diagnostic use only. */</span>
<a name="l03423"></a>03423 <span class="preprocessor">#else</span>
<a name="l03424"></a><a class="code" href="structcvmx__nqm__vfx__sqsm__dbg_1_1cvmx__nqm__vfx__sqsm__dbg__s.html#ac87adfe5d418a33d6884a9a8dd904c31">03424</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__vfx__sqsm__dbg_1_1cvmx__nqm__vfx__sqsm__dbg__s.html#ac87adfe5d418a33d6884a9a8dd904c31">sqag</a>                         : 4;
<a name="l03425"></a><a class="code" href="structcvmx__nqm__vfx__sqsm__dbg_1_1cvmx__nqm__vfx__sqsm__dbg__s.html#ae8b390c7fcd734cb0bdc3d93c36753d5">03425</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__sqsm__dbg_1_1cvmx__nqm__vfx__sqsm__dbg__s.html#ae8b390c7fcd734cb0bdc3d93c36753d5">sqar</a>                         : 16;
<a name="l03426"></a><a class="code" href="structcvmx__nqm__vfx__sqsm__dbg_1_1cvmx__nqm__vfx__sqsm__dbg__s.html#a411244ec1c5e290d3f4edbeddcbca94b">03426</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__sqsm__dbg_1_1cvmx__nqm__vfx__sqsm__dbg__s.html#a411244ec1c5e290d3f4edbeddcbca94b">reserved_20_63</a>               : 44;
<a name="l03427"></a>03427 <span class="preprocessor">#endif</span>
<a name="l03428"></a>03428 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__nqm__vfx__sqsm__dbg.html#aed03727e1794a6e7696dbf49c85a2af3">s</a>;
<a name="l03429"></a><a class="code" href="unioncvmx__nqm__vfx__sqsm__dbg.html#a279489440fb1bab78e7bacb1cff80362">03429</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__vfx__sqsm__dbg_1_1cvmx__nqm__vfx__sqsm__dbg__s.html">cvmx_nqm_vfx_sqsm_dbg_s</a>        <a class="code" href="unioncvmx__nqm__vfx__sqsm__dbg.html#a279489440fb1bab78e7bacb1cff80362">cn73xx</a>;
<a name="l03430"></a>03430 };
<a name="l03431"></a><a class="code" href="cvmx-nqm-defs_8h.html#a753eaf3498a4cdc85f53818ac4671bf0">03431</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__vfx__sqsm__dbg.html" title="cvmx_nqm_vf::_sqsm_dbg">cvmx_nqm_vfx_sqsm_dbg</a> <a class="code" href="unioncvmx__nqm__vfx__sqsm__dbg.html" title="cvmx_nqm_vf::_sqsm_dbg">cvmx_nqm_vfx_sqsm_dbg_t</a>;
<a name="l03432"></a>03432 <span class="comment"></span>
<a name="l03433"></a>03433 <span class="comment">/**</span>
<a name="l03434"></a>03434 <span class="comment"> * cvmx_nqm_vf#_vec#_msix_addr</span>
<a name="l03435"></a>03435 <span class="comment"> *</span>
<a name="l03436"></a>03436 <span class="comment"> * NQM_VF(x)_VEC(0..16)_MSIX_ADDR contains the address portion of the</span>
<a name="l03437"></a>03437 <span class="comment"> * PCI-standard MSI-X table for function x.</span>
<a name="l03438"></a>03438 <span class="comment"> * NQM_VF_MODE[VF_MODE] selects the MSI-X table entries</span>
<a name="l03439"></a>03439 <span class="comment"> * that are actually present in the hardware. The</span>
<a name="l03440"></a>03440 <span class="comment"> * NQM_VF_INT_VEC_E enumeration describes the table entries available</span>
<a name="l03441"></a>03441 <span class="comment"> * in each function.  See NQM_VF_INT_VEC_E and NQM_VF_MODE_E.</span>
<a name="l03442"></a>03442 <span class="comment"> *</span>
<a name="l03443"></a>03443 <span class="comment"> * For how to migrate these CSRs, see the NQM_VF()_MSIX_PBA description.</span>
<a name="l03444"></a>03444 <span class="comment"> */</span>
<a name="l03445"></a><a class="code" href="unioncvmx__nqm__vfx__vecx__msix__addr.html">03445</a> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__vfx__vecx__msix__addr.html" title="cvmx_nqm_vf::_vec::_msix_addr">cvmx_nqm_vfx_vecx_msix_addr</a> {
<a name="l03446"></a><a class="code" href="unioncvmx__nqm__vfx__vecx__msix__addr.html#ab1e2ba031a8a5aeefbcf74027ca81716">03446</a>     uint64_t <a class="code" href="unioncvmx__nqm__vfx__vecx__msix__addr.html#ab1e2ba031a8a5aeefbcf74027ca81716">u64</a>;
<a name="l03447"></a><a class="code" href="structcvmx__nqm__vfx__vecx__msix__addr_1_1cvmx__nqm__vfx__vecx__msix__addr__s.html">03447</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__vfx__vecx__msix__addr_1_1cvmx__nqm__vfx__vecx__msix__addr__s.html">cvmx_nqm_vfx_vecx_msix_addr_s</a> {
<a name="l03448"></a>03448 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03449"></a>03449 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__vfx__vecx__msix__addr_1_1cvmx__nqm__vfx__vecx__msix__addr__s.html#a8498641de2273000b2983ddfb13e12b6">addr</a>                         : 62; <span class="comment">/**&lt; Address to use for MSI-X delivery of this vector. */</span>
<a name="l03450"></a>03450     uint64_t <a class="code" href="structcvmx__nqm__vfx__vecx__msix__addr_1_1cvmx__nqm__vfx__vecx__msix__addr__s.html#adff1976d6435ba7bac26ceb34394ad12">reserved_0_1</a>                 : 2;
<a name="l03451"></a>03451 <span class="preprocessor">#else</span>
<a name="l03452"></a><a class="code" href="structcvmx__nqm__vfx__vecx__msix__addr_1_1cvmx__nqm__vfx__vecx__msix__addr__s.html#adff1976d6435ba7bac26ceb34394ad12">03452</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__vfx__vecx__msix__addr_1_1cvmx__nqm__vfx__vecx__msix__addr__s.html#adff1976d6435ba7bac26ceb34394ad12">reserved_0_1</a>                 : 2;
<a name="l03453"></a><a class="code" href="structcvmx__nqm__vfx__vecx__msix__addr_1_1cvmx__nqm__vfx__vecx__msix__addr__s.html#a8498641de2273000b2983ddfb13e12b6">03453</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__vecx__msix__addr_1_1cvmx__nqm__vfx__vecx__msix__addr__s.html#a8498641de2273000b2983ddfb13e12b6">addr</a>                         : 62;
<a name="l03454"></a>03454 <span class="preprocessor">#endif</span>
<a name="l03455"></a>03455 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__nqm__vfx__vecx__msix__addr.html#a719a390339be421ab5ede9c2995905b1">s</a>;
<a name="l03456"></a><a class="code" href="unioncvmx__nqm__vfx__vecx__msix__addr.html#ae52e908790429b99ba60070052b5dd5d">03456</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__vfx__vecx__msix__addr_1_1cvmx__nqm__vfx__vecx__msix__addr__s.html">cvmx_nqm_vfx_vecx_msix_addr_s</a>  <a class="code" href="unioncvmx__nqm__vfx__vecx__msix__addr.html#ae52e908790429b99ba60070052b5dd5d">cn73xx</a>;
<a name="l03457"></a>03457 };
<a name="l03458"></a><a class="code" href="cvmx-nqm-defs_8h.html#aa13c93e1f316a8cc801ad62fba8202dd">03458</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__vfx__vecx__msix__addr.html" title="cvmx_nqm_vf::_vec::_msix_addr">cvmx_nqm_vfx_vecx_msix_addr</a> <a class="code" href="unioncvmx__nqm__vfx__vecx__msix__addr.html" title="cvmx_nqm_vf::_vec::_msix_addr">cvmx_nqm_vfx_vecx_msix_addr_t</a>;
<a name="l03459"></a>03459 <span class="comment"></span>
<a name="l03460"></a>03460 <span class="comment">/**</span>
<a name="l03461"></a>03461 <span class="comment"> * cvmx_nqm_vf#_vec#_msix_cd</span>
<a name="l03462"></a>03462 <span class="comment"> *</span>
<a name="l03463"></a>03463 <span class="comment"> * NQM_VF(0..1027)_VEC(0..16)_MSIX_CD contains the vector coalescing disables</span>
<a name="l03464"></a>03464 <span class="comment"> * for function x. NQM_VF_MODE[VF_MODE] selects the MSI-X table entries that are</span>
<a name="l03465"></a>03465 <span class="comment"> * actually present in the hardware. The NQM_VF_INT_VEC_E enumeration describes</span>
<a name="l03466"></a>03466 <span class="comment"> * the table entries available in each function.  See NQM_VF_INT_VEC_E and</span>
<a name="l03467"></a>03467 <span class="comment"> * NQM_VF_MODE_E.</span>
<a name="l03468"></a>03468 <span class="comment"> */</span>
<a name="l03469"></a><a class="code" href="unioncvmx__nqm__vfx__vecx__msix__cd.html">03469</a> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__vfx__vecx__msix__cd.html" title="cvmx_nqm_vf::_vec::_msix_cd">cvmx_nqm_vfx_vecx_msix_cd</a> {
<a name="l03470"></a><a class="code" href="unioncvmx__nqm__vfx__vecx__msix__cd.html#a266aa8e2e84ba8e0e13174aeae4c9e48">03470</a>     uint64_t <a class="code" href="unioncvmx__nqm__vfx__vecx__msix__cd.html#a266aa8e2e84ba8e0e13174aeae4c9e48">u64</a>;
<a name="l03471"></a><a class="code" href="structcvmx__nqm__vfx__vecx__msix__cd_1_1cvmx__nqm__vfx__vecx__msix__cd__s.html">03471</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__vfx__vecx__msix__cd_1_1cvmx__nqm__vfx__vecx__msix__cd__s.html">cvmx_nqm_vfx_vecx_msix_cd_s</a> {
<a name="l03472"></a>03472 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03473"></a>03473 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__vfx__vecx__msix__cd_1_1cvmx__nqm__vfx__vecx__msix__cd__s.html#aac342c401b08f53e7b0672321f750705">reserved_1_63</a>                : 63;
<a name="l03474"></a>03474     uint64_t <a class="code" href="structcvmx__nqm__vfx__vecx__msix__cd_1_1cvmx__nqm__vfx__vecx__msix__cd__s.html#a8913015a2f6975e7362bff2ac3cd0d08">cd</a>                           : 1;  <span class="comment">/**&lt; Coalescing disable. When set, disables all interrupt aggregation</span>
<a name="l03475"></a>03475 <span class="comment">                                                         for this MSI-X interrupt vector.</span>
<a name="l03476"></a>03476 <span class="comment">                                                         [CD] should be derived from the coalescing disable (CDW11.CD)</span>
<a name="l03477"></a>03477 <span class="comment">                                                         in a interrupt vector Configuration (feature identifier 0x09)</span>
<a name="l03478"></a>03478 <span class="comment">                                                         Set features admin command.</span>
<a name="l03479"></a>03479 <span class="comment">                                                         See also NQM_CPL_ENTRY_S[CD]. */</span>
<a name="l03480"></a>03480 <span class="preprocessor">#else</span>
<a name="l03481"></a><a class="code" href="structcvmx__nqm__vfx__vecx__msix__cd_1_1cvmx__nqm__vfx__vecx__msix__cd__s.html#a8913015a2f6975e7362bff2ac3cd0d08">03481</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__vfx__vecx__msix__cd_1_1cvmx__nqm__vfx__vecx__msix__cd__s.html#a8913015a2f6975e7362bff2ac3cd0d08">cd</a>                           : 1;
<a name="l03482"></a><a class="code" href="structcvmx__nqm__vfx__vecx__msix__cd_1_1cvmx__nqm__vfx__vecx__msix__cd__s.html#aac342c401b08f53e7b0672321f750705">03482</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__vecx__msix__cd_1_1cvmx__nqm__vfx__vecx__msix__cd__s.html#aac342c401b08f53e7b0672321f750705">reserved_1_63</a>                : 63;
<a name="l03483"></a>03483 <span class="preprocessor">#endif</span>
<a name="l03484"></a>03484 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__nqm__vfx__vecx__msix__cd.html#a65eda1ba760b3a9840f0c1d43b9217ba">s</a>;
<a name="l03485"></a><a class="code" href="unioncvmx__nqm__vfx__vecx__msix__cd.html#a00d82ac33f61b1f0cc7873bc8d16f228">03485</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__vfx__vecx__msix__cd_1_1cvmx__nqm__vfx__vecx__msix__cd__s.html">cvmx_nqm_vfx_vecx_msix_cd_s</a>    <a class="code" href="unioncvmx__nqm__vfx__vecx__msix__cd.html#a00d82ac33f61b1f0cc7873bc8d16f228">cn73xx</a>;
<a name="l03486"></a>03486 };
<a name="l03487"></a><a class="code" href="cvmx-nqm-defs_8h.html#a1c7c8c9f7d75c29d9b8ed6b92995dc53">03487</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__vfx__vecx__msix__cd.html" title="cvmx_nqm_vf::_vec::_msix_cd">cvmx_nqm_vfx_vecx_msix_cd</a> <a class="code" href="unioncvmx__nqm__vfx__vecx__msix__cd.html" title="cvmx_nqm_vf::_vec::_msix_cd">cvmx_nqm_vfx_vecx_msix_cd_t</a>;
<a name="l03488"></a>03488 <span class="comment"></span>
<a name="l03489"></a>03489 <span class="comment">/**</span>
<a name="l03490"></a>03490 <span class="comment"> * cvmx_nqm_vf#_vec#_msix_ctl</span>
<a name="l03491"></a>03491 <span class="comment"> *</span>
<a name="l03492"></a>03492 <span class="comment"> * NQM_VF(x)_VEC(0..16)_MSIX_CTL contains the data and message</span>
<a name="l03493"></a>03493 <span class="comment"> * control portion of the PCI-standard MSI-X table for function x.</span>
<a name="l03494"></a>03494 <span class="comment"> * NQM_VF_MODE[VF_MODE] selects the MSI-X table entries that are</span>
<a name="l03495"></a>03495 <span class="comment"> * actually present in the hardware. The NQM_VF_INT_VEC_E enumeration</span>
<a name="l03496"></a>03496 <span class="comment"> * describes the table entries available in each function.</span>
<a name="l03497"></a>03497 <span class="comment"> * See NQM_VF_INT_VEC_E and NQM_VF_MODE_E.</span>
<a name="l03498"></a>03498 <span class="comment"> *</span>
<a name="l03499"></a>03499 <span class="comment"> * For how to migrate these CSRs, see the NQM_VF()_MSIX_PBA description.</span>
<a name="l03500"></a>03500 <span class="comment"> */</span>
<a name="l03501"></a><a class="code" href="unioncvmx__nqm__vfx__vecx__msix__ctl.html">03501</a> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__vfx__vecx__msix__ctl.html" title="cvmx_nqm_vf::_vec::_msix_ctl">cvmx_nqm_vfx_vecx_msix_ctl</a> {
<a name="l03502"></a><a class="code" href="unioncvmx__nqm__vfx__vecx__msix__ctl.html#a393b14c1a9f8a675f1a5c21980dd48d6">03502</a>     uint64_t <a class="code" href="unioncvmx__nqm__vfx__vecx__msix__ctl.html#a393b14c1a9f8a675f1a5c21980dd48d6">u64</a>;
<a name="l03503"></a><a class="code" href="structcvmx__nqm__vfx__vecx__msix__ctl_1_1cvmx__nqm__vfx__vecx__msix__ctl__s.html">03503</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__vfx__vecx__msix__ctl_1_1cvmx__nqm__vfx__vecx__msix__ctl__s.html">cvmx_nqm_vfx_vecx_msix_ctl_s</a> {
<a name="l03504"></a>03504 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03505"></a>03505 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__vfx__vecx__msix__ctl_1_1cvmx__nqm__vfx__vecx__msix__ctl__s.html#aae75a513e9bc7f3c491dad85906acaa4">reserved_33_63</a>               : 31;
<a name="l03506"></a>03506     uint64_t <a class="code" href="structcvmx__nqm__vfx__vecx__msix__ctl_1_1cvmx__nqm__vfx__vecx__msix__ctl__s.html#a7327401928add5796f05a668a62342cd">mask</a>                         : 1;  <span class="comment">/**&lt; When set, no MSI-X interrupts will be sent to this vector.</span>
<a name="l03507"></a>03507 <span class="comment">                                                         NQM clears all NQM_VF(0..1027)_VEC(0..16)_MSIX_CTL[MASK]&apos;s in the</span>
<a name="l03508"></a>03508 <span class="comment">                                                         function on an FLR. NQM clears all NQM_VF(0..1027)_VEC(0..16)_MSIX_CTL[MASK]&apos;s</span>
<a name="l03509"></a>03509 <span class="comment">                                                         in all functions on a PF FLR. NQM clears all</span>
<a name="l03510"></a>03510 <span class="comment">                                                         NQM_VF(1..1027)_VEC(0..16)_MSIX_CTL[MASK]&apos;s on a VF_ENABLE de-assertion.</span>
<a name="l03511"></a>03511 <span class="comment">                                                         (NQM does not modify the NQM_VF(0)_VEC(0..16)_MSIX_CTL[MASK]&apos;s on</span>
<a name="l03512"></a>03512 <span class="comment">                                                         a VF_ENABLE de-assertion.) */</span>
<a name="l03513"></a>03513     uint64_t <a class="code" href="structcvmx__nqm__vfx__vecx__msix__ctl_1_1cvmx__nqm__vfx__vecx__msix__ctl__s.html#a85957e18044226e387fd8fdfecd23856">data</a>                         : 32; <span class="comment">/**&lt; Data to use for MSI-X delivery of this vector. */</span>
<a name="l03514"></a>03514 <span class="preprocessor">#else</span>
<a name="l03515"></a><a class="code" href="structcvmx__nqm__vfx__vecx__msix__ctl_1_1cvmx__nqm__vfx__vecx__msix__ctl__s.html#a85957e18044226e387fd8fdfecd23856">03515</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__vfx__vecx__msix__ctl_1_1cvmx__nqm__vfx__vecx__msix__ctl__s.html#a85957e18044226e387fd8fdfecd23856">data</a>                         : 32;
<a name="l03516"></a><a class="code" href="structcvmx__nqm__vfx__vecx__msix__ctl_1_1cvmx__nqm__vfx__vecx__msix__ctl__s.html#a7327401928add5796f05a668a62342cd">03516</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__vecx__msix__ctl_1_1cvmx__nqm__vfx__vecx__msix__ctl__s.html#a7327401928add5796f05a668a62342cd">mask</a>                         : 1;
<a name="l03517"></a><a class="code" href="structcvmx__nqm__vfx__vecx__msix__ctl_1_1cvmx__nqm__vfx__vecx__msix__ctl__s.html#aae75a513e9bc7f3c491dad85906acaa4">03517</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__vecx__msix__ctl_1_1cvmx__nqm__vfx__vecx__msix__ctl__s.html#aae75a513e9bc7f3c491dad85906acaa4">reserved_33_63</a>               : 31;
<a name="l03518"></a>03518 <span class="preprocessor">#endif</span>
<a name="l03519"></a>03519 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__nqm__vfx__vecx__msix__ctl.html#a474732fa769d7e5210d455fe2a7a0d55">s</a>;
<a name="l03520"></a><a class="code" href="unioncvmx__nqm__vfx__vecx__msix__ctl.html#a912953e75168db0161f44704302ad536">03520</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__vfx__vecx__msix__ctl_1_1cvmx__nqm__vfx__vecx__msix__ctl__s.html">cvmx_nqm_vfx_vecx_msix_ctl_s</a>   <a class="code" href="unioncvmx__nqm__vfx__vecx__msix__ctl.html#a912953e75168db0161f44704302ad536">cn73xx</a>;
<a name="l03521"></a>03521 };
<a name="l03522"></a><a class="code" href="cvmx-nqm-defs_8h.html#a6c06f4b45d7aaec8437a38fc3971e1d8">03522</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__vfx__vecx__msix__ctl.html" title="cvmx_nqm_vf::_vec::_msix_ctl">cvmx_nqm_vfx_vecx_msix_ctl</a> <a class="code" href="unioncvmx__nqm__vfx__vecx__msix__ctl.html" title="cvmx_nqm_vf::_vec::_msix_ctl">cvmx_nqm_vfx_vecx_msix_ctl_t</a>;
<a name="l03523"></a>03523 <span class="comment"></span>
<a name="l03524"></a>03524 <span class="comment">/**</span>
<a name="l03525"></a>03525 <span class="comment"> * cvmx_nqm_vf#_vec#_msix_int_flush</span>
<a name="l03526"></a>03526 <span class="comment"> */</span>
<a name="l03527"></a><a class="code" href="unioncvmx__nqm__vfx__vecx__msix__int__flush.html">03527</a> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__vfx__vecx__msix__int__flush.html" title="cvmx_nqm_vf::_vec::_msix_int_flush">cvmx_nqm_vfx_vecx_msix_int_flush</a> {
<a name="l03528"></a><a class="code" href="unioncvmx__nqm__vfx__vecx__msix__int__flush.html#a555904039a3c75469e95dc6df995448d">03528</a>     uint64_t <a class="code" href="unioncvmx__nqm__vfx__vecx__msix__int__flush.html#a555904039a3c75469e95dc6df995448d">u64</a>;
<a name="l03529"></a><a class="code" href="structcvmx__nqm__vfx__vecx__msix__int__flush_1_1cvmx__nqm__vfx__vecx__msix__int__flush__s.html">03529</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__vfx__vecx__msix__int__flush_1_1cvmx__nqm__vfx__vecx__msix__int__flush__s.html">cvmx_nqm_vfx_vecx_msix_int_flush_s</a> {
<a name="l03530"></a>03530 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03531"></a>03531 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__vfx__vecx__msix__int__flush_1_1cvmx__nqm__vfx__vecx__msix__int__flush__s.html#a3924b0f6d789bfd563cdf82b94014cf1">reserved_1_63</a>                : 63;
<a name="l03532"></a>03532     uint64_t <a class="code" href="structcvmx__nqm__vfx__vecx__msix__int__flush_1_1cvmx__nqm__vfx__vecx__msix__int__flush__s.html#a4f0e35ae422d025347bd28fe0ddf1cb1">f</a>                            : 1;  <span class="comment">/**&lt; Writing this bit will force the interrupts out for the IV to go out on the</span>
<a name="l03533"></a>03533 <span class="comment">                                                         next time around the time-wheel. (Remember a PBA interrupt depends on</span>
<a name="l03534"></a>03534 <span class="comment">                                                         mask and enable to get out.) Reading this bit will show 1 if interrupt count is &gt; 0.</span>
<a name="l03535"></a>03535 <span class="comment">                                                         This flush is hardware dependent; it may take 1 iteration around the timewheel. */</span>
<a name="l03536"></a>03536 <span class="preprocessor">#else</span>
<a name="l03537"></a><a class="code" href="structcvmx__nqm__vfx__vecx__msix__int__flush_1_1cvmx__nqm__vfx__vecx__msix__int__flush__s.html#a4f0e35ae422d025347bd28fe0ddf1cb1">03537</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__vfx__vecx__msix__int__flush_1_1cvmx__nqm__vfx__vecx__msix__int__flush__s.html#a4f0e35ae422d025347bd28fe0ddf1cb1">f</a>                            : 1;
<a name="l03538"></a><a class="code" href="structcvmx__nqm__vfx__vecx__msix__int__flush_1_1cvmx__nqm__vfx__vecx__msix__int__flush__s.html#a3924b0f6d789bfd563cdf82b94014cf1">03538</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__vecx__msix__int__flush_1_1cvmx__nqm__vfx__vecx__msix__int__flush__s.html#a3924b0f6d789bfd563cdf82b94014cf1">reserved_1_63</a>                : 63;
<a name="l03539"></a>03539 <span class="preprocessor">#endif</span>
<a name="l03540"></a>03540 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__nqm__vfx__vecx__msix__int__flush.html#aa10abb0fe56b84e45e70dcacc9d65633">s</a>;
<a name="l03541"></a><a class="code" href="unioncvmx__nqm__vfx__vecx__msix__int__flush.html#ac884e5b59df7879f4f5a4797d6d69c34">03541</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__vfx__vecx__msix__int__flush_1_1cvmx__nqm__vfx__vecx__msix__int__flush__s.html">cvmx_nqm_vfx_vecx_msix_int_flush_s</a> <a class="code" href="unioncvmx__nqm__vfx__vecx__msix__int__flush.html#ac884e5b59df7879f4f5a4797d6d69c34">cn73xx</a>;
<a name="l03542"></a>03542 };
<a name="l03543"></a><a class="code" href="cvmx-nqm-defs_8h.html#a9bd87094d58976219ea34faa0aece8a3">03543</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__vfx__vecx__msix__int__flush.html" title="cvmx_nqm_vf::_vec::_msix_int_flush">cvmx_nqm_vfx_vecx_msix_int_flush</a> <a class="code" href="unioncvmx__nqm__vfx__vecx__msix__int__flush.html" title="cvmx_nqm_vf::_vec::_msix_int_flush">cvmx_nqm_vfx_vecx_msix_int_flush_t</a>;
<a name="l03544"></a>03544 <span class="comment"></span>
<a name="l03545"></a>03545 <span class="comment">/**</span>
<a name="l03546"></a>03546 <span class="comment"> * cvmx_nqm_vf#_vec#_msix_int_st</span>
<a name="l03547"></a>03547 <span class="comment"> *</span>
<a name="l03548"></a>03548 <span class="comment"> * NQM_VF(x)_VEC(0..16)_MSIX_INT_ST contains MSI-X vector coalescing</span>
<a name="l03549"></a>03549 <span class="comment"> * internal state for function x. NQM_VF_MODE[VF_MODE] selects the</span>
<a name="l03550"></a>03550 <span class="comment"> * MSI-X table entries that are actually present in the hardware.</span>
<a name="l03551"></a>03551 <span class="comment"> * The NQM_VF_INT_VEC_E enumeration describes the table entries available</span>
<a name="l03552"></a>03552 <span class="comment"> * in each function. See NQM_VF_INT_VEC_E and NQM_VF_MODE_E.</span>
<a name="l03553"></a>03553 <span class="comment"> *</span>
<a name="l03554"></a>03554 <span class="comment"> * This CSR can be freely read. It should only ever be written in</span>
<a name="l03555"></a>03555 <span class="comment"> * migration cases, and only ever written with zero. Refer to</span>
<a name="l03556"></a>03556 <span class="comment"> * the migration sequence in the NQM_VF()_MSIX_PBA description.</span>
<a name="l03557"></a>03557 <span class="comment"> */</span>
<a name="l03558"></a><a class="code" href="unioncvmx__nqm__vfx__vecx__msix__int__st.html">03558</a> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__vfx__vecx__msix__int__st.html" title="cvmx_nqm_vf::_vec::_msix_int_st">cvmx_nqm_vfx_vecx_msix_int_st</a> {
<a name="l03559"></a><a class="code" href="unioncvmx__nqm__vfx__vecx__msix__int__st.html#a081eefdcdc4cf474af8ffa6b6a9df553">03559</a>     uint64_t <a class="code" href="unioncvmx__nqm__vfx__vecx__msix__int__st.html#a081eefdcdc4cf474af8ffa6b6a9df553">u64</a>;
<a name="l03560"></a><a class="code" href="structcvmx__nqm__vfx__vecx__msix__int__st_1_1cvmx__nqm__vfx__vecx__msix__int__st__s.html">03560</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__vfx__vecx__msix__int__st_1_1cvmx__nqm__vfx__vecx__msix__int__st__s.html">cvmx_nqm_vfx_vecx_msix_int_st_s</a> {
<a name="l03561"></a>03561 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03562"></a>03562 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__vfx__vecx__msix__int__st_1_1cvmx__nqm__vfx__vecx__msix__int__st__s.html#ad4a4b7cd18b1cebf19a773caf8101d5b">reserved_28_63</a>               : 36;
<a name="l03563"></a>03563     uint64_t <a class="code" href="structcvmx__nqm__vfx__vecx__msix__int__st_1_1cvmx__nqm__vfx__vecx__msix__int__st__s.html#ab45130a029ddc41899e14d09a37f0a19">intcnt</a>                       : 8;  <span class="comment">/**&lt; Interrupt count field. When nonzero, there is a pending PBA bit assertion</span>
<a name="l03564"></a>03564 <span class="comment">                                                         (i.e. NQM is actively coalescing interrupts) for the vector.</span>
<a name="l03565"></a>03565 <span class="comment">                                                         Unless there is one or more enabled and non-empty CQ that is (1) enabled</span>
<a name="l03566"></a>03566 <span class="comment">                                                         for interrupts and (2) mapped to the MSI-X table entry, [INTCNT] is zero.</span>
<a name="l03567"></a>03567 <span class="comment">                                                         The NQM_VF()_CQ()_ENA[ENABLE] documentation describes when a CQ is enabled. */</span>
<a name="l03568"></a>03568     uint64_t <a class="code" href="structcvmx__nqm__vfx__vecx__msix__int__st_1_1cvmx__nqm__vfx__vecx__msix__int__st__s.html#acb25f92b8b7dc68e108fad87014ab3cd">reserved_12_19</a>               : 8;
<a name="l03569"></a>03569     uint64_t <a class="code" href="structcvmx__nqm__vfx__vecx__msix__int__st_1_1cvmx__nqm__vfx__vecx__msix__int__st__s.html#ade87e221dfafda90919cff123860594d">ts</a>                           : 12; <span class="comment">/**&lt; Timer stamp field. */</span>
<a name="l03570"></a>03570 <span class="preprocessor">#else</span>
<a name="l03571"></a><a class="code" href="structcvmx__nqm__vfx__vecx__msix__int__st_1_1cvmx__nqm__vfx__vecx__msix__int__st__s.html#ade87e221dfafda90919cff123860594d">03571</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__vfx__vecx__msix__int__st_1_1cvmx__nqm__vfx__vecx__msix__int__st__s.html#ade87e221dfafda90919cff123860594d">ts</a>                           : 12;
<a name="l03572"></a><a class="code" href="structcvmx__nqm__vfx__vecx__msix__int__st_1_1cvmx__nqm__vfx__vecx__msix__int__st__s.html#acb25f92b8b7dc68e108fad87014ab3cd">03572</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__vecx__msix__int__st_1_1cvmx__nqm__vfx__vecx__msix__int__st__s.html#acb25f92b8b7dc68e108fad87014ab3cd">reserved_12_19</a>               : 8;
<a name="l03573"></a><a class="code" href="structcvmx__nqm__vfx__vecx__msix__int__st_1_1cvmx__nqm__vfx__vecx__msix__int__st__s.html#ab45130a029ddc41899e14d09a37f0a19">03573</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__vecx__msix__int__st_1_1cvmx__nqm__vfx__vecx__msix__int__st__s.html#ab45130a029ddc41899e14d09a37f0a19">intcnt</a>                       : 8;
<a name="l03574"></a><a class="code" href="structcvmx__nqm__vfx__vecx__msix__int__st_1_1cvmx__nqm__vfx__vecx__msix__int__st__s.html#ad4a4b7cd18b1cebf19a773caf8101d5b">03574</a>     uint64_t <a class="code" href="structcvmx__nqm__vfx__vecx__msix__int__st_1_1cvmx__nqm__vfx__vecx__msix__int__st__s.html#ad4a4b7cd18b1cebf19a773caf8101d5b">reserved_28_63</a>               : 36;
<a name="l03575"></a>03575 <span class="preprocessor">#endif</span>
<a name="l03576"></a>03576 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__nqm__vfx__vecx__msix__int__st.html#a4bbc570031f056c36f943b5483b6c897">s</a>;
<a name="l03577"></a><a class="code" href="unioncvmx__nqm__vfx__vecx__msix__int__st.html#a16955936223885242d4c69feb7979558">03577</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__vfx__vecx__msix__int__st_1_1cvmx__nqm__vfx__vecx__msix__int__st__s.html">cvmx_nqm_vfx_vecx_msix_int_st_s</a> <a class="code" href="unioncvmx__nqm__vfx__vecx__msix__int__st.html#a16955936223885242d4c69feb7979558">cn73xx</a>;
<a name="l03578"></a>03578 };
<a name="l03579"></a><a class="code" href="cvmx-nqm-defs_8h.html#ad9d648765035079fb22dc34f8c7f6d37">03579</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__vfx__vecx__msix__int__st.html" title="cvmx_nqm_vf::_vec::_msix_int_st">cvmx_nqm_vfx_vecx_msix_int_st</a> <a class="code" href="unioncvmx__nqm__vfx__vecx__msix__int__st.html" title="cvmx_nqm_vf::_vec::_msix_int_st">cvmx_nqm_vfx_vecx_msix_int_st_t</a>;
<a name="l03580"></a>03580 <span class="comment"></span>
<a name="l03581"></a>03581 <span class="comment">/**</span>
<a name="l03582"></a>03582 <span class="comment"> * cvmx_nqm_vf#_vs</span>
<a name="l03583"></a>03583 <span class="comment"> *</span>
<a name="l03584"></a>03584 <span class="comment"> * NQM_VF(x)_VS is the NVMe-standard version (VS) CSR for</span>
<a name="l03585"></a>03585 <span class="comment"> * function x. NQM_VF_MODE[VF_MODE] selects the functions that are actually</span>
<a name="l03586"></a>03586 <span class="comment"> * present in the hardware. See NQM_VF_MODE_E.</span>
<a name="l03587"></a>03587 <span class="comment"> */</span>
<a name="l03588"></a><a class="code" href="unioncvmx__nqm__vfx__vs.html">03588</a> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__vfx__vs.html" title="cvmx_nqm_vf::_vs">cvmx_nqm_vfx_vs</a> {
<a name="l03589"></a><a class="code" href="unioncvmx__nqm__vfx__vs.html#a71948b901ea9051d06cdcdd9be3866c5">03589</a>     uint32_t <a class="code" href="unioncvmx__nqm__vfx__vs.html#a71948b901ea9051d06cdcdd9be3866c5">u32</a>;
<a name="l03590"></a><a class="code" href="structcvmx__nqm__vfx__vs_1_1cvmx__nqm__vfx__vs__s.html">03590</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__vfx__vs_1_1cvmx__nqm__vfx__vs__s.html">cvmx_nqm_vfx_vs_s</a> {
<a name="l03591"></a>03591 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03592"></a>03592 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__nqm__vfx__vs_1_1cvmx__nqm__vfx__vs__s.html#a2e6ad897795ee31be0708bb718b026ad">mjr</a>                          : 16; <span class="comment">/**&lt; Major version number.</span>
<a name="l03593"></a>03593 <span class="comment">                                                         [MJR] is a RO copy of NQM_CFG[MJR]. [MJR] can be modified by software</span>
<a name="l03594"></a>03594 <span class="comment">                                                         via NQM_CFG. */</span>
<a name="l03595"></a>03595     uint32_t <a class="code" href="structcvmx__nqm__vfx__vs_1_1cvmx__nqm__vfx__vs__s.html#a25e31766892e5a7dba7f9c6e98d34a71">mnr</a>                          : 16; <span class="comment">/**&lt; Minor version number.</span>
<a name="l03596"></a>03596 <span class="comment">                                                         [MNR] is a RO copy of NQM_CFG[MNR]. [MNR] can be modified by software</span>
<a name="l03597"></a>03597 <span class="comment">                                                         via NQM_CFG. */</span>
<a name="l03598"></a>03598 <span class="preprocessor">#else</span>
<a name="l03599"></a><a class="code" href="structcvmx__nqm__vfx__vs_1_1cvmx__nqm__vfx__vs__s.html#a25e31766892e5a7dba7f9c6e98d34a71">03599</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__nqm__vfx__vs_1_1cvmx__nqm__vfx__vs__s.html#a25e31766892e5a7dba7f9c6e98d34a71">mnr</a>                          : 16;
<a name="l03600"></a><a class="code" href="structcvmx__nqm__vfx__vs_1_1cvmx__nqm__vfx__vs__s.html#a2e6ad897795ee31be0708bb718b026ad">03600</a>     uint32_t <a class="code" href="structcvmx__nqm__vfx__vs_1_1cvmx__nqm__vfx__vs__s.html#a2e6ad897795ee31be0708bb718b026ad">mjr</a>                          : 16;
<a name="l03601"></a>03601 <span class="preprocessor">#endif</span>
<a name="l03602"></a>03602 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__nqm__vfx__vs.html#aa00eb50a89ddf57e965b3d3b4bb0e606">s</a>;
<a name="l03603"></a><a class="code" href="unioncvmx__nqm__vfx__vs.html#aa9fa0f5b9939ebc2ec6eb0b1adf66f5c">03603</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__vfx__vs_1_1cvmx__nqm__vfx__vs__s.html">cvmx_nqm_vfx_vs_s</a>              <a class="code" href="unioncvmx__nqm__vfx__vs.html#aa9fa0f5b9939ebc2ec6eb0b1adf66f5c">cn73xx</a>;
<a name="l03604"></a>03604 };
<a name="l03605"></a><a class="code" href="cvmx-nqm-defs_8h.html#adf8d15a5ea1c581a07830a7745549217">03605</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__vfx__vs.html" title="cvmx_nqm_vf::_vs">cvmx_nqm_vfx_vs</a> <a class="code" href="unioncvmx__nqm__vfx__vs.html" title="cvmx_nqm_vf::_vs">cvmx_nqm_vfx_vs_t</a>;
<a name="l03606"></a>03606 <span class="comment"></span>
<a name="l03607"></a>03607 <span class="comment">/**</span>
<a name="l03608"></a>03608 <span class="comment"> * cvmx_nqm_vf_mode</span>
<a name="l03609"></a>03609 <span class="comment"> */</span>
<a name="l03610"></a><a class="code" href="unioncvmx__nqm__vf__mode.html">03610</a> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__vf__mode.html" title="cvmx_nqm_vf_mode">cvmx_nqm_vf_mode</a> {
<a name="l03611"></a><a class="code" href="unioncvmx__nqm__vf__mode.html#a7abea8bda8a3f0f7912fd90595803669">03611</a>     uint64_t <a class="code" href="unioncvmx__nqm__vf__mode.html#a7abea8bda8a3f0f7912fd90595803669">u64</a>;
<a name="l03612"></a><a class="code" href="structcvmx__nqm__vf__mode_1_1cvmx__nqm__vf__mode__s.html">03612</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__vf__mode_1_1cvmx__nqm__vf__mode__s.html">cvmx_nqm_vf_mode_s</a> {
<a name="l03613"></a>03613 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03614"></a>03614 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__vf__mode_1_1cvmx__nqm__vf__mode__s.html#a3976124d04ab1f5abd2d31e5f2abb3fa">reserved_2_63</a>                : 62;
<a name="l03615"></a>03615     uint64_t <a class="code" href="structcvmx__nqm__vf__mode_1_1cvmx__nqm__vf__mode__s.html#a2b82319c6e1f6255546ae92379132003">vf_mode</a>                      : 2;  <span class="comment">/**&lt; Selects the number of functions, the number of queues per function, and</span>
<a name="l03616"></a>03616 <span class="comment">                                                         the number of MSI-X vectors per function that are actually supported by</span>
<a name="l03617"></a>03617 <span class="comment">                                                         the hardware. Enumerated by NQM_VF_MODE_E. */</span>
<a name="l03618"></a>03618 <span class="preprocessor">#else</span>
<a name="l03619"></a><a class="code" href="structcvmx__nqm__vf__mode_1_1cvmx__nqm__vf__mode__s.html#a2b82319c6e1f6255546ae92379132003">03619</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__nqm__vf__mode_1_1cvmx__nqm__vf__mode__s.html#a2b82319c6e1f6255546ae92379132003">vf_mode</a>                      : 2;
<a name="l03620"></a><a class="code" href="structcvmx__nqm__vf__mode_1_1cvmx__nqm__vf__mode__s.html#a3976124d04ab1f5abd2d31e5f2abb3fa">03620</a>     uint64_t <a class="code" href="structcvmx__nqm__vf__mode_1_1cvmx__nqm__vf__mode__s.html#a3976124d04ab1f5abd2d31e5f2abb3fa">reserved_2_63</a>                : 62;
<a name="l03621"></a>03621 <span class="preprocessor">#endif</span>
<a name="l03622"></a>03622 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__nqm__vf__mode.html#aa1113d49e290aad31142381f0291e92d">s</a>;
<a name="l03623"></a><a class="code" href="unioncvmx__nqm__vf__mode.html#af32bb1db29a38440568eb4c54c73332d">03623</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__nqm__vf__mode_1_1cvmx__nqm__vf__mode__s.html">cvmx_nqm_vf_mode_s</a>             <a class="code" href="unioncvmx__nqm__vf__mode.html#af32bb1db29a38440568eb4c54c73332d">cn73xx</a>;
<a name="l03624"></a>03624 };
<a name="l03625"></a><a class="code" href="cvmx-nqm-defs_8h.html#ab2cb8f1b5e75a18846d8b4d0bb9cbc68">03625</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__nqm__vf__mode.html" title="cvmx_nqm_vf_mode">cvmx_nqm_vf_mode</a> <a class="code" href="unioncvmx__nqm__vf__mode.html" title="cvmx_nqm_vf_mode">cvmx_nqm_vf_mode_t</a>;
<a name="l03626"></a>03626 
<a name="l03627"></a>03627 <span class="preprocessor">#endif</span>
</pre></div></div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
