{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682476942808 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682476942808 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 26 08:12:22 2023 " "Processing started: Wed Apr 26 08:12:22 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682476942808 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682476942808 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VOTING_MACHINE -c VOTING_MACHINE " "Command: quartus_map --read_settings_files=on --write_settings_files=off VOTING_MACHINE -c VOTING_MACHINE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682476942808 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1682476943183 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "VOTING_MACHINE.v(56) " "Verilog HDL information at VOTING_MACHINE.v(56): always construct contains both blocking and non-blocking assignments" {  } { { "VOTING_MACHINE.v" "" { Text "C:/intelFPGA_lite/19.1/quartus_project/Voting Machine/VOTING_MACHINE.v" 56 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1682476950111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "voting_machine.v 4 4 " "Found 4 design units, including 4 entities, in source file voting_machine.v" { { "Info" "ISGN_ENTITY_NAME" "1 buttoncontrol " "Found entity 1: buttoncontrol" {  } { { "VOTING_MACHINE.v" "" { Text "C:/intelFPGA_lite/19.1/quartus_project/Voting Machine/VOTING_MACHINE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682476950113 ""} { "Info" "ISGN_ENTITY_NAME" "2 votelogger " "Found entity 2: votelogger" {  } { { "VOTING_MACHINE.v" "" { Text "C:/intelFPGA_lite/19.1/quartus_project/Voting Machine/VOTING_MACHINE.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682476950113 ""} { "Info" "ISGN_ENTITY_NAME" "3 modecontrol " "Found entity 3: modecontrol" {  } { { "VOTING_MACHINE.v" "" { Text "C:/intelFPGA_lite/19.1/quartus_project/Voting Machine/VOTING_MACHINE.v" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682476950113 ""} { "Info" "ISGN_ENTITY_NAME" "4 VOTING_MACHINE " "Found entity 4: VOTING_MACHINE" {  } { { "VOTING_MACHINE.v" "" { Text "C:/intelFPGA_lite/19.1/quartus_project/Voting Machine/VOTING_MACHINE.v" 138 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682476950113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682476950113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_voting_machine.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_voting_machine.v" { { "Info" "ISGN_ENTITY_NAME" "1 Tb_Voting_Machine " "Found entity 1: Tb_Voting_Machine" {  } { { "Tb_Voting_Machine.v" "" { Text "C:/intelFPGA_lite/19.1/quartus_project/Voting Machine/Tb_Voting_Machine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682476950116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682476950116 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VOTING_MACHINE " "Elaborating entity \"VOTING_MACHINE\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1682476950145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buttoncontrol buttoncontrol:BC1 " "Elaborating entity \"buttoncontrol\" for hierarchy \"buttoncontrol:BC1\"" {  } { { "VOTING_MACHINE.v" "BC1" { Text "C:/intelFPGA_lite/19.1/quartus_project/Voting Machine/VOTING_MACHINE.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682476950147 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 VOTING_MACHINE.v(17) " "Verilog HDL assignment warning at VOTING_MACHINE.v(17): truncated value with size 32 to match size of target (31)" {  } { { "VOTING_MACHINE.v" "" { Text "C:/intelFPGA_lite/19.1/quartus_project/Voting Machine/VOTING_MACHINE.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682476950147 "|VOTING_MACHINE|buttoncontrol:BC1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "votelogger votelogger:VT1 " "Elaborating entity \"votelogger\" for hierarchy \"votelogger:VT1\"" {  } { { "VOTING_MACHINE.v" "VT1" { Text "C:/intelFPGA_lite/19.1/quartus_project/Voting Machine/VOTING_MACHINE.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682476950148 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VOTING_MACHINE.v(69) " "Verilog HDL assignment warning at VOTING_MACHINE.v(69): truncated value with size 32 to match size of target (8)" {  } { { "VOTING_MACHINE.v" "" { Text "C:/intelFPGA_lite/19.1/quartus_project/Voting Machine/VOTING_MACHINE.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682476950149 "|VOTING_MACHINE|votelogger:VT1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VOTING_MACHINE.v(71) " "Verilog HDL assignment warning at VOTING_MACHINE.v(71): truncated value with size 32 to match size of target (8)" {  } { { "VOTING_MACHINE.v" "" { Text "C:/intelFPGA_lite/19.1/quartus_project/Voting Machine/VOTING_MACHINE.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682476950149 "|VOTING_MACHINE|votelogger:VT1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VOTING_MACHINE.v(73) " "Verilog HDL assignment warning at VOTING_MACHINE.v(73): truncated value with size 32 to match size of target (8)" {  } { { "VOTING_MACHINE.v" "" { Text "C:/intelFPGA_lite/19.1/quartus_project/Voting Machine/VOTING_MACHINE.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682476950149 "|VOTING_MACHINE|votelogger:VT1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VOTING_MACHINE.v(75) " "Verilog HDL assignment warning at VOTING_MACHINE.v(75): truncated value with size 32 to match size of target (8)" {  } { { "VOTING_MACHINE.v" "" { Text "C:/intelFPGA_lite/19.1/quartus_project/Voting Machine/VOTING_MACHINE.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682476950149 "|VOTING_MACHINE|votelogger:VT1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modecontrol modecontrol:MC " "Elaborating entity \"modecontrol\" for hierarchy \"modecontrol:MC\"" {  } { { "VOTING_MACHINE.v" "MC" { Text "C:/intelFPGA_lite/19.1/quartus_project/Voting Machine/VOTING_MACHINE.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682476950150 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 VOTING_MACHINE.v(106) " "Verilog HDL assignment warning at VOTING_MACHINE.v(106): truncated value with size 32 to match size of target (31)" {  } { { "VOTING_MACHINE.v" "" { Text "C:/intelFPGA_lite/19.1/quartus_project/Voting Machine/VOTING_MACHINE.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682476950151 "|VOTING_MACHINE|modecontrol:MC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 VOTING_MACHINE.v(108) " "Verilog HDL assignment warning at VOTING_MACHINE.v(108): truncated value with size 32 to match size of target (31)" {  } { { "VOTING_MACHINE.v" "" { Text "C:/intelFPGA_lite/19.1/quartus_project/Voting Machine/VOTING_MACHINE.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682476950151 "|VOTING_MACHINE|modecontrol:MC"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1682476950701 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/19.1/quartus_project/Voting Machine/output_files/VOTING_MACHINE.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/19.1/quartus_project/Voting Machine/output_files/VOTING_MACHINE.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682476951048 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1682476951137 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682476951137 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "432 " "Implemented 432 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1682476951185 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1682476951185 ""} { "Info" "ICUT_CUT_TM_LCELLS" "417 " "Implemented 417 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1682476951185 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1682476951185 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4762 " "Peak virtual memory: 4762 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682476951200 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 26 08:12:31 2023 " "Processing ended: Wed Apr 26 08:12:31 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682476951200 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682476951200 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682476951200 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1682476951200 ""}
