{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 17 18:01:22 2011 " "Info: Processing started: Thu Mar 17 18:01:22 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab -c lab " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab -c lab" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lab.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab " "Info: Found entity 1: lab" {  } { { "lab.v" "" { Text "G:/i\{Α龟策/lab6/lab.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tri_state.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file tri_state.v" { { "Info" "ISGN_ENTITY_NAME" "1 tri_state " "Info: Found entity 1: tri_state" {  } { { "tri_state.v" "" { Text "G:/i\{Α龟策/lab6/tri_state.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab " "Info: Elaborating entity \"lab\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 lab42.v(35) " "Warning (10229): Verilog HDL Expression warning at lab42.v(35): truncated literal to match 2 bits" {  } { { "lab42.v" "" { Text "G:/i\{Α龟策/lab6/lab42.v" 35 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lab42.v 2 2 " "Warning: Using design file lab42.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lab42 " "Info: Found entity 1: lab42" {  } { { "lab42.v" "" { Text "G:/i\{Α龟策/lab6/lab42.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 decoder_3x8 " "Info: Found entity 2: decoder_3x8" {  } { { "lab42.v" "" { Text "G:/i\{Α龟策/lab6/lab42.v" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab42 lab42:aa " "Info: Elaborating entity \"lab42\" for hierarchy \"lab42:aa\"" {  } { { "lab.v" "aa" { Text "G:/i\{Α龟策/lab6/lab.v" 7 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_3x8 lab42:aa\|decoder_3x8:xx " "Info: Elaborating entity \"decoder_3x8\" for hierarchy \"lab42:aa\|decoder_3x8:xx\"" {  } { { "lab42.v" "xx" { Text "G:/i\{Α龟策/lab6/lab42.v" 7 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i2 lab42.v(27) " "Warning (10235): Verilog HDL Always Construct warning at lab42.v(27): variable \"i2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab42.v" "" { Text "G:/i\{Α龟策/lab6/lab42.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i1 lab42.v(27) " "Warning (10235): Verilog HDL Always Construct warning at lab42.v(27): variable \"i1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab42.v" "" { Text "G:/i\{Α龟策/lab6/lab42.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i0 lab42.v(27) " "Warning (10235): Verilog HDL Always Construct warning at lab42.v(27): variable \"i0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab42.v" "" { Text "G:/i\{Α龟策/lab6/lab42.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "lab42.v(35) " "Warning (10272): Verilog HDL Case Statement warning at lab42.v(35): case item expression covers a value already covered by a previous case item" {  } { { "lab42.v" "" { Text "G:/i\{Α龟策/lab6/lab42.v" 35 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "lab42.v(27) " "Warning (10270): Verilog HDL Case Statement warning at lab42.v(27): incomplete case statement has no default case item" {  } { { "lab42.v" "" { Text "G:/i\{Α龟策/lab6/lab42.v" 27 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out lab42.v(23) " "Warning (10240): Verilog HDL Always Construct warning at lab42.v(23): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "lab42.v" "" { Text "G:/i\{Α龟策/lab6/lab42.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] lab42.v(40) " "Info (10041): Inferred latch for \"out\[0\]\" at lab42.v(40)" {  } { { "lab42.v" "" { Text "G:/i\{Α龟策/lab6/lab42.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] lab42.v(40) " "Info (10041): Inferred latch for \"out\[1\]\" at lab42.v(40)" {  } { { "lab42.v" "" { Text "G:/i\{Α龟策/lab6/lab42.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] lab42.v(40) " "Info (10041): Inferred latch for \"out\[2\]\" at lab42.v(40)" {  } { { "lab42.v" "" { Text "G:/i\{Α龟策/lab6/lab42.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] lab42.v(40) " "Info (10041): Inferred latch for \"out\[3\]\" at lab42.v(40)" {  } { { "lab42.v" "" { Text "G:/i\{Α龟策/lab6/lab42.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] lab42.v(40) " "Info (10041): Inferred latch for \"out\[4\]\" at lab42.v(40)" {  } { { "lab42.v" "" { Text "G:/i\{Α龟策/lab6/lab42.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] lab42.v(40) " "Info (10041): Inferred latch for \"out\[5\]\" at lab42.v(40)" {  } { { "lab42.v" "" { Text "G:/i\{Α龟策/lab6/lab42.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] lab42.v(40) " "Info (10041): Inferred latch for \"out\[6\]\" at lab42.v(40)" {  } { { "lab42.v" "" { Text "G:/i\{Α龟策/lab6/lab42.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] lab42.v(40) " "Info (10041): Inferred latch for \"out\[7\]\" at lab42.v(40)" {  } { { "lab42.v" "" { Text "G:/i\{Α龟策/lab6/lab42.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tri_state lab42:aa\|tri_state:aa " "Info: Elaborating entity \"tri_state\" for hierarchy \"lab42:aa\|tri_state:aa\"" {  } { { "lab42.v" "aa" { Text "G:/i\{Α龟策/lab6/lab42.v" 8 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in tri_state.v(6) " "Warning (10235): Verilog HDL Always Construct warning at tri_state.v(6): variable \"in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "tri_state.v" "" { Text "G:/i\{Α龟策/lab6/tri_state.v" 6 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lab41.v 2 2 " "Warning: Using design file lab41.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lab41 " "Info: Found entity 1: lab41" {  } { { "lab41.v" "" { Text "G:/i\{Α龟策/lab6/lab41.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 decoder_2x4 " "Info: Found entity 2: decoder_2x4" {  } { { "lab41.v" "" { Text "G:/i\{Α龟策/lab6/lab41.v" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab41 lab41:ee " "Info: Elaborating entity \"lab41\" for hierarchy \"lab41:ee\"" {  } { { "lab.v" "ee" { Text "G:/i\{Α龟策/lab6/lab.v" 11 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_2x4 lab41:ee\|decoder_2x4:xx " "Info: Elaborating entity \"decoder_2x4\" for hierarchy \"lab41:ee\|decoder_2x4:xx\"" {  } { { "lab41.v" "xx" { Text "G:/i\{Α龟策/lab6/lab41.v" 7 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i1 lab41.v(23) " "Warning (10235): Verilog HDL Always Construct warning at lab41.v(23): variable \"i1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab41.v" "" { Text "G:/i\{Α龟策/lab6/lab41.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i0 lab41.v(23) " "Warning (10235): Verilog HDL Always Construct warning at lab41.v(23): variable \"i0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab41.v" "" { Text "G:/i\{Α龟策/lab6/lab41.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Warning: Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "lab42:dd\|tri_state:hh\|out lab41:ee\|tri_state:dd\|out " "Warning: Removed fan-out from the always-disabled I/O buffer \"lab42:dd\|tri_state:hh\|out\" to the node \"lab41:ee\|tri_state:dd\|out\"" {  } { { "tri_state.v" "" { Text "G:/i\{Α龟策/lab6/tri_state.v" 3 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "lab42:cc\|tri_state:hh\|out lab41:ee\|tri_state:cc\|out " "Warning: Removed fan-out from the always-disabled I/O buffer \"lab42:cc\|tri_state:hh\|out\" to the node \"lab41:ee\|tri_state:cc\|out\"" {  } { { "tri_state.v" "" { Text "G:/i\{Α龟策/lab6/tri_state.v" 3 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "lab42:bb\|tri_state:hh\|out lab41:ee\|tri_state:bb\|out " "Warning: Removed fan-out from the always-disabled I/O buffer \"lab42:bb\|tri_state:hh\|out\" to the node \"lab41:ee\|tri_state:bb\|out\"" {  } { { "tri_state.v" "" { Text "G:/i\{Α龟策/lab6/tri_state.v" 3 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "lab42:aa\|tri_state:hh\|out lab41:ee\|tri_state:aa\|out " "Warning: Removed fan-out from the always-disabled I/O buffer \"lab42:aa\|tri_state:hh\|out\" to the node \"lab41:ee\|tri_state:aa\|out\"" {  } { { "tri_state.v" "" { Text "G:/i\{Α龟策/lab6/tri_state.v" 3 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lab42:dd\|tri_state:gg\|out lab41:ee\|tri_state:dd\|out " "Warning: Converted the fan-out from the tri-state buffer \"lab42:dd\|tri_state:gg\|out\" to the node \"lab41:ee\|tri_state:dd\|out\" into an OR gate" {  } { { "tri_state.v" "" { Text "G:/i\{Α龟策/lab6/tri_state.v" 3 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lab42:cc\|tri_state:gg\|out lab41:ee\|tri_state:cc\|out " "Warning: Converted the fan-out from the tri-state buffer \"lab42:cc\|tri_state:gg\|out\" to the node \"lab41:ee\|tri_state:cc\|out\" into an OR gate" {  } { { "tri_state.v" "" { Text "G:/i\{Α龟策/lab6/tri_state.v" 3 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lab42:bb\|tri_state:gg\|out lab41:ee\|tri_state:bb\|out " "Warning: Converted the fan-out from the tri-state buffer \"lab42:bb\|tri_state:gg\|out\" to the node \"lab41:ee\|tri_state:bb\|out\" into an OR gate" {  } { { "tri_state.v" "" { Text "G:/i\{Α龟策/lab6/tri_state.v" 3 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lab42:aa\|tri_state:gg\|out lab41:ee\|tri_state:aa\|out " "Warning: Converted the fan-out from the tri-state buffer \"lab42:aa\|tri_state:gg\|out\" to the node \"lab41:ee\|tri_state:aa\|out\" into an OR gate" {  } { { "tri_state.v" "" { Text "G:/i\{Α龟策/lab6/tri_state.v" 3 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DUP_LATCH_INFO_HDR" "" "Info: Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IOPT_MLS_DUP_LATCH_INFO" "lab42:cc\|decoder_3x8:xx\|out\[6\] lab42:dd\|decoder_3x8:xx\|out\[6\] " "Info: Duplicate LATCH primitive \"lab42:cc\|decoder_3x8:xx\|out\[6\]\" merged with LATCH primitive \"lab42:dd\|decoder_3x8:xx\|out\[6\]\"" {  } { { "lab42.v" "" { Text "G:/i\{Α龟策/lab6/lab42.v" 40 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "lab42:bb\|decoder_3x8:xx\|out\[6\] lab42:dd\|decoder_3x8:xx\|out\[6\] " "Info: Duplicate LATCH primitive \"lab42:bb\|decoder_3x8:xx\|out\[6\]\" merged with LATCH primitive \"lab42:dd\|decoder_3x8:xx\|out\[6\]\"" {  } { { "lab42.v" "" { Text "G:/i\{Α龟策/lab6/lab42.v" 40 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "lab42:aa\|decoder_3x8:xx\|out\[6\] lab42:dd\|decoder_3x8:xx\|out\[6\] " "Info: Duplicate LATCH primitive \"lab42:aa\|decoder_3x8:xx\|out\[6\]\" merged with LATCH primitive \"lab42:dd\|decoder_3x8:xx\|out\[6\]\"" {  } { { "lab42.v" "" { Text "G:/i\{Α龟策/lab6/lab42.v" 40 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "lab42:cc\|decoder_3x8:xx\|out\[5\] lab42:dd\|decoder_3x8:xx\|out\[5\] " "Info: Duplicate LATCH primitive \"lab42:cc\|decoder_3x8:xx\|out\[5\]\" merged with LATCH primitive \"lab42:dd\|decoder_3x8:xx\|out\[5\]\"" {  } { { "lab42.v" "" { Text "G:/i\{Α龟策/lab6/lab42.v" 40 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "lab42:bb\|decoder_3x8:xx\|out\[5\] lab42:dd\|decoder_3x8:xx\|out\[5\] " "Info: Duplicate LATCH primitive \"lab42:bb\|decoder_3x8:xx\|out\[5\]\" merged with LATCH primitive \"lab42:dd\|decoder_3x8:xx\|out\[5\]\"" {  } { { "lab42.v" "" { Text "G:/i\{Α龟策/lab6/lab42.v" 40 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "lab42:aa\|decoder_3x8:xx\|out\[5\] lab42:dd\|decoder_3x8:xx\|out\[5\] " "Info: Duplicate LATCH primitive \"lab42:aa\|decoder_3x8:xx\|out\[5\]\" merged with LATCH primitive \"lab42:dd\|decoder_3x8:xx\|out\[5\]\"" {  } { { "lab42.v" "" { Text "G:/i\{Α龟策/lab6/lab42.v" 40 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "lab42:cc\|decoder_3x8:xx\|out\[4\] lab42:dd\|decoder_3x8:xx\|out\[4\] " "Info: Duplicate LATCH primitive \"lab42:cc\|decoder_3x8:xx\|out\[4\]\" merged with LATCH primitive \"lab42:dd\|decoder_3x8:xx\|out\[4\]\"" {  } { { "lab42.v" "" { Text "G:/i\{Α龟策/lab6/lab42.v" 40 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "lab42:bb\|decoder_3x8:xx\|out\[4\] lab42:dd\|decoder_3x8:xx\|out\[4\] " "Info: Duplicate LATCH primitive \"lab42:bb\|decoder_3x8:xx\|out\[4\]\" merged with LATCH primitive \"lab42:dd\|decoder_3x8:xx\|out\[4\]\"" {  } { { "lab42.v" "" { Text "G:/i\{Α龟策/lab6/lab42.v" 40 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "lab42:aa\|decoder_3x8:xx\|out\[4\] lab42:dd\|decoder_3x8:xx\|out\[4\] " "Info: Duplicate LATCH primitive \"lab42:aa\|decoder_3x8:xx\|out\[4\]\" merged with LATCH primitive \"lab42:dd\|decoder_3x8:xx\|out\[4\]\"" {  } { { "lab42.v" "" { Text "G:/i\{Α龟策/lab6/lab42.v" 40 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "lab42:cc\|decoder_3x8:xx\|out\[3\] lab42:dd\|decoder_3x8:xx\|out\[3\] " "Info: Duplicate LATCH primitive \"lab42:cc\|decoder_3x8:xx\|out\[3\]\" merged with LATCH primitive \"lab42:dd\|decoder_3x8:xx\|out\[3\]\"" {  } { { "lab42.v" "" { Text "G:/i\{Α龟策/lab6/lab42.v" 40 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "lab42:bb\|decoder_3x8:xx\|out\[3\] lab42:dd\|decoder_3x8:xx\|out\[3\] " "Info: Duplicate LATCH primitive \"lab42:bb\|decoder_3x8:xx\|out\[3\]\" merged with LATCH primitive \"lab42:dd\|decoder_3x8:xx\|out\[3\]\"" {  } { { "lab42.v" "" { Text "G:/i\{Α龟策/lab6/lab42.v" 40 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "lab42:aa\|decoder_3x8:xx\|out\[3\] lab42:dd\|decoder_3x8:xx\|out\[3\] " "Info: Duplicate LATCH primitive \"lab42:aa\|decoder_3x8:xx\|out\[3\]\" merged with LATCH primitive \"lab42:dd\|decoder_3x8:xx\|out\[3\]\"" {  } { { "lab42.v" "" { Text "G:/i\{Α龟策/lab6/lab42.v" 40 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "lab42:cc\|decoder_3x8:xx\|out\[2\] lab42:dd\|decoder_3x8:xx\|out\[2\] " "Info: Duplicate LATCH primitive \"lab42:cc\|decoder_3x8:xx\|out\[2\]\" merged with LATCH primitive \"lab42:dd\|decoder_3x8:xx\|out\[2\]\"" {  } { { "lab42.v" "" { Text "G:/i\{Α龟策/lab6/lab42.v" 40 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "lab42:bb\|decoder_3x8:xx\|out\[2\] lab42:dd\|decoder_3x8:xx\|out\[2\] " "Info: Duplicate LATCH primitive \"lab42:bb\|decoder_3x8:xx\|out\[2\]\" merged with LATCH primitive \"lab42:dd\|decoder_3x8:xx\|out\[2\]\"" {  } { { "lab42.v" "" { Text "G:/i\{Α龟策/lab6/lab42.v" 40 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "lab42:aa\|decoder_3x8:xx\|out\[2\] lab42:dd\|decoder_3x8:xx\|out\[2\] " "Info: Duplicate LATCH primitive \"lab42:aa\|decoder_3x8:xx\|out\[2\]\" merged with LATCH primitive \"lab42:dd\|decoder_3x8:xx\|out\[2\]\"" {  } { { "lab42.v" "" { Text "G:/i\{Α龟策/lab6/lab42.v" 40 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "lab42:cc\|decoder_3x8:xx\|out\[1\] lab42:dd\|decoder_3x8:xx\|out\[1\] " "Info: Duplicate LATCH primitive \"lab42:cc\|decoder_3x8:xx\|out\[1\]\" merged with LATCH primitive \"lab42:dd\|decoder_3x8:xx\|out\[1\]\"" {  } { { "lab42.v" "" { Text "G:/i\{Α龟策/lab6/lab42.v" 40 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "lab42:bb\|decoder_3x8:xx\|out\[1\] lab42:dd\|decoder_3x8:xx\|out\[1\] " "Info: Duplicate LATCH primitive \"lab42:bb\|decoder_3x8:xx\|out\[1\]\" merged with LATCH primitive \"lab42:dd\|decoder_3x8:xx\|out\[1\]\"" {  } { { "lab42.v" "" { Text "G:/i\{Α龟策/lab6/lab42.v" 40 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "lab42:aa\|decoder_3x8:xx\|out\[1\] lab42:dd\|decoder_3x8:xx\|out\[1\] " "Info: Duplicate LATCH primitive \"lab42:aa\|decoder_3x8:xx\|out\[1\]\" merged with LATCH primitive \"lab42:dd\|decoder_3x8:xx\|out\[1\]\"" {  } { { "lab42.v" "" { Text "G:/i\{Α龟策/lab6/lab42.v" 40 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "lab42:cc\|decoder_3x8:xx\|out\[0\] lab42:dd\|decoder_3x8:xx\|out\[0\] " "Info: Duplicate LATCH primitive \"lab42:cc\|decoder_3x8:xx\|out\[0\]\" merged with LATCH primitive \"lab42:dd\|decoder_3x8:xx\|out\[0\]\"" {  } { { "lab42.v" "" { Text "G:/i\{Α龟策/lab6/lab42.v" 40 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "lab42:bb\|decoder_3x8:xx\|out\[0\] lab42:dd\|decoder_3x8:xx\|out\[0\] " "Info: Duplicate LATCH primitive \"lab42:bb\|decoder_3x8:xx\|out\[0\]\" merged with LATCH primitive \"lab42:dd\|decoder_3x8:xx\|out\[0\]\"" {  } { { "lab42.v" "" { Text "G:/i\{Α龟策/lab6/lab42.v" 40 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "lab42:aa\|decoder_3x8:xx\|out\[0\] lab42:dd\|decoder_3x8:xx\|out\[0\] " "Info: Duplicate LATCH primitive \"lab42:aa\|decoder_3x8:xx\|out\[0\]\" merged with LATCH primitive \"lab42:dd\|decoder_3x8:xx\|out\[0\]\"" {  } { { "lab42.v" "" { Text "G:/i\{Α龟策/lab6/lab42.v" 40 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lab42:dd\|decoder_3x8:xx\|out\[6\] " "Warning: Latch lab42:dd\|decoder_3x8:xx\|out\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal sel\[1\]" {  } { { "lab.v" "" { Text "G:/i\{Α龟策/lab6/lab.v" 3 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lab42.v" "" { Text "G:/i\{Α龟策/lab6/lab42.v" 40 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lab42:dd\|decoder_3x8:xx\|out\[5\] " "Warning: Latch lab42:dd\|decoder_3x8:xx\|out\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal sel\[2\]" {  } { { "lab.v" "" { Text "G:/i\{Α龟策/lab6/lab.v" 3 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lab42.v" "" { Text "G:/i\{Α龟策/lab6/lab42.v" 40 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lab42:dd\|decoder_3x8:xx\|out\[4\] " "Warning: Latch lab42:dd\|decoder_3x8:xx\|out\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal sel\[1\]" {  } { { "lab.v" "" { Text "G:/i\{Α龟策/lab6/lab.v" 3 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lab42.v" "" { Text "G:/i\{Α龟策/lab6/lab42.v" 40 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lab42:dd\|decoder_3x8:xx\|out\[3\] " "Warning: Latch lab42:dd\|decoder_3x8:xx\|out\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal sel\[1\]" {  } { { "lab.v" "" { Text "G:/i\{Α龟策/lab6/lab.v" 3 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lab42.v" "" { Text "G:/i\{Α龟策/lab6/lab42.v" 40 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lab42:dd\|decoder_3x8:xx\|out\[2\] " "Warning: Latch lab42:dd\|decoder_3x8:xx\|out\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal sel\[1\]" {  } { { "lab.v" "" { Text "G:/i\{Α龟策/lab6/lab.v" 3 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lab42.v" "" { Text "G:/i\{Α龟策/lab6/lab42.v" 40 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lab42:dd\|decoder_3x8:xx\|out\[1\] " "Warning: Latch lab42:dd\|decoder_3x8:xx\|out\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal sel\[1\]" {  } { { "lab.v" "" { Text "G:/i\{Α龟策/lab6/lab.v" 3 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lab42.v" "" { Text "G:/i\{Α龟策/lab6/lab42.v" 40 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "lab42:dd\|decoder_3x8:xx\|out\[0\] " "Warning: Latch lab42:dd\|decoder_3x8:xx\|out\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal sel\[1\]" {  } { { "lab.v" "" { Text "G:/i\{Α龟策/lab6/lab.v" 3 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lab42.v" "" { Text "G:/i\{Α龟策/lab6/lab42.v" 40 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Warning: Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[31\] " "Warning (15610): No output dependent on input pin \"in\[31\]\"" {  } { { "lab.v" "" { Text "G:/i\{Α龟策/lab6/lab.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[23\] " "Warning (15610): No output dependent on input pin \"in\[23\]\"" {  } { { "lab.v" "" { Text "G:/i\{Α龟策/lab6/lab.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[15\] " "Warning (15610): No output dependent on input pin \"in\[15\]\"" {  } { { "lab.v" "" { Text "G:/i\{Α龟策/lab6/lab.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in\[7\] " "Warning (15610): No output dependent on input pin \"in\[7\]\"" {  } { { "lab.v" "" { Text "G:/i\{Α龟策/lab6/lab.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "71 " "Info: Implemented 71 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "38 " "Info: Implemented 38 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Info: Implemented 1 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "32 " "Info: Implemented 32 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "171 " "Info: Peak virtual memory: 171 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 17 18:02:27 2011 " "Info: Processing ended: Thu Mar 17 18:02:27 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:01:05 " "Info: Elapsed time: 00:01:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
