<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Mark6: src/extern/PF_RING-4.7.0/drivers/broadcom/netxtreme2-5.2.50/bnx2-2.0.8b/src/bnx2.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.7.4 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div id="top">
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Mark6</div>
   <div id="projectbrief">Mark6 VLBI data acquisition software.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_249616ead0532db7c581c28062f7a49e.html">src</a>      </li>
      <li class="navelem"><a class="el" href="dir_99a38eff05bc1388efa7bcbb456e2008.html">extern</a>      </li>
      <li class="navelem"><a class="el" href="dir_53c688ba8854e22dd560901b085b7a24.html">PF_RING-4.7.0</a>      </li>
      <li class="navelem"><a class="el" href="dir_08abce4056e40422ca54188a7ad15713.html">drivers</a>      </li>
      <li class="navelem"><a class="el" href="dir_2eb02fd92a965ecd821875a0a052753b.html">broadcom</a>      </li>
      <li class="navelem"><a class="el" href="dir_0a4992c25a025ec51f35cbf57fa02bf7.html">netxtreme2-5.2.50</a>      </li>
      <li class="navelem"><a class="el" href="dir_d94352c6020f4a4a3e3e416ff14cc181.html">bnx2-2.0.8b</a>      </li>
      <li class="navelem"><a class="el" href="dir_9f298fa21914ce9c277e605185f41295.html">src</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">bnx2.h</div>  </div>
</div>
<div class="contents">
<div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/* bnx2.h: Broadcom NX2 network driver.</span>
<a name="l00002"></a>00002 <span class="comment"> *</span>
<a name="l00003"></a>00003 <span class="comment"> * Copyright (c) 2004-2009 Broadcom Corporation</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> * This program is free software; you can redistribute it and/or modify</span>
<a name="l00006"></a>00006 <span class="comment"> * it under the terms of the GNU General Public License as published by</span>
<a name="l00007"></a>00007 <span class="comment"> * the Free Software Foundation.</span>
<a name="l00008"></a>00008 <span class="comment"> *</span>
<a name="l00009"></a>00009 <span class="comment"> * Written by: Michael Chan  (mchan@broadcom.com)</span>
<a name="l00010"></a>00010 <span class="comment"> */</span>
<a name="l00011"></a>00011 
<a name="l00012"></a>00012 
<a name="l00013"></a>00013 <span class="preprocessor">#ifndef BNX2_H</span>
<a name="l00014"></a>00014 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_H</span>
<a name="l00015"></a>00015 <span class="preprocessor"></span>
<a name="l00016"></a>00016 <span class="preprocessor">#if (LINUX_VERSION_CODE &gt;= 0x020610)</span>
<a name="l00017"></a>00017 <span class="preprocessor"></span><span class="preprocessor">#define BCM_CNIC 1</span>
<a name="l00018"></a>00018 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00019"></a>00019 <span class="preprocessor"></span>
<a name="l00020"></a>00020 <span class="preprocessor">#if defined(__VMKLNX__) &amp;&amp; (VMWARE_ESX_DDK_VERSION &gt;= 41000)</span>
<a name="l00021"></a>00021 <span class="preprocessor"></span><span class="preprocessor">#define VMWARE_ISCSI</span>
<a name="l00022"></a>00022 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00023"></a>00023 <span class="preprocessor"></span>
<a name="l00024"></a>00024 <span class="preprocessor">#if defined(__VMKLNX__) &amp;&amp; \</span>
<a name="l00025"></a>00025 <span class="preprocessor">    (VMWARE_ESX_DDK_VERSION &gt;= 40000)</span>
<a name="l00026"></a>00026 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_VMWARE_BMAPILNX</span>
<a name="l00027"></a>00027 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00028"></a>00028 <span class="preprocessor"></span>
<a name="l00029"></a>00029 <span class="preprocessor">#if defined(__VMKLNX__)</span>
<a name="l00030"></a>00030 <span class="preprocessor"></span><span class="preprocessor">#define HAVE_LE32   1</span>
<a name="l00031"></a>00031 <span class="preprocessor"></span><span class="preprocessor">#define HAVE_IP_HDR 1</span>
<a name="l00032"></a>00032 <span class="preprocessor"></span><span class="preprocessor">#define NEW_SKB     1</span>
<a name="l00033"></a>00033 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NEW_NAPI   1</span>
<a name="l00034"></a>00034 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00035"></a>00035 <span class="preprocessor"></span>
<a name="l00036"></a>00036 <span class="preprocessor">#ifndef ADVERTISE_1000XFULL</span>
<a name="l00037"></a>00037 <span class="preprocessor"></span><span class="preprocessor">#define ADVERTISE_1000XFULL 0x0020</span>
<a name="l00038"></a>00038 <span class="preprocessor"></span><span class="preprocessor">#define ADVERTISE_1000XHALF 0x0040</span>
<a name="l00039"></a>00039 <span class="preprocessor"></span><span class="preprocessor">#define ADVERTISE_1000XPAUSE    0x0080</span>
<a name="l00040"></a>00040 <span class="preprocessor"></span><span class="preprocessor">#define ADVERTISE_1000XPSE_ASYM 0x0100</span>
<a name="l00041"></a>00041 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00042"></a>00042 <span class="preprocessor"></span>
<a name="l00043"></a>00043 <span class="preprocessor">#ifndef ADVERTISE_PAUSE_CAP</span>
<a name="l00044"></a>00044 <span class="preprocessor"></span><span class="preprocessor">#define ADVERTISE_PAUSE_CAP 0x0400</span>
<a name="l00045"></a>00045 <span class="preprocessor"></span><span class="preprocessor">#define ADVERTISE_PAUSE_ASYM    0x0800</span>
<a name="l00046"></a>00046 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00047"></a>00047 <span class="preprocessor"></span>
<a name="l00048"></a>00048 <span class="preprocessor">#ifndef MII_CTRL1000</span>
<a name="l00049"></a>00049 <span class="preprocessor"></span><span class="preprocessor">#define MII_CTRL1000        0x9</span>
<a name="l00050"></a>00050 <span class="preprocessor"></span><span class="preprocessor">#define MII_STAT1000        0xa</span>
<a name="l00051"></a>00051 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00052"></a>00052 <span class="preprocessor"></span>
<a name="l00053"></a>00053 <span class="preprocessor">#ifndef BMCR_SPEED1000</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span><span class="preprocessor">#define BMCR_SPEED1000      0x0040</span>
<a name="l00055"></a>00055 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span>
<a name="l00057"></a>00057 <span class="preprocessor">#ifndef ADVERTISE_1000FULL</span>
<a name="l00058"></a>00058 <span class="preprocessor"></span><span class="preprocessor">#define ADVERTISE_1000FULL  0x0200</span>
<a name="l00059"></a>00059 <span class="preprocessor"></span><span class="preprocessor">#define ADVERTISE_1000HALF  0x0100</span>
<a name="l00060"></a>00060 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00061"></a>00061 <span class="preprocessor"></span>
<a name="l00062"></a>00062 <span class="preprocessor">#ifndef SPEED_2500</span>
<a name="l00063"></a>00063 <span class="preprocessor"></span><span class="preprocessor">#define SPEED_2500      2500</span>
<a name="l00064"></a>00064 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00065"></a>00065 <span class="preprocessor"></span>
<a name="l00066"></a>00066 <span class="preprocessor">#ifndef SUPPORTED_2500baseX_Full</span>
<a name="l00067"></a>00067 <span class="preprocessor"></span><span class="preprocessor">#define SUPPORTED_2500baseX_Full    (1 &lt;&lt; 15)</span>
<a name="l00068"></a>00068 <span class="preprocessor"></span><span class="preprocessor">#define ADVERTISED_2500baseX_Full   (1 &lt;&lt; 15)</span>
<a name="l00069"></a>00069 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00070"></a>00070 <span class="preprocessor"></span>
<a name="l00071"></a>00071 <span class="preprocessor">#ifndef ETH_FCS_LEN</span>
<a name="l00072"></a>00072 <span class="preprocessor"></span><span class="preprocessor">#define ETH_FCS_LEN 4</span>
<a name="l00073"></a>00073 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00074"></a>00074 <span class="preprocessor"></span>
<a name="l00075"></a>00075 <span class="preprocessor">#ifndef PCI_DEVICE_ID_NX2_5706</span>
<a name="l00076"></a>00076 <span class="preprocessor"></span><span class="preprocessor">#define PCI_DEVICE_ID_NX2_5706  0x164a</span>
<a name="l00077"></a>00077 <span class="preprocessor"></span><span class="preprocessor">#define PCI_DEVICE_ID_NX2_5706S 0x16aa</span>
<a name="l00078"></a>00078 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00079"></a>00079 <span class="preprocessor"></span>
<a name="l00080"></a>00080 <span class="preprocessor">#ifndef PCI_DEVICE_ID_NX2_5708</span>
<a name="l00081"></a>00081 <span class="preprocessor"></span><span class="preprocessor">#define PCI_DEVICE_ID_NX2_5708  0x164c</span>
<a name="l00082"></a>00082 <span class="preprocessor"></span><span class="preprocessor">#define PCI_DEVICE_ID_NX2_5708S 0x16ac</span>
<a name="l00083"></a>00083 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00084"></a>00084 <span class="preprocessor"></span>
<a name="l00085"></a>00085 <span class="preprocessor">#ifndef PCI_DEVICE_ID_NX2_5709</span>
<a name="l00086"></a>00086 <span class="preprocessor"></span><span class="preprocessor">#define PCI_DEVICE_ID_NX2_5709  0x1639</span>
<a name="l00087"></a>00087 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00088"></a>00088 <span class="preprocessor"></span>
<a name="l00089"></a>00089 <span class="preprocessor">#ifndef PCI_DEVICE_ID_NX2_5709S</span>
<a name="l00090"></a>00090 <span class="preprocessor"></span><span class="preprocessor">#define PCI_DEVICE_ID_NX2_5709S 0x163a</span>
<a name="l00091"></a>00091 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00092"></a>00092 <span class="preprocessor"></span>
<a name="l00093"></a>00093 <span class="preprocessor">#ifndef PCI_DEVICE_ID_AMD_8132_BRIDGE</span>
<a name="l00094"></a>00094 <span class="preprocessor"></span><span class="preprocessor">#define PCI_DEVICE_ID_AMD_8132_BRIDGE   0x7458</span>
<a name="l00095"></a>00095 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00096"></a>00096 <span class="preprocessor"></span>
<a name="l00097"></a>00097 <span class="preprocessor">#ifndef IRQ_RETVAL</span>
<a name="l00098"></a>00098 <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keywordtype">void</span> irqreturn_t;
<a name="l00099"></a>00099 <span class="preprocessor">#define IRQ_RETVAL(x)</span>
<a name="l00100"></a>00100 <span class="preprocessor"></span><span class="preprocessor">#define IRQ_HANDLED</span>
<a name="l00101"></a>00101 <span class="preprocessor"></span><span class="preprocessor">#define IRQ_NONE</span>
<a name="l00102"></a>00102 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00103"></a>00103 <span class="preprocessor"></span>
<a name="l00104"></a>00104 <span class="preprocessor">#ifndef IRQF_SHARED</span>
<a name="l00105"></a>00105 <span class="preprocessor"></span><span class="preprocessor">#define IRQF_SHARED SA_SHIRQ</span>
<a name="l00106"></a>00106 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00107"></a>00107 <span class="preprocessor"></span>
<a name="l00108"></a>00108 <span class="preprocessor">#ifndef NETDEV_TX_OK</span>
<a name="l00109"></a>00109 <span class="preprocessor"></span><span class="preprocessor">#define NETDEV_TX_OK 0</span>
<a name="l00110"></a>00110 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00111"></a>00111 <span class="preprocessor"></span>
<a name="l00112"></a>00112 <span class="preprocessor">#ifndef NETDEV_TX_BUSY</span>
<a name="l00113"></a>00113 <span class="preprocessor"></span><span class="preprocessor">#define NETDEV_TX_BUSY 1</span>
<a name="l00114"></a>00114 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00115"></a>00115 <span class="preprocessor"></span>
<a name="l00116"></a>00116 <span class="preprocessor">#if (LINUX_VERSION_CODE &lt; 0x020620)</span>
<a name="l00117"></a>00117 <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keywordtype">int</span> netdev_tx_t;
<a name="l00118"></a>00118 <span class="preprocessor">#endif</span>
<a name="l00119"></a>00119 <span class="preprocessor"></span>
<a name="l00120"></a>00120 <span class="preprocessor">#if (LINUX_VERSION_CODE &lt; 0x020547)</span>
<a name="l00121"></a>00121 <span class="preprocessor"></span><span class="preprocessor">#define pci_set_consistent_dma_mask(pdev, mask) (0)</span>
<a name="l00122"></a>00122 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00123"></a>00123 <span class="preprocessor"></span>
<a name="l00124"></a>00124 <span class="preprocessor">#ifndef PCI_CAP_ID_EXP</span>
<a name="l00125"></a>00125 <span class="preprocessor"></span><span class="preprocessor">#define PCI_CAP_ID_EXP 0x10</span>
<a name="l00126"></a>00126 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00127"></a>00127 <span class="preprocessor"></span>
<a name="l00128"></a>00128 <span class="preprocessor">#ifndef DEFINE_PCI_DEVICE_TABLE</span>
<a name="l00129"></a>00129 <span class="preprocessor"></span><span class="preprocessor">#define DEFINE_PCI_DEVICE_TABLE(_table) \</span>
<a name="l00130"></a>00130 <span class="preprocessor">    struct pci_device_id _table[]</span>
<a name="l00131"></a>00131 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00132"></a>00132 <span class="preprocessor"></span>
<a name="l00133"></a>00133 <span class="preprocessor">#if (LINUX_VERSION_CODE &lt; 0x020604)</span>
<a name="l00134"></a>00134 <span class="preprocessor"></span><span class="preprocessor">#define MODULE_VERSION(version)</span>
<a name="l00135"></a>00135 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00136"></a>00136 <span class="preprocessor"></span>
<a name="l00137"></a>00137 <span class="preprocessor">#ifndef SET_MODULE_OWNER</span>
<a name="l00138"></a>00138 <span class="preprocessor"></span><span class="preprocessor">#define SET_MODULE_OWNER(dev) do { } while (0)</span>
<a name="l00139"></a>00139 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00140"></a>00140 <span class="preprocessor"></span>
<a name="l00141"></a>00141 <span class="preprocessor">#ifndef CHECKSUM_PARTIAL</span>
<a name="l00142"></a>00142 <span class="preprocessor"></span><span class="preprocessor">#define CHECKSUM_PARTIAL CHECKSUM_HW</span>
<a name="l00143"></a>00143 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00144"></a>00144 <span class="preprocessor"></span>
<a name="l00145"></a>00145 <span class="preprocessor">#ifndef DMA_BIT_MASK</span>
<a name="l00146"></a>00146 <span class="preprocessor"></span><span class="preprocessor">#define DMA_BIT_MASK(n) (((n) == 64) ? ~0ULL : ((1ULL&lt;&lt;(n))-1))</span>
<a name="l00147"></a>00147 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00148"></a>00148 <span class="preprocessor"></span>
<a name="l00149"></a>00149 <span class="preprocessor">#ifndef mmiowb</span>
<a name="l00150"></a>00150 <span class="preprocessor"></span><span class="preprocessor">#define mmiowb()</span>
<a name="l00151"></a>00151 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00152"></a>00152 <span class="preprocessor"></span>
<a name="l00153"></a>00153 <span class="preprocessor">#if !defined(__iomem)</span>
<a name="l00154"></a>00154 <span class="preprocessor"></span><span class="preprocessor">#define __iomem</span>
<a name="l00155"></a>00155 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00156"></a>00156 <span class="preprocessor"></span>
<a name="l00157"></a>00157 <span class="preprocessor">#if !defined(__rcquires)</span>
<a name="l00158"></a>00158 <span class="preprocessor"></span><span class="preprocessor">#define __acquires(x)</span>
<a name="l00159"></a>00159 <span class="preprocessor"></span><span class="preprocessor">#define __releases(x)</span>
<a name="l00160"></a>00160 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00161"></a>00161 <span class="preprocessor"></span>
<a name="l00162"></a>00162 <span class="preprocessor">#ifndef HAVE_LE32</span>
<a name="l00163"></a>00163 <span class="preprocessor"></span><span class="keyword">typedef</span> u32 __le32;
<a name="l00164"></a>00164 <span class="keyword">typedef</span> u32 __be32;
<a name="l00165"></a>00165 <span class="preprocessor">#endif</span>
<a name="l00166"></a>00166 <span class="preprocessor"></span>
<a name="l00167"></a>00167 <span class="preprocessor">#ifndef USEC_PER_SEC</span>
<a name="l00168"></a>00168 <span class="preprocessor"></span><span class="preprocessor">#define USEC_PER_SEC    1000000L</span>
<a name="l00169"></a>00169 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00170"></a>00170 <span class="preprocessor"></span>
<a name="l00171"></a>00171 <span class="preprocessor">#ifndef __maybe_unused</span>
<a name="l00172"></a>00172 <span class="preprocessor"></span><span class="preprocessor">#define __maybe_unused</span>
<a name="l00173"></a>00173 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00174"></a>00174 <span class="preprocessor"></span>
<a name="l00175"></a>00175 <span class="preprocessor">#if (LINUX_VERSION_CODE &lt; 0x2060b)</span>
<a name="l00176"></a>00176 <span class="preprocessor"></span><span class="keyword">typedef</span> u32 pm_message_t;
<a name="l00177"></a>00177 <span class="keyword">typedef</span> u32 pci_power_t;
<a name="l00178"></a>00178 <span class="preprocessor">#define PCI_D0      0</span>
<a name="l00179"></a>00179 <span class="preprocessor"></span><span class="preprocessor">#define PCI_D3hot   3</span>
<a name="l00180"></a>00180 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00181"></a>00181 <span class="preprocessor"></span>
<a name="l00182"></a>00182 <span class="preprocessor">#if (LINUX_VERSION_CODE &lt; 0x020605)</span>
<a name="l00183"></a>00183 <span class="preprocessor"></span><span class="preprocessor">#define pci_dma_sync_single_for_cpu(pdev, map, len, dir)    \</span>
<a name="l00184"></a>00184 <span class="preprocessor">    pci_dma_sync_single(pdev, map, len, dir)</span>
<a name="l00185"></a>00185 <span class="preprocessor"></span>
<a name="l00186"></a>00186 <span class="preprocessor">#define pci_dma_sync_single_for_device(pdev, map, len, dir)</span>
<a name="l00187"></a>00187 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00188"></a>00188 <span class="preprocessor"></span>
<a name="l00189"></a>00189 <span class="preprocessor">#if (LINUX_VERSION_CODE &lt; 0x020612)</span>
<a name="l00190"></a>00190 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> <span class="keyword">struct </span>sk_buff *netdev_alloc_skb(<span class="keyword">struct</span> net_device *dev,
<a name="l00191"></a>00191         <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> length)
<a name="l00192"></a>00192 {
<a name="l00193"></a>00193     <span class="keyword">struct </span>sk_buff *skb = dev_alloc_skb(length);
<a name="l00194"></a>00194     <span class="keywordflow">if</span> (skb)
<a name="l00195"></a>00195         skb-&gt;dev = dev;
<a name="l00196"></a>00196     <span class="keywordflow">return</span> skb;
<a name="l00197"></a>00197 }
<a name="l00198"></a>00198 <span class="preprocessor">#endif</span>
<a name="l00199"></a>00199 <span class="preprocessor"></span>
<a name="l00200"></a>00200 <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> bnx2_skb_fill_page_desc(<span class="keyword">struct</span> sk_buff *skb, <span class="keywordtype">int</span> i,
<a name="l00201"></a>00201                        <span class="keyword">struct</span> page *page, <span class="keywordtype">int</span> off, <span class="keywordtype">int</span> size)
<a name="l00202"></a>00202 {
<a name="l00203"></a>00203 <span class="preprocessor">#if (LINUX_VERSION_CODE &lt; 0x020600)</span>
<a name="l00204"></a>00204 <span class="preprocessor"></span>    skb_frag_t *frag = &amp;skb_shinfo(skb)-&gt;frags[i];
<a name="l00205"></a>00205 
<a name="l00206"></a>00206     frag-&gt;page        = page;
<a name="l00207"></a>00207     frag-&gt;page_offset     = off;
<a name="l00208"></a>00208     frag-&gt;size        = size;
<a name="l00209"></a>00209     skb_shinfo(skb)-&gt;nr_frags = i + 1;
<a name="l00210"></a>00210 <span class="preprocessor">#else</span>
<a name="l00211"></a>00211 <span class="preprocessor"></span>    skb_fill_page_desc(skb, i, page, off, size);
<a name="l00212"></a>00212 <span class="preprocessor">#endif</span>
<a name="l00213"></a>00213 <span class="preprocessor"></span>}
<a name="l00214"></a>00214 
<a name="l00215"></a>00215 <span class="preprocessor">#ifndef NETIF_F_GSO</span>
<a name="l00216"></a>00216 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> netif_tx_lock(<span class="keyword">struct</span> net_device *dev)
<a name="l00217"></a>00217 {
<a name="l00218"></a>00218     spin_lock(&amp;dev-&gt;xmit_lock);
<a name="l00219"></a>00219     dev-&gt;xmit_lock_owner = smp_processor_id();
<a name="l00220"></a>00220 }
<a name="l00221"></a>00221 
<a name="l00222"></a>00222 <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> netif_tx_unlock(<span class="keyword">struct</span> net_device *dev)
<a name="l00223"></a>00223 {
<a name="l00224"></a>00224     dev-&gt;xmit_lock_owner = -1;
<a name="l00225"></a>00225     spin_unlock(&amp;dev-&gt;xmit_lock);
<a name="l00226"></a>00226 }
<a name="l00227"></a>00227 <span class="preprocessor">#endif</span>
<a name="l00228"></a>00228 <span class="preprocessor"></span>
<a name="l00229"></a>00229 <span class="preprocessor">#if !defined(HAVE_NETDEV_PRIV) &amp;&amp; (LINUX_VERSION_CODE != 0x020603) &amp;&amp; (LINUX_VERSION_CODE != 0x020604) &amp;&amp; (LINUX_VERSION_CODE != 0x20605)</span>
<a name="l00230"></a>00230 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> *netdev_priv(<span class="keyword">struct</span> net_device *dev)
<a name="l00231"></a>00231 {
<a name="l00232"></a>00232     <span class="keywordflow">return</span> dev-&gt;priv;
<a name="l00233"></a>00233 }
<a name="l00234"></a>00234 <span class="preprocessor">#endif</span>
<a name="l00235"></a>00235 <span class="preprocessor"></span>
<a name="l00236"></a>00236 <span class="preprocessor">#ifdef OLD_NETIF</span>
<a name="l00237"></a>00237 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> netif_poll_disable(<span class="keyword">struct</span> net_device *dev)
<a name="l00238"></a>00238 {
<a name="l00239"></a>00239     <span class="keywordflow">while</span> (test_and_set_bit(__LINK_STATE_RX_SCHED, &amp;dev-&gt;state)) {
<a name="l00240"></a>00240         <span class="comment">/* No hurry. */</span>
<a name="l00241"></a>00241         current-&gt;state = TASK_INTERRUPTIBLE;
<a name="l00242"></a>00242         schedule_timeout(1);
<a name="l00243"></a>00243     }
<a name="l00244"></a>00244 }
<a name="l00245"></a>00245 
<a name="l00246"></a>00246 <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> netif_poll_enable(<span class="keyword">struct</span> net_device *dev)
<a name="l00247"></a>00247 {
<a name="l00248"></a>00248     clear_bit(__LINK_STATE_RX_SCHED, &amp;dev-&gt;state);
<a name="l00249"></a>00249 }
<a name="l00250"></a>00250 
<a name="l00251"></a>00251 <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> netif_tx_disable(<span class="keyword">struct</span> net_device *dev)
<a name="l00252"></a>00252 {
<a name="l00253"></a>00253     spin_lock_bh(&amp;dev-&gt;xmit_lock);
<a name="l00254"></a>00254     netif_stop_queue(dev);
<a name="l00255"></a>00255     spin_unlock_bh(&amp;dev-&gt;xmit_lock);
<a name="l00256"></a>00256 }
<a name="l00257"></a>00257 
<a name="l00258"></a>00258 <span class="preprocessor">#endif</span>
<a name="l00259"></a>00259 <span class="preprocessor"></span>
<a name="l00260"></a>00260 <span class="preprocessor">#if (LINUX_VERSION_CODE &gt;= 0x20418) &amp;&amp; (LINUX_VERSION_CODE &lt; 0x2060c)</span>
<a name="l00261"></a>00261 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">int</span> bnx2_set_tx_hw_csum(<span class="keyword">struct</span> net_device *dev, u32 data)
<a name="l00262"></a>00262 {
<a name="l00263"></a>00263     <span class="keywordflow">if</span> (data)
<a name="l00264"></a>00264         dev-&gt;features |= NETIF_F_HW_CSUM;
<a name="l00265"></a>00265     <span class="keywordflow">else</span>
<a name="l00266"></a>00266         dev-&gt;features &amp;= ~NETIF_F_HW_CSUM;
<a name="l00267"></a>00267 
<a name="l00268"></a>00268     <span class="keywordflow">return</span> 0;
<a name="l00269"></a>00269 }
<a name="l00270"></a>00270 <span class="preprocessor">#endif</span>
<a name="l00271"></a>00271 <span class="preprocessor"></span>
<a name="l00272"></a>00272 <span class="preprocessor">#ifndef VLAN_GROUP_ARRAY_SPLIT_PARTS</span>
<a name="l00273"></a>00273 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> vlan_group_set_device(<span class="keyword">struct</span> vlan_group *vg, <span class="keywordtype">int</span> vlan_id,
<a name="l00274"></a>00274                      <span class="keyword">struct</span> net_device *dev)
<a name="l00275"></a>00275 {
<a name="l00276"></a>00276     <span class="keywordflow">if</span> (vg)
<a name="l00277"></a>00277         vg-&gt;vlan_devices[vlan_id] = dev;
<a name="l00278"></a>00278 }
<a name="l00279"></a>00279 <span class="preprocessor">#endif</span>
<a name="l00280"></a>00280 <span class="preprocessor"></span>
<a name="l00281"></a>00281 <span class="preprocessor">#ifdef NETIF_F_TSO</span>
<a name="l00282"></a>00282 <span class="preprocessor"></span><span class="preprocessor">#ifndef NETIF_F_GSO</span>
<a name="l00283"></a>00283 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">int</span> skb_is_gso(<span class="keyword">const</span> <span class="keyword">struct</span> sk_buff *skb)
<a name="l00284"></a>00284 {
<a name="l00285"></a>00285     <span class="keywordflow">return</span> skb_shinfo(skb)-&gt;tso_size;
<a name="l00286"></a>00286 }
<a name="l00287"></a>00287 <span class="preprocessor">#define gso_size tso_size</span>
<a name="l00288"></a>00288 <span class="preprocessor"></span><span class="preprocessor">#define gso_segs tso_segs</span>
<a name="l00289"></a>00289 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00290"></a>00290 <span class="preprocessor"></span><span class="preprocessor">#ifndef NETIF_F_TSO6</span>
<a name="l00291"></a>00291 <span class="preprocessor"></span><span class="preprocessor">#define NETIF_F_TSO6    0</span>
<a name="l00292"></a>00292 <span class="preprocessor"></span><span class="preprocessor">#define BCM_NO_TSO6 1</span>
<a name="l00293"></a>00293 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00294"></a>00294 <span class="preprocessor"></span><span class="preprocessor">#ifndef NETIF_F_TSO_ECN</span>
<a name="l00295"></a>00295 <span class="preprocessor"></span><span class="preprocessor">#define NETIF_F_TSO_ECN 0</span>
<a name="l00296"></a>00296 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00297"></a>00297 <span class="preprocessor"></span>
<a name="l00298"></a>00298 <span class="preprocessor">#ifndef HAVE_IP_HDR</span>
<a name="l00299"></a>00299 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> <span class="keyword">struct </span><a class="code" href="structiphdr.html">iphdr</a> *ip_hdr(<span class="keyword">const</span> <span class="keyword">struct</span> sk_buff *skb)
<a name="l00300"></a>00300 {
<a name="l00301"></a>00301     <span class="keywordflow">return</span> skb-&gt;nh.iph;
<a name="l00302"></a>00302 }
<a name="l00303"></a>00303 <span class="preprocessor">#endif</span>
<a name="l00304"></a>00304 <span class="preprocessor"></span>
<a name="l00305"></a>00305 <span class="preprocessor">#ifndef NEW_SKB</span>
<a name="l00306"></a>00306 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">int</span> skb_transport_offset(<span class="keyword">const</span> <span class="keyword">struct</span> sk_buff *skb)
<a name="l00307"></a>00307 {
<a name="l00308"></a>00308     <span class="keywordflow">return</span> (<span class="keywordtype">int</span>) (skb-&gt;h.raw - skb-&gt;data);
<a name="l00309"></a>00309 }
<a name="l00310"></a>00310 
<a name="l00311"></a>00311 <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> ip_hdrlen(<span class="keyword">const</span> <span class="keyword">struct</span> sk_buff *skb)
<a name="l00312"></a>00312 {
<a name="l00313"></a>00313     <span class="keywordflow">return</span> ip_hdr(skb)-&gt;ihl * 4;
<a name="l00314"></a>00314 }
<a name="l00315"></a>00315 
<a name="l00316"></a>00316 <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keyword">struct </span><a class="code" href="structtcphdr.html">tcphdr</a> *tcp_hdr(<span class="keyword">const</span> <span class="keyword">struct</span> sk_buff *skb)
<a name="l00317"></a>00317 {
<a name="l00318"></a>00318     <span class="keywordflow">return</span> skb-&gt;h.th;
<a name="l00319"></a>00319 }
<a name="l00320"></a>00320 
<a name="l00321"></a>00321 <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> tcp_optlen(<span class="keyword">const</span> <span class="keyword">struct</span> sk_buff *skb)
<a name="l00322"></a>00322 {
<a name="l00323"></a>00323     <span class="keywordflow">return</span> (tcp_hdr(skb)-&gt;doff - 5) * 4;
<a name="l00324"></a>00324 }
<a name="l00325"></a>00325 
<a name="l00326"></a>00326 <span class="preprocessor">#endif</span>
<a name="l00327"></a>00327 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* #ifdef NETIF_F_TSO */</span>
<a name="l00328"></a>00328 
<a name="l00329"></a>00329 <span class="preprocessor">#ifndef VMWARE_ESX_40_DDK</span>
<a name="l00330"></a>00330 <span class="preprocessor"></span><span class="preprocessor">#if ((LINUX_VERSION_CODE &gt;= 0x20617) &amp;&amp; !defined(NETIF_F_MULTI_QUEUE)) || defined(__VMKLNX__)</span>
<a name="l00331"></a>00331 <span class="preprocessor"></span>
<a name="l00332"></a>00332 <span class="preprocessor">#define BCM_HAVE_MULTI_QUEUE</span>
<a name="l00333"></a>00333 <span class="preprocessor"></span>
<a name="l00334"></a>00334 <span class="preprocessor">#else</span>
<a name="l00335"></a>00335 <span class="preprocessor"></span>
<a name="l00336"></a>00336 <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> netif_tx_wake_all_queues(<span class="keyword">struct</span> net_device *dev)
<a name="l00337"></a>00337 {
<a name="l00338"></a>00338     netif_wake_queue(dev);
<a name="l00339"></a>00339 }
<a name="l00340"></a>00340 
<a name="l00341"></a>00341 <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> netif_tx_start_all_queues(<span class="keyword">struct</span> net_device *dev)
<a name="l00342"></a>00342 {
<a name="l00343"></a>00343     netif_start_queue(dev);
<a name="l00344"></a>00344 }
<a name="l00345"></a>00345 
<a name="l00346"></a>00346 <span class="preprocessor">#endif</span>
<a name="l00347"></a>00347 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00348"></a>00348 <span class="preprocessor"></span><span class="preprocessor">#define BCM_HAVE_MULTI_QUEUE</span>
<a name="l00349"></a>00349 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00350"></a>00350 <span class="preprocessor"></span>
<a name="l00351"></a>00351  
<a name="l00352"></a>00352 <span class="preprocessor">#ifndef NET_SKB_PAD</span>
<a name="l00353"></a>00353 <span class="preprocessor"></span><span class="preprocessor">#define NET_SKB_PAD 16</span>
<a name="l00354"></a>00354 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00355"></a>00355 <span class="preprocessor"></span>
<a name="l00356"></a>00356 <span class="preprocessor">#if (LINUX_VERSION_CODE &lt; 0x02061e)</span>
<a name="l00357"></a>00357 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> skb_record_rx_queue(<span class="keyword">struct</span> sk_buff *skb, u16 rx_queue)
<a name="l00358"></a>00358 {
<a name="l00359"></a>00359 }
<a name="l00360"></a>00360 <span class="preprocessor">#endif</span>
<a name="l00361"></a>00361 <span class="preprocessor"></span>
<a name="l00362"></a>00362 <span class="preprocessor">#if (defined(HAVE_SET_RX_MODE) &amp;&amp; (LINUX_VERSION_CODE &gt;= 0x02061f))</span>
<a name="l00363"></a>00363 <span class="preprocessor"></span><span class="preprocessor">#define BCM_HAVE_SET_RX_MODE    1</span>
<a name="l00364"></a>00364 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00365"></a>00365 <span class="preprocessor"></span>
<a name="l00366"></a>00366 <span class="preprocessor">#if (LINUX_VERSION_CODE &lt; 0x020600)</span>
<a name="l00367"></a>00367 <span class="preprocessor"></span><span class="preprocessor">#define dev_err(unused, format, arg...)     \</span>
<a name="l00368"></a>00368 <span class="preprocessor">    printk(KERN_ERR &quot;bnx2: &quot; format , ## arg)</span>
<a name="l00369"></a>00369 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00370"></a>00370 <span class="preprocessor"></span><span class="preprocessor">#ifndef dev_err</span>
<a name="l00371"></a>00371 <span class="preprocessor"></span><span class="preprocessor">#ifndef dev_printk</span>
<a name="l00372"></a>00372 <span class="preprocessor"></span><span class="preprocessor">#define dev_printk(level, dev, format, arg...)  \</span>
<a name="l00373"></a>00373 <span class="preprocessor">    printk(level &quot;bnx2 %s: &quot; format , (dev)-&gt;bus_id , ## arg)</span>
<a name="l00374"></a>00374 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00375"></a>00375 <span class="preprocessor"></span><span class="preprocessor">#define dev_err(dev, format, arg...)        \</span>
<a name="l00376"></a>00376 <span class="preprocessor">    dev_printk(KERN_ERR , dev , format , ## arg)</span>
<a name="l00377"></a>00377 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00378"></a>00378 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00379"></a>00379 <span class="preprocessor"></span>
<a name="l00380"></a>00380 <span class="preprocessor">#if !defined(DECLARE_MAC_BUF) || (LINUX_VERSION_CODE &gt;= 0x020621)</span>
<a name="l00381"></a>00381 <span class="preprocessor"></span><span class="preprocessor">#ifndef MAC_FMT</span>
<a name="l00382"></a>00382 <span class="preprocessor"></span><span class="preprocessor">#define MAC_FMT &quot;%02x:%02x:%02x:%02x:%02x:%02x&quot;</span>
<a name="l00383"></a>00383 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00384"></a>00384 <span class="preprocessor"></span>
<a name="l00385"></a>00385 <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">char</span> *print_mac(<span class="keywordtype">char</span> *buf, <span class="keyword">const</span> u8 *addr)
<a name="l00386"></a>00386 {
<a name="l00387"></a>00387     sprintf(buf, MAC_FMT,
<a name="l00388"></a>00388         addr[0], addr[1], addr[2], addr[3], addr[4], addr[5]);
<a name="l00389"></a>00389     <span class="keywordflow">return</span> buf;
<a name="l00390"></a>00390 }
<a name="l00391"></a>00391 <span class="preprocessor">#endif</span>
<a name="l00392"></a>00392 <span class="preprocessor"></span>
<a name="l00393"></a>00393 <span class="preprocessor">#ifndef DECLARE_MAC_BUF</span>
<a name="l00394"></a>00394 <span class="preprocessor"></span><span class="preprocessor">#define DECLARE_MAC_BUF(var) char var[18]</span>
<a name="l00395"></a>00395 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00396"></a>00396 <span class="preprocessor"></span>
<a name="l00397"></a>00397 
<a name="l00398"></a>00398 <span class="preprocessor">#ifndef ARRAY_SIZE</span>
<a name="l00399"></a>00399 <span class="preprocessor"></span><span class="preprocessor">#define ARRAY_SIZE(arr) (sizeof(arr) / sizeof((arr)[0]))</span>
<a name="l00400"></a>00400 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00401"></a>00401 <span class="preprocessor"></span>
<a name="l00402"></a>00402 <span class="preprocessor">#if (LINUX_VERSION_CODE &gt;= 0x020618)</span>
<a name="l00403"></a>00403 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NEW_NAPI   1</span>
<a name="l00404"></a>00404 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00405"></a>00405 <span class="preprocessor"></span>
<a name="l00406"></a>00406 <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> bnx2_msleep(<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> msecs)
<a name="l00407"></a>00407 {
<a name="l00408"></a>00408 <span class="preprocessor">#if (LINUX_VERSION_CODE &lt; 0x20607)</span>
<a name="l00409"></a>00409 <span class="preprocessor"></span>    current-&gt;state = TASK_UNINTERRUPTIBLE;
<a name="l00410"></a>00410     schedule_timeout((msecs * HZ / 1000) + 1);
<a name="l00411"></a>00411 <span class="preprocessor">#else</span>
<a name="l00412"></a>00412 <span class="preprocessor"></span>    msleep(msecs);
<a name="l00413"></a>00413 <span class="preprocessor">#endif</span>
<a name="l00414"></a>00414 <span class="preprocessor"></span>}
<a name="l00415"></a>00415 
<a name="l00416"></a>00416 <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> bnx2_msleep_interruptible(<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> msecs)
<a name="l00417"></a>00417 {
<a name="l00418"></a>00418 <span class="preprocessor">#if (LINUX_VERSION_CODE &lt; 0x20609)</span>
<a name="l00419"></a>00419 <span class="preprocessor"></span>    current-&gt;state = TASK_INTERRUPTIBLE;
<a name="l00420"></a>00420     <span class="keywordflow">return</span> schedule_timeout((msecs * HZ / 1000) + 1);
<a name="l00421"></a>00421 <span class="preprocessor">#else</span>
<a name="l00422"></a>00422 <span class="preprocessor"></span>    <span class="keywordflow">return</span> msleep_interruptible(msecs);
<a name="l00423"></a>00423 <span class="preprocessor">#endif</span>
<a name="l00424"></a>00424 <span class="preprocessor"></span>}
<a name="l00425"></a>00425 
<a name="l00426"></a>00426 <span class="preprocessor">#ifndef HAVE_BOOL</span>
<a name="l00427"></a>00427 <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keywordtype">int</span> bool;
<a name="l00428"></a>00428 <span class="preprocessor">#define false 0</span>
<a name="l00429"></a>00429 <span class="preprocessor"></span><span class="preprocessor">#define true  1</span>
<a name="l00430"></a>00430 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00431"></a>00431 <span class="preprocessor"></span>
<a name="l00432"></a>00432 <span class="preprocessor">#if defined (__VMKLNX__)</span>
<a name="l00433"></a>00433 <span class="preprocessor"></span>
<a name="l00436"></a>00436 <span class="keyword">static</span> <span class="keywordtype">void</span> *bcm_memmove(<span class="keywordtype">void</span> *dest, <span class="keyword">const</span> <span class="keywordtype">void</span> *src, <span class="keywordtype">size_t</span> count)
<a name="l00437"></a>00437 {
<a name="l00438"></a>00438     <span class="keywordtype">char</span> *tmp;
<a name="l00439"></a>00439     <span class="keyword">const</span> <span class="keywordtype">char</span> *s;
<a name="l00440"></a>00440 
<a name="l00441"></a>00441     <span class="keywordflow">if</span> (dest &lt;= src) {
<a name="l00442"></a>00442         tmp = dest;
<a name="l00443"></a>00443         s = src;
<a name="l00444"></a>00444         <span class="keywordflow">while</span> (count--)
<a name="l00445"></a>00445             *tmp++ = *s++;
<a name="l00446"></a>00446     } <span class="keywordflow">else</span> {
<a name="l00447"></a>00447         tmp = dest;
<a name="l00448"></a>00448         tmp += count;
<a name="l00449"></a>00449         s = src;
<a name="l00450"></a>00450         s += count;
<a name="l00451"></a>00451         <span class="keywordflow">while</span> (count--)
<a name="l00452"></a>00452             *--tmp = *--s;
<a name="l00453"></a>00453     }
<a name="l00454"></a>00454     <span class="keywordflow">return</span> dest;
<a name="l00455"></a>00455 }
<a name="l00456"></a>00456 <span class="preprocessor">#else </span><span class="comment">/* !defined (__VMKLNX__) */</span>
<a name="l00457"></a>00457 <span class="preprocessor">#define bcm_memmove memmove</span>
<a name="l00458"></a>00458 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* defined (__VMKLNX__) */</span>
<a name="l00459"></a>00459 
<a name="l00460"></a>00460 <span class="preprocessor">#if defined(__VMKLNX__) &amp;&amp; defined(__VMKNETDDI_QUEUEOPS__)</span>
<a name="l00461"></a>00461 <span class="preprocessor"></span>
<a name="l00462"></a>00462 <span class="preprocessor">#define QID_TO_PM_OFFSET    4</span>
<a name="l00463"></a>00463 <span class="preprocessor"></span>
<a name="l00464"></a>00464 <span class="comment">/* u32 fw_doorbell_ready */</span>
<a name="l00465"></a>00465 <span class="preprocessor">#define KWQ_READY  (1&lt;&lt;0)</span>
<a name="l00466"></a>00466 <span class="preprocessor"></span><span class="preprocessor">#define KWQ1_READY (1&lt;&lt;1)</span>
<a name="l00467"></a>00467 <span class="preprocessor"></span><span class="preprocessor">#define KWQ2_READY (1&lt;&lt;2)</span>
<a name="l00468"></a>00468 <span class="preprocessor"></span><span class="preprocessor">#define KWQ3_READY (1&lt;&lt;3)</span>
<a name="l00469"></a>00469 <span class="preprocessor"></span>
<a name="l00470"></a>00470 <span class="preprocessor">#define KCQ_READY  (1&lt;&lt;0)</span>
<a name="l00471"></a>00471 <span class="preprocessor"></span><span class="preprocessor">#define KCQ1_READY (1&lt;&lt;1)</span>
<a name="l00472"></a>00472 <span class="preprocessor"></span><span class="preprocessor">#define KCQ2_READY (1&lt;&lt;2)</span>
<a name="l00473"></a>00473 <span class="preprocessor"></span><span class="preprocessor">#define KCQ3_READY (1&lt;&lt;3)</span>
<a name="l00474"></a>00474 <span class="preprocessor"></span>
<a name="l00475"></a>00475 <span class="keyword">typedef</span> u16 l2_kcqe_errors_t;
<a name="l00476"></a>00476 <span class="preprocessor">    #define L2_KCQE_ERRORS_BAD_CRC                      (1&lt;&lt;1)</span>
<a name="l00477"></a>00477 <span class="preprocessor"></span><span class="preprocessor">    #define L2_KCQE_ERRORS_PHY_DECODE                   (1&lt;&lt;2)</span>
<a name="l00478"></a>00478 <span class="preprocessor"></span><span class="preprocessor">    #define L2_KCQE_ERRORS_ALIGNMENT                    (1&lt;&lt;3)</span>
<a name="l00479"></a>00479 <span class="preprocessor"></span><span class="preprocessor">    #define L2_KCQE_ERRORS_TOO_SHORT                    (1&lt;&lt;4)</span>
<a name="l00480"></a>00480 <span class="preprocessor"></span><span class="preprocessor">    #define L2_KCQE_ERRORS_GIANT_FRAME                  (1&lt;&lt;5)</span>
<a name="l00481"></a>00481 <span class="preprocessor"></span>
<a name="l00482"></a>00482 <span class="keyword">typedef</span> u16 l2_kcqe_status_t;
<a name="l00483"></a>00483 <span class="preprocessor">    #define L2_KCQE_STATUS_RULE_CLASS                   (0x7&lt;&lt;0)</span>
<a name="l00484"></a>00484 <span class="preprocessor"></span><span class="preprocessor">    #define L2_KCQE_STATUS_RULE_P2                      (1&lt;&lt;3)</span>
<a name="l00485"></a>00485 <span class="preprocessor"></span><span class="preprocessor">    #define L2_KCQE_STATUS_RULE_P3                      (1&lt;&lt;4)</span>
<a name="l00486"></a>00486 <span class="preprocessor"></span><span class="preprocessor">    #define L2_KCQE_STATUS_RULE_P4                      (1&lt;&lt;5)</span>
<a name="l00487"></a>00487 <span class="preprocessor"></span><span class="preprocessor">    #define L2_KCQE_STATUS_L2_VLAN_TAG                  (1&lt;&lt;6)</span>
<a name="l00488"></a>00488 <span class="preprocessor"></span><span class="preprocessor">    #define L2_KCQE_STATUS_L2_LLC_SNAP                  (1&lt;&lt;7)</span>
<a name="l00489"></a>00489 <span class="preprocessor"></span><span class="preprocessor">    #define L2_KCQE_STATUS_L2_HASH                      (0x1f&lt;&lt;8)</span>
<a name="l00490"></a>00490 <span class="preprocessor"></span><span class="preprocessor">    #define L2_KCQE_STATUS_IP_DATAGRAM                  (1&lt;&lt;13)</span>
<a name="l00491"></a>00491 <span class="preprocessor"></span><span class="preprocessor">    #define L2_KCQE_STATUS_TCP_SEGMENT                  (1&lt;&lt;14)</span>
<a name="l00492"></a>00492 <span class="preprocessor"></span><span class="preprocessor">    #define L2_KCQE_STATUS_UDP_DATAGRAM                 (1&lt;&lt;15)</span>
<a name="l00493"></a>00493 <span class="preprocessor"></span>
<a name="l00494"></a>00494 <span class="keyword">typedef</span> u8 l2_kcqe_opcode_t;
<a name="l00495"></a>00495 <span class="preprocessor">    #define L2_KCQE_OPCODE_VALUE                        (0xff&lt;&lt;0)</span>
<a name="l00496"></a>00496 <span class="preprocessor"></span><span class="preprocessor">    #define L2_KCQE_OPCODE_VALUE_RX_PACKET              (0&lt;&lt;0)</span>
<a name="l00497"></a>00497 <span class="preprocessor"></span><span class="preprocessor">    #define L2_KCQE_OPCODE_VALUE_ENABLE_RSS             (1&lt;&lt;0)</span>
<a name="l00498"></a>00498 <span class="preprocessor"></span><span class="preprocessor">    #define L2_KCQE_OPCODE_VALUE_DISABLE_RSS            (2&lt;&lt;0)</span>
<a name="l00499"></a>00499 <span class="preprocessor"></span><span class="preprocessor">    #define L2_KCQE_OPCODE_VALUE_UPDATE_RSS             (3&lt;&lt;0)</span>
<a name="l00500"></a>00500 <span class="preprocessor"></span><span class="preprocessor">    #define L2_KCQE_OPCODE_VALUE_FLUSH_BD_CHAIN         (4&lt;&lt;0)</span>
<a name="l00501"></a>00501 <span class="preprocessor"></span><span class="preprocessor">    #define L2_KCQE_OPCODE_VALUE_DEBUG                  (5&lt;&lt;0)</span>
<a name="l00502"></a>00502 <span class="preprocessor"></span><span class="preprocessor">    #define L2_KCQE_OPCODE_VALUE_VM_ALLOC_TX_QUEUE      (6&lt;&lt;0)</span>
<a name="l00503"></a>00503 <span class="preprocessor"></span><span class="preprocessor">    #define L2_KCQE_OPCODE_VALUE_VM_FREE_TX_QUEUE       (7&lt;&lt;0)</span>
<a name="l00504"></a>00504 <span class="preprocessor"></span><span class="preprocessor">    #define L2_KCQE_OPCODE_VALUE_VM_ALLOC_RX_QUEUE      (8&lt;&lt;0)</span>
<a name="l00505"></a>00505 <span class="preprocessor"></span><span class="preprocessor">    #define L2_KCQE_OPCODE_VALUE_VM_FREE_RX_QUEUE       (9&lt;&lt;0)</span>
<a name="l00506"></a>00506 <span class="preprocessor"></span><span class="preprocessor">    #define L2_KCQE_OPCODE_VALUE_VM_SET_RX_FILTER       (10&lt;&lt;0)</span>
<a name="l00507"></a>00507 <span class="preprocessor"></span><span class="preprocessor">    #define L2_KCQE_OPCODE_VALUE_VM_REMOVE_RX_FILTER    (11&lt;&lt;0)</span>
<a name="l00508"></a>00508 <span class="preprocessor"></span>
<a name="l00509"></a>00509 <span class="keyword">typedef</span> u8 l2_kcqe_flags_t;
<a name="l00510"></a>00510 <span class="preprocessor">    #define L2_KCQE_FLAGS_LAYER_MASK                    (0x7&lt;&lt;4)</span>
<a name="l00511"></a>00511 <span class="preprocessor"></span><span class="preprocessor">    #define L2_KCQE_FLAGS_LAYER_MASK_MISC               (0&lt;&lt;4)</span>
<a name="l00512"></a>00512 <span class="preprocessor"></span><span class="preprocessor">    #define L2_KCQE_FLAGS_LAYER_MASK_L2                 (2&lt;&lt;4)</span>
<a name="l00513"></a>00513 <span class="preprocessor"></span><span class="preprocessor">    #define L2_KCQE_FLAGS_LAYER_MASK_L3                 (3&lt;&lt;4)</span>
<a name="l00514"></a>00514 <span class="preprocessor"></span><span class="preprocessor">    #define L2_KCQE_FLAGS_LAYER_MASK_L4                 (4&lt;&lt;4)</span>
<a name="l00515"></a>00515 <span class="preprocessor"></span><span class="preprocessor">    #define L2_KCQE_FLAGS_LAYER_MASK_L5                 (5&lt;&lt;4)</span>
<a name="l00516"></a>00516 <span class="preprocessor"></span><span class="preprocessor">    #define L2_KCQE_FLAGS_NEXT                          (1&lt;&lt;7)</span>
<a name="l00517"></a>00517 <span class="preprocessor"></span>
<a name="l00518"></a>00518 <span class="comment">/*</span>
<a name="l00519"></a>00519 <span class="comment"> *  l2_kcqe_l definition</span>
<a name="l00520"></a>00520 <span class="comment"> */</span>
<a name="l00521"></a>00521 <span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l00522"></a>00522 <span class="preprocessor"></span><span class="keyword">struct </span>l2_kcqe {
<a name="l00523"></a>00523     u8          qid;
<a name="l00524"></a>00524     u8          status;
<a name="l00525"></a>00525     u16         reserved;
<a name="l00526"></a>00526     u32         reserved1[6];
<a name="l00527"></a>00527 
<a name="l00528"></a>00528     l2_kcqe_flags_t flags;
<a name="l00529"></a>00529     l2_kcqe_opcode_t    opcode;
<a name="l00530"></a>00530     u16         qe_self_seq;
<a name="l00531"></a>00531 };
<a name="l00532"></a>00532 <span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l00533"></a>00533 <span class="preprocessor"></span><span class="keyword">struct </span>l2_kcqe {
<a name="l00534"></a>00534     u8          qid;
<a name="l00535"></a>00535     u8          status;
<a name="l00536"></a>00536     u16         reserved;
<a name="l00537"></a>00537     u32         reserved1[6];
<a name="l00538"></a>00538 
<a name="l00539"></a>00539     u16         qe_self_seq;
<a name="l00540"></a>00540     l2_kcqe_opcode_t    opcode;
<a name="l00541"></a>00541     l2_kcqe_flags_t flags;
<a name="l00542"></a>00542 };
<a name="l00543"></a>00543 <span class="preprocessor">#endif</span>
<a name="l00544"></a>00544 <span class="preprocessor"></span>
<a name="l00545"></a>00545 <span class="comment">/*</span>
<a name="l00546"></a>00546 <span class="comment"> *  l2_kcqe_vm_alloc_tx_queue definition</span>
<a name="l00547"></a>00547 <span class="comment"> */</span>
<a name="l00548"></a>00548 <span class="preprocessor">#if defined(BIG_ENDIAN)</span>
<a name="l00549"></a>00549 <span class="preprocessor"></span><span class="keyword">struct </span>l2_kcqe_vm_alloc_tx_queue {
<a name="l00550"></a>00550     u8          qid;
<a name="l00551"></a>00551     u8          status;
<a name="l00552"></a>00552     u16         reserved;
<a name="l00553"></a>00553     u32         reserved1[5];
<a name="l00554"></a>00554 
<a name="l00555"></a>00555     l2_kcqe_flags_t flags;
<a name="l00556"></a>00556     l2_kcqe_opcode_t    opcode;
<a name="l00557"></a>00557     u16         qe_self_seq;
<a name="l00558"></a>00558 };
<a name="l00559"></a>00559 <span class="preprocessor">#elif defined(LITTLE_ENDIAN)</span>
<a name="l00560"></a>00560 <span class="preprocessor"></span><span class="keyword">struct </span>l2_kcqe_vm_alloc_tx_queue {
<a name="l00561"></a>00561     u16         reserved;
<a name="l00562"></a>00562     u8          status;
<a name="l00563"></a>00563     u8          qid;
<a name="l00564"></a>00564     u32         reserved1[5];
<a name="l00565"></a>00565 
<a name="l00566"></a>00566     u16         qe_self_seq;
<a name="l00567"></a>00567     l2_kcqe_opcode_t    opcode;
<a name="l00568"></a>00568     l2_kcqe_flags_t flags;
<a name="l00569"></a>00569 };
<a name="l00570"></a>00570 <span class="preprocessor">#endif</span>
<a name="l00571"></a>00571 <span class="preprocessor"></span>
<a name="l00572"></a>00572 <span class="comment">/*</span>
<a name="l00573"></a>00573 <span class="comment"> *  l2_kcqe_vm_free_tx_queue definition</span>
<a name="l00574"></a>00574 <span class="comment"> */</span>
<a name="l00575"></a>00575 <span class="preprocessor">#if defined(BIG_ENDIAN)</span>
<a name="l00576"></a>00576 <span class="preprocessor"></span><span class="keyword">struct </span>l2_kcqe_vm_free_tx_queue {
<a name="l00577"></a>00577     u8          qid;
<a name="l00578"></a>00578     u8          status;
<a name="l00579"></a>00579     u16         nx_bidx;
<a name="l00580"></a>00580     u32         reserved1[5];
<a name="l00581"></a>00581 
<a name="l00582"></a>00582     l2_kcqe_flags_t     flags;
<a name="l00583"></a>00583     l2_kcqe_opcode_t    opcode;
<a name="l00584"></a>00584     u16         qe_self_seq;
<a name="l00585"></a>00585 };
<a name="l00586"></a>00586 <span class="preprocessor">#elif defined(LITTLE_ENDIAN)</span>
<a name="l00587"></a>00587 <span class="preprocessor"></span><span class="keyword">struct </span>l2_kcqe_vm_free_tx_queue {
<a name="l00588"></a>00588     u16         nx_bidx;
<a name="l00589"></a>00589     u8          status;
<a name="l00590"></a>00590     u8          qid;
<a name="l00591"></a>00591     u32         reserved1[5];
<a name="l00592"></a>00592 
<a name="l00593"></a>00593     u16         qe_self_seq;
<a name="l00594"></a>00594     l2_kcqe_opcode_t    opcode;
<a name="l00595"></a>00595     l2_kcqe_flags_t     flags;
<a name="l00596"></a>00596 };
<a name="l00597"></a>00597 <span class="preprocessor">#endif</span>
<a name="l00598"></a>00598 <span class="preprocessor"></span>
<a name="l00599"></a>00599 <span class="comment">/*</span>
<a name="l00600"></a>00600 <span class="comment"> *  l2_kcqe_vm_alloc_rx_queue definition</span>
<a name="l00601"></a>00601 <span class="comment"> */</span>
<a name="l00602"></a>00602 <span class="preprocessor">#if defined(BIG_ENDIAN)</span>
<a name="l00603"></a>00603 <span class="preprocessor"></span><span class="keyword">struct </span>l2_kcqe_vm_alloc_rx_queue_b {
<a name="l00604"></a>00604     u8          qid;
<a name="l00605"></a>00605     u8          status;
<a name="l00606"></a>00606     u16         reserved;
<a name="l00607"></a>00607     u32         reserved1[5];
<a name="l00608"></a>00608 
<a name="l00609"></a>00609     l2_kcqe_flags_t flags;
<a name="l00610"></a>00610     l2_kcqe_opcode_t    opcode;
<a name="l00611"></a>00611     u16         qe_self_seq;
<a name="l00612"></a>00612 };
<a name="l00613"></a>00613 <span class="preprocessor">#elif defined(LITTLE_ENDIAN)</span>
<a name="l00614"></a>00614 <span class="preprocessor"></span><span class="keyword">struct </span>l2_kcqe_vm_alloc_rx_queue_l {
<a name="l00615"></a>00615     u16         reserved;
<a name="l00616"></a>00616     u8          status;
<a name="l00617"></a>00617     u8          qid;
<a name="l00618"></a>00618     u32         reserved1[5];
<a name="l00619"></a>00619 
<a name="l00620"></a>00620     u16         qe_self_seq;
<a name="l00621"></a>00621     l2_kcqe_opcode_t    opcode;
<a name="l00622"></a>00622     l2_kcqe_flags_t flags;
<a name="l00623"></a>00623 };
<a name="l00624"></a>00624 <span class="preprocessor">#endif</span>
<a name="l00625"></a>00625 <span class="preprocessor"></span>
<a name="l00626"></a>00626 <span class="comment">/*</span>
<a name="l00627"></a>00627 <span class="comment"> *  l2_kcqe_vm_free_rx_queue definition</span>
<a name="l00628"></a>00628 <span class="comment"> */</span>
<a name="l00629"></a>00629 <span class="preprocessor">#if defined(BIG_ENDIAN)</span>
<a name="l00630"></a>00630 <span class="preprocessor"></span><span class="keyword">struct </span>l2_kcqe_vm_free_rx_queue {
<a name="l00631"></a>00631     u8          qid;
<a name="l00632"></a>00632     u8          status;
<a name="l00633"></a>00633     u16         nx_bidx;
<a name="l00634"></a>00634     u32         reserved1[5];
<a name="l00635"></a>00635 
<a name="l00636"></a>00636     l2_kcqe_flags_t flags;
<a name="l00637"></a>00637     l2_kcqe_opcode_t    opcode;
<a name="l00638"></a>00638     u16         qe_self_seq;
<a name="l00639"></a>00639 };
<a name="l00640"></a>00640 <span class="preprocessor">#elif defined(LITTLE_ENDIAN)</span>
<a name="l00641"></a>00641 <span class="preprocessor"></span><span class="keyword">struct </span>l2_kcqe_vm_free_rx_queue {
<a name="l00642"></a>00642     u16         nx_bidx;
<a name="l00643"></a>00643     u8          status;
<a name="l00644"></a>00644     u8          qid;
<a name="l00645"></a>00645     u32         reserved1[5];
<a name="l00646"></a>00646 
<a name="l00647"></a>00647     u16         qe_self_seq;
<a name="l00648"></a>00648     l2_kcqe_opcode_t    opcode;
<a name="l00649"></a>00649     l2_kcqe_flags_t     flags;
<a name="l00650"></a>00650 };
<a name="l00651"></a>00651 <span class="preprocessor">#endif</span>
<a name="l00652"></a>00652 <span class="preprocessor"></span>
<a name="l00653"></a>00653 <span class="comment">/*</span>
<a name="l00654"></a>00654 <span class="comment"> *  l2_kcqe_vm_set_rx_filter definition</span>
<a name="l00655"></a>00655 <span class="comment"> */</span>
<a name="l00656"></a>00656 <span class="preprocessor">#if defined(BIG_ENDIAN)</span>
<a name="l00657"></a>00657 <span class="preprocessor"></span><span class="keyword">struct </span>l2_kcqe_vm_set_rx_filter {
<a name="l00658"></a>00658     u8          qid;
<a name="l00659"></a>00659     u8          status;
<a name="l00660"></a>00660     u16         reserved1;
<a name="l00661"></a>00661     u32         reserved2[5];
<a name="l00662"></a>00662 
<a name="l00663"></a>00663     l2_kcqe_flags_t flags;
<a name="l00664"></a>00664     l2_kcqe_opcode_t    opcode;
<a name="l00665"></a>00665     u16         qe_self_seq;
<a name="l00666"></a>00666 };
<a name="l00667"></a>00667 <span class="preprocessor">#elif defined(LITTLE_ENDIAN)</span>
<a name="l00668"></a>00668 <span class="preprocessor"></span><span class="keyword">struct </span>l2_kcqe_vm_set_rx_filter {
<a name="l00669"></a>00669     u16         reserved1;
<a name="l00670"></a>00670     u8          status;
<a name="l00671"></a>00671     u8          qid;
<a name="l00672"></a>00672     u32         reserved2[5];
<a name="l00673"></a>00673 
<a name="l00674"></a>00674     u16         qe_self_seq;
<a name="l00675"></a>00675     l2_kcqe_opcode_t    opcode;
<a name="l00676"></a>00676     l2_kcqe_flags_t flags;
<a name="l00677"></a>00677 };
<a name="l00678"></a>00678 <span class="preprocessor">#endif</span>
<a name="l00679"></a>00679 <span class="preprocessor"></span>
<a name="l00680"></a>00680 <span class="comment">/*</span>
<a name="l00681"></a>00681 <span class="comment"> *  l2_kcqe_vm_remove_rx_filter definition</span>
<a name="l00682"></a>00682 <span class="comment"> */</span>
<a name="l00683"></a>00683 <span class="preprocessor">#if defined(BIG_ENDIAN)</span>
<a name="l00684"></a>00684 <span class="preprocessor"></span><span class="keyword">struct </span>l2_kcqe_vm_remove_rx_filter {
<a name="l00685"></a>00685     u8          qid;
<a name="l00686"></a>00686     u8          status;
<a name="l00687"></a>00687     u16         reserved1;
<a name="l00688"></a>00688     u32         reserved2[5];
<a name="l00689"></a>00689 
<a name="l00690"></a>00690     l2_kcqe_flags_t flags;
<a name="l00691"></a>00691     l2_kcqe_opcode_t    opcode;
<a name="l00692"></a>00692     u16         qe_self_seq;
<a name="l00693"></a>00693 };
<a name="l00694"></a>00694 <span class="preprocessor">#elif defined(LITTLE_ENDIAN)</span>
<a name="l00695"></a>00695 <span class="preprocessor"></span><span class="keyword">struct </span>l2_kcqe_vm_remove_rx_filter {
<a name="l00696"></a>00696     u16         reserved1;
<a name="l00697"></a>00697     u8          status;
<a name="l00698"></a>00698     u8          qid;
<a name="l00699"></a>00699     u32         reserved2[5];
<a name="l00700"></a>00700 
<a name="l00701"></a>00701     u16         qe_self_seq;
<a name="l00702"></a>00702     l2_kcqe_opcode_t    opcode;
<a name="l00703"></a>00703     l2_kcqe_flags_t flags;
<a name="l00704"></a>00704 };
<a name="l00705"></a>00705 <span class="preprocessor">#endif</span>
<a name="l00706"></a>00706 <span class="preprocessor"></span>
<a name="l00707"></a>00707 <span class="comment">/*</span>
<a name="l00708"></a>00708 <span class="comment"> *  kwqe definition</span>
<a name="l00709"></a>00709 <span class="comment"> */</span>
<a name="l00710"></a>00710 <span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l00711"></a>00711 <span class="preprocessor"></span><span class="keyword">struct </span>l2_kwqe {
<a name="l00712"></a>00712     u8 kwqe_flags;
<a name="l00713"></a>00713 <span class="preprocessor">        #define KWQE_FLAGS_LAYER_MASK                       (0x7&lt;&lt;4)</span>
<a name="l00714"></a>00714 <span class="preprocessor"></span><span class="preprocessor">        #define KWQE_FLAGS_LAYER_MASK_MISC                  (0&lt;&lt;4)</span>
<a name="l00715"></a>00715 <span class="preprocessor"></span><span class="preprocessor">        #define KWQE_FLAGS_LAYER_MASK_L2                    (2&lt;&lt;4)</span>
<a name="l00716"></a>00716 <span class="preprocessor"></span><span class="preprocessor">        #define KWQE_FLAGS_LAYER_MASK_L3                    (3&lt;&lt;4)</span>
<a name="l00717"></a>00717 <span class="preprocessor"></span><span class="preprocessor">        #define KWQE_FLAGS_LAYER_MASK_L4                    (4&lt;&lt;4)</span>
<a name="l00718"></a>00718 <span class="preprocessor"></span><span class="preprocessor">        #define KWQE_FLAGS_LAYER_MASK_L5                    (5&lt;&lt;4)</span>
<a name="l00719"></a>00719 <span class="preprocessor"></span><span class="preprocessor">        #define KWQE_FLAGS_NEXT                             (1&lt;&lt;7)</span>
<a name="l00720"></a>00720 <span class="preprocessor"></span>    u8 kwqe_opcode;
<a name="l00721"></a>00721     u16 kwqe_info;
<a name="l00722"></a>00722     u32 kwqe_info0;
<a name="l00723"></a>00723     u32 kwqe_info1;
<a name="l00724"></a>00724     u32 kwqe_info2;
<a name="l00725"></a>00725     u32 kwqe_info3;
<a name="l00726"></a>00726     u32 kwqe_info4;
<a name="l00727"></a>00727     u32 kwqe_info5;
<a name="l00728"></a>00728     u32 kwqe_info6;
<a name="l00729"></a>00729 };
<a name="l00730"></a>00730 <span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l00731"></a>00731 <span class="preprocessor"></span><span class="keyword">struct </span>l2_kwqe {
<a name="l00732"></a>00732     u16 kwqe_info;
<a name="l00733"></a>00733     u8 kwqe_opcode;
<a name="l00734"></a>00734     u8 kwqe_flags;
<a name="l00735"></a>00735 <span class="preprocessor">        #define KWQE_FLAGS_LAYER_MASK                       (0x7&lt;&lt;4)</span>
<a name="l00736"></a>00736 <span class="preprocessor"></span><span class="preprocessor">        #define KWQE_FLAGS_LAYER_MASK_MISC                  (0&lt;&lt;4)</span>
<a name="l00737"></a>00737 <span class="preprocessor"></span><span class="preprocessor">        #define KWQE_FLAGS_LAYER_MASK_L2                    (2&lt;&lt;4)</span>
<a name="l00738"></a>00738 <span class="preprocessor"></span><span class="preprocessor">        #define KWQE_FLAGS_LAYER_MASK_L3                    (3&lt;&lt;4)</span>
<a name="l00739"></a>00739 <span class="preprocessor"></span><span class="preprocessor">        #define KWQE_FLAGS_LAYER_MASK_L4                    (4&lt;&lt;4)</span>
<a name="l00740"></a>00740 <span class="preprocessor"></span><span class="preprocessor">        #define KWQE_FLAGS_LAYER_MASK_L5                    (5&lt;&lt;4)</span>
<a name="l00741"></a>00741 <span class="preprocessor"></span><span class="preprocessor">        #define KWQE_FLAGS_GET_DEBUG_TRACE                  (7&lt;&lt;4)</span>
<a name="l00742"></a>00742 <span class="preprocessor"></span><span class="preprocessor">        #define KWQE_FLAGS_NEXT                             (1&lt;&lt;7)</span>
<a name="l00743"></a>00743 <span class="preprocessor"></span>    u32 kwqe_info0;
<a name="l00744"></a>00744     u32 kwqe_info1;
<a name="l00745"></a>00745     u32 kwqe_info2;
<a name="l00746"></a>00746     u32 kwqe_info3;
<a name="l00747"></a>00747     u32 kwqe_info4;
<a name="l00748"></a>00748     u32 kwqe_info5;
<a name="l00749"></a>00749     u32 kwqe_info6;
<a name="l00750"></a>00750 };
<a name="l00751"></a>00751 <span class="preprocessor">#endif</span>
<a name="l00752"></a>00752 <span class="preprocessor"></span>
<a name="l00753"></a>00753 <span class="keyword">typedef</span> u8 l2_kwqe_flags_t;
<a name="l00754"></a>00754 <span class="preprocessor">    #define L2_KWQE_FLAGS_LAYER_MASK                    (0x7&lt;&lt;4)</span>
<a name="l00755"></a>00755 <span class="preprocessor"></span><span class="preprocessor">    #define L2_KWQE_FLAGS_LAYER_MASK_MISC               (0&lt;&lt;4)</span>
<a name="l00756"></a>00756 <span class="preprocessor"></span><span class="preprocessor">    #define L2_KWQE_FLAGS_LAYER_MASK_L2                 (2&lt;&lt;4)</span>
<a name="l00757"></a>00757 <span class="preprocessor"></span><span class="preprocessor">    #define L2_KWQE_FLAGS_LAYER_MASK_L3                 (3&lt;&lt;4)</span>
<a name="l00758"></a>00758 <span class="preprocessor"></span><span class="preprocessor">    #define L2_KWQE_FLAGS_LAYER_MASK_L4                 (4&lt;&lt;4)</span>
<a name="l00759"></a>00759 <span class="preprocessor"></span><span class="preprocessor">    #define L2_KWQE_FLAGS_LAYER_MASK_L5                 (5&lt;&lt;4)</span>
<a name="l00760"></a>00760 <span class="preprocessor"></span><span class="preprocessor">    #define L2_KWQE_FLAGS_NEXT                          (1&lt;&lt;7)</span>
<a name="l00761"></a>00761 <span class="preprocessor"></span>
<a name="l00762"></a>00762 <span class="keyword">typedef</span> u8 l2_kwqe_opcode_t;
<a name="l00763"></a>00763 <span class="preprocessor">    #define L2_KWQE_OPCODE_VALUE                        (0xff&lt;&lt;0)</span>
<a name="l00764"></a>00764 <span class="preprocessor"></span><span class="preprocessor">    #define L2_KWQE_OPCODE_VALUE_NOP                    (0&lt;&lt;0)</span>
<a name="l00765"></a>00765 <span class="preprocessor"></span><span class="preprocessor">    #define L2_KWQE_OPCODE_VALUE_ENABLE_RSS             (1&lt;&lt;0)</span>
<a name="l00766"></a>00766 <span class="preprocessor"></span><span class="preprocessor">    #define L2_KWQE_OPCODE_VALUE_DISABLE_RSS            (2&lt;&lt;0)</span>
<a name="l00767"></a>00767 <span class="preprocessor"></span><span class="preprocessor">    #define L2_KWQE_OPCODE_VALUE_UPDATE_RSS             (3&lt;&lt;0)</span>
<a name="l00768"></a>00768 <span class="preprocessor"></span><span class="preprocessor">    #define L2_KWQE_OPCODE_VALUE_FLUSH_BD_CHAIN         (4&lt;&lt;0)</span>
<a name="l00769"></a>00769 <span class="preprocessor"></span><span class="preprocessor">    #define L2_KWQE_OPCODE_VALUE_VM_ALLOC_TX_QUEUE      (5&lt;&lt;0)</span>
<a name="l00770"></a>00770 <span class="preprocessor"></span><span class="preprocessor">    #define L2_KWQE_OPCODE_VALUE_VM_FREE_TX_QUEUE       (6&lt;&lt;0)</span>
<a name="l00771"></a>00771 <span class="preprocessor"></span><span class="preprocessor">    #define L2_KWQE_OPCODE_VALUE_VM_ALLOC_RX_QUEUE      (7&lt;&lt;0)</span>
<a name="l00772"></a>00772 <span class="preprocessor"></span><span class="preprocessor">    #define L2_KWQE_OPCODE_VALUE_VM_FREE_RX_QUEUE       (8&lt;&lt;0)</span>
<a name="l00773"></a>00773 <span class="preprocessor"></span><span class="preprocessor">    #define L2_KWQE_OPCODE_VALUE_VM_SET_RX_FILTER       (9&lt;&lt;0)</span>
<a name="l00774"></a>00774 <span class="preprocessor"></span><span class="preprocessor">    #define L2_KWQE_OPCODE_VALUE_VM_REMOVE_RX_FILTER    (10&lt;&lt;0)</span>
<a name="l00775"></a>00775 <span class="preprocessor"></span>
<a name="l00776"></a>00776 <span class="keyword">typedef</span> u8 l2_kwqe_vm_filter_t;
<a name="l00777"></a>00777 <span class="preprocessor">    #define L2_VM_FILTER_UNDEFINED          0</span>
<a name="l00778"></a>00778 <span class="preprocessor"></span><span class="preprocessor">    #define L2_VM_FILTER_MAC            1</span>
<a name="l00779"></a>00779 <span class="preprocessor"></span><span class="preprocessor">    #define L2_VM_FILTER_MAC_VLAN           2</span>
<a name="l00780"></a>00780 <span class="preprocessor"></span><span class="preprocessor">    #define L2_VM_FILTER_VLAN           3</span>
<a name="l00781"></a>00781 <span class="preprocessor"></span>
<a name="l00782"></a>00782 <span class="keyword">typedef</span> u8 l2_kwqe_queue_t;
<a name="l00783"></a>00783 <span class="preprocessor">    #define L2_NORMAL_QUEUE             0</span>
<a name="l00784"></a>00784 <span class="preprocessor"></span><span class="preprocessor">    #define L2_NET_QUEUE                1</span>
<a name="l00785"></a>00785 <span class="preprocessor"></span><span class="preprocessor">    #define L2_VM_QUEUE             2</span>
<a name="l00786"></a>00786 <span class="preprocessor"></span><span class="preprocessor">    #define L2_VM_DROP_QUEUE            3</span>
<a name="l00787"></a>00787 <span class="preprocessor"></span>
<a name="l00788"></a>00788 <span class="comment">/*</span>
<a name="l00789"></a>00789 <span class="comment"> *  l2_kwqe_vm_alloc_tx_queue definition</span>
<a name="l00790"></a>00790 <span class="comment"> */</span>
<a name="l00791"></a>00791 <span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l00792"></a>00792 <span class="preprocessor"></span><span class="keyword">struct </span>l2_kwqe_vm_alloc_tx_queue {
<a name="l00793"></a>00793     l2_kwqe_flags_t     flags;
<a name="l00794"></a>00794     l2_kwqe_opcode_t    opcode;
<a name="l00795"></a>00795     u8          queue_type;
<a name="l00796"></a>00796     u8          qid;
<a name="l00797"></a>00797     u32         reserved1[6];
<a name="l00798"></a>00798 };
<a name="l00799"></a>00799 <span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l00800"></a>00800 <span class="preprocessor"></span><span class="keyword">struct </span>l2_kwqe_vm_alloc_tx_queue {
<a name="l00801"></a>00801     u8          qid;
<a name="l00802"></a>00802     u8          queue_type;
<a name="l00803"></a>00803     l2_kwqe_opcode_t    opcode;
<a name="l00804"></a>00804     l2_kwqe_flags_t     flags;
<a name="l00805"></a>00805     u32         reserved1[6];
<a name="l00806"></a>00806 };
<a name="l00807"></a>00807 <span class="preprocessor">#endif</span>
<a name="l00808"></a>00808 <span class="preprocessor"></span>
<a name="l00809"></a>00809 <span class="comment">/*</span>
<a name="l00810"></a>00810 <span class="comment"> *  l2_kwqe_vm_free_tx_queue definition</span>
<a name="l00811"></a>00811 <span class="comment"> */</span>
<a name="l00812"></a>00812 <span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l00813"></a>00813 <span class="preprocessor"></span><span class="keyword">struct </span>l2_kwqe_vm_free_tx_queue {
<a name="l00814"></a>00814     l2_kwqe_flags_t     flags;
<a name="l00815"></a>00815     l2_kwqe_opcode_t    opcode;
<a name="l00816"></a>00816     u8          qid;
<a name="l00817"></a>00817     u8          reserved;
<a name="l00818"></a>00818     u32         reserved1[6];
<a name="l00819"></a>00819 };
<a name="l00820"></a>00820 <span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l00821"></a>00821 <span class="preprocessor"></span><span class="keyword">struct </span>l2_kwqe_vm_free_tx_queue {
<a name="l00822"></a>00822     u8          reserved;
<a name="l00823"></a>00823     u8          qid;
<a name="l00824"></a>00824     l2_kwqe_opcode_t    opcode;
<a name="l00825"></a>00825     l2_kwqe_flags_t     flags;
<a name="l00826"></a>00826     u32         reserved1[6];
<a name="l00827"></a>00827 };
<a name="l00828"></a>00828 <span class="preprocessor">#endif</span>
<a name="l00829"></a>00829 <span class="preprocessor"></span>
<a name="l00830"></a>00830 <span class="comment">/*</span>
<a name="l00831"></a>00831 <span class="comment"> *  l2_kwqe_vm_alloc_rx_queue definition</span>
<a name="l00832"></a>00832 <span class="comment"> */</span>
<a name="l00833"></a>00833 <span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l00834"></a>00834 <span class="preprocessor"></span><span class="keyword">struct </span>l2_kwqe_vm_alloc_rx_queue {
<a name="l00835"></a>00835     l2_kwqe_flags_t     flags;
<a name="l00836"></a>00836     l2_kwqe_opcode_t    opcode;
<a name="l00837"></a>00837     u8          queue_type;
<a name="l00838"></a>00838     u8          qid;
<a name="l00839"></a>00839     u32         reserved1[6];
<a name="l00840"></a>00840 };
<a name="l00841"></a>00841 <span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l00842"></a>00842 <span class="preprocessor"></span><span class="keyword">struct </span>l2_kwqe_vm_alloc_rx_queue {
<a name="l00843"></a>00843     u8          qid;
<a name="l00844"></a>00844     u8          queue_type;
<a name="l00845"></a>00845     l2_kwqe_opcode_t    kwqe_opcode;
<a name="l00846"></a>00846     l2_kwqe_flags_t     kwqe_flags;
<a name="l00847"></a>00847     u32         reserved1[6];
<a name="l00848"></a>00848 };
<a name="l00849"></a>00849 <span class="preprocessor">#endif</span>
<a name="l00850"></a>00850 <span class="preprocessor"></span>
<a name="l00851"></a>00851 <span class="comment">/*</span>
<a name="l00852"></a>00852 <span class="comment"> *  l2_kwqe_vm_free_rx_queue definition</span>
<a name="l00853"></a>00853 <span class="comment"> */</span>
<a name="l00854"></a>00854 <span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l00855"></a>00855 <span class="preprocessor"></span><span class="keyword">struct </span>l2_kwqe_vm_free_rx_queue {
<a name="l00856"></a>00856     l2_kwqe_flags_t     flags;
<a name="l00857"></a>00857     l2_kwqe_opcode_t    opcode;
<a name="l00858"></a>00858     u8          qid;
<a name="l00859"></a>00859     u8          reserved;
<a name="l00860"></a>00860     u32         reserved1[6];
<a name="l00861"></a>00861 };
<a name="l00862"></a>00862 <span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l00863"></a>00863 <span class="preprocessor"></span><span class="keyword">struct </span>l2_kwqe_vm_free_rx_queue {
<a name="l00864"></a>00864     u8          reserved;
<a name="l00865"></a>00865     u8          qid;
<a name="l00866"></a>00866     l2_kwqe_opcode_t    opcode;
<a name="l00867"></a>00867     l2_kwqe_flags_t     flags;
<a name="l00868"></a>00868     u32         reserved1[6];
<a name="l00869"></a>00869 };
<a name="l00870"></a>00870 <span class="preprocessor">#endif</span>
<a name="l00871"></a>00871 <span class="preprocessor"></span>
<a name="l00872"></a>00872 <span class="comment">/*</span>
<a name="l00873"></a>00873 <span class="comment"> *  l2_kwqe_vm_set_rx_filter definition</span>
<a name="l00874"></a>00874 <span class="comment"> */</span>
<a name="l00875"></a>00875 <span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l00876"></a>00876 <span class="preprocessor"></span><span class="keyword">struct </span>l2_kwqe_vm_set_rx_filter {
<a name="l00877"></a>00877     l2_kwqe_flags_t     flags;
<a name="l00878"></a>00878     l2_kwqe_opcode_t    opcode;
<a name="l00879"></a>00879     u8          qid;
<a name="l00880"></a>00880     l2_kwqe_vm_filter_t filter_type;
<a name="l00881"></a>00881     u16         vlan;
<a name="l00882"></a>00882     u8          mac_addr[6];
<a name="l00883"></a>00883     u32         reserved1[4];
<a name="l00884"></a>00884 } l2_kwqe_vm_set_rx_filter_b_t;
<a name="l00885"></a>00885 <span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l00886"></a>00886 <span class="preprocessor"></span><span class="keyword">struct </span>l2_kwqe_vm_set_rx_filter {
<a name="l00887"></a>00887     l2_kwqe_vm_filter_t filter_type;
<a name="l00888"></a>00888     u8          qid;
<a name="l00889"></a>00889     l2_kwqe_opcode_t    opcode;
<a name="l00890"></a>00890     l2_kwqe_flags_t     flags;
<a name="l00891"></a>00891 
<a name="l00892"></a>00892     u16         mac_addr_hi;
<a name="l00893"></a>00893     u16         vlan;
<a name="l00894"></a>00894     u32         mac_addr_lo;
<a name="l00895"></a>00895     u32         reserved1[4];
<a name="l00896"></a>00896 };
<a name="l00897"></a>00897 <span class="preprocessor">#endif</span>
<a name="l00898"></a>00898 <span class="preprocessor"></span>
<a name="l00899"></a>00899 <span class="comment">/*</span>
<a name="l00900"></a>00900 <span class="comment"> * l2_kwqe_vm_remove_rx_filter</span>
<a name="l00901"></a>00901 <span class="comment"> */</span>
<a name="l00902"></a>00902 <span class="preprocessor">#if defined(BIG_ENDIAN)</span>
<a name="l00903"></a>00903 <span class="preprocessor"></span><span class="keyword">struct </span>l2_kwqe_vm_remove_rx_filter {
<a name="l00904"></a>00904     l2_kwqe_flags_t     flags;
<a name="l00905"></a>00905     l2_kwqe_opcode_t    opcode;
<a name="l00906"></a>00906     u8          qid;
<a name="l00907"></a>00907     l2_kwqe_vm_filter_t filter_type;
<a name="l00908"></a>00908     u32         reserved1[6];
<a name="l00909"></a>00909 };
<a name="l00910"></a>00910 <span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l00911"></a>00911 <span class="preprocessor"></span><span class="keyword">struct </span>l2_kwqe_vm_remove_rx_filter {
<a name="l00912"></a>00912     l2_kwqe_vm_filter_t filter_type;
<a name="l00913"></a>00913     u8          qid;
<a name="l00914"></a>00914     l2_kwqe_opcode_t    opcode;
<a name="l00915"></a>00915     l2_kwqe_flags_t     flags;
<a name="l00916"></a>00916     u32         reserved1[6];
<a name="l00917"></a>00917 };
<a name="l00918"></a>00918 <span class="preprocessor">#endif</span>
<a name="l00919"></a>00919 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00920"></a>00920 <span class="preprocessor"></span>
<a name="l00921"></a>00921 <span class="comment">/* Hardware data structures and register definitions automatically</span>
<a name="l00922"></a>00922 <span class="comment"> * generated from RTL code. Do not modify.</span>
<a name="l00923"></a>00923 <span class="comment"> */</span>
<a name="l00924"></a>00924 
<a name="l00925"></a>00925 <span class="comment">/*</span>
<a name="l00926"></a>00926 <span class="comment"> *  tx_bd definition</span>
<a name="l00927"></a>00927 <span class="comment"> */</span>
<a name="l00928"></a><a class="code" href="structtx__bd.html">00928</a> <span class="keyword">struct </span><a class="code" href="structtx__bd.html">tx_bd</a> {
<a name="l00929"></a>00929     u32 tx_bd_haddr_hi;
<a name="l00930"></a>00930     u32 tx_bd_haddr_lo;
<a name="l00931"></a>00931     u32 tx_bd_mss_nbytes;
<a name="l00932"></a>00932 <span class="preprocessor">        #define TX_BD_TCP6_OFF2_SHL     (14)</span>
<a name="l00933"></a>00933 <span class="preprocessor"></span>    u32 tx_bd_vlan_tag_flags;
<a name="l00934"></a>00934 <span class="preprocessor">        #define TX_BD_FLAGS_CONN_FAULT      (1&lt;&lt;0)</span>
<a name="l00935"></a>00935 <span class="preprocessor"></span><span class="preprocessor">        #define TX_BD_FLAGS_TCP6_OFF0_MSK   (3&lt;&lt;1)</span>
<a name="l00936"></a>00936 <span class="preprocessor"></span><span class="preprocessor">        #define TX_BD_FLAGS_TCP6_OFF0_SHL   (1)</span>
<a name="l00937"></a>00937 <span class="preprocessor"></span><span class="preprocessor">        #define TX_BD_FLAGS_TCP_UDP_CKSUM   (1&lt;&lt;1)</span>
<a name="l00938"></a>00938 <span class="preprocessor"></span><span class="preprocessor">        #define TX_BD_FLAGS_IP_CKSUM        (1&lt;&lt;2)</span>
<a name="l00939"></a>00939 <span class="preprocessor"></span><span class="preprocessor">        #define TX_BD_FLAGS_VLAN_TAG        (1&lt;&lt;3)</span>
<a name="l00940"></a>00940 <span class="preprocessor"></span><span class="preprocessor">        #define TX_BD_FLAGS_COAL_NOW        (1&lt;&lt;4)</span>
<a name="l00941"></a>00941 <span class="preprocessor"></span><span class="preprocessor">        #define TX_BD_FLAGS_DONT_GEN_CRC    (1&lt;&lt;5)</span>
<a name="l00942"></a>00942 <span class="preprocessor"></span><span class="preprocessor">        #define TX_BD_FLAGS_END         (1&lt;&lt;6)</span>
<a name="l00943"></a>00943 <span class="preprocessor"></span><span class="preprocessor">        #define TX_BD_FLAGS_START       (1&lt;&lt;7)</span>
<a name="l00944"></a>00944 <span class="preprocessor"></span><span class="preprocessor">        #define TX_BD_FLAGS_SW_OPTION_WORD  (0x1f&lt;&lt;8)</span>
<a name="l00945"></a>00945 <span class="preprocessor"></span><span class="preprocessor">        #define TX_BD_FLAGS_TCP6_OFF4_SHL   (12)</span>
<a name="l00946"></a>00946 <span class="preprocessor"></span><span class="preprocessor">        #define TX_BD_FLAGS_SW_FLAGS        (1&lt;&lt;13)</span>
<a name="l00947"></a>00947 <span class="preprocessor"></span><span class="preprocessor">        #define TX_BD_FLAGS_SW_SNAP     (1&lt;&lt;14)</span>
<a name="l00948"></a>00948 <span class="preprocessor"></span><span class="preprocessor">        #define TX_BD_FLAGS_SW_LSO      (1&lt;&lt;15)</span>
<a name="l00949"></a>00949 <span class="preprocessor"></span>
<a name="l00950"></a>00950 };
<a name="l00951"></a>00951 
<a name="l00952"></a>00952 
<a name="l00953"></a>00953 <span class="comment">/*</span>
<a name="l00954"></a>00954 <span class="comment"> *  rx_bd definition</span>
<a name="l00955"></a>00955 <span class="comment"> */</span>
<a name="l00956"></a><a class="code" href="structrx__bd.html">00956</a> <span class="keyword">struct </span><a class="code" href="structrx__bd.html">rx_bd</a> {
<a name="l00957"></a>00957     u32 rx_bd_haddr_hi;
<a name="l00958"></a>00958     u32 rx_bd_haddr_lo;
<a name="l00959"></a>00959     u32 rx_bd_len;
<a name="l00960"></a>00960     u32 rx_bd_flags;
<a name="l00961"></a>00961 <span class="preprocessor">        #define RX_BD_FLAGS_NOPUSH      (1&lt;&lt;0)</span>
<a name="l00962"></a>00962 <span class="preprocessor"></span><span class="preprocessor">        #define RX_BD_FLAGS_DUMMY       (1&lt;&lt;1)</span>
<a name="l00963"></a>00963 <span class="preprocessor"></span><span class="preprocessor">        #define RX_BD_FLAGS_END         (1&lt;&lt;2)</span>
<a name="l00964"></a>00964 <span class="preprocessor"></span><span class="preprocessor">        #define RX_BD_FLAGS_START       (1&lt;&lt;3)</span>
<a name="l00965"></a>00965 <span class="preprocessor"></span>
<a name="l00966"></a>00966 };
<a name="l00967"></a>00967 
<a name="l00968"></a>00968 <span class="preprocessor">#define BNX2_RX_ALIGN           16</span>
<a name="l00969"></a>00969 <span class="preprocessor"></span>
<a name="l00970"></a>00970 <span class="comment">/*</span>
<a name="l00971"></a>00971 <span class="comment"> *  status_block definition</span>
<a name="l00972"></a>00972 <span class="comment"> */</span>
<a name="l00973"></a><a class="code" href="structstatus__block.html">00973</a> <span class="keyword">struct </span><a class="code" href="structstatus__block.html">status_block</a> {
<a name="l00974"></a>00974     <span class="keyword">volatile</span> u32 status_attn_bits;
<a name="l00975"></a>00975 <span class="preprocessor">        #define STATUS_ATTN_BITS_LINK_STATE     (1L&lt;&lt;0)</span>
<a name="l00976"></a>00976 <span class="preprocessor"></span><span class="preprocessor">        #define STATUS_ATTN_BITS_TX_SCHEDULER_ABORT (1L&lt;&lt;1)</span>
<a name="l00977"></a>00977 <span class="preprocessor"></span><span class="preprocessor">        #define STATUS_ATTN_BITS_TX_BD_READ_ABORT   (1L&lt;&lt;2)</span>
<a name="l00978"></a>00978 <span class="preprocessor"></span><span class="preprocessor">        #define STATUS_ATTN_BITS_TX_BD_CACHE_ABORT  (1L&lt;&lt;3)</span>
<a name="l00979"></a>00979 <span class="preprocessor"></span><span class="preprocessor">        #define STATUS_ATTN_BITS_TX_PROCESSOR_ABORT (1L&lt;&lt;4)</span>
<a name="l00980"></a>00980 <span class="preprocessor"></span><span class="preprocessor">        #define STATUS_ATTN_BITS_TX_DMA_ABORT       (1L&lt;&lt;5)</span>
<a name="l00981"></a>00981 <span class="preprocessor"></span><span class="preprocessor">        #define STATUS_ATTN_BITS_TX_PATCHUP_ABORT   (1L&lt;&lt;6)</span>
<a name="l00982"></a>00982 <span class="preprocessor"></span><span class="preprocessor">        #define STATUS_ATTN_BITS_TX_ASSEMBLER_ABORT (1L&lt;&lt;7)</span>
<a name="l00983"></a>00983 <span class="preprocessor"></span><span class="preprocessor">        #define STATUS_ATTN_BITS_RX_PARSER_MAC_ABORT    (1L&lt;&lt;8)</span>
<a name="l00984"></a>00984 <span class="preprocessor"></span><span class="preprocessor">        #define STATUS_ATTN_BITS_RX_PARSER_CATCHUP_ABORT    (1L&lt;&lt;9)</span>
<a name="l00985"></a>00985 <span class="preprocessor"></span><span class="preprocessor">        #define STATUS_ATTN_BITS_RX_MBUF_ABORT      (1L&lt;&lt;10)</span>
<a name="l00986"></a>00986 <span class="preprocessor"></span><span class="preprocessor">        #define STATUS_ATTN_BITS_RX_LOOKUP_ABORT    (1L&lt;&lt;11)</span>
<a name="l00987"></a>00987 <span class="preprocessor"></span><span class="preprocessor">        #define STATUS_ATTN_BITS_RX_PROCESSOR_ABORT (1L&lt;&lt;12)</span>
<a name="l00988"></a>00988 <span class="preprocessor"></span><span class="preprocessor">        #define STATUS_ATTN_BITS_RX_V2P_ABORT       (1L&lt;&lt;13)</span>
<a name="l00989"></a>00989 <span class="preprocessor"></span><span class="preprocessor">        #define STATUS_ATTN_BITS_RX_BD_CACHE_ABORT  (1L&lt;&lt;14)</span>
<a name="l00990"></a>00990 <span class="preprocessor"></span><span class="preprocessor">        #define STATUS_ATTN_BITS_RX_DMA_ABORT       (1L&lt;&lt;15)</span>
<a name="l00991"></a>00991 <span class="preprocessor"></span><span class="preprocessor">        #define STATUS_ATTN_BITS_COMPLETION_ABORT   (1L&lt;&lt;16)</span>
<a name="l00992"></a>00992 <span class="preprocessor"></span><span class="preprocessor">        #define STATUS_ATTN_BITS_HOST_COALESCE_ABORT    (1L&lt;&lt;17)</span>
<a name="l00993"></a>00993 <span class="preprocessor"></span><span class="preprocessor">        #define STATUS_ATTN_BITS_MAILBOX_QUEUE_ABORT    (1L&lt;&lt;18)</span>
<a name="l00994"></a>00994 <span class="preprocessor"></span><span class="preprocessor">        #define STATUS_ATTN_BITS_CONTEXT_ABORT      (1L&lt;&lt;19)</span>
<a name="l00995"></a>00995 <span class="preprocessor"></span><span class="preprocessor">        #define STATUS_ATTN_BITS_CMD_SCHEDULER_ABORT    (1L&lt;&lt;20)</span>
<a name="l00996"></a>00996 <span class="preprocessor"></span><span class="preprocessor">        #define STATUS_ATTN_BITS_CMD_PROCESSOR_ABORT    (1L&lt;&lt;21)</span>
<a name="l00997"></a>00997 <span class="preprocessor"></span><span class="preprocessor">        #define STATUS_ATTN_BITS_MGMT_PROCESSOR_ABORT   (1L&lt;&lt;22)</span>
<a name="l00998"></a>00998 <span class="preprocessor"></span><span class="preprocessor">        #define STATUS_ATTN_BITS_MAC_ABORT      (1L&lt;&lt;23)</span>
<a name="l00999"></a>00999 <span class="preprocessor"></span><span class="preprocessor">        #define STATUS_ATTN_BITS_TIMER_ABORT        (1L&lt;&lt;24)</span>
<a name="l01000"></a>01000 <span class="preprocessor"></span><span class="preprocessor">        #define STATUS_ATTN_BITS_DMAE_ABORT     (1L&lt;&lt;25)</span>
<a name="l01001"></a>01001 <span class="preprocessor"></span><span class="preprocessor">        #define STATUS_ATTN_BITS_FLSH_ABORT     (1L&lt;&lt;26)</span>
<a name="l01002"></a>01002 <span class="preprocessor"></span><span class="preprocessor">        #define STATUS_ATTN_BITS_GRC_ABORT      (1L&lt;&lt;27)</span>
<a name="l01003"></a>01003 <span class="preprocessor"></span><span class="preprocessor">        #define STATUS_ATTN_BITS_EPB_ERROR      (1L&lt;&lt;30)</span>
<a name="l01004"></a>01004 <span class="preprocessor"></span><span class="preprocessor">        #define STATUS_ATTN_BITS_PARITY_ERROR       (1L&lt;&lt;31)</span>
<a name="l01005"></a>01005 <span class="preprocessor"></span>
<a name="l01006"></a>01006     <span class="keyword">volatile</span> u32 status_attn_bits_ack;
<a name="l01007"></a>01007 <span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l01008"></a>01008 <span class="preprocessor"></span>    <span class="keyword">volatile</span> u16 status_tx_quick_consumer_index0;
<a name="l01009"></a>01009     <span class="keyword">volatile</span> u16 status_tx_quick_consumer_index1;
<a name="l01010"></a>01010     <span class="keyword">volatile</span> u16 status_tx_quick_consumer_index2;
<a name="l01011"></a>01011     <span class="keyword">volatile</span> u16 status_tx_quick_consumer_index3;
<a name="l01012"></a>01012     <span class="keyword">volatile</span> u16 status_rx_quick_consumer_index0;
<a name="l01013"></a>01013     <span class="keyword">volatile</span> u16 status_rx_quick_consumer_index1;
<a name="l01014"></a>01014     <span class="keyword">volatile</span> u16 status_rx_quick_consumer_index2;
<a name="l01015"></a>01015     <span class="keyword">volatile</span> u16 status_rx_quick_consumer_index3;
<a name="l01016"></a>01016     <span class="keyword">volatile</span> u16 status_rx_quick_consumer_index4;
<a name="l01017"></a>01017     <span class="keyword">volatile</span> u16 status_rx_quick_consumer_index5;
<a name="l01018"></a>01018     <span class="keyword">volatile</span> u16 status_rx_quick_consumer_index6;
<a name="l01019"></a>01019     <span class="keyword">volatile</span> u16 status_rx_quick_consumer_index7;
<a name="l01020"></a>01020     <span class="keyword">volatile</span> u16 status_rx_quick_consumer_index8;
<a name="l01021"></a>01021     <span class="keyword">volatile</span> u16 status_rx_quick_consumer_index9;
<a name="l01022"></a>01022     <span class="keyword">volatile</span> u16 status_rx_quick_consumer_index10;
<a name="l01023"></a>01023     <span class="keyword">volatile</span> u16 status_rx_quick_consumer_index11;
<a name="l01024"></a>01024     <span class="keyword">volatile</span> u16 status_rx_quick_consumer_index12;
<a name="l01025"></a>01025     <span class="keyword">volatile</span> u16 status_rx_quick_consumer_index13;
<a name="l01026"></a>01026     <span class="keyword">volatile</span> u16 status_rx_quick_consumer_index14;
<a name="l01027"></a>01027     <span class="keyword">volatile</span> u16 status_rx_quick_consumer_index15;
<a name="l01028"></a>01028     <span class="keyword">volatile</span> u16 status_completion_producer_index;
<a name="l01029"></a>01029     <span class="keyword">volatile</span> u16 status_cmd_consumer_index;
<a name="l01030"></a>01030     <span class="keyword">volatile</span> u16 status_idx;
<a name="l01031"></a>01031     <span class="keyword">volatile</span> u8 status_unused;
<a name="l01032"></a>01032     <span class="keyword">volatile</span> u8 status_blk_num;
<a name="l01033"></a>01033 <span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l01034"></a>01034 <span class="preprocessor"></span>    <span class="keyword">volatile</span> u16 status_tx_quick_consumer_index1;
<a name="l01035"></a>01035     <span class="keyword">volatile</span> u16 status_tx_quick_consumer_index0;
<a name="l01036"></a>01036     <span class="keyword">volatile</span> u16 status_tx_quick_consumer_index3;
<a name="l01037"></a>01037     <span class="keyword">volatile</span> u16 status_tx_quick_consumer_index2;
<a name="l01038"></a>01038     <span class="keyword">volatile</span> u16 status_rx_quick_consumer_index1;
<a name="l01039"></a>01039     <span class="keyword">volatile</span> u16 status_rx_quick_consumer_index0;
<a name="l01040"></a>01040     <span class="keyword">volatile</span> u16 status_rx_quick_consumer_index3;
<a name="l01041"></a>01041     <span class="keyword">volatile</span> u16 status_rx_quick_consumer_index2;
<a name="l01042"></a>01042     <span class="keyword">volatile</span> u16 status_rx_quick_consumer_index5;
<a name="l01043"></a>01043     <span class="keyword">volatile</span> u16 status_rx_quick_consumer_index4;
<a name="l01044"></a>01044     <span class="keyword">volatile</span> u16 status_rx_quick_consumer_index7;
<a name="l01045"></a>01045     <span class="keyword">volatile</span> u16 status_rx_quick_consumer_index6;
<a name="l01046"></a>01046     <span class="keyword">volatile</span> u16 status_rx_quick_consumer_index9;
<a name="l01047"></a>01047     <span class="keyword">volatile</span> u16 status_rx_quick_consumer_index8;
<a name="l01048"></a>01048     <span class="keyword">volatile</span> u16 status_rx_quick_consumer_index11;
<a name="l01049"></a>01049     <span class="keyword">volatile</span> u16 status_rx_quick_consumer_index10;
<a name="l01050"></a>01050     <span class="keyword">volatile</span> u16 status_rx_quick_consumer_index13;
<a name="l01051"></a>01051     <span class="keyword">volatile</span> u16 status_rx_quick_consumer_index12;
<a name="l01052"></a>01052     <span class="keyword">volatile</span> u16 status_rx_quick_consumer_index15;
<a name="l01053"></a>01053     <span class="keyword">volatile</span> u16 status_rx_quick_consumer_index14;
<a name="l01054"></a>01054     <span class="keyword">volatile</span> u16 status_cmd_consumer_index;
<a name="l01055"></a>01055     <span class="keyword">volatile</span> u16 status_completion_producer_index;
<a name="l01056"></a>01056     <span class="keyword">volatile</span> u8 status_blk_num;
<a name="l01057"></a>01057     <span class="keyword">volatile</span> u8 status_unused;
<a name="l01058"></a>01058     <span class="keyword">volatile</span> u16 status_idx;
<a name="l01059"></a>01059 <span class="preprocessor">#endif</span>
<a name="l01060"></a>01060 <span class="preprocessor"></span>};
<a name="l01061"></a>01061 
<a name="l01062"></a>01062 
<a name="l01063"></a>01063 <span class="comment">/*</span>
<a name="l01064"></a>01064 <span class="comment"> *  status_block definition</span>
<a name="l01065"></a>01065 <span class="comment"> */</span>
<a name="l01066"></a><a class="code" href="structstatus__block__msix.html">01066</a> <span class="keyword">struct </span><a class="code" href="structstatus__block__msix.html">status_block_msix</a> {
<a name="l01067"></a>01067 <span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l01068"></a>01068 <span class="preprocessor"></span>    <span class="keyword">volatile</span> u16 status_tx_quick_consumer_index;
<a name="l01069"></a>01069     <span class="keyword">volatile</span> u16 status_rx_quick_consumer_index;
<a name="l01070"></a>01070     <span class="keyword">volatile</span> u16 status_completion_producer_index;
<a name="l01071"></a>01071     <span class="keyword">volatile</span> u16 status_cmd_consumer_index;
<a name="l01072"></a>01072     <span class="keyword">volatile</span> u32 status_unused;
<a name="l01073"></a>01073     <span class="keyword">volatile</span> u16 status_idx;
<a name="l01074"></a>01074     <span class="keyword">volatile</span> u8 status_unused2;
<a name="l01075"></a>01075     <span class="keyword">volatile</span> u8 status_blk_num;
<a name="l01076"></a>01076 <span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l01077"></a>01077 <span class="preprocessor"></span>    <span class="keyword">volatile</span> u16 status_rx_quick_consumer_index;
<a name="l01078"></a>01078     <span class="keyword">volatile</span> u16 status_tx_quick_consumer_index;
<a name="l01079"></a>01079     <span class="keyword">volatile</span> u16 status_cmd_consumer_index;
<a name="l01080"></a>01080     <span class="keyword">volatile</span> u16 status_completion_producer_index;
<a name="l01081"></a>01081     <span class="keyword">volatile</span> u32 status_unused;
<a name="l01082"></a>01082     <span class="keyword">volatile</span> u8 status_blk_num;
<a name="l01083"></a>01083     <span class="keyword">volatile</span> u8 status_unused2;
<a name="l01084"></a>01084     <span class="keyword">volatile</span> u16 status_idx;
<a name="l01085"></a>01085 <span class="preprocessor">#endif</span>
<a name="l01086"></a>01086 <span class="preprocessor"></span>};
<a name="l01087"></a>01087 
<a name="l01088"></a>01088 <span class="preprocessor">#define BNX2_SBLK_MSIX_ALIGN_SIZE   128</span>
<a name="l01089"></a>01089 <span class="preprocessor"></span>
<a name="l01090"></a>01090 
<a name="l01091"></a>01091 <span class="comment">/*</span>
<a name="l01092"></a>01092 <span class="comment"> *  statistics_block definition</span>
<a name="l01093"></a>01093 <span class="comment"> */</span>
<a name="l01094"></a><a class="code" href="structstatistics__block.html">01094</a> <span class="keyword">struct </span><a class="code" href="structstatistics__block.html">statistics_block</a> {
<a name="l01095"></a>01095     u32 stat_IfHCInOctets_hi;
<a name="l01096"></a>01096     u32 stat_IfHCInOctets_lo;
<a name="l01097"></a>01097     u32 stat_IfHCInBadOctets_hi;
<a name="l01098"></a>01098     u32 stat_IfHCInBadOctets_lo;
<a name="l01099"></a>01099     u32 stat_IfHCOutOctets_hi;
<a name="l01100"></a>01100     u32 stat_IfHCOutOctets_lo;
<a name="l01101"></a>01101     u32 stat_IfHCOutBadOctets_hi;
<a name="l01102"></a>01102     u32 stat_IfHCOutBadOctets_lo;
<a name="l01103"></a>01103     u32 stat_IfHCInUcastPkts_hi;
<a name="l01104"></a>01104     u32 stat_IfHCInUcastPkts_lo;
<a name="l01105"></a>01105     u32 stat_IfHCInMulticastPkts_hi;
<a name="l01106"></a>01106     u32 stat_IfHCInMulticastPkts_lo;
<a name="l01107"></a>01107     u32 stat_IfHCInBroadcastPkts_hi;
<a name="l01108"></a>01108     u32 stat_IfHCInBroadcastPkts_lo;
<a name="l01109"></a>01109     u32 stat_IfHCOutUcastPkts_hi;
<a name="l01110"></a>01110     u32 stat_IfHCOutUcastPkts_lo;
<a name="l01111"></a>01111     u32 stat_IfHCOutMulticastPkts_hi;
<a name="l01112"></a>01112     u32 stat_IfHCOutMulticastPkts_lo;
<a name="l01113"></a>01113     u32 stat_IfHCOutBroadcastPkts_hi;
<a name="l01114"></a>01114     u32 stat_IfHCOutBroadcastPkts_lo;
<a name="l01115"></a>01115     u32 stat_emac_tx_stat_dot3statsinternalmactransmiterrors;
<a name="l01116"></a>01116     u32 stat_Dot3StatsCarrierSenseErrors;
<a name="l01117"></a>01117     u32 stat_Dot3StatsFCSErrors;
<a name="l01118"></a>01118     u32 stat_Dot3StatsAlignmentErrors;
<a name="l01119"></a>01119     u32 stat_Dot3StatsSingleCollisionFrames;
<a name="l01120"></a>01120     u32 stat_Dot3StatsMultipleCollisionFrames;
<a name="l01121"></a>01121     u32 stat_Dot3StatsDeferredTransmissions;
<a name="l01122"></a>01122     u32 stat_Dot3StatsExcessiveCollisions;
<a name="l01123"></a>01123     u32 stat_Dot3StatsLateCollisions;
<a name="l01124"></a>01124     u32 stat_EtherStatsCollisions;
<a name="l01125"></a>01125     u32 stat_EtherStatsFragments;
<a name="l01126"></a>01126     u32 stat_EtherStatsJabbers;
<a name="l01127"></a>01127     u32 stat_EtherStatsUndersizePkts;
<a name="l01128"></a>01128     u32 stat_EtherStatsOverrsizePkts;
<a name="l01129"></a>01129     u32 stat_EtherStatsPktsRx64Octets;
<a name="l01130"></a>01130     u32 stat_EtherStatsPktsRx65Octetsto127Octets;
<a name="l01131"></a>01131     u32 stat_EtherStatsPktsRx128Octetsto255Octets;
<a name="l01132"></a>01132     u32 stat_EtherStatsPktsRx256Octetsto511Octets;
<a name="l01133"></a>01133     u32 stat_EtherStatsPktsRx512Octetsto1023Octets;
<a name="l01134"></a>01134     u32 stat_EtherStatsPktsRx1024Octetsto1522Octets;
<a name="l01135"></a>01135     u32 stat_EtherStatsPktsRx1523Octetsto9022Octets;
<a name="l01136"></a>01136     u32 stat_EtherStatsPktsTx64Octets;
<a name="l01137"></a>01137     u32 stat_EtherStatsPktsTx65Octetsto127Octets;
<a name="l01138"></a>01138     u32 stat_EtherStatsPktsTx128Octetsto255Octets;
<a name="l01139"></a>01139     u32 stat_EtherStatsPktsTx256Octetsto511Octets;
<a name="l01140"></a>01140     u32 stat_EtherStatsPktsTx512Octetsto1023Octets;
<a name="l01141"></a>01141     u32 stat_EtherStatsPktsTx1024Octetsto1522Octets;
<a name="l01142"></a>01142     u32 stat_EtherStatsPktsTx1523Octetsto9022Octets;
<a name="l01143"></a>01143     u32 stat_XonPauseFramesReceived;
<a name="l01144"></a>01144     u32 stat_XoffPauseFramesReceived;
<a name="l01145"></a>01145     u32 stat_OutXonSent;
<a name="l01146"></a>01146     u32 stat_OutXoffSent;
<a name="l01147"></a>01147     u32 stat_FlowControlDone;
<a name="l01148"></a>01148     u32 stat_MacControlFramesReceived;
<a name="l01149"></a>01149     u32 stat_XoffStateEntered;
<a name="l01150"></a>01150     u32 stat_IfInFramesL2FilterDiscards;
<a name="l01151"></a>01151     u32 stat_IfInRuleCheckerDiscards;
<a name="l01152"></a>01152     u32 stat_IfInFTQDiscards;
<a name="l01153"></a>01153     u32 stat_IfInMBUFDiscards;
<a name="l01154"></a>01154     u32 stat_IfInRuleCheckerP4Hit;
<a name="l01155"></a>01155     u32 stat_CatchupInRuleCheckerDiscards;
<a name="l01156"></a>01156     u32 stat_CatchupInFTQDiscards;
<a name="l01157"></a>01157     u32 stat_CatchupInMBUFDiscards;
<a name="l01158"></a>01158     u32 stat_CatchupInRuleCheckerP4Hit;
<a name="l01159"></a>01159     u32 stat_GenStat00;
<a name="l01160"></a>01160     u32 stat_GenStat01;
<a name="l01161"></a>01161     u32 stat_GenStat02;
<a name="l01162"></a>01162     u32 stat_GenStat03;
<a name="l01163"></a>01163     u32 stat_GenStat04;
<a name="l01164"></a>01164     u32 stat_GenStat05;
<a name="l01165"></a>01165     u32 stat_GenStat06;
<a name="l01166"></a>01166     u32 stat_GenStat07;
<a name="l01167"></a>01167     u32 stat_GenStat08;
<a name="l01168"></a>01168     u32 stat_GenStat09;
<a name="l01169"></a>01169     u32 stat_GenStat10;
<a name="l01170"></a>01170     u32 stat_GenStat11;
<a name="l01171"></a>01171     u32 stat_GenStat12;
<a name="l01172"></a>01172     u32 stat_GenStat13;
<a name="l01173"></a>01173     u32 stat_GenStat14;
<a name="l01174"></a>01174     u32 stat_GenStat15;
<a name="l01175"></a>01175     u32 stat_FwRxDrop;
<a name="l01176"></a>01176 };
<a name="l01177"></a>01177 
<a name="l01178"></a>01178 
<a name="l01179"></a>01179 <span class="comment">/*</span>
<a name="l01180"></a>01180 <span class="comment"> *  l2_fhdr definition</span>
<a name="l01181"></a>01181 <span class="comment"> */</span>
<a name="l01182"></a><a class="code" href="structl2__fhdr.html">01182</a> <span class="keyword">struct </span><a class="code" href="structl2__fhdr.html">l2_fhdr</a> {
<a name="l01183"></a>01183     u32 l2_fhdr_status;
<a name="l01184"></a>01184 <span class="preprocessor">        #define L2_FHDR_STATUS_RULE_CLASS   (0x7&lt;&lt;0)</span>
<a name="l01185"></a>01185 <span class="preprocessor"></span><span class="preprocessor">        #define L2_FHDR_STATUS_RULE_P2      (1&lt;&lt;3)</span>
<a name="l01186"></a>01186 <span class="preprocessor"></span><span class="preprocessor">        #define L2_FHDR_STATUS_RULE_P3      (1&lt;&lt;4)</span>
<a name="l01187"></a>01187 <span class="preprocessor"></span><span class="preprocessor">        #define L2_FHDR_STATUS_RULE_P4      (1&lt;&lt;5)</span>
<a name="l01188"></a>01188 <span class="preprocessor"></span><span class="preprocessor">        #define L2_FHDR_STATUS_L2_VLAN_TAG  (1&lt;&lt;6)</span>
<a name="l01189"></a>01189 <span class="preprocessor"></span><span class="preprocessor">        #define L2_FHDR_STATUS_L2_LLC_SNAP  (1&lt;&lt;7)</span>
<a name="l01190"></a>01190 <span class="preprocessor"></span><span class="preprocessor">        #define L2_FHDR_STATUS_RSS_HASH     (1&lt;&lt;8)</span>
<a name="l01191"></a>01191 <span class="preprocessor"></span><span class="preprocessor">        #define L2_FHDR_STATUS_IP_DATAGRAM  (1&lt;&lt;13)</span>
<a name="l01192"></a>01192 <span class="preprocessor"></span><span class="preprocessor">        #define L2_FHDR_STATUS_TCP_SEGMENT  (1&lt;&lt;14)</span>
<a name="l01193"></a>01193 <span class="preprocessor"></span><span class="preprocessor">        #define L2_FHDR_STATUS_UDP_DATAGRAM (1&lt;&lt;15)</span>
<a name="l01194"></a>01194 <span class="preprocessor"></span>
<a name="l01195"></a>01195 <span class="preprocessor">        #define L2_FHDR_STATUS_SPLIT        (1&lt;&lt;16)</span>
<a name="l01196"></a>01196 <span class="preprocessor"></span><span class="preprocessor">        #define L2_FHDR_ERRORS_BAD_CRC      (1&lt;&lt;17)</span>
<a name="l01197"></a>01197 <span class="preprocessor"></span><span class="preprocessor">        #define L2_FHDR_ERRORS_PHY_DECODE   (1&lt;&lt;18)</span>
<a name="l01198"></a>01198 <span class="preprocessor"></span><span class="preprocessor">        #define L2_FHDR_ERRORS_ALIGNMENT    (1&lt;&lt;19)</span>
<a name="l01199"></a>01199 <span class="preprocessor"></span><span class="preprocessor">        #define L2_FHDR_ERRORS_TOO_SHORT    (1&lt;&lt;20)</span>
<a name="l01200"></a>01200 <span class="preprocessor"></span><span class="preprocessor">        #define L2_FHDR_ERRORS_GIANT_FRAME  (1&lt;&lt;21)</span>
<a name="l01201"></a>01201 <span class="preprocessor"></span><span class="preprocessor">        #define L2_FHDR_ERRORS_TCP_XSUM     (1&lt;&lt;28)</span>
<a name="l01202"></a>01202 <span class="preprocessor"></span><span class="preprocessor">        #define L2_FHDR_ERRORS_UDP_XSUM     (1&lt;&lt;31)</span>
<a name="l01203"></a>01203 <span class="preprocessor"></span>
<a name="l01204"></a>01204     u32 l2_fhdr_hash;
<a name="l01205"></a>01205 <span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l01206"></a>01206 <span class="preprocessor"></span>    u16 l2_fhdr_pkt_len;
<a name="l01207"></a>01207     u16 l2_fhdr_vlan_tag;
<a name="l01208"></a>01208     u16 l2_fhdr_ip_xsum;
<a name="l01209"></a>01209     u16 l2_fhdr_tcp_udp_xsum;
<a name="l01210"></a>01210 <span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l01211"></a>01211 <span class="preprocessor"></span>    u16 l2_fhdr_vlan_tag;
<a name="l01212"></a>01212     u16 l2_fhdr_pkt_len;
<a name="l01213"></a>01213     u16 l2_fhdr_tcp_udp_xsum;
<a name="l01214"></a>01214     u16 l2_fhdr_ip_xsum;
<a name="l01215"></a>01215 <span class="preprocessor">#endif</span>
<a name="l01216"></a>01216 <span class="preprocessor"></span>};
<a name="l01217"></a>01217 
<a name="l01218"></a>01218 <span class="preprocessor">#define BNX2_RX_OFFSET      (sizeof(struct l2_fhdr) + 2)</span>
<a name="l01219"></a>01219 <span class="preprocessor"></span>
<a name="l01220"></a>01220 <span class="comment">/*</span>
<a name="l01221"></a>01221 <span class="comment"> *  l2_context definition</span>
<a name="l01222"></a>01222 <span class="comment"> */</span>
<a name="l01223"></a>01223 <span class="preprocessor">#define BNX2_L2CTX_TYPE                 0x00000000</span>
<a name="l01224"></a>01224 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_L2CTX_TYPE_SIZE_L2              ((0xc0/0x20)&lt;&lt;16)</span>
<a name="l01225"></a>01225 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_L2CTX_TYPE_TYPE                 (0xf&lt;&lt;28)</span>
<a name="l01226"></a>01226 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_L2CTX_TYPE_TYPE_EMPTY           (0&lt;&lt;28)</span>
<a name="l01227"></a>01227 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_L2CTX_TYPE_TYPE_L2              (1&lt;&lt;28)</span>
<a name="l01228"></a>01228 <span class="preprocessor"></span>
<a name="l01229"></a>01229 <span class="preprocessor">#define BNX2_L2CTX_TX_HOST_BIDX             0x00000088</span>
<a name="l01230"></a>01230 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_L2CTX_EST_NBD              0x00000088</span>
<a name="l01231"></a>01231 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_L2CTX_CMD_TYPE             0x00000088</span>
<a name="l01232"></a>01232 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_L2CTX_CMD_TYPE_TYPE             (0xf&lt;&lt;24)</span>
<a name="l01233"></a>01233 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_L2CTX_CMD_TYPE_TYPE_L2          (0&lt;&lt;24)</span>
<a name="l01234"></a>01234 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_L2CTX_CMD_TYPE_TYPE_TCP             (1&lt;&lt;24)</span>
<a name="l01235"></a>01235 <span class="preprocessor"></span>
<a name="l01236"></a>01236 <span class="preprocessor">#define BNX2_L2CTX_TX_HOST_BSEQ             0x00000090</span>
<a name="l01237"></a>01237 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_L2CTX_TSCH_BSEQ                0x00000094</span>
<a name="l01238"></a>01238 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_L2CTX_TBDR_BSEQ                0x00000098</span>
<a name="l01239"></a>01239 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_L2CTX_TBDR_BOFF                0x0000009c</span>
<a name="l01240"></a>01240 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_L2CTX_TBDR_BIDX                0x0000009c</span>
<a name="l01241"></a>01241 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_L2CTX_TBDR_BHADDR_HI           0x000000a0</span>
<a name="l01242"></a>01242 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_L2CTX_TBDR_BHADDR_LO           0x000000a4</span>
<a name="l01243"></a>01243 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_L2CTX_TXP_BOFF             0x000000a8</span>
<a name="l01244"></a>01244 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_L2CTX_TXP_BIDX             0x000000a8</span>
<a name="l01245"></a>01245 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_L2CTX_TXP_BSEQ             0x000000ac</span>
<a name="l01246"></a>01246 <span class="preprocessor"></span>
<a name="l01247"></a>01247 <span class="preprocessor">#define BNX2_L2CTX_TYPE_XI              0x00000080</span>
<a name="l01248"></a>01248 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_L2CTX_CMD_TYPE_XI              0x00000240</span>
<a name="l01249"></a>01249 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_L2CTX_TBDR_BHADDR_HI_XI            0x00000258</span>
<a name="l01250"></a>01250 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_L2CTX_TBDR_BHADDR_LO_XI            0x0000025c</span>
<a name="l01251"></a>01251 <span class="preprocessor"></span>
<a name="l01252"></a>01252 <span class="comment">/*</span>
<a name="l01253"></a>01253 <span class="comment"> *  l2_bd_chain_context definition</span>
<a name="l01254"></a>01254 <span class="comment"> */</span>
<a name="l01255"></a>01255 <span class="preprocessor">#define BNX2_L2CTX_BD_PRE_READ              0x00000000</span>
<a name="l01256"></a>01256 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_L2CTX_CTX_SIZE             0x00000000</span>
<a name="l01257"></a>01257 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_L2CTX_CTX_TYPE             0x00000000</span>
<a name="l01258"></a>01258 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_L2CTX_LO_WATER_MARK_DEFAULT         4</span>
<a name="l01259"></a>01259 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_L2CTX_LO_WATER_MARK_SCALE           4</span>
<a name="l01260"></a>01260 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_L2CTX_LO_WATER_MARK_DIS             0</span>
<a name="l01261"></a>01261 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_L2CTX_HI_WATER_MARK_SHIFT           4</span>
<a name="l01262"></a>01262 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_L2CTX_HI_WATER_MARK_SCALE           16</span>
<a name="l01263"></a>01263 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_L2CTX_WATER_MARKS_MSK           0x000000ff</span>
<a name="l01264"></a>01264 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_L2CTX_CTX_TYPE_SIZE_L2          ((0x20/20)&lt;&lt;16)</span>
<a name="l01265"></a>01265 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_L2CTX_CTX_TYPE_CTX_BD_CHN_TYPE      (0xf&lt;&lt;28)</span>
<a name="l01266"></a>01266 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_L2CTX_CTX_TYPE_CTX_BD_CHN_TYPE_UNDEFINED    (0&lt;&lt;28)</span>
<a name="l01267"></a>01267 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_L2CTX_CTX_TYPE_CTX_BD_CHN_TYPE_VALUE    (1&lt;&lt;28)</span>
<a name="l01268"></a>01268 <span class="preprocessor"></span>
<a name="l01269"></a>01269 <span class="preprocessor">#define BNX2_L2CTX_HOST_BDIDX               0x00000004</span>
<a name="l01270"></a>01270 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_L2CTX_L5_STATUSB_NUM_SHIFT          16</span>
<a name="l01271"></a>01271 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_L2CTX_L2_STATUSB_NUM_SHIFT          24</span>
<a name="l01272"></a>01272 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_L2CTX_L5_STATUSB_NUM(sb_id)        \</span>
<a name="l01273"></a>01273 <span class="preprocessor">    (((sb_id) &gt; 0) ? (((sb_id) + 7) &lt;&lt; BNX2_L2CTX_L5_STATUSB_NUM_SHIFT) : 0)</span>
<a name="l01274"></a>01274 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_L2CTX_L2_STATUSB_NUM(sb_id)        \</span>
<a name="l01275"></a>01275 <span class="preprocessor">    (((sb_id) &gt; 0) ? (((sb_id) + 7) &lt;&lt; BNX2_L2CTX_L2_STATUSB_NUM_SHIFT) : 0)</span>
<a name="l01276"></a>01276 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_L2CTX_HOST_BSEQ                0x00000008</span>
<a name="l01277"></a>01277 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_L2CTX_NX_BSEQ              0x0000000c</span>
<a name="l01278"></a>01278 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_L2CTX_NX_BDHADDR_HI            0x00000010</span>
<a name="l01279"></a>01279 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_L2CTX_NX_BDHADDR_LO            0x00000014</span>
<a name="l01280"></a>01280 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_L2CTX_NX_BDIDX             0x00000018</span>
<a name="l01281"></a>01281 <span class="preprocessor"></span>
<a name="l01282"></a>01282 <span class="preprocessor">#define BNX2_L2CTX_HOST_PG_BDIDX            0x00000044</span>
<a name="l01283"></a>01283 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_L2CTX_PG_BUF_SIZE              0x00000048</span>
<a name="l01284"></a>01284 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_L2CTX_RBDC_KEY             0x0000004c</span>
<a name="l01285"></a>01285 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_L2CTX_RBDC_JUMBO_KEY            0x3ffe</span>
<a name="l01286"></a>01286 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_L2CTX_NX_PG_BDHADDR_HI         0x00000050</span>
<a name="l01287"></a>01287 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_L2CTX_NX_PG_BDHADDR_LO         0x00000054</span>
<a name="l01288"></a>01288 <span class="preprocessor"></span>
<a name="l01289"></a>01289 <span class="comment">/*</span>
<a name="l01290"></a>01290 <span class="comment"> *  pci_config_l definition</span>
<a name="l01291"></a>01291 <span class="comment"> *  offset: 0000</span>
<a name="l01292"></a>01292 <span class="comment"> */</span>
<a name="l01293"></a>01293 <span class="preprocessor">#define BNX2_PCICFG_MSI_CONTROL             0x00000058</span>
<a name="l01294"></a>01294 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCICFG_MSI_CONTROL_ENABLE           (1L&lt;&lt;16)</span>
<a name="l01295"></a>01295 <span class="preprocessor"></span>
<a name="l01296"></a>01296 <span class="preprocessor">#define BNX2_PCICFG_MISC_CONFIG             0x00000068</span>
<a name="l01297"></a>01297 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCICFG_MISC_CONFIG_TARGET_BYTE_SWAP     (1L&lt;&lt;2)</span>
<a name="l01298"></a>01298 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCICFG_MISC_CONFIG_TARGET_MB_WORD_SWAP  (1L&lt;&lt;3)</span>
<a name="l01299"></a>01299 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCICFG_MISC_CONFIG_RESERVED1        (1L&lt;&lt;4)</span>
<a name="l01300"></a>01300 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCICFG_MISC_CONFIG_CLOCK_CTL_ENA        (1L&lt;&lt;5)</span>
<a name="l01301"></a>01301 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCICFG_MISC_CONFIG_TARGET_GRC_WORD_SWAP     (1L&lt;&lt;6)</span>
<a name="l01302"></a>01302 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCICFG_MISC_CONFIG_REG_WINDOW_ENA       (1L&lt;&lt;7)</span>
<a name="l01303"></a>01303 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCICFG_MISC_CONFIG_CORE_RST_REQ         (1L&lt;&lt;8)</span>
<a name="l01304"></a>01304 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCICFG_MISC_CONFIG_CORE_RST_BSY         (1L&lt;&lt;9)</span>
<a name="l01305"></a>01305 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCICFG_MISC_CONFIG_GRC_WIN1_SWAP_EN     (1L&lt;&lt;10)</span>
<a name="l01306"></a>01306 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCICFG_MISC_CONFIG_GRC_WIN2_SWAP_EN     (1L&lt;&lt;11)</span>
<a name="l01307"></a>01307 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCICFG_MISC_CONFIG_GRC_WIN3_SWAP_EN     (1L&lt;&lt;12)</span>
<a name="l01308"></a>01308 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCICFG_MISC_CONFIG_ASIC_METAL_REV       (0xffL&lt;&lt;16)</span>
<a name="l01309"></a>01309 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCICFG_MISC_CONFIG_ASIC_BASE_REV        (0xfL&lt;&lt;24)</span>
<a name="l01310"></a>01310 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCICFG_MISC_CONFIG_ASIC_ID          (0xfL&lt;&lt;28)</span>
<a name="l01311"></a>01311 <span class="preprocessor"></span>
<a name="l01312"></a>01312 <span class="preprocessor">#define BNX2_PCICFG_MISC_STATUS             0x0000006c</span>
<a name="l01313"></a>01313 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCICFG_MISC_STATUS_INTA_VALUE       (1L&lt;&lt;0)</span>
<a name="l01314"></a>01314 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCICFG_MISC_STATUS_32BIT_DET        (1L&lt;&lt;1)</span>
<a name="l01315"></a>01315 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCICFG_MISC_STATUS_M66EN            (1L&lt;&lt;2)</span>
<a name="l01316"></a>01316 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCICFG_MISC_STATUS_PCIX_DET         (1L&lt;&lt;3)</span>
<a name="l01317"></a>01317 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCICFG_MISC_STATUS_PCIX_SPEED       (0x3L&lt;&lt;4)</span>
<a name="l01318"></a>01318 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCICFG_MISC_STATUS_PCIX_SPEED_66        (0L&lt;&lt;4)</span>
<a name="l01319"></a>01319 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCICFG_MISC_STATUS_PCIX_SPEED_100       (1L&lt;&lt;4)</span>
<a name="l01320"></a>01320 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCICFG_MISC_STATUS_PCIX_SPEED_133       (2L&lt;&lt;4)</span>
<a name="l01321"></a>01321 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCICFG_MISC_STATUS_PCIX_SPEED_PCI_MODE  (3L&lt;&lt;4)</span>
<a name="l01322"></a>01322 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCICFG_MISC_STATUS_BAD_MEM_WRITE_BE     (1L&lt;&lt;8)</span>
<a name="l01323"></a>01323 <span class="preprocessor"></span>
<a name="l01324"></a>01324 <span class="preprocessor">#define BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS      0x00000070</span>
<a name="l01325"></a>01325 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET   (0xfL&lt;&lt;0)</span>
<a name="l01326"></a>01326 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_32MHZ     (0L&lt;&lt;0)</span>
<a name="l01327"></a>01327 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_38MHZ     (1L&lt;&lt;0)</span>
<a name="l01328"></a>01328 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_48MHZ     (2L&lt;&lt;0)</span>
<a name="l01329"></a>01329 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_55MHZ     (3L&lt;&lt;0)</span>
<a name="l01330"></a>01330 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_66MHZ     (4L&lt;&lt;0)</span>
<a name="l01331"></a>01331 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_80MHZ     (5L&lt;&lt;0)</span>
<a name="l01332"></a>01332 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_95MHZ     (6L&lt;&lt;0)</span>
<a name="l01333"></a>01333 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_133MHZ    (7L&lt;&lt;0)</span>
<a name="l01334"></a>01334 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_LOW   (0xfL&lt;&lt;0)</span>
<a name="l01335"></a>01335 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_DISABLE  (1L&lt;&lt;6)</span>
<a name="l01336"></a>01336 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_ALT  (1L&lt;&lt;7)</span>
<a name="l01337"></a>01337 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_ALT_SRC  (0x7L&lt;&lt;8)</span>
<a name="l01338"></a>01338 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_ALT_SRC_UNDEF    (0L&lt;&lt;8)</span>
<a name="l01339"></a>01339 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_ALT_SRC_12   (1L&lt;&lt;8)</span>
<a name="l01340"></a>01340 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_ALT_SRC_6    (2L&lt;&lt;8)</span>
<a name="l01341"></a>01341 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_ALT_SRC_62   (4L&lt;&lt;8)</span>
<a name="l01342"></a>01342 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_MIN_POWER     (1L&lt;&lt;11)</span>
<a name="l01343"></a>01343 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED    (0xfL&lt;&lt;12)</span>
<a name="l01344"></a>01344 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED_100    (0L&lt;&lt;12)</span>
<a name="l01345"></a>01345 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED_80     (1L&lt;&lt;12)</span>
<a name="l01346"></a>01346 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED_50     (2L&lt;&lt;12)</span>
<a name="l01347"></a>01347 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED_40     (4L&lt;&lt;12)</span>
<a name="l01348"></a>01348 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED_25     (8L&lt;&lt;12)</span>
<a name="l01349"></a>01349 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_PLL_STOP     (1L&lt;&lt;16)</span>
<a name="l01350"></a>01350 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_RESERVED_17   (1L&lt;&lt;17)</span>
<a name="l01351"></a>01351 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_RESERVED_18   (1L&lt;&lt;18)</span>
<a name="l01352"></a>01352 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_RESERVED_19   (1L&lt;&lt;19)</span>
<a name="l01353"></a>01353 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_RESERVED  (0xfffL&lt;&lt;20)</span>
<a name="l01354"></a>01354 <span class="preprocessor"></span>
<a name="l01355"></a>01355 <span class="preprocessor">#define BNX2_PCICFG_REG_WINDOW_ADDRESS          0x00000078</span>
<a name="l01356"></a>01356 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCICFG_REG_WINDOW_ADDRESS_VAL       (0xfffffL&lt;&lt;2)</span>
<a name="l01357"></a>01357 <span class="preprocessor"></span>
<a name="l01358"></a>01358 <span class="preprocessor">#define BNX2_PCICFG_REG_WINDOW              0x00000080</span>
<a name="l01359"></a>01359 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCICFG_INT_ACK_CMD             0x00000084</span>
<a name="l01360"></a>01360 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCICFG_INT_ACK_CMD_INDEX            (0xffffL&lt;&lt;0)</span>
<a name="l01361"></a>01361 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCICFG_INT_ACK_CMD_INDEX_VALID      (1L&lt;&lt;16)</span>
<a name="l01362"></a>01362 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCICFG_INT_ACK_CMD_USE_INT_HC_PARAM     (1L&lt;&lt;17)</span>
<a name="l01363"></a>01363 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCICFG_INT_ACK_CMD_MASK_INT         (1L&lt;&lt;18)</span>
<a name="l01364"></a>01364 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCICFG_INT_ACK_CMD_INTERRUPT_NUM        (0xfL&lt;&lt;24)</span>
<a name="l01365"></a>01365 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCICFG_INT_ACK_CMD_INT_NUM_SHIFT        24</span>
<a name="l01366"></a>01366 <span class="preprocessor"></span>
<a name="l01367"></a>01367 <span class="preprocessor">#define BNX2_PCICFG_STATUS_BIT_SET_CMD          0x00000088</span>
<a name="l01368"></a>01368 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCICFG_STATUS_BIT_CLEAR_CMD        0x0000008c</span>
<a name="l01369"></a>01369 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCICFG_MAILBOX_QUEUE_ADDR          0x00000090</span>
<a name="l01370"></a>01370 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCICFG_MAILBOX_QUEUE_DATA          0x00000094</span>
<a name="l01371"></a>01371 <span class="preprocessor"></span>
<a name="l01372"></a>01372 
<a name="l01373"></a>01373 <span class="comment">/*</span>
<a name="l01374"></a>01374 <span class="comment"> *  pci_reg definition</span>
<a name="l01375"></a>01375 <span class="comment"> *  offset: 0x400</span>
<a name="l01376"></a>01376 <span class="comment"> */</span>
<a name="l01377"></a>01377 <span class="preprocessor">#define BNX2_PCI_GRC_WINDOW_ADDR            0x00000400</span>
<a name="l01378"></a>01378 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_GRC_WINDOW_ADDR_VALUE           (0x1ffL&lt;&lt;13)</span>
<a name="l01379"></a>01379 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_GRC_WINDOW_ADDR_SEP_WIN         (1L&lt;&lt;31)</span>
<a name="l01380"></a>01380 <span class="preprocessor"></span>
<a name="l01381"></a>01381 <span class="preprocessor">#define BNX2_PCI_GRC_WINDOW2_BASE            0xc000</span>
<a name="l01382"></a>01382 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_GRC_WINDOW3_BASE            0xe000</span>
<a name="l01383"></a>01383 <span class="preprocessor"></span>
<a name="l01384"></a>01384 <span class="preprocessor">#define BNX2_PCI_CONFIG_1               0x00000404</span>
<a name="l01385"></a>01385 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_CONFIG_1_RESERVED0          (0xffL&lt;&lt;0)</span>
<a name="l01386"></a>01386 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_CONFIG_1_READ_BOUNDARY          (0x7L&lt;&lt;8)</span>
<a name="l01387"></a>01387 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_CONFIG_1_READ_BOUNDARY_OFF      (0L&lt;&lt;8)</span>
<a name="l01388"></a>01388 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_CONFIG_1_READ_BOUNDARY_16       (1L&lt;&lt;8)</span>
<a name="l01389"></a>01389 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_CONFIG_1_READ_BOUNDARY_32       (2L&lt;&lt;8)</span>
<a name="l01390"></a>01390 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_CONFIG_1_READ_BOUNDARY_64       (3L&lt;&lt;8)</span>
<a name="l01391"></a>01391 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_CONFIG_1_READ_BOUNDARY_128      (4L&lt;&lt;8)</span>
<a name="l01392"></a>01392 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_CONFIG_1_READ_BOUNDARY_256      (5L&lt;&lt;8)</span>
<a name="l01393"></a>01393 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_CONFIG_1_READ_BOUNDARY_512      (6L&lt;&lt;8)</span>
<a name="l01394"></a>01394 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_CONFIG_1_READ_BOUNDARY_1024         (7L&lt;&lt;8)</span>
<a name="l01395"></a>01395 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_CONFIG_1_WRITE_BOUNDARY         (0x7L&lt;&lt;11)</span>
<a name="l01396"></a>01396 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_CONFIG_1_WRITE_BOUNDARY_OFF         (0L&lt;&lt;11)</span>
<a name="l01397"></a>01397 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_CONFIG_1_WRITE_BOUNDARY_16      (1L&lt;&lt;11)</span>
<a name="l01398"></a>01398 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_CONFIG_1_WRITE_BOUNDARY_32      (2L&lt;&lt;11)</span>
<a name="l01399"></a>01399 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_CONFIG_1_WRITE_BOUNDARY_64      (3L&lt;&lt;11)</span>
<a name="l01400"></a>01400 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_CONFIG_1_WRITE_BOUNDARY_128         (4L&lt;&lt;11)</span>
<a name="l01401"></a>01401 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_CONFIG_1_WRITE_BOUNDARY_256         (5L&lt;&lt;11)</span>
<a name="l01402"></a>01402 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_CONFIG_1_WRITE_BOUNDARY_512         (6L&lt;&lt;11)</span>
<a name="l01403"></a>01403 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_CONFIG_1_WRITE_BOUNDARY_1024        (7L&lt;&lt;11)</span>
<a name="l01404"></a>01404 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_CONFIG_1_RESERVED1          (0x3ffffL&lt;&lt;14)</span>
<a name="l01405"></a>01405 <span class="preprocessor"></span>
<a name="l01406"></a>01406 <span class="preprocessor">#define BNX2_PCI_CONFIG_2               0x00000408</span>
<a name="l01407"></a>01407 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_CONFIG_2_BAR1_SIZE          (0xfL&lt;&lt;0)</span>
<a name="l01408"></a>01408 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_CONFIG_2_BAR1_SIZE_DISABLED         (0L&lt;&lt;0)</span>
<a name="l01409"></a>01409 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_CONFIG_2_BAR1_SIZE_64K          (1L&lt;&lt;0)</span>
<a name="l01410"></a>01410 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_CONFIG_2_BAR1_SIZE_128K         (2L&lt;&lt;0)</span>
<a name="l01411"></a>01411 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_CONFIG_2_BAR1_SIZE_256K         (3L&lt;&lt;0)</span>
<a name="l01412"></a>01412 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_CONFIG_2_BAR1_SIZE_512K         (4L&lt;&lt;0)</span>
<a name="l01413"></a>01413 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_CONFIG_2_BAR1_SIZE_1M           (5L&lt;&lt;0)</span>
<a name="l01414"></a>01414 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_CONFIG_2_BAR1_SIZE_2M           (6L&lt;&lt;0)</span>
<a name="l01415"></a>01415 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_CONFIG_2_BAR1_SIZE_4M           (7L&lt;&lt;0)</span>
<a name="l01416"></a>01416 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_CONFIG_2_BAR1_SIZE_8M           (8L&lt;&lt;0)</span>
<a name="l01417"></a>01417 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_CONFIG_2_BAR1_SIZE_16M          (9L&lt;&lt;0)</span>
<a name="l01418"></a>01418 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_CONFIG_2_BAR1_SIZE_32M          (10L&lt;&lt;0)</span>
<a name="l01419"></a>01419 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_CONFIG_2_BAR1_SIZE_64M          (11L&lt;&lt;0)</span>
<a name="l01420"></a>01420 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_CONFIG_2_BAR1_SIZE_128M         (12L&lt;&lt;0)</span>
<a name="l01421"></a>01421 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_CONFIG_2_BAR1_SIZE_256M         (13L&lt;&lt;0)</span>
<a name="l01422"></a>01422 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_CONFIG_2_BAR1_SIZE_512M         (14L&lt;&lt;0)</span>
<a name="l01423"></a>01423 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_CONFIG_2_BAR1_SIZE_1G           (15L&lt;&lt;0)</span>
<a name="l01424"></a>01424 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_CONFIG_2_BAR1_64ENA             (1L&lt;&lt;4)</span>
<a name="l01425"></a>01425 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_CONFIG_2_EXP_ROM_RETRY          (1L&lt;&lt;5)</span>
<a name="l01426"></a>01426 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_CONFIG_2_CFG_CYCLE_RETRY        (1L&lt;&lt;6)</span>
<a name="l01427"></a>01427 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_CONFIG_2_FIRST_CFG_DONE         (1L&lt;&lt;7)</span>
<a name="l01428"></a>01428 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_CONFIG_2_EXP_ROM_SIZE           (0xffL&lt;&lt;8)</span>
<a name="l01429"></a>01429 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_CONFIG_2_EXP_ROM_SIZE_DISABLED      (0L&lt;&lt;8)</span>
<a name="l01430"></a>01430 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_CONFIG_2_EXP_ROM_SIZE_1K        (1L&lt;&lt;8)</span>
<a name="l01431"></a>01431 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_CONFIG_2_EXP_ROM_SIZE_2K        (2L&lt;&lt;8)</span>
<a name="l01432"></a>01432 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_CONFIG_2_EXP_ROM_SIZE_4K        (3L&lt;&lt;8)</span>
<a name="l01433"></a>01433 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_CONFIG_2_EXP_ROM_SIZE_8K        (4L&lt;&lt;8)</span>
<a name="l01434"></a>01434 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_CONFIG_2_EXP_ROM_SIZE_16K       (5L&lt;&lt;8)</span>
<a name="l01435"></a>01435 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_CONFIG_2_EXP_ROM_SIZE_32K       (6L&lt;&lt;8)</span>
<a name="l01436"></a>01436 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_CONFIG_2_EXP_ROM_SIZE_64K       (7L&lt;&lt;8)</span>
<a name="l01437"></a>01437 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_CONFIG_2_EXP_ROM_SIZE_128K      (8L&lt;&lt;8)</span>
<a name="l01438"></a>01438 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_CONFIG_2_EXP_ROM_SIZE_256K      (9L&lt;&lt;8)</span>
<a name="l01439"></a>01439 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_CONFIG_2_EXP_ROM_SIZE_512K      (10L&lt;&lt;8)</span>
<a name="l01440"></a>01440 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_CONFIG_2_EXP_ROM_SIZE_1M        (11L&lt;&lt;8)</span>
<a name="l01441"></a>01441 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_CONFIG_2_EXP_ROM_SIZE_2M        (12L&lt;&lt;8)</span>
<a name="l01442"></a>01442 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_CONFIG_2_EXP_ROM_SIZE_4M        (13L&lt;&lt;8)</span>
<a name="l01443"></a>01443 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_CONFIG_2_EXP_ROM_SIZE_8M        (14L&lt;&lt;8)</span>
<a name="l01444"></a>01444 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_CONFIG_2_EXP_ROM_SIZE_16M       (15L&lt;&lt;8)</span>
<a name="l01445"></a>01445 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_CONFIG_2_MAX_SPLIT_LIMIT        (0x1fL&lt;&lt;16)</span>
<a name="l01446"></a>01446 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_CONFIG_2_MAX_READ_LIMIT         (0x3L&lt;&lt;21)</span>
<a name="l01447"></a>01447 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_CONFIG_2_MAX_READ_LIMIT_512         (0L&lt;&lt;21)</span>
<a name="l01448"></a>01448 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_CONFIG_2_MAX_READ_LIMIT_1K      (1L&lt;&lt;21)</span>
<a name="l01449"></a>01449 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_CONFIG_2_MAX_READ_LIMIT_2K      (2L&lt;&lt;21)</span>
<a name="l01450"></a>01450 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_CONFIG_2_MAX_READ_LIMIT_4K      (3L&lt;&lt;21)</span>
<a name="l01451"></a>01451 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_CONFIG_2_FORCE_32_BIT_MSTR      (1L&lt;&lt;23)</span>
<a name="l01452"></a>01452 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_CONFIG_2_FORCE_32_BIT_TGT       (1L&lt;&lt;24)</span>
<a name="l01453"></a>01453 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_CONFIG_2_KEEP_REQ_ASSERT        (1L&lt;&lt;25)</span>
<a name="l01454"></a>01454 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_CONFIG_2_RESERVED0          (0x3fL&lt;&lt;26)</span>
<a name="l01455"></a>01455 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_CONFIG_2_BAR_PREFETCH_XI        (1L&lt;&lt;16)</span>
<a name="l01456"></a>01456 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_CONFIG_2_RESERVED0_XI           (0x7fffL&lt;&lt;17)</span>
<a name="l01457"></a>01457 <span class="preprocessor"></span>
<a name="l01458"></a>01458 <span class="preprocessor">#define BNX2_PCI_CONFIG_3               0x0000040c</span>
<a name="l01459"></a>01459 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_CONFIG_3_STICKY_BYTE            (0xffL&lt;&lt;0)</span>
<a name="l01460"></a>01460 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_CONFIG_3_REG_STICKY_BYTE        (0xffL&lt;&lt;8)</span>
<a name="l01461"></a>01461 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_CONFIG_3_FORCE_PME          (1L&lt;&lt;24)</span>
<a name="l01462"></a>01462 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_CONFIG_3_PME_STATUS             (1L&lt;&lt;25)</span>
<a name="l01463"></a>01463 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_CONFIG_3_PME_ENABLE             (1L&lt;&lt;26)</span>
<a name="l01464"></a>01464 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_CONFIG_3_PM_STATE           (0x3L&lt;&lt;27)</span>
<a name="l01465"></a>01465 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_CONFIG_3_VAUX_PRESET            (1L&lt;&lt;30)</span>
<a name="l01466"></a>01466 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_CONFIG_3_PCI_POWER          (1L&lt;&lt;31)</span>
<a name="l01467"></a>01467 <span class="preprocessor"></span>
<a name="l01468"></a>01468 <span class="preprocessor">#define BNX2_PCI_PM_DATA_A              0x00000410</span>
<a name="l01469"></a>01469 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_PM_DATA_A_PM_DATA_0_PRG         (0xffL&lt;&lt;0)</span>
<a name="l01470"></a>01470 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_PM_DATA_A_PM_DATA_1_PRG         (0xffL&lt;&lt;8)</span>
<a name="l01471"></a>01471 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_PM_DATA_A_PM_DATA_2_PRG         (0xffL&lt;&lt;16)</span>
<a name="l01472"></a>01472 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_PM_DATA_A_PM_DATA_3_PRG         (0xffL&lt;&lt;24)</span>
<a name="l01473"></a>01473 <span class="preprocessor"></span>
<a name="l01474"></a>01474 <span class="preprocessor">#define BNX2_PCI_PM_DATA_B              0x00000414</span>
<a name="l01475"></a>01475 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_PM_DATA_B_PM_DATA_4_PRG         (0xffL&lt;&lt;0)</span>
<a name="l01476"></a>01476 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_PM_DATA_B_PM_DATA_5_PRG         (0xffL&lt;&lt;8)</span>
<a name="l01477"></a>01477 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_PM_DATA_B_PM_DATA_6_PRG         (0xffL&lt;&lt;16)</span>
<a name="l01478"></a>01478 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_PM_DATA_B_PM_DATA_7_PRG         (0xffL&lt;&lt;24)</span>
<a name="l01479"></a>01479 <span class="preprocessor"></span>
<a name="l01480"></a>01480 <span class="preprocessor">#define BNX2_PCI_SWAP_DIAG0             0x00000418</span>
<a name="l01481"></a>01481 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_SWAP_DIAG1             0x0000041c</span>
<a name="l01482"></a>01482 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_EXP_ROM_ADDR               0x00000420</span>
<a name="l01483"></a>01483 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_EXP_ROM_ADDR_ADDRESS            (0x3fffffL&lt;&lt;2)</span>
<a name="l01484"></a>01484 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_EXP_ROM_ADDR_REQ            (1L&lt;&lt;31)</span>
<a name="l01485"></a>01485 <span class="preprocessor"></span>
<a name="l01486"></a>01486 <span class="preprocessor">#define BNX2_PCI_EXP_ROM_DATA               0x00000424</span>
<a name="l01487"></a>01487 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_VPD_INTF               0x00000428</span>
<a name="l01488"></a>01488 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_VPD_INTF_INTF_REQ           (1L&lt;&lt;0)</span>
<a name="l01489"></a>01489 <span class="preprocessor"></span>
<a name="l01490"></a>01490 <span class="preprocessor">#define BNX2_PCI_VPD_ADDR_FLAG              0x0000042c</span>
<a name="l01491"></a>01491 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_VPD_ADDR_FLAG_MSK          0x0000ffff</span>
<a name="l01492"></a>01492 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_VPD_ADDR_FLAG_SL           0L</span>
<a name="l01493"></a>01493 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_VPD_ADDR_FLAG_ADDRESS           (0x1fffL&lt;&lt;2)</span>
<a name="l01494"></a>01494 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_VPD_ADDR_FLAG_WR            (1L&lt;&lt;15)</span>
<a name="l01495"></a>01495 <span class="preprocessor"></span>
<a name="l01496"></a>01496 <span class="preprocessor">#define BNX2_PCI_VPD_DATA               0x00000430</span>
<a name="l01497"></a>01497 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_ID_VAL1                0x00000434</span>
<a name="l01498"></a>01498 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_ID_VAL1_DEVICE_ID           (0xffffL&lt;&lt;0)</span>
<a name="l01499"></a>01499 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_ID_VAL1_VENDOR_ID           (0xffffL&lt;&lt;16)</span>
<a name="l01500"></a>01500 <span class="preprocessor"></span>
<a name="l01501"></a>01501 <span class="preprocessor">#define BNX2_PCI_ID_VAL2                0x00000438</span>
<a name="l01502"></a>01502 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_ID_VAL2_SUBSYSTEM_VENDOR_ID         (0xffffL&lt;&lt;0)</span>
<a name="l01503"></a>01503 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_ID_VAL2_SUBSYSTEM_ID            (0xffffL&lt;&lt;16)</span>
<a name="l01504"></a>01504 <span class="preprocessor"></span>
<a name="l01505"></a>01505 <span class="preprocessor">#define BNX2_PCI_ID_VAL3                0x0000043c</span>
<a name="l01506"></a>01506 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_ID_VAL3_CLASS_CODE          (0xffffffL&lt;&lt;0)</span>
<a name="l01507"></a>01507 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_ID_VAL3_REVISION_ID             (0xffL&lt;&lt;24)</span>
<a name="l01508"></a>01508 <span class="preprocessor"></span>
<a name="l01509"></a>01509 <span class="preprocessor">#define BNX2_PCI_ID_VAL4                0x00000440</span>
<a name="l01510"></a>01510 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_ID_VAL4_CAP_ENA             (0xfL&lt;&lt;0)</span>
<a name="l01511"></a>01511 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_ID_VAL4_CAP_ENA_0           (0L&lt;&lt;0)</span>
<a name="l01512"></a>01512 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_ID_VAL4_CAP_ENA_1           (1L&lt;&lt;0)</span>
<a name="l01513"></a>01513 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_ID_VAL4_CAP_ENA_2           (2L&lt;&lt;0)</span>
<a name="l01514"></a>01514 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_ID_VAL4_CAP_ENA_3           (3L&lt;&lt;0)</span>
<a name="l01515"></a>01515 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_ID_VAL4_CAP_ENA_4           (4L&lt;&lt;0)</span>
<a name="l01516"></a>01516 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_ID_VAL4_CAP_ENA_5           (5L&lt;&lt;0)</span>
<a name="l01517"></a>01517 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_ID_VAL4_CAP_ENA_6           (6L&lt;&lt;0)</span>
<a name="l01518"></a>01518 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_ID_VAL4_CAP_ENA_7           (7L&lt;&lt;0)</span>
<a name="l01519"></a>01519 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_ID_VAL4_CAP_ENA_8           (8L&lt;&lt;0)</span>
<a name="l01520"></a>01520 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_ID_VAL4_CAP_ENA_9           (9L&lt;&lt;0)</span>
<a name="l01521"></a>01521 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_ID_VAL4_CAP_ENA_10          (10L&lt;&lt;0)</span>
<a name="l01522"></a>01522 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_ID_VAL4_CAP_ENA_11          (11L&lt;&lt;0)</span>
<a name="l01523"></a>01523 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_ID_VAL4_CAP_ENA_12          (12L&lt;&lt;0)</span>
<a name="l01524"></a>01524 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_ID_VAL4_CAP_ENA_13          (13L&lt;&lt;0)</span>
<a name="l01525"></a>01525 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_ID_VAL4_CAP_ENA_14          (14L&lt;&lt;0)</span>
<a name="l01526"></a>01526 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_ID_VAL4_CAP_ENA_15          (15L&lt;&lt;0)</span>
<a name="l01527"></a>01527 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_ID_VAL4_RESERVED0           (0x3L&lt;&lt;4)</span>
<a name="l01528"></a>01528 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_ID_VAL4_PM_SCALE_PRG            (0x3L&lt;&lt;6)</span>
<a name="l01529"></a>01529 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_ID_VAL4_PM_SCALE_PRG_0          (0L&lt;&lt;6)</span>
<a name="l01530"></a>01530 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_ID_VAL4_PM_SCALE_PRG_1          (1L&lt;&lt;6)</span>
<a name="l01531"></a>01531 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_ID_VAL4_PM_SCALE_PRG_2          (2L&lt;&lt;6)</span>
<a name="l01532"></a>01532 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_ID_VAL4_PM_SCALE_PRG_3          (3L&lt;&lt;6)</span>
<a name="l01533"></a>01533 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_ID_VAL4_MSI_PV_MASK_CAP         (1L&lt;&lt;8)</span>
<a name="l01534"></a>01534 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_ID_VAL4_MSI_LIMIT           (0x7L&lt;&lt;9)</span>
<a name="l01535"></a>01535 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_ID_VAL4_MULTI_MSG_CAP           (0x7L&lt;&lt;12)</span>
<a name="l01536"></a>01536 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_ID_VAL4_MSI_ENABLE          (1L&lt;&lt;15)</span>
<a name="l01537"></a>01537 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_ID_VAL4_MAX_64_ADVERTIZE        (1L&lt;&lt;16)</span>
<a name="l01538"></a>01538 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_ID_VAL4_MAX_133_ADVERTIZE       (1L&lt;&lt;17)</span>
<a name="l01539"></a>01539 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_ID_VAL4_RESERVED2           (0x7L&lt;&lt;18)</span>
<a name="l01540"></a>01540 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_ID_VAL4_MAX_CUMULATIVE_SIZE_B21     (0x3L&lt;&lt;21)</span>
<a name="l01541"></a>01541 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_ID_VAL4_MAX_SPLIT_SIZE_B21      (0x3L&lt;&lt;23)</span>
<a name="l01542"></a>01542 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_ID_VAL4_MAX_CUMULATIVE_SIZE_B0      (1L&lt;&lt;25)</span>
<a name="l01543"></a>01543 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_ID_VAL4_MAX_MEM_READ_SIZE_B10       (0x3L&lt;&lt;26)</span>
<a name="l01544"></a>01544 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_ID_VAL4_MAX_SPLIT_SIZE_B0       (1L&lt;&lt;28)</span>
<a name="l01545"></a>01545 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_ID_VAL4_RESERVED3           (0x7L&lt;&lt;29)</span>
<a name="l01546"></a>01546 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_ID_VAL4_RESERVED3_XI            (0xffffL&lt;&lt;16)</span>
<a name="l01547"></a>01547 <span class="preprocessor"></span>
<a name="l01548"></a>01548 <span class="preprocessor">#define BNX2_PCI_ID_VAL5                0x00000444</span>
<a name="l01549"></a>01549 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_ID_VAL5_D1_SUPPORT          (1L&lt;&lt;0)</span>
<a name="l01550"></a>01550 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_ID_VAL5_D2_SUPPORT          (1L&lt;&lt;1)</span>
<a name="l01551"></a>01551 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_ID_VAL5_PME_IN_D0           (1L&lt;&lt;2)</span>
<a name="l01552"></a>01552 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_ID_VAL5_PME_IN_D1           (1L&lt;&lt;3)</span>
<a name="l01553"></a>01553 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_ID_VAL5_PME_IN_D2           (1L&lt;&lt;4)</span>
<a name="l01554"></a>01554 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_ID_VAL5_PME_IN_D3_HOT           (1L&lt;&lt;5)</span>
<a name="l01555"></a>01555 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_ID_VAL5_RESERVED0_TE            (0x3ffffffL&lt;&lt;6)</span>
<a name="l01556"></a>01556 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_ID_VAL5_PM_VERSION_XI           (0x7L&lt;&lt;6)</span>
<a name="l01557"></a>01557 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_ID_VAL5_NO_SOFT_RESET_XI        (1L&lt;&lt;9)</span>
<a name="l01558"></a>01558 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_ID_VAL5_RESERVED0_XI            (0x3fffffL&lt;&lt;10)</span>
<a name="l01559"></a>01559 <span class="preprocessor"></span>
<a name="l01560"></a>01560 <span class="preprocessor">#define BNX2_PCI_PCIX_EXTENDED_STATUS           0x00000448</span>
<a name="l01561"></a>01561 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_PCIX_EXTENDED_STATUS_NO_SNOOP       (1L&lt;&lt;8)</span>
<a name="l01562"></a>01562 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_PCIX_EXTENDED_STATUS_LONG_BURST     (1L&lt;&lt;9)</span>
<a name="l01563"></a>01563 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_PCIX_EXTENDED_STATUS_SPLIT_COMP_MSG_CLASS   (0xfL&lt;&lt;16)</span>
<a name="l01564"></a>01564 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_PCIX_EXTENDED_STATUS_SPLIT_COMP_MSG_IDX     (0xffL&lt;&lt;24)</span>
<a name="l01565"></a>01565 <span class="preprocessor"></span>
<a name="l01566"></a>01566 <span class="preprocessor">#define BNX2_PCI_ID_VAL6                0x0000044c</span>
<a name="l01567"></a>01567 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_ID_VAL6_MAX_LAT             (0xffL&lt;&lt;0)</span>
<a name="l01568"></a>01568 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_ID_VAL6_MIN_GNT             (0xffL&lt;&lt;8)</span>
<a name="l01569"></a>01569 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_ID_VAL6_BIST                (0xffL&lt;&lt;16)</span>
<a name="l01570"></a>01570 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_ID_VAL6_RESERVED0           (0xffL&lt;&lt;24)</span>
<a name="l01571"></a>01571 <span class="preprocessor"></span>
<a name="l01572"></a>01572 <span class="preprocessor">#define BNX2_PCI_MSI_DATA               0x00000450</span>
<a name="l01573"></a>01573 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_MSI_DATA_MSI_DATA           (0xffffL&lt;&lt;0)</span>
<a name="l01574"></a>01574 <span class="preprocessor"></span>
<a name="l01575"></a>01575 <span class="preprocessor">#define BNX2_PCI_MSI_ADDR_H             0x00000454</span>
<a name="l01576"></a>01576 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_MSI_ADDR_L             0x00000458</span>
<a name="l01577"></a>01577 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_MSI_ADDR_L_VAL              (0x3fffffffL&lt;&lt;2)</span>
<a name="l01578"></a>01578 <span class="preprocessor"></span>
<a name="l01579"></a>01579 <span class="preprocessor">#define BNX2_PCI_CFG_ACCESS_CMD             0x0000045c</span>
<a name="l01580"></a>01580 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_CFG_ACCESS_CMD_ADR          (0x3fL&lt;&lt;2)</span>
<a name="l01581"></a>01581 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_CFG_ACCESS_CMD_RD_REQ           (1L&lt;&lt;27)</span>
<a name="l01582"></a>01582 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_CFG_ACCESS_CMD_WR_REQ           (0xfL&lt;&lt;28)</span>
<a name="l01583"></a>01583 <span class="preprocessor"></span>
<a name="l01584"></a>01584 <span class="preprocessor">#define BNX2_PCI_CFG_ACCESS_DATA            0x00000460</span>
<a name="l01585"></a>01585 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_MSI_MASK               0x00000464</span>
<a name="l01586"></a>01586 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_MSI_MASK_MSI_MASK           (0xffffffffL&lt;&lt;0)</span>
<a name="l01587"></a>01587 <span class="preprocessor"></span>
<a name="l01588"></a>01588 <span class="preprocessor">#define BNX2_PCI_MSI_PEND               0x00000468</span>
<a name="l01589"></a>01589 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_MSI_PEND_MSI_PEND           (0xffffffffL&lt;&lt;0)</span>
<a name="l01590"></a>01590 <span class="preprocessor"></span>
<a name="l01591"></a>01591 <span class="preprocessor">#define BNX2_PCI_PM_DATA_C              0x0000046c</span>
<a name="l01592"></a>01592 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_PM_DATA_C_PM_DATA_8_PRG         (0xffL&lt;&lt;0)</span>
<a name="l01593"></a>01593 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_PM_DATA_C_RESERVED0             (0xffffffL&lt;&lt;8)</span>
<a name="l01594"></a>01594 <span class="preprocessor"></span>
<a name="l01595"></a>01595 <span class="preprocessor">#define BNX2_PCI_MSIX_CONTROL               0x000004c0</span>
<a name="l01596"></a>01596 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_MSIX_CONTROL_MSIX_TBL_SIZ       (0x7ffL&lt;&lt;0)</span>
<a name="l01597"></a>01597 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_MSIX_CONTROL_RESERVED0          (0x1fffffL&lt;&lt;11)</span>
<a name="l01598"></a>01598 <span class="preprocessor"></span>
<a name="l01599"></a>01599 <span class="preprocessor">#define BNX2_PCI_MSIX_TBL_OFF_BIR           0x000004c4</span>
<a name="l01600"></a>01600 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_MSIX_TBL_OFF_BIR_MSIX_TBL_BIR       (0x7L&lt;&lt;0)</span>
<a name="l01601"></a>01601 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_MSIX_TBL_OFF_BIR_MSIX_TBL_OFF       (0x1fffffffL&lt;&lt;3)</span>
<a name="l01602"></a>01602 <span class="preprocessor"></span>
<a name="l01603"></a>01603 <span class="preprocessor">#define BNX2_PCI_MSIX_PBA_OFF_BIT           0x000004c8</span>
<a name="l01604"></a>01604 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_MSIX_PBA_OFF_BIT_MSIX_PBA_BIR       (0x7L&lt;&lt;0)</span>
<a name="l01605"></a>01605 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_MSIX_PBA_OFF_BIT_MSIX_PBA_OFF       (0x1fffffffL&lt;&lt;3)</span>
<a name="l01606"></a>01606 <span class="preprocessor"></span>
<a name="l01607"></a>01607 <span class="preprocessor">#define BNX2_PCI_PCIE_CAPABILITY            0x000004d0</span>
<a name="l01608"></a>01608 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_PCIE_CAPABILITY_INTERRUPT_MSG_NUM   (0x1fL&lt;&lt;0)</span>
<a name="l01609"></a>01609 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_PCIE_CAPABILITY_COMPLY_PCIE_1_1     (1L&lt;&lt;5)</span>
<a name="l01610"></a>01610 <span class="preprocessor"></span>
<a name="l01611"></a>01611 <span class="preprocessor">#define BNX2_PCI_DEVICE_CAPABILITY          0x000004d4</span>
<a name="l01612"></a>01612 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_DEVICE_CAPABILITY_MAX_PL_SIZ_SUPPORTED  (0x7L&lt;&lt;0)</span>
<a name="l01613"></a>01613 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_DEVICE_CAPABILITY_EXTENDED_TAG_SUPPORT  (1L&lt;&lt;5)</span>
<a name="l01614"></a>01614 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_DEVICE_CAPABILITY_L0S_ACCEPTABLE_LATENCY    (0x7L&lt;&lt;6)</span>
<a name="l01615"></a>01615 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_DEVICE_CAPABILITY_L1_ACCEPTABLE_LATENCY     (0x7L&lt;&lt;9)</span>
<a name="l01616"></a>01616 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_DEVICE_CAPABILITY_ROLE_BASED_ERR_RPT    (1L&lt;&lt;15)</span>
<a name="l01617"></a>01617 <span class="preprocessor"></span>
<a name="l01618"></a>01618 <span class="preprocessor">#define BNX2_PCI_LINK_CAPABILITY            0x000004dc</span>
<a name="l01619"></a>01619 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_LINK_CAPABILITY_MAX_LINK_SPEED      (0xfL&lt;&lt;0)</span>
<a name="l01620"></a>01620 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_LINK_CAPABILITY_MAX_LINK_SPEED_0001     (1L&lt;&lt;0)</span>
<a name="l01621"></a>01621 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_LINK_CAPABILITY_MAX_LINK_SPEED_0010     (1L&lt;&lt;0)</span>
<a name="l01622"></a>01622 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_LINK_CAPABILITY_MAX_LINK_WIDTH      (0x1fL&lt;&lt;4)</span>
<a name="l01623"></a>01623 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_LINK_CAPABILITY_CLK_POWER_MGMT      (1L&lt;&lt;9)</span>
<a name="l01624"></a>01624 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_LINK_CAPABILITY_ASPM_SUPPORT        (0x3L&lt;&lt;10)</span>
<a name="l01625"></a>01625 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_LINK_CAPABILITY_L0S_EXIT_LAT        (0x7L&lt;&lt;12)</span>
<a name="l01626"></a>01626 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_LINK_CAPABILITY_L0S_EXIT_LAT_101    (5L&lt;&lt;12)</span>
<a name="l01627"></a>01627 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_LINK_CAPABILITY_L0S_EXIT_LAT_110    (6L&lt;&lt;12)</span>
<a name="l01628"></a>01628 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_LINK_CAPABILITY_L1_EXIT_LAT         (0x7L&lt;&lt;15)</span>
<a name="l01629"></a>01629 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_LINK_CAPABILITY_L1_EXIT_LAT_001     (1L&lt;&lt;15)</span>
<a name="l01630"></a>01630 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_LINK_CAPABILITY_L1_EXIT_LAT_010     (2L&lt;&lt;15)</span>
<a name="l01631"></a>01631 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_LINK_CAPABILITY_L0S_EXIT_COMM_LAT   (0x7L&lt;&lt;18)</span>
<a name="l01632"></a>01632 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_LINK_CAPABILITY_L0S_EXIT_COMM_LAT_101   (5L&lt;&lt;18)</span>
<a name="l01633"></a>01633 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_LINK_CAPABILITY_L0S_EXIT_COMM_LAT_110   (6L&lt;&lt;18)</span>
<a name="l01634"></a>01634 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_LINK_CAPABILITY_L1_EXIT_COMM_LAT    (0x7L&lt;&lt;21)</span>
<a name="l01635"></a>01635 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_LINK_CAPABILITY_L1_EXIT_COMM_LAT_001    (1L&lt;&lt;21)</span>
<a name="l01636"></a>01636 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_LINK_CAPABILITY_L1_EXIT_COMM_LAT_010    (2L&lt;&lt;21)</span>
<a name="l01637"></a>01637 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_LINK_CAPABILITY_PORT_NUM        (0xffL&lt;&lt;24)</span>
<a name="l01638"></a>01638 <span class="preprocessor"></span>
<a name="l01639"></a>01639 <span class="preprocessor">#define BNX2_PCI_PCIE_DEVICE_CAPABILITY_2       0x000004e4</span>
<a name="l01640"></a>01640 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_PCIE_DEVICE_CAPABILITY_2_CMPL_TO_RANGE_SUPP     (0xfL&lt;&lt;0)</span>
<a name="l01641"></a>01641 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_PCIE_DEVICE_CAPABILITY_2_CMPL_TO_DISABL_SUPP    (1L&lt;&lt;4)</span>
<a name="l01642"></a>01642 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_PCIE_DEVICE_CAPABILITY_2_RESERVED   (0x7ffffffL&lt;&lt;5)</span>
<a name="l01643"></a>01643 <span class="preprocessor"></span>
<a name="l01644"></a>01644 <span class="preprocessor">#define BNX2_PCI_PCIE_LINK_CAPABILITY_2         0x000004e8</span>
<a name="l01645"></a>01645 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_PCIE_LINK_CAPABILITY_2_RESERVED     (0xffffffffL&lt;&lt;0)</span>
<a name="l01646"></a>01646 <span class="preprocessor"></span>
<a name="l01647"></a>01647 <span class="preprocessor">#define BNX2_PCI_GRC_WINDOW1_ADDR           0x00000610</span>
<a name="l01648"></a>01648 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_GRC_WINDOW1_ADDR_VALUE          (0x1ffL&lt;&lt;13)</span>
<a name="l01649"></a>01649 <span class="preprocessor"></span>
<a name="l01650"></a>01650 <span class="preprocessor">#define BNX2_PCI_GRC_WINDOW2_ADDR           0x00000614</span>
<a name="l01651"></a>01651 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_GRC_WINDOW2_ADDR_VALUE          (0x1ffL&lt;&lt;13)</span>
<a name="l01652"></a>01652 <span class="preprocessor"></span>
<a name="l01653"></a>01653 <span class="preprocessor">#define BNX2_PCI_GRC_WINDOW3_ADDR           0x00000618</span>
<a name="l01654"></a>01654 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PCI_GRC_WINDOW3_ADDR_VALUE          (0x1ffL&lt;&lt;13)</span>
<a name="l01655"></a>01655 <span class="preprocessor"></span>
<a name="l01656"></a>01656 <span class="preprocessor">#define BNX2_MSIX_TABLE_ADDR                 0x318000</span>
<a name="l01657"></a>01657 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MSIX_PBA_ADDR               0x31c000</span>
<a name="l01658"></a>01658 <span class="preprocessor"></span>
<a name="l01659"></a>01659 <span class="comment">/*</span>
<a name="l01660"></a>01660 <span class="comment"> *  misc_reg definition</span>
<a name="l01661"></a>01661 <span class="comment"> *  offset: 0x800</span>
<a name="l01662"></a>01662 <span class="comment"> */</span>
<a name="l01663"></a>01663 <span class="preprocessor">#define BNX2_MISC_COMMAND               0x00000800</span>
<a name="l01664"></a>01664 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_COMMAND_ENABLE_ALL             (1L&lt;&lt;0)</span>
<a name="l01665"></a>01665 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_COMMAND_DISABLE_ALL            (1L&lt;&lt;1)</span>
<a name="l01666"></a>01666 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_COMMAND_SW_RESET           (1L&lt;&lt;4)</span>
<a name="l01667"></a>01667 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_COMMAND_POR_RESET          (1L&lt;&lt;5)</span>
<a name="l01668"></a>01668 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_COMMAND_HD_RESET           (1L&lt;&lt;6)</span>
<a name="l01669"></a>01669 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_COMMAND_CMN_SW_RESET           (1L&lt;&lt;7)</span>
<a name="l01670"></a>01670 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_COMMAND_PAR_ERROR          (1L&lt;&lt;8)</span>
<a name="l01671"></a>01671 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_COMMAND_CS16_ERR           (1L&lt;&lt;9)</span>
<a name="l01672"></a>01672 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_COMMAND_CS16_ERR_LOC           (0xfL&lt;&lt;12)</span>
<a name="l01673"></a>01673 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_COMMAND_PAR_ERR_RAM            (0x7fL&lt;&lt;16)</span>
<a name="l01674"></a>01674 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_COMMAND_POWERDOWN_EVENT        (1L&lt;&lt;23)</span>
<a name="l01675"></a>01675 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_COMMAND_SW_SHUTDOWN            (1L&lt;&lt;24)</span>
<a name="l01676"></a>01676 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_COMMAND_SHUTDOWN_EN            (1L&lt;&lt;25)</span>
<a name="l01677"></a>01677 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_COMMAND_DINTEG_ATTN_EN         (1L&lt;&lt;26)</span>
<a name="l01678"></a>01678 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_COMMAND_PCIE_LINK_IN_L23       (1L&lt;&lt;27)</span>
<a name="l01679"></a>01679 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_COMMAND_PCIE_DIS           (1L&lt;&lt;28)</span>
<a name="l01680"></a>01680 <span class="preprocessor"></span>
<a name="l01681"></a>01681 <span class="preprocessor">#define BNX2_MISC_CFG                   0x00000804</span>
<a name="l01682"></a>01682 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_CFG_GRC_TMOUT              (1L&lt;&lt;0)</span>
<a name="l01683"></a>01683 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_CFG_NVM_WR_EN              (0x3L&lt;&lt;1)</span>
<a name="l01684"></a>01684 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_CFG_NVM_WR_EN_PROTECT          (0L&lt;&lt;1)</span>
<a name="l01685"></a>01685 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_CFG_NVM_WR_EN_PCI          (1L&lt;&lt;1)</span>
<a name="l01686"></a>01686 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_CFG_NVM_WR_EN_ALLOW            (2L&lt;&lt;1)</span>
<a name="l01687"></a>01687 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_CFG_NVM_WR_EN_ALLOW2           (3L&lt;&lt;1)</span>
<a name="l01688"></a>01688 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_CFG_BIST_EN                (1L&lt;&lt;3)</span>
<a name="l01689"></a>01689 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_CFG_CK25_OUT_ALT_SRC           (1L&lt;&lt;4)</span>
<a name="l01690"></a>01690 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_CFG_RESERVED5_TE           (1L&lt;&lt;5)</span>
<a name="l01691"></a>01691 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_CFG_RESERVED6_TE           (1L&lt;&lt;6)</span>
<a name="l01692"></a>01692 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_CFG_CLK_CTL_OVERRIDE           (1L&lt;&lt;7)</span>
<a name="l01693"></a>01693 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_CFG_LEDMODE                (0x7L&lt;&lt;8)</span>
<a name="l01694"></a>01694 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_CFG_LEDMODE_MAC            (0L&lt;&lt;8)</span>
<a name="l01695"></a>01695 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_CFG_LEDMODE_PHY1_TE            (1L&lt;&lt;8)</span>
<a name="l01696"></a>01696 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_CFG_LEDMODE_PHY2_TE            (2L&lt;&lt;8)</span>
<a name="l01697"></a>01697 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_CFG_LEDMODE_PHY3_TE            (3L&lt;&lt;8)</span>
<a name="l01698"></a>01698 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_CFG_LEDMODE_PHY4_TE            (4L&lt;&lt;8)</span>
<a name="l01699"></a>01699 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_CFG_LEDMODE_PHY5_TE            (5L&lt;&lt;8)</span>
<a name="l01700"></a>01700 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_CFG_LEDMODE_PHY6_TE            (6L&lt;&lt;8)</span>
<a name="l01701"></a>01701 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_CFG_LEDMODE_PHY7_TE            (7L&lt;&lt;8)</span>
<a name="l01702"></a>01702 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_CFG_MCP_GRC_TMOUT_TE           (1L&lt;&lt;11)</span>
<a name="l01703"></a>01703 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_CFG_DBU_GRC_TMOUT_TE           (1L&lt;&lt;12)</span>
<a name="l01704"></a>01704 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_CFG_LEDMODE_XI             (0xfL&lt;&lt;8)</span>
<a name="l01705"></a>01705 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_CFG_LEDMODE_MAC_XI             (0L&lt;&lt;8)</span>
<a name="l01706"></a>01706 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_CFG_LEDMODE_PHY1_XI            (1L&lt;&lt;8)</span>
<a name="l01707"></a>01707 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_CFG_LEDMODE_PHY2_XI            (2L&lt;&lt;8)</span>
<a name="l01708"></a>01708 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_CFG_LEDMODE_PHY3_XI            (3L&lt;&lt;8)</span>
<a name="l01709"></a>01709 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_CFG_LEDMODE_MAC2_XI            (4L&lt;&lt;8)</span>
<a name="l01710"></a>01710 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_CFG_LEDMODE_PHY4_XI            (5L&lt;&lt;8)</span>
<a name="l01711"></a>01711 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_CFG_LEDMODE_PHY5_XI            (6L&lt;&lt;8)</span>
<a name="l01712"></a>01712 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_CFG_LEDMODE_PHY6_XI            (7L&lt;&lt;8)</span>
<a name="l01713"></a>01713 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_CFG_LEDMODE_MAC3_XI            (8L&lt;&lt;8)</span>
<a name="l01714"></a>01714 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_CFG_LEDMODE_PHY7_XI            (9L&lt;&lt;8)</span>
<a name="l01715"></a>01715 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_CFG_LEDMODE_PHY8_XI            (10L&lt;&lt;8)</span>
<a name="l01716"></a>01716 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_CFG_LEDMODE_PHY9_XI            (11L&lt;&lt;8)</span>
<a name="l01717"></a>01717 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_CFG_LEDMODE_MAC4_XI            (12L&lt;&lt;8)</span>
<a name="l01718"></a>01718 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_CFG_LEDMODE_PHY10_XI           (13L&lt;&lt;8)</span>
<a name="l01719"></a>01719 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_CFG_LEDMODE_PHY11_XI           (14L&lt;&lt;8)</span>
<a name="l01720"></a>01720 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_CFG_LEDMODE_UNUSED_XI          (15L&lt;&lt;8)</span>
<a name="l01721"></a>01721 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_CFG_PORT_SELECT_XI             (1L&lt;&lt;13)</span>
<a name="l01722"></a>01722 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_CFG_PARITY_MODE_XI             (1L&lt;&lt;14)</span>
<a name="l01723"></a>01723 <span class="preprocessor"></span>
<a name="l01724"></a>01724 <span class="preprocessor">#define BNX2_MISC_ID                    0x00000808</span>
<a name="l01725"></a>01725 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ID_BOND_ID                 (0xfL&lt;&lt;0)</span>
<a name="l01726"></a>01726 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ID_BOND_ID_X               (0L&lt;&lt;0)</span>
<a name="l01727"></a>01727 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ID_BOND_ID_C               (3L&lt;&lt;0)</span>
<a name="l01728"></a>01728 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ID_BOND_ID_S               (12L&lt;&lt;0)</span>
<a name="l01729"></a>01729 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ID_CHIP_METAL              (0xffL&lt;&lt;4)</span>
<a name="l01730"></a>01730 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ID_CHIP_REV                (0xfL&lt;&lt;12)</span>
<a name="l01731"></a>01731 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ID_CHIP_NUM                (0xffffL&lt;&lt;16)</span>
<a name="l01732"></a>01732 <span class="preprocessor"></span>
<a name="l01733"></a>01733 <span class="preprocessor">#define BNX2_MISC_ENABLE_STATUS_BITS            0x0000080c</span>
<a name="l01734"></a>01734 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ENABLE_STATUS_BITS_TX_SCHEDULER_ENABLE     (1L&lt;&lt;0)</span>
<a name="l01735"></a>01735 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ENABLE_STATUS_BITS_TX_BD_READ_ENABLE   (1L&lt;&lt;1)</span>
<a name="l01736"></a>01736 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ENABLE_STATUS_BITS_TX_BD_CACHE_ENABLE  (1L&lt;&lt;2)</span>
<a name="l01737"></a>01737 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ENABLE_STATUS_BITS_TX_PROCESSOR_ENABLE     (1L&lt;&lt;3)</span>
<a name="l01738"></a>01738 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ENABLE_STATUS_BITS_TX_DMA_ENABLE   (1L&lt;&lt;4)</span>
<a name="l01739"></a>01739 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ENABLE_STATUS_BITS_TX_PATCHUP_ENABLE   (1L&lt;&lt;5)</span>
<a name="l01740"></a>01740 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ENABLE_STATUS_BITS_TX_PAYLOAD_Q_ENABLE     (1L&lt;&lt;6)</span>
<a name="l01741"></a>01741 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ENABLE_STATUS_BITS_TX_HEADER_Q_ENABLE  (1L&lt;&lt;7)</span>
<a name="l01742"></a>01742 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ENABLE_STATUS_BITS_TX_ASSEMBLER_ENABLE     (1L&lt;&lt;8)</span>
<a name="l01743"></a>01743 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ENABLE_STATUS_BITS_EMAC_ENABLE     (1L&lt;&lt;9)</span>
<a name="l01744"></a>01744 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ENABLE_STATUS_BITS_RX_PARSER_MAC_ENABLE    (1L&lt;&lt;10)</span>
<a name="l01745"></a>01745 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ENABLE_STATUS_BITS_RX_PARSER_CATCHUP_ENABLE    (1L&lt;&lt;11)</span>
<a name="l01746"></a>01746 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ENABLE_STATUS_BITS_RX_MBUF_ENABLE  (1L&lt;&lt;12)</span>
<a name="l01747"></a>01747 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ENABLE_STATUS_BITS_RX_LOOKUP_ENABLE    (1L&lt;&lt;13)</span>
<a name="l01748"></a>01748 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ENABLE_STATUS_BITS_RX_PROCESSOR_ENABLE     (1L&lt;&lt;14)</span>
<a name="l01749"></a>01749 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ENABLE_STATUS_BITS_RX_V2P_ENABLE   (1L&lt;&lt;15)</span>
<a name="l01750"></a>01750 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ENABLE_STATUS_BITS_RX_BD_CACHE_ENABLE  (1L&lt;&lt;16)</span>
<a name="l01751"></a>01751 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ENABLE_STATUS_BITS_RX_DMA_ENABLE   (1L&lt;&lt;17)</span>
<a name="l01752"></a>01752 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ENABLE_STATUS_BITS_COMPLETION_ENABLE   (1L&lt;&lt;18)</span>
<a name="l01753"></a>01753 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ENABLE_STATUS_BITS_HOST_COALESCE_ENABLE    (1L&lt;&lt;19)</span>
<a name="l01754"></a>01754 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ENABLE_STATUS_BITS_MAILBOX_QUEUE_ENABLE    (1L&lt;&lt;20)</span>
<a name="l01755"></a>01755 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ENABLE_STATUS_BITS_CONTEXT_ENABLE  (1L&lt;&lt;21)</span>
<a name="l01756"></a>01756 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ENABLE_STATUS_BITS_CMD_SCHEDULER_ENABLE    (1L&lt;&lt;22)</span>
<a name="l01757"></a>01757 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ENABLE_STATUS_BITS_CMD_PROCESSOR_ENABLE    (1L&lt;&lt;23)</span>
<a name="l01758"></a>01758 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ENABLE_STATUS_BITS_MGMT_PROCESSOR_ENABLE   (1L&lt;&lt;24)</span>
<a name="l01759"></a>01759 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ENABLE_STATUS_BITS_TIMER_ENABLE    (1L&lt;&lt;25)</span>
<a name="l01760"></a>01760 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ENABLE_STATUS_BITS_DMA_ENGINE_ENABLE   (1L&lt;&lt;26)</span>
<a name="l01761"></a>01761 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ENABLE_STATUS_BITS_UMP_ENABLE      (1L&lt;&lt;27)</span>
<a name="l01762"></a>01762 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ENABLE_STATUS_BITS_RV2P_CMD_SCHEDULER_ENABLE   (1L&lt;&lt;28)</span>
<a name="l01763"></a>01763 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ENABLE_STATUS_BITS_RSVD_FUTURE_ENABLE  (0x7L&lt;&lt;29)</span>
<a name="l01764"></a>01764 <span class="preprocessor"></span>
<a name="l01765"></a>01765 <span class="preprocessor">#define BNX2_MISC_ENABLE_SET_BITS           0x00000810</span>
<a name="l01766"></a>01766 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ENABLE_SET_BITS_TX_SCHEDULER_ENABLE    (1L&lt;&lt;0)</span>
<a name="l01767"></a>01767 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ENABLE_SET_BITS_TX_BD_READ_ENABLE  (1L&lt;&lt;1)</span>
<a name="l01768"></a>01768 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ENABLE_SET_BITS_TX_BD_CACHE_ENABLE     (1L&lt;&lt;2)</span>
<a name="l01769"></a>01769 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ENABLE_SET_BITS_TX_PROCESSOR_ENABLE    (1L&lt;&lt;3)</span>
<a name="l01770"></a>01770 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ENABLE_SET_BITS_TX_DMA_ENABLE      (1L&lt;&lt;4)</span>
<a name="l01771"></a>01771 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ENABLE_SET_BITS_TX_PATCHUP_ENABLE  (1L&lt;&lt;5)</span>
<a name="l01772"></a>01772 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ENABLE_SET_BITS_TX_PAYLOAD_Q_ENABLE    (1L&lt;&lt;6)</span>
<a name="l01773"></a>01773 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ENABLE_SET_BITS_TX_HEADER_Q_ENABLE     (1L&lt;&lt;7)</span>
<a name="l01774"></a>01774 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ENABLE_SET_BITS_TX_ASSEMBLER_ENABLE    (1L&lt;&lt;8)</span>
<a name="l01775"></a>01775 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ENABLE_SET_BITS_EMAC_ENABLE        (1L&lt;&lt;9)</span>
<a name="l01776"></a>01776 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ENABLE_SET_BITS_RX_PARSER_MAC_ENABLE   (1L&lt;&lt;10)</span>
<a name="l01777"></a>01777 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ENABLE_SET_BITS_RX_PARSER_CATCHUP_ENABLE   (1L&lt;&lt;11)</span>
<a name="l01778"></a>01778 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ENABLE_SET_BITS_RX_MBUF_ENABLE     (1L&lt;&lt;12)</span>
<a name="l01779"></a>01779 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ENABLE_SET_BITS_RX_LOOKUP_ENABLE   (1L&lt;&lt;13)</span>
<a name="l01780"></a>01780 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ENABLE_SET_BITS_RX_PROCESSOR_ENABLE    (1L&lt;&lt;14)</span>
<a name="l01781"></a>01781 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ENABLE_SET_BITS_RX_V2P_ENABLE      (1L&lt;&lt;15)</span>
<a name="l01782"></a>01782 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ENABLE_SET_BITS_RX_BD_CACHE_ENABLE     (1L&lt;&lt;16)</span>
<a name="l01783"></a>01783 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ENABLE_SET_BITS_RX_DMA_ENABLE      (1L&lt;&lt;17)</span>
<a name="l01784"></a>01784 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ENABLE_SET_BITS_COMPLETION_ENABLE  (1L&lt;&lt;18)</span>
<a name="l01785"></a>01785 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ENABLE_SET_BITS_HOST_COALESCE_ENABLE   (1L&lt;&lt;19)</span>
<a name="l01786"></a>01786 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ENABLE_SET_BITS_MAILBOX_QUEUE_ENABLE   (1L&lt;&lt;20)</span>
<a name="l01787"></a>01787 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ENABLE_SET_BITS_CONTEXT_ENABLE     (1L&lt;&lt;21)</span>
<a name="l01788"></a>01788 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ENABLE_SET_BITS_CMD_SCHEDULER_ENABLE   (1L&lt;&lt;22)</span>
<a name="l01789"></a>01789 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ENABLE_SET_BITS_CMD_PROCESSOR_ENABLE   (1L&lt;&lt;23)</span>
<a name="l01790"></a>01790 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ENABLE_SET_BITS_MGMT_PROCESSOR_ENABLE  (1L&lt;&lt;24)</span>
<a name="l01791"></a>01791 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ENABLE_SET_BITS_TIMER_ENABLE       (1L&lt;&lt;25)</span>
<a name="l01792"></a>01792 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ENABLE_SET_BITS_DMA_ENGINE_ENABLE  (1L&lt;&lt;26)</span>
<a name="l01793"></a>01793 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ENABLE_SET_BITS_UMP_ENABLE         (1L&lt;&lt;27)</span>
<a name="l01794"></a>01794 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ENABLE_SET_BITS_RV2P_CMD_SCHEDULER_ENABLE  (1L&lt;&lt;28)</span>
<a name="l01795"></a>01795 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ENABLE_SET_BITS_RSVD_FUTURE_ENABLE     (0x7L&lt;&lt;29)</span>
<a name="l01796"></a>01796 <span class="preprocessor"></span>
<a name="l01797"></a>01797 <span class="preprocessor">#define BNX2_MISC_ENABLE_CLR_BITS           0x00000814</span>
<a name="l01798"></a>01798 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ENABLE_CLR_BITS_TX_SCHEDULER_ENABLE    (1L&lt;&lt;0)</span>
<a name="l01799"></a>01799 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ENABLE_CLR_BITS_TX_BD_READ_ENABLE  (1L&lt;&lt;1)</span>
<a name="l01800"></a>01800 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ENABLE_CLR_BITS_TX_BD_CACHE_ENABLE     (1L&lt;&lt;2)</span>
<a name="l01801"></a>01801 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ENABLE_CLR_BITS_TX_PROCESSOR_ENABLE    (1L&lt;&lt;3)</span>
<a name="l01802"></a>01802 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ENABLE_CLR_BITS_TX_DMA_ENABLE      (1L&lt;&lt;4)</span>
<a name="l01803"></a>01803 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ENABLE_CLR_BITS_TX_PATCHUP_ENABLE  (1L&lt;&lt;5)</span>
<a name="l01804"></a>01804 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ENABLE_CLR_BITS_TX_PAYLOAD_Q_ENABLE    (1L&lt;&lt;6)</span>
<a name="l01805"></a>01805 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ENABLE_CLR_BITS_TX_HEADER_Q_ENABLE     (1L&lt;&lt;7)</span>
<a name="l01806"></a>01806 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ENABLE_CLR_BITS_TX_ASSEMBLER_ENABLE    (1L&lt;&lt;8)</span>
<a name="l01807"></a>01807 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ENABLE_CLR_BITS_EMAC_ENABLE        (1L&lt;&lt;9)</span>
<a name="l01808"></a>01808 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ENABLE_CLR_BITS_RX_PARSER_MAC_ENABLE   (1L&lt;&lt;10)</span>
<a name="l01809"></a>01809 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ENABLE_CLR_BITS_RX_PARSER_CATCHUP_ENABLE   (1L&lt;&lt;11)</span>
<a name="l01810"></a>01810 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ENABLE_CLR_BITS_RX_MBUF_ENABLE     (1L&lt;&lt;12)</span>
<a name="l01811"></a>01811 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ENABLE_CLR_BITS_RX_LOOKUP_ENABLE   (1L&lt;&lt;13)</span>
<a name="l01812"></a>01812 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ENABLE_CLR_BITS_RX_PROCESSOR_ENABLE    (1L&lt;&lt;14)</span>
<a name="l01813"></a>01813 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ENABLE_CLR_BITS_RX_V2P_ENABLE      (1L&lt;&lt;15)</span>
<a name="l01814"></a>01814 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ENABLE_CLR_BITS_RX_BD_CACHE_ENABLE     (1L&lt;&lt;16)</span>
<a name="l01815"></a>01815 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ENABLE_CLR_BITS_RX_DMA_ENABLE      (1L&lt;&lt;17)</span>
<a name="l01816"></a>01816 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ENABLE_CLR_BITS_COMPLETION_ENABLE  (1L&lt;&lt;18)</span>
<a name="l01817"></a>01817 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ENABLE_CLR_BITS_HOST_COALESCE_ENABLE   (1L&lt;&lt;19)</span>
<a name="l01818"></a>01818 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ENABLE_CLR_BITS_MAILBOX_QUEUE_ENABLE   (1L&lt;&lt;20)</span>
<a name="l01819"></a>01819 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ENABLE_CLR_BITS_CONTEXT_ENABLE     (1L&lt;&lt;21)</span>
<a name="l01820"></a>01820 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ENABLE_CLR_BITS_CMD_SCHEDULER_ENABLE   (1L&lt;&lt;22)</span>
<a name="l01821"></a>01821 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ENABLE_CLR_BITS_CMD_PROCESSOR_ENABLE   (1L&lt;&lt;23)</span>
<a name="l01822"></a>01822 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ENABLE_CLR_BITS_MGMT_PROCESSOR_ENABLE  (1L&lt;&lt;24)</span>
<a name="l01823"></a>01823 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ENABLE_CLR_BITS_TIMER_ENABLE       (1L&lt;&lt;25)</span>
<a name="l01824"></a>01824 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ENABLE_CLR_BITS_DMA_ENGINE_ENABLE  (1L&lt;&lt;26)</span>
<a name="l01825"></a>01825 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ENABLE_CLR_BITS_UMP_ENABLE         (1L&lt;&lt;27)</span>
<a name="l01826"></a>01826 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ENABLE_CLR_BITS_RV2P_CMD_SCHEDULER_ENABLE  (1L&lt;&lt;28)</span>
<a name="l01827"></a>01827 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ENABLE_CLR_BITS_RSVD_FUTURE_ENABLE     (0x7L&lt;&lt;29)</span>
<a name="l01828"></a>01828 <span class="preprocessor"></span>
<a name="l01829"></a>01829 <span class="preprocessor">#define BNX2_MISC_CLOCK_CONTROL_BITS            0x00000818</span>
<a name="l01830"></a>01830 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET     (0xfL&lt;&lt;0)</span>
<a name="l01831"></a>01831 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_32MHZ   (0L&lt;&lt;0)</span>
<a name="l01832"></a>01832 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_38MHZ   (1L&lt;&lt;0)</span>
<a name="l01833"></a>01833 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_48MHZ   (2L&lt;&lt;0)</span>
<a name="l01834"></a>01834 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_55MHZ   (3L&lt;&lt;0)</span>
<a name="l01835"></a>01835 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_66MHZ   (4L&lt;&lt;0)</span>
<a name="l01836"></a>01836 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_80MHZ   (5L&lt;&lt;0)</span>
<a name="l01837"></a>01837 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_95MHZ   (6L&lt;&lt;0)</span>
<a name="l01838"></a>01838 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_133MHZ  (7L&lt;&lt;0)</span>
<a name="l01839"></a>01839 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_LOW     (0xfL&lt;&lt;0)</span>
<a name="l01840"></a>01840 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_CLOCK_CONTROL_BITS_CORE_CLK_DISABLE    (1L&lt;&lt;6)</span>
<a name="l01841"></a>01841 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_CLOCK_CONTROL_BITS_CORE_CLK_ALT    (1L&lt;&lt;7)</span>
<a name="l01842"></a>01842 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_CLOCK_CONTROL_BITS_CORE_CLK_ALT_SRC    (0x7L&lt;&lt;8)</span>
<a name="l01843"></a>01843 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_CLOCK_CONTROL_BITS_CORE_CLK_ALT_SRC_UNDEF  (0L&lt;&lt;8)</span>
<a name="l01844"></a>01844 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_CLOCK_CONTROL_BITS_CORE_CLK_ALT_SRC_12     (1L&lt;&lt;8)</span>
<a name="l01845"></a>01845 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_CLOCK_CONTROL_BITS_CORE_CLK_ALT_SRC_6  (2L&lt;&lt;8)</span>
<a name="l01846"></a>01846 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_CLOCK_CONTROL_BITS_CORE_CLK_ALT_SRC_62     (4L&lt;&lt;8)</span>
<a name="l01847"></a>01847 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_CLOCK_CONTROL_BITS_RESERVED0_XI    (0x7L&lt;&lt;8)</span>
<a name="l01848"></a>01848 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_CLOCK_CONTROL_BITS_MIN_POWER       (1L&lt;&lt;11)</span>
<a name="l01849"></a>01849 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED  (0xfL&lt;&lt;12)</span>
<a name="l01850"></a>01850 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED_100  (0L&lt;&lt;12)</span>
<a name="l01851"></a>01851 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED_80   (1L&lt;&lt;12)</span>
<a name="l01852"></a>01852 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED_50   (2L&lt;&lt;12)</span>
<a name="l01853"></a>01853 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED_40   (4L&lt;&lt;12)</span>
<a name="l01854"></a>01854 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED_25   (8L&lt;&lt;12)</span>
<a name="l01855"></a>01855 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_CLOCK_CONTROL_BITS_RESERVED1_XI    (0xfL&lt;&lt;12)</span>
<a name="l01856"></a>01856 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_CLOCK_CONTROL_BITS_CORE_CLK_PLL_STOP   (1L&lt;&lt;16)</span>
<a name="l01857"></a>01857 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_CLOCK_CONTROL_BITS_RESERVED_17_TE  (1L&lt;&lt;17)</span>
<a name="l01858"></a>01858 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_CLOCK_CONTROL_BITS_RESERVED_18_TE  (1L&lt;&lt;18)</span>
<a name="l01859"></a>01859 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_CLOCK_CONTROL_BITS_RESERVED_19_TE  (1L&lt;&lt;19)</span>
<a name="l01860"></a>01860 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_CLOCK_CONTROL_BITS_RESERVED_TE     (0xfffL&lt;&lt;20)</span>
<a name="l01861"></a>01861 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_CLOCK_CONTROL_BITS_CORE_CLK_ALT_MGMT_XI    (1L&lt;&lt;17)</span>
<a name="l01862"></a>01862 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_CLOCK_CONTROL_BITS_RESERVED2_XI    (0x3fL&lt;&lt;18)</span>
<a name="l01863"></a>01863 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_CLOCK_CONTROL_BITS_CORE_CLK_PLL_VCO_XI     (0x7L&lt;&lt;24)</span>
<a name="l01864"></a>01864 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_CLOCK_CONTROL_BITS_RESERVED3_XI    (1L&lt;&lt;27)</span>
<a name="l01865"></a>01865 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED_XI   (0xfL&lt;&lt;28)</span>
<a name="l01866"></a>01866 <span class="preprocessor"></span>
<a name="l01867"></a>01867 <span class="preprocessor">#define BNX2_MISC_SPIO                  0x0000081c</span>
<a name="l01868"></a>01868 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_SPIO_VALUE                 (0xffL&lt;&lt;0)</span>
<a name="l01869"></a>01869 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_SPIO_SET               (0xffL&lt;&lt;8)</span>
<a name="l01870"></a>01870 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_SPIO_CLR               (0xffL&lt;&lt;16)</span>
<a name="l01871"></a>01871 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_SPIO_FLOAT                 (0xffL&lt;&lt;24)</span>
<a name="l01872"></a>01872 <span class="preprocessor"></span>
<a name="l01873"></a>01873 <span class="preprocessor">#define BNX2_MISC_SPIO_INT              0x00000820</span>
<a name="l01874"></a>01874 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_SPIO_INT_INT_STATE_TE          (0xfL&lt;&lt;0)</span>
<a name="l01875"></a>01875 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_SPIO_INT_OLD_VALUE_TE          (0xfL&lt;&lt;8)</span>
<a name="l01876"></a>01876 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_SPIO_INT_OLD_SET_TE            (0xfL&lt;&lt;16)</span>
<a name="l01877"></a>01877 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_SPIO_INT_OLD_CLR_TE            (0xfL&lt;&lt;24)</span>
<a name="l01878"></a>01878 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_SPIO_INT_INT_STATE_XI          (0xffL&lt;&lt;0)</span>
<a name="l01879"></a>01879 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_SPIO_INT_OLD_VALUE_XI          (0xffL&lt;&lt;8)</span>
<a name="l01880"></a>01880 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_SPIO_INT_OLD_SET_XI            (0xffL&lt;&lt;16)</span>
<a name="l01881"></a>01881 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_SPIO_INT_OLD_CLR_XI            (0xffL&lt;&lt;24)</span>
<a name="l01882"></a>01882 <span class="preprocessor"></span>
<a name="l01883"></a>01883 <span class="preprocessor">#define BNX2_MISC_CONFIG_LFSR               0x00000824</span>
<a name="l01884"></a>01884 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_CONFIG_LFSR_DIV            (0xffffL&lt;&lt;0)</span>
<a name="l01885"></a>01885 <span class="preprocessor"></span>
<a name="l01886"></a>01886 <span class="preprocessor">#define BNX2_MISC_LFSR_MASK_BITS            0x00000828</span>
<a name="l01887"></a>01887 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_LFSR_MASK_BITS_TX_SCHEDULER_ENABLE     (1L&lt;&lt;0)</span>
<a name="l01888"></a>01888 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_LFSR_MASK_BITS_TX_BD_READ_ENABLE   (1L&lt;&lt;1)</span>
<a name="l01889"></a>01889 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_LFSR_MASK_BITS_TX_BD_CACHE_ENABLE  (1L&lt;&lt;2)</span>
<a name="l01890"></a>01890 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_LFSR_MASK_BITS_TX_PROCESSOR_ENABLE     (1L&lt;&lt;3)</span>
<a name="l01891"></a>01891 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_LFSR_MASK_BITS_TX_DMA_ENABLE       (1L&lt;&lt;4)</span>
<a name="l01892"></a>01892 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_LFSR_MASK_BITS_TX_PATCHUP_ENABLE   (1L&lt;&lt;5)</span>
<a name="l01893"></a>01893 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_LFSR_MASK_BITS_TX_PAYLOAD_Q_ENABLE     (1L&lt;&lt;6)</span>
<a name="l01894"></a>01894 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_LFSR_MASK_BITS_TX_HEADER_Q_ENABLE  (1L&lt;&lt;7)</span>
<a name="l01895"></a>01895 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_LFSR_MASK_BITS_TX_ASSEMBLER_ENABLE     (1L&lt;&lt;8)</span>
<a name="l01896"></a>01896 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_LFSR_MASK_BITS_EMAC_ENABLE         (1L&lt;&lt;9)</span>
<a name="l01897"></a>01897 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_LFSR_MASK_BITS_RX_PARSER_MAC_ENABLE    (1L&lt;&lt;10)</span>
<a name="l01898"></a>01898 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_LFSR_MASK_BITS_RX_PARSER_CATCHUP_ENABLE    (1L&lt;&lt;11)</span>
<a name="l01899"></a>01899 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_LFSR_MASK_BITS_RX_MBUF_ENABLE      (1L&lt;&lt;12)</span>
<a name="l01900"></a>01900 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_LFSR_MASK_BITS_RX_LOOKUP_ENABLE    (1L&lt;&lt;13)</span>
<a name="l01901"></a>01901 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_LFSR_MASK_BITS_RX_PROCESSOR_ENABLE     (1L&lt;&lt;14)</span>
<a name="l01902"></a>01902 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_LFSR_MASK_BITS_RX_V2P_ENABLE       (1L&lt;&lt;15)</span>
<a name="l01903"></a>01903 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_LFSR_MASK_BITS_RX_BD_CACHE_ENABLE  (1L&lt;&lt;16)</span>
<a name="l01904"></a>01904 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_LFSR_MASK_BITS_RX_DMA_ENABLE       (1L&lt;&lt;17)</span>
<a name="l01905"></a>01905 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_LFSR_MASK_BITS_COMPLETION_ENABLE   (1L&lt;&lt;18)</span>
<a name="l01906"></a>01906 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_LFSR_MASK_BITS_HOST_COALESCE_ENABLE    (1L&lt;&lt;19)</span>
<a name="l01907"></a>01907 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_LFSR_MASK_BITS_MAILBOX_QUEUE_ENABLE    (1L&lt;&lt;20)</span>
<a name="l01908"></a>01908 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_LFSR_MASK_BITS_CONTEXT_ENABLE      (1L&lt;&lt;21)</span>
<a name="l01909"></a>01909 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_LFSR_MASK_BITS_CMD_SCHEDULER_ENABLE    (1L&lt;&lt;22)</span>
<a name="l01910"></a>01910 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_LFSR_MASK_BITS_CMD_PROCESSOR_ENABLE    (1L&lt;&lt;23)</span>
<a name="l01911"></a>01911 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_LFSR_MASK_BITS_MGMT_PROCESSOR_ENABLE   (1L&lt;&lt;24)</span>
<a name="l01912"></a>01912 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_LFSR_MASK_BITS_TIMER_ENABLE        (1L&lt;&lt;25)</span>
<a name="l01913"></a>01913 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_LFSR_MASK_BITS_DMA_ENGINE_ENABLE   (1L&lt;&lt;26)</span>
<a name="l01914"></a>01914 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_LFSR_MASK_BITS_UMP_ENABLE      (1L&lt;&lt;27)</span>
<a name="l01915"></a>01915 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_LFSR_MASK_BITS_RV2P_CMD_SCHEDULER_ENABLE   (1L&lt;&lt;28)</span>
<a name="l01916"></a>01916 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_LFSR_MASK_BITS_RSVD_FUTURE_ENABLE  (0x7L&lt;&lt;29)</span>
<a name="l01917"></a>01917 <span class="preprocessor"></span>
<a name="l01918"></a>01918 <span class="preprocessor">#define BNX2_MISC_ARB_REQ0              0x0000082c</span>
<a name="l01919"></a>01919 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ARB_REQ1              0x00000830</span>
<a name="l01920"></a>01920 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ARB_REQ2              0x00000834</span>
<a name="l01921"></a>01921 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ARB_REQ3              0x00000838</span>
<a name="l01922"></a>01922 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ARB_REQ4              0x0000083c</span>
<a name="l01923"></a>01923 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ARB_FREE0             0x00000840</span>
<a name="l01924"></a>01924 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ARB_FREE1             0x00000844</span>
<a name="l01925"></a>01925 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ARB_FREE2             0x00000848</span>
<a name="l01926"></a>01926 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ARB_FREE3             0x0000084c</span>
<a name="l01927"></a>01927 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ARB_FREE4             0x00000850</span>
<a name="l01928"></a>01928 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ARB_REQ_STATUS0           0x00000854</span>
<a name="l01929"></a>01929 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ARB_REQ_STATUS1           0x00000858</span>
<a name="l01930"></a>01930 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ARB_REQ_STATUS2           0x0000085c</span>
<a name="l01931"></a>01931 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ARB_REQ_STATUS3           0x00000860</span>
<a name="l01932"></a>01932 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ARB_REQ_STATUS4           0x00000864</span>
<a name="l01933"></a>01933 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ARB_GNT0              0x00000868</span>
<a name="l01934"></a>01934 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ARB_GNT0_0                 (0x7L&lt;&lt;0)</span>
<a name="l01935"></a>01935 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ARB_GNT0_1                 (0x7L&lt;&lt;4)</span>
<a name="l01936"></a>01936 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ARB_GNT0_2                 (0x7L&lt;&lt;8)</span>
<a name="l01937"></a>01937 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ARB_GNT0_3                 (0x7L&lt;&lt;12)</span>
<a name="l01938"></a>01938 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ARB_GNT0_4                 (0x7L&lt;&lt;16)</span>
<a name="l01939"></a>01939 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ARB_GNT0_5                 (0x7L&lt;&lt;20)</span>
<a name="l01940"></a>01940 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ARB_GNT0_6                 (0x7L&lt;&lt;24)</span>
<a name="l01941"></a>01941 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ARB_GNT0_7                 (0x7L&lt;&lt;28)</span>
<a name="l01942"></a>01942 <span class="preprocessor"></span>
<a name="l01943"></a>01943 <span class="preprocessor">#define BNX2_MISC_ARB_GNT1              0x0000086c</span>
<a name="l01944"></a>01944 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ARB_GNT1_8                 (0x7L&lt;&lt;0)</span>
<a name="l01945"></a>01945 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ARB_GNT1_9                 (0x7L&lt;&lt;4)</span>
<a name="l01946"></a>01946 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ARB_GNT1_10                (0x7L&lt;&lt;8)</span>
<a name="l01947"></a>01947 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ARB_GNT1_11                (0x7L&lt;&lt;12)</span>
<a name="l01948"></a>01948 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ARB_GNT1_12                (0x7L&lt;&lt;16)</span>
<a name="l01949"></a>01949 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ARB_GNT1_13                (0x7L&lt;&lt;20)</span>
<a name="l01950"></a>01950 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ARB_GNT1_14                (0x7L&lt;&lt;24)</span>
<a name="l01951"></a>01951 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ARB_GNT1_15                (0x7L&lt;&lt;28)</span>
<a name="l01952"></a>01952 <span class="preprocessor"></span>
<a name="l01953"></a>01953 <span class="preprocessor">#define BNX2_MISC_ARB_GNT2              0x00000870</span>
<a name="l01954"></a>01954 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ARB_GNT2_16                (0x7L&lt;&lt;0)</span>
<a name="l01955"></a>01955 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ARB_GNT2_17                (0x7L&lt;&lt;4)</span>
<a name="l01956"></a>01956 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ARB_GNT2_18                (0x7L&lt;&lt;8)</span>
<a name="l01957"></a>01957 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ARB_GNT2_19                (0x7L&lt;&lt;12)</span>
<a name="l01958"></a>01958 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ARB_GNT2_20                (0x7L&lt;&lt;16)</span>
<a name="l01959"></a>01959 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ARB_GNT2_21                (0x7L&lt;&lt;20)</span>
<a name="l01960"></a>01960 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ARB_GNT2_22                (0x7L&lt;&lt;24)</span>
<a name="l01961"></a>01961 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ARB_GNT2_23                (0x7L&lt;&lt;28)</span>
<a name="l01962"></a>01962 <span class="preprocessor"></span>
<a name="l01963"></a>01963 <span class="preprocessor">#define BNX2_MISC_ARB_GNT3              0x00000874</span>
<a name="l01964"></a>01964 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ARB_GNT3_24                (0x7L&lt;&lt;0)</span>
<a name="l01965"></a>01965 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ARB_GNT3_25                (0x7L&lt;&lt;4)</span>
<a name="l01966"></a>01966 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ARB_GNT3_26                (0x7L&lt;&lt;8)</span>
<a name="l01967"></a>01967 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ARB_GNT3_27                (0x7L&lt;&lt;12)</span>
<a name="l01968"></a>01968 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ARB_GNT3_28                (0x7L&lt;&lt;16)</span>
<a name="l01969"></a>01969 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ARB_GNT3_29                (0x7L&lt;&lt;20)</span>
<a name="l01970"></a>01970 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ARB_GNT3_30                (0x7L&lt;&lt;24)</span>
<a name="l01971"></a>01971 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ARB_GNT3_31                (0x7L&lt;&lt;28)</span>
<a name="l01972"></a>01972 <span class="preprocessor"></span>
<a name="l01973"></a>01973 <span class="preprocessor">#define BNX2_MISC_RESERVED1             0x00000878</span>
<a name="l01974"></a>01974 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_RESERVED1_MISC_RESERVED1_VALUE     (0x3fL&lt;&lt;0)</span>
<a name="l01975"></a>01975 <span class="preprocessor"></span>
<a name="l01976"></a>01976 <span class="preprocessor">#define BNX2_MISC_RESERVED2             0x0000087c</span>
<a name="l01977"></a>01977 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_RESERVED2_PCIE_DIS             (1L&lt;&lt;0)</span>
<a name="l01978"></a>01978 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_RESERVED2_LINK_IN_L23          (1L&lt;&lt;1)</span>
<a name="l01979"></a>01979 <span class="preprocessor"></span>
<a name="l01980"></a>01980 <span class="preprocessor">#define BNX2_MISC_SM_ASF_CONTROL            0x00000880</span>
<a name="l01981"></a>01981 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_SM_ASF_CONTROL_ASF_RST         (1L&lt;&lt;0)</span>
<a name="l01982"></a>01982 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_SM_ASF_CONTROL_TSC_EN          (1L&lt;&lt;1)</span>
<a name="l01983"></a>01983 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_SM_ASF_CONTROL_WG_TO           (1L&lt;&lt;2)</span>
<a name="l01984"></a>01984 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_SM_ASF_CONTROL_HB_TO           (1L&lt;&lt;3)</span>
<a name="l01985"></a>01985 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_SM_ASF_CONTROL_PA_TO           (1L&lt;&lt;4)</span>
<a name="l01986"></a>01986 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_SM_ASF_CONTROL_PL_TO           (1L&lt;&lt;5)</span>
<a name="l01987"></a>01987 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_SM_ASF_CONTROL_RT_TO           (1L&lt;&lt;6)</span>
<a name="l01988"></a>01988 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_SM_ASF_CONTROL_SMB_EVENT       (1L&lt;&lt;7)</span>
<a name="l01989"></a>01989 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_SM_ASF_CONTROL_STRETCH_EN      (1L&lt;&lt;8)</span>
<a name="l01990"></a>01990 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_SM_ASF_CONTROL_STRETCH_PULSE       (1L&lt;&lt;9)</span>
<a name="l01991"></a>01991 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_SM_ASF_CONTROL_RES             (0x3L&lt;&lt;10)</span>
<a name="l01992"></a>01992 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_SM_ASF_CONTROL_SMB_EN          (1L&lt;&lt;12)</span>
<a name="l01993"></a>01993 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_SM_ASF_CONTROL_SMB_BB_EN       (1L&lt;&lt;13)</span>
<a name="l01994"></a>01994 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_SM_ASF_CONTROL_SMB_NO_ADDR_FILT    (1L&lt;&lt;14)</span>
<a name="l01995"></a>01995 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_SM_ASF_CONTROL_SMB_AUTOREAD        (1L&lt;&lt;15)</span>
<a name="l01996"></a>01996 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_SM_ASF_CONTROL_NIC_SMB_ADDR1       (0x7fL&lt;&lt;16)</span>
<a name="l01997"></a>01997 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_SM_ASF_CONTROL_NIC_SMB_ADDR2       (0x7fL&lt;&lt;23)</span>
<a name="l01998"></a>01998 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_SM_ASF_CONTROL_EN_NIC_SMB_ADDR_0   (1L&lt;&lt;30)</span>
<a name="l01999"></a>01999 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_SM_ASF_CONTROL_SMB_EARLY_ATTN      (1L&lt;&lt;31)</span>
<a name="l02000"></a>02000 <span class="preprocessor"></span>
<a name="l02001"></a>02001 <span class="preprocessor">#define BNX2_MISC_SMB_IN                0x00000884</span>
<a name="l02002"></a>02002 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_SMB_IN_DAT_IN              (0xffL&lt;&lt;0)</span>
<a name="l02003"></a>02003 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_SMB_IN_RDY                 (1L&lt;&lt;8)</span>
<a name="l02004"></a>02004 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_SMB_IN_DONE                (1L&lt;&lt;9)</span>
<a name="l02005"></a>02005 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_SMB_IN_FIRSTBYTE           (1L&lt;&lt;10)</span>
<a name="l02006"></a>02006 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_SMB_IN_STATUS              (0x7L&lt;&lt;11)</span>
<a name="l02007"></a>02007 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_SMB_IN_STATUS_OK           (0x0L&lt;&lt;11)</span>
<a name="l02008"></a>02008 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_SMB_IN_STATUS_PEC          (0x1L&lt;&lt;11)</span>
<a name="l02009"></a>02009 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_SMB_IN_STATUS_OFLOW            (0x2L&lt;&lt;11)</span>
<a name="l02010"></a>02010 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_SMB_IN_STATUS_STOP             (0x3L&lt;&lt;11)</span>
<a name="l02011"></a>02011 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_SMB_IN_STATUS_TIMEOUT          (0x4L&lt;&lt;11)</span>
<a name="l02012"></a>02012 <span class="preprocessor"></span>
<a name="l02013"></a>02013 <span class="preprocessor">#define BNX2_MISC_SMB_OUT               0x00000888</span>
<a name="l02014"></a>02014 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_SMB_OUT_DAT_OUT            (0xffL&lt;&lt;0)</span>
<a name="l02015"></a>02015 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_SMB_OUT_RDY                (1L&lt;&lt;8)</span>
<a name="l02016"></a>02016 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_SMB_OUT_START              (1L&lt;&lt;9)</span>
<a name="l02017"></a>02017 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_SMB_OUT_LAST               (1L&lt;&lt;10)</span>
<a name="l02018"></a>02018 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_SMB_OUT_ACC_TYPE           (1L&lt;&lt;11)</span>
<a name="l02019"></a>02019 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_SMB_OUT_ENB_PEC            (1L&lt;&lt;12)</span>
<a name="l02020"></a>02020 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_SMB_OUT_GET_RX_LEN             (1L&lt;&lt;13)</span>
<a name="l02021"></a>02021 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_SMB_OUT_SMB_READ_LEN           (0x3fL&lt;&lt;14)</span>
<a name="l02022"></a>02022 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_SMB_OUT_SMB_OUT_STATUS         (0xfL&lt;&lt;20)</span>
<a name="l02023"></a>02023 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_SMB_OUT_SMB_OUT_STATUS_OK      (0L&lt;&lt;20)</span>
<a name="l02024"></a>02024 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_SMB_OUT_SMB_OUT_STATUS_FIRST_NACK  (1L&lt;&lt;20)</span>
<a name="l02025"></a>02025 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_SMB_OUT_SMB_OUT_STATUS_UFLOW       (2L&lt;&lt;20)</span>
<a name="l02026"></a>02026 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_SMB_OUT_SMB_OUT_STATUS_STOP        (3L&lt;&lt;20)</span>
<a name="l02027"></a>02027 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_SMB_OUT_SMB_OUT_STATUS_TIMEOUT     (4L&lt;&lt;20)</span>
<a name="l02028"></a>02028 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_SMB_OUT_SMB_OUT_STATUS_FIRST_LOST  (5L&lt;&lt;20)</span>
<a name="l02029"></a>02029 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_SMB_OUT_SMB_OUT_STATUS_BADACK      (6L&lt;&lt;20)</span>
<a name="l02030"></a>02030 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_SMB_OUT_SMB_OUT_STATUS_SUB_NACK    (9L&lt;&lt;20)</span>
<a name="l02031"></a>02031 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_SMB_OUT_SMB_OUT_STATUS_SUB_LOST    (0xdL&lt;&lt;20)</span>
<a name="l02032"></a>02032 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_SMB_OUT_SMB_OUT_SLAVEMODE      (1L&lt;&lt;24)</span>
<a name="l02033"></a>02033 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_SMB_OUT_SMB_OUT_DAT_EN         (1L&lt;&lt;25)</span>
<a name="l02034"></a>02034 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_SMB_OUT_SMB_OUT_DAT_IN         (1L&lt;&lt;26)</span>
<a name="l02035"></a>02035 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_SMB_OUT_SMB_OUT_CLK_EN         (1L&lt;&lt;27)</span>
<a name="l02036"></a>02036 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_SMB_OUT_SMB_OUT_CLK_IN         (1L&lt;&lt;28)</span>
<a name="l02037"></a>02037 <span class="preprocessor"></span>
<a name="l02038"></a>02038 <span class="preprocessor">#define BNX2_MISC_SMB_WATCHDOG              0x0000088c</span>
<a name="l02039"></a>02039 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_SMB_WATCHDOG_WATCHDOG          (0xffffL&lt;&lt;0)</span>
<a name="l02040"></a>02040 <span class="preprocessor"></span>
<a name="l02041"></a>02041 <span class="preprocessor">#define BNX2_MISC_SMB_HEARTBEAT             0x00000890</span>
<a name="l02042"></a>02042 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_SMB_HEARTBEAT_HEARTBEAT        (0xffffL&lt;&lt;0)</span>
<a name="l02043"></a>02043 <span class="preprocessor"></span>
<a name="l02044"></a>02044 <span class="preprocessor">#define BNX2_MISC_SMB_POLL_ASF              0x00000894</span>
<a name="l02045"></a>02045 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_SMB_POLL_ASF_POLL_ASF          (0xffffL&lt;&lt;0)</span>
<a name="l02046"></a>02046 <span class="preprocessor"></span>
<a name="l02047"></a>02047 <span class="preprocessor">#define BNX2_MISC_SMB_POLL_LEGACY           0x00000898</span>
<a name="l02048"></a>02048 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_SMB_POLL_LEGACY_POLL_LEGACY        (0xffffL&lt;&lt;0)</span>
<a name="l02049"></a>02049 <span class="preprocessor"></span>
<a name="l02050"></a>02050 <span class="preprocessor">#define BNX2_MISC_SMB_RETRAN                0x0000089c</span>
<a name="l02051"></a>02051 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_SMB_RETRAN_RETRAN          (0xffL&lt;&lt;0)</span>
<a name="l02052"></a>02052 <span class="preprocessor"></span>
<a name="l02053"></a>02053 <span class="preprocessor">#define BNX2_MISC_SMB_TIMESTAMP             0x000008a0</span>
<a name="l02054"></a>02054 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_SMB_TIMESTAMP_TIMESTAMP        (0xffffffffL&lt;&lt;0)</span>
<a name="l02055"></a>02055 <span class="preprocessor"></span>
<a name="l02056"></a>02056 <span class="preprocessor">#define BNX2_MISC_PERR_ENA0             0x000008a4</span>
<a name="l02057"></a>02057 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA0_COM_MISC_CTXC        (1L&lt;&lt;0)</span>
<a name="l02058"></a>02058 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA0_COM_MISC_REGF        (1L&lt;&lt;1)</span>
<a name="l02059"></a>02059 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA0_COM_MISC_SCPAD       (1L&lt;&lt;2)</span>
<a name="l02060"></a>02060 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA0_CP_MISC_CTXC         (1L&lt;&lt;3)</span>
<a name="l02061"></a>02061 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA0_CP_MISC_REGF         (1L&lt;&lt;4)</span>
<a name="l02062"></a>02062 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA0_CP_MISC_SCPAD        (1L&lt;&lt;5)</span>
<a name="l02063"></a>02063 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA0_CS_MISC_TMEM         (1L&lt;&lt;6)</span>
<a name="l02064"></a>02064 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA0_CTX_MISC_ACCM0       (1L&lt;&lt;7)</span>
<a name="l02065"></a>02065 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA0_CTX_MISC_ACCM1       (1L&lt;&lt;8)</span>
<a name="l02066"></a>02066 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA0_CTX_MISC_ACCM2       (1L&lt;&lt;9)</span>
<a name="l02067"></a>02067 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA0_CTX_MISC_ACCM3       (1L&lt;&lt;10)</span>
<a name="l02068"></a>02068 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA0_CTX_MISC_ACCM4       (1L&lt;&lt;11)</span>
<a name="l02069"></a>02069 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA0_CTX_MISC_ACCM5       (1L&lt;&lt;12)</span>
<a name="l02070"></a>02070 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA0_CTX_MISC_PGTBL       (1L&lt;&lt;13)</span>
<a name="l02071"></a>02071 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA0_DMAE_MISC_DR0        (1L&lt;&lt;14)</span>
<a name="l02072"></a>02072 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA0_DMAE_MISC_DR1        (1L&lt;&lt;15)</span>
<a name="l02073"></a>02073 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA0_DMAE_MISC_DR2        (1L&lt;&lt;16)</span>
<a name="l02074"></a>02074 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA0_DMAE_MISC_DR3        (1L&lt;&lt;17)</span>
<a name="l02075"></a>02075 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA0_DMAE_MISC_DR4        (1L&lt;&lt;18)</span>
<a name="l02076"></a>02076 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA0_DMAE_MISC_DW0        (1L&lt;&lt;19)</span>
<a name="l02077"></a>02077 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA0_DMAE_MISC_DW1        (1L&lt;&lt;20)</span>
<a name="l02078"></a>02078 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA0_DMAE_MISC_DW2        (1L&lt;&lt;21)</span>
<a name="l02079"></a>02079 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA0_HC_MISC_DMA          (1L&lt;&lt;22)</span>
<a name="l02080"></a>02080 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA0_MCP_MISC_REGF        (1L&lt;&lt;23)</span>
<a name="l02081"></a>02081 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA0_MCP_MISC_SCPAD       (1L&lt;&lt;24)</span>
<a name="l02082"></a>02082 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA0_MQ_MISC_CTX          (1L&lt;&lt;25)</span>
<a name="l02083"></a>02083 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA0_RBDC_MISC            (1L&lt;&lt;26)</span>
<a name="l02084"></a>02084 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA0_RBUF_MISC_MB         (1L&lt;&lt;27)</span>
<a name="l02085"></a>02085 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA0_RBUF_MISC_PTR        (1L&lt;&lt;28)</span>
<a name="l02086"></a>02086 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA0_RDE_MISC_RPC         (1L&lt;&lt;29)</span>
<a name="l02087"></a>02087 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA0_RDE_MISC_RPM         (1L&lt;&lt;30)</span>
<a name="l02088"></a>02088 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA0_RV2P_MISC_CB0REGS        (1L&lt;&lt;31)</span>
<a name="l02089"></a>02089 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA0_COM_DMAE_PERR_EN_XI      (1L&lt;&lt;0)</span>
<a name="l02090"></a>02090 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA0_CP_DMAE_PERR_EN_XI       (1L&lt;&lt;1)</span>
<a name="l02091"></a>02091 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA0_RPM_ACPIBEMEM_PERR_EN_XI     (1L&lt;&lt;2)</span>
<a name="l02092"></a>02092 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA0_CTX_USAGE_CNT_PERR_EN_XI     (1L&lt;&lt;3)</span>
<a name="l02093"></a>02093 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA0_CTX_PGTBL_PERR_EN_XI     (1L&lt;&lt;4)</span>
<a name="l02094"></a>02094 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA0_CTX_CACHE_PERR_EN_XI     (1L&lt;&lt;5)</span>
<a name="l02095"></a>02095 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA0_CTX_MIRROR_PERR_EN_XI    (1L&lt;&lt;6)</span>
<a name="l02096"></a>02096 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA0_COM_CTXC_PERR_EN_XI      (1L&lt;&lt;7)</span>
<a name="l02097"></a>02097 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA0_COM_SCPAD_PERR_EN_XI     (1L&lt;&lt;8)</span>
<a name="l02098"></a>02098 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA0_CP_CTXC_PERR_EN_XI       (1L&lt;&lt;9)</span>
<a name="l02099"></a>02099 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA0_CP_SCPAD_PERR_EN_XI      (1L&lt;&lt;10)</span>
<a name="l02100"></a>02100 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA0_RXP_RBUFC_PERR_EN_XI     (1L&lt;&lt;11)</span>
<a name="l02101"></a>02101 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA0_RXP_CTXC_PERR_EN_XI      (1L&lt;&lt;12)</span>
<a name="l02102"></a>02102 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA0_RXP_SCPAD_PERR_EN_XI     (1L&lt;&lt;13)</span>
<a name="l02103"></a>02103 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA0_TPAT_SCPAD_PERR_EN_XI    (1L&lt;&lt;14)</span>
<a name="l02104"></a>02104 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA0_TXP_CTXC_PERR_EN_XI      (1L&lt;&lt;15)</span>
<a name="l02105"></a>02105 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA0_TXP_SCPAD_PERR_EN_XI     (1L&lt;&lt;16)</span>
<a name="l02106"></a>02106 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA0_CS_TMEM_PERR_EN_XI       (1L&lt;&lt;17)</span>
<a name="l02107"></a>02107 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA0_MQ_CTX_PERR_EN_XI        (1L&lt;&lt;18)</span>
<a name="l02108"></a>02108 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA0_RPM_DFIFOMEM_PERR_EN_XI  (1L&lt;&lt;19)</span>
<a name="l02109"></a>02109 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA0_RPC_DFIFOMEM_PERR_EN_XI  (1L&lt;&lt;20)</span>
<a name="l02110"></a>02110 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA0_RBUF_PTRMEM_PERR_EN_XI   (1L&lt;&lt;21)</span>
<a name="l02111"></a>02111 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA0_RBUF_DATAMEM_PERR_EN_XI  (1L&lt;&lt;22)</span>
<a name="l02112"></a>02112 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA0_RV2P_P2IRAM_PERR_EN_XI   (1L&lt;&lt;23)</span>
<a name="l02113"></a>02113 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA0_RV2P_P1IRAM_PERR_EN_XI   (1L&lt;&lt;24)</span>
<a name="l02114"></a>02114 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA0_RV2P_CB1REGS_PERR_EN_XI  (1L&lt;&lt;25)</span>
<a name="l02115"></a>02115 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA0_RV2P_CB0REGS_PERR_EN_XI  (1L&lt;&lt;26)</span>
<a name="l02116"></a>02116 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA0_TPBUF_PERR_EN_XI         (1L&lt;&lt;27)</span>
<a name="l02117"></a>02117 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA0_THBUF_PERR_EN_XI         (1L&lt;&lt;28)</span>
<a name="l02118"></a>02118 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA0_TDMA_PERR_EN_XI      (1L&lt;&lt;29)</span>
<a name="l02119"></a>02119 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA0_TBDC_PERR_EN_XI      (1L&lt;&lt;30)</span>
<a name="l02120"></a>02120 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA0_TSCH_LR_PERR_EN_XI       (1L&lt;&lt;31)</span>
<a name="l02121"></a>02121 <span class="preprocessor"></span>
<a name="l02122"></a>02122 <span class="preprocessor">#define BNX2_MISC_PERR_ENA1             0x000008a8</span>
<a name="l02123"></a>02123 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA1_RV2P_MISC_CB1REGS        (1L&lt;&lt;0)</span>
<a name="l02124"></a>02124 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA1_RV2P_MISC_P1IRAM         (1L&lt;&lt;1)</span>
<a name="l02125"></a>02125 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA1_RV2P_MISC_P2IRAM         (1L&lt;&lt;2)</span>
<a name="l02126"></a>02126 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA1_RXP_MISC_CTXC        (1L&lt;&lt;3)</span>
<a name="l02127"></a>02127 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA1_RXP_MISC_REGF        (1L&lt;&lt;4)</span>
<a name="l02128"></a>02128 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA1_RXP_MISC_SCPAD       (1L&lt;&lt;5)</span>
<a name="l02129"></a>02129 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA1_RXP_MISC_RBUFC       (1L&lt;&lt;6)</span>
<a name="l02130"></a>02130 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA1_TBDC_MISC            (1L&lt;&lt;7)</span>
<a name="l02131"></a>02131 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA1_TDMA_MISC            (1L&lt;&lt;8)</span>
<a name="l02132"></a>02132 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA1_THBUF_MISC_MB0       (1L&lt;&lt;9)</span>
<a name="l02133"></a>02133 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA1_THBUF_MISC_MB1       (1L&lt;&lt;10)</span>
<a name="l02134"></a>02134 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA1_TPAT_MISC_REGF       (1L&lt;&lt;11)</span>
<a name="l02135"></a>02135 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA1_TPAT_MISC_SCPAD      (1L&lt;&lt;12)</span>
<a name="l02136"></a>02136 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA1_TPBUF_MISC_MB        (1L&lt;&lt;13)</span>
<a name="l02137"></a>02137 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA1_TSCH_MISC_LR         (1L&lt;&lt;14)</span>
<a name="l02138"></a>02138 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA1_TXP_MISC_CTXC        (1L&lt;&lt;15)</span>
<a name="l02139"></a>02139 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA1_TXP_MISC_REGF        (1L&lt;&lt;16)</span>
<a name="l02140"></a>02140 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA1_TXP_MISC_SCPAD       (1L&lt;&lt;17)</span>
<a name="l02141"></a>02141 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA1_UMP_MISC_FIORX       (1L&lt;&lt;18)</span>
<a name="l02142"></a>02142 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA1_UMP_MISC_FIOTX       (1L&lt;&lt;19)</span>
<a name="l02143"></a>02143 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA1_UMP_MISC_RX          (1L&lt;&lt;20)</span>
<a name="l02144"></a>02144 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA1_UMP_MISC_TX          (1L&lt;&lt;21)</span>
<a name="l02145"></a>02145 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA1_RDMAQ_MISC           (1L&lt;&lt;22)</span>
<a name="l02146"></a>02146 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA1_CSQ_MISC             (1L&lt;&lt;23)</span>
<a name="l02147"></a>02147 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA1_CPQ_MISC             (1L&lt;&lt;24)</span>
<a name="l02148"></a>02148 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA1_MCPQ_MISC            (1L&lt;&lt;25)</span>
<a name="l02149"></a>02149 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA1_RV2PMQ_MISC          (1L&lt;&lt;26)</span>
<a name="l02150"></a>02150 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA1_RV2PPQ_MISC          (1L&lt;&lt;27)</span>
<a name="l02151"></a>02151 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA1_RV2PTQ_MISC          (1L&lt;&lt;28)</span>
<a name="l02152"></a>02152 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA1_RXPQ_MISC            (1L&lt;&lt;29)</span>
<a name="l02153"></a>02153 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA1_RXPCQ_MISC           (1L&lt;&lt;30)</span>
<a name="l02154"></a>02154 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA1_RLUPQ_MISC           (1L&lt;&lt;31)</span>
<a name="l02155"></a>02155 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA1_RBDC_PERR_EN_XI      (1L&lt;&lt;0)</span>
<a name="l02156"></a>02156 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA1_RDMA_DFIFO_PERR_EN_XI    (1L&lt;&lt;2)</span>
<a name="l02157"></a>02157 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA1_HC_STATS_PERR_EN_XI      (1L&lt;&lt;3)</span>
<a name="l02158"></a>02158 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA1_HC_MSIX_PERR_EN_XI       (1L&lt;&lt;4)</span>
<a name="l02159"></a>02159 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA1_HC_PRODUCSTB_PERR_EN_XI  (1L&lt;&lt;5)</span>
<a name="l02160"></a>02160 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA1_HC_CONSUMSTB_PERR_EN_XI  (1L&lt;&lt;6)</span>
<a name="l02161"></a>02161 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA1_TPATQ_PERR_EN_XI         (1L&lt;&lt;7)</span>
<a name="l02162"></a>02162 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA1_MCPQ_PERR_EN_XI      (1L&lt;&lt;8)</span>
<a name="l02163"></a>02163 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA1_TDMAQ_PERR_EN_XI         (1L&lt;&lt;9)</span>
<a name="l02164"></a>02164 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA1_TXPQ_PERR_EN_XI      (1L&lt;&lt;10)</span>
<a name="l02165"></a>02165 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA1_COMTQ_PERR_EN_XI         (1L&lt;&lt;11)</span>
<a name="l02166"></a>02166 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA1_COMQ_PERR_EN_XI      (1L&lt;&lt;12)</span>
<a name="l02167"></a>02167 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA1_RLUPQ_PERR_EN_XI         (1L&lt;&lt;13)</span>
<a name="l02168"></a>02168 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA1_RXPQ_PERR_EN_XI      (1L&lt;&lt;14)</span>
<a name="l02169"></a>02169 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA1_RV2PPQ_PERR_EN_XI        (1L&lt;&lt;15)</span>
<a name="l02170"></a>02170 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA1_RDMAQ_PERR_EN_XI         (1L&lt;&lt;16)</span>
<a name="l02171"></a>02171 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA1_TASQ_PERR_EN_XI      (1L&lt;&lt;17)</span>
<a name="l02172"></a>02172 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA1_TBDRQ_PERR_EN_XI         (1L&lt;&lt;18)</span>
<a name="l02173"></a>02173 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA1_TSCHQ_PERR_EN_XI         (1L&lt;&lt;19)</span>
<a name="l02174"></a>02174 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA1_COMXQ_PERR_EN_XI         (1L&lt;&lt;20)</span>
<a name="l02175"></a>02175 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA1_RXPCQ_PERR_EN_XI         (1L&lt;&lt;21)</span>
<a name="l02176"></a>02176 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA1_RV2PTQ_PERR_EN_XI        (1L&lt;&lt;22)</span>
<a name="l02177"></a>02177 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA1_RV2PMQ_PERR_EN_XI        (1L&lt;&lt;23)</span>
<a name="l02178"></a>02178 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA1_CPQ_PERR_EN_XI       (1L&lt;&lt;24)</span>
<a name="l02179"></a>02179 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA1_CSQ_PERR_EN_XI       (1L&lt;&lt;25)</span>
<a name="l02180"></a>02180 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA1_RLUP_CID_PERR_EN_XI      (1L&lt;&lt;26)</span>
<a name="l02181"></a>02181 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA1_RV2PCS_TMEM_PERR_EN_XI   (1L&lt;&lt;27)</span>
<a name="l02182"></a>02182 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA1_RV2PCSQ_PERR_EN_XI       (1L&lt;&lt;28)</span>
<a name="l02183"></a>02183 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA1_MQ_IDX_PERR_EN_XI        (1L&lt;&lt;29)</span>
<a name="l02184"></a>02184 <span class="preprocessor"></span>
<a name="l02185"></a>02185 <span class="preprocessor">#define BNX2_MISC_PERR_ENA2             0x000008ac</span>
<a name="l02186"></a>02186 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA2_COMQ_MISC            (1L&lt;&lt;0)</span>
<a name="l02187"></a>02187 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA2_COMXQ_MISC           (1L&lt;&lt;1)</span>
<a name="l02188"></a>02188 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA2_COMTQ_MISC           (1L&lt;&lt;2)</span>
<a name="l02189"></a>02189 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA2_TSCHQ_MISC           (1L&lt;&lt;3)</span>
<a name="l02190"></a>02190 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA2_TBDRQ_MISC           (1L&lt;&lt;4)</span>
<a name="l02191"></a>02191 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA2_TXPQ_MISC            (1L&lt;&lt;5)</span>
<a name="l02192"></a>02192 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA2_TDMAQ_MISC           (1L&lt;&lt;6)</span>
<a name="l02193"></a>02193 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA2_TPATQ_MISC           (1L&lt;&lt;7)</span>
<a name="l02194"></a>02194 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA2_TASQ_MISC            (1L&lt;&lt;8)</span>
<a name="l02195"></a>02195 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA2_TGT_FIFO_PERR_EN_XI      (1L&lt;&lt;0)</span>
<a name="l02196"></a>02196 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA2_UMP_TX_PERR_EN_XI        (1L&lt;&lt;1)</span>
<a name="l02197"></a>02197 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA2_UMP_RX_PERR_EN_XI        (1L&lt;&lt;2)</span>
<a name="l02198"></a>02198 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA2_MCP_ROM_PERR_EN_XI       (1L&lt;&lt;3)</span>
<a name="l02199"></a>02199 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA2_MCP_SCPAD_PERR_EN_XI     (1L&lt;&lt;4)</span>
<a name="l02200"></a>02200 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA2_HB_MEM_PERR_EN_XI        (1L&lt;&lt;5)</span>
<a name="l02201"></a>02201 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_ENA2_PCIE_REPLAY_PERR_EN_XI   (1L&lt;&lt;6)</span>
<a name="l02202"></a>02202 <span class="preprocessor"></span>
<a name="l02203"></a>02203 <span class="preprocessor">#define BNX2_MISC_DEBUG_VECTOR_SEL          0x000008b0</span>
<a name="l02204"></a>02204 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_DEBUG_VECTOR_SEL_0             (0xfffL&lt;&lt;0)</span>
<a name="l02205"></a>02205 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_DEBUG_VECTOR_SEL_1             (0xfffL&lt;&lt;12)</span>
<a name="l02206"></a>02206 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_DEBUG_VECTOR_SEL_1_XI          (0xfffL&lt;&lt;15)</span>
<a name="l02207"></a>02207 <span class="preprocessor"></span>
<a name="l02208"></a>02208 <span class="preprocessor">#define BNX2_MISC_VREG_CONTROL              0x000008b4</span>
<a name="l02209"></a>02209 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_VREG_CONTROL_1_2           (0xfL&lt;&lt;0)</span>
<a name="l02210"></a>02210 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_VREG_CONTROL_1_0_MAIN_XI       (0xfL&lt;&lt;0)</span>
<a name="l02211"></a>02211 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_VREG_CONTROL_1_0_MAIN_PLUS14_XI    (0L&lt;&lt;0)</span>
<a name="l02212"></a>02212 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_VREG_CONTROL_1_0_MAIN_PLUS12_XI    (1L&lt;&lt;0)</span>
<a name="l02213"></a>02213 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_VREG_CONTROL_1_0_MAIN_PLUS10_XI    (2L&lt;&lt;0)</span>
<a name="l02214"></a>02214 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_VREG_CONTROL_1_0_MAIN_PLUS8_XI     (3L&lt;&lt;0)</span>
<a name="l02215"></a>02215 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_VREG_CONTROL_1_0_MAIN_PLUS6_XI     (4L&lt;&lt;0)</span>
<a name="l02216"></a>02216 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_VREG_CONTROL_1_0_MAIN_PLUS4_XI     (5L&lt;&lt;0)</span>
<a name="l02217"></a>02217 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_VREG_CONTROL_1_0_MAIN_PLUS2_XI     (6L&lt;&lt;0)</span>
<a name="l02218"></a>02218 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_VREG_CONTROL_1_0_MAIN_NOM_XI       (7L&lt;&lt;0)</span>
<a name="l02219"></a>02219 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_VREG_CONTROL_1_0_MAIN_MINUS2_XI    (8L&lt;&lt;0)</span>
<a name="l02220"></a>02220 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_VREG_CONTROL_1_0_MAIN_MINUS4_XI    (9L&lt;&lt;0)</span>
<a name="l02221"></a>02221 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_VREG_CONTROL_1_0_MAIN_MINUS6_XI    (10L&lt;&lt;0)</span>
<a name="l02222"></a>02222 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_VREG_CONTROL_1_0_MAIN_MINUS8_XI    (11L&lt;&lt;0)</span>
<a name="l02223"></a>02223 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_VREG_CONTROL_1_0_MAIN_MINUS10_XI   (12L&lt;&lt;0)</span>
<a name="l02224"></a>02224 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_VREG_CONTROL_1_0_MAIN_MINUS12_XI   (13L&lt;&lt;0)</span>
<a name="l02225"></a>02225 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_VREG_CONTROL_1_0_MAIN_MINUS14_XI   (14L&lt;&lt;0)</span>
<a name="l02226"></a>02226 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_VREG_CONTROL_1_0_MAIN_MINUS16_XI   (15L&lt;&lt;0)</span>
<a name="l02227"></a>02227 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_VREG_CONTROL_2_5           (0xfL&lt;&lt;4)</span>
<a name="l02228"></a>02228 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_VREG_CONTROL_2_5_PLUS14        (0L&lt;&lt;4)</span>
<a name="l02229"></a>02229 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_VREG_CONTROL_2_5_PLUS12        (1L&lt;&lt;4)</span>
<a name="l02230"></a>02230 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_VREG_CONTROL_2_5_PLUS10        (2L&lt;&lt;4)</span>
<a name="l02231"></a>02231 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_VREG_CONTROL_2_5_PLUS8         (3L&lt;&lt;4)</span>
<a name="l02232"></a>02232 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_VREG_CONTROL_2_5_PLUS6         (4L&lt;&lt;4)</span>
<a name="l02233"></a>02233 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_VREG_CONTROL_2_5_PLUS4         (5L&lt;&lt;4)</span>
<a name="l02234"></a>02234 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_VREG_CONTROL_2_5_PLUS2         (6L&lt;&lt;4)</span>
<a name="l02235"></a>02235 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_VREG_CONTROL_2_5_NOM           (7L&lt;&lt;4)</span>
<a name="l02236"></a>02236 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_VREG_CONTROL_2_5_MINUS2        (8L&lt;&lt;4)</span>
<a name="l02237"></a>02237 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_VREG_CONTROL_2_5_MINUS4        (9L&lt;&lt;4)</span>
<a name="l02238"></a>02238 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_VREG_CONTROL_2_5_MINUS6        (10L&lt;&lt;4)</span>
<a name="l02239"></a>02239 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_VREG_CONTROL_2_5_MINUS8        (11L&lt;&lt;4)</span>
<a name="l02240"></a>02240 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_VREG_CONTROL_2_5_MINUS10       (12L&lt;&lt;4)</span>
<a name="l02241"></a>02241 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_VREG_CONTROL_2_5_MINUS12       (13L&lt;&lt;4)</span>
<a name="l02242"></a>02242 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_VREG_CONTROL_2_5_MINUS14       (14L&lt;&lt;4)</span>
<a name="l02243"></a>02243 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_VREG_CONTROL_2_5_MINUS16       (15L&lt;&lt;4)</span>
<a name="l02244"></a>02244 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_VREG_CONTROL_1_0_MGMT          (0xfL&lt;&lt;8)</span>
<a name="l02245"></a>02245 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_VREG_CONTROL_1_0_MGMT_PLUS14       (0L&lt;&lt;8)</span>
<a name="l02246"></a>02246 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_VREG_CONTROL_1_0_MGMT_PLUS12       (1L&lt;&lt;8)</span>
<a name="l02247"></a>02247 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_VREG_CONTROL_1_0_MGMT_PLUS10       (2L&lt;&lt;8)</span>
<a name="l02248"></a>02248 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_VREG_CONTROL_1_0_MGMT_PLUS8        (3L&lt;&lt;8)</span>
<a name="l02249"></a>02249 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_VREG_CONTROL_1_0_MGMT_PLUS6        (4L&lt;&lt;8)</span>
<a name="l02250"></a>02250 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_VREG_CONTROL_1_0_MGMT_PLUS4        (5L&lt;&lt;8)</span>
<a name="l02251"></a>02251 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_VREG_CONTROL_1_0_MGMT_PLUS2        (6L&lt;&lt;8)</span>
<a name="l02252"></a>02252 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_VREG_CONTROL_1_0_MGMT_NOM      (7L&lt;&lt;8)</span>
<a name="l02253"></a>02253 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_VREG_CONTROL_1_0_MGMT_MINUS2       (8L&lt;&lt;8)</span>
<a name="l02254"></a>02254 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_VREG_CONTROL_1_0_MGMT_MINUS4       (9L&lt;&lt;8)</span>
<a name="l02255"></a>02255 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_VREG_CONTROL_1_0_MGMT_MINUS6       (10L&lt;&lt;8)</span>
<a name="l02256"></a>02256 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_VREG_CONTROL_1_0_MGMT_MINUS8       (11L&lt;&lt;8)</span>
<a name="l02257"></a>02257 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_VREG_CONTROL_1_0_MGMT_MINUS10      (12L&lt;&lt;8)</span>
<a name="l02258"></a>02258 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_VREG_CONTROL_1_0_MGMT_MINUS12      (13L&lt;&lt;8)</span>
<a name="l02259"></a>02259 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_VREG_CONTROL_1_0_MGMT_MINUS14      (14L&lt;&lt;8)</span>
<a name="l02260"></a>02260 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_VREG_CONTROL_1_0_MGMT_MINUS16      (15L&lt;&lt;8)</span>
<a name="l02261"></a>02261 <span class="preprocessor"></span>
<a name="l02262"></a>02262 <span class="preprocessor">#define BNX2_MISC_FINAL_CLK_CTL_VAL         0x000008b8</span>
<a name="l02263"></a>02263 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_FINAL_CLK_CTL_VAL_MISC_FINAL_CLK_CTL_VAL   (0x3ffffffL&lt;&lt;6)</span>
<a name="l02264"></a>02264 <span class="preprocessor"></span>
<a name="l02265"></a>02265 <span class="preprocessor">#define BNX2_MISC_GP_HW_CTL0                0x000008bc</span>
<a name="l02266"></a>02266 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_GP_HW_CTL0_TX_DRIVE            (1L&lt;&lt;0)</span>
<a name="l02267"></a>02267 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_GP_HW_CTL0_RMII_MODE           (1L&lt;&lt;1)</span>
<a name="l02268"></a>02268 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_GP_HW_CTL0_RMII_CRSDV_SEL      (1L&lt;&lt;2)</span>
<a name="l02269"></a>02269 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_GP_HW_CTL0_RVMII_MODE          (1L&lt;&lt;3)</span>
<a name="l02270"></a>02270 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_GP_HW_CTL0_FLASH_SAMP_SCLK_NEGEDGE_TE  (1L&lt;&lt;4)</span>
<a name="l02271"></a>02271 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_GP_HW_CTL0_HIDDEN_REVISION_ID_TE   (1L&lt;&lt;5)</span>
<a name="l02272"></a>02272 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_GP_HW_CTL0_HC_CNTL_TMOUT_CTR_RST_TE    (1L&lt;&lt;6)</span>
<a name="l02273"></a>02273 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_GP_HW_CTL0_RESERVED1_XI        (0x7L&lt;&lt;4)</span>
<a name="l02274"></a>02274 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_GP_HW_CTL0_ENA_CORE_RST_ON_MAIN_PWR_GOING_AWAY     (1L&lt;&lt;7)</span>
<a name="l02275"></a>02275 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_GP_HW_CTL0_ENA_SEL_VAUX_B_IN_L2_TE     (1L&lt;&lt;8)</span>
<a name="l02276"></a>02276 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_GP_HW_CTL0_GRC_BNK_FREE_FIX_TE     (1L&lt;&lt;9)</span>
<a name="l02277"></a>02277 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_GP_HW_CTL0_LED_ACT_SEL_TE      (1L&lt;&lt;10)</span>
<a name="l02278"></a>02278 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_GP_HW_CTL0_RESERVED2_XI        (0x7L&lt;&lt;8)</span>
<a name="l02279"></a>02279 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_GP_HW_CTL0_UP1_DEF0            (1L&lt;&lt;11)</span>
<a name="l02280"></a>02280 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_GP_HW_CTL0_FIBER_MODE_DIS_DEF      (1L&lt;&lt;12)</span>
<a name="l02281"></a>02281 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_GP_HW_CTL0_FORCE2500_DEF       (1L&lt;&lt;13)</span>
<a name="l02282"></a>02282 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_GP_HW_CTL0_AUTODETECT_DIS_DEF      (1L&lt;&lt;14)</span>
<a name="l02283"></a>02283 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_GP_HW_CTL0_PARALLEL_DETECT_DEF     (1L&lt;&lt;15)</span>
<a name="l02284"></a>02284 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_GP_HW_CTL0_OSCCTRL_DAI         (0xfL&lt;&lt;16)</span>
<a name="l02285"></a>02285 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_GP_HW_CTL0_OSCCTRL_DAI_3MA         (0L&lt;&lt;16)</span>
<a name="l02286"></a>02286 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_GP_HW_CTL0_OSCCTRL_DAI_2P5MA       (1L&lt;&lt;16)</span>
<a name="l02287"></a>02287 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_GP_HW_CTL0_OSCCTRL_DAI_2P0MA       (3L&lt;&lt;16)</span>
<a name="l02288"></a>02288 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_GP_HW_CTL0_OSCCTRL_DAI_1P5MA       (5L&lt;&lt;16)</span>
<a name="l02289"></a>02289 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_GP_HW_CTL0_OSCCTRL_DAI_1P0MA       (7L&lt;&lt;16)</span>
<a name="l02290"></a>02290 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_GP_HW_CTL0_OSCCTRL_DAI_PWRDN       (15L&lt;&lt;16)</span>
<a name="l02291"></a>02291 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_GP_HW_CTL0_OSCCTRL_PRE2DIS         (1L&lt;&lt;20)</span>
<a name="l02292"></a>02292 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_GP_HW_CTL0_OSCCTRL_PRE1DIS         (1L&lt;&lt;21)</span>
<a name="l02293"></a>02293 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_GP_HW_CTL0_OSCCTRL_CTAT        (0x3L&lt;&lt;22)</span>
<a name="l02294"></a>02294 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_GP_HW_CTL0_OSCCTRL_CTAT_M6P        (0L&lt;&lt;22)</span>
<a name="l02295"></a>02295 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_GP_HW_CTL0_OSCCTRL_CTAT_M0P        (1L&lt;&lt;22)</span>
<a name="l02296"></a>02296 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_GP_HW_CTL0_OSCCTRL_CTAT_P0P        (2L&lt;&lt;22)</span>
<a name="l02297"></a>02297 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_GP_HW_CTL0_OSCCTRL_CTAT_P6P        (3L&lt;&lt;22)</span>
<a name="l02298"></a>02298 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_GP_HW_CTL0_OSCCTRL_PTAT        (0x3L&lt;&lt;24)</span>
<a name="l02299"></a>02299 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_GP_HW_CTL0_OSCCTRL_PTAT_M6P        (0L&lt;&lt;24)</span>
<a name="l02300"></a>02300 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_GP_HW_CTL0_OSCCTRL_PTAT_M0P        (1L&lt;&lt;24)</span>
<a name="l02301"></a>02301 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_GP_HW_CTL0_OSCCTRL_PTAT_P0P        (2L&lt;&lt;24)</span>
<a name="l02302"></a>02302 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_GP_HW_CTL0_OSCCTRL_PTAT_P6P        (3L&lt;&lt;24)</span>
<a name="l02303"></a>02303 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_GP_HW_CTL0_OSCCTRL_IAMP_ADJ        (0x3L&lt;&lt;26)</span>
<a name="l02304"></a>02304 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_GP_HW_CTL0_OSCCTRL_IAMP_ADJ_240UA  (0L&lt;&lt;26)</span>
<a name="l02305"></a>02305 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_GP_HW_CTL0_OSCCTRL_IAMP_ADJ_160UA  (1L&lt;&lt;26)</span>
<a name="l02306"></a>02306 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_GP_HW_CTL0_OSCCTRL_IAMP_ADJ_400UA  (2L&lt;&lt;26)</span>
<a name="l02307"></a>02307 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_GP_HW_CTL0_OSCCTRL_IAMP_ADJ_320UA  (3L&lt;&lt;26)</span>
<a name="l02308"></a>02308 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_GP_HW_CTL0_OSCCTRL_ICBUF_ADJ       (0x3L&lt;&lt;28)</span>
<a name="l02309"></a>02309 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_GP_HW_CTL0_OSCCTRL_ICBUF_ADJ_240UA     (0L&lt;&lt;28)</span>
<a name="l02310"></a>02310 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_GP_HW_CTL0_OSCCTRL_ICBUF_ADJ_160UA     (1L&lt;&lt;28)</span>
<a name="l02311"></a>02311 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_GP_HW_CTL0_OSCCTRL_ICBUF_ADJ_400UA     (2L&lt;&lt;28)</span>
<a name="l02312"></a>02312 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_GP_HW_CTL0_OSCCTRL_ICBUF_ADJ_320UA     (3L&lt;&lt;28)</span>
<a name="l02313"></a>02313 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_GP_HW_CTL0_OSCCTRL_XTAL_ADJ        (0x3L&lt;&lt;30)</span>
<a name="l02314"></a>02314 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_GP_HW_CTL0_OSCCTRL_XTAL_ADJ_1P57   (0L&lt;&lt;30)</span>
<a name="l02315"></a>02315 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_GP_HW_CTL0_OSCCTRL_XTAL_ADJ_1P45   (1L&lt;&lt;30)</span>
<a name="l02316"></a>02316 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_GP_HW_CTL0_OSCCTRL_XTAL_ADJ_1P62   (2L&lt;&lt;30)</span>
<a name="l02317"></a>02317 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_GP_HW_CTL0_OSCCTRL_XTAL_ADJ_1P66   (3L&lt;&lt;30)</span>
<a name="l02318"></a>02318 <span class="preprocessor"></span>
<a name="l02319"></a>02319 <span class="preprocessor">#define BNX2_MISC_GP_HW_CTL1                0x000008c0</span>
<a name="l02320"></a>02320 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_GP_HW_CTL1_1_ATTN_BTN_PRSNT_TE     (1L&lt;&lt;0)</span>
<a name="l02321"></a>02321 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_GP_HW_CTL1_1_ATTN_IND_PRSNT_TE     (1L&lt;&lt;1)</span>
<a name="l02322"></a>02322 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_GP_HW_CTL1_1_PWR_IND_PRSNT_TE      (1L&lt;&lt;2)</span>
<a name="l02323"></a>02323 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_GP_HW_CTL1_0_PCIE_LOOPBACK_TE      (1L&lt;&lt;3)</span>
<a name="l02324"></a>02324 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_GP_HW_CTL1_RESERVED_SOFT_XI        (0xffffL&lt;&lt;0)</span>
<a name="l02325"></a>02325 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_GP_HW_CTL1_RESERVED_HARD_XI        (0xffffL&lt;&lt;16)</span>
<a name="l02326"></a>02326 <span class="preprocessor"></span>
<a name="l02327"></a>02327 <span class="preprocessor">#define BNX2_MISC_NEW_HW_CTL                0x000008c4</span>
<a name="l02328"></a>02328 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_NEW_HW_CTL_MAIN_POR_BYPASS         (1L&lt;&lt;0)</span>
<a name="l02329"></a>02329 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_NEW_HW_CTL_RINGOSC_ENABLE      (1L&lt;&lt;1)</span>
<a name="l02330"></a>02330 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_NEW_HW_CTL_RINGOSC_SEL0        (1L&lt;&lt;2)</span>
<a name="l02331"></a>02331 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_NEW_HW_CTL_RINGOSC_SEL1        (1L&lt;&lt;3)</span>
<a name="l02332"></a>02332 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_NEW_HW_CTL_RESERVED_SHARED         (0xfffL&lt;&lt;4)</span>
<a name="l02333"></a>02333 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_NEW_HW_CTL_RESERVED_SPLIT      (0xffffL&lt;&lt;16)</span>
<a name="l02334"></a>02334 <span class="preprocessor"></span>
<a name="l02335"></a>02335 <span class="preprocessor">#define BNX2_MISC_NEW_CORE_CTL              0x000008c8</span>
<a name="l02336"></a>02336 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_NEW_CORE_CTL_LINK_HOLDOFF_SUCCESS  (1L&lt;&lt;0)</span>
<a name="l02337"></a>02337 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_NEW_CORE_CTL_LINK_HOLDOFF_REQ      (1L&lt;&lt;1)</span>
<a name="l02338"></a>02338 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_NEW_CORE_CTL_DMA_ENABLE        (1L&lt;&lt;16)</span>
<a name="l02339"></a>02339 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_NEW_CORE_CTL_RESERVED_CMN      (0x3fffL&lt;&lt;2)</span>
<a name="l02340"></a>02340 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_NEW_CORE_CTL_RESERVED_TC       (0xffffL&lt;&lt;16)</span>
<a name="l02341"></a>02341 <span class="preprocessor"></span>
<a name="l02342"></a>02342 <span class="preprocessor">#define BNX2_MISC_ECO_HW_CTL                0x000008cc</span>
<a name="l02343"></a>02343 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ECO_HW_CTL_LARGE_GRC_TMOUT_EN      (1L&lt;&lt;0)</span>
<a name="l02344"></a>02344 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ECO_HW_CTL_RESERVED_SOFT       (0x7fffL&lt;&lt;1)</span>
<a name="l02345"></a>02345 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ECO_HW_CTL_RESERVED_HARD       (0xffffL&lt;&lt;16)</span>
<a name="l02346"></a>02346 <span class="preprocessor"></span>
<a name="l02347"></a>02347 <span class="preprocessor">#define BNX2_MISC_ECO_CORE_CTL              0x000008d0</span>
<a name="l02348"></a>02348 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ECO_CORE_CTL_RESERVED_SOFT         (0xffffL&lt;&lt;0)</span>
<a name="l02349"></a>02349 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_ECO_CORE_CTL_RESERVED_HARD         (0xffffL&lt;&lt;16)</span>
<a name="l02350"></a>02350 <span class="preprocessor"></span>
<a name="l02351"></a>02351 <span class="preprocessor">#define BNX2_MISC_PPIO                  0x000008d4</span>
<a name="l02352"></a>02352 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PPIO_VALUE                 (0xfL&lt;&lt;0)</span>
<a name="l02353"></a>02353 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PPIO_SET               (0xfL&lt;&lt;8)</span>
<a name="l02354"></a>02354 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PPIO_CLR               (0xfL&lt;&lt;16)</span>
<a name="l02355"></a>02355 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PPIO_FLOAT                 (0xfL&lt;&lt;24)</span>
<a name="l02356"></a>02356 <span class="preprocessor"></span>
<a name="l02357"></a>02357 <span class="preprocessor">#define BNX2_MISC_PPIO_INT              0x000008d8</span>
<a name="l02358"></a>02358 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PPIO_INT_INT_STATE             (0xfL&lt;&lt;0)</span>
<a name="l02359"></a>02359 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PPIO_INT_OLD_VALUE             (0xfL&lt;&lt;8)</span>
<a name="l02360"></a>02360 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PPIO_INT_OLD_SET           (0xfL&lt;&lt;16)</span>
<a name="l02361"></a>02361 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PPIO_INT_OLD_CLR           (0xfL&lt;&lt;24)</span>
<a name="l02362"></a>02362 <span class="preprocessor"></span>
<a name="l02363"></a>02363 <span class="preprocessor">#define BNX2_MISC_RESET_NUMS                0x000008dc</span>
<a name="l02364"></a>02364 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_RESET_NUMS_NUM_HARD_RESETS         (0x7L&lt;&lt;0)</span>
<a name="l02365"></a>02365 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_RESET_NUMS_NUM_PCIE_RESETS         (0x7L&lt;&lt;4)</span>
<a name="l02366"></a>02366 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_RESET_NUMS_NUM_PERSTB_RESETS       (0x7L&lt;&lt;8)</span>
<a name="l02367"></a>02367 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_RESET_NUMS_NUM_CMN_RESETS      (0x7L&lt;&lt;12)</span>
<a name="l02368"></a>02368 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_RESET_NUMS_NUM_PORT_RESETS         (0x7L&lt;&lt;16)</span>
<a name="l02369"></a>02369 <span class="preprocessor"></span>
<a name="l02370"></a>02370 <span class="preprocessor">#define BNX2_MISC_CS16_ERR              0x000008e0</span>
<a name="l02371"></a>02371 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_CS16_ERR_ENA_PCI           (1L&lt;&lt;0)</span>
<a name="l02372"></a>02372 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_CS16_ERR_ENA_RDMA          (1L&lt;&lt;1)</span>
<a name="l02373"></a>02373 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_CS16_ERR_ENA_TDMA          (1L&lt;&lt;2)</span>
<a name="l02374"></a>02374 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_CS16_ERR_ENA_EMAC          (1L&lt;&lt;3)</span>
<a name="l02375"></a>02375 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_CS16_ERR_ENA_CTX           (1L&lt;&lt;4)</span>
<a name="l02376"></a>02376 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_CS16_ERR_ENA_TBDR          (1L&lt;&lt;5)</span>
<a name="l02377"></a>02377 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_CS16_ERR_ENA_RBDC          (1L&lt;&lt;6)</span>
<a name="l02378"></a>02378 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_CS16_ERR_ENA_COM           (1L&lt;&lt;7)</span>
<a name="l02379"></a>02379 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_CS16_ERR_ENA_CP            (1L&lt;&lt;8)</span>
<a name="l02380"></a>02380 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_CS16_ERR_STA_PCI           (1L&lt;&lt;16)</span>
<a name="l02381"></a>02381 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_CS16_ERR_STA_RDMA          (1L&lt;&lt;17)</span>
<a name="l02382"></a>02382 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_CS16_ERR_STA_TDMA          (1L&lt;&lt;18)</span>
<a name="l02383"></a>02383 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_CS16_ERR_STA_EMAC          (1L&lt;&lt;19)</span>
<a name="l02384"></a>02384 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_CS16_ERR_STA_CTX           (1L&lt;&lt;20)</span>
<a name="l02385"></a>02385 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_CS16_ERR_STA_TBDR          (1L&lt;&lt;21)</span>
<a name="l02386"></a>02386 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_CS16_ERR_STA_RBDC          (1L&lt;&lt;22)</span>
<a name="l02387"></a>02387 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_CS16_ERR_STA_COM           (1L&lt;&lt;23)</span>
<a name="l02388"></a>02388 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_CS16_ERR_STA_CP            (1L&lt;&lt;24)</span>
<a name="l02389"></a>02389 <span class="preprocessor"></span>
<a name="l02390"></a>02390 <span class="preprocessor">#define BNX2_MISC_SPIO_EVENT                0x000008e4</span>
<a name="l02391"></a>02391 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_SPIO_EVENT_ENABLE          (0xffL&lt;&lt;0)</span>
<a name="l02392"></a>02392 <span class="preprocessor"></span>
<a name="l02393"></a>02393 <span class="preprocessor">#define BNX2_MISC_PPIO_EVENT                0x000008e8</span>
<a name="l02394"></a>02394 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PPIO_EVENT_ENABLE          (0xfL&lt;&lt;0)</span>
<a name="l02395"></a>02395 <span class="preprocessor"></span>
<a name="l02396"></a>02396 <span class="preprocessor">#define BNX2_MISC_DUAL_MEDIA_CTRL           0x000008ec</span>
<a name="l02397"></a>02397 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_DUAL_MEDIA_CTRL_BOND_ID        (0xffL&lt;&lt;0)</span>
<a name="l02398"></a>02398 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_DUAL_MEDIA_CTRL_BOND_ID_X      (0L&lt;&lt;0)</span>
<a name="l02399"></a>02399 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_DUAL_MEDIA_CTRL_BOND_ID_C      (3L&lt;&lt;0)</span>
<a name="l02400"></a>02400 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_DUAL_MEDIA_CTRL_BOND_ID_S      (12L&lt;&lt;0)</span>
<a name="l02401"></a>02401 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_DUAL_MEDIA_CTRL_PHY_CTRL_STRAP     (0x7L&lt;&lt;8)</span>
<a name="l02402"></a>02402 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_DUAL_MEDIA_CTRL_PORT_SWAP_PIN      (1L&lt;&lt;11)</span>
<a name="l02403"></a>02403 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_DUAL_MEDIA_CTRL_SERDES1_SIGDET     (1L&lt;&lt;12)</span>
<a name="l02404"></a>02404 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_DUAL_MEDIA_CTRL_SERDES0_SIGDET     (1L&lt;&lt;13)</span>
<a name="l02405"></a>02405 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_DUAL_MEDIA_CTRL_PHY1_SIGDET        (1L&lt;&lt;14)</span>
<a name="l02406"></a>02406 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_DUAL_MEDIA_CTRL_PHY0_SIGDET        (1L&lt;&lt;15)</span>
<a name="l02407"></a>02407 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_DUAL_MEDIA_CTRL_LCPLL_RST      (1L&lt;&lt;16)</span>
<a name="l02408"></a>02408 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_DUAL_MEDIA_CTRL_SERDES1_RST        (1L&lt;&lt;17)</span>
<a name="l02409"></a>02409 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_DUAL_MEDIA_CTRL_SERDES0_RST        (1L&lt;&lt;18)</span>
<a name="l02410"></a>02410 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_DUAL_MEDIA_CTRL_PHY1_RST       (1L&lt;&lt;19)</span>
<a name="l02411"></a>02411 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_DUAL_MEDIA_CTRL_PHY0_RST       (1L&lt;&lt;20)</span>
<a name="l02412"></a>02412 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_DUAL_MEDIA_CTRL_PHY_CTRL       (0x7L&lt;&lt;21)</span>
<a name="l02413"></a>02413 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_DUAL_MEDIA_CTRL_PORT_SWAP      (1L&lt;&lt;24)</span>
<a name="l02414"></a>02414 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_DUAL_MEDIA_CTRL_STRAP_OVERRIDE     (1L&lt;&lt;25)</span>
<a name="l02415"></a>02415 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_DUAL_MEDIA_CTRL_PHY_SERDES_IDDQ    (0xfL&lt;&lt;26)</span>
<a name="l02416"></a>02416 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_DUAL_MEDIA_CTRL_PHY_SERDES_IDDQ_SER1_IDDQ  (1L&lt;&lt;26)</span>
<a name="l02417"></a>02417 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_DUAL_MEDIA_CTRL_PHY_SERDES_IDDQ_SER0_IDDQ  (2L&lt;&lt;26)</span>
<a name="l02418"></a>02418 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_DUAL_MEDIA_CTRL_PHY_SERDES_IDDQ_PHY1_IDDQ  (4L&lt;&lt;26)</span>
<a name="l02419"></a>02419 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_DUAL_MEDIA_CTRL_PHY_SERDES_IDDQ_PHY0_IDDQ  (8L&lt;&lt;26)</span>
<a name="l02420"></a>02420 <span class="preprocessor"></span>
<a name="l02421"></a>02421 <span class="preprocessor">#define BNX2_MISC_OTP_CMD1              0x000008f0</span>
<a name="l02422"></a>02422 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_OTP_CMD1_FMODE             (0x7L&lt;&lt;0)</span>
<a name="l02423"></a>02423 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_OTP_CMD1_FMODE_IDLE            (0L&lt;&lt;0)</span>
<a name="l02424"></a>02424 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_OTP_CMD1_FMODE_WRITE           (1L&lt;&lt;0)</span>
<a name="l02425"></a>02425 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_OTP_CMD1_FMODE_INIT            (2L&lt;&lt;0)</span>
<a name="l02426"></a>02426 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_OTP_CMD1_FMODE_SET             (3L&lt;&lt;0)</span>
<a name="l02427"></a>02427 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_OTP_CMD1_FMODE_RST             (4L&lt;&lt;0)</span>
<a name="l02428"></a>02428 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_OTP_CMD1_FMODE_VERIFY          (5L&lt;&lt;0)</span>
<a name="l02429"></a>02429 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_OTP_CMD1_FMODE_RESERVED0       (6L&lt;&lt;0)</span>
<a name="l02430"></a>02430 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_OTP_CMD1_FMODE_RESERVED1       (7L&lt;&lt;0)</span>
<a name="l02431"></a>02431 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_OTP_CMD1_USEPINS           (1L&lt;&lt;8)</span>
<a name="l02432"></a>02432 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_OTP_CMD1_PROGSEL           (1L&lt;&lt;9)</span>
<a name="l02433"></a>02433 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_OTP_CMD1_PROGSTART             (1L&lt;&lt;10)</span>
<a name="l02434"></a>02434 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_OTP_CMD1_PCOUNT            (0x7L&lt;&lt;16)</span>
<a name="l02435"></a>02435 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_OTP_CMD1_PBYP              (1L&lt;&lt;19)</span>
<a name="l02436"></a>02436 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_OTP_CMD1_VSEL              (0xfL&lt;&lt;20)</span>
<a name="l02437"></a>02437 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_OTP_CMD1_TM                (0x7L&lt;&lt;27)</span>
<a name="l02438"></a>02438 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_OTP_CMD1_SADBYP            (1L&lt;&lt;30)</span>
<a name="l02439"></a>02439 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_OTP_CMD1_DEBUG             (1L&lt;&lt;31)</span>
<a name="l02440"></a>02440 <span class="preprocessor"></span>
<a name="l02441"></a>02441 <span class="preprocessor">#define BNX2_MISC_OTP_CMD2              0x000008f4</span>
<a name="l02442"></a>02442 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_OTP_CMD2_OTP_ROM_ADDR          (0x3ffL&lt;&lt;0)</span>
<a name="l02443"></a>02443 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_OTP_CMD2_DOSEL             (0x7fL&lt;&lt;16)</span>
<a name="l02444"></a>02444 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_OTP_CMD2_DOSEL_0           (0L&lt;&lt;16)</span>
<a name="l02445"></a>02445 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_OTP_CMD2_DOSEL_1           (1L&lt;&lt;16)</span>
<a name="l02446"></a>02446 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_OTP_CMD2_DOSEL_127             (127L&lt;&lt;16)</span>
<a name="l02447"></a>02447 <span class="preprocessor"></span>
<a name="l02448"></a>02448 <span class="preprocessor">#define BNX2_MISC_OTP_STATUS                0x000008f8</span>
<a name="l02449"></a>02449 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_OTP_STATUS_DATA            (0xffL&lt;&lt;0)</span>
<a name="l02450"></a>02450 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_OTP_STATUS_VALID           (1L&lt;&lt;8)</span>
<a name="l02451"></a>02451 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_OTP_STATUS_BUSY            (1L&lt;&lt;9)</span>
<a name="l02452"></a>02452 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_OTP_STATUS_BUSYSM          (1L&lt;&lt;10)</span>
<a name="l02453"></a>02453 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_OTP_STATUS_DONE            (1L&lt;&lt;11)</span>
<a name="l02454"></a>02454 <span class="preprocessor"></span>
<a name="l02455"></a>02455 <span class="preprocessor">#define BNX2_MISC_OTP_SHIFT1_CMD            0x000008fc</span>
<a name="l02456"></a>02456 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_OTP_SHIFT1_CMD_RESET_MODE_N        (1L&lt;&lt;0)</span>
<a name="l02457"></a>02457 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_OTP_SHIFT1_CMD_SHIFT_DONE      (1L&lt;&lt;1)</span>
<a name="l02458"></a>02458 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_OTP_SHIFT1_CMD_SHIFT_START         (1L&lt;&lt;2)</span>
<a name="l02459"></a>02459 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_OTP_SHIFT1_CMD_LOAD_DATA       (1L&lt;&lt;3)</span>
<a name="l02460"></a>02460 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_OTP_SHIFT1_CMD_SHIFT_SELECT        (0x1fL&lt;&lt;8)</span>
<a name="l02461"></a>02461 <span class="preprocessor"></span>
<a name="l02462"></a>02462 <span class="preprocessor">#define BNX2_MISC_OTP_SHIFT1_DATA           0x00000900</span>
<a name="l02463"></a>02463 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_OTP_SHIFT2_CMD            0x00000904</span>
<a name="l02464"></a>02464 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_OTP_SHIFT2_CMD_RESET_MODE_N        (1L&lt;&lt;0)</span>
<a name="l02465"></a>02465 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_OTP_SHIFT2_CMD_SHIFT_DONE      (1L&lt;&lt;1)</span>
<a name="l02466"></a>02466 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_OTP_SHIFT2_CMD_SHIFT_START         (1L&lt;&lt;2)</span>
<a name="l02467"></a>02467 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_OTP_SHIFT2_CMD_LOAD_DATA       (1L&lt;&lt;3)</span>
<a name="l02468"></a>02468 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_OTP_SHIFT2_CMD_SHIFT_SELECT        (0x1fL&lt;&lt;8)</span>
<a name="l02469"></a>02469 <span class="preprocessor"></span>
<a name="l02470"></a>02470 <span class="preprocessor">#define BNX2_MISC_OTP_SHIFT2_DATA           0x00000908</span>
<a name="l02471"></a>02471 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_BIST_CS0              0x0000090c</span>
<a name="l02472"></a>02472 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_BIST_CS0_MBIST_EN          (1L&lt;&lt;0)</span>
<a name="l02473"></a>02473 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_BIST_CS0_BIST_SETUP            (0x3L&lt;&lt;1)</span>
<a name="l02474"></a>02474 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_BIST_CS0_MBIST_ASYNC_RESET         (1L&lt;&lt;3)</span>
<a name="l02475"></a>02475 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_BIST_CS0_MBIST_DONE            (1L&lt;&lt;8)</span>
<a name="l02476"></a>02476 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_BIST_CS0_MBIST_GO          (1L&lt;&lt;9)</span>
<a name="l02477"></a>02477 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_BIST_CS0_BIST_OVERRIDE         (1L&lt;&lt;31)</span>
<a name="l02478"></a>02478 <span class="preprocessor"></span>
<a name="l02479"></a>02479 <span class="preprocessor">#define BNX2_MISC_BIST_MEMSTATUS0           0x00000910</span>
<a name="l02480"></a>02480 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_BIST_CS1              0x00000914</span>
<a name="l02481"></a>02481 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_BIST_CS1_MBIST_EN          (1L&lt;&lt;0)</span>
<a name="l02482"></a>02482 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_BIST_CS1_BIST_SETUP            (0x3L&lt;&lt;1)</span>
<a name="l02483"></a>02483 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_BIST_CS1_MBIST_ASYNC_RESET         (1L&lt;&lt;3)</span>
<a name="l02484"></a>02484 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_BIST_CS1_MBIST_DONE            (1L&lt;&lt;8)</span>
<a name="l02485"></a>02485 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_BIST_CS1_MBIST_GO          (1L&lt;&lt;9)</span>
<a name="l02486"></a>02486 <span class="preprocessor"></span>
<a name="l02487"></a>02487 <span class="preprocessor">#define BNX2_MISC_BIST_MEMSTATUS1           0x00000918</span>
<a name="l02488"></a>02488 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_BIST_CS2              0x0000091c</span>
<a name="l02489"></a>02489 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_BIST_CS2_MBIST_EN          (1L&lt;&lt;0)</span>
<a name="l02490"></a>02490 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_BIST_CS2_BIST_SETUP            (0x3L&lt;&lt;1)</span>
<a name="l02491"></a>02491 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_BIST_CS2_MBIST_ASYNC_RESET         (1L&lt;&lt;3)</span>
<a name="l02492"></a>02492 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_BIST_CS2_MBIST_DONE            (1L&lt;&lt;8)</span>
<a name="l02493"></a>02493 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_BIST_CS2_MBIST_GO          (1L&lt;&lt;9)</span>
<a name="l02494"></a>02494 <span class="preprocessor"></span>
<a name="l02495"></a>02495 <span class="preprocessor">#define BNX2_MISC_BIST_MEMSTATUS2           0x00000920</span>
<a name="l02496"></a>02496 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_BIST_CS3              0x00000924</span>
<a name="l02497"></a>02497 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_BIST_CS3_MBIST_EN          (1L&lt;&lt;0)</span>
<a name="l02498"></a>02498 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_BIST_CS3_BIST_SETUP            (0x3L&lt;&lt;1)</span>
<a name="l02499"></a>02499 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_BIST_CS3_MBIST_ASYNC_RESET         (1L&lt;&lt;3)</span>
<a name="l02500"></a>02500 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_BIST_CS3_MBIST_DONE            (1L&lt;&lt;8)</span>
<a name="l02501"></a>02501 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_BIST_CS3_MBIST_GO          (1L&lt;&lt;9)</span>
<a name="l02502"></a>02502 <span class="preprocessor"></span>
<a name="l02503"></a>02503 <span class="preprocessor">#define BNX2_MISC_BIST_MEMSTATUS3           0x00000928</span>
<a name="l02504"></a>02504 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_BIST_CS4              0x0000092c</span>
<a name="l02505"></a>02505 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_BIST_CS4_MBIST_EN          (1L&lt;&lt;0)</span>
<a name="l02506"></a>02506 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_BIST_CS4_BIST_SETUP            (0x3L&lt;&lt;1)</span>
<a name="l02507"></a>02507 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_BIST_CS4_MBIST_ASYNC_RESET         (1L&lt;&lt;3)</span>
<a name="l02508"></a>02508 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_BIST_CS4_MBIST_DONE            (1L&lt;&lt;8)</span>
<a name="l02509"></a>02509 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_BIST_CS4_MBIST_GO          (1L&lt;&lt;9)</span>
<a name="l02510"></a>02510 <span class="preprocessor"></span>
<a name="l02511"></a>02511 <span class="preprocessor">#define BNX2_MISC_BIST_MEMSTATUS4           0x00000930</span>
<a name="l02512"></a>02512 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_BIST_CS5              0x00000934</span>
<a name="l02513"></a>02513 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_BIST_CS5_MBIST_EN          (1L&lt;&lt;0)</span>
<a name="l02514"></a>02514 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_BIST_CS5_BIST_SETUP            (0x3L&lt;&lt;1)</span>
<a name="l02515"></a>02515 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_BIST_CS5_MBIST_ASYNC_RESET         (1L&lt;&lt;3)</span>
<a name="l02516"></a>02516 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_BIST_CS5_MBIST_DONE            (1L&lt;&lt;8)</span>
<a name="l02517"></a>02517 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_BIST_CS5_MBIST_GO          (1L&lt;&lt;9)</span>
<a name="l02518"></a>02518 <span class="preprocessor"></span>
<a name="l02519"></a>02519 <span class="preprocessor">#define BNX2_MISC_BIST_MEMSTATUS5           0x00000938</span>
<a name="l02520"></a>02520 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_MEM_TM0               0x0000093c</span>
<a name="l02521"></a>02521 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_MEM_TM0_PCIE_REPLAY_TM         (0xfL&lt;&lt;0)</span>
<a name="l02522"></a>02522 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_MEM_TM0_MCP_SCPAD          (0xfL&lt;&lt;8)</span>
<a name="l02523"></a>02523 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_MEM_TM0_UMP_TM             (0xffL&lt;&lt;16)</span>
<a name="l02524"></a>02524 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_MEM_TM0_HB_MEM_TM          (0xfL&lt;&lt;24)</span>
<a name="l02525"></a>02525 <span class="preprocessor"></span>
<a name="l02526"></a>02526 <span class="preprocessor">#define BNX2_MISC_USPLL_CTRL                0x00000940</span>
<a name="l02527"></a>02527 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_USPLL_CTRL_PH_DET_DIS          (1L&lt;&lt;0)</span>
<a name="l02528"></a>02528 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_USPLL_CTRL_FREQ_DET_DIS        (1L&lt;&lt;1)</span>
<a name="l02529"></a>02529 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_USPLL_CTRL_LCPX            (0x3fL&lt;&lt;2)</span>
<a name="l02530"></a>02530 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_USPLL_CTRL_RX              (0x3L&lt;&lt;8)</span>
<a name="l02531"></a>02531 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_USPLL_CTRL_VC_EN           (1L&lt;&lt;10)</span>
<a name="l02532"></a>02532 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_USPLL_CTRL_VCO_MG          (0x3L&lt;&lt;11)</span>
<a name="l02533"></a>02533 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_USPLL_CTRL_KVCO_XF             (0x7L&lt;&lt;13)</span>
<a name="l02534"></a>02534 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_USPLL_CTRL_KVCO_XS             (0x7L&lt;&lt;16)</span>
<a name="l02535"></a>02535 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_USPLL_CTRL_TESTD_EN            (1L&lt;&lt;19)</span>
<a name="l02536"></a>02536 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_USPLL_CTRL_TESTD_SEL           (0x7L&lt;&lt;20)</span>
<a name="l02537"></a>02537 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_USPLL_CTRL_TESTA_EN            (1L&lt;&lt;23)</span>
<a name="l02538"></a>02538 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_USPLL_CTRL_TESTA_SEL           (0x3L&lt;&lt;24)</span>
<a name="l02539"></a>02539 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_USPLL_CTRL_ATTEN_FREF          (1L&lt;&lt;26)</span>
<a name="l02540"></a>02540 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_USPLL_CTRL_DIGITAL_RST         (1L&lt;&lt;27)</span>
<a name="l02541"></a>02541 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_USPLL_CTRL_ANALOG_RST          (1L&lt;&lt;28)</span>
<a name="l02542"></a>02542 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_USPLL_CTRL_LOCK            (1L&lt;&lt;29)</span>
<a name="l02543"></a>02543 <span class="preprocessor"></span>
<a name="l02544"></a>02544 <span class="preprocessor">#define BNX2_MISC_PERR_STATUS0              0x00000944</span>
<a name="l02545"></a>02545 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_STATUS0_COM_DMAE_PERR         (1L&lt;&lt;0)</span>
<a name="l02546"></a>02546 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_STATUS0_CP_DMAE_PERR      (1L&lt;&lt;1)</span>
<a name="l02547"></a>02547 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_STATUS0_RPM_ACPIBEMEM_PERR    (1L&lt;&lt;2)</span>
<a name="l02548"></a>02548 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_STATUS0_CTX_USAGE_CNT_PERR    (1L&lt;&lt;3)</span>
<a name="l02549"></a>02549 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_STATUS0_CTX_PGTBL_PERR        (1L&lt;&lt;4)</span>
<a name="l02550"></a>02550 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_STATUS0_CTX_CACHE_PERR        (1L&lt;&lt;5)</span>
<a name="l02551"></a>02551 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_STATUS0_CTX_MIRROR_PERR       (1L&lt;&lt;6)</span>
<a name="l02552"></a>02552 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_STATUS0_COM_CTXC_PERR         (1L&lt;&lt;7)</span>
<a name="l02553"></a>02553 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_STATUS0_COM_SCPAD_PERR        (1L&lt;&lt;8)</span>
<a name="l02554"></a>02554 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_STATUS0_CP_CTXC_PERR      (1L&lt;&lt;9)</span>
<a name="l02555"></a>02555 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_STATUS0_CP_SCPAD_PERR         (1L&lt;&lt;10)</span>
<a name="l02556"></a>02556 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_STATUS0_RXP_RBUFC_PERR        (1L&lt;&lt;11)</span>
<a name="l02557"></a>02557 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_STATUS0_RXP_CTXC_PERR         (1L&lt;&lt;12)</span>
<a name="l02558"></a>02558 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_STATUS0_RXP_SCPAD_PERR        (1L&lt;&lt;13)</span>
<a name="l02559"></a>02559 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_STATUS0_TPAT_SCPAD_PERR       (1L&lt;&lt;14)</span>
<a name="l02560"></a>02560 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_STATUS0_TXP_CTXC_PERR         (1L&lt;&lt;15)</span>
<a name="l02561"></a>02561 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_STATUS0_TXP_SCPAD_PERR        (1L&lt;&lt;16)</span>
<a name="l02562"></a>02562 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_STATUS0_CS_TMEM_PERR      (1L&lt;&lt;17)</span>
<a name="l02563"></a>02563 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_STATUS0_MQ_CTX_PERR       (1L&lt;&lt;18)</span>
<a name="l02564"></a>02564 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_STATUS0_RPM_DFIFOMEM_PERR     (1L&lt;&lt;19)</span>
<a name="l02565"></a>02565 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_STATUS0_RPC_DFIFOMEM_PERR     (1L&lt;&lt;20)</span>
<a name="l02566"></a>02566 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_STATUS0_RBUF_PTRMEM_PERR      (1L&lt;&lt;21)</span>
<a name="l02567"></a>02567 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_STATUS0_RBUF_DATAMEM_PERR     (1L&lt;&lt;22)</span>
<a name="l02568"></a>02568 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_STATUS0_RV2P_P2IRAM_PERR      (1L&lt;&lt;23)</span>
<a name="l02569"></a>02569 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_STATUS0_RV2P_P1IRAM_PERR      (1L&lt;&lt;24)</span>
<a name="l02570"></a>02570 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_STATUS0_RV2P_CB1REGS_PERR     (1L&lt;&lt;25)</span>
<a name="l02571"></a>02571 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_STATUS0_RV2P_CB0REGS_PERR     (1L&lt;&lt;26)</span>
<a name="l02572"></a>02572 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_STATUS0_TPBUF_PERR        (1L&lt;&lt;27)</span>
<a name="l02573"></a>02573 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_STATUS0_THBUF_PERR        (1L&lt;&lt;28)</span>
<a name="l02574"></a>02574 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_STATUS0_TDMA_PERR         (1L&lt;&lt;29)</span>
<a name="l02575"></a>02575 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_STATUS0_TBDC_PERR         (1L&lt;&lt;30)</span>
<a name="l02576"></a>02576 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_STATUS0_TSCH_LR_PERR      (1L&lt;&lt;31)</span>
<a name="l02577"></a>02577 <span class="preprocessor"></span>
<a name="l02578"></a>02578 <span class="preprocessor">#define BNX2_MISC_PERR_STATUS1              0x00000948</span>
<a name="l02579"></a>02579 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_STATUS1_RBDC_PERR         (1L&lt;&lt;0)</span>
<a name="l02580"></a>02580 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_STATUS1_RDMA_DFIFO_PERR       (1L&lt;&lt;2)</span>
<a name="l02581"></a>02581 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_STATUS1_HC_STATS_PERR         (1L&lt;&lt;3)</span>
<a name="l02582"></a>02582 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_STATUS1_HC_MSIX_PERR      (1L&lt;&lt;4)</span>
<a name="l02583"></a>02583 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_STATUS1_HC_PRODUCSTB_PERR     (1L&lt;&lt;5)</span>
<a name="l02584"></a>02584 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_STATUS1_HC_CONSUMSTB_PERR     (1L&lt;&lt;6)</span>
<a name="l02585"></a>02585 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_STATUS1_TPATQ_PERR        (1L&lt;&lt;7)</span>
<a name="l02586"></a>02586 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_STATUS1_MCPQ_PERR         (1L&lt;&lt;8)</span>
<a name="l02587"></a>02587 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_STATUS1_TDMAQ_PERR        (1L&lt;&lt;9)</span>
<a name="l02588"></a>02588 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_STATUS1_TXPQ_PERR         (1L&lt;&lt;10)</span>
<a name="l02589"></a>02589 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_STATUS1_COMTQ_PERR        (1L&lt;&lt;11)</span>
<a name="l02590"></a>02590 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_STATUS1_COMQ_PERR         (1L&lt;&lt;12)</span>
<a name="l02591"></a>02591 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_STATUS1_RLUPQ_PERR        (1L&lt;&lt;13)</span>
<a name="l02592"></a>02592 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_STATUS1_RXPQ_PERR         (1L&lt;&lt;14)</span>
<a name="l02593"></a>02593 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_STATUS1_RV2PPQ_PERR       (1L&lt;&lt;15)</span>
<a name="l02594"></a>02594 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_STATUS1_RDMAQ_PERR        (1L&lt;&lt;16)</span>
<a name="l02595"></a>02595 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_STATUS1_TASQ_PERR         (1L&lt;&lt;17)</span>
<a name="l02596"></a>02596 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_STATUS1_TBDRQ_PERR        (1L&lt;&lt;18)</span>
<a name="l02597"></a>02597 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_STATUS1_TSCHQ_PERR        (1L&lt;&lt;19)</span>
<a name="l02598"></a>02598 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_STATUS1_COMXQ_PERR        (1L&lt;&lt;20)</span>
<a name="l02599"></a>02599 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_STATUS1_RXPCQ_PERR        (1L&lt;&lt;21)</span>
<a name="l02600"></a>02600 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_STATUS1_RV2PTQ_PERR       (1L&lt;&lt;22)</span>
<a name="l02601"></a>02601 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_STATUS1_RV2PMQ_PERR       (1L&lt;&lt;23)</span>
<a name="l02602"></a>02602 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_STATUS1_CPQ_PERR          (1L&lt;&lt;24)</span>
<a name="l02603"></a>02603 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_STATUS1_CSQ_PERR          (1L&lt;&lt;25)</span>
<a name="l02604"></a>02604 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_STATUS1_RLUP_CID_PERR         (1L&lt;&lt;26)</span>
<a name="l02605"></a>02605 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_STATUS1_RV2PCS_TMEM_PERR      (1L&lt;&lt;27)</span>
<a name="l02606"></a>02606 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_STATUS1_RV2PCSQ_PERR      (1L&lt;&lt;28)</span>
<a name="l02607"></a>02607 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_STATUS1_MQ_IDX_PERR       (1L&lt;&lt;29)</span>
<a name="l02608"></a>02608 <span class="preprocessor"></span>
<a name="l02609"></a>02609 <span class="preprocessor">#define BNX2_MISC_PERR_STATUS2              0x0000094c</span>
<a name="l02610"></a>02610 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_STATUS2_TGT_FIFO_PERR         (1L&lt;&lt;0)</span>
<a name="l02611"></a>02611 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_STATUS2_UMP_TX_PERR       (1L&lt;&lt;1)</span>
<a name="l02612"></a>02612 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_STATUS2_UMP_RX_PERR       (1L&lt;&lt;2)</span>
<a name="l02613"></a>02613 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_STATUS2_MCP_ROM_PERR      (1L&lt;&lt;3)</span>
<a name="l02614"></a>02614 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_STATUS2_MCP_SCPAD_PERR        (1L&lt;&lt;4)</span>
<a name="l02615"></a>02615 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_STATUS2_HB_MEM_PERR       (1L&lt;&lt;5)</span>
<a name="l02616"></a>02616 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_PERR_STATUS2_PCIE_REPLAY_PERR      (1L&lt;&lt;6)</span>
<a name="l02617"></a>02617 <span class="preprocessor"></span>
<a name="l02618"></a>02618 <span class="preprocessor">#define BNX2_MISC_LCPLL_CTRL0               0x00000950</span>
<a name="l02619"></a>02619 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_LCPLL_CTRL0_OAC            (0x7L&lt;&lt;0)</span>
<a name="l02620"></a>02620 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_LCPLL_CTRL0_OAC_NEGTWENTY      (0L&lt;&lt;0)</span>
<a name="l02621"></a>02621 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_LCPLL_CTRL0_OAC_ZERO           (1L&lt;&lt;0)</span>
<a name="l02622"></a>02622 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_LCPLL_CTRL0_OAC_TWENTY         (3L&lt;&lt;0)</span>
<a name="l02623"></a>02623 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_LCPLL_CTRL0_OAC_FORTY          (7L&lt;&lt;0)</span>
<a name="l02624"></a>02624 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_LCPLL_CTRL0_ICP_CTRL           (0x7L&lt;&lt;3)</span>
<a name="l02625"></a>02625 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_LCPLL_CTRL0_ICP_CTRL_360       (0L&lt;&lt;3)</span>
<a name="l02626"></a>02626 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_LCPLL_CTRL0_ICP_CTRL_480       (1L&lt;&lt;3)</span>
<a name="l02627"></a>02627 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_LCPLL_CTRL0_ICP_CTRL_600       (3L&lt;&lt;3)</span>
<a name="l02628"></a>02628 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_LCPLL_CTRL0_ICP_CTRL_720       (7L&lt;&lt;3)</span>
<a name="l02629"></a>02629 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_LCPLL_CTRL0_BIAS_CTRL          (0x3L&lt;&lt;6)</span>
<a name="l02630"></a>02630 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_LCPLL_CTRL0_PLL_OBSERVE        (0x7L&lt;&lt;8)</span>
<a name="l02631"></a>02631 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_LCPLL_CTRL0_VTH_CTRL           (0x3L&lt;&lt;11)</span>
<a name="l02632"></a>02632 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_LCPLL_CTRL0_VTH_CTRL_0         (0L&lt;&lt;11)</span>
<a name="l02633"></a>02633 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_LCPLL_CTRL0_VTH_CTRL_1         (1L&lt;&lt;11)</span>
<a name="l02634"></a>02634 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_LCPLL_CTRL0_VTH_CTRL_2         (2L&lt;&lt;11)</span>
<a name="l02635"></a>02635 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_LCPLL_CTRL0_PLLSEQSTART        (1L&lt;&lt;13)</span>
<a name="l02636"></a>02636 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_LCPLL_CTRL0_RESERVED           (1L&lt;&lt;14)</span>
<a name="l02637"></a>02637 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_LCPLL_CTRL0_CAPRETRY_EN        (1L&lt;&lt;15)</span>
<a name="l02638"></a>02638 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_LCPLL_CTRL0_FREQMONITOR_EN         (1L&lt;&lt;16)</span>
<a name="l02639"></a>02639 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_LCPLL_CTRL0_FREQDETRESTART_EN      (1L&lt;&lt;17)</span>
<a name="l02640"></a>02640 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_LCPLL_CTRL0_FREQDETRETRY_EN        (1L&lt;&lt;18)</span>
<a name="l02641"></a>02641 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_LCPLL_CTRL0_PLLFORCEFDONE_EN       (1L&lt;&lt;19)</span>
<a name="l02642"></a>02642 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_LCPLL_CTRL0_PLLFORCEFDONE      (1L&lt;&lt;20)</span>
<a name="l02643"></a>02643 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_LCPLL_CTRL0_PLLFORCEFPASS      (1L&lt;&lt;21)</span>
<a name="l02644"></a>02644 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_LCPLL_CTRL0_PLLFORCECAPDONE_EN     (1L&lt;&lt;22)</span>
<a name="l02645"></a>02645 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_LCPLL_CTRL0_PLLFORCECAPDONE        (1L&lt;&lt;23)</span>
<a name="l02646"></a>02646 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_LCPLL_CTRL0_PLLFORCECAPPASS_EN     (1L&lt;&lt;24)</span>
<a name="l02647"></a>02647 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_LCPLL_CTRL0_PLLFORCECAPPASS        (1L&lt;&lt;25)</span>
<a name="l02648"></a>02648 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_LCPLL_CTRL0_CAPRESTART         (1L&lt;&lt;26)</span>
<a name="l02649"></a>02649 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_LCPLL_CTRL0_CAPSELECTM_EN      (1L&lt;&lt;27)</span>
<a name="l02650"></a>02650 <span class="preprocessor"></span>
<a name="l02651"></a>02651 <span class="preprocessor">#define BNX2_MISC_LCPLL_CTRL1               0x00000954</span>
<a name="l02652"></a>02652 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_LCPLL_CTRL1_CAPSELECTM         (0x1fL&lt;&lt;0)</span>
<a name="l02653"></a>02653 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_LCPLL_CTRL1_CAPFORCESLOWDOWN_EN    (1L&lt;&lt;5)</span>
<a name="l02654"></a>02654 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_LCPLL_CTRL1_CAPFORCESLOWDOWN       (1L&lt;&lt;6)</span>
<a name="l02655"></a>02655 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_LCPLL_CTRL1_SLOWDN_XOR         (1L&lt;&lt;7)</span>
<a name="l02656"></a>02656 <span class="preprocessor"></span>
<a name="l02657"></a>02657 <span class="preprocessor">#define BNX2_MISC_LCPLL_STATUS              0x00000958</span>
<a name="l02658"></a>02658 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_LCPLL_STATUS_FREQDONE_SM       (1L&lt;&lt;0)</span>
<a name="l02659"></a>02659 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_LCPLL_STATUS_FREQPASS_SM       (1L&lt;&lt;1)</span>
<a name="l02660"></a>02660 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_LCPLL_STATUS_PLLSEQDONE        (1L&lt;&lt;2)</span>
<a name="l02661"></a>02661 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_LCPLL_STATUS_PLLSEQPASS        (1L&lt;&lt;3)</span>
<a name="l02662"></a>02662 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_LCPLL_STATUS_PLLSTATE          (0x7L&lt;&lt;4)</span>
<a name="l02663"></a>02663 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_LCPLL_STATUS_CAPSTATE          (0x7L&lt;&lt;7)</span>
<a name="l02664"></a>02664 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_LCPLL_STATUS_CAPSELECT         (0x1fL&lt;&lt;10)</span>
<a name="l02665"></a>02665 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_LCPLL_STATUS_SLOWDN_INDICATOR      (1L&lt;&lt;15)</span>
<a name="l02666"></a>02666 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_LCPLL_STATUS_SLOWDN_INDICATOR_0    (0L&lt;&lt;15)</span>
<a name="l02667"></a>02667 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_LCPLL_STATUS_SLOWDN_INDICATOR_1    (1L&lt;&lt;15)</span>
<a name="l02668"></a>02668 <span class="preprocessor"></span>
<a name="l02669"></a>02669 <span class="preprocessor">#define BNX2_MISC_OSCFUNDS_CTRL             0x0000095c</span>
<a name="l02670"></a>02670 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_OSCFUNDS_CTRL_FREQ_MON         (1L&lt;&lt;5)</span>
<a name="l02671"></a>02671 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_OSCFUNDS_CTRL_FREQ_MON_OFF         (0L&lt;&lt;5)</span>
<a name="l02672"></a>02672 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_OSCFUNDS_CTRL_FREQ_MON_ON      (1L&lt;&lt;5)</span>
<a name="l02673"></a>02673 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_OSCFUNDS_CTRL_XTAL_ADJCM       (0x3L&lt;&lt;6)</span>
<a name="l02674"></a>02674 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_OSCFUNDS_CTRL_XTAL_ADJCM_0         (0L&lt;&lt;6)</span>
<a name="l02675"></a>02675 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_OSCFUNDS_CTRL_XTAL_ADJCM_1         (1L&lt;&lt;6)</span>
<a name="l02676"></a>02676 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_OSCFUNDS_CTRL_XTAL_ADJCM_2         (2L&lt;&lt;6)</span>
<a name="l02677"></a>02677 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_OSCFUNDS_CTRL_XTAL_ADJCM_3         (3L&lt;&lt;6)</span>
<a name="l02678"></a>02678 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_OSCFUNDS_CTRL_ICBUF_ADJ        (0x3L&lt;&lt;8)</span>
<a name="l02679"></a>02679 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_OSCFUNDS_CTRL_ICBUF_ADJ_0      (0L&lt;&lt;8)</span>
<a name="l02680"></a>02680 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_OSCFUNDS_CTRL_ICBUF_ADJ_1      (1L&lt;&lt;8)</span>
<a name="l02681"></a>02681 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_OSCFUNDS_CTRL_ICBUF_ADJ_2      (2L&lt;&lt;8)</span>
<a name="l02682"></a>02682 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_OSCFUNDS_CTRL_ICBUF_ADJ_3      (3L&lt;&lt;8)</span>
<a name="l02683"></a>02683 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_OSCFUNDS_CTRL_IAMP_ADJ         (0x3L&lt;&lt;10)</span>
<a name="l02684"></a>02684 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_OSCFUNDS_CTRL_IAMP_ADJ_0       (0L&lt;&lt;10)</span>
<a name="l02685"></a>02685 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_OSCFUNDS_CTRL_IAMP_ADJ_1       (1L&lt;&lt;10)</span>
<a name="l02686"></a>02686 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_OSCFUNDS_CTRL_IAMP_ADJ_2       (2L&lt;&lt;10)</span>
<a name="l02687"></a>02687 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MISC_OSCFUNDS_CTRL_IAMP_ADJ_3       (3L&lt;&lt;10)</span>
<a name="l02688"></a>02688 <span class="preprocessor"></span>
<a name="l02689"></a>02689 
<a name="l02690"></a>02690 <span class="comment">/*</span>
<a name="l02691"></a>02691 <span class="comment"> *  nvm_reg definition</span>
<a name="l02692"></a>02692 <span class="comment"> *  offset: 0x6400</span>
<a name="l02693"></a>02693 <span class="comment"> */</span>
<a name="l02694"></a>02694 <span class="preprocessor">#define BNX2_NVM_COMMAND                0x00006400</span>
<a name="l02695"></a>02695 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_COMMAND_RST                 (1L&lt;&lt;0)</span>
<a name="l02696"></a>02696 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_COMMAND_DONE                (1L&lt;&lt;3)</span>
<a name="l02697"></a>02697 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_COMMAND_DOIT                (1L&lt;&lt;4)</span>
<a name="l02698"></a>02698 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_COMMAND_WR              (1L&lt;&lt;5)</span>
<a name="l02699"></a>02699 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_COMMAND_ERASE               (1L&lt;&lt;6)</span>
<a name="l02700"></a>02700 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_COMMAND_FIRST               (1L&lt;&lt;7)</span>
<a name="l02701"></a>02701 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_COMMAND_LAST                (1L&lt;&lt;8)</span>
<a name="l02702"></a>02702 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_COMMAND_WREN                (1L&lt;&lt;16)</span>
<a name="l02703"></a>02703 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_COMMAND_WRDI                (1L&lt;&lt;17)</span>
<a name="l02704"></a>02704 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_COMMAND_EWSR                (1L&lt;&lt;18)</span>
<a name="l02705"></a>02705 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_COMMAND_WRSR                (1L&lt;&lt;19)</span>
<a name="l02706"></a>02706 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_COMMAND_RD_ID               (1L&lt;&lt;20)</span>
<a name="l02707"></a>02707 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_COMMAND_RD_STATUS           (1L&lt;&lt;21)</span>
<a name="l02708"></a>02708 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_COMMAND_MODE_256            (1L&lt;&lt;22)</span>
<a name="l02709"></a>02709 <span class="preprocessor"></span>
<a name="l02710"></a>02710 <span class="preprocessor">#define BNX2_NVM_STATUS                 0x00006404</span>
<a name="l02711"></a>02711 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_STATUS_PI_FSM_STATE             (0xfL&lt;&lt;0)</span>
<a name="l02712"></a>02712 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_STATUS_EE_FSM_STATE             (0xfL&lt;&lt;4)</span>
<a name="l02713"></a>02713 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_STATUS_EQ_FSM_STATE             (0xfL&lt;&lt;8)</span>
<a name="l02714"></a>02714 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_STATUS_SPI_FSM_STATE_XI         (0x1fL&lt;&lt;0)</span>
<a name="l02715"></a>02715 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_STATUS_SPI_FSM_STATE_SPI_IDLE_XI    (0L&lt;&lt;0)</span>
<a name="l02716"></a>02716 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_STATUS_SPI_FSM_STATE_SPI_CMD0_XI    (1L&lt;&lt;0)</span>
<a name="l02717"></a>02717 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_STATUS_SPI_FSM_STATE_SPI_CMD1_XI    (2L&lt;&lt;0)</span>
<a name="l02718"></a>02718 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_STATUS_SPI_FSM_STATE_SPI_CMD_FINISH0_XI     (3L&lt;&lt;0)</span>
<a name="l02719"></a>02719 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_STATUS_SPI_FSM_STATE_SPI_CMD_FINISH1_XI     (4L&lt;&lt;0)</span>
<a name="l02720"></a>02720 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_STATUS_SPI_FSM_STATE_SPI_ADDR0_XI   (5L&lt;&lt;0)</span>
<a name="l02721"></a>02721 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_STATUS_SPI_FSM_STATE_SPI_WRITE_DATA0_XI     (6L&lt;&lt;0)</span>
<a name="l02722"></a>02722 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_STATUS_SPI_FSM_STATE_SPI_WRITE_DATA1_XI     (7L&lt;&lt;0)</span>
<a name="l02723"></a>02723 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_STATUS_SPI_FSM_STATE_SPI_WRITE_DATA2_XI     (8L&lt;&lt;0)</span>
<a name="l02724"></a>02724 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_STATUS_SPI_FSM_STATE_SPI_READ_DATA0_XI  (9L&lt;&lt;0)</span>
<a name="l02725"></a>02725 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_STATUS_SPI_FSM_STATE_SPI_READ_DATA1_XI  (10L&lt;&lt;0)</span>
<a name="l02726"></a>02726 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_STATUS_SPI_FSM_STATE_SPI_READ_DATA2_XI  (11L&lt;&lt;0)</span>
<a name="l02727"></a>02727 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_STATUS_SPI_FSM_STATE_SPI_READ_STATUS_RDID0_XI   (12L&lt;&lt;0)</span>
<a name="l02728"></a>02728 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_STATUS_SPI_FSM_STATE_SPI_READ_STATUS_RDID1_XI   (13L&lt;&lt;0)</span>
<a name="l02729"></a>02729 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_STATUS_SPI_FSM_STATE_SPI_READ_STATUS_RDID2_XI   (14L&lt;&lt;0)</span>
<a name="l02730"></a>02730 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_STATUS_SPI_FSM_STATE_SPI_READ_STATUS_RDID3_XI   (15L&lt;&lt;0)</span>
<a name="l02731"></a>02731 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_STATUS_SPI_FSM_STATE_SPI_READ_STATUS_RDID4_XI   (16L&lt;&lt;0)</span>
<a name="l02732"></a>02732 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_STATUS_SPI_FSM_STATE_SPI_CHECK_BUSY0_XI     (17L&lt;&lt;0)</span>
<a name="l02733"></a>02733 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_STATUS_SPI_FSM_STATE_SPI_ST_WREN_XI     (18L&lt;&lt;0)</span>
<a name="l02734"></a>02734 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_STATUS_SPI_FSM_STATE_SPI_WAIT_XI    (19L&lt;&lt;0)</span>
<a name="l02735"></a>02735 <span class="preprocessor"></span>
<a name="l02736"></a>02736 <span class="preprocessor">#define BNX2_NVM_WRITE                  0x00006408</span>
<a name="l02737"></a>02737 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_WRITE_NVM_WRITE_VALUE           (0xffffffffL&lt;&lt;0)</span>
<a name="l02738"></a>02738 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_WRITE_NVM_WRITE_VALUE_BIT_BANG      (0L&lt;&lt;0)</span>
<a name="l02739"></a>02739 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_WRITE_NVM_WRITE_VALUE_EECLK         (1L&lt;&lt;0)</span>
<a name="l02740"></a>02740 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_WRITE_NVM_WRITE_VALUE_EEDATA        (2L&lt;&lt;0)</span>
<a name="l02741"></a>02741 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_WRITE_NVM_WRITE_VALUE_SCLK      (4L&lt;&lt;0)</span>
<a name="l02742"></a>02742 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_WRITE_NVM_WRITE_VALUE_CS_B      (8L&lt;&lt;0)</span>
<a name="l02743"></a>02743 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_WRITE_NVM_WRITE_VALUE_SO        (16L&lt;&lt;0)</span>
<a name="l02744"></a>02744 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_WRITE_NVM_WRITE_VALUE_SI        (32L&lt;&lt;0)</span>
<a name="l02745"></a>02745 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_WRITE_NVM_WRITE_VALUE_SI_XI         (1L&lt;&lt;0)</span>
<a name="l02746"></a>02746 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_WRITE_NVM_WRITE_VALUE_SO_XI         (2L&lt;&lt;0)</span>
<a name="l02747"></a>02747 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_WRITE_NVM_WRITE_VALUE_CS_B_XI       (4L&lt;&lt;0)</span>
<a name="l02748"></a>02748 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_WRITE_NVM_WRITE_VALUE_SCLK_XI       (8L&lt;&lt;0)</span>
<a name="l02749"></a>02749 <span class="preprocessor"></span>
<a name="l02750"></a>02750 <span class="preprocessor">#define BNX2_NVM_ADDR                   0x0000640c</span>
<a name="l02751"></a>02751 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_ADDR_NVM_ADDR_VALUE             (0xffffffL&lt;&lt;0)</span>
<a name="l02752"></a>02752 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_ADDR_NVM_ADDR_VALUE_BIT_BANG        (0L&lt;&lt;0)</span>
<a name="l02753"></a>02753 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_ADDR_NVM_ADDR_VALUE_EECLK       (1L&lt;&lt;0)</span>
<a name="l02754"></a>02754 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_ADDR_NVM_ADDR_VALUE_EEDATA      (2L&lt;&lt;0)</span>
<a name="l02755"></a>02755 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_ADDR_NVM_ADDR_VALUE_SCLK        (4L&lt;&lt;0)</span>
<a name="l02756"></a>02756 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_ADDR_NVM_ADDR_VALUE_CS_B        (8L&lt;&lt;0)</span>
<a name="l02757"></a>02757 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_ADDR_NVM_ADDR_VALUE_SO          (16L&lt;&lt;0)</span>
<a name="l02758"></a>02758 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_ADDR_NVM_ADDR_VALUE_SI          (32L&lt;&lt;0)</span>
<a name="l02759"></a>02759 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_ADDR_NVM_ADDR_VALUE_SI_XI       (1L&lt;&lt;0)</span>
<a name="l02760"></a>02760 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_ADDR_NVM_ADDR_VALUE_SO_XI       (2L&lt;&lt;0)</span>
<a name="l02761"></a>02761 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_ADDR_NVM_ADDR_VALUE_CS_B_XI         (4L&lt;&lt;0)</span>
<a name="l02762"></a>02762 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_ADDR_NVM_ADDR_VALUE_SCLK_XI         (8L&lt;&lt;0)</span>
<a name="l02763"></a>02763 <span class="preprocessor"></span>
<a name="l02764"></a>02764 <span class="preprocessor">#define BNX2_NVM_READ                   0x00006410</span>
<a name="l02765"></a>02765 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_READ_NVM_READ_VALUE             (0xffffffffL&lt;&lt;0)</span>
<a name="l02766"></a>02766 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_READ_NVM_READ_VALUE_BIT_BANG        (0L&lt;&lt;0)</span>
<a name="l02767"></a>02767 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_READ_NVM_READ_VALUE_EECLK       (1L&lt;&lt;0)</span>
<a name="l02768"></a>02768 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_READ_NVM_READ_VALUE_EEDATA      (2L&lt;&lt;0)</span>
<a name="l02769"></a>02769 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_READ_NVM_READ_VALUE_SCLK        (4L&lt;&lt;0)</span>
<a name="l02770"></a>02770 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_READ_NVM_READ_VALUE_CS_B        (8L&lt;&lt;0)</span>
<a name="l02771"></a>02771 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_READ_NVM_READ_VALUE_SO          (16L&lt;&lt;0)</span>
<a name="l02772"></a>02772 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_READ_NVM_READ_VALUE_SI          (32L&lt;&lt;0)</span>
<a name="l02773"></a>02773 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_READ_NVM_READ_VALUE_SI_XI       (1L&lt;&lt;0)</span>
<a name="l02774"></a>02774 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_READ_NVM_READ_VALUE_SO_XI       (2L&lt;&lt;0)</span>
<a name="l02775"></a>02775 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_READ_NVM_READ_VALUE_CS_B_XI         (4L&lt;&lt;0)</span>
<a name="l02776"></a>02776 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_READ_NVM_READ_VALUE_SCLK_XI         (8L&lt;&lt;0)</span>
<a name="l02777"></a>02777 <span class="preprocessor"></span>
<a name="l02778"></a>02778 <span class="preprocessor">#define BNX2_NVM_CFG1                   0x00006414</span>
<a name="l02779"></a>02779 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_CFG1_FLASH_MODE             (1L&lt;&lt;0)</span>
<a name="l02780"></a>02780 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_CFG1_BUFFER_MODE            (1L&lt;&lt;1)</span>
<a name="l02781"></a>02781 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_CFG1_PASS_MODE              (1L&lt;&lt;2)</span>
<a name="l02782"></a>02782 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_CFG1_BITBANG_MODE           (1L&lt;&lt;3)</span>
<a name="l02783"></a>02783 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_CFG1_STATUS_BIT             (0x7L&lt;&lt;4)</span>
<a name="l02784"></a>02784 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_CFG1_STATUS_BIT_FLASH_RDY       (0L&lt;&lt;4)</span>
<a name="l02785"></a>02785 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_CFG1_STATUS_BIT_BUFFER_RDY      (7L&lt;&lt;4)</span>
<a name="l02786"></a>02786 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_CFG1_SPI_CLK_DIV            (0xfL&lt;&lt;7)</span>
<a name="l02787"></a>02787 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_CFG1_SEE_CLK_DIV            (0x7ffL&lt;&lt;11)</span>
<a name="l02788"></a>02788 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_CFG1_STRAP_CONTROL_0            (1L&lt;&lt;23)</span>
<a name="l02789"></a>02789 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_CFG1_PROTECT_MODE           (1L&lt;&lt;24)</span>
<a name="l02790"></a>02790 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_CFG1_FLASH_SIZE             (1L&lt;&lt;25)</span>
<a name="l02791"></a>02791 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_CFG1_FW_USTRAP_1            (1L&lt;&lt;26)</span>
<a name="l02792"></a>02792 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_CFG1_FW_USTRAP_0            (1L&lt;&lt;27)</span>
<a name="l02793"></a>02793 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_CFG1_FW_USTRAP_2            (1L&lt;&lt;28)</span>
<a name="l02794"></a>02794 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_CFG1_FW_USTRAP_3            (1L&lt;&lt;29)</span>
<a name="l02795"></a>02795 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_CFG1_FW_FLASH_TYPE_EN           (1L&lt;&lt;30)</span>
<a name="l02796"></a>02796 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_CFG1_COMPAT_BYPASSS             (1L&lt;&lt;31)</span>
<a name="l02797"></a>02797 <span class="preprocessor"></span>
<a name="l02798"></a>02798 <span class="preprocessor">#define BNX2_NVM_CFG2                   0x00006418</span>
<a name="l02799"></a>02799 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_CFG2_ERASE_CMD              (0xffL&lt;&lt;0)</span>
<a name="l02800"></a>02800 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_CFG2_DUMMY              (0xffL&lt;&lt;8)</span>
<a name="l02801"></a>02801 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_CFG2_STATUS_CMD             (0xffL&lt;&lt;16)</span>
<a name="l02802"></a>02802 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_CFG2_READ_ID                (0xffL&lt;&lt;24)</span>
<a name="l02803"></a>02803 <span class="preprocessor"></span>
<a name="l02804"></a>02804 <span class="preprocessor">#define BNX2_NVM_CFG3                   0x0000641c</span>
<a name="l02805"></a>02805 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_CFG3_BUFFER_RD_CMD          (0xffL&lt;&lt;0)</span>
<a name="l02806"></a>02806 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_CFG3_WRITE_CMD              (0xffL&lt;&lt;8)</span>
<a name="l02807"></a>02807 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_CFG3_BUFFER_WRITE_CMD           (0xffL&lt;&lt;16)</span>
<a name="l02808"></a>02808 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_CFG3_READ_CMD               (0xffL&lt;&lt;24)</span>
<a name="l02809"></a>02809 <span class="preprocessor"></span>
<a name="l02810"></a>02810 <span class="preprocessor">#define BNX2_NVM_SW_ARB                 0x00006420</span>
<a name="l02811"></a>02811 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_SW_ARB_ARB_REQ_SET0             (1L&lt;&lt;0)</span>
<a name="l02812"></a>02812 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_SW_ARB_ARB_REQ_SET1             (1L&lt;&lt;1)</span>
<a name="l02813"></a>02813 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_SW_ARB_ARB_REQ_SET2             (1L&lt;&lt;2)</span>
<a name="l02814"></a>02814 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_SW_ARB_ARB_REQ_SET3             (1L&lt;&lt;3)</span>
<a name="l02815"></a>02815 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_SW_ARB_ARB_REQ_CLR0             (1L&lt;&lt;4)</span>
<a name="l02816"></a>02816 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_SW_ARB_ARB_REQ_CLR1             (1L&lt;&lt;5)</span>
<a name="l02817"></a>02817 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_SW_ARB_ARB_REQ_CLR2             (1L&lt;&lt;6)</span>
<a name="l02818"></a>02818 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_SW_ARB_ARB_REQ_CLR3             (1L&lt;&lt;7)</span>
<a name="l02819"></a>02819 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_SW_ARB_ARB_ARB0             (1L&lt;&lt;8)</span>
<a name="l02820"></a>02820 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_SW_ARB_ARB_ARB1             (1L&lt;&lt;9)</span>
<a name="l02821"></a>02821 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_SW_ARB_ARB_ARB2             (1L&lt;&lt;10)</span>
<a name="l02822"></a>02822 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_SW_ARB_ARB_ARB3             (1L&lt;&lt;11)</span>
<a name="l02823"></a>02823 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_SW_ARB_REQ0                 (1L&lt;&lt;12)</span>
<a name="l02824"></a>02824 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_SW_ARB_REQ1                 (1L&lt;&lt;13)</span>
<a name="l02825"></a>02825 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_SW_ARB_REQ2                 (1L&lt;&lt;14)</span>
<a name="l02826"></a>02826 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_SW_ARB_REQ3                 (1L&lt;&lt;15)</span>
<a name="l02827"></a>02827 <span class="preprocessor"></span>
<a name="l02828"></a>02828 <span class="preprocessor">#define BNX2_NVM_ACCESS_ENABLE              0x00006424</span>
<a name="l02829"></a>02829 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_ACCESS_ENABLE_EN            (1L&lt;&lt;0)</span>
<a name="l02830"></a>02830 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_ACCESS_ENABLE_WR_EN             (1L&lt;&lt;1)</span>
<a name="l02831"></a>02831 <span class="preprocessor"></span>
<a name="l02832"></a>02832 <span class="preprocessor">#define BNX2_NVM_WRITE1                 0x00006428</span>
<a name="l02833"></a>02833 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_WRITE1_WREN_CMD             (0xffL&lt;&lt;0)</span>
<a name="l02834"></a>02834 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_WRITE1_WRDI_CMD             (0xffL&lt;&lt;8)</span>
<a name="l02835"></a>02835 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_WRITE1_SR_DATA              (0xffL&lt;&lt;16)</span>
<a name="l02836"></a>02836 <span class="preprocessor"></span>
<a name="l02837"></a>02837 <span class="preprocessor">#define BNX2_NVM_CFG4                   0x0000642c</span>
<a name="l02838"></a>02838 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_CFG4_FLASH_SIZE             (0x7L&lt;&lt;0)</span>
<a name="l02839"></a>02839 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_CFG4_FLASH_SIZE_1MBIT           (0L&lt;&lt;0)</span>
<a name="l02840"></a>02840 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_CFG4_FLASH_SIZE_2MBIT           (1L&lt;&lt;0)</span>
<a name="l02841"></a>02841 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_CFG4_FLASH_SIZE_4MBIT           (2L&lt;&lt;0)</span>
<a name="l02842"></a>02842 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_CFG4_FLASH_SIZE_8MBIT           (3L&lt;&lt;0)</span>
<a name="l02843"></a>02843 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_CFG4_FLASH_SIZE_16MBIT          (4L&lt;&lt;0)</span>
<a name="l02844"></a>02844 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_CFG4_FLASH_SIZE_32MBIT          (5L&lt;&lt;0)</span>
<a name="l02845"></a>02845 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_CFG4_FLASH_SIZE_64MBIT          (6L&lt;&lt;0)</span>
<a name="l02846"></a>02846 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_CFG4_FLASH_SIZE_128MBIT         (7L&lt;&lt;0)</span>
<a name="l02847"></a>02847 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_CFG4_FLASH_VENDOR           (1L&lt;&lt;3)</span>
<a name="l02848"></a>02848 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_CFG4_FLASH_VENDOR_ST            (0L&lt;&lt;3)</span>
<a name="l02849"></a>02849 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_CFG4_FLASH_VENDOR_ATMEL         (1L&lt;&lt;3)</span>
<a name="l02850"></a>02850 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_CFG4_MODE_256_EMPTY_BIT_LOC         (0x3L&lt;&lt;4)</span>
<a name="l02851"></a>02851 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_CFG4_MODE_256_EMPTY_BIT_LOC_BIT8    (0L&lt;&lt;4)</span>
<a name="l02852"></a>02852 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_CFG4_MODE_256_EMPTY_BIT_LOC_BIT9    (1L&lt;&lt;4)</span>
<a name="l02853"></a>02853 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_CFG4_MODE_256_EMPTY_BIT_LOC_BIT10   (2L&lt;&lt;4)</span>
<a name="l02854"></a>02854 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_CFG4_MODE_256_EMPTY_BIT_LOC_BIT11   (3L&lt;&lt;4)</span>
<a name="l02855"></a>02855 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_CFG4_STATUS_BIT_POLARITY        (1L&lt;&lt;6)</span>
<a name="l02856"></a>02856 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_CFG4_RESERVED               (0x1ffffffL&lt;&lt;7)</span>
<a name="l02857"></a>02857 <span class="preprocessor"></span>
<a name="l02858"></a>02858 <span class="preprocessor">#define BNX2_NVM_RECONFIG               0x00006430</span>
<a name="l02859"></a>02859 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_RECONFIG_ORIG_STRAP_VALUE       (0xfL&lt;&lt;0)</span>
<a name="l02860"></a>02860 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_RECONFIG_ORIG_STRAP_VALUE_ST        (0L&lt;&lt;0)</span>
<a name="l02861"></a>02861 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_RECONFIG_ORIG_STRAP_VALUE_ATMEL     (1L&lt;&lt;0)</span>
<a name="l02862"></a>02862 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_RECONFIG_RECONFIG_STRAP_VALUE       (0xfL&lt;&lt;4)</span>
<a name="l02863"></a>02863 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_RECONFIG_RESERVED           (0x7fffffL&lt;&lt;8)</span>
<a name="l02864"></a>02864 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NVM_RECONFIG_RECONFIG_DONE          (1L&lt;&lt;31)</span>
<a name="l02865"></a>02865 <span class="preprocessor"></span>
<a name="l02866"></a>02866 
<a name="l02867"></a>02867 
<a name="l02868"></a>02868 <span class="comment">/*</span>
<a name="l02869"></a>02869 <span class="comment"> *  dma_reg definition</span>
<a name="l02870"></a>02870 <span class="comment"> *  offset: 0xc00</span>
<a name="l02871"></a>02871 <span class="comment"> */</span>
<a name="l02872"></a>02872 <span class="preprocessor">#define BNX2_DMA_COMMAND                0x00000c00</span>
<a name="l02873"></a>02873 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_COMMAND_ENABLE              (1L&lt;&lt;0)</span>
<a name="l02874"></a>02874 <span class="preprocessor"></span>
<a name="l02875"></a>02875 <span class="preprocessor">#define BNX2_DMA_STATUS                 0x00000c04</span>
<a name="l02876"></a>02876 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_STATUS_PAR_ERROR_STATE          (1L&lt;&lt;0)</span>
<a name="l02877"></a>02877 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_STATUS_READ_TRANSFERS_STAT      (1L&lt;&lt;16)</span>
<a name="l02878"></a>02878 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_STATUS_READ_DELAY_PCI_CLKS_STAT     (1L&lt;&lt;17)</span>
<a name="l02879"></a>02879 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_STATUS_BIG_READ_TRANSFERS_STAT      (1L&lt;&lt;18)</span>
<a name="l02880"></a>02880 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_STATUS_BIG_READ_DELAY_PCI_CLKS_STAT     (1L&lt;&lt;19)</span>
<a name="l02881"></a>02881 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_STATUS_BIG_READ_RETRY_AFTER_DATA_STAT   (1L&lt;&lt;20)</span>
<a name="l02882"></a>02882 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_STATUS_WRITE_TRANSFERS_STAT         (1L&lt;&lt;21)</span>
<a name="l02883"></a>02883 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_STATUS_WRITE_DELAY_PCI_CLKS_STAT    (1L&lt;&lt;22)</span>
<a name="l02884"></a>02884 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_STATUS_BIG_WRITE_TRANSFERS_STAT     (1L&lt;&lt;23)</span>
<a name="l02885"></a>02885 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_STATUS_BIG_WRITE_DELAY_PCI_CLKS_STAT    (1L&lt;&lt;24)</span>
<a name="l02886"></a>02886 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_STATUS_BIG_WRITE_RETRY_AFTER_DATA_STAT  (1L&lt;&lt;25)</span>
<a name="l02887"></a>02887 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_STATUS_GLOBAL_ERR_XI            (1L&lt;&lt;0)</span>
<a name="l02888"></a>02888 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_STATUS_BME_XI               (1L&lt;&lt;4)</span>
<a name="l02889"></a>02889 <span class="preprocessor"></span>
<a name="l02890"></a>02890 <span class="preprocessor">#define BNX2_DMA_CONFIG                 0x00000c08</span>
<a name="l02891"></a>02891 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_CONFIG_DATA_BYTE_SWAP           (1L&lt;&lt;0)</span>
<a name="l02892"></a>02892 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_CONFIG_DATA_WORD_SWAP           (1L&lt;&lt;1)</span>
<a name="l02893"></a>02893 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_CONFIG_CNTL_BYTE_SWAP           (1L&lt;&lt;4)</span>
<a name="l02894"></a>02894 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_CONFIG_CNTL_WORD_SWAP           (1L&lt;&lt;5)</span>
<a name="l02895"></a>02895 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_CONFIG_ONE_DMA              (1L&lt;&lt;6)</span>
<a name="l02896"></a>02896 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_CONFIG_CNTL_TWO_DMA             (1L&lt;&lt;7)</span>
<a name="l02897"></a>02897 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_CONFIG_CNTL_FPGA_MODE           (1L&lt;&lt;8)</span>
<a name="l02898"></a>02898 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_CONFIG_CNTL_PING_PONG_DMA       (1L&lt;&lt;10)</span>
<a name="l02899"></a>02899 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_CONFIG_CNTL_PCI_COMP_DLY        (1L&lt;&lt;11)</span>
<a name="l02900"></a>02900 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_CONFIG_NO_RCHANS_IN_USE         (0xfL&lt;&lt;12)</span>
<a name="l02901"></a>02901 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_CONFIG_NO_WCHANS_IN_USE         (0xfL&lt;&lt;16)</span>
<a name="l02902"></a>02902 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_CONFIG_PCI_CLK_CMP_BITS         (0x7L&lt;&lt;20)</span>
<a name="l02903"></a>02903 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_CONFIG_PCI_FAST_CLK_CMP         (1L&lt;&lt;23)</span>
<a name="l02904"></a>02904 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_CONFIG_BIG_SIZE             (0xfL&lt;&lt;24)</span>
<a name="l02905"></a>02905 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_CONFIG_BIG_SIZE_NONE            (0x0L&lt;&lt;24)</span>
<a name="l02906"></a>02906 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_CONFIG_BIG_SIZE_64          (0x1L&lt;&lt;24)</span>
<a name="l02907"></a>02907 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_CONFIG_BIG_SIZE_128             (0x2L&lt;&lt;24)</span>
<a name="l02908"></a>02908 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_CONFIG_BIG_SIZE_256             (0x4L&lt;&lt;24)</span>
<a name="l02909"></a>02909 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_CONFIG_BIG_SIZE_512             (0x8L&lt;&lt;24)</span>
<a name="l02910"></a>02910 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_CONFIG_DAT_WBSWAP_MODE_XI       (0x3L&lt;&lt;0)</span>
<a name="l02911"></a>02911 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_CONFIG_CTL_WBSWAP_MODE_XI       (0x3L&lt;&lt;4)</span>
<a name="l02912"></a>02912 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_CONFIG_MAX_PL_XI            (0x7L&lt;&lt;12)</span>
<a name="l02913"></a>02913 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_CONFIG_MAX_PL_128B_XI           (0L&lt;&lt;12)</span>
<a name="l02914"></a>02914 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_CONFIG_MAX_PL_256B_XI           (1L&lt;&lt;12)</span>
<a name="l02915"></a>02915 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_CONFIG_MAX_PL_512B_XI           (2L&lt;&lt;12)</span>
<a name="l02916"></a>02916 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_CONFIG_MAX_PL_EN_XI             (1L&lt;&lt;15)</span>
<a name="l02917"></a>02917 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_CONFIG_MAX_RRS_XI           (0x7L&lt;&lt;16)</span>
<a name="l02918"></a>02918 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_CONFIG_MAX_RRS_128B_XI          (0L&lt;&lt;16)</span>
<a name="l02919"></a>02919 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_CONFIG_MAX_RRS_256B_XI          (1L&lt;&lt;16)</span>
<a name="l02920"></a>02920 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_CONFIG_MAX_RRS_512B_XI          (2L&lt;&lt;16)</span>
<a name="l02921"></a>02921 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_CONFIG_MAX_RRS_1024B_XI         (3L&lt;&lt;16)</span>
<a name="l02922"></a>02922 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_CONFIG_MAX_RRS_2048B_XI         (4L&lt;&lt;16)</span>
<a name="l02923"></a>02923 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_CONFIG_MAX_RRS_4096B_XI         (5L&lt;&lt;16)</span>
<a name="l02924"></a>02924 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_CONFIG_MAX_RRS_EN_XI            (1L&lt;&lt;19)</span>
<a name="l02925"></a>02925 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_CONFIG_NO_64SWAP_EN_XI          (1L&lt;&lt;31)</span>
<a name="l02926"></a>02926 <span class="preprocessor"></span>
<a name="l02927"></a>02927 <span class="preprocessor">#define BNX2_DMA_BLACKOUT               0x00000c0c</span>
<a name="l02928"></a>02928 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_BLACKOUT_RD_RETRY_BLACKOUT      (0xffL&lt;&lt;0)</span>
<a name="l02929"></a>02929 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_BLACKOUT_2ND_RD_RETRY_BLACKOUT      (0xffL&lt;&lt;8)</span>
<a name="l02930"></a>02930 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_BLACKOUT_WR_RETRY_BLACKOUT      (0xffL&lt;&lt;16)</span>
<a name="l02931"></a>02931 <span class="preprocessor"></span>
<a name="l02932"></a>02932 <span class="preprocessor">#define BNX2_DMA_READ_MASTER_SETTING_0          0x00000c10</span>
<a name="l02933"></a>02933 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_READ_MASTER_SETTING_0_TBDC_NO_SNOOP     (1L&lt;&lt;0)</span>
<a name="l02934"></a>02934 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_READ_MASTER_SETTING_0_TBDC_RELAX_ORDER  (1L&lt;&lt;1)</span>
<a name="l02935"></a>02935 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_READ_MASTER_SETTING_0_TBDC_PRIORITY     (1L&lt;&lt;2)</span>
<a name="l02936"></a>02936 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_READ_MASTER_SETTING_0_TBDC_TRAFFIC_CLASS    (0x7L&lt;&lt;4)</span>
<a name="l02937"></a>02937 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_READ_MASTER_SETTING_0_TBDC_PARAM_EN     (1L&lt;&lt;7)</span>
<a name="l02938"></a>02938 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_READ_MASTER_SETTING_0_RBDC_NO_SNOOP     (1L&lt;&lt;8)</span>
<a name="l02939"></a>02939 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_READ_MASTER_SETTING_0_RBDC_RELAX_ORDER  (1L&lt;&lt;9)</span>
<a name="l02940"></a>02940 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_READ_MASTER_SETTING_0_RBDC_PRIORITY     (1L&lt;&lt;10)</span>
<a name="l02941"></a>02941 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_READ_MASTER_SETTING_0_RBDC_TRAFFIC_CLASS    (0x7L&lt;&lt;12)</span>
<a name="l02942"></a>02942 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_READ_MASTER_SETTING_0_RBDC_PARAM_EN     (1L&lt;&lt;15)</span>
<a name="l02943"></a>02943 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_READ_MASTER_SETTING_0_TDMA_NO_SNOOP     (1L&lt;&lt;16)</span>
<a name="l02944"></a>02944 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_READ_MASTER_SETTING_0_TDMA_RELAX_ORDER  (1L&lt;&lt;17)</span>
<a name="l02945"></a>02945 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_READ_MASTER_SETTING_0_TDMA_PRIORITY     (1L&lt;&lt;18)</span>
<a name="l02946"></a>02946 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_READ_MASTER_SETTING_0_TDMA_TRAFFIC_CLASS    (0x7L&lt;&lt;20)</span>
<a name="l02947"></a>02947 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_READ_MASTER_SETTING_0_TDMA_PARAM_EN     (1L&lt;&lt;23)</span>
<a name="l02948"></a>02948 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_READ_MASTER_SETTING_0_CTX_NO_SNOOP  (1L&lt;&lt;24)</span>
<a name="l02949"></a>02949 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_READ_MASTER_SETTING_0_CTX_RELAX_ORDER   (1L&lt;&lt;25)</span>
<a name="l02950"></a>02950 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_READ_MASTER_SETTING_0_CTX_PRIORITY  (1L&lt;&lt;26)</span>
<a name="l02951"></a>02951 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_READ_MASTER_SETTING_0_CTX_TRAFFIC_CLASS     (0x7L&lt;&lt;28)</span>
<a name="l02952"></a>02952 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_READ_MASTER_SETTING_0_CTX_PARAM_EN  (1L&lt;&lt;31)</span>
<a name="l02953"></a>02953 <span class="preprocessor"></span>
<a name="l02954"></a>02954 <span class="preprocessor">#define BNX2_DMA_READ_MASTER_SETTING_1          0x00000c14</span>
<a name="l02955"></a>02955 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_READ_MASTER_SETTING_1_COM_NO_SNOOP  (1L&lt;&lt;0)</span>
<a name="l02956"></a>02956 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_READ_MASTER_SETTING_1_COM_RELAX_ORDER   (1L&lt;&lt;1)</span>
<a name="l02957"></a>02957 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_READ_MASTER_SETTING_1_COM_PRIORITY  (1L&lt;&lt;2)</span>
<a name="l02958"></a>02958 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_READ_MASTER_SETTING_1_COM_TRAFFIC_CLASS     (0x7L&lt;&lt;4)</span>
<a name="l02959"></a>02959 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_READ_MASTER_SETTING_1_COM_PARAM_EN  (1L&lt;&lt;7)</span>
<a name="l02960"></a>02960 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_READ_MASTER_SETTING_1_CP_NO_SNOOP   (1L&lt;&lt;8)</span>
<a name="l02961"></a>02961 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_READ_MASTER_SETTING_1_CP_RELAX_ORDER    (1L&lt;&lt;9)</span>
<a name="l02962"></a>02962 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_READ_MASTER_SETTING_1_CP_PRIORITY   (1L&lt;&lt;10)</span>
<a name="l02963"></a>02963 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_READ_MASTER_SETTING_1_CP_TRAFFIC_CLASS  (0x7L&lt;&lt;12)</span>
<a name="l02964"></a>02964 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_READ_MASTER_SETTING_1_CP_PARAM_EN   (1L&lt;&lt;15)</span>
<a name="l02965"></a>02965 <span class="preprocessor"></span>
<a name="l02966"></a>02966 <span class="preprocessor">#define BNX2_DMA_WRITE_MASTER_SETTING_0         0x00000c18</span>
<a name="l02967"></a>02967 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_WRITE_MASTER_SETTING_0_HC_NO_SNOOP  (1L&lt;&lt;0)</span>
<a name="l02968"></a>02968 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_WRITE_MASTER_SETTING_0_HC_RELAX_ORDER   (1L&lt;&lt;1)</span>
<a name="l02969"></a>02969 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_WRITE_MASTER_SETTING_0_HC_PRIORITY  (1L&lt;&lt;2)</span>
<a name="l02970"></a>02970 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_WRITE_MASTER_SETTING_0_HC_CS_VLD    (1L&lt;&lt;3)</span>
<a name="l02971"></a>02971 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_WRITE_MASTER_SETTING_0_HC_TRAFFIC_CLASS     (0x7L&lt;&lt;4)</span>
<a name="l02972"></a>02972 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_WRITE_MASTER_SETTING_0_HC_PARAM_EN  (1L&lt;&lt;7)</span>
<a name="l02973"></a>02973 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_WRITE_MASTER_SETTING_0_RDMA_NO_SNOOP    (1L&lt;&lt;8)</span>
<a name="l02974"></a>02974 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_WRITE_MASTER_SETTING_0_RDMA_RELAX_ORDER     (1L&lt;&lt;9)</span>
<a name="l02975"></a>02975 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_WRITE_MASTER_SETTING_0_RDMA_PRIORITY    (1L&lt;&lt;10)</span>
<a name="l02976"></a>02976 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_WRITE_MASTER_SETTING_0_RDMA_CS_VLD  (1L&lt;&lt;11)</span>
<a name="l02977"></a>02977 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_WRITE_MASTER_SETTING_0_RDMA_TRAFFIC_CLASS   (0x7L&lt;&lt;12)</span>
<a name="l02978"></a>02978 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_WRITE_MASTER_SETTING_0_RDMA_PARAM_EN    (1L&lt;&lt;15)</span>
<a name="l02979"></a>02979 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_WRITE_MASTER_SETTING_0_CTX_NO_SNOOP     (1L&lt;&lt;24)</span>
<a name="l02980"></a>02980 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_WRITE_MASTER_SETTING_0_CTX_RELAX_ORDER  (1L&lt;&lt;25)</span>
<a name="l02981"></a>02981 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_WRITE_MASTER_SETTING_0_CTX_PRIORITY     (1L&lt;&lt;26)</span>
<a name="l02982"></a>02982 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_WRITE_MASTER_SETTING_0_CTX_CS_VLD   (1L&lt;&lt;27)</span>
<a name="l02983"></a>02983 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_WRITE_MASTER_SETTING_0_CTX_TRAFFIC_CLASS    (0x7L&lt;&lt;28)</span>
<a name="l02984"></a>02984 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_WRITE_MASTER_SETTING_0_CTX_PARAM_EN     (1L&lt;&lt;31)</span>
<a name="l02985"></a>02985 <span class="preprocessor"></span>
<a name="l02986"></a>02986 <span class="preprocessor">#define BNX2_DMA_WRITE_MASTER_SETTING_1         0x00000c1c</span>
<a name="l02987"></a>02987 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_WRITE_MASTER_SETTING_1_COM_NO_SNOOP     (1L&lt;&lt;0)</span>
<a name="l02988"></a>02988 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_WRITE_MASTER_SETTING_1_COM_RELAX_ORDER  (1L&lt;&lt;1)</span>
<a name="l02989"></a>02989 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_WRITE_MASTER_SETTING_1_COM_PRIORITY     (1L&lt;&lt;2)</span>
<a name="l02990"></a>02990 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_WRITE_MASTER_SETTING_1_COM_CS_VLD   (1L&lt;&lt;3)</span>
<a name="l02991"></a>02991 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_WRITE_MASTER_SETTING_1_COM_TRAFFIC_CLASS    (0x7L&lt;&lt;4)</span>
<a name="l02992"></a>02992 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_WRITE_MASTER_SETTING_1_COM_PARAM_EN     (1L&lt;&lt;7)</span>
<a name="l02993"></a>02993 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_WRITE_MASTER_SETTING_1_CP_NO_SNOOP  (1L&lt;&lt;8)</span>
<a name="l02994"></a>02994 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_WRITE_MASTER_SETTING_1_CP_RELAX_ORDER   (1L&lt;&lt;9)</span>
<a name="l02995"></a>02995 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_WRITE_MASTER_SETTING_1_CP_PRIORITY  (1L&lt;&lt;10)</span>
<a name="l02996"></a>02996 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_WRITE_MASTER_SETTING_1_CP_CS_VLD    (1L&lt;&lt;11)</span>
<a name="l02997"></a>02997 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_WRITE_MASTER_SETTING_1_CP_TRAFFIC_CLASS     (0x7L&lt;&lt;12)</span>
<a name="l02998"></a>02998 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_WRITE_MASTER_SETTING_1_CP_PARAM_EN  (1L&lt;&lt;15)</span>
<a name="l02999"></a>02999 <span class="preprocessor"></span>
<a name="l03000"></a>03000 <span class="preprocessor">#define BNX2_DMA_ARBITER                0x00000c20</span>
<a name="l03001"></a>03001 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_ARBITER_NUM_READS           (0x7L&lt;&lt;0)</span>
<a name="l03002"></a>03002 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_ARBITER_WR_ARB_MODE             (1L&lt;&lt;4)</span>
<a name="l03003"></a>03003 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_ARBITER_WR_ARB_MODE_STRICT      (0L&lt;&lt;4)</span>
<a name="l03004"></a>03004 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_ARBITER_WR_ARB_MODE_RND_RBN         (1L&lt;&lt;4)</span>
<a name="l03005"></a>03005 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_ARBITER_RD_ARB_MODE             (0x3L&lt;&lt;5)</span>
<a name="l03006"></a>03006 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_ARBITER_RD_ARB_MODE_STRICT      (0L&lt;&lt;5)</span>
<a name="l03007"></a>03007 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_ARBITER_RD_ARB_MODE_RND_RBN         (1L&lt;&lt;5)</span>
<a name="l03008"></a>03008 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_ARBITER_RD_ARB_MODE_WGT_RND_RBN     (2L&lt;&lt;5)</span>
<a name="l03009"></a>03009 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_ARBITER_ALT_MODE_EN             (1L&lt;&lt;8)</span>
<a name="l03010"></a>03010 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_ARBITER_RR_MODE             (1L&lt;&lt;9)</span>
<a name="l03011"></a>03011 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_ARBITER_TIMER_MODE          (1L&lt;&lt;10)</span>
<a name="l03012"></a>03012 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_ARBITER_OUSTD_READ_REQ          (0xfL&lt;&lt;12)</span>
<a name="l03013"></a>03013 <span class="preprocessor"></span>
<a name="l03014"></a>03014 <span class="preprocessor">#define BNX2_DMA_ARB_TIMERS             0x00000c24</span>
<a name="l03015"></a>03015 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_ARB_TIMERS_RD_DRR_WAIT_TIME         (0xffL&lt;&lt;0)</span>
<a name="l03016"></a>03016 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_ARB_TIMERS_TM_MIN_TIMEOUT       (0xffL&lt;&lt;12)</span>
<a name="l03017"></a>03017 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_ARB_TIMERS_TM_MAX_TIMEOUT       (0xfffL&lt;&lt;20)</span>
<a name="l03018"></a>03018 <span class="preprocessor"></span>
<a name="l03019"></a>03019 <span class="preprocessor">#define BNX2_DMA_DEBUG_VECT_PEEK            0x00000c2c</span>
<a name="l03020"></a>03020 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_DEBUG_VECT_PEEK_1_VALUE         (0x7ffL&lt;&lt;0)</span>
<a name="l03021"></a>03021 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_DEBUG_VECT_PEEK_1_PEEK_EN       (1L&lt;&lt;11)</span>
<a name="l03022"></a>03022 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_DEBUG_VECT_PEEK_1_SEL           (0xfL&lt;&lt;12)</span>
<a name="l03023"></a>03023 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_DEBUG_VECT_PEEK_2_VALUE         (0x7ffL&lt;&lt;16)</span>
<a name="l03024"></a>03024 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_DEBUG_VECT_PEEK_2_PEEK_EN       (1L&lt;&lt;27)</span>
<a name="l03025"></a>03025 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_DEBUG_VECT_PEEK_2_SEL           (0xfL&lt;&lt;28)</span>
<a name="l03026"></a>03026 <span class="preprocessor"></span>
<a name="l03027"></a>03027 <span class="preprocessor">#define BNX2_DMA_TAG_RAM_00             0x00000c30</span>
<a name="l03028"></a>03028 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_00_CHANNEL          (0xfL&lt;&lt;0)</span>
<a name="l03029"></a>03029 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_00_MASTER           (0x7L&lt;&lt;4)</span>
<a name="l03030"></a>03030 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_00_MASTER_CTX           (0L&lt;&lt;4)</span>
<a name="l03031"></a>03031 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_00_MASTER_RBDC          (1L&lt;&lt;4)</span>
<a name="l03032"></a>03032 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_00_MASTER_TBDC          (2L&lt;&lt;4)</span>
<a name="l03033"></a>03033 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_00_MASTER_COM           (3L&lt;&lt;4)</span>
<a name="l03034"></a>03034 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_00_MASTER_CP            (4L&lt;&lt;4)</span>
<a name="l03035"></a>03035 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_00_MASTER_TDMA          (5L&lt;&lt;4)</span>
<a name="l03036"></a>03036 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_00_SWAP             (0x3L&lt;&lt;7)</span>
<a name="l03037"></a>03037 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_00_SWAP_CONFIG          (0L&lt;&lt;7)</span>
<a name="l03038"></a>03038 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_00_SWAP_DATA            (1L&lt;&lt;7)</span>
<a name="l03039"></a>03039 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_00_SWAP_CONTROL         (2L&lt;&lt;7)</span>
<a name="l03040"></a>03040 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_00_FUNCTION             (1L&lt;&lt;9)</span>
<a name="l03041"></a>03041 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_00_VALID            (1L&lt;&lt;10)</span>
<a name="l03042"></a>03042 <span class="preprocessor"></span>
<a name="l03043"></a>03043 <span class="preprocessor">#define BNX2_DMA_TAG_RAM_01             0x00000c34</span>
<a name="l03044"></a>03044 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_01_CHANNEL          (0xfL&lt;&lt;0)</span>
<a name="l03045"></a>03045 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_01_MASTER           (0x7L&lt;&lt;4)</span>
<a name="l03046"></a>03046 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_01_MASTER_CTX           (0L&lt;&lt;4)</span>
<a name="l03047"></a>03047 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_01_MASTER_RBDC          (1L&lt;&lt;4)</span>
<a name="l03048"></a>03048 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_01_MASTER_TBDC          (2L&lt;&lt;4)</span>
<a name="l03049"></a>03049 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_01_MASTER_COM           (3L&lt;&lt;4)</span>
<a name="l03050"></a>03050 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_01_MASTER_CP            (4L&lt;&lt;4)</span>
<a name="l03051"></a>03051 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_01_MASTER_TDMA          (5L&lt;&lt;4)</span>
<a name="l03052"></a>03052 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_01_SWAP             (0x3L&lt;&lt;7)</span>
<a name="l03053"></a>03053 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_01_SWAP_CONFIG          (0L&lt;&lt;7)</span>
<a name="l03054"></a>03054 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_01_SWAP_DATA            (1L&lt;&lt;7)</span>
<a name="l03055"></a>03055 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_01_SWAP_CONTROL         (2L&lt;&lt;7)</span>
<a name="l03056"></a>03056 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_01_FUNCTION             (1L&lt;&lt;9)</span>
<a name="l03057"></a>03057 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_01_VALID            (1L&lt;&lt;10)</span>
<a name="l03058"></a>03058 <span class="preprocessor"></span>
<a name="l03059"></a>03059 <span class="preprocessor">#define BNX2_DMA_TAG_RAM_02             0x00000c38</span>
<a name="l03060"></a>03060 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_02_CHANNEL          (0xfL&lt;&lt;0)</span>
<a name="l03061"></a>03061 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_02_MASTER           (0x7L&lt;&lt;4)</span>
<a name="l03062"></a>03062 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_02_MASTER_CTX           (0L&lt;&lt;4)</span>
<a name="l03063"></a>03063 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_02_MASTER_RBDC          (1L&lt;&lt;4)</span>
<a name="l03064"></a>03064 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_02_MASTER_TBDC          (2L&lt;&lt;4)</span>
<a name="l03065"></a>03065 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_02_MASTER_COM           (3L&lt;&lt;4)</span>
<a name="l03066"></a>03066 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_02_MASTER_CP            (4L&lt;&lt;4)</span>
<a name="l03067"></a>03067 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_02_MASTER_TDMA          (5L&lt;&lt;4)</span>
<a name="l03068"></a>03068 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_02_SWAP             (0x3L&lt;&lt;7)</span>
<a name="l03069"></a>03069 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_02_SWAP_CONFIG          (0L&lt;&lt;7)</span>
<a name="l03070"></a>03070 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_02_SWAP_DATA            (1L&lt;&lt;7)</span>
<a name="l03071"></a>03071 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_02_SWAP_CONTROL         (2L&lt;&lt;7)</span>
<a name="l03072"></a>03072 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_02_FUNCTION             (1L&lt;&lt;9)</span>
<a name="l03073"></a>03073 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_02_VALID            (1L&lt;&lt;10)</span>
<a name="l03074"></a>03074 <span class="preprocessor"></span>
<a name="l03075"></a>03075 <span class="preprocessor">#define BNX2_DMA_TAG_RAM_03             0x00000c3c</span>
<a name="l03076"></a>03076 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_03_CHANNEL          (0xfL&lt;&lt;0)</span>
<a name="l03077"></a>03077 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_03_MASTER           (0x7L&lt;&lt;4)</span>
<a name="l03078"></a>03078 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_03_MASTER_CTX           (0L&lt;&lt;4)</span>
<a name="l03079"></a>03079 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_03_MASTER_RBDC          (1L&lt;&lt;4)</span>
<a name="l03080"></a>03080 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_03_MASTER_TBDC          (2L&lt;&lt;4)</span>
<a name="l03081"></a>03081 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_03_MASTER_COM           (3L&lt;&lt;4)</span>
<a name="l03082"></a>03082 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_03_MASTER_CP            (4L&lt;&lt;4)</span>
<a name="l03083"></a>03083 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_03_MASTER_TDMA          (5L&lt;&lt;4)</span>
<a name="l03084"></a>03084 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_03_SWAP             (0x3L&lt;&lt;7)</span>
<a name="l03085"></a>03085 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_03_SWAP_CONFIG          (0L&lt;&lt;7)</span>
<a name="l03086"></a>03086 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_03_SWAP_DATA            (1L&lt;&lt;7)</span>
<a name="l03087"></a>03087 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_03_SWAP_CONTROL         (2L&lt;&lt;7)</span>
<a name="l03088"></a>03088 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_03_FUNCTION             (1L&lt;&lt;9)</span>
<a name="l03089"></a>03089 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_03_VALID            (1L&lt;&lt;10)</span>
<a name="l03090"></a>03090 <span class="preprocessor"></span>
<a name="l03091"></a>03091 <span class="preprocessor">#define BNX2_DMA_TAG_RAM_04             0x00000c40</span>
<a name="l03092"></a>03092 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_04_CHANNEL          (0xfL&lt;&lt;0)</span>
<a name="l03093"></a>03093 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_04_MASTER           (0x7L&lt;&lt;4)</span>
<a name="l03094"></a>03094 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_04_MASTER_CTX           (0L&lt;&lt;4)</span>
<a name="l03095"></a>03095 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_04_MASTER_RBDC          (1L&lt;&lt;4)</span>
<a name="l03096"></a>03096 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_04_MASTER_TBDC          (2L&lt;&lt;4)</span>
<a name="l03097"></a>03097 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_04_MASTER_COM           (3L&lt;&lt;4)</span>
<a name="l03098"></a>03098 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_04_MASTER_CP            (4L&lt;&lt;4)</span>
<a name="l03099"></a>03099 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_04_MASTER_TDMA          (5L&lt;&lt;4)</span>
<a name="l03100"></a>03100 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_04_SWAP             (0x3L&lt;&lt;7)</span>
<a name="l03101"></a>03101 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_04_SWAP_CONFIG          (0L&lt;&lt;7)</span>
<a name="l03102"></a>03102 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_04_SWAP_DATA            (1L&lt;&lt;7)</span>
<a name="l03103"></a>03103 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_04_SWAP_CONTROL         (2L&lt;&lt;7)</span>
<a name="l03104"></a>03104 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_04_FUNCTION             (1L&lt;&lt;9)</span>
<a name="l03105"></a>03105 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_04_VALID            (1L&lt;&lt;10)</span>
<a name="l03106"></a>03106 <span class="preprocessor"></span>
<a name="l03107"></a>03107 <span class="preprocessor">#define BNX2_DMA_TAG_RAM_05             0x00000c44</span>
<a name="l03108"></a>03108 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_05_CHANNEL          (0xfL&lt;&lt;0)</span>
<a name="l03109"></a>03109 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_05_MASTER           (0x7L&lt;&lt;4)</span>
<a name="l03110"></a>03110 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_05_MASTER_CTX           (0L&lt;&lt;4)</span>
<a name="l03111"></a>03111 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_05_MASTER_RBDC          (1L&lt;&lt;4)</span>
<a name="l03112"></a>03112 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_05_MASTER_TBDC          (2L&lt;&lt;4)</span>
<a name="l03113"></a>03113 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_05_MASTER_COM           (3L&lt;&lt;4)</span>
<a name="l03114"></a>03114 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_05_MASTER_CP            (4L&lt;&lt;4)</span>
<a name="l03115"></a>03115 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_05_MASTER_TDMA          (5L&lt;&lt;4)</span>
<a name="l03116"></a>03116 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_05_SWAP             (0x3L&lt;&lt;7)</span>
<a name="l03117"></a>03117 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_05_SWAP_CONFIG          (0L&lt;&lt;7)</span>
<a name="l03118"></a>03118 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_05_SWAP_DATA            (1L&lt;&lt;7)</span>
<a name="l03119"></a>03119 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_05_SWAP_CONTROL         (2L&lt;&lt;7)</span>
<a name="l03120"></a>03120 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_05_FUNCTION             (1L&lt;&lt;9)</span>
<a name="l03121"></a>03121 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_05_VALID            (1L&lt;&lt;10)</span>
<a name="l03122"></a>03122 <span class="preprocessor"></span>
<a name="l03123"></a>03123 <span class="preprocessor">#define BNX2_DMA_TAG_RAM_06             0x00000c48</span>
<a name="l03124"></a>03124 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_06_CHANNEL          (0xfL&lt;&lt;0)</span>
<a name="l03125"></a>03125 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_06_MASTER           (0x7L&lt;&lt;4)</span>
<a name="l03126"></a>03126 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_06_MASTER_CTX           (0L&lt;&lt;4)</span>
<a name="l03127"></a>03127 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_06_MASTER_RBDC          (1L&lt;&lt;4)</span>
<a name="l03128"></a>03128 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_06_MASTER_TBDC          (2L&lt;&lt;4)</span>
<a name="l03129"></a>03129 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_06_MASTER_COM           (3L&lt;&lt;4)</span>
<a name="l03130"></a>03130 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_06_MASTER_CP            (4L&lt;&lt;4)</span>
<a name="l03131"></a>03131 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_06_MASTER_TDMA          (5L&lt;&lt;4)</span>
<a name="l03132"></a>03132 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_06_SWAP             (0x3L&lt;&lt;7)</span>
<a name="l03133"></a>03133 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_06_SWAP_CONFIG          (0L&lt;&lt;7)</span>
<a name="l03134"></a>03134 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_06_SWAP_DATA            (1L&lt;&lt;7)</span>
<a name="l03135"></a>03135 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_06_SWAP_CONTROL         (2L&lt;&lt;7)</span>
<a name="l03136"></a>03136 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_06_FUNCTION             (1L&lt;&lt;9)</span>
<a name="l03137"></a>03137 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_06_VALID            (1L&lt;&lt;10)</span>
<a name="l03138"></a>03138 <span class="preprocessor"></span>
<a name="l03139"></a>03139 <span class="preprocessor">#define BNX2_DMA_TAG_RAM_07             0x00000c4c</span>
<a name="l03140"></a>03140 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_07_CHANNEL          (0xfL&lt;&lt;0)</span>
<a name="l03141"></a>03141 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_07_MASTER           (0x7L&lt;&lt;4)</span>
<a name="l03142"></a>03142 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_07_MASTER_CTX           (0L&lt;&lt;4)</span>
<a name="l03143"></a>03143 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_07_MASTER_RBDC          (1L&lt;&lt;4)</span>
<a name="l03144"></a>03144 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_07_MASTER_TBDC          (2L&lt;&lt;4)</span>
<a name="l03145"></a>03145 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_07_MASTER_COM           (3L&lt;&lt;4)</span>
<a name="l03146"></a>03146 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_07_MASTER_CP            (4L&lt;&lt;4)</span>
<a name="l03147"></a>03147 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_07_MASTER_TDMA          (5L&lt;&lt;4)</span>
<a name="l03148"></a>03148 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_07_SWAP             (0x3L&lt;&lt;7)</span>
<a name="l03149"></a>03149 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_07_SWAP_CONFIG          (0L&lt;&lt;7)</span>
<a name="l03150"></a>03150 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_07_SWAP_DATA            (1L&lt;&lt;7)</span>
<a name="l03151"></a>03151 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_07_SWAP_CONTROL         (2L&lt;&lt;7)</span>
<a name="l03152"></a>03152 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_07_FUNCTION             (1L&lt;&lt;9)</span>
<a name="l03153"></a>03153 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_07_VALID            (1L&lt;&lt;10)</span>
<a name="l03154"></a>03154 <span class="preprocessor"></span>
<a name="l03155"></a>03155 <span class="preprocessor">#define BNX2_DMA_TAG_RAM_08             0x00000c50</span>
<a name="l03156"></a>03156 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_08_CHANNEL          (0xfL&lt;&lt;0)</span>
<a name="l03157"></a>03157 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_08_MASTER           (0x7L&lt;&lt;4)</span>
<a name="l03158"></a>03158 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_08_MASTER_CTX           (0L&lt;&lt;4)</span>
<a name="l03159"></a>03159 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_08_MASTER_RBDC          (1L&lt;&lt;4)</span>
<a name="l03160"></a>03160 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_08_MASTER_TBDC          (2L&lt;&lt;4)</span>
<a name="l03161"></a>03161 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_08_MASTER_COM           (3L&lt;&lt;4)</span>
<a name="l03162"></a>03162 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_08_MASTER_CP            (4L&lt;&lt;4)</span>
<a name="l03163"></a>03163 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_08_MASTER_TDMA          (5L&lt;&lt;4)</span>
<a name="l03164"></a>03164 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_08_SWAP             (0x3L&lt;&lt;7)</span>
<a name="l03165"></a>03165 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_08_SWAP_CONFIG          (0L&lt;&lt;7)</span>
<a name="l03166"></a>03166 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_08_SWAP_DATA            (1L&lt;&lt;7)</span>
<a name="l03167"></a>03167 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_08_SWAP_CONTROL         (2L&lt;&lt;7)</span>
<a name="l03168"></a>03168 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_08_FUNCTION             (1L&lt;&lt;9)</span>
<a name="l03169"></a>03169 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_08_VALID            (1L&lt;&lt;10)</span>
<a name="l03170"></a>03170 <span class="preprocessor"></span>
<a name="l03171"></a>03171 <span class="preprocessor">#define BNX2_DMA_TAG_RAM_09             0x00000c54</span>
<a name="l03172"></a>03172 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_09_CHANNEL          (0xfL&lt;&lt;0)</span>
<a name="l03173"></a>03173 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_09_MASTER           (0x7L&lt;&lt;4)</span>
<a name="l03174"></a>03174 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_09_MASTER_CTX           (0L&lt;&lt;4)</span>
<a name="l03175"></a>03175 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_09_MASTER_RBDC          (1L&lt;&lt;4)</span>
<a name="l03176"></a>03176 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_09_MASTER_TBDC          (2L&lt;&lt;4)</span>
<a name="l03177"></a>03177 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_09_MASTER_COM           (3L&lt;&lt;4)</span>
<a name="l03178"></a>03178 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_09_MASTER_CP            (4L&lt;&lt;4)</span>
<a name="l03179"></a>03179 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_09_MASTER_TDMA          (5L&lt;&lt;4)</span>
<a name="l03180"></a>03180 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_09_SWAP             (0x3L&lt;&lt;7)</span>
<a name="l03181"></a>03181 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_09_SWAP_CONFIG          (0L&lt;&lt;7)</span>
<a name="l03182"></a>03182 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_09_SWAP_DATA            (1L&lt;&lt;7)</span>
<a name="l03183"></a>03183 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_09_SWAP_CONTROL         (2L&lt;&lt;7)</span>
<a name="l03184"></a>03184 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_09_FUNCTION             (1L&lt;&lt;9)</span>
<a name="l03185"></a>03185 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_09_VALID            (1L&lt;&lt;10)</span>
<a name="l03186"></a>03186 <span class="preprocessor"></span>
<a name="l03187"></a>03187 <span class="preprocessor">#define BNX2_DMA_TAG_RAM_10             0x00000c58</span>
<a name="l03188"></a>03188 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_10_CHANNEL          (0xfL&lt;&lt;0)</span>
<a name="l03189"></a>03189 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_10_MASTER           (0x7L&lt;&lt;4)</span>
<a name="l03190"></a>03190 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_10_MASTER_CTX           (0L&lt;&lt;4)</span>
<a name="l03191"></a>03191 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_10_MASTER_RBDC          (1L&lt;&lt;4)</span>
<a name="l03192"></a>03192 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_10_MASTER_TBDC          (2L&lt;&lt;4)</span>
<a name="l03193"></a>03193 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_10_MASTER_COM           (3L&lt;&lt;4)</span>
<a name="l03194"></a>03194 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_10_MASTER_CP            (4L&lt;&lt;4)</span>
<a name="l03195"></a>03195 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_10_MASTER_TDMA          (5L&lt;&lt;4)</span>
<a name="l03196"></a>03196 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_10_SWAP             (0x3L&lt;&lt;7)</span>
<a name="l03197"></a>03197 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_10_SWAP_CONFIG          (0L&lt;&lt;7)</span>
<a name="l03198"></a>03198 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_10_SWAP_DATA            (1L&lt;&lt;7)</span>
<a name="l03199"></a>03199 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_10_SWAP_CONTROL         (2L&lt;&lt;7)</span>
<a name="l03200"></a>03200 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_10_FUNCTION             (1L&lt;&lt;9)</span>
<a name="l03201"></a>03201 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_10_VALID            (1L&lt;&lt;10)</span>
<a name="l03202"></a>03202 <span class="preprocessor"></span>
<a name="l03203"></a>03203 <span class="preprocessor">#define BNX2_DMA_TAG_RAM_11             0x00000c5c</span>
<a name="l03204"></a>03204 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_11_CHANNEL          (0xfL&lt;&lt;0)</span>
<a name="l03205"></a>03205 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_11_MASTER           (0x7L&lt;&lt;4)</span>
<a name="l03206"></a>03206 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_11_MASTER_CTX           (0L&lt;&lt;4)</span>
<a name="l03207"></a>03207 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_11_MASTER_RBDC          (1L&lt;&lt;4)</span>
<a name="l03208"></a>03208 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_11_MASTER_TBDC          (2L&lt;&lt;4)</span>
<a name="l03209"></a>03209 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_11_MASTER_COM           (3L&lt;&lt;4)</span>
<a name="l03210"></a>03210 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_11_MASTER_CP            (4L&lt;&lt;4)</span>
<a name="l03211"></a>03211 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_11_MASTER_TDMA          (5L&lt;&lt;4)</span>
<a name="l03212"></a>03212 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_11_SWAP             (0x3L&lt;&lt;7)</span>
<a name="l03213"></a>03213 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_11_SWAP_CONFIG          (0L&lt;&lt;7)</span>
<a name="l03214"></a>03214 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_11_SWAP_DATA            (1L&lt;&lt;7)</span>
<a name="l03215"></a>03215 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_11_SWAP_CONTROL         (2L&lt;&lt;7)</span>
<a name="l03216"></a>03216 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_11_FUNCTION             (1L&lt;&lt;9)</span>
<a name="l03217"></a>03217 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_TAG_RAM_11_VALID            (1L&lt;&lt;10)</span>
<a name="l03218"></a>03218 <span class="preprocessor"></span>
<a name="l03219"></a>03219 <span class="preprocessor">#define BNX2_DMA_RCHAN_STAT_22              0x00000c60</span>
<a name="l03220"></a>03220 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_RCHAN_STAT_30              0x00000c64</span>
<a name="l03221"></a>03221 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_RCHAN_STAT_31              0x00000c68</span>
<a name="l03222"></a>03222 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_RCHAN_STAT_32              0x00000c6c</span>
<a name="l03223"></a>03223 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_RCHAN_STAT_40              0x00000c70</span>
<a name="l03224"></a>03224 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_RCHAN_STAT_41              0x00000c74</span>
<a name="l03225"></a>03225 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_RCHAN_STAT_42              0x00000c78</span>
<a name="l03226"></a>03226 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_RCHAN_STAT_50              0x00000c7c</span>
<a name="l03227"></a>03227 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_RCHAN_STAT_51              0x00000c80</span>
<a name="l03228"></a>03228 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_RCHAN_STAT_52              0x00000c84</span>
<a name="l03229"></a>03229 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_RCHAN_STAT_60              0x00000c88</span>
<a name="l03230"></a>03230 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_RCHAN_STAT_61              0x00000c8c</span>
<a name="l03231"></a>03231 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_RCHAN_STAT_62              0x00000c90</span>
<a name="l03232"></a>03232 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_RCHAN_STAT_70              0x00000c94</span>
<a name="l03233"></a>03233 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_RCHAN_STAT_71              0x00000c98</span>
<a name="l03234"></a>03234 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_RCHAN_STAT_72              0x00000c9c</span>
<a name="l03235"></a>03235 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_WCHAN_STAT_00              0x00000ca0</span>
<a name="l03236"></a>03236 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_WCHAN_STAT_00_WCHAN_STA_HOST_ADDR_LOW   (0xffffffffL&lt;&lt;0)</span>
<a name="l03237"></a>03237 <span class="preprocessor"></span>
<a name="l03238"></a>03238 <span class="preprocessor">#define BNX2_DMA_WCHAN_STAT_01              0x00000ca4</span>
<a name="l03239"></a>03239 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_WCHAN_STAT_01_WCHAN_STA_HOST_ADDR_HIGH  (0xffffffffL&lt;&lt;0)</span>
<a name="l03240"></a>03240 <span class="preprocessor"></span>
<a name="l03241"></a>03241 <span class="preprocessor">#define BNX2_DMA_WCHAN_STAT_02              0x00000ca8</span>
<a name="l03242"></a>03242 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_WCHAN_STAT_02_LENGTH            (0xffffL&lt;&lt;0)</span>
<a name="l03243"></a>03243 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_WCHAN_STAT_02_WORD_SWAP         (1L&lt;&lt;16)</span>
<a name="l03244"></a>03244 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_WCHAN_STAT_02_BYTE_SWAP         (1L&lt;&lt;17)</span>
<a name="l03245"></a>03245 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_WCHAN_STAT_02_PRIORITY_LVL      (1L&lt;&lt;18)</span>
<a name="l03246"></a>03246 <span class="preprocessor"></span>
<a name="l03247"></a>03247 <span class="preprocessor">#define BNX2_DMA_WCHAN_STAT_10              0x00000cac</span>
<a name="l03248"></a>03248 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_WCHAN_STAT_11              0x00000cb0</span>
<a name="l03249"></a>03249 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_WCHAN_STAT_12              0x00000cb4</span>
<a name="l03250"></a>03250 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_WCHAN_STAT_20              0x00000cb8</span>
<a name="l03251"></a>03251 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_WCHAN_STAT_21              0x00000cbc</span>
<a name="l03252"></a>03252 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_WCHAN_STAT_22              0x00000cc0</span>
<a name="l03253"></a>03253 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_WCHAN_STAT_30              0x00000cc4</span>
<a name="l03254"></a>03254 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_WCHAN_STAT_31              0x00000cc8</span>
<a name="l03255"></a>03255 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_WCHAN_STAT_32              0x00000ccc</span>
<a name="l03256"></a>03256 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_WCHAN_STAT_40              0x00000cd0</span>
<a name="l03257"></a>03257 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_WCHAN_STAT_41              0x00000cd4</span>
<a name="l03258"></a>03258 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_WCHAN_STAT_42              0x00000cd8</span>
<a name="l03259"></a>03259 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_WCHAN_STAT_50              0x00000cdc</span>
<a name="l03260"></a>03260 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_WCHAN_STAT_51              0x00000ce0</span>
<a name="l03261"></a>03261 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_WCHAN_STAT_52              0x00000ce4</span>
<a name="l03262"></a>03262 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_WCHAN_STAT_60              0x00000ce8</span>
<a name="l03263"></a>03263 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_WCHAN_STAT_61              0x00000cec</span>
<a name="l03264"></a>03264 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_WCHAN_STAT_62              0x00000cf0</span>
<a name="l03265"></a>03265 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_WCHAN_STAT_70              0x00000cf4</span>
<a name="l03266"></a>03266 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_WCHAN_STAT_71              0x00000cf8</span>
<a name="l03267"></a>03267 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_WCHAN_STAT_72              0x00000cfc</span>
<a name="l03268"></a>03268 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_ARB_STAT_00                0x00000d00</span>
<a name="l03269"></a>03269 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_ARB_STAT_00_MASTER          (0xffffL&lt;&lt;0)</span>
<a name="l03270"></a>03270 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_ARB_STAT_00_MASTER_ENC          (0xffL&lt;&lt;16)</span>
<a name="l03271"></a>03271 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_ARB_STAT_00_CUR_BINMSTR         (0xffL&lt;&lt;24)</span>
<a name="l03272"></a>03272 <span class="preprocessor"></span>
<a name="l03273"></a>03273 <span class="preprocessor">#define BNX2_DMA_ARB_STAT_01                0x00000d04</span>
<a name="l03274"></a>03274 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_ARB_STAT_01_LPR_RPTR            (0xfL&lt;&lt;0)</span>
<a name="l03275"></a>03275 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_ARB_STAT_01_LPR_WPTR            (0xfL&lt;&lt;4)</span>
<a name="l03276"></a>03276 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_ARB_STAT_01_LPB_RPTR            (0xfL&lt;&lt;8)</span>
<a name="l03277"></a>03277 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_ARB_STAT_01_LPB_WPTR            (0xfL&lt;&lt;12)</span>
<a name="l03278"></a>03278 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_ARB_STAT_01_HPR_RPTR            (0xfL&lt;&lt;16)</span>
<a name="l03279"></a>03279 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_ARB_STAT_01_HPR_WPTR            (0xfL&lt;&lt;20)</span>
<a name="l03280"></a>03280 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_ARB_STAT_01_HPB_RPTR            (0xfL&lt;&lt;24)</span>
<a name="l03281"></a>03281 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_ARB_STAT_01_HPB_WPTR            (0xfL&lt;&lt;28)</span>
<a name="l03282"></a>03282 <span class="preprocessor"></span>
<a name="l03283"></a>03283 <span class="preprocessor">#define BNX2_DMA_FUSE_CTRL0_CMD             0x00000f00</span>
<a name="l03284"></a>03284 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_FUSE_CTRL0_CMD_PWRUP_DONE       (1L&lt;&lt;0)</span>
<a name="l03285"></a>03285 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_FUSE_CTRL0_CMD_SHIFT_DONE       (1L&lt;&lt;1)</span>
<a name="l03286"></a>03286 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_FUSE_CTRL0_CMD_SHIFT            (1L&lt;&lt;2)</span>
<a name="l03287"></a>03287 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_FUSE_CTRL0_CMD_LOAD             (1L&lt;&lt;3)</span>
<a name="l03288"></a>03288 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_FUSE_CTRL0_CMD_SEL          (0xfL&lt;&lt;8)</span>
<a name="l03289"></a>03289 <span class="preprocessor"></span>
<a name="l03290"></a>03290 <span class="preprocessor">#define BNX2_DMA_FUSE_CTRL0_DATA            0x00000f04</span>
<a name="l03291"></a>03291 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_FUSE_CTRL1_CMD             0x00000f08</span>
<a name="l03292"></a>03292 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_FUSE_CTRL1_CMD_PWRUP_DONE       (1L&lt;&lt;0)</span>
<a name="l03293"></a>03293 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_FUSE_CTRL1_CMD_SHIFT_DONE       (1L&lt;&lt;1)</span>
<a name="l03294"></a>03294 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_FUSE_CTRL1_CMD_SHIFT            (1L&lt;&lt;2)</span>
<a name="l03295"></a>03295 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_FUSE_CTRL1_CMD_LOAD             (1L&lt;&lt;3)</span>
<a name="l03296"></a>03296 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_FUSE_CTRL1_CMD_SEL          (0xfL&lt;&lt;8)</span>
<a name="l03297"></a>03297 <span class="preprocessor"></span>
<a name="l03298"></a>03298 <span class="preprocessor">#define BNX2_DMA_FUSE_CTRL1_DATA            0x00000f0c</span>
<a name="l03299"></a>03299 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_FUSE_CTRL2_CMD             0x00000f10</span>
<a name="l03300"></a>03300 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_FUSE_CTRL2_CMD_PWRUP_DONE       (1L&lt;&lt;0)</span>
<a name="l03301"></a>03301 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_FUSE_CTRL2_CMD_SHIFT_DONE       (1L&lt;&lt;1)</span>
<a name="l03302"></a>03302 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_FUSE_CTRL2_CMD_SHIFT            (1L&lt;&lt;2)</span>
<a name="l03303"></a>03303 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_FUSE_CTRL2_CMD_LOAD             (1L&lt;&lt;3)</span>
<a name="l03304"></a>03304 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DMA_FUSE_CTRL2_CMD_SEL          (0xfL&lt;&lt;8)</span>
<a name="l03305"></a>03305 <span class="preprocessor"></span>
<a name="l03306"></a>03306 <span class="preprocessor">#define BNX2_DMA_FUSE_CTRL2_DATA            0x00000f14</span>
<a name="l03307"></a>03307 <span class="preprocessor"></span>
<a name="l03308"></a>03308 
<a name="l03309"></a>03309 <span class="comment">/*</span>
<a name="l03310"></a>03310 <span class="comment"> *  context_reg definition</span>
<a name="l03311"></a>03311 <span class="comment"> *  offset: 0x1000</span>
<a name="l03312"></a>03312 <span class="comment"> */</span>
<a name="l03313"></a>03313 <span class="preprocessor">#define BNX2_CTX_COMMAND                0x00001000</span>
<a name="l03314"></a>03314 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_COMMAND_ENABLED             (1L&lt;&lt;0)</span>
<a name="l03315"></a>03315 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_COMMAND_DISABLE_USAGE_CNT       (1L&lt;&lt;1)</span>
<a name="l03316"></a>03316 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_COMMAND_DISABLE_PLRU            (1L&lt;&lt;2)</span>
<a name="l03317"></a>03317 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_COMMAND_DISABLE_COMBINE_READ        (1L&lt;&lt;3)</span>
<a name="l03318"></a>03318 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_COMMAND_FLUSH_AHEAD             (0x1fL&lt;&lt;8)</span>
<a name="l03319"></a>03319 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_COMMAND_MEM_INIT            (1L&lt;&lt;13)</span>
<a name="l03320"></a>03320 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_COMMAND_PAGE_SIZE           (0xfL&lt;&lt;16)</span>
<a name="l03321"></a>03321 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_COMMAND_PAGE_SIZE_256           (0L&lt;&lt;16)</span>
<a name="l03322"></a>03322 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_COMMAND_PAGE_SIZE_512           (1L&lt;&lt;16)</span>
<a name="l03323"></a>03323 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_COMMAND_PAGE_SIZE_1K            (2L&lt;&lt;16)</span>
<a name="l03324"></a>03324 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_COMMAND_PAGE_SIZE_2K            (3L&lt;&lt;16)</span>
<a name="l03325"></a>03325 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_COMMAND_PAGE_SIZE_4K            (4L&lt;&lt;16)</span>
<a name="l03326"></a>03326 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_COMMAND_PAGE_SIZE_8K            (5L&lt;&lt;16)</span>
<a name="l03327"></a>03327 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_COMMAND_PAGE_SIZE_16K           (6L&lt;&lt;16)</span>
<a name="l03328"></a>03328 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_COMMAND_PAGE_SIZE_32K           (7L&lt;&lt;16)</span>
<a name="l03329"></a>03329 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_COMMAND_PAGE_SIZE_64K           (8L&lt;&lt;16)</span>
<a name="l03330"></a>03330 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_COMMAND_PAGE_SIZE_128K          (9L&lt;&lt;16)</span>
<a name="l03331"></a>03331 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_COMMAND_PAGE_SIZE_256K          (10L&lt;&lt;16)</span>
<a name="l03332"></a>03332 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_COMMAND_PAGE_SIZE_512K          (11L&lt;&lt;16)</span>
<a name="l03333"></a>03333 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_COMMAND_PAGE_SIZE_1M            (12L&lt;&lt;16)</span>
<a name="l03334"></a>03334 <span class="preprocessor"></span>
<a name="l03335"></a>03335 <span class="preprocessor">#define BNX2_CTX_STATUS                 0x00001004</span>
<a name="l03336"></a>03336 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_STATUS_LOCK_WAIT            (1L&lt;&lt;0)</span>
<a name="l03337"></a>03337 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_STATUS_READ_STAT            (1L&lt;&lt;16)</span>
<a name="l03338"></a>03338 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_STATUS_WRITE_STAT           (1L&lt;&lt;17)</span>
<a name="l03339"></a>03339 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_STATUS_ACC_STALL_STAT           (1L&lt;&lt;18)</span>
<a name="l03340"></a>03340 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_STATUS_LOCK_STALL_STAT          (1L&lt;&lt;19)</span>
<a name="l03341"></a>03341 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_STATUS_EXT_READ_STAT            (1L&lt;&lt;20)</span>
<a name="l03342"></a>03342 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_STATUS_EXT_WRITE_STAT           (1L&lt;&lt;21)</span>
<a name="l03343"></a>03343 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_STATUS_MISS_STAT            (1L&lt;&lt;22)</span>
<a name="l03344"></a>03344 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_STATUS_HIT_STAT             (1L&lt;&lt;23)</span>
<a name="l03345"></a>03345 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_STATUS_DEAD_LOCK            (1L&lt;&lt;24)</span>
<a name="l03346"></a>03346 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_STATUS_USAGE_CNT_ERR            (1L&lt;&lt;25)</span>
<a name="l03347"></a>03347 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_STATUS_INVALID_PAGE             (1L&lt;&lt;26)</span>
<a name="l03348"></a>03348 <span class="preprocessor"></span>
<a name="l03349"></a>03349 <span class="preprocessor">#define BNX2_CTX_VIRT_ADDR              0x00001008</span>
<a name="l03350"></a>03350 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_VIRT_ADDR_VIRT_ADDR             (0x7fffL&lt;&lt;6)</span>
<a name="l03351"></a>03351 <span class="preprocessor"></span>
<a name="l03352"></a>03352 <span class="preprocessor">#define BNX2_CTX_PAGE_TBL               0x0000100c</span>
<a name="l03353"></a>03353 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_PAGE_TBL_PAGE_TBL           (0x3fffL&lt;&lt;6)</span>
<a name="l03354"></a>03354 <span class="preprocessor"></span>
<a name="l03355"></a>03355 <span class="preprocessor">#define BNX2_CTX_DATA_ADR               0x00001010</span>
<a name="l03356"></a>03356 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_DATA_ADR_DATA_ADR           (0x7ffffL&lt;&lt;2)</span>
<a name="l03357"></a>03357 <span class="preprocessor"></span>
<a name="l03358"></a>03358 <span class="preprocessor">#define BNX2_CTX_DATA                   0x00001014</span>
<a name="l03359"></a>03359 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_LOCK                   0x00001018</span>
<a name="l03360"></a>03360 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_LOCK_TYPE               (0x7L&lt;&lt;0)</span>
<a name="l03361"></a>03361 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_LOCK_TYPE_LOCK_TYPE_VOID        (0x0L&lt;&lt;0)</span>
<a name="l03362"></a>03362 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_LOCK_TYPE_LOCK_TYPE_PROTOCOL        (0x1L&lt;&lt;0)</span>
<a name="l03363"></a>03363 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_LOCK_TYPE_LOCK_TYPE_TX          (0x2L&lt;&lt;0)</span>
<a name="l03364"></a>03364 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_LOCK_TYPE_LOCK_TYPE_TIMER       (0x4L&lt;&lt;0)</span>
<a name="l03365"></a>03365 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_LOCK_TYPE_LOCK_TYPE_COMPLETE        (0x7L&lt;&lt;0)</span>
<a name="l03366"></a>03366 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_LOCK_TYPE_VOID_XI           (0L&lt;&lt;0)</span>
<a name="l03367"></a>03367 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_LOCK_TYPE_PROTOCOL_XI           (1L&lt;&lt;0)</span>
<a name="l03368"></a>03368 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_LOCK_TYPE_TX_XI             (2L&lt;&lt;0)</span>
<a name="l03369"></a>03369 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_LOCK_TYPE_TIMER_XI          (4L&lt;&lt;0)</span>
<a name="l03370"></a>03370 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_LOCK_TYPE_COMPLETE_XI           (7L&lt;&lt;0)</span>
<a name="l03371"></a>03371 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_LOCK_CID_VALUE              (0x3fffL&lt;&lt;7)</span>
<a name="l03372"></a>03372 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_LOCK_GRANTED                (1L&lt;&lt;26)</span>
<a name="l03373"></a>03373 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_LOCK_MODE               (0x7L&lt;&lt;27)</span>
<a name="l03374"></a>03374 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_LOCK_MODE_UNLOCK            (0x0L&lt;&lt;27)</span>
<a name="l03375"></a>03375 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_LOCK_MODE_IMMEDIATE             (0x1L&lt;&lt;27)</span>
<a name="l03376"></a>03376 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_LOCK_MODE_SURE              (0x2L&lt;&lt;27)</span>
<a name="l03377"></a>03377 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_LOCK_STATUS                 (1L&lt;&lt;30)</span>
<a name="l03378"></a>03378 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_LOCK_REQ                (1L&lt;&lt;31)</span>
<a name="l03379"></a>03379 <span class="preprocessor"></span>
<a name="l03380"></a>03380 <span class="preprocessor">#define BNX2_CTX_CTX_CTRL               0x0000101c</span>
<a name="l03381"></a>03381 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_CTX_CTRL_CTX_ADDR           (0x7ffffL&lt;&lt;2)</span>
<a name="l03382"></a>03382 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_CTX_CTRL_MOD_USAGE_CNT          (0x3L&lt;&lt;21)</span>
<a name="l03383"></a>03383 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_CTX_CTRL_NO_RAM_ACC             (1L&lt;&lt;23)</span>
<a name="l03384"></a>03384 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_CTX_CTRL_PREFETCH_SIZE          (0x3L&lt;&lt;24)</span>
<a name="l03385"></a>03385 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_CTX_CTRL_ATTR               (1L&lt;&lt;26)</span>
<a name="l03386"></a>03386 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_CTX_CTRL_WRITE_REQ          (1L&lt;&lt;30)</span>
<a name="l03387"></a>03387 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_CTX_CTRL_READ_REQ           (1L&lt;&lt;31)</span>
<a name="l03388"></a>03388 <span class="preprocessor"></span>
<a name="l03389"></a>03389 <span class="preprocessor">#define BNX2_CTX_CTX_DATA               0x00001020</span>
<a name="l03390"></a>03390 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_ACCESS_STATUS              0x00001040</span>
<a name="l03391"></a>03391 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_ACCESS_STATUS_MASTERENCODED         (0xfL&lt;&lt;0)</span>
<a name="l03392"></a>03392 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_ACCESS_STATUS_ACCESSMEMORYSM        (0x3L&lt;&lt;10)</span>
<a name="l03393"></a>03393 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_ACCESS_STATUS_PAGETABLEINITSM       (0x3L&lt;&lt;12)</span>
<a name="l03394"></a>03394 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_ACCESS_STATUS_ACCESSMEMORYINITSM    (0x3L&lt;&lt;14)</span>
<a name="l03395"></a>03395 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_ACCESS_STATUS_QUALIFIED_REQUEST     (0x7ffL&lt;&lt;17)</span>
<a name="l03396"></a>03396 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_ACCESS_STATUS_CAMMASTERENCODED_XI   (0x1fL&lt;&lt;0)</span>
<a name="l03397"></a>03397 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_ACCESS_STATUS_CACHEMASTERENCODED_XI     (0x1fL&lt;&lt;5)</span>
<a name="l03398"></a>03398 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_ACCESS_STATUS_REQUEST_XI        (0x3fffffL&lt;&lt;10)</span>
<a name="l03399"></a>03399 <span class="preprocessor"></span>
<a name="l03400"></a>03400 <span class="preprocessor">#define BNX2_CTX_DBG_LOCK_STATUS            0x00001044</span>
<a name="l03401"></a>03401 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_DBG_LOCK_STATUS_SM          (0x3ffL&lt;&lt;0)</span>
<a name="l03402"></a>03402 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_DBG_LOCK_STATUS_MATCH           (0x3ffL&lt;&lt;22)</span>
<a name="l03403"></a>03403 <span class="preprocessor"></span>
<a name="l03404"></a>03404 <span class="preprocessor">#define BNX2_CTX_CACHE_CTRL_STATUS          0x00001048</span>
<a name="l03405"></a>03405 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_CACHE_CTRL_STATUS_RFIFO_OVERFLOW    (1L&lt;&lt;0)</span>
<a name="l03406"></a>03406 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_CACHE_CTRL_STATUS_INVALID_READ_COMP     (1L&lt;&lt;1)</span>
<a name="l03407"></a>03407 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_CACHE_CTRL_STATUS_FLUSH_START       (1L&lt;&lt;6)</span>
<a name="l03408"></a>03408 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_CACHE_CTRL_STATUS_FREE_ENTRY_CNT    (0x3fL&lt;&lt;7)</span>
<a name="l03409"></a>03409 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_CACHE_CTRL_STATUS_CACHE_ENTRY_NEEDED    (0x3fL&lt;&lt;13)</span>
<a name="l03410"></a>03410 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_CACHE_CTRL_STATUS_RD_CHAN0_ACTIVE   (1L&lt;&lt;19)</span>
<a name="l03411"></a>03411 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_CACHE_CTRL_STATUS_RD_CHAN1_ACTIVE   (1L&lt;&lt;20)</span>
<a name="l03412"></a>03412 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_CACHE_CTRL_STATUS_RD_CHAN2_ACTIVE   (1L&lt;&lt;21)</span>
<a name="l03413"></a>03413 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_CACHE_CTRL_STATUS_RD_CHAN3_ACTIVE   (1L&lt;&lt;22)</span>
<a name="l03414"></a>03414 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_CACHE_CTRL_STATUS_RD_CHAN4_ACTIVE   (1L&lt;&lt;23)</span>
<a name="l03415"></a>03415 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_CACHE_CTRL_STATUS_RD_CHAN5_ACTIVE   (1L&lt;&lt;24)</span>
<a name="l03416"></a>03416 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_CACHE_CTRL_STATUS_RD_CHAN6_ACTIVE   (1L&lt;&lt;25)</span>
<a name="l03417"></a>03417 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_CACHE_CTRL_STATUS_RD_CHAN7_ACTIVE   (1L&lt;&lt;26)</span>
<a name="l03418"></a>03418 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_CACHE_CTRL_STATUS_RD_CHAN8_ACTIVE   (1L&lt;&lt;27)</span>
<a name="l03419"></a>03419 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_CACHE_CTRL_STATUS_RD_CHAN9_ACTIVE   (1L&lt;&lt;28)</span>
<a name="l03420"></a>03420 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_CACHE_CTRL_STATUS_RD_CHAN10_ACTIVE  (1L&lt;&lt;29)</span>
<a name="l03421"></a>03421 <span class="preprocessor"></span>
<a name="l03422"></a>03422 <span class="preprocessor">#define BNX2_CTX_CACHE_CTRL_SM_STATUS           0x0000104c</span>
<a name="l03423"></a>03423 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_CACHE_CTRL_SM_STATUS_CS_DWC         (0x7L&lt;&lt;0)</span>
<a name="l03424"></a>03424 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_CACHE_CTRL_SM_STATUS_CS_WFIFOC      (0x7L&lt;&lt;3)</span>
<a name="l03425"></a>03425 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_CACHE_CTRL_SM_STATUS_CS_RTAGC       (0x7L&lt;&lt;6)</span>
<a name="l03426"></a>03426 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_CACHE_CTRL_SM_STATUS_CS_RFIFOC      (0x7L&lt;&lt;9)</span>
<a name="l03427"></a>03427 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_CACHE_CTRL_SM_STATUS_INVALID_BLK_ADDR   (0x7fffL&lt;&lt;16)</span>
<a name="l03428"></a>03428 <span class="preprocessor"></span>
<a name="l03429"></a>03429 <span class="preprocessor">#define BNX2_CTX_CACHE_STATUS               0x00001050</span>
<a name="l03430"></a>03430 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_CACHE_STATUS_HELD_ENTRIES       (0x3ffL&lt;&lt;0)</span>
<a name="l03431"></a>03431 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_CACHE_STATUS_MAX_HELD_ENTRIES       (0x3ffL&lt;&lt;16)</span>
<a name="l03432"></a>03432 <span class="preprocessor"></span>
<a name="l03433"></a>03433 <span class="preprocessor">#define BNX2_CTX_DMA_STATUS             0x00001054</span>
<a name="l03434"></a>03434 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_DMA_STATUS_RD_CHAN0_STATUS      (0x3L&lt;&lt;0)</span>
<a name="l03435"></a>03435 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_DMA_STATUS_RD_CHAN1_STATUS      (0x3L&lt;&lt;2)</span>
<a name="l03436"></a>03436 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_DMA_STATUS_RD_CHAN2_STATUS      (0x3L&lt;&lt;4)</span>
<a name="l03437"></a>03437 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_DMA_STATUS_RD_CHAN3_STATUS      (0x3L&lt;&lt;6)</span>
<a name="l03438"></a>03438 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_DMA_STATUS_RD_CHAN4_STATUS      (0x3L&lt;&lt;8)</span>
<a name="l03439"></a>03439 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_DMA_STATUS_RD_CHAN5_STATUS      (0x3L&lt;&lt;10)</span>
<a name="l03440"></a>03440 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_DMA_STATUS_RD_CHAN6_STATUS      (0x3L&lt;&lt;12)</span>
<a name="l03441"></a>03441 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_DMA_STATUS_RD_CHAN7_STATUS      (0x3L&lt;&lt;14)</span>
<a name="l03442"></a>03442 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_DMA_STATUS_RD_CHAN8_STATUS      (0x3L&lt;&lt;16)</span>
<a name="l03443"></a>03443 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_DMA_STATUS_RD_CHAN9_STATUS      (0x3L&lt;&lt;18)</span>
<a name="l03444"></a>03444 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_DMA_STATUS_RD_CHAN10_STATUS         (0x3L&lt;&lt;20)</span>
<a name="l03445"></a>03445 <span class="preprocessor"></span>
<a name="l03446"></a>03446 <span class="preprocessor">#define BNX2_CTX_REP_STATUS             0x00001058</span>
<a name="l03447"></a>03447 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_REP_STATUS_ERROR_ENTRY          (0x3ffL&lt;&lt;0)</span>
<a name="l03448"></a>03448 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_REP_STATUS_ERROR_CLIENT_ID      (0x1fL&lt;&lt;10)</span>
<a name="l03449"></a>03449 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_REP_STATUS_USAGE_CNT_MAX_ERR        (1L&lt;&lt;16)</span>
<a name="l03450"></a>03450 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_REP_STATUS_USAGE_CNT_MIN_ERR        (1L&lt;&lt;17)</span>
<a name="l03451"></a>03451 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_REP_STATUS_USAGE_CNT_MISS_ERR       (1L&lt;&lt;18)</span>
<a name="l03452"></a>03452 <span class="preprocessor"></span>
<a name="l03453"></a>03453 <span class="preprocessor">#define BNX2_CTX_CKSUM_ERROR_STATUS         0x0000105c</span>
<a name="l03454"></a>03454 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_CKSUM_ERROR_STATUS_CALCULATED       (0xffffL&lt;&lt;0)</span>
<a name="l03455"></a>03455 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_CKSUM_ERROR_STATUS_EXPECTED         (0xffffL&lt;&lt;16)</span>
<a name="l03456"></a>03456 <span class="preprocessor"></span>
<a name="l03457"></a>03457 <span class="preprocessor">#define BNX2_CTX_CHNL_LOCK_STATUS_0         0x00001080</span>
<a name="l03458"></a>03458 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_CHNL_LOCK_STATUS_0_CID          (0x3fffL&lt;&lt;0)</span>
<a name="l03459"></a>03459 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_CHNL_LOCK_STATUS_0_TYPE         (0x3L&lt;&lt;14)</span>
<a name="l03460"></a>03460 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_CHNL_LOCK_STATUS_0_MODE         (1L&lt;&lt;16)</span>
<a name="l03461"></a>03461 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_CHNL_LOCK_STATUS_0_MODE_XI      (1L&lt;&lt;14)</span>
<a name="l03462"></a>03462 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_CHNL_LOCK_STATUS_0_TYPE_XI      (0x7L&lt;&lt;15)</span>
<a name="l03463"></a>03463 <span class="preprocessor"></span>
<a name="l03464"></a>03464 <span class="preprocessor">#define BNX2_CTX_CHNL_LOCK_STATUS_1         0x00001084</span>
<a name="l03465"></a>03465 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_CHNL_LOCK_STATUS_2         0x00001088</span>
<a name="l03466"></a>03466 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_CHNL_LOCK_STATUS_3         0x0000108c</span>
<a name="l03467"></a>03467 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_CHNL_LOCK_STATUS_4         0x00001090</span>
<a name="l03468"></a>03468 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_CHNL_LOCK_STATUS_5         0x00001094</span>
<a name="l03469"></a>03469 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_CHNL_LOCK_STATUS_6         0x00001098</span>
<a name="l03470"></a>03470 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_CHNL_LOCK_STATUS_7         0x0000109c</span>
<a name="l03471"></a>03471 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_CHNL_LOCK_STATUS_8         0x000010a0</span>
<a name="l03472"></a>03472 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_CHNL_LOCK_STATUS_9         0x000010a4</span>
<a name="l03473"></a>03473 <span class="preprocessor"></span>
<a name="l03474"></a>03474 <span class="preprocessor">#define BNX2_CTX_CACHE_DATA             0x000010c4</span>
<a name="l03475"></a>03475 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_HOST_PAGE_TBL_CTRL         0x000010c8</span>
<a name="l03476"></a>03476 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_HOST_PAGE_TBL_CTRL_PAGE_TBL_ADDR    (0x1ffL&lt;&lt;0)</span>
<a name="l03477"></a>03477 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_HOST_PAGE_TBL_CTRL_WRITE_REQ        (1L&lt;&lt;30)</span>
<a name="l03478"></a>03478 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_HOST_PAGE_TBL_CTRL_READ_REQ         (1L&lt;&lt;31)</span>
<a name="l03479"></a>03479 <span class="preprocessor"></span>
<a name="l03480"></a>03480 <span class="preprocessor">#define BNX2_CTX_HOST_PAGE_TBL_DATA0            0x000010cc</span>
<a name="l03481"></a>03481 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_HOST_PAGE_TBL_DATA0_VALID       (1L&lt;&lt;0)</span>
<a name="l03482"></a>03482 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_HOST_PAGE_TBL_DATA0_VALUE       (0xffffffL&lt;&lt;8)</span>
<a name="l03483"></a>03483 <span class="preprocessor"></span>
<a name="l03484"></a>03484 <span class="preprocessor">#define BNX2_CTX_HOST_PAGE_TBL_DATA1            0x000010d0</span>
<a name="l03485"></a>03485 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_CAM_CTRL               0x000010d4</span>
<a name="l03486"></a>03486 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_CAM_CTRL_CAM_ADDR           (0x3ffL&lt;&lt;0)</span>
<a name="l03487"></a>03487 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_CAM_CTRL_RESET              (1L&lt;&lt;27)</span>
<a name="l03488"></a>03488 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_CAM_CTRL_INVALIDATE             (1L&lt;&lt;28)</span>
<a name="l03489"></a>03489 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_CAM_CTRL_SEARCH             (1L&lt;&lt;29)</span>
<a name="l03490"></a>03490 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_CAM_CTRL_WRITE_REQ          (1L&lt;&lt;30)</span>
<a name="l03491"></a>03491 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CTX_CAM_CTRL_READ_REQ           (1L&lt;&lt;31)</span>
<a name="l03492"></a>03492 <span class="preprocessor"></span>
<a name="l03493"></a>03493 
<a name="l03494"></a>03494 <span class="comment">/*</span>
<a name="l03495"></a>03495 <span class="comment"> *  emac_reg definition</span>
<a name="l03496"></a>03496 <span class="comment"> *  offset: 0x1400</span>
<a name="l03497"></a>03497 <span class="comment"> */</span>
<a name="l03498"></a>03498 <span class="preprocessor">#define BNX2_EMAC_MODE                  0x00001400</span>
<a name="l03499"></a>03499 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_MODE_RESET                 (1L&lt;&lt;0)</span>
<a name="l03500"></a>03500 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_MODE_HALF_DUPLEX           (1L&lt;&lt;1)</span>
<a name="l03501"></a>03501 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_MODE_PORT              (0x3L&lt;&lt;2)</span>
<a name="l03502"></a>03502 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_MODE_PORT_NONE             (0L&lt;&lt;2)</span>
<a name="l03503"></a>03503 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_MODE_PORT_MII              (1L&lt;&lt;2)</span>
<a name="l03504"></a>03504 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_MODE_PORT_GMII             (2L&lt;&lt;2)</span>
<a name="l03505"></a>03505 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_MODE_PORT_MII_10M          (3L&lt;&lt;2)</span>
<a name="l03506"></a>03506 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_MODE_MAC_LOOP              (1L&lt;&lt;4)</span>
<a name="l03507"></a>03507 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_MODE_25G_MODE              (1L&lt;&lt;5)</span>
<a name="l03508"></a>03508 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_MODE_TAGGED_MAC_CTL            (1L&lt;&lt;7)</span>
<a name="l03509"></a>03509 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_MODE_TX_BURST              (1L&lt;&lt;8)</span>
<a name="l03510"></a>03510 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_MODE_MAX_DEFER_DROP_ENA        (1L&lt;&lt;9)</span>
<a name="l03511"></a>03511 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_MODE_EXT_LINK_POL          (1L&lt;&lt;10)</span>
<a name="l03512"></a>03512 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_MODE_FORCE_LINK            (1L&lt;&lt;11)</span>
<a name="l03513"></a>03513 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_MODE_SERDES_MODE           (1L&lt;&lt;12)</span>
<a name="l03514"></a>03514 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_MODE_BOND_OVRD             (1L&lt;&lt;13)</span>
<a name="l03515"></a>03515 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_MODE_MPKT              (1L&lt;&lt;18)</span>
<a name="l03516"></a>03516 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_MODE_MPKT_RCVD             (1L&lt;&lt;19)</span>
<a name="l03517"></a>03517 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_MODE_ACPI_RCVD             (1L&lt;&lt;20)</span>
<a name="l03518"></a>03518 <span class="preprocessor"></span>
<a name="l03519"></a>03519 <span class="preprocessor">#define BNX2_EMAC_STATUS                0x00001404</span>
<a name="l03520"></a>03520 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_STATUS_LINK                (1L&lt;&lt;11)</span>
<a name="l03521"></a>03521 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_STATUS_LINK_CHANGE             (1L&lt;&lt;12)</span>
<a name="l03522"></a>03522 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_STATUS_SERDES_AUTONEG_COMPLETE     (1L&lt;&lt;13)</span>
<a name="l03523"></a>03523 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_STATUS_SERDES_AUTONEG_CHANGE       (1L&lt;&lt;14)</span>
<a name="l03524"></a>03524 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_STATUS_SERDES_NXT_PG_CHANGE        (1L&lt;&lt;16)</span>
<a name="l03525"></a>03525 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_STATUS_SERDES_RX_CONFIG_IS_0       (1L&lt;&lt;17)</span>
<a name="l03526"></a>03526 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_STATUS_SERDES_RX_CONFIG_IS_0_CHANGE    (1L&lt;&lt;18)</span>
<a name="l03527"></a>03527 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_STATUS_MI_COMPLETE             (1L&lt;&lt;22)</span>
<a name="l03528"></a>03528 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_STATUS_MI_INT              (1L&lt;&lt;23)</span>
<a name="l03529"></a>03529 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_STATUS_AP_ERROR            (1L&lt;&lt;24)</span>
<a name="l03530"></a>03530 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_STATUS_PARITY_ERROR_STATE      (1L&lt;&lt;31)</span>
<a name="l03531"></a>03531 <span class="preprocessor"></span>
<a name="l03532"></a>03532 <span class="preprocessor">#define BNX2_EMAC_ATTENTION_ENA             0x00001408</span>
<a name="l03533"></a>03533 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_ATTENTION_ENA_LINK             (1L&lt;&lt;11)</span>
<a name="l03534"></a>03534 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_ATTENTION_ENA_AUTONEG_CHANGE       (1L&lt;&lt;14)</span>
<a name="l03535"></a>03535 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_ATTENTION_ENA_NXT_PG_CHANGE        (1L&lt;&lt;16)</span>
<a name="l03536"></a>03536 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_ATTENTION_ENA_SERDES_RX_CONFIG_IS_0_CHANGE     (1L&lt;&lt;18)</span>
<a name="l03537"></a>03537 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_ATTENTION_ENA_MI_COMPLETE      (1L&lt;&lt;22)</span>
<a name="l03538"></a>03538 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_ATTENTION_ENA_MI_INT           (1L&lt;&lt;23)</span>
<a name="l03539"></a>03539 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_ATTENTION_ENA_AP_ERROR         (1L&lt;&lt;24)</span>
<a name="l03540"></a>03540 <span class="preprocessor"></span>
<a name="l03541"></a>03541 <span class="preprocessor">#define BNX2_EMAC_LED                   0x0000140c</span>
<a name="l03542"></a>03542 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_LED_OVERRIDE               (1L&lt;&lt;0)</span>
<a name="l03543"></a>03543 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_LED_1000MB_OVERRIDE            (1L&lt;&lt;1)</span>
<a name="l03544"></a>03544 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_LED_100MB_OVERRIDE             (1L&lt;&lt;2)</span>
<a name="l03545"></a>03545 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_LED_10MB_OVERRIDE          (1L&lt;&lt;3)</span>
<a name="l03546"></a>03546 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_LED_TRAFFIC_OVERRIDE           (1L&lt;&lt;4)</span>
<a name="l03547"></a>03547 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_LED_BLNK_TRAFFIC           (1L&lt;&lt;5)</span>
<a name="l03548"></a>03548 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_LED_TRAFFIC                (1L&lt;&lt;6)</span>
<a name="l03549"></a>03549 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_LED_1000MB                 (1L&lt;&lt;7)</span>
<a name="l03550"></a>03550 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_LED_100MB              (1L&lt;&lt;8)</span>
<a name="l03551"></a>03551 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_LED_10MB               (1L&lt;&lt;9)</span>
<a name="l03552"></a>03552 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_LED_TRAFFIC_STAT           (1L&lt;&lt;10)</span>
<a name="l03553"></a>03553 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_LED_2500MB                 (1L&lt;&lt;11)</span>
<a name="l03554"></a>03554 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_LED_2500MB_OVERRIDE            (1L&lt;&lt;12)</span>
<a name="l03555"></a>03555 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_LED_ACTIVITY_SEL           (0x3L&lt;&lt;17)</span>
<a name="l03556"></a>03556 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_LED_ACTIVITY_SEL_0             (0L&lt;&lt;17)</span>
<a name="l03557"></a>03557 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_LED_ACTIVITY_SEL_1             (1L&lt;&lt;17)</span>
<a name="l03558"></a>03558 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_LED_ACTIVITY_SEL_2             (2L&lt;&lt;17)</span>
<a name="l03559"></a>03559 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_LED_ACTIVITY_SEL_3             (3L&lt;&lt;17)</span>
<a name="l03560"></a>03560 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_LED_BLNK_RATE              (0xfffL&lt;&lt;19)</span>
<a name="l03561"></a>03561 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_LED_BLNK_RATE_ENA          (1L&lt;&lt;31)</span>
<a name="l03562"></a>03562 <span class="preprocessor"></span>
<a name="l03563"></a>03563 <span class="preprocessor">#define BNX2_EMAC_MAC_MATCH0                0x00001410</span>
<a name="l03564"></a>03564 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_MAC_MATCH1                0x00001414</span>
<a name="l03565"></a>03565 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_MAC_MATCH2                0x00001418</span>
<a name="l03566"></a>03566 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_MAC_MATCH3                0x0000141c</span>
<a name="l03567"></a>03567 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_MAC_MATCH4                0x00001420</span>
<a name="l03568"></a>03568 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_MAC_MATCH5                0x00001424</span>
<a name="l03569"></a>03569 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_MAC_MATCH6                0x00001428</span>
<a name="l03570"></a>03570 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_MAC_MATCH7                0x0000142c</span>
<a name="l03571"></a>03571 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_MAC_MATCH8                0x00001430</span>
<a name="l03572"></a>03572 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_MAC_MATCH9                0x00001434</span>
<a name="l03573"></a>03573 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_MAC_MATCH10               0x00001438</span>
<a name="l03574"></a>03574 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_MAC_MATCH11               0x0000143c</span>
<a name="l03575"></a>03575 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_MAC_MATCH12               0x00001440</span>
<a name="l03576"></a>03576 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_MAC_MATCH13               0x00001444</span>
<a name="l03577"></a>03577 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_MAC_MATCH14               0x00001448</span>
<a name="l03578"></a>03578 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_MAC_MATCH15               0x0000144c</span>
<a name="l03579"></a>03579 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_MAC_MATCH16               0x00001450</span>
<a name="l03580"></a>03580 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_MAC_MATCH17               0x00001454</span>
<a name="l03581"></a>03581 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_MAC_MATCH18               0x00001458</span>
<a name="l03582"></a>03582 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_MAC_MATCH19               0x0000145c</span>
<a name="l03583"></a>03583 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_MAC_MATCH20               0x00001460</span>
<a name="l03584"></a>03584 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_MAC_MATCH21               0x00001464</span>
<a name="l03585"></a>03585 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_MAC_MATCH22               0x00001468</span>
<a name="l03586"></a>03586 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_MAC_MATCH23               0x0000146c</span>
<a name="l03587"></a>03587 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_MAC_MATCH24               0x00001470</span>
<a name="l03588"></a>03588 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_MAC_MATCH25               0x00001474</span>
<a name="l03589"></a>03589 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_MAC_MATCH26               0x00001478</span>
<a name="l03590"></a>03590 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_MAC_MATCH27               0x0000147c</span>
<a name="l03591"></a>03591 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_MAC_MATCH28               0x00001480</span>
<a name="l03592"></a>03592 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_MAC_MATCH29               0x00001484</span>
<a name="l03593"></a>03593 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_MAC_MATCH30               0x00001488</span>
<a name="l03594"></a>03594 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_MAC_MATCH31               0x0000148c</span>
<a name="l03595"></a>03595 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_BACKOFF_SEED              0x00001498</span>
<a name="l03596"></a>03596 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_BACKOFF_SEED_EMAC_BACKOFF_SEED     (0x3ffL&lt;&lt;0)</span>
<a name="l03597"></a>03597 <span class="preprocessor"></span>
<a name="l03598"></a>03598 <span class="preprocessor">#define BNX2_EMAC_RX_MTU_SIZE               0x0000149c</span>
<a name="l03599"></a>03599 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RX_MTU_SIZE_MTU_SIZE           (0xffffL&lt;&lt;0)</span>
<a name="l03600"></a>03600 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RX_MTU_SIZE_JUMBO_ENA          (1L&lt;&lt;31)</span>
<a name="l03601"></a>03601 <span class="preprocessor"></span>
<a name="l03602"></a>03602 <span class="preprocessor">#define BNX2_EMAC_SERDES_CNTL               0x000014a4</span>
<a name="l03603"></a>03603 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_SERDES_CNTL_RXR            (0x7L&lt;&lt;0)</span>
<a name="l03604"></a>03604 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_SERDES_CNTL_RXG            (0x3L&lt;&lt;3)</span>
<a name="l03605"></a>03605 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_SERDES_CNTL_RXCKSEL            (1L&lt;&lt;6)</span>
<a name="l03606"></a>03606 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_SERDES_CNTL_TXBIAS             (0x7L&lt;&lt;7)</span>
<a name="l03607"></a>03607 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_SERDES_CNTL_BGMAX          (1L&lt;&lt;10)</span>
<a name="l03608"></a>03608 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_SERDES_CNTL_BGMIN          (1L&lt;&lt;11)</span>
<a name="l03609"></a>03609 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_SERDES_CNTL_TXMODE             (1L&lt;&lt;12)</span>
<a name="l03610"></a>03610 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_SERDES_CNTL_TXEDGE             (1L&lt;&lt;13)</span>
<a name="l03611"></a>03611 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_SERDES_CNTL_SERDES_MODE        (1L&lt;&lt;14)</span>
<a name="l03612"></a>03612 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_SERDES_CNTL_PLLTEST            (1L&lt;&lt;15)</span>
<a name="l03613"></a>03613 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_SERDES_CNTL_CDET_EN            (1L&lt;&lt;16)</span>
<a name="l03614"></a>03614 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_SERDES_CNTL_TBI_LBK            (1L&lt;&lt;17)</span>
<a name="l03615"></a>03615 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_SERDES_CNTL_REMOTE_LBK         (1L&lt;&lt;18)</span>
<a name="l03616"></a>03616 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_SERDES_CNTL_REV_PHASE          (1L&lt;&lt;19)</span>
<a name="l03617"></a>03617 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_SERDES_CNTL_REGCTL12           (0x3L&lt;&lt;20)</span>
<a name="l03618"></a>03618 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_SERDES_CNTL_REGCTL25           (0x3L&lt;&lt;22)</span>
<a name="l03619"></a>03619 <span class="preprocessor"></span>
<a name="l03620"></a>03620 <span class="preprocessor">#define BNX2_EMAC_SERDES_STATUS             0x000014a8</span>
<a name="l03621"></a>03621 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_SERDES_STATUS_RX_STAT          (0xffL&lt;&lt;0)</span>
<a name="l03622"></a>03622 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_SERDES_STATUS_COMMA_DET        (1L&lt;&lt;8)</span>
<a name="l03623"></a>03623 <span class="preprocessor"></span>
<a name="l03624"></a>03624 <span class="preprocessor">#define BNX2_EMAC_MDIO_COMM             0x000014ac</span>
<a name="l03625"></a>03625 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_MDIO_COMM_DATA             (0xffffL&lt;&lt;0)</span>
<a name="l03626"></a>03626 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_MDIO_COMM_REG_ADDR             (0x1fL&lt;&lt;16)</span>
<a name="l03627"></a>03627 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_MDIO_COMM_PHY_ADDR             (0x1fL&lt;&lt;21)</span>
<a name="l03628"></a>03628 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_MDIO_COMM_COMMAND          (0x3L&lt;&lt;26)</span>
<a name="l03629"></a>03629 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_MDIO_COMM_COMMAND_UNDEFINED_0      (0L&lt;&lt;26)</span>
<a name="l03630"></a>03630 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_MDIO_COMM_COMMAND_ADDRESS      (0L&lt;&lt;26)</span>
<a name="l03631"></a>03631 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_MDIO_COMM_COMMAND_WRITE        (1L&lt;&lt;26)</span>
<a name="l03632"></a>03632 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_MDIO_COMM_COMMAND_READ         (2L&lt;&lt;26)</span>
<a name="l03633"></a>03633 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_MDIO_COMM_COMMAND_WRITE_22_XI      (1L&lt;&lt;26)</span>
<a name="l03634"></a>03634 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_MDIO_COMM_COMMAND_WRITE_45_XI      (1L&lt;&lt;26)</span>
<a name="l03635"></a>03635 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_MDIO_COMM_COMMAND_READ_22_XI       (2L&lt;&lt;26)</span>
<a name="l03636"></a>03636 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_MDIO_COMM_COMMAND_READ_INC_45_XI   (2L&lt;&lt;26)</span>
<a name="l03637"></a>03637 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_MDIO_COMM_COMMAND_UNDEFINED_3      (3L&lt;&lt;26)</span>
<a name="l03638"></a>03638 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_MDIO_COMM_COMMAND_READ_45      (3L&lt;&lt;26)</span>
<a name="l03639"></a>03639 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_MDIO_COMM_FAIL             (1L&lt;&lt;28)</span>
<a name="l03640"></a>03640 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_MDIO_COMM_START_BUSY           (1L&lt;&lt;29)</span>
<a name="l03641"></a>03641 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_MDIO_COMM_DISEXT           (1L&lt;&lt;30)</span>
<a name="l03642"></a>03642 <span class="preprocessor"></span>
<a name="l03643"></a>03643 <span class="preprocessor">#define BNX2_EMAC_MDIO_STATUS               0x000014b0</span>
<a name="l03644"></a>03644 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_MDIO_STATUS_LINK           (1L&lt;&lt;0)</span>
<a name="l03645"></a>03645 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_MDIO_STATUS_10MB           (1L&lt;&lt;1)</span>
<a name="l03646"></a>03646 <span class="preprocessor"></span>
<a name="l03647"></a>03647 <span class="preprocessor">#define BNX2_EMAC_MDIO_MODE             0x000014b4</span>
<a name="l03648"></a>03648 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_MDIO_MODE_SHORT_PREAMBLE       (1L&lt;&lt;1)</span>
<a name="l03649"></a>03649 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_MDIO_MODE_AUTO_POLL            (1L&lt;&lt;4)</span>
<a name="l03650"></a>03650 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_MDIO_MODE_BIT_BANG             (1L&lt;&lt;8)</span>
<a name="l03651"></a>03651 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_MDIO_MODE_MDIO             (1L&lt;&lt;9)</span>
<a name="l03652"></a>03652 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_MDIO_MODE_MDIO_OE          (1L&lt;&lt;10)</span>
<a name="l03653"></a>03653 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_MDIO_MODE_MDC              (1L&lt;&lt;11)</span>
<a name="l03654"></a>03654 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_MDIO_MODE_MDINT            (1L&lt;&lt;12)</span>
<a name="l03655"></a>03655 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_MDIO_MODE_EXT_MDINT            (1L&lt;&lt;13)</span>
<a name="l03656"></a>03656 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_MDIO_MODE_CLOCK_CNT            (0x1fL&lt;&lt;16)</span>
<a name="l03657"></a>03657 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_MDIO_MODE_CLOCK_CNT_XI         (0x3fL&lt;&lt;16)</span>
<a name="l03658"></a>03658 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_MDIO_MODE_CLAUSE_45_XI         (1L&lt;&lt;31)</span>
<a name="l03659"></a>03659 <span class="preprocessor"></span>
<a name="l03660"></a>03660 <span class="preprocessor">#define BNX2_EMAC_MDIO_AUTO_STATUS          0x000014b8</span>
<a name="l03661"></a>03661 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_MDIO_AUTO_STATUS_AUTO_ERR      (1L&lt;&lt;0)</span>
<a name="l03662"></a>03662 <span class="preprocessor"></span>
<a name="l03663"></a>03663 <span class="preprocessor">#define BNX2_EMAC_TX_MODE               0x000014bc</span>
<a name="l03664"></a>03664 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TX_MODE_RESET              (1L&lt;&lt;0)</span>
<a name="l03665"></a>03665 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TX_MODE_CS16_TEST          (1L&lt;&lt;2)</span>
<a name="l03666"></a>03666 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TX_MODE_EXT_PAUSE_EN           (1L&lt;&lt;3)</span>
<a name="l03667"></a>03667 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TX_MODE_FLOW_EN            (1L&lt;&lt;4)</span>
<a name="l03668"></a>03668 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TX_MODE_BIG_BACKOFF            (1L&lt;&lt;5)</span>
<a name="l03669"></a>03669 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TX_MODE_LONG_PAUSE             (1L&lt;&lt;6)</span>
<a name="l03670"></a>03670 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TX_MODE_LINK_AWARE             (1L&lt;&lt;7)</span>
<a name="l03671"></a>03671 <span class="preprocessor"></span>
<a name="l03672"></a>03672 <span class="preprocessor">#define BNX2_EMAC_TX_STATUS             0x000014c0</span>
<a name="l03673"></a>03673 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TX_STATUS_XOFFED           (1L&lt;&lt;0)</span>
<a name="l03674"></a>03674 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TX_STATUS_XOFF_SENT            (1L&lt;&lt;1)</span>
<a name="l03675"></a>03675 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TX_STATUS_XON_SENT             (1L&lt;&lt;2)</span>
<a name="l03676"></a>03676 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TX_STATUS_LINK_UP          (1L&lt;&lt;3)</span>
<a name="l03677"></a>03677 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TX_STATUS_UNDERRUN             (1L&lt;&lt;4)</span>
<a name="l03678"></a>03678 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TX_STATUS_CS16_ERROR           (1L&lt;&lt;5)</span>
<a name="l03679"></a>03679 <span class="preprocessor"></span>
<a name="l03680"></a>03680 <span class="preprocessor">#define BNX2_EMAC_TX_LENGTHS                0x000014c4</span>
<a name="l03681"></a>03681 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TX_LENGTHS_SLOT            (0xffL&lt;&lt;0)</span>
<a name="l03682"></a>03682 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TX_LENGTHS_IPG             (0xfL&lt;&lt;8)</span>
<a name="l03683"></a>03683 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TX_LENGTHS_IPG_CRS             (0x3L&lt;&lt;12)</span>
<a name="l03684"></a>03684 <span class="preprocessor"></span>
<a name="l03685"></a>03685 <span class="preprocessor">#define BNX2_EMAC_RX_MODE               0x000014c8</span>
<a name="l03686"></a>03686 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RX_MODE_RESET              (1L&lt;&lt;0)</span>
<a name="l03687"></a>03687 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RX_MODE_FLOW_EN            (1L&lt;&lt;2)</span>
<a name="l03688"></a>03688 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RX_MODE_KEEP_MAC_CONTROL       (1L&lt;&lt;3)</span>
<a name="l03689"></a>03689 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RX_MODE_KEEP_PAUSE             (1L&lt;&lt;4)</span>
<a name="l03690"></a>03690 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RX_MODE_ACCEPT_OVERSIZE        (1L&lt;&lt;5)</span>
<a name="l03691"></a>03691 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RX_MODE_ACCEPT_RUNTS           (1L&lt;&lt;6)</span>
<a name="l03692"></a>03692 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RX_MODE_LLC_CHK            (1L&lt;&lt;7)</span>
<a name="l03693"></a>03693 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RX_MODE_PROMISCUOUS            (1L&lt;&lt;8)</span>
<a name="l03694"></a>03694 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RX_MODE_NO_CRC_CHK             (1L&lt;&lt;9)</span>
<a name="l03695"></a>03695 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RX_MODE_KEEP_VLAN_TAG          (1L&lt;&lt;10)</span>
<a name="l03696"></a>03696 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RX_MODE_FILT_BROADCAST         (1L&lt;&lt;11)</span>
<a name="l03697"></a>03697 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RX_MODE_SORT_MODE          (1L&lt;&lt;12)</span>
<a name="l03698"></a>03698 <span class="preprocessor"></span>
<a name="l03699"></a>03699 <span class="preprocessor">#define BNX2_EMAC_RX_STATUS             0x000014cc</span>
<a name="l03700"></a>03700 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RX_STATUS_FFED             (1L&lt;&lt;0)</span>
<a name="l03701"></a>03701 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RX_STATUS_FF_RECEIVED          (1L&lt;&lt;1)</span>
<a name="l03702"></a>03702 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RX_STATUS_N_RECEIVED           (1L&lt;&lt;2)</span>
<a name="l03703"></a>03703 <span class="preprocessor"></span>
<a name="l03704"></a>03704 <span class="preprocessor">#define BNX2_EMAC_MULTICAST_HASH0           0x000014d0</span>
<a name="l03705"></a>03705 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_MULTICAST_HASH1           0x000014d4</span>
<a name="l03706"></a>03706 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_MULTICAST_HASH2           0x000014d8</span>
<a name="l03707"></a>03707 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_MULTICAST_HASH3           0x000014dc</span>
<a name="l03708"></a>03708 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_MULTICAST_HASH4           0x000014e0</span>
<a name="l03709"></a>03709 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_MULTICAST_HASH5           0x000014e4</span>
<a name="l03710"></a>03710 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_MULTICAST_HASH6           0x000014e8</span>
<a name="l03711"></a>03711 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_MULTICAST_HASH7           0x000014ec</span>
<a name="l03712"></a>03712 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_CKSUM_ERROR_STATUS            0x000014f0</span>
<a name="l03713"></a>03713 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_CKSUM_ERROR_STATUS_CALCULATED      (0xffffL&lt;&lt;0)</span>
<a name="l03714"></a>03714 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_CKSUM_ERROR_STATUS_EXPECTED        (0xffffL&lt;&lt;16)</span>
<a name="l03715"></a>03715 <span class="preprocessor"></span>
<a name="l03716"></a>03716 <span class="preprocessor">#define BNX2_EMAC_RX_STAT_IFHCINOCTETS          0x00001500</span>
<a name="l03717"></a>03717 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RX_STAT_IFHCINBADOCTETS       0x00001504</span>
<a name="l03718"></a>03718 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RX_STAT_ETHERSTATSFRAGMENTS       0x00001508</span>
<a name="l03719"></a>03719 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RX_STAT_IFHCINUCASTPKTS       0x0000150c</span>
<a name="l03720"></a>03720 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RX_STAT_IFHCINMULTICASTPKTS       0x00001510</span>
<a name="l03721"></a>03721 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RX_STAT_IFHCINBROADCASTPKTS       0x00001514</span>
<a name="l03722"></a>03722 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RX_STAT_DOT3STATSFCSERRORS        0x00001518</span>
<a name="l03723"></a>03723 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RX_STAT_DOT3STATSALIGNMENTERRORS  0x0000151c</span>
<a name="l03724"></a>03724 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RX_STAT_DOT3STATSCARRIERSENSEERRORS   0x00001520</span>
<a name="l03725"></a>03725 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RX_STAT_XONPAUSEFRAMESRECEIVED    0x00001524</span>
<a name="l03726"></a>03726 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RX_STAT_XOFFPAUSEFRAMESRECEIVED   0x00001528</span>
<a name="l03727"></a>03727 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RX_STAT_MACCONTROLFRAMESRECEIVED  0x0000152c</span>
<a name="l03728"></a>03728 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RX_STAT_XOFFSTATEENTERED      0x00001530</span>
<a name="l03729"></a>03729 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RX_STAT_DOT3STATSFRAMESTOOLONG    0x00001534</span>
<a name="l03730"></a>03730 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RX_STAT_ETHERSTATSJABBERS     0x00001538</span>
<a name="l03731"></a>03731 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RX_STAT_ETHERSTATSUNDERSIZEPKTS   0x0000153c</span>
<a name="l03732"></a>03732 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RX_STAT_ETHERSTATSPKTS64OCTETS    0x00001540</span>
<a name="l03733"></a>03733 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RX_STAT_ETHERSTATSPKTS65OCTETSTO127OCTETS 0x00001544</span>
<a name="l03734"></a>03734 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RX_STAT_ETHERSTATSPKTS128OCTETSTO255OCTETS    0x00001548</span>
<a name="l03735"></a>03735 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RX_STAT_ETHERSTATSPKTS256OCTETSTO511OCTETS    0x0000154c</span>
<a name="l03736"></a>03736 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RX_STAT_ETHERSTATSPKTS512OCTETSTO1023OCTETS   0x00001550</span>
<a name="l03737"></a>03737 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RX_STAT_ETHERSTATSPKTS1024OCTETSTO1522OCTETS  0x00001554</span>
<a name="l03738"></a>03738 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RX_STAT_ETHERSTATSPKTSOVER1522OCTETS  0x00001558</span>
<a name="l03739"></a>03739 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG0              0x0000155c</span>
<a name="l03740"></a>03740 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG1              0x00001560</span>
<a name="l03741"></a>03741 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG1_LENGTH_NE_BYTE_COUNT  (1L&lt;&lt;0)</span>
<a name="l03742"></a>03742 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG1_LENGTH_OUT_RANGE      (1L&lt;&lt;1)</span>
<a name="l03743"></a>03743 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG1_BAD_CRC           (1L&lt;&lt;2)</span>
<a name="l03744"></a>03744 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG1_RX_ERROR          (1L&lt;&lt;3)</span>
<a name="l03745"></a>03745 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG1_ALIGN_ERROR       (1L&lt;&lt;4)</span>
<a name="l03746"></a>03746 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG1_LAST_DATA         (1L&lt;&lt;5)</span>
<a name="l03747"></a>03747 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG1_ODD_BYTE_START        (1L&lt;&lt;6)</span>
<a name="l03748"></a>03748 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG1_BYTE_COUNT        (0xffffL&lt;&lt;7)</span>
<a name="l03749"></a>03749 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG1_SLOT_TIME         (0xffL&lt;&lt;23)</span>
<a name="l03750"></a>03750 <span class="preprocessor"></span>
<a name="l03751"></a>03751 <span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG2              0x00001564</span>
<a name="l03752"></a>03752 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG2_SM_STATE          (0x7L&lt;&lt;0)</span>
<a name="l03753"></a>03753 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG2_SM_STATE_IDLE         (0x0L&lt;&lt;0)</span>
<a name="l03754"></a>03754 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG2_SM_STATE_SFD      (0x1L&lt;&lt;0)</span>
<a name="l03755"></a>03755 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG2_SM_STATE_DATA         (0x2L&lt;&lt;0)</span>
<a name="l03756"></a>03756 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG2_SM_STATE_SKEEP        (0x3L&lt;&lt;0)</span>
<a name="l03757"></a>03757 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG2_SM_STATE_EXT      (0x4L&lt;&lt;0)</span>
<a name="l03758"></a>03758 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG2_SM_STATE_DROP         (0x5L&lt;&lt;0)</span>
<a name="l03759"></a>03759 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG2_SM_STATE_SDROP        (0x6L&lt;&lt;0)</span>
<a name="l03760"></a>03760 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG2_SM_STATE_FC       (0x7L&lt;&lt;0)</span>
<a name="l03761"></a>03761 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG2_IDI_STATE         (0xfL&lt;&lt;3)</span>
<a name="l03762"></a>03762 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG2_IDI_STATE_IDLE        (0x0L&lt;&lt;3)</span>
<a name="l03763"></a>03763 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG2_IDI_STATE_DATA0       (0x1L&lt;&lt;3)</span>
<a name="l03764"></a>03764 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG2_IDI_STATE_DATA1       (0x2L&lt;&lt;3)</span>
<a name="l03765"></a>03765 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG2_IDI_STATE_DATA2       (0x3L&lt;&lt;3)</span>
<a name="l03766"></a>03766 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG2_IDI_STATE_DATA3       (0x4L&lt;&lt;3)</span>
<a name="l03767"></a>03767 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG2_IDI_STATE_ABORT       (0x5L&lt;&lt;3)</span>
<a name="l03768"></a>03768 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG2_IDI_STATE_WAIT        (0x6L&lt;&lt;3)</span>
<a name="l03769"></a>03769 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG2_IDI_STATE_STATUS      (0x7L&lt;&lt;3)</span>
<a name="l03770"></a>03770 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG2_IDI_STATE_LAST        (0x8L&lt;&lt;3)</span>
<a name="l03771"></a>03771 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG2_BYTE_IN           (0xffL&lt;&lt;7)</span>
<a name="l03772"></a>03772 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG2_FALSEC            (1L&lt;&lt;15)</span>
<a name="l03773"></a>03773 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG2_TAGGED            (1L&lt;&lt;16)</span>
<a name="l03774"></a>03774 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG2_PAUSE_STATE       (1L&lt;&lt;18)</span>
<a name="l03775"></a>03775 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG2_PAUSE_STATE_IDLE      (0L&lt;&lt;18)</span>
<a name="l03776"></a>03776 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG2_PAUSE_STATE_PAUSED    (1L&lt;&lt;18)</span>
<a name="l03777"></a>03777 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG2_SE_COUNTER        (0xfL&lt;&lt;19)</span>
<a name="l03778"></a>03778 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG2_QUANTA            (0x1fL&lt;&lt;23)</span>
<a name="l03779"></a>03779 <span class="preprocessor"></span>
<a name="l03780"></a>03780 <span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG3              0x00001568</span>
<a name="l03781"></a>03781 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG3_PAUSE_CTR         (0xffffL&lt;&lt;0)</span>
<a name="l03782"></a>03782 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG3_TMP_PAUSE_CTR         (0xffffL&lt;&lt;16)</span>
<a name="l03783"></a>03783 <span class="preprocessor"></span>
<a name="l03784"></a>03784 <span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG4              0x0000156c</span>
<a name="l03785"></a>03785 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG4_TYPE_FIELD        (0xffffL&lt;&lt;0)</span>
<a name="l03786"></a>03786 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE        (0x3fL&lt;&lt;16)</span>
<a name="l03787"></a>03787 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_IDLE       (0x0L&lt;&lt;16)</span>
<a name="l03788"></a>03788 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_UMAC2      (0x1L&lt;&lt;16)</span>
<a name="l03789"></a>03789 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_UMAC3      (0x2L&lt;&lt;16)</span>
<a name="l03790"></a>03790 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_UNI        (0x3L&lt;&lt;16)</span>
<a name="l03791"></a>03791 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_MMAC3      (0x5L&lt;&lt;16)</span>
<a name="l03792"></a>03792 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_PSA1       (0x6L&lt;&lt;16)</span>
<a name="l03793"></a>03793 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_MMAC2      (0x7L&lt;&lt;16)</span>
<a name="l03794"></a>03794 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_PSA2       (0x7L&lt;&lt;16)</span>
<a name="l03795"></a>03795 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_PSA3       (0x8L&lt;&lt;16)</span>
<a name="l03796"></a>03796 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_MC2        (0x9L&lt;&lt;16)</span>
<a name="l03797"></a>03797 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_MC3        (0xaL&lt;&lt;16)</span>
<a name="l03798"></a>03798 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_MWAIT1     (0xeL&lt;&lt;16)</span>
<a name="l03799"></a>03799 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_MWAIT2     (0xfL&lt;&lt;16)</span>
<a name="l03800"></a>03800 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_MCHECK     (0x10L&lt;&lt;16)</span>
<a name="l03801"></a>03801 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_MC         (0x11L&lt;&lt;16)</span>
<a name="l03802"></a>03802 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_BC2        (0x12L&lt;&lt;16)</span>
<a name="l03803"></a>03803 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_BC3        (0x13L&lt;&lt;16)</span>
<a name="l03804"></a>03804 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_BSA1       (0x14L&lt;&lt;16)</span>
<a name="l03805"></a>03805 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_BSA2       (0x15L&lt;&lt;16)</span>
<a name="l03806"></a>03806 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_BSA3       (0x16L&lt;&lt;16)</span>
<a name="l03807"></a>03807 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_BTYPE      (0x17L&lt;&lt;16)</span>
<a name="l03808"></a>03808 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_BC         (0x18L&lt;&lt;16)</span>
<a name="l03809"></a>03809 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_PTYPE      (0x19L&lt;&lt;16)</span>
<a name="l03810"></a>03810 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_CMD        (0x1aL&lt;&lt;16)</span>
<a name="l03811"></a>03811 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_MAC        (0x1bL&lt;&lt;16)</span>
<a name="l03812"></a>03812 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_LATCH      (0x1cL&lt;&lt;16)</span>
<a name="l03813"></a>03813 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_XOFF       (0x1dL&lt;&lt;16)</span>
<a name="l03814"></a>03814 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_XON        (0x1eL&lt;&lt;16)</span>
<a name="l03815"></a>03815 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_PAUSED     (0x1fL&lt;&lt;16)</span>
<a name="l03816"></a>03816 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_NPAUSED    (0x20L&lt;&lt;16)</span>
<a name="l03817"></a>03817 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_TTYPE      (0x21L&lt;&lt;16)</span>
<a name="l03818"></a>03818 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_TVAL       (0x22L&lt;&lt;16)</span>
<a name="l03819"></a>03819 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_USA1       (0x23L&lt;&lt;16)</span>
<a name="l03820"></a>03820 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_USA2       (0x24L&lt;&lt;16)</span>
<a name="l03821"></a>03821 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_USA3       (0x25L&lt;&lt;16)</span>
<a name="l03822"></a>03822 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_UTYPE      (0x26L&lt;&lt;16)</span>
<a name="l03823"></a>03823 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_UTTYPE     (0x27L&lt;&lt;16)</span>
<a name="l03824"></a>03824 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_UTVAL      (0x28L&lt;&lt;16)</span>
<a name="l03825"></a>03825 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_MTYPE      (0x29L&lt;&lt;16)</span>
<a name="l03826"></a>03826 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_DROP       (0x2aL&lt;&lt;16)</span>
<a name="l03827"></a>03827 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG4_DROP_PKT          (1L&lt;&lt;22)</span>
<a name="l03828"></a>03828 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG4_SLOT_FILLED       (1L&lt;&lt;23)</span>
<a name="l03829"></a>03829 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG4_FALSE_CARRIER         (1L&lt;&lt;24)</span>
<a name="l03830"></a>03830 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG4_LAST_DATA         (1L&lt;&lt;25)</span>
<a name="l03831"></a>03831 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG4_SFD_FOUND         (1L&lt;&lt;26)</span>
<a name="l03832"></a>03832 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG4_ADVANCE           (1L&lt;&lt;27)</span>
<a name="l03833"></a>03833 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG4_START             (1L&lt;&lt;28)</span>
<a name="l03834"></a>03834 <span class="preprocessor"></span>
<a name="l03835"></a>03835 <span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG5              0x00001570</span>
<a name="l03836"></a>03836 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG5_PS_IDISM          (0x7L&lt;&lt;0)</span>
<a name="l03837"></a>03837 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG5_PS_IDISM_IDLE         (0L&lt;&lt;0)</span>
<a name="l03838"></a>03838 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG5_PS_IDISM_WAIT_EOF     (1L&lt;&lt;0)</span>
<a name="l03839"></a>03839 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG5_PS_IDISM_WAIT_STAT    (2L&lt;&lt;0)</span>
<a name="l03840"></a>03840 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG5_PS_IDISM_SET_EOF4FCRC     (3L&lt;&lt;0)</span>
<a name="l03841"></a>03841 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG5_PS_IDISM_SET_EOF4RDE  (4L&lt;&lt;0)</span>
<a name="l03842"></a>03842 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG5_PS_IDISM_SET_EOF4ALL  (5L&lt;&lt;0)</span>
<a name="l03843"></a>03843 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG5_PS_IDISM_1WD_WAIT_STAT    (6L&lt;&lt;0)</span>
<a name="l03844"></a>03844 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG5_CCODE_BUF1        (0x7L&lt;&lt;4)</span>
<a name="l03845"></a>03845 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG5_CCODE_BUF1_VDW        (0x0L&lt;&lt;4)</span>
<a name="l03846"></a>03846 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG5_CCODE_BUF1_STAT       (0x1L&lt;&lt;4)</span>
<a name="l03847"></a>03847 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG5_CCODE_BUF1_AEOF       (0x2L&lt;&lt;4)</span>
<a name="l03848"></a>03848 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG5_CCODE_BUF1_NEOF       (0x3L&lt;&lt;4)</span>
<a name="l03849"></a>03849 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG5_CCODE_BUF1_SOF        (0x4L&lt;&lt;4)</span>
<a name="l03850"></a>03850 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG5_CCODE_BUF1_SAEOF      (0x6L&lt;&lt;4)</span>
<a name="l03851"></a>03851 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG5_CCODE_BUF1_SNEOF      (0x7L&lt;&lt;4)</span>
<a name="l03852"></a>03852 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG5_EOF_DETECTED      (1L&lt;&lt;7)</span>
<a name="l03853"></a>03853 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG5_CCODE_BUF0        (0x7L&lt;&lt;8)</span>
<a name="l03854"></a>03854 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG5_RPM_IDI_FIFO_FULL     (1L&lt;&lt;11)</span>
<a name="l03855"></a>03855 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG5_LOAD_CCODE        (1L&lt;&lt;12)</span>
<a name="l03856"></a>03856 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG5_LOAD_DATA         (1L&lt;&lt;13)</span>
<a name="l03857"></a>03857 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG5_LOAD_STAT         (1L&lt;&lt;14)</span>
<a name="l03858"></a>03858 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG5_CLR_STAT          (1L&lt;&lt;15)</span>
<a name="l03859"></a>03859 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG5_IDI_RPM_CCODE         (0x3L&lt;&lt;16)</span>
<a name="l03860"></a>03860 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG5_IDI_RPM_ACCEPT        (1L&lt;&lt;19)</span>
<a name="l03861"></a>03861 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_DEBUG5_FMLEN             (0xfffL&lt;&lt;20)</span>
<a name="l03862"></a>03862 <span class="preprocessor"></span>
<a name="l03863"></a>03863 <span class="preprocessor">#define BNX2_EMAC_RX_STAT_FALSECARRIERERRORS        0x00001574</span>
<a name="l03864"></a>03864 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RX_STAT_AC0               0x00001580</span>
<a name="l03865"></a>03865 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RX_STAT_AC1               0x00001584</span>
<a name="l03866"></a>03866 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RX_STAT_AC2               0x00001588</span>
<a name="l03867"></a>03867 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RX_STAT_AC3               0x0000158c</span>
<a name="l03868"></a>03868 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RX_STAT_AC4               0x00001590</span>
<a name="l03869"></a>03869 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RX_STAT_AC5               0x00001594</span>
<a name="l03870"></a>03870 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RX_STAT_AC6               0x00001598</span>
<a name="l03871"></a>03871 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RX_STAT_AC7               0x0000159c</span>
<a name="l03872"></a>03872 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RX_STAT_AC8               0x000015a0</span>
<a name="l03873"></a>03873 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RX_STAT_AC9               0x000015a4</span>
<a name="l03874"></a>03874 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RX_STAT_AC10              0x000015a8</span>
<a name="l03875"></a>03875 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RX_STAT_AC11              0x000015ac</span>
<a name="l03876"></a>03876 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RX_STAT_AC12              0x000015b0</span>
<a name="l03877"></a>03877 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RX_STAT_AC13              0x000015b4</span>
<a name="l03878"></a>03878 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RX_STAT_AC14              0x000015b8</span>
<a name="l03879"></a>03879 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RX_STAT_AC15              0x000015bc</span>
<a name="l03880"></a>03880 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RX_STAT_AC16              0x000015c0</span>
<a name="l03881"></a>03881 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RX_STAT_AC17              0x000015c4</span>
<a name="l03882"></a>03882 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RX_STAT_AC18              0x000015c8</span>
<a name="l03883"></a>03883 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RX_STAT_AC19              0x000015cc</span>
<a name="l03884"></a>03884 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RX_STAT_AC20              0x000015d0</span>
<a name="l03885"></a>03885 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RX_STAT_AC21              0x000015d4</span>
<a name="l03886"></a>03886 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RX_STAT_AC22              0x000015d8</span>
<a name="l03887"></a>03887 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RXMAC_SUC_DBG_OVERRUNVEC      0x000015dc</span>
<a name="l03888"></a>03888 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_RX_STAT_AC_28             0x000015f4</span>
<a name="l03889"></a>03889 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TX_STAT_IFHCOUTOCTETS         0x00001600</span>
<a name="l03890"></a>03890 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TX_STAT_IFHCOUTBADOCTETS      0x00001604</span>
<a name="l03891"></a>03891 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TX_STAT_ETHERSTATSCOLLISIONS      0x00001608</span>
<a name="l03892"></a>03892 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TX_STAT_OUTXONSENT            0x0000160c</span>
<a name="l03893"></a>03893 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TX_STAT_OUTXOFFSENT           0x00001610</span>
<a name="l03894"></a>03894 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TX_STAT_FLOWCONTROLDONE       0x00001614</span>
<a name="l03895"></a>03895 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TX_STAT_DOT3STATSSINGLECOLLISIONFRAMES    0x00001618</span>
<a name="l03896"></a>03896 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TX_STAT_DOT3STATSMULTIPLECOLLISIONFRAMES  0x0000161c</span>
<a name="l03897"></a>03897 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TX_STAT_DOT3STATSDEFERREDTRANSMISSIONS    0x00001620</span>
<a name="l03898"></a>03898 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TX_STAT_DOT3STATSEXCESSIVECOLLISIONS  0x00001624</span>
<a name="l03899"></a>03899 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TX_STAT_DOT3STATSLATECOLLISIONS   0x00001628</span>
<a name="l03900"></a>03900 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TX_STAT_IFHCOUTUCASTPKTS      0x0000162c</span>
<a name="l03901"></a>03901 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TX_STAT_IFHCOUTMULTICASTPKTS      0x00001630</span>
<a name="l03902"></a>03902 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TX_STAT_IFHCOUTBROADCASTPKTS      0x00001634</span>
<a name="l03903"></a>03903 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TX_STAT_ETHERSTATSPKTS64OCTETS    0x00001638</span>
<a name="l03904"></a>03904 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TX_STAT_ETHERSTATSPKTS65OCTETSTO127OCTETS 0x0000163c</span>
<a name="l03905"></a>03905 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TX_STAT_ETHERSTATSPKTS128OCTETSTO255OCTETS    0x00001640</span>
<a name="l03906"></a>03906 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TX_STAT_ETHERSTATSPKTS256OCTETSTO511OCTETS    0x00001644</span>
<a name="l03907"></a>03907 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TX_STAT_ETHERSTATSPKTS512OCTETSTO1023OCTETS   0x00001648</span>
<a name="l03908"></a>03908 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TX_STAT_ETHERSTATSPKTS1024OCTETSTO1522OCTETS  0x0000164c</span>
<a name="l03909"></a>03909 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TX_STAT_ETHERSTATSPKTSOVER1522OCTETS  0x00001650</span>
<a name="l03910"></a>03910 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TX_STAT_DOT3STATSINTERNALMACTRANSMITERRORS    0x00001654</span>
<a name="l03911"></a>03911 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TXMAC_DEBUG0              0x00001658</span>
<a name="l03912"></a>03912 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TXMAC_DEBUG1              0x0000165c</span>
<a name="l03913"></a>03913 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TXMAC_DEBUG1_ODI_STATE         (0xfL&lt;&lt;0)</span>
<a name="l03914"></a>03914 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TXMAC_DEBUG1_ODI_STATE_IDLE        (0x0L&lt;&lt;0)</span>
<a name="l03915"></a>03915 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TXMAC_DEBUG1_ODI_STATE_START0      (0x1L&lt;&lt;0)</span>
<a name="l03916"></a>03916 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TXMAC_DEBUG1_ODI_STATE_DATA0       (0x4L&lt;&lt;0)</span>
<a name="l03917"></a>03917 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TXMAC_DEBUG1_ODI_STATE_DATA1       (0x5L&lt;&lt;0)</span>
<a name="l03918"></a>03918 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TXMAC_DEBUG1_ODI_STATE_DATA2       (0x6L&lt;&lt;0)</span>
<a name="l03919"></a>03919 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TXMAC_DEBUG1_ODI_STATE_DATA3       (0x7L&lt;&lt;0)</span>
<a name="l03920"></a>03920 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TXMAC_DEBUG1_ODI_STATE_WAIT0       (0x8L&lt;&lt;0)</span>
<a name="l03921"></a>03921 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TXMAC_DEBUG1_ODI_STATE_WAIT1       (0x9L&lt;&lt;0)</span>
<a name="l03922"></a>03922 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TXMAC_DEBUG1_CRS_ENABLE        (1L&lt;&lt;4)</span>
<a name="l03923"></a>03923 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TXMAC_DEBUG1_BAD_CRC           (1L&lt;&lt;5)</span>
<a name="l03924"></a>03924 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TXMAC_DEBUG1_SE_COUNTER        (0xfL&lt;&lt;6)</span>
<a name="l03925"></a>03925 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TXMAC_DEBUG1_SEND_PAUSE        (1L&lt;&lt;10)</span>
<a name="l03926"></a>03926 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TXMAC_DEBUG1_LATE_COLLISION        (1L&lt;&lt;11)</span>
<a name="l03927"></a>03927 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TXMAC_DEBUG1_MAX_DEFER         (1L&lt;&lt;12)</span>
<a name="l03928"></a>03928 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TXMAC_DEBUG1_DEFERRED          (1L&lt;&lt;13)</span>
<a name="l03929"></a>03929 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TXMAC_DEBUG1_ONE_BYTE          (1L&lt;&lt;14)</span>
<a name="l03930"></a>03930 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TXMAC_DEBUG1_IPG_TIME          (0xfL&lt;&lt;15)</span>
<a name="l03931"></a>03931 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TXMAC_DEBUG1_SLOT_TIME         (0xffL&lt;&lt;19)</span>
<a name="l03932"></a>03932 <span class="preprocessor"></span>
<a name="l03933"></a>03933 <span class="preprocessor">#define BNX2_EMAC_TXMAC_DEBUG2              0x00001660</span>
<a name="l03934"></a>03934 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TXMAC_DEBUG2_BACK_OFF          (0x3ffL&lt;&lt;0)</span>
<a name="l03935"></a>03935 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TXMAC_DEBUG2_BYTE_COUNT        (0xffffL&lt;&lt;10)</span>
<a name="l03936"></a>03936 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TXMAC_DEBUG2_COL_COUNT         (0x1fL&lt;&lt;26)</span>
<a name="l03937"></a>03937 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TXMAC_DEBUG2_COL_BIT           (1L&lt;&lt;31)</span>
<a name="l03938"></a>03938 <span class="preprocessor"></span>
<a name="l03939"></a>03939 <span class="preprocessor">#define BNX2_EMAC_TXMAC_DEBUG3              0x00001664</span>
<a name="l03940"></a>03940 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TXMAC_DEBUG3_SM_STATE          (0xfL&lt;&lt;0)</span>
<a name="l03941"></a>03941 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TXMAC_DEBUG3_SM_STATE_IDLE         (0x0L&lt;&lt;0)</span>
<a name="l03942"></a>03942 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TXMAC_DEBUG3_SM_STATE_PRE1         (0x1L&lt;&lt;0)</span>
<a name="l03943"></a>03943 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TXMAC_DEBUG3_SM_STATE_PRE2         (0x2L&lt;&lt;0)</span>
<a name="l03944"></a>03944 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TXMAC_DEBUG3_SM_STATE_SFD      (0x3L&lt;&lt;0)</span>
<a name="l03945"></a>03945 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TXMAC_DEBUG3_SM_STATE_DATA         (0x4L&lt;&lt;0)</span>
<a name="l03946"></a>03946 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TXMAC_DEBUG3_SM_STATE_CRC1         (0x5L&lt;&lt;0)</span>
<a name="l03947"></a>03947 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TXMAC_DEBUG3_SM_STATE_CRC2         (0x6L&lt;&lt;0)</span>
<a name="l03948"></a>03948 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TXMAC_DEBUG3_SM_STATE_EXT      (0x7L&lt;&lt;0)</span>
<a name="l03949"></a>03949 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TXMAC_DEBUG3_SM_STATE_STATB        (0x8L&lt;&lt;0)</span>
<a name="l03950"></a>03950 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TXMAC_DEBUG3_SM_STATE_STATG        (0x9L&lt;&lt;0)</span>
<a name="l03951"></a>03951 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TXMAC_DEBUG3_SM_STATE_JAM      (0xaL&lt;&lt;0)</span>
<a name="l03952"></a>03952 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TXMAC_DEBUG3_SM_STATE_EJAM         (0xbL&lt;&lt;0)</span>
<a name="l03953"></a>03953 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TXMAC_DEBUG3_SM_STATE_BJAM         (0xcL&lt;&lt;0)</span>
<a name="l03954"></a>03954 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TXMAC_DEBUG3_SM_STATE_SWAIT        (0xdL&lt;&lt;0)</span>
<a name="l03955"></a>03955 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TXMAC_DEBUG3_SM_STATE_BACKOFF      (0xeL&lt;&lt;0)</span>
<a name="l03956"></a>03956 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TXMAC_DEBUG3_FILT_STATE        (0x7L&lt;&lt;4)</span>
<a name="l03957"></a>03957 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TXMAC_DEBUG3_FILT_STATE_IDLE       (0x0L&lt;&lt;4)</span>
<a name="l03958"></a>03958 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TXMAC_DEBUG3_FILT_STATE_WAIT       (0x1L&lt;&lt;4)</span>
<a name="l03959"></a>03959 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TXMAC_DEBUG3_FILT_STATE_UNI        (0x2L&lt;&lt;4)</span>
<a name="l03960"></a>03960 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TXMAC_DEBUG3_FILT_STATE_MC         (0x3L&lt;&lt;4)</span>
<a name="l03961"></a>03961 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TXMAC_DEBUG3_FILT_STATE_BC2        (0x4L&lt;&lt;4)</span>
<a name="l03962"></a>03962 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TXMAC_DEBUG3_FILT_STATE_BC3        (0x5L&lt;&lt;4)</span>
<a name="l03963"></a>03963 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TXMAC_DEBUG3_FILT_STATE_BC         (0x6L&lt;&lt;4)</span>
<a name="l03964"></a>03964 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TXMAC_DEBUG3_CRS_DONE          (1L&lt;&lt;7)</span>
<a name="l03965"></a>03965 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TXMAC_DEBUG3_XOFF          (1L&lt;&lt;8)</span>
<a name="l03966"></a>03966 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TXMAC_DEBUG3_SE_COUNTER        (0xfL&lt;&lt;9)</span>
<a name="l03967"></a>03967 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TXMAC_DEBUG3_QUANTA_COUNTER        (0x1fL&lt;&lt;13)</span>
<a name="l03968"></a>03968 <span class="preprocessor"></span>
<a name="l03969"></a>03969 <span class="preprocessor">#define BNX2_EMAC_TXMAC_DEBUG4              0x00001668</span>
<a name="l03970"></a>03970 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TXMAC_DEBUG4_PAUSE_COUNTER         (0xffffL&lt;&lt;0)</span>
<a name="l03971"></a>03971 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TXMAC_DEBUG4_PAUSE_STATE       (0xfL&lt;&lt;16)</span>
<a name="l03972"></a>03972 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TXMAC_DEBUG4_PAUSE_STATE_IDLE      (0x0L&lt;&lt;16)</span>
<a name="l03973"></a>03973 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TXMAC_DEBUG4_PAUSE_STATE_MCA1      (0x2L&lt;&lt;16)</span>
<a name="l03974"></a>03974 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TXMAC_DEBUG4_PAUSE_STATE_MCA2      (0x3L&lt;&lt;16)</span>
<a name="l03975"></a>03975 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TXMAC_DEBUG4_PAUSE_STATE_SRC3      (0x4L&lt;&lt;16)</span>
<a name="l03976"></a>03976 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TXMAC_DEBUG4_PAUSE_STATE_SRC2      (0x5L&lt;&lt;16)</span>
<a name="l03977"></a>03977 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TXMAC_DEBUG4_PAUSE_STATE_MCA3      (0x6L&lt;&lt;16)</span>
<a name="l03978"></a>03978 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TXMAC_DEBUG4_PAUSE_STATE_SRC1      (0x7L&lt;&lt;16)</span>
<a name="l03979"></a>03979 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TXMAC_DEBUG4_PAUSE_STATE_CRC1      (0x8L&lt;&lt;16)</span>
<a name="l03980"></a>03980 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TXMAC_DEBUG4_PAUSE_STATE_CRC2      (0x9L&lt;&lt;16)</span>
<a name="l03981"></a>03981 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TXMAC_DEBUG4_PAUSE_STATE_TIME      (0xaL&lt;&lt;16)</span>
<a name="l03982"></a>03982 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TXMAC_DEBUG4_PAUSE_STATE_TYPE      (0xcL&lt;&lt;16)</span>
<a name="l03983"></a>03983 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TXMAC_DEBUG4_PAUSE_STATE_WAIT      (0xdL&lt;&lt;16)</span>
<a name="l03984"></a>03984 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TXMAC_DEBUG4_PAUSE_STATE_CMD       (0xeL&lt;&lt;16)</span>
<a name="l03985"></a>03985 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TXMAC_DEBUG4_STATS0_VALID      (1L&lt;&lt;20)</span>
<a name="l03986"></a>03986 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TXMAC_DEBUG4_APPEND_CRC        (1L&lt;&lt;21)</span>
<a name="l03987"></a>03987 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TXMAC_DEBUG4_SLOT_FILLED       (1L&lt;&lt;22)</span>
<a name="l03988"></a>03988 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TXMAC_DEBUG4_MAX_DEFER         (1L&lt;&lt;23)</span>
<a name="l03989"></a>03989 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TXMAC_DEBUG4_SEND_EXTEND       (1L&lt;&lt;24)</span>
<a name="l03990"></a>03990 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TXMAC_DEBUG4_SEND_PADDING      (1L&lt;&lt;25)</span>
<a name="l03991"></a>03991 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TXMAC_DEBUG4_EOF_LOC           (1L&lt;&lt;26)</span>
<a name="l03992"></a>03992 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TXMAC_DEBUG4_COLLIDING         (1L&lt;&lt;27)</span>
<a name="l03993"></a>03993 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TXMAC_DEBUG4_COL_IN            (1L&lt;&lt;28)</span>
<a name="l03994"></a>03994 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TXMAC_DEBUG4_BURSTING          (1L&lt;&lt;29)</span>
<a name="l03995"></a>03995 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TXMAC_DEBUG4_ADVANCE           (1L&lt;&lt;30)</span>
<a name="l03996"></a>03996 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TXMAC_DEBUG4_GO            (1L&lt;&lt;31)</span>
<a name="l03997"></a>03997 <span class="preprocessor"></span>
<a name="l03998"></a>03998 <span class="preprocessor">#define BNX2_EMAC_TX_STAT_AC0               0x00001680</span>
<a name="l03999"></a>03999 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TX_STAT_AC1               0x00001684</span>
<a name="l04000"></a>04000 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TX_STAT_AC2               0x00001688</span>
<a name="l04001"></a>04001 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TX_STAT_AC3               0x0000168c</span>
<a name="l04002"></a>04002 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TX_STAT_AC4               0x00001690</span>
<a name="l04003"></a>04003 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TX_STAT_AC5               0x00001694</span>
<a name="l04004"></a>04004 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TX_STAT_AC6               0x00001698</span>
<a name="l04005"></a>04005 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TX_STAT_AC7               0x0000169c</span>
<a name="l04006"></a>04006 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TX_STAT_AC8               0x000016a0</span>
<a name="l04007"></a>04007 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TX_STAT_AC9               0x000016a4</span>
<a name="l04008"></a>04008 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TX_STAT_AC10              0x000016a8</span>
<a name="l04009"></a>04009 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TX_STAT_AC11              0x000016ac</span>
<a name="l04010"></a>04010 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TX_STAT_AC12              0x000016b0</span>
<a name="l04011"></a>04011 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TX_STAT_AC13              0x000016b4</span>
<a name="l04012"></a>04012 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TX_STAT_AC14              0x000016b8</span>
<a name="l04013"></a>04013 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TX_STAT_AC15              0x000016bc</span>
<a name="l04014"></a>04014 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TX_STAT_AC16              0x000016c0</span>
<a name="l04015"></a>04015 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TX_STAT_AC17              0x000016c4</span>
<a name="l04016"></a>04016 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TX_STAT_AC18              0x000016c8</span>
<a name="l04017"></a>04017 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TX_STAT_AC19              0x000016cc</span>
<a name="l04018"></a>04018 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TX_STAT_AC20              0x000016d0</span>
<a name="l04019"></a>04019 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TXMAC_SUC_DBG_OVERRUNVEC      0x000016d8</span>
<a name="l04020"></a>04020 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TX_RATE_LIMIT_CTRL            0x000016fc</span>
<a name="l04021"></a>04021 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TX_RATE_LIMIT_CTRL_TX_THROTTLE_INC     (0x7fL&lt;&lt;0)</span>
<a name="l04022"></a>04022 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TX_RATE_LIMIT_CTRL_TX_THROTTLE_NUM     (0x7fL&lt;&lt;16)</span>
<a name="l04023"></a>04023 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_EMAC_TX_RATE_LIMIT_CTRL_RATE_LIMITER_EN     (1L&lt;&lt;31)</span>
<a name="l04024"></a>04024 <span class="preprocessor"></span>
<a name="l04025"></a>04025 
<a name="l04026"></a>04026 <span class="comment">/*</span>
<a name="l04027"></a>04027 <span class="comment"> *  rpm_reg definition</span>
<a name="l04028"></a>04028 <span class="comment"> *  offset: 0x1800</span>
<a name="l04029"></a>04029 <span class="comment"> */</span>
<a name="l04030"></a>04030 <span class="preprocessor">#define BNX2_RPM_COMMAND                0x00001800</span>
<a name="l04031"></a>04031 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_COMMAND_ENABLED             (1L&lt;&lt;0)</span>
<a name="l04032"></a>04032 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_COMMAND_OVERRUN_ABORT           (1L&lt;&lt;4)</span>
<a name="l04033"></a>04033 <span class="preprocessor"></span>
<a name="l04034"></a>04034 <span class="preprocessor">#define BNX2_RPM_STATUS                 0x00001804</span>
<a name="l04035"></a>04035 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_STATUS_MBUF_WAIT            (1L&lt;&lt;0)</span>
<a name="l04036"></a>04036 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_STATUS_FREE_WAIT            (1L&lt;&lt;1)</span>
<a name="l04037"></a>04037 <span class="preprocessor"></span>
<a name="l04038"></a>04038 <span class="preprocessor">#define BNX2_RPM_CONFIG                 0x00001808</span>
<a name="l04039"></a>04039 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_CONFIG_NO_PSD_HDR_CKSUM         (1L&lt;&lt;0)</span>
<a name="l04040"></a>04040 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_CONFIG_ACPI_ENA             (1L&lt;&lt;1)</span>
<a name="l04041"></a>04041 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_CONFIG_ACPI_KEEP            (1L&lt;&lt;2)</span>
<a name="l04042"></a>04042 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_CONFIG_MP_KEEP              (1L&lt;&lt;3)</span>
<a name="l04043"></a>04043 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_CONFIG_SORT_VECT_VAL            (0xfL&lt;&lt;4)</span>
<a name="l04044"></a>04044 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_CONFIG_DISABLE_WOL_ASSERT       (1L&lt;&lt;30)</span>
<a name="l04045"></a>04045 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_CONFIG_IGNORE_VLAN          (1L&lt;&lt;31)</span>
<a name="l04046"></a>04046 <span class="preprocessor"></span>
<a name="l04047"></a>04047 <span class="preprocessor">#define BNX2_RPM_MGMT_PKT_CTRL              0x0000180c</span>
<a name="l04048"></a>04048 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_MGMT_PKT_CTRL_MGMT_SORT         (0xfL&lt;&lt;0)</span>
<a name="l04049"></a>04049 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_MGMT_PKT_CTRL_MGMT_RULE         (0xfL&lt;&lt;4)</span>
<a name="l04050"></a>04050 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_MGMT_PKT_CTRL_MGMT_DISCARD_EN       (1L&lt;&lt;30)</span>
<a name="l04051"></a>04051 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_MGMT_PKT_CTRL_MGMT_EN           (1L&lt;&lt;31)</span>
<a name="l04052"></a>04052 <span class="preprocessor"></span>
<a name="l04053"></a>04053 <span class="preprocessor">#define BNX2_RPM_VLAN_MATCH0                0x00001810</span>
<a name="l04054"></a>04054 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_VLAN_MATCH0_RPM_VLAN_MTCH0_VALUE    (0xfffL&lt;&lt;0)</span>
<a name="l04055"></a>04055 <span class="preprocessor"></span>
<a name="l04056"></a>04056 <span class="preprocessor">#define BNX2_RPM_VLAN_MATCH1                0x00001814</span>
<a name="l04057"></a>04057 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_VLAN_MATCH1_RPM_VLAN_MTCH1_VALUE    (0xfffL&lt;&lt;0)</span>
<a name="l04058"></a>04058 <span class="preprocessor"></span>
<a name="l04059"></a>04059 <span class="preprocessor">#define BNX2_RPM_VLAN_MATCH2                0x00001818</span>
<a name="l04060"></a>04060 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_VLAN_MATCH2_RPM_VLAN_MTCH2_VALUE    (0xfffL&lt;&lt;0)</span>
<a name="l04061"></a>04061 <span class="preprocessor"></span>
<a name="l04062"></a>04062 <span class="preprocessor">#define BNX2_RPM_VLAN_MATCH3                0x0000181c</span>
<a name="l04063"></a>04063 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_VLAN_MATCH3_RPM_VLAN_MTCH3_VALUE    (0xfffL&lt;&lt;0)</span>
<a name="l04064"></a>04064 <span class="preprocessor"></span>
<a name="l04065"></a>04065 <span class="preprocessor">#define BNX2_RPM_SORT_USER0             0x00001820</span>
<a name="l04066"></a>04066 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_SORT_USER0_PM_EN            (0xffffL&lt;&lt;0)</span>
<a name="l04067"></a>04067 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_SORT_USER0_BC_EN            (1L&lt;&lt;16)</span>
<a name="l04068"></a>04068 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_SORT_USER0_MC_EN            (1L&lt;&lt;17)</span>
<a name="l04069"></a>04069 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_SORT_USER0_MC_HSH_EN            (1L&lt;&lt;18)</span>
<a name="l04070"></a>04070 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_SORT_USER0_PROM_EN          (1L&lt;&lt;19)</span>
<a name="l04071"></a>04071 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_SORT_USER0_VLAN_EN          (0xfL&lt;&lt;20)</span>
<a name="l04072"></a>04072 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_SORT_USER0_PROM_VLAN            (1L&lt;&lt;24)</span>
<a name="l04073"></a>04073 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_SORT_USER0_VLAN_NOTMATCH        (1L&lt;&lt;25)</span>
<a name="l04074"></a>04074 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_SORT_USER0_ENA              (1L&lt;&lt;31)</span>
<a name="l04075"></a>04075 <span class="preprocessor"></span>
<a name="l04076"></a>04076 <span class="preprocessor">#define BNX2_RPM_SORT_USER1             0x00001824</span>
<a name="l04077"></a>04077 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_SORT_USER1_PM_EN            (0xffffL&lt;&lt;0)</span>
<a name="l04078"></a>04078 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_SORT_USER1_BC_EN            (1L&lt;&lt;16)</span>
<a name="l04079"></a>04079 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_SORT_USER1_MC_EN            (1L&lt;&lt;17)</span>
<a name="l04080"></a>04080 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_SORT_USER1_MC_HSH_EN            (1L&lt;&lt;18)</span>
<a name="l04081"></a>04081 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_SORT_USER1_PROM_EN          (1L&lt;&lt;19)</span>
<a name="l04082"></a>04082 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_SORT_USER1_VLAN_EN          (0xfL&lt;&lt;20)</span>
<a name="l04083"></a>04083 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_SORT_USER1_PROM_VLAN            (1L&lt;&lt;24)</span>
<a name="l04084"></a>04084 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_SORT_USER1_ENA              (1L&lt;&lt;31)</span>
<a name="l04085"></a>04085 <span class="preprocessor"></span>
<a name="l04086"></a>04086 <span class="preprocessor">#define BNX2_RPM_SORT_USER2             0x00001828</span>
<a name="l04087"></a>04087 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_SORT_USER2_PM_EN            (0xffffL&lt;&lt;0)</span>
<a name="l04088"></a>04088 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_SORT_USER2_BC_EN            (1L&lt;&lt;16)</span>
<a name="l04089"></a>04089 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_SORT_USER2_MC_EN            (1L&lt;&lt;17)</span>
<a name="l04090"></a>04090 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_SORT_USER2_MC_HSH_EN            (1L&lt;&lt;18)</span>
<a name="l04091"></a>04091 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_SORT_USER2_PROM_EN          (1L&lt;&lt;19)</span>
<a name="l04092"></a>04092 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_SORT_USER2_VLAN_EN          (0xfL&lt;&lt;20)</span>
<a name="l04093"></a>04093 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_SORT_USER2_PROM_VLAN            (1L&lt;&lt;24)</span>
<a name="l04094"></a>04094 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_SORT_USER2_ENA              (1L&lt;&lt;31)</span>
<a name="l04095"></a>04095 <span class="preprocessor"></span>
<a name="l04096"></a>04096 <span class="preprocessor">#define BNX2_RPM_SORT_USER3             0x0000182c</span>
<a name="l04097"></a>04097 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_SORT_USER3_PM_EN            (0xffffL&lt;&lt;0)</span>
<a name="l04098"></a>04098 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_SORT_USER3_BC_EN            (1L&lt;&lt;16)</span>
<a name="l04099"></a>04099 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_SORT_USER3_MC_EN            (1L&lt;&lt;17)</span>
<a name="l04100"></a>04100 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_SORT_USER3_MC_HSH_EN            (1L&lt;&lt;18)</span>
<a name="l04101"></a>04101 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_SORT_USER3_PROM_EN          (1L&lt;&lt;19)</span>
<a name="l04102"></a>04102 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_SORT_USER3_VLAN_EN          (0xfL&lt;&lt;20)</span>
<a name="l04103"></a>04103 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_SORT_USER3_PROM_VLAN            (1L&lt;&lt;24)</span>
<a name="l04104"></a>04104 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_SORT_USER3_ENA              (1L&lt;&lt;31)</span>
<a name="l04105"></a>04105 <span class="preprocessor"></span>
<a name="l04106"></a>04106 <span class="preprocessor">#define BNX2_RPM_STAT_L2_FILTER_DISCARDS        0x00001840</span>
<a name="l04107"></a>04107 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_STAT_RULE_CHECKER_DISCARDS     0x00001844</span>
<a name="l04108"></a>04108 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_STAT_IFINFTQDISCARDS           0x00001848</span>
<a name="l04109"></a>04109 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_STAT_IFINMBUFDISCARD           0x0000184c</span>
<a name="l04110"></a>04110 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_STAT_RULE_CHECKER_P4_HIT       0x00001850</span>
<a name="l04111"></a>04111 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION0       0x00001854</span>
<a name="l04112"></a>04112 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION0_NEXT_HEADER_LEN    (0xffL&lt;&lt;0)</span>
<a name="l04113"></a>04113 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION0_NEXT_HEADER    (0xffL&lt;&lt;16)</span>
<a name="l04114"></a>04114 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION0_NEXT_HEADER_LEN_TYPE   (1L&lt;&lt;30)</span>
<a name="l04115"></a>04115 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION0_NEXT_HEADER_EN     (1L&lt;&lt;31)</span>
<a name="l04116"></a>04116 <span class="preprocessor"></span>
<a name="l04117"></a>04117 <span class="preprocessor">#define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION1       0x00001858</span>
<a name="l04118"></a>04118 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION1_NEXT_HEADER_LEN    (0xffL&lt;&lt;0)</span>
<a name="l04119"></a>04119 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION1_NEXT_HEADER    (0xffL&lt;&lt;16)</span>
<a name="l04120"></a>04120 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION1_NEXT_HEADER_LEN_TYPE   (1L&lt;&lt;30)</span>
<a name="l04121"></a>04121 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION1_NEXT_HEADER_EN     (1L&lt;&lt;31)</span>
<a name="l04122"></a>04122 <span class="preprocessor"></span>
<a name="l04123"></a>04123 <span class="preprocessor">#define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION2       0x0000185c</span>
<a name="l04124"></a>04124 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION2_NEXT_HEADER_LEN    (0xffL&lt;&lt;0)</span>
<a name="l04125"></a>04125 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION2_NEXT_HEADER    (0xffL&lt;&lt;16)</span>
<a name="l04126"></a>04126 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION2_NEXT_HEADER_LEN_TYPE   (1L&lt;&lt;30)</span>
<a name="l04127"></a>04127 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION2_NEXT_HEADER_EN     (1L&lt;&lt;31)</span>
<a name="l04128"></a>04128 <span class="preprocessor"></span>
<a name="l04129"></a>04129 <span class="preprocessor">#define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION3       0x00001860</span>
<a name="l04130"></a>04130 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION3_NEXT_HEADER_LEN    (0xffL&lt;&lt;0)</span>
<a name="l04131"></a>04131 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION3_NEXT_HEADER    (0xffL&lt;&lt;16)</span>
<a name="l04132"></a>04132 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION3_NEXT_HEADER_LEN_TYPE   (1L&lt;&lt;30)</span>
<a name="l04133"></a>04133 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION3_NEXT_HEADER_EN     (1L&lt;&lt;31)</span>
<a name="l04134"></a>04134 <span class="preprocessor"></span>
<a name="l04135"></a>04135 <span class="preprocessor">#define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION4       0x00001864</span>
<a name="l04136"></a>04136 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION4_NEXT_HEADER_LEN    (0xffL&lt;&lt;0)</span>
<a name="l04137"></a>04137 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION4_NEXT_HEADER    (0xffL&lt;&lt;16)</span>
<a name="l04138"></a>04138 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION4_NEXT_HEADER_LEN_TYPE   (1L&lt;&lt;30)</span>
<a name="l04139"></a>04139 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION4_NEXT_HEADER_EN     (1L&lt;&lt;31)</span>
<a name="l04140"></a>04140 <span class="preprocessor"></span>
<a name="l04141"></a>04141 <span class="preprocessor">#define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION5       0x00001868</span>
<a name="l04142"></a>04142 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION5_NEXT_HEADER_LEN    (0xffL&lt;&lt;0)</span>
<a name="l04143"></a>04143 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION5_NEXT_HEADER    (0xffL&lt;&lt;16)</span>
<a name="l04144"></a>04144 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION5_NEXT_HEADER_LEN_TYPE   (1L&lt;&lt;30)</span>
<a name="l04145"></a>04145 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION5_NEXT_HEADER_EN     (1L&lt;&lt;31)</span>
<a name="l04146"></a>04146 <span class="preprocessor"></span>
<a name="l04147"></a>04147 <span class="preprocessor">#define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION6       0x0000186c</span>
<a name="l04148"></a>04148 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION6_NEXT_HEADER_LEN    (0xffL&lt;&lt;0)</span>
<a name="l04149"></a>04149 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION6_NEXT_HEADER    (0xffL&lt;&lt;16)</span>
<a name="l04150"></a>04150 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION6_NEXT_HEADER_LEN_TYPE   (1L&lt;&lt;30)</span>
<a name="l04151"></a>04151 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION6_NEXT_HEADER_EN     (1L&lt;&lt;31)</span>
<a name="l04152"></a>04152 <span class="preprocessor"></span>
<a name="l04153"></a>04153 <span class="preprocessor">#define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION7       0x00001870</span>
<a name="l04154"></a>04154 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION7_NEXT_HEADER_LEN    (0xffL&lt;&lt;0)</span>
<a name="l04155"></a>04155 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION7_NEXT_HEADER    (0xffL&lt;&lt;16)</span>
<a name="l04156"></a>04156 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION7_NEXT_HEADER_LEN_TYPE   (1L&lt;&lt;30)</span>
<a name="l04157"></a>04157 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION7_NEXT_HEADER_EN     (1L&lt;&lt;31)</span>
<a name="l04158"></a>04158 <span class="preprocessor"></span>
<a name="l04159"></a>04159 <span class="preprocessor">#define BNX2_RPM_STAT_AC0               0x00001880</span>
<a name="l04160"></a>04160 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_STAT_AC1               0x00001884</span>
<a name="l04161"></a>04161 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_STAT_AC2               0x00001888</span>
<a name="l04162"></a>04162 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_STAT_AC3               0x0000188c</span>
<a name="l04163"></a>04163 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_STAT_AC4               0x00001890</span>
<a name="l04164"></a>04164 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_16             0x000018e0</span>
<a name="l04165"></a>04165 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_16_OFFSET           (0xffL&lt;&lt;0)</span>
<a name="l04166"></a>04166 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_16_CLASS            (0x7L&lt;&lt;8)</span>
<a name="l04167"></a>04167 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_16_PRIORITY             (1L&lt;&lt;11)</span>
<a name="l04168"></a>04168 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_16_P4               (1L&lt;&lt;12)</span>
<a name="l04169"></a>04169 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_16_HDR_TYPE             (0x7L&lt;&lt;13)</span>
<a name="l04170"></a>04170 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_16_HDR_TYPE_START       (0L&lt;&lt;13)</span>
<a name="l04171"></a>04171 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_16_HDR_TYPE_IP          (1L&lt;&lt;13)</span>
<a name="l04172"></a>04172 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_16_HDR_TYPE_TCP         (2L&lt;&lt;13)</span>
<a name="l04173"></a>04173 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_16_HDR_TYPE_UDP         (3L&lt;&lt;13)</span>
<a name="l04174"></a>04174 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_16_HDR_TYPE_DATA        (4L&lt;&lt;13)</span>
<a name="l04175"></a>04175 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_16_HDR_TYPE_TCP_UDP         (5L&lt;&lt;13)</span>
<a name="l04176"></a>04176 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_16_HDR_TYPE_ICMPV6      (6L&lt;&lt;13)</span>
<a name="l04177"></a>04177 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_16_COMP             (0x3L&lt;&lt;16)</span>
<a name="l04178"></a>04178 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_16_COMP_EQUAL           (0L&lt;&lt;16)</span>
<a name="l04179"></a>04179 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_16_COMP_NEQUAL          (1L&lt;&lt;16)</span>
<a name="l04180"></a>04180 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_16_COMP_GREATER         (2L&lt;&lt;16)</span>
<a name="l04181"></a>04181 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_16_COMP_LESS            (3L&lt;&lt;16)</span>
<a name="l04182"></a>04182 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_16_MAP              (1L&lt;&lt;18)</span>
<a name="l04183"></a>04183 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_16_SBIT             (1L&lt;&lt;19)</span>
<a name="l04184"></a>04184 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_16_CMDSEL           (0x1fL&lt;&lt;20)</span>
<a name="l04185"></a>04185 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_16_DISCARD          (1L&lt;&lt;25)</span>
<a name="l04186"></a>04186 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_16_MASK             (1L&lt;&lt;26)</span>
<a name="l04187"></a>04187 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_16_P1               (1L&lt;&lt;27)</span>
<a name="l04188"></a>04188 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_16_P2               (1L&lt;&lt;28)</span>
<a name="l04189"></a>04189 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_16_P3               (1L&lt;&lt;29)</span>
<a name="l04190"></a>04190 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_16_NBIT             (1L&lt;&lt;30)</span>
<a name="l04191"></a>04191 <span class="preprocessor"></span>
<a name="l04192"></a>04192 <span class="preprocessor">#define BNX2_RPM_RC_VALUE_MASK_16           0x000018e4</span>
<a name="l04193"></a>04193 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_VALUE_MASK_16_VALUE          (0xffffL&lt;&lt;0)</span>
<a name="l04194"></a>04194 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_VALUE_MASK_16_MASK           (0xffffL&lt;&lt;16)</span>
<a name="l04195"></a>04195 <span class="preprocessor"></span>
<a name="l04196"></a>04196 <span class="preprocessor">#define BNX2_RPM_RC_CNTL_17             0x000018e8</span>
<a name="l04197"></a>04197 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_17_OFFSET           (0xffL&lt;&lt;0)</span>
<a name="l04198"></a>04198 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_17_CLASS            (0x7L&lt;&lt;8)</span>
<a name="l04199"></a>04199 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_17_PRIORITY             (1L&lt;&lt;11)</span>
<a name="l04200"></a>04200 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_17_P4               (1L&lt;&lt;12)</span>
<a name="l04201"></a>04201 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_17_HDR_TYPE             (0x7L&lt;&lt;13)</span>
<a name="l04202"></a>04202 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_17_HDR_TYPE_START       (0L&lt;&lt;13)</span>
<a name="l04203"></a>04203 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_17_HDR_TYPE_IP          (1L&lt;&lt;13)</span>
<a name="l04204"></a>04204 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_17_HDR_TYPE_TCP         (2L&lt;&lt;13)</span>
<a name="l04205"></a>04205 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_17_HDR_TYPE_UDP         (3L&lt;&lt;13)</span>
<a name="l04206"></a>04206 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_17_HDR_TYPE_DATA        (4L&lt;&lt;13)</span>
<a name="l04207"></a>04207 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_17_HDR_TYPE_TCP_UDP         (5L&lt;&lt;13)</span>
<a name="l04208"></a>04208 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_17_HDR_TYPE_ICMPV6      (6L&lt;&lt;13)</span>
<a name="l04209"></a>04209 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_17_COMP             (0x3L&lt;&lt;16)</span>
<a name="l04210"></a>04210 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_17_COMP_EQUAL           (0L&lt;&lt;16)</span>
<a name="l04211"></a>04211 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_17_COMP_NEQUAL          (1L&lt;&lt;16)</span>
<a name="l04212"></a>04212 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_17_COMP_GREATER         (2L&lt;&lt;16)</span>
<a name="l04213"></a>04213 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_17_COMP_LESS            (3L&lt;&lt;16)</span>
<a name="l04214"></a>04214 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_17_MAP              (1L&lt;&lt;18)</span>
<a name="l04215"></a>04215 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_17_SBIT             (1L&lt;&lt;19)</span>
<a name="l04216"></a>04216 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_17_CMDSEL           (0x1fL&lt;&lt;20)</span>
<a name="l04217"></a>04217 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_17_DISCARD          (1L&lt;&lt;25)</span>
<a name="l04218"></a>04218 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_17_MASK             (1L&lt;&lt;26)</span>
<a name="l04219"></a>04219 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_17_P1               (1L&lt;&lt;27)</span>
<a name="l04220"></a>04220 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_17_P2               (1L&lt;&lt;28)</span>
<a name="l04221"></a>04221 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_17_P3               (1L&lt;&lt;29)</span>
<a name="l04222"></a>04222 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_17_NBIT             (1L&lt;&lt;30)</span>
<a name="l04223"></a>04223 <span class="preprocessor"></span>
<a name="l04224"></a>04224 <span class="preprocessor">#define BNX2_RPM_RC_VALUE_MASK_17           0x000018ec</span>
<a name="l04225"></a>04225 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_VALUE_MASK_17_VALUE          (0xffffL&lt;&lt;0)</span>
<a name="l04226"></a>04226 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_VALUE_MASK_17_MASK           (0xffffL&lt;&lt;16)</span>
<a name="l04227"></a>04227 <span class="preprocessor"></span>
<a name="l04228"></a>04228 <span class="preprocessor">#define BNX2_RPM_RC_CNTL_18             0x000018f0</span>
<a name="l04229"></a>04229 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_18_OFFSET           (0xffL&lt;&lt;0)</span>
<a name="l04230"></a>04230 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_18_CLASS            (0x7L&lt;&lt;8)</span>
<a name="l04231"></a>04231 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_18_PRIORITY             (1L&lt;&lt;11)</span>
<a name="l04232"></a>04232 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_18_P4               (1L&lt;&lt;12)</span>
<a name="l04233"></a>04233 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_18_HDR_TYPE             (0x7L&lt;&lt;13)</span>
<a name="l04234"></a>04234 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_18_HDR_TYPE_START       (0L&lt;&lt;13)</span>
<a name="l04235"></a>04235 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_18_HDR_TYPE_IP          (1L&lt;&lt;13)</span>
<a name="l04236"></a>04236 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_18_HDR_TYPE_TCP         (2L&lt;&lt;13)</span>
<a name="l04237"></a>04237 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_18_HDR_TYPE_UDP         (3L&lt;&lt;13)</span>
<a name="l04238"></a>04238 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_18_HDR_TYPE_DATA        (4L&lt;&lt;13)</span>
<a name="l04239"></a>04239 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_18_HDR_TYPE_TCP_UDP         (5L&lt;&lt;13)</span>
<a name="l04240"></a>04240 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_18_HDR_TYPE_ICMPV6      (6L&lt;&lt;13)</span>
<a name="l04241"></a>04241 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_18_COMP             (0x3L&lt;&lt;16)</span>
<a name="l04242"></a>04242 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_18_COMP_EQUAL           (0L&lt;&lt;16)</span>
<a name="l04243"></a>04243 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_18_COMP_NEQUAL          (1L&lt;&lt;16)</span>
<a name="l04244"></a>04244 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_18_COMP_GREATER         (2L&lt;&lt;16)</span>
<a name="l04245"></a>04245 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_18_COMP_LESS            (3L&lt;&lt;16)</span>
<a name="l04246"></a>04246 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_18_MAP              (1L&lt;&lt;18)</span>
<a name="l04247"></a>04247 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_18_SBIT             (1L&lt;&lt;19)</span>
<a name="l04248"></a>04248 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_18_CMDSEL           (0x1fL&lt;&lt;20)</span>
<a name="l04249"></a>04249 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_18_DISCARD          (1L&lt;&lt;25)</span>
<a name="l04250"></a>04250 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_18_MASK             (1L&lt;&lt;26)</span>
<a name="l04251"></a>04251 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_18_P1               (1L&lt;&lt;27)</span>
<a name="l04252"></a>04252 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_18_P2               (1L&lt;&lt;28)</span>
<a name="l04253"></a>04253 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_18_P3               (1L&lt;&lt;29)</span>
<a name="l04254"></a>04254 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_18_NBIT             (1L&lt;&lt;30)</span>
<a name="l04255"></a>04255 <span class="preprocessor"></span>
<a name="l04256"></a>04256 <span class="preprocessor">#define BNX2_RPM_RC_VALUE_MASK_18           0x000018f4</span>
<a name="l04257"></a>04257 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_VALUE_MASK_18_VALUE          (0xffffL&lt;&lt;0)</span>
<a name="l04258"></a>04258 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_VALUE_MASK_18_MASK           (0xffffL&lt;&lt;16)</span>
<a name="l04259"></a>04259 <span class="preprocessor"></span>
<a name="l04260"></a>04260 <span class="preprocessor">#define BNX2_RPM_RC_CNTL_19             0x000018f8</span>
<a name="l04261"></a>04261 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_19_OFFSET           (0xffL&lt;&lt;0)</span>
<a name="l04262"></a>04262 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_19_CLASS            (0x7L&lt;&lt;8)</span>
<a name="l04263"></a>04263 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_19_PRIORITY             (1L&lt;&lt;11)</span>
<a name="l04264"></a>04264 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_19_P4               (1L&lt;&lt;12)</span>
<a name="l04265"></a>04265 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_19_HDR_TYPE             (0x7L&lt;&lt;13)</span>
<a name="l04266"></a>04266 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_19_HDR_TYPE_START       (0L&lt;&lt;13)</span>
<a name="l04267"></a>04267 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_19_HDR_TYPE_IP          (1L&lt;&lt;13)</span>
<a name="l04268"></a>04268 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_19_HDR_TYPE_TCP         (2L&lt;&lt;13)</span>
<a name="l04269"></a>04269 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_19_HDR_TYPE_UDP         (3L&lt;&lt;13)</span>
<a name="l04270"></a>04270 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_19_HDR_TYPE_DATA        (4L&lt;&lt;13)</span>
<a name="l04271"></a>04271 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_19_HDR_TYPE_TCP_UDP         (5L&lt;&lt;13)</span>
<a name="l04272"></a>04272 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_19_HDR_TYPE_ICMPV6      (6L&lt;&lt;13)</span>
<a name="l04273"></a>04273 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_19_COMP             (0x3L&lt;&lt;16)</span>
<a name="l04274"></a>04274 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_19_COMP_EQUAL           (0L&lt;&lt;16)</span>
<a name="l04275"></a>04275 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_19_COMP_NEQUAL          (1L&lt;&lt;16)</span>
<a name="l04276"></a>04276 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_19_COMP_GREATER         (2L&lt;&lt;16)</span>
<a name="l04277"></a>04277 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_19_COMP_LESS            (3L&lt;&lt;16)</span>
<a name="l04278"></a>04278 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_19_MAP              (1L&lt;&lt;18)</span>
<a name="l04279"></a>04279 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_19_SBIT             (1L&lt;&lt;19)</span>
<a name="l04280"></a>04280 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_19_CMDSEL           (0x1fL&lt;&lt;20)</span>
<a name="l04281"></a>04281 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_19_DISCARD          (1L&lt;&lt;25)</span>
<a name="l04282"></a>04282 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_19_MASK             (1L&lt;&lt;26)</span>
<a name="l04283"></a>04283 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_19_P1               (1L&lt;&lt;27)</span>
<a name="l04284"></a>04284 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_19_P2               (1L&lt;&lt;28)</span>
<a name="l04285"></a>04285 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_19_P3               (1L&lt;&lt;29)</span>
<a name="l04286"></a>04286 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_19_NBIT             (1L&lt;&lt;30)</span>
<a name="l04287"></a>04287 <span class="preprocessor"></span>
<a name="l04288"></a>04288 <span class="preprocessor">#define BNX2_RPM_RC_VALUE_MASK_19           0x000018fc</span>
<a name="l04289"></a>04289 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_VALUE_MASK_19_VALUE          (0xffffL&lt;&lt;0)</span>
<a name="l04290"></a>04290 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_VALUE_MASK_19_MASK           (0xffffL&lt;&lt;16)</span>
<a name="l04291"></a>04291 <span class="preprocessor"></span>
<a name="l04292"></a>04292 <span class="preprocessor">#define BNX2_RPM_RC_CNTL_0              0x00001900</span>
<a name="l04293"></a>04293 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_0_OFFSET            (0xffL&lt;&lt;0)</span>
<a name="l04294"></a>04294 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_0_CLASS             (0x7L&lt;&lt;8)</span>
<a name="l04295"></a>04295 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_0_PRIORITY          (1L&lt;&lt;11)</span>
<a name="l04296"></a>04296 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_0_P4                (1L&lt;&lt;12)</span>
<a name="l04297"></a>04297 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_0_HDR_TYPE          (0x7L&lt;&lt;13)</span>
<a name="l04298"></a>04298 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_0_HDR_TYPE_START        (0L&lt;&lt;13)</span>
<a name="l04299"></a>04299 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_0_HDR_TYPE_IP           (1L&lt;&lt;13)</span>
<a name="l04300"></a>04300 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_0_HDR_TYPE_TCP          (2L&lt;&lt;13)</span>
<a name="l04301"></a>04301 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_0_HDR_TYPE_UDP          (3L&lt;&lt;13)</span>
<a name="l04302"></a>04302 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_0_HDR_TYPE_DATA         (4L&lt;&lt;13)</span>
<a name="l04303"></a>04303 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_0_HDR_TYPE_TCP_UDP      (5L&lt;&lt;13)</span>
<a name="l04304"></a>04304 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_0_HDR_TYPE_ICMPV6       (6L&lt;&lt;13)</span>
<a name="l04305"></a>04305 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_0_COMP              (0x3L&lt;&lt;16)</span>
<a name="l04306"></a>04306 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_0_COMP_EQUAL            (0L&lt;&lt;16)</span>
<a name="l04307"></a>04307 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_0_COMP_NEQUAL           (1L&lt;&lt;16)</span>
<a name="l04308"></a>04308 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_0_COMP_GREATER          (2L&lt;&lt;16)</span>
<a name="l04309"></a>04309 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_0_COMP_LESS             (3L&lt;&lt;16)</span>
<a name="l04310"></a>04310 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_0_MAP_XI            (1L&lt;&lt;18)</span>
<a name="l04311"></a>04311 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_0_SBIT              (1L&lt;&lt;19)</span>
<a name="l04312"></a>04312 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_0_CMDSEL            (0xfL&lt;&lt;20)</span>
<a name="l04313"></a>04313 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_0_MAP               (1L&lt;&lt;24)</span>
<a name="l04314"></a>04314 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_0_CMDSEL_XI             (0x1fL&lt;&lt;20)</span>
<a name="l04315"></a>04315 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_0_DISCARD           (1L&lt;&lt;25)</span>
<a name="l04316"></a>04316 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_0_MASK              (1L&lt;&lt;26)</span>
<a name="l04317"></a>04317 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_0_P1                (1L&lt;&lt;27)</span>
<a name="l04318"></a>04318 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_0_P2                (1L&lt;&lt;28)</span>
<a name="l04319"></a>04319 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_0_P3                (1L&lt;&lt;29)</span>
<a name="l04320"></a>04320 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_0_NBIT              (1L&lt;&lt;30)</span>
<a name="l04321"></a>04321 <span class="preprocessor"></span>
<a name="l04322"></a>04322 <span class="preprocessor">#define BNX2_RPM_RC_VALUE_MASK_0            0x00001904</span>
<a name="l04323"></a>04323 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_VALUE_MASK_0_VALUE           (0xffffL&lt;&lt;0)</span>
<a name="l04324"></a>04324 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_VALUE_MASK_0_MASK            (0xffffL&lt;&lt;16)</span>
<a name="l04325"></a>04325 <span class="preprocessor"></span>
<a name="l04326"></a>04326 <span class="preprocessor">#define BNX2_RPM_RC_CNTL_1              0x00001908</span>
<a name="l04327"></a>04327 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_1_A                 (0x3ffffL&lt;&lt;0)</span>
<a name="l04328"></a>04328 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_1_B                 (0xfffL&lt;&lt;19)</span>
<a name="l04329"></a>04329 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_1_OFFSET_XI             (0xffL&lt;&lt;0)</span>
<a name="l04330"></a>04330 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_1_CLASS_XI          (0x7L&lt;&lt;8)</span>
<a name="l04331"></a>04331 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_1_PRIORITY_XI           (1L&lt;&lt;11)</span>
<a name="l04332"></a>04332 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_1_P4_XI             (1L&lt;&lt;12)</span>
<a name="l04333"></a>04333 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_1_HDR_TYPE_XI           (0x7L&lt;&lt;13)</span>
<a name="l04334"></a>04334 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_1_HDR_TYPE_START_XI         (0L&lt;&lt;13)</span>
<a name="l04335"></a>04335 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_1_HDR_TYPE_IP_XI        (1L&lt;&lt;13)</span>
<a name="l04336"></a>04336 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_1_HDR_TYPE_TCP_XI       (2L&lt;&lt;13)</span>
<a name="l04337"></a>04337 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_1_HDR_TYPE_UDP_XI       (3L&lt;&lt;13)</span>
<a name="l04338"></a>04338 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_1_HDR_TYPE_DATA_XI      (4L&lt;&lt;13)</span>
<a name="l04339"></a>04339 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_1_HDR_TYPE_TCP_UDP_XI       (5L&lt;&lt;13)</span>
<a name="l04340"></a>04340 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_1_HDR_TYPE_ICMPV6_XI        (6L&lt;&lt;13)</span>
<a name="l04341"></a>04341 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_1_COMP_XI           (0x3L&lt;&lt;16)</span>
<a name="l04342"></a>04342 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_1_COMP_EQUAL_XI         (0L&lt;&lt;16)</span>
<a name="l04343"></a>04343 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_1_COMP_NEQUAL_XI        (1L&lt;&lt;16)</span>
<a name="l04344"></a>04344 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_1_COMP_GREATER_XI       (2L&lt;&lt;16)</span>
<a name="l04345"></a>04345 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_1_COMP_LESS_XI          (3L&lt;&lt;16)</span>
<a name="l04346"></a>04346 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_1_MAP_XI            (1L&lt;&lt;18)</span>
<a name="l04347"></a>04347 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_1_SBIT_XI           (1L&lt;&lt;19)</span>
<a name="l04348"></a>04348 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_1_CMDSEL_XI             (0x1fL&lt;&lt;20)</span>
<a name="l04349"></a>04349 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_1_DISCARD_XI            (1L&lt;&lt;25)</span>
<a name="l04350"></a>04350 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_1_MASK_XI           (1L&lt;&lt;26)</span>
<a name="l04351"></a>04351 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_1_P1_XI             (1L&lt;&lt;27)</span>
<a name="l04352"></a>04352 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_1_P2_XI             (1L&lt;&lt;28)</span>
<a name="l04353"></a>04353 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_1_P3_XI             (1L&lt;&lt;29)</span>
<a name="l04354"></a>04354 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_1_NBIT_XI           (1L&lt;&lt;30)</span>
<a name="l04355"></a>04355 <span class="preprocessor"></span>
<a name="l04356"></a>04356 <span class="preprocessor">#define BNX2_RPM_RC_VALUE_MASK_1            0x0000190c</span>
<a name="l04357"></a>04357 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_VALUE_MASK_1_VALUE           (0xffffL&lt;&lt;0)</span>
<a name="l04358"></a>04358 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_VALUE_MASK_1_MASK            (0xffffL&lt;&lt;16)</span>
<a name="l04359"></a>04359 <span class="preprocessor"></span>
<a name="l04360"></a>04360 <span class="preprocessor">#define BNX2_RPM_RC_CNTL_2              0x00001910</span>
<a name="l04361"></a>04361 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_2_A                 (0x3ffffL&lt;&lt;0)</span>
<a name="l04362"></a>04362 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_2_B                 (0xfffL&lt;&lt;19)</span>
<a name="l04363"></a>04363 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_2_OFFSET_XI             (0xffL&lt;&lt;0)</span>
<a name="l04364"></a>04364 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_2_CLASS_XI          (0x7L&lt;&lt;8)</span>
<a name="l04365"></a>04365 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_2_PRIORITY_XI           (1L&lt;&lt;11)</span>
<a name="l04366"></a>04366 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_2_P4_XI             (1L&lt;&lt;12)</span>
<a name="l04367"></a>04367 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_2_HDR_TYPE_XI           (0x7L&lt;&lt;13)</span>
<a name="l04368"></a>04368 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_2_HDR_TYPE_START_XI         (0L&lt;&lt;13)</span>
<a name="l04369"></a>04369 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_2_HDR_TYPE_IP_XI        (1L&lt;&lt;13)</span>
<a name="l04370"></a>04370 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_2_HDR_TYPE_TCP_XI       (2L&lt;&lt;13)</span>
<a name="l04371"></a>04371 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_2_HDR_TYPE_UDP_XI       (3L&lt;&lt;13)</span>
<a name="l04372"></a>04372 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_2_HDR_TYPE_DATA_XI      (4L&lt;&lt;13)</span>
<a name="l04373"></a>04373 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_2_HDR_TYPE_TCP_UDP_XI       (5L&lt;&lt;13)</span>
<a name="l04374"></a>04374 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_2_HDR_TYPE_ICMPV6_XI        (6L&lt;&lt;13)</span>
<a name="l04375"></a>04375 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_2_COMP_XI           (0x3L&lt;&lt;16)</span>
<a name="l04376"></a>04376 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_2_COMP_EQUAL_XI         (0L&lt;&lt;16)</span>
<a name="l04377"></a>04377 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_2_COMP_NEQUAL_XI        (1L&lt;&lt;16)</span>
<a name="l04378"></a>04378 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_2_COMP_GREATER_XI       (2L&lt;&lt;16)</span>
<a name="l04379"></a>04379 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_2_COMP_LESS_XI          (3L&lt;&lt;16)</span>
<a name="l04380"></a>04380 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_2_MAP_XI            (1L&lt;&lt;18)</span>
<a name="l04381"></a>04381 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_2_SBIT_XI           (1L&lt;&lt;19)</span>
<a name="l04382"></a>04382 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_2_CMDSEL_XI             (0x1fL&lt;&lt;20)</span>
<a name="l04383"></a>04383 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_2_DISCARD_XI            (1L&lt;&lt;25)</span>
<a name="l04384"></a>04384 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_2_MASK_XI           (1L&lt;&lt;26)</span>
<a name="l04385"></a>04385 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_2_P1_XI             (1L&lt;&lt;27)</span>
<a name="l04386"></a>04386 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_2_P2_XI             (1L&lt;&lt;28)</span>
<a name="l04387"></a>04387 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_2_P3_XI             (1L&lt;&lt;29)</span>
<a name="l04388"></a>04388 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_2_NBIT_XI           (1L&lt;&lt;30)</span>
<a name="l04389"></a>04389 <span class="preprocessor"></span>
<a name="l04390"></a>04390 <span class="preprocessor">#define BNX2_RPM_RC_VALUE_MASK_2            0x00001914</span>
<a name="l04391"></a>04391 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_VALUE_MASK_2_VALUE           (0xffffL&lt;&lt;0)</span>
<a name="l04392"></a>04392 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_VALUE_MASK_2_MASK            (0xffffL&lt;&lt;16)</span>
<a name="l04393"></a>04393 <span class="preprocessor"></span>
<a name="l04394"></a>04394 <span class="preprocessor">#define BNX2_RPM_RC_CNTL_3              0x00001918</span>
<a name="l04395"></a>04395 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_3_A                 (0x3ffffL&lt;&lt;0)</span>
<a name="l04396"></a>04396 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_3_B                 (0xfffL&lt;&lt;19)</span>
<a name="l04397"></a>04397 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_3_OFFSET_XI             (0xffL&lt;&lt;0)</span>
<a name="l04398"></a>04398 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_3_CLASS_XI          (0x7L&lt;&lt;8)</span>
<a name="l04399"></a>04399 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_3_PRIORITY_XI           (1L&lt;&lt;11)</span>
<a name="l04400"></a>04400 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_3_P4_XI             (1L&lt;&lt;12)</span>
<a name="l04401"></a>04401 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_3_HDR_TYPE_XI           (0x7L&lt;&lt;13)</span>
<a name="l04402"></a>04402 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_3_HDR_TYPE_START_XI         (0L&lt;&lt;13)</span>
<a name="l04403"></a>04403 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_3_HDR_TYPE_IP_XI        (1L&lt;&lt;13)</span>
<a name="l04404"></a>04404 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_3_HDR_TYPE_TCP_XI       (2L&lt;&lt;13)</span>
<a name="l04405"></a>04405 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_3_HDR_TYPE_UDP_XI       (3L&lt;&lt;13)</span>
<a name="l04406"></a>04406 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_3_HDR_TYPE_DATA_XI      (4L&lt;&lt;13)</span>
<a name="l04407"></a>04407 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_3_HDR_TYPE_TCP_UDP_XI       (5L&lt;&lt;13)</span>
<a name="l04408"></a>04408 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_3_HDR_TYPE_ICMPV6_XI        (6L&lt;&lt;13)</span>
<a name="l04409"></a>04409 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_3_COMP_XI           (0x3L&lt;&lt;16)</span>
<a name="l04410"></a>04410 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_3_COMP_EQUAL_XI         (0L&lt;&lt;16)</span>
<a name="l04411"></a>04411 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_3_COMP_NEQUAL_XI        (1L&lt;&lt;16)</span>
<a name="l04412"></a>04412 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_3_COMP_GREATER_XI       (2L&lt;&lt;16)</span>
<a name="l04413"></a>04413 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_3_COMP_LESS_XI          (3L&lt;&lt;16)</span>
<a name="l04414"></a>04414 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_3_MAP_XI            (1L&lt;&lt;18)</span>
<a name="l04415"></a>04415 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_3_SBIT_XI           (1L&lt;&lt;19)</span>
<a name="l04416"></a>04416 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_3_CMDSEL_XI             (0x1fL&lt;&lt;20)</span>
<a name="l04417"></a>04417 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_3_DISCARD_XI            (1L&lt;&lt;25)</span>
<a name="l04418"></a>04418 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_3_MASK_XI           (1L&lt;&lt;26)</span>
<a name="l04419"></a>04419 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_3_P1_XI             (1L&lt;&lt;27)</span>
<a name="l04420"></a>04420 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_3_P2_XI             (1L&lt;&lt;28)</span>
<a name="l04421"></a>04421 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_3_P3_XI             (1L&lt;&lt;29)</span>
<a name="l04422"></a>04422 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_3_NBIT_XI           (1L&lt;&lt;30)</span>
<a name="l04423"></a>04423 <span class="preprocessor"></span>
<a name="l04424"></a>04424 <span class="preprocessor">#define BNX2_RPM_RC_VALUE_MASK_3            0x0000191c</span>
<a name="l04425"></a>04425 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_VALUE_MASK_3_VALUE           (0xffffL&lt;&lt;0)</span>
<a name="l04426"></a>04426 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_VALUE_MASK_3_MASK            (0xffffL&lt;&lt;16)</span>
<a name="l04427"></a>04427 <span class="preprocessor"></span>
<a name="l04428"></a>04428 <span class="preprocessor">#define BNX2_RPM_RC_CNTL_4              0x00001920</span>
<a name="l04429"></a>04429 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_4_A                 (0x3ffffL&lt;&lt;0)</span>
<a name="l04430"></a>04430 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_4_B                 (0xfffL&lt;&lt;19)</span>
<a name="l04431"></a>04431 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_4_OFFSET_XI             (0xffL&lt;&lt;0)</span>
<a name="l04432"></a>04432 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_4_CLASS_XI          (0x7L&lt;&lt;8)</span>
<a name="l04433"></a>04433 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_4_PRIORITY_XI           (1L&lt;&lt;11)</span>
<a name="l04434"></a>04434 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_4_P4_XI             (1L&lt;&lt;12)</span>
<a name="l04435"></a>04435 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_4_HDR_TYPE_XI           (0x7L&lt;&lt;13)</span>
<a name="l04436"></a>04436 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_4_HDR_TYPE_START_XI         (0L&lt;&lt;13)</span>
<a name="l04437"></a>04437 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_4_HDR_TYPE_IP_XI        (1L&lt;&lt;13)</span>
<a name="l04438"></a>04438 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_4_HDR_TYPE_TCP_XI       (2L&lt;&lt;13)</span>
<a name="l04439"></a>04439 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_4_HDR_TYPE_UDP_XI       (3L&lt;&lt;13)</span>
<a name="l04440"></a>04440 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_4_HDR_TYPE_DATA_XI      (4L&lt;&lt;13)</span>
<a name="l04441"></a>04441 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_4_HDR_TYPE_TCP_UDP_XI       (5L&lt;&lt;13)</span>
<a name="l04442"></a>04442 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_4_HDR_TYPE_ICMPV6_XI        (6L&lt;&lt;13)</span>
<a name="l04443"></a>04443 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_4_COMP_XI           (0x3L&lt;&lt;16)</span>
<a name="l04444"></a>04444 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_4_COMP_EQUAL_XI         (0L&lt;&lt;16)</span>
<a name="l04445"></a>04445 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_4_COMP_NEQUAL_XI        (1L&lt;&lt;16)</span>
<a name="l04446"></a>04446 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_4_COMP_GREATER_XI       (2L&lt;&lt;16)</span>
<a name="l04447"></a>04447 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_4_COMP_LESS_XI          (3L&lt;&lt;16)</span>
<a name="l04448"></a>04448 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_4_MAP_XI            (1L&lt;&lt;18)</span>
<a name="l04449"></a>04449 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_4_SBIT_XI           (1L&lt;&lt;19)</span>
<a name="l04450"></a>04450 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_4_CMDSEL_XI             (0x1fL&lt;&lt;20)</span>
<a name="l04451"></a>04451 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_4_DISCARD_XI            (1L&lt;&lt;25)</span>
<a name="l04452"></a>04452 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_4_MASK_XI           (1L&lt;&lt;26)</span>
<a name="l04453"></a>04453 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_4_P1_XI             (1L&lt;&lt;27)</span>
<a name="l04454"></a>04454 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_4_P2_XI             (1L&lt;&lt;28)</span>
<a name="l04455"></a>04455 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_4_P3_XI             (1L&lt;&lt;29)</span>
<a name="l04456"></a>04456 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_4_NBIT_XI           (1L&lt;&lt;30)</span>
<a name="l04457"></a>04457 <span class="preprocessor"></span>
<a name="l04458"></a>04458 <span class="preprocessor">#define BNX2_RPM_RC_VALUE_MASK_4            0x00001924</span>
<a name="l04459"></a>04459 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_VALUE_MASK_4_VALUE           (0xffffL&lt;&lt;0)</span>
<a name="l04460"></a>04460 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_VALUE_MASK_4_MASK            (0xffffL&lt;&lt;16)</span>
<a name="l04461"></a>04461 <span class="preprocessor"></span>
<a name="l04462"></a>04462 <span class="preprocessor">#define BNX2_RPM_RC_CNTL_5              0x00001928</span>
<a name="l04463"></a>04463 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_5_A                 (0x3ffffL&lt;&lt;0)</span>
<a name="l04464"></a>04464 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_5_B                 (0xfffL&lt;&lt;19)</span>
<a name="l04465"></a>04465 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_5_OFFSET_XI             (0xffL&lt;&lt;0)</span>
<a name="l04466"></a>04466 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_5_CLASS_XI          (0x7L&lt;&lt;8)</span>
<a name="l04467"></a>04467 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_5_PRIORITY_XI           (1L&lt;&lt;11)</span>
<a name="l04468"></a>04468 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_5_P4_XI             (1L&lt;&lt;12)</span>
<a name="l04469"></a>04469 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_5_HDR_TYPE_XI           (0x7L&lt;&lt;13)</span>
<a name="l04470"></a>04470 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_5_HDR_TYPE_START_XI         (0L&lt;&lt;13)</span>
<a name="l04471"></a>04471 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_5_HDR_TYPE_IP_XI        (1L&lt;&lt;13)</span>
<a name="l04472"></a>04472 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_5_HDR_TYPE_TCP_XI       (2L&lt;&lt;13)</span>
<a name="l04473"></a>04473 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_5_HDR_TYPE_UDP_XI       (3L&lt;&lt;13)</span>
<a name="l04474"></a>04474 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_5_HDR_TYPE_DATA_XI      (4L&lt;&lt;13)</span>
<a name="l04475"></a>04475 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_5_HDR_TYPE_TCP_UDP_XI       (5L&lt;&lt;13)</span>
<a name="l04476"></a>04476 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_5_HDR_TYPE_ICMPV6_XI        (6L&lt;&lt;13)</span>
<a name="l04477"></a>04477 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_5_COMP_XI           (0x3L&lt;&lt;16)</span>
<a name="l04478"></a>04478 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_5_COMP_EQUAL_XI         (0L&lt;&lt;16)</span>
<a name="l04479"></a>04479 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_5_COMP_NEQUAL_XI        (1L&lt;&lt;16)</span>
<a name="l04480"></a>04480 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_5_COMP_GREATER_XI       (2L&lt;&lt;16)</span>
<a name="l04481"></a>04481 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_5_COMP_LESS_XI          (3L&lt;&lt;16)</span>
<a name="l04482"></a>04482 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_5_MAP_XI            (1L&lt;&lt;18)</span>
<a name="l04483"></a>04483 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_5_SBIT_XI           (1L&lt;&lt;19)</span>
<a name="l04484"></a>04484 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_5_CMDSEL_XI             (0x1fL&lt;&lt;20)</span>
<a name="l04485"></a>04485 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_5_DISCARD_XI            (1L&lt;&lt;25)</span>
<a name="l04486"></a>04486 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_5_MASK_XI           (1L&lt;&lt;26)</span>
<a name="l04487"></a>04487 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_5_P1_XI             (1L&lt;&lt;27)</span>
<a name="l04488"></a>04488 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_5_P2_XI             (1L&lt;&lt;28)</span>
<a name="l04489"></a>04489 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_5_P3_XI             (1L&lt;&lt;29)</span>
<a name="l04490"></a>04490 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_5_NBIT_XI           (1L&lt;&lt;30)</span>
<a name="l04491"></a>04491 <span class="preprocessor"></span>
<a name="l04492"></a>04492 <span class="preprocessor">#define BNX2_RPM_RC_VALUE_MASK_5            0x0000192c</span>
<a name="l04493"></a>04493 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_VALUE_MASK_5_VALUE           (0xffffL&lt;&lt;0)</span>
<a name="l04494"></a>04494 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_VALUE_MASK_5_MASK            (0xffffL&lt;&lt;16)</span>
<a name="l04495"></a>04495 <span class="preprocessor"></span>
<a name="l04496"></a>04496 <span class="preprocessor">#define BNX2_RPM_RC_CNTL_6              0x00001930</span>
<a name="l04497"></a>04497 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_6_A                 (0x3ffffL&lt;&lt;0)</span>
<a name="l04498"></a>04498 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_6_B                 (0xfffL&lt;&lt;19)</span>
<a name="l04499"></a>04499 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_6_OFFSET_XI             (0xffL&lt;&lt;0)</span>
<a name="l04500"></a>04500 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_6_CLASS_XI          (0x7L&lt;&lt;8)</span>
<a name="l04501"></a>04501 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_6_PRIORITY_XI           (1L&lt;&lt;11)</span>
<a name="l04502"></a>04502 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_6_P4_XI             (1L&lt;&lt;12)</span>
<a name="l04503"></a>04503 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_6_HDR_TYPE_XI           (0x7L&lt;&lt;13)</span>
<a name="l04504"></a>04504 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_6_HDR_TYPE_START_XI         (0L&lt;&lt;13)</span>
<a name="l04505"></a>04505 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_6_HDR_TYPE_IP_XI        (1L&lt;&lt;13)</span>
<a name="l04506"></a>04506 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_6_HDR_TYPE_TCP_XI       (2L&lt;&lt;13)</span>
<a name="l04507"></a>04507 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_6_HDR_TYPE_UDP_XI       (3L&lt;&lt;13)</span>
<a name="l04508"></a>04508 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_6_HDR_TYPE_DATA_XI      (4L&lt;&lt;13)</span>
<a name="l04509"></a>04509 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_6_HDR_TYPE_TCP_UDP_XI       (5L&lt;&lt;13)</span>
<a name="l04510"></a>04510 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_6_HDR_TYPE_ICMPV6_XI        (6L&lt;&lt;13)</span>
<a name="l04511"></a>04511 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_6_COMP_XI           (0x3L&lt;&lt;16)</span>
<a name="l04512"></a>04512 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_6_COMP_EQUAL_XI         (0L&lt;&lt;16)</span>
<a name="l04513"></a>04513 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_6_COMP_NEQUAL_XI        (1L&lt;&lt;16)</span>
<a name="l04514"></a>04514 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_6_COMP_GREATER_XI       (2L&lt;&lt;16)</span>
<a name="l04515"></a>04515 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_6_COMP_LESS_XI          (3L&lt;&lt;16)</span>
<a name="l04516"></a>04516 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_6_MAP_XI            (1L&lt;&lt;18)</span>
<a name="l04517"></a>04517 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_6_SBIT_XI           (1L&lt;&lt;19)</span>
<a name="l04518"></a>04518 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_6_CMDSEL_XI             (0x1fL&lt;&lt;20)</span>
<a name="l04519"></a>04519 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_6_DISCARD_XI            (1L&lt;&lt;25)</span>
<a name="l04520"></a>04520 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_6_MASK_XI           (1L&lt;&lt;26)</span>
<a name="l04521"></a>04521 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_6_P1_XI             (1L&lt;&lt;27)</span>
<a name="l04522"></a>04522 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_6_P2_XI             (1L&lt;&lt;28)</span>
<a name="l04523"></a>04523 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_6_P3_XI             (1L&lt;&lt;29)</span>
<a name="l04524"></a>04524 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_6_NBIT_XI           (1L&lt;&lt;30)</span>
<a name="l04525"></a>04525 <span class="preprocessor"></span>
<a name="l04526"></a>04526 <span class="preprocessor">#define BNX2_RPM_RC_VALUE_MASK_6            0x00001934</span>
<a name="l04527"></a>04527 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_VALUE_MASK_6_VALUE           (0xffffL&lt;&lt;0)</span>
<a name="l04528"></a>04528 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_VALUE_MASK_6_MASK            (0xffffL&lt;&lt;16)</span>
<a name="l04529"></a>04529 <span class="preprocessor"></span>
<a name="l04530"></a>04530 <span class="preprocessor">#define BNX2_RPM_RC_CNTL_7              0x00001938</span>
<a name="l04531"></a>04531 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_7_A                 (0x3ffffL&lt;&lt;0)</span>
<a name="l04532"></a>04532 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_7_B                 (0xfffL&lt;&lt;19)</span>
<a name="l04533"></a>04533 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_7_OFFSET_XI             (0xffL&lt;&lt;0)</span>
<a name="l04534"></a>04534 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_7_CLASS_XI          (0x7L&lt;&lt;8)</span>
<a name="l04535"></a>04535 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_7_PRIORITY_XI           (1L&lt;&lt;11)</span>
<a name="l04536"></a>04536 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_7_P4_XI             (1L&lt;&lt;12)</span>
<a name="l04537"></a>04537 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_7_HDR_TYPE_XI           (0x7L&lt;&lt;13)</span>
<a name="l04538"></a>04538 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_7_HDR_TYPE_START_XI         (0L&lt;&lt;13)</span>
<a name="l04539"></a>04539 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_7_HDR_TYPE_IP_XI        (1L&lt;&lt;13)</span>
<a name="l04540"></a>04540 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_7_HDR_TYPE_TCP_XI       (2L&lt;&lt;13)</span>
<a name="l04541"></a>04541 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_7_HDR_TYPE_UDP_XI       (3L&lt;&lt;13)</span>
<a name="l04542"></a>04542 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_7_HDR_TYPE_DATA_XI      (4L&lt;&lt;13)</span>
<a name="l04543"></a>04543 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_7_HDR_TYPE_TCP_UDP_XI       (5L&lt;&lt;13)</span>
<a name="l04544"></a>04544 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_7_HDR_TYPE_ICMPV6_XI        (6L&lt;&lt;13)</span>
<a name="l04545"></a>04545 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_7_COMP_XI           (0x3L&lt;&lt;16)</span>
<a name="l04546"></a>04546 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_7_COMP_EQUAL_XI         (0L&lt;&lt;16)</span>
<a name="l04547"></a>04547 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_7_COMP_NEQUAL_XI        (1L&lt;&lt;16)</span>
<a name="l04548"></a>04548 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_7_COMP_GREATER_XI       (2L&lt;&lt;16)</span>
<a name="l04549"></a>04549 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_7_COMP_LESS_XI          (3L&lt;&lt;16)</span>
<a name="l04550"></a>04550 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_7_MAP_XI            (1L&lt;&lt;18)</span>
<a name="l04551"></a>04551 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_7_SBIT_XI           (1L&lt;&lt;19)</span>
<a name="l04552"></a>04552 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_7_CMDSEL_XI             (0x1fL&lt;&lt;20)</span>
<a name="l04553"></a>04553 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_7_DISCARD_XI            (1L&lt;&lt;25)</span>
<a name="l04554"></a>04554 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_7_MASK_XI           (1L&lt;&lt;26)</span>
<a name="l04555"></a>04555 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_7_P1_XI             (1L&lt;&lt;27)</span>
<a name="l04556"></a>04556 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_7_P2_XI             (1L&lt;&lt;28)</span>
<a name="l04557"></a>04557 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_7_P3_XI             (1L&lt;&lt;29)</span>
<a name="l04558"></a>04558 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_7_NBIT_XI           (1L&lt;&lt;30)</span>
<a name="l04559"></a>04559 <span class="preprocessor"></span>
<a name="l04560"></a>04560 <span class="preprocessor">#define BNX2_RPM_RC_VALUE_MASK_7            0x0000193c</span>
<a name="l04561"></a>04561 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_VALUE_MASK_7_VALUE           (0xffffL&lt;&lt;0)</span>
<a name="l04562"></a>04562 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_VALUE_MASK_7_MASK            (0xffffL&lt;&lt;16)</span>
<a name="l04563"></a>04563 <span class="preprocessor"></span>
<a name="l04564"></a>04564 <span class="preprocessor">#define BNX2_RPM_RC_CNTL_8              0x00001940</span>
<a name="l04565"></a>04565 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_8_A                 (0x3ffffL&lt;&lt;0)</span>
<a name="l04566"></a>04566 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_8_B                 (0xfffL&lt;&lt;19)</span>
<a name="l04567"></a>04567 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_8_OFFSET_XI             (0xffL&lt;&lt;0)</span>
<a name="l04568"></a>04568 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_8_CLASS_XI          (0x7L&lt;&lt;8)</span>
<a name="l04569"></a>04569 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_8_PRIORITY_XI           (1L&lt;&lt;11)</span>
<a name="l04570"></a>04570 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_8_P4_XI             (1L&lt;&lt;12)</span>
<a name="l04571"></a>04571 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_8_HDR_TYPE_XI           (0x7L&lt;&lt;13)</span>
<a name="l04572"></a>04572 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_8_HDR_TYPE_START_XI         (0L&lt;&lt;13)</span>
<a name="l04573"></a>04573 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_8_HDR_TYPE_IP_XI        (1L&lt;&lt;13)</span>
<a name="l04574"></a>04574 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_8_HDR_TYPE_TCP_XI       (2L&lt;&lt;13)</span>
<a name="l04575"></a>04575 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_8_HDR_TYPE_UDP_XI       (3L&lt;&lt;13)</span>
<a name="l04576"></a>04576 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_8_HDR_TYPE_DATA_XI      (4L&lt;&lt;13)</span>
<a name="l04577"></a>04577 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_8_HDR_TYPE_TCP_UDP_XI       (5L&lt;&lt;13)</span>
<a name="l04578"></a>04578 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_8_HDR_TYPE_ICMPV6_XI        (6L&lt;&lt;13)</span>
<a name="l04579"></a>04579 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_8_COMP_XI           (0x3L&lt;&lt;16)</span>
<a name="l04580"></a>04580 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_8_COMP_EQUAL_XI         (0L&lt;&lt;16)</span>
<a name="l04581"></a>04581 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_8_COMP_NEQUAL_XI        (1L&lt;&lt;16)</span>
<a name="l04582"></a>04582 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_8_COMP_GREATER_XI       (2L&lt;&lt;16)</span>
<a name="l04583"></a>04583 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_8_COMP_LESS_XI          (3L&lt;&lt;16)</span>
<a name="l04584"></a>04584 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_8_MAP_XI            (1L&lt;&lt;18)</span>
<a name="l04585"></a>04585 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_8_SBIT_XI           (1L&lt;&lt;19)</span>
<a name="l04586"></a>04586 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_8_CMDSEL_XI             (0x1fL&lt;&lt;20)</span>
<a name="l04587"></a>04587 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_8_DISCARD_XI            (1L&lt;&lt;25)</span>
<a name="l04588"></a>04588 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_8_MASK_XI           (1L&lt;&lt;26)</span>
<a name="l04589"></a>04589 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_8_P1_XI             (1L&lt;&lt;27)</span>
<a name="l04590"></a>04590 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_8_P2_XI             (1L&lt;&lt;28)</span>
<a name="l04591"></a>04591 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_8_P3_XI             (1L&lt;&lt;29)</span>
<a name="l04592"></a>04592 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_8_NBIT_XI           (1L&lt;&lt;30)</span>
<a name="l04593"></a>04593 <span class="preprocessor"></span>
<a name="l04594"></a>04594 <span class="preprocessor">#define BNX2_RPM_RC_VALUE_MASK_8            0x00001944</span>
<a name="l04595"></a>04595 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_VALUE_MASK_8_VALUE           (0xffffL&lt;&lt;0)</span>
<a name="l04596"></a>04596 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_VALUE_MASK_8_MASK            (0xffffL&lt;&lt;16)</span>
<a name="l04597"></a>04597 <span class="preprocessor"></span>
<a name="l04598"></a>04598 <span class="preprocessor">#define BNX2_RPM_RC_CNTL_9              0x00001948</span>
<a name="l04599"></a>04599 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_9_A                 (0x3ffffL&lt;&lt;0)</span>
<a name="l04600"></a>04600 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_9_B                 (0xfffL&lt;&lt;19)</span>
<a name="l04601"></a>04601 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_9_OFFSET_XI             (0xffL&lt;&lt;0)</span>
<a name="l04602"></a>04602 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_9_CLASS_XI          (0x7L&lt;&lt;8)</span>
<a name="l04603"></a>04603 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_9_PRIORITY_XI           (1L&lt;&lt;11)</span>
<a name="l04604"></a>04604 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_9_P4_XI             (1L&lt;&lt;12)</span>
<a name="l04605"></a>04605 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_9_HDR_TYPE_XI           (0x7L&lt;&lt;13)</span>
<a name="l04606"></a>04606 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_9_HDR_TYPE_START_XI         (0L&lt;&lt;13)</span>
<a name="l04607"></a>04607 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_9_HDR_TYPE_IP_XI        (1L&lt;&lt;13)</span>
<a name="l04608"></a>04608 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_9_HDR_TYPE_TCP_XI       (2L&lt;&lt;13)</span>
<a name="l04609"></a>04609 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_9_HDR_TYPE_UDP_XI       (3L&lt;&lt;13)</span>
<a name="l04610"></a>04610 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_9_HDR_TYPE_DATA_XI      (4L&lt;&lt;13)</span>
<a name="l04611"></a>04611 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_9_HDR_TYPE_TCP_UDP_XI       (5L&lt;&lt;13)</span>
<a name="l04612"></a>04612 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_9_HDR_TYPE_ICMPV6_XI        (6L&lt;&lt;13)</span>
<a name="l04613"></a>04613 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_9_COMP_XI           (0x3L&lt;&lt;16)</span>
<a name="l04614"></a>04614 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_9_COMP_EQUAL_XI         (0L&lt;&lt;16)</span>
<a name="l04615"></a>04615 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_9_COMP_NEQUAL_XI        (1L&lt;&lt;16)</span>
<a name="l04616"></a>04616 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_9_COMP_GREATER_XI       (2L&lt;&lt;16)</span>
<a name="l04617"></a>04617 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_9_COMP_LESS_XI          (3L&lt;&lt;16)</span>
<a name="l04618"></a>04618 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_9_MAP_XI            (1L&lt;&lt;18)</span>
<a name="l04619"></a>04619 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_9_SBIT_XI           (1L&lt;&lt;19)</span>
<a name="l04620"></a>04620 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_9_CMDSEL_XI             (0x1fL&lt;&lt;20)</span>
<a name="l04621"></a>04621 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_9_DISCARD_XI            (1L&lt;&lt;25)</span>
<a name="l04622"></a>04622 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_9_MASK_XI           (1L&lt;&lt;26)</span>
<a name="l04623"></a>04623 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_9_P1_XI             (1L&lt;&lt;27)</span>
<a name="l04624"></a>04624 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_9_P2_XI             (1L&lt;&lt;28)</span>
<a name="l04625"></a>04625 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_9_P3_XI             (1L&lt;&lt;29)</span>
<a name="l04626"></a>04626 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_9_NBIT_XI           (1L&lt;&lt;30)</span>
<a name="l04627"></a>04627 <span class="preprocessor"></span>
<a name="l04628"></a>04628 <span class="preprocessor">#define BNX2_RPM_RC_VALUE_MASK_9            0x0000194c</span>
<a name="l04629"></a>04629 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_VALUE_MASK_9_VALUE           (0xffffL&lt;&lt;0)</span>
<a name="l04630"></a>04630 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_VALUE_MASK_9_MASK            (0xffffL&lt;&lt;16)</span>
<a name="l04631"></a>04631 <span class="preprocessor"></span>
<a name="l04632"></a>04632 <span class="preprocessor">#define BNX2_RPM_RC_CNTL_10             0x00001950</span>
<a name="l04633"></a>04633 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_10_A                (0x3ffffL&lt;&lt;0)</span>
<a name="l04634"></a>04634 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_10_B                (0xfffL&lt;&lt;19)</span>
<a name="l04635"></a>04635 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_10_OFFSET_XI            (0xffL&lt;&lt;0)</span>
<a name="l04636"></a>04636 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_10_CLASS_XI             (0x7L&lt;&lt;8)</span>
<a name="l04637"></a>04637 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_10_PRIORITY_XI          (1L&lt;&lt;11)</span>
<a name="l04638"></a>04638 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_10_P4_XI            (1L&lt;&lt;12)</span>
<a name="l04639"></a>04639 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_10_HDR_TYPE_XI          (0x7L&lt;&lt;13)</span>
<a name="l04640"></a>04640 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_10_HDR_TYPE_START_XI        (0L&lt;&lt;13)</span>
<a name="l04641"></a>04641 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_10_HDR_TYPE_IP_XI       (1L&lt;&lt;13)</span>
<a name="l04642"></a>04642 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_10_HDR_TYPE_TCP_XI      (2L&lt;&lt;13)</span>
<a name="l04643"></a>04643 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_10_HDR_TYPE_UDP_XI      (3L&lt;&lt;13)</span>
<a name="l04644"></a>04644 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_10_HDR_TYPE_DATA_XI         (4L&lt;&lt;13)</span>
<a name="l04645"></a>04645 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_10_HDR_TYPE_TCP_UDP_XI      (5L&lt;&lt;13)</span>
<a name="l04646"></a>04646 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_10_HDR_TYPE_ICMPV6_XI       (6L&lt;&lt;13)</span>
<a name="l04647"></a>04647 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_10_COMP_XI          (0x3L&lt;&lt;16)</span>
<a name="l04648"></a>04648 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_10_COMP_EQUAL_XI        (0L&lt;&lt;16)</span>
<a name="l04649"></a>04649 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_10_COMP_NEQUAL_XI       (1L&lt;&lt;16)</span>
<a name="l04650"></a>04650 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_10_COMP_GREATER_XI      (2L&lt;&lt;16)</span>
<a name="l04651"></a>04651 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_10_COMP_LESS_XI         (3L&lt;&lt;16)</span>
<a name="l04652"></a>04652 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_10_MAP_XI           (1L&lt;&lt;18)</span>
<a name="l04653"></a>04653 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_10_SBIT_XI          (1L&lt;&lt;19)</span>
<a name="l04654"></a>04654 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_10_CMDSEL_XI            (0x1fL&lt;&lt;20)</span>
<a name="l04655"></a>04655 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_10_DISCARD_XI           (1L&lt;&lt;25)</span>
<a name="l04656"></a>04656 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_10_MASK_XI          (1L&lt;&lt;26)</span>
<a name="l04657"></a>04657 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_10_P1_XI            (1L&lt;&lt;27)</span>
<a name="l04658"></a>04658 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_10_P2_XI            (1L&lt;&lt;28)</span>
<a name="l04659"></a>04659 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_10_P3_XI            (1L&lt;&lt;29)</span>
<a name="l04660"></a>04660 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_10_NBIT_XI          (1L&lt;&lt;30)</span>
<a name="l04661"></a>04661 <span class="preprocessor"></span>
<a name="l04662"></a>04662 <span class="preprocessor">#define BNX2_RPM_RC_VALUE_MASK_10           0x00001954</span>
<a name="l04663"></a>04663 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_VALUE_MASK_10_VALUE          (0xffffL&lt;&lt;0)</span>
<a name="l04664"></a>04664 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_VALUE_MASK_10_MASK           (0xffffL&lt;&lt;16)</span>
<a name="l04665"></a>04665 <span class="preprocessor"></span>
<a name="l04666"></a>04666 <span class="preprocessor">#define BNX2_RPM_RC_CNTL_11             0x00001958</span>
<a name="l04667"></a>04667 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_11_A                (0x3ffffL&lt;&lt;0)</span>
<a name="l04668"></a>04668 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_11_B                (0xfffL&lt;&lt;19)</span>
<a name="l04669"></a>04669 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_11_OFFSET_XI            (0xffL&lt;&lt;0)</span>
<a name="l04670"></a>04670 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_11_CLASS_XI             (0x7L&lt;&lt;8)</span>
<a name="l04671"></a>04671 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_11_PRIORITY_XI          (1L&lt;&lt;11)</span>
<a name="l04672"></a>04672 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_11_P4_XI            (1L&lt;&lt;12)</span>
<a name="l04673"></a>04673 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_11_HDR_TYPE_XI          (0x7L&lt;&lt;13)</span>
<a name="l04674"></a>04674 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_11_HDR_TYPE_START_XI        (0L&lt;&lt;13)</span>
<a name="l04675"></a>04675 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_11_HDR_TYPE_IP_XI       (1L&lt;&lt;13)</span>
<a name="l04676"></a>04676 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_11_HDR_TYPE_TCP_XI      (2L&lt;&lt;13)</span>
<a name="l04677"></a>04677 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_11_HDR_TYPE_UDP_XI      (3L&lt;&lt;13)</span>
<a name="l04678"></a>04678 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_11_HDR_TYPE_DATA_XI         (4L&lt;&lt;13)</span>
<a name="l04679"></a>04679 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_11_HDR_TYPE_TCP_UDP_XI      (5L&lt;&lt;13)</span>
<a name="l04680"></a>04680 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_11_HDR_TYPE_ICMPV6_XI       (6L&lt;&lt;13)</span>
<a name="l04681"></a>04681 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_11_COMP_XI          (0x3L&lt;&lt;16)</span>
<a name="l04682"></a>04682 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_11_COMP_EQUAL_XI        (0L&lt;&lt;16)</span>
<a name="l04683"></a>04683 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_11_COMP_NEQUAL_XI       (1L&lt;&lt;16)</span>
<a name="l04684"></a>04684 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_11_COMP_GREATER_XI      (2L&lt;&lt;16)</span>
<a name="l04685"></a>04685 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_11_COMP_LESS_XI         (3L&lt;&lt;16)</span>
<a name="l04686"></a>04686 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_11_MAP_XI           (1L&lt;&lt;18)</span>
<a name="l04687"></a>04687 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_11_SBIT_XI          (1L&lt;&lt;19)</span>
<a name="l04688"></a>04688 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_11_CMDSEL_XI            (0x1fL&lt;&lt;20)</span>
<a name="l04689"></a>04689 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_11_DISCARD_XI           (1L&lt;&lt;25)</span>
<a name="l04690"></a>04690 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_11_MASK_XI          (1L&lt;&lt;26)</span>
<a name="l04691"></a>04691 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_11_P1_XI            (1L&lt;&lt;27)</span>
<a name="l04692"></a>04692 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_11_P2_XI            (1L&lt;&lt;28)</span>
<a name="l04693"></a>04693 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_11_P3_XI            (1L&lt;&lt;29)</span>
<a name="l04694"></a>04694 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_11_NBIT_XI          (1L&lt;&lt;30)</span>
<a name="l04695"></a>04695 <span class="preprocessor"></span>
<a name="l04696"></a>04696 <span class="preprocessor">#define BNX2_RPM_RC_VALUE_MASK_11           0x0000195c</span>
<a name="l04697"></a>04697 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_VALUE_MASK_11_VALUE          (0xffffL&lt;&lt;0)</span>
<a name="l04698"></a>04698 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_VALUE_MASK_11_MASK           (0xffffL&lt;&lt;16)</span>
<a name="l04699"></a>04699 <span class="preprocessor"></span>
<a name="l04700"></a>04700 <span class="preprocessor">#define BNX2_RPM_RC_CNTL_12             0x00001960</span>
<a name="l04701"></a>04701 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_12_A                (0x3ffffL&lt;&lt;0)</span>
<a name="l04702"></a>04702 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_12_B                (0xfffL&lt;&lt;19)</span>
<a name="l04703"></a>04703 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_12_OFFSET_XI            (0xffL&lt;&lt;0)</span>
<a name="l04704"></a>04704 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_12_CLASS_XI             (0x7L&lt;&lt;8)</span>
<a name="l04705"></a>04705 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_12_PRIORITY_XI          (1L&lt;&lt;11)</span>
<a name="l04706"></a>04706 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_12_P4_XI            (1L&lt;&lt;12)</span>
<a name="l04707"></a>04707 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_12_HDR_TYPE_XI          (0x7L&lt;&lt;13)</span>
<a name="l04708"></a>04708 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_12_HDR_TYPE_START_XI        (0L&lt;&lt;13)</span>
<a name="l04709"></a>04709 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_12_HDR_TYPE_IP_XI       (1L&lt;&lt;13)</span>
<a name="l04710"></a>04710 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_12_HDR_TYPE_TCP_XI      (2L&lt;&lt;13)</span>
<a name="l04711"></a>04711 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_12_HDR_TYPE_UDP_XI      (3L&lt;&lt;13)</span>
<a name="l04712"></a>04712 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_12_HDR_TYPE_DATA_XI         (4L&lt;&lt;13)</span>
<a name="l04713"></a>04713 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_12_HDR_TYPE_TCP_UDP_XI      (5L&lt;&lt;13)</span>
<a name="l04714"></a>04714 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_12_HDR_TYPE_ICMPV6_XI       (6L&lt;&lt;13)</span>
<a name="l04715"></a>04715 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_12_COMP_XI          (0x3L&lt;&lt;16)</span>
<a name="l04716"></a>04716 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_12_COMP_EQUAL_XI        (0L&lt;&lt;16)</span>
<a name="l04717"></a>04717 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_12_COMP_NEQUAL_XI       (1L&lt;&lt;16)</span>
<a name="l04718"></a>04718 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_12_COMP_GREATER_XI      (2L&lt;&lt;16)</span>
<a name="l04719"></a>04719 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_12_COMP_LESS_XI         (3L&lt;&lt;16)</span>
<a name="l04720"></a>04720 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_12_MAP_XI           (1L&lt;&lt;18)</span>
<a name="l04721"></a>04721 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_12_SBIT_XI          (1L&lt;&lt;19)</span>
<a name="l04722"></a>04722 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_12_CMDSEL_XI            (0x1fL&lt;&lt;20)</span>
<a name="l04723"></a>04723 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_12_DISCARD_XI           (1L&lt;&lt;25)</span>
<a name="l04724"></a>04724 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_12_MASK_XI          (1L&lt;&lt;26)</span>
<a name="l04725"></a>04725 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_12_P1_XI            (1L&lt;&lt;27)</span>
<a name="l04726"></a>04726 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_12_P2_XI            (1L&lt;&lt;28)</span>
<a name="l04727"></a>04727 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_12_P3_XI            (1L&lt;&lt;29)</span>
<a name="l04728"></a>04728 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_12_NBIT_XI          (1L&lt;&lt;30)</span>
<a name="l04729"></a>04729 <span class="preprocessor"></span>
<a name="l04730"></a>04730 <span class="preprocessor">#define BNX2_RPM_RC_VALUE_MASK_12           0x00001964</span>
<a name="l04731"></a>04731 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_VALUE_MASK_12_VALUE          (0xffffL&lt;&lt;0)</span>
<a name="l04732"></a>04732 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_VALUE_MASK_12_MASK           (0xffffL&lt;&lt;16)</span>
<a name="l04733"></a>04733 <span class="preprocessor"></span>
<a name="l04734"></a>04734 <span class="preprocessor">#define BNX2_RPM_RC_CNTL_13             0x00001968</span>
<a name="l04735"></a>04735 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_13_A                (0x3ffffL&lt;&lt;0)</span>
<a name="l04736"></a>04736 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_13_B                (0xfffL&lt;&lt;19)</span>
<a name="l04737"></a>04737 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_13_OFFSET_XI            (0xffL&lt;&lt;0)</span>
<a name="l04738"></a>04738 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_13_CLASS_XI             (0x7L&lt;&lt;8)</span>
<a name="l04739"></a>04739 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_13_PRIORITY_XI          (1L&lt;&lt;11)</span>
<a name="l04740"></a>04740 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_13_P4_XI            (1L&lt;&lt;12)</span>
<a name="l04741"></a>04741 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_13_HDR_TYPE_XI          (0x7L&lt;&lt;13)</span>
<a name="l04742"></a>04742 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_13_HDR_TYPE_START_XI        (0L&lt;&lt;13)</span>
<a name="l04743"></a>04743 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_13_HDR_TYPE_IP_XI       (1L&lt;&lt;13)</span>
<a name="l04744"></a>04744 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_13_HDR_TYPE_TCP_XI      (2L&lt;&lt;13)</span>
<a name="l04745"></a>04745 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_13_HDR_TYPE_UDP_XI      (3L&lt;&lt;13)</span>
<a name="l04746"></a>04746 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_13_HDR_TYPE_DATA_XI         (4L&lt;&lt;13)</span>
<a name="l04747"></a>04747 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_13_HDR_TYPE_TCP_UDP_XI      (5L&lt;&lt;13)</span>
<a name="l04748"></a>04748 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_13_HDR_TYPE_ICMPV6_XI       (6L&lt;&lt;13)</span>
<a name="l04749"></a>04749 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_13_COMP_XI          (0x3L&lt;&lt;16)</span>
<a name="l04750"></a>04750 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_13_COMP_EQUAL_XI        (0L&lt;&lt;16)</span>
<a name="l04751"></a>04751 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_13_COMP_NEQUAL_XI       (1L&lt;&lt;16)</span>
<a name="l04752"></a>04752 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_13_COMP_GREATER_XI      (2L&lt;&lt;16)</span>
<a name="l04753"></a>04753 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_13_COMP_LESS_XI         (3L&lt;&lt;16)</span>
<a name="l04754"></a>04754 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_13_MAP_XI           (1L&lt;&lt;18)</span>
<a name="l04755"></a>04755 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_13_SBIT_XI          (1L&lt;&lt;19)</span>
<a name="l04756"></a>04756 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_13_CMDSEL_XI            (0x1fL&lt;&lt;20)</span>
<a name="l04757"></a>04757 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_13_DISCARD_XI           (1L&lt;&lt;25)</span>
<a name="l04758"></a>04758 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_13_MASK_XI          (1L&lt;&lt;26)</span>
<a name="l04759"></a>04759 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_13_P1_XI            (1L&lt;&lt;27)</span>
<a name="l04760"></a>04760 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_13_P2_XI            (1L&lt;&lt;28)</span>
<a name="l04761"></a>04761 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_13_P3_XI            (1L&lt;&lt;29)</span>
<a name="l04762"></a>04762 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_13_NBIT_XI          (1L&lt;&lt;30)</span>
<a name="l04763"></a>04763 <span class="preprocessor"></span>
<a name="l04764"></a>04764 <span class="preprocessor">#define BNX2_RPM_RC_VALUE_MASK_13           0x0000196c</span>
<a name="l04765"></a>04765 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_VALUE_MASK_13_VALUE          (0xffffL&lt;&lt;0)</span>
<a name="l04766"></a>04766 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_VALUE_MASK_13_MASK           (0xffffL&lt;&lt;16)</span>
<a name="l04767"></a>04767 <span class="preprocessor"></span>
<a name="l04768"></a>04768 <span class="preprocessor">#define BNX2_RPM_RC_CNTL_14             0x00001970</span>
<a name="l04769"></a>04769 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_14_A                (0x3ffffL&lt;&lt;0)</span>
<a name="l04770"></a>04770 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_14_B                (0xfffL&lt;&lt;19)</span>
<a name="l04771"></a>04771 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_14_OFFSET_XI            (0xffL&lt;&lt;0)</span>
<a name="l04772"></a>04772 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_14_CLASS_XI             (0x7L&lt;&lt;8)</span>
<a name="l04773"></a>04773 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_14_PRIORITY_XI          (1L&lt;&lt;11)</span>
<a name="l04774"></a>04774 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_14_P4_XI            (1L&lt;&lt;12)</span>
<a name="l04775"></a>04775 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_14_HDR_TYPE_XI          (0x7L&lt;&lt;13)</span>
<a name="l04776"></a>04776 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_14_HDR_TYPE_START_XI        (0L&lt;&lt;13)</span>
<a name="l04777"></a>04777 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_14_HDR_TYPE_IP_XI       (1L&lt;&lt;13)</span>
<a name="l04778"></a>04778 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_14_HDR_TYPE_TCP_XI      (2L&lt;&lt;13)</span>
<a name="l04779"></a>04779 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_14_HDR_TYPE_UDP_XI      (3L&lt;&lt;13)</span>
<a name="l04780"></a>04780 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_14_HDR_TYPE_DATA_XI         (4L&lt;&lt;13)</span>
<a name="l04781"></a>04781 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_14_HDR_TYPE_TCP_UDP_XI      (5L&lt;&lt;13)</span>
<a name="l04782"></a>04782 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_14_HDR_TYPE_ICMPV6_XI       (6L&lt;&lt;13)</span>
<a name="l04783"></a>04783 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_14_COMP_XI          (0x3L&lt;&lt;16)</span>
<a name="l04784"></a>04784 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_14_COMP_EQUAL_XI        (0L&lt;&lt;16)</span>
<a name="l04785"></a>04785 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_14_COMP_NEQUAL_XI       (1L&lt;&lt;16)</span>
<a name="l04786"></a>04786 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_14_COMP_GREATER_XI      (2L&lt;&lt;16)</span>
<a name="l04787"></a>04787 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_14_COMP_LESS_XI         (3L&lt;&lt;16)</span>
<a name="l04788"></a>04788 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_14_MAP_XI           (1L&lt;&lt;18)</span>
<a name="l04789"></a>04789 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_14_SBIT_XI          (1L&lt;&lt;19)</span>
<a name="l04790"></a>04790 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_14_CMDSEL_XI            (0x1fL&lt;&lt;20)</span>
<a name="l04791"></a>04791 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_14_DISCARD_XI           (1L&lt;&lt;25)</span>
<a name="l04792"></a>04792 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_14_MASK_XI          (1L&lt;&lt;26)</span>
<a name="l04793"></a>04793 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_14_P1_XI            (1L&lt;&lt;27)</span>
<a name="l04794"></a>04794 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_14_P2_XI            (1L&lt;&lt;28)</span>
<a name="l04795"></a>04795 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_14_P3_XI            (1L&lt;&lt;29)</span>
<a name="l04796"></a>04796 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_14_NBIT_XI          (1L&lt;&lt;30)</span>
<a name="l04797"></a>04797 <span class="preprocessor"></span>
<a name="l04798"></a>04798 <span class="preprocessor">#define BNX2_RPM_RC_VALUE_MASK_14           0x00001974</span>
<a name="l04799"></a>04799 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_VALUE_MASK_14_VALUE          (0xffffL&lt;&lt;0)</span>
<a name="l04800"></a>04800 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_VALUE_MASK_14_MASK           (0xffffL&lt;&lt;16)</span>
<a name="l04801"></a>04801 <span class="preprocessor"></span>
<a name="l04802"></a>04802 <span class="preprocessor">#define BNX2_RPM_RC_CNTL_15             0x00001978</span>
<a name="l04803"></a>04803 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_15_A                (0x3ffffL&lt;&lt;0)</span>
<a name="l04804"></a>04804 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_15_B                (0xfffL&lt;&lt;19)</span>
<a name="l04805"></a>04805 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_15_OFFSET_XI            (0xffL&lt;&lt;0)</span>
<a name="l04806"></a>04806 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_15_CLASS_XI             (0x7L&lt;&lt;8)</span>
<a name="l04807"></a>04807 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_15_PRIORITY_XI          (1L&lt;&lt;11)</span>
<a name="l04808"></a>04808 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_15_P4_XI            (1L&lt;&lt;12)</span>
<a name="l04809"></a>04809 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_15_HDR_TYPE_XI          (0x7L&lt;&lt;13)</span>
<a name="l04810"></a>04810 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_15_HDR_TYPE_START_XI        (0L&lt;&lt;13)</span>
<a name="l04811"></a>04811 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_15_HDR_TYPE_IP_XI       (1L&lt;&lt;13)</span>
<a name="l04812"></a>04812 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_15_HDR_TYPE_TCP_XI      (2L&lt;&lt;13)</span>
<a name="l04813"></a>04813 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_15_HDR_TYPE_UDP_XI      (3L&lt;&lt;13)</span>
<a name="l04814"></a>04814 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_15_HDR_TYPE_DATA_XI         (4L&lt;&lt;13)</span>
<a name="l04815"></a>04815 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_15_HDR_TYPE_TCP_UDP_XI      (5L&lt;&lt;13)</span>
<a name="l04816"></a>04816 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_15_HDR_TYPE_ICMPV6_XI       (6L&lt;&lt;13)</span>
<a name="l04817"></a>04817 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_15_COMP_XI          (0x3L&lt;&lt;16)</span>
<a name="l04818"></a>04818 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_15_COMP_EQUAL_XI        (0L&lt;&lt;16)</span>
<a name="l04819"></a>04819 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_15_COMP_NEQUAL_XI       (1L&lt;&lt;16)</span>
<a name="l04820"></a>04820 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_15_COMP_GREATER_XI      (2L&lt;&lt;16)</span>
<a name="l04821"></a>04821 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_15_COMP_LESS_XI         (3L&lt;&lt;16)</span>
<a name="l04822"></a>04822 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_15_MAP_XI           (1L&lt;&lt;18)</span>
<a name="l04823"></a>04823 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_15_SBIT_XI          (1L&lt;&lt;19)</span>
<a name="l04824"></a>04824 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_15_CMDSEL_XI            (0x1fL&lt;&lt;20)</span>
<a name="l04825"></a>04825 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_15_DISCARD_XI           (1L&lt;&lt;25)</span>
<a name="l04826"></a>04826 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_15_MASK_XI          (1L&lt;&lt;26)</span>
<a name="l04827"></a>04827 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_15_P1_XI            (1L&lt;&lt;27)</span>
<a name="l04828"></a>04828 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_15_P2_XI            (1L&lt;&lt;28)</span>
<a name="l04829"></a>04829 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_15_P3_XI            (1L&lt;&lt;29)</span>
<a name="l04830"></a>04830 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CNTL_15_NBIT_XI          (1L&lt;&lt;30)</span>
<a name="l04831"></a>04831 <span class="preprocessor"></span>
<a name="l04832"></a>04832 <span class="preprocessor">#define BNX2_RPM_RC_VALUE_MASK_15           0x0000197c</span>
<a name="l04833"></a>04833 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_VALUE_MASK_15_VALUE          (0xffffL&lt;&lt;0)</span>
<a name="l04834"></a>04834 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_VALUE_MASK_15_MASK           (0xffffL&lt;&lt;16)</span>
<a name="l04835"></a>04835 <span class="preprocessor"></span>
<a name="l04836"></a>04836 <span class="preprocessor">#define BNX2_RPM_RC_CONFIG              0x00001980</span>
<a name="l04837"></a>04837 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CONFIG_RULE_ENABLE           (0xffffL&lt;&lt;0)</span>
<a name="l04838"></a>04838 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CONFIG_RULE_ENABLE_XI        (0xfffffL&lt;&lt;0)</span>
<a name="l04839"></a>04839 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CONFIG_DEF_CLASS             (0x7L&lt;&lt;24)</span>
<a name="l04840"></a>04840 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_RC_CONFIG_KNUM_OVERWRITE        (1L&lt;&lt;31)</span>
<a name="l04841"></a>04841 <span class="preprocessor"></span>
<a name="l04842"></a>04842 <span class="preprocessor">#define BNX2_RPM_DEBUG0                 0x00001984</span>
<a name="l04843"></a>04843 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG0_FM_BCNT              (0xffffL&lt;&lt;0)</span>
<a name="l04844"></a>04844 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG0_T_DATA_OFST_VLD          (1L&lt;&lt;16)</span>
<a name="l04845"></a>04845 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG0_T_UDP_OFST_VLD           (1L&lt;&lt;17)</span>
<a name="l04846"></a>04846 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG0_T_TCP_OFST_VLD           (1L&lt;&lt;18)</span>
<a name="l04847"></a>04847 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG0_T_IP_OFST_VLD            (1L&lt;&lt;19)</span>
<a name="l04848"></a>04848 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG0_IP_MORE_FRGMT            (1L&lt;&lt;20)</span>
<a name="l04849"></a>04849 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG0_T_IP_NO_TCP_UDP_HDR      (1L&lt;&lt;21)</span>
<a name="l04850"></a>04850 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG0_LLC_SNAP             (1L&lt;&lt;22)</span>
<a name="l04851"></a>04851 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG0_FM_STARTED           (1L&lt;&lt;23)</span>
<a name="l04852"></a>04852 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG0_DONE                 (1L&lt;&lt;24)</span>
<a name="l04853"></a>04853 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG0_WAIT_4_DONE          (1L&lt;&lt;25)</span>
<a name="l04854"></a>04854 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG0_USE_TPBUF_CKSUM          (1L&lt;&lt;26)</span>
<a name="l04855"></a>04855 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG0_RX_NO_PSD_HDR_CKSUM      (1L&lt;&lt;27)</span>
<a name="l04856"></a>04856 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG0_IGNORE_VLAN          (1L&lt;&lt;28)</span>
<a name="l04857"></a>04857 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG0_RP_ENA_ACTIVE            (1L&lt;&lt;31)</span>
<a name="l04858"></a>04858 <span class="preprocessor"></span>
<a name="l04859"></a>04859 <span class="preprocessor">#define BNX2_RPM_DEBUG1                 0x00001988</span>
<a name="l04860"></a>04860 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG1_FSM_CUR_ST           (0xffffL&lt;&lt;0)</span>
<a name="l04861"></a>04861 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG1_FSM_CUR_ST_IDLE          (0L&lt;&lt;0)</span>
<a name="l04862"></a>04862 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG1_FSM_CUR_ST_ETYPE_B6_ALL      (1L&lt;&lt;0)</span>
<a name="l04863"></a>04863 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG1_FSM_CUR_ST_ETYPE_B2_IPLLC    (2L&lt;&lt;0)</span>
<a name="l04864"></a>04864 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG1_FSM_CUR_ST_ETYPE_B6_IP       (4L&lt;&lt;0)</span>
<a name="l04865"></a>04865 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG1_FSM_CUR_ST_ETYPE_B2_IP       (8L&lt;&lt;0)</span>
<a name="l04866"></a>04866 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG1_FSM_CUR_ST_IP_START      (16L&lt;&lt;0)</span>
<a name="l04867"></a>04867 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG1_FSM_CUR_ST_IP            (32L&lt;&lt;0)</span>
<a name="l04868"></a>04868 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG1_FSM_CUR_ST_TCP           (64L&lt;&lt;0)</span>
<a name="l04869"></a>04869 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG1_FSM_CUR_ST_UDP           (128L&lt;&lt;0)</span>
<a name="l04870"></a>04870 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG1_FSM_CUR_ST_AH            (256L&lt;&lt;0)</span>
<a name="l04871"></a>04871 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG1_FSM_CUR_ST_ESP           (512L&lt;&lt;0)</span>
<a name="l04872"></a>04872 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG1_FSM_CUR_ST_ESP_PAYLOAD       (1024L&lt;&lt;0)</span>
<a name="l04873"></a>04873 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG1_FSM_CUR_ST_DATA          (2048L&lt;&lt;0)</span>
<a name="l04874"></a>04874 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG1_FSM_CUR_ST_ADD_CARRY         (0x2000L&lt;&lt;0)</span>
<a name="l04875"></a>04875 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG1_FSM_CUR_ST_ADD_CARRYOUT      (0x4000L&lt;&lt;0)</span>
<a name="l04876"></a>04876 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG1_FSM_CUR_ST_LATCH_RESULT      (0x8000L&lt;&lt;0)</span>
<a name="l04877"></a>04877 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG1_HDR_BCNT             (0x7ffL&lt;&lt;16)</span>
<a name="l04878"></a>04878 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG1_UNKNOWN_ETYPE_D          (1L&lt;&lt;28)</span>
<a name="l04879"></a>04879 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG1_VLAN_REMOVED_D2          (1L&lt;&lt;29)</span>
<a name="l04880"></a>04880 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG1_VLAN_REMOVED_D1          (1L&lt;&lt;30)</span>
<a name="l04881"></a>04881 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG1_EOF_0XTRA_WD             (1L&lt;&lt;31)</span>
<a name="l04882"></a>04882 <span class="preprocessor"></span>
<a name="l04883"></a>04883 <span class="preprocessor">#define BNX2_RPM_DEBUG2                 0x0000198c</span>
<a name="l04884"></a>04884 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG2_CMD_HIT_VEC          (0xffffL&lt;&lt;0)</span>
<a name="l04885"></a>04885 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG2_IP_BCNT              (0xffL&lt;&lt;16)</span>
<a name="l04886"></a>04886 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG2_THIS_CMD_M4          (1L&lt;&lt;24)</span>
<a name="l04887"></a>04887 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG2_THIS_CMD_M3          (1L&lt;&lt;25)</span>
<a name="l04888"></a>04888 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG2_THIS_CMD_M2          (1L&lt;&lt;26)</span>
<a name="l04889"></a>04889 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG2_THIS_CMD_M1          (1L&lt;&lt;27)</span>
<a name="l04890"></a>04890 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG2_IPIPE_EMPTY          (1L&lt;&lt;28)</span>
<a name="l04891"></a>04891 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG2_FM_DISCARD           (1L&lt;&lt;29)</span>
<a name="l04892"></a>04892 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG2_LAST_RULE_IN_FM_D2       (1L&lt;&lt;30)</span>
<a name="l04893"></a>04893 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG2_LAST_RULE_IN_FM_D1       (1L&lt;&lt;31)</span>
<a name="l04894"></a>04894 <span class="preprocessor"></span>
<a name="l04895"></a>04895 <span class="preprocessor">#define BNX2_RPM_DEBUG3                 0x00001990</span>
<a name="l04896"></a>04896 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG3_AVAIL_MBUF_PTR           (0x1ffL&lt;&lt;0)</span>
<a name="l04897"></a>04897 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG3_RDE_RLUPQ_WR_REQ_INT         (1L&lt;&lt;9)</span>
<a name="l04898"></a>04898 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG3_RDE_RBUF_WR_LAST_INT         (1L&lt;&lt;10)</span>
<a name="l04899"></a>04899 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG3_RDE_RBUF_WR_REQ_INT      (1L&lt;&lt;11)</span>
<a name="l04900"></a>04900 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG3_RDE_RBUF_FREE_REQ        (1L&lt;&lt;12)</span>
<a name="l04901"></a>04901 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG3_RDE_RBUF_ALLOC_REQ       (1L&lt;&lt;13)</span>
<a name="l04902"></a>04902 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG3_DFSM_MBUF_NOTAVAIL       (1L&lt;&lt;14)</span>
<a name="l04903"></a>04903 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG3_RBUF_RDE_SOF_DROP        (1L&lt;&lt;15)</span>
<a name="l04904"></a>04904 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG3_DFIFO_VLD_ENTRY_CT       (0xfL&lt;&lt;16)</span>
<a name="l04905"></a>04905 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG3_RDE_SRC_FIFO_ALMFULL         (1L&lt;&lt;21)</span>
<a name="l04906"></a>04906 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG3_DROP_NXT_VLD             (1L&lt;&lt;22)</span>
<a name="l04907"></a>04907 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG3_DROP_NXT             (1L&lt;&lt;23)</span>
<a name="l04908"></a>04908 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG3_FTQ_FSM              (0x3L&lt;&lt;24)</span>
<a name="l04909"></a>04909 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG3_FTQ_FSM_IDLE             (0x0L&lt;&lt;24)</span>
<a name="l04910"></a>04910 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG3_FTQ_FSM_WAIT_ACK         (0x1L&lt;&lt;24)</span>
<a name="l04911"></a>04911 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG3_FTQ_FSM_WAIT_FREE        (0x2L&lt;&lt;24)</span>
<a name="l04912"></a>04912 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG3_MBWRITE_FSM          (0x3L&lt;&lt;26)</span>
<a name="l04913"></a>04913 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG3_MBWRITE_FSM_WAIT_SOF         (0x0L&lt;&lt;26)</span>
<a name="l04914"></a>04914 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG3_MBWRITE_FSM_GET_MBUF         (0x1L&lt;&lt;26)</span>
<a name="l04915"></a>04915 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG3_MBWRITE_FSM_DMA_DATA         (0x2L&lt;&lt;26)</span>
<a name="l04916"></a>04916 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG3_MBWRITE_FSM_WAIT_DATA        (0x3L&lt;&lt;26)</span>
<a name="l04917"></a>04917 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG3_MBWRITE_FSM_WAIT_EOF         (0x4L&lt;&lt;26)</span>
<a name="l04918"></a>04918 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG3_MBWRITE_FSM_WAIT_MF_ACK      (0x5L&lt;&lt;26)</span>
<a name="l04919"></a>04919 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG3_MBWRITE_FSM_WAIT_DROP_NXT_VLD    (0x6L&lt;&lt;26)</span>
<a name="l04920"></a>04920 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG3_MBWRITE_FSM_DONE         (0x7L&lt;&lt;26)</span>
<a name="l04921"></a>04921 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG3_MBFREE_FSM           (1L&lt;&lt;29)</span>
<a name="l04922"></a>04922 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG3_MBFREE_FSM_IDLE          (0L&lt;&lt;29)</span>
<a name="l04923"></a>04923 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG3_MBFREE_FSM_WAIT_ACK      (1L&lt;&lt;29)</span>
<a name="l04924"></a>04924 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG3_MBALLOC_FSM          (1L&lt;&lt;30)</span>
<a name="l04925"></a>04925 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG3_MBALLOC_FSM_ET_MBUF      (0x0L&lt;&lt;30)</span>
<a name="l04926"></a>04926 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG3_MBALLOC_FSM_IVE_MBUF         (0x1L&lt;&lt;30)</span>
<a name="l04927"></a>04927 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG3_CCODE_EOF_ERROR          (1L&lt;&lt;31)</span>
<a name="l04928"></a>04928 <span class="preprocessor"></span>
<a name="l04929"></a>04929 <span class="preprocessor">#define BNX2_RPM_DEBUG4                 0x00001994</span>
<a name="l04930"></a>04930 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG4_DFSM_MBUF_CLUSTER        (0x1ffffffL&lt;&lt;0)</span>
<a name="l04931"></a>04931 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG4_DFIFO_CUR_CCODE          (0x7L&lt;&lt;25)</span>
<a name="l04932"></a>04932 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG4_MBWRITE_FSM          (0x7L&lt;&lt;28)</span>
<a name="l04933"></a>04933 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG4_DFIFO_EMPTY          (1L&lt;&lt;31)</span>
<a name="l04934"></a>04934 <span class="preprocessor"></span>
<a name="l04935"></a>04935 <span class="preprocessor">#define BNX2_RPM_DEBUG5                 0x00001998</span>
<a name="l04936"></a>04936 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG5_RDROP_WPTR           (0x1fL&lt;&lt;0)</span>
<a name="l04937"></a>04937 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG5_RDROP_ACPI_RPTR          (0x1fL&lt;&lt;5)</span>
<a name="l04938"></a>04938 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG5_RDROP_MC_RPTR            (0x1fL&lt;&lt;10)</span>
<a name="l04939"></a>04939 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG5_RDROP_RC_RPTR            (0x1fL&lt;&lt;15)</span>
<a name="l04940"></a>04940 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG5_RDROP_ACPI_EMPTY         (1L&lt;&lt;20)</span>
<a name="l04941"></a>04941 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG5_RDROP_MC_EMPTY           (1L&lt;&lt;21)</span>
<a name="l04942"></a>04942 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG5_RDROP_AEOF_VEC_AT_RDROP_MC_RPTR  (1L&lt;&lt;22)</span>
<a name="l04943"></a>04943 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG5_HOLDREG_WOL_DROP_INT         (1L&lt;&lt;23)</span>
<a name="l04944"></a>04944 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG5_HOLDREG_DISCARD          (1L&lt;&lt;24)</span>
<a name="l04945"></a>04945 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG5_HOLDREG_MBUF_NOTAVAIL        (1L&lt;&lt;25)</span>
<a name="l04946"></a>04946 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG5_HOLDREG_MC_EMPTY         (1L&lt;&lt;26)</span>
<a name="l04947"></a>04947 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG5_HOLDREG_RC_EMPTY         (1L&lt;&lt;27)</span>
<a name="l04948"></a>04948 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG5_HOLDREG_FC_EMPTY         (1L&lt;&lt;28)</span>
<a name="l04949"></a>04949 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG5_HOLDREG_ACPI_EMPTY       (1L&lt;&lt;29)</span>
<a name="l04950"></a>04950 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG5_HOLDREG_FULL_T           (1L&lt;&lt;30)</span>
<a name="l04951"></a>04951 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG5_HOLDREG_RD           (1L&lt;&lt;31)</span>
<a name="l04952"></a>04952 <span class="preprocessor"></span>
<a name="l04953"></a>04953 <span class="preprocessor">#define BNX2_RPM_DEBUG6                 0x0000199c</span>
<a name="l04954"></a>04954 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG6_ACPI_VEC             (0xffffL&lt;&lt;0)</span>
<a name="l04955"></a>04955 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG6_VEC              (0xffffL&lt;&lt;16)</span>
<a name="l04956"></a>04956 <span class="preprocessor"></span>
<a name="l04957"></a>04957 <span class="preprocessor">#define BNX2_RPM_DEBUG7                 0x000019a0</span>
<a name="l04958"></a>04958 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG7_RPM_DBG7_LAST_CRC        (0xffffffffL&lt;&lt;0)</span>
<a name="l04959"></a>04959 <span class="preprocessor"></span>
<a name="l04960"></a>04960 <span class="preprocessor">#define BNX2_RPM_DEBUG8                 0x000019a4</span>
<a name="l04961"></a>04961 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG8_PS_ACPI_FSM          (0xfL&lt;&lt;0)</span>
<a name="l04962"></a>04962 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG8_PS_ACPI_FSM_IDLE         (0L&lt;&lt;0)</span>
<a name="l04963"></a>04963 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG8_PS_ACPI_FSM_SOF_W1_ADDR      (1L&lt;&lt;0)</span>
<a name="l04964"></a>04964 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG8_PS_ACPI_FSM_SOF_W2_ADDR      (2L&lt;&lt;0)</span>
<a name="l04965"></a>04965 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG8_PS_ACPI_FSM_SOF_W3_ADDR      (3L&lt;&lt;0)</span>
<a name="l04966"></a>04966 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG8_PS_ACPI_FSM_SOF_WAIT_THBUF   (4L&lt;&lt;0)</span>
<a name="l04967"></a>04967 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG8_PS_ACPI_FSM_W3_DATA      (5L&lt;&lt;0)</span>
<a name="l04968"></a>04968 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG8_PS_ACPI_FSM_W0_ADDR      (6L&lt;&lt;0)</span>
<a name="l04969"></a>04969 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG8_PS_ACPI_FSM_W1_ADDR      (7L&lt;&lt;0)</span>
<a name="l04970"></a>04970 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG8_PS_ACPI_FSM_W2_ADDR      (8L&lt;&lt;0)</span>
<a name="l04971"></a>04971 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG8_PS_ACPI_FSM_W3_ADDR      (9L&lt;&lt;0)</span>
<a name="l04972"></a>04972 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG8_PS_ACPI_FSM_WAIT_THBUF       (10L&lt;&lt;0)</span>
<a name="l04973"></a>04973 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG8_COMPARE_AT_W0            (1L&lt;&lt;4)</span>
<a name="l04974"></a>04974 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG8_COMPARE_AT_W3_DATA       (1L&lt;&lt;5)</span>
<a name="l04975"></a>04975 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG8_COMPARE_AT_SOF_WAIT      (1L&lt;&lt;6)</span>
<a name="l04976"></a>04976 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG8_COMPARE_AT_SOF_W3        (1L&lt;&lt;7)</span>
<a name="l04977"></a>04977 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG8_COMPARE_AT_SOF_W2        (1L&lt;&lt;8)</span>
<a name="l04978"></a>04978 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG8_EOF_W_LTEQ6_VLDBYTES         (1L&lt;&lt;9)</span>
<a name="l04979"></a>04979 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG8_EOF_W_LTEQ4_VLDBYTES         (1L&lt;&lt;10)</span>
<a name="l04980"></a>04980 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG8_NXT_EOF_W_12_VLDBYTES        (1L&lt;&lt;11)</span>
<a name="l04981"></a>04981 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG8_EOF_DET              (1L&lt;&lt;12)</span>
<a name="l04982"></a>04982 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG8_SOF_DET              (1L&lt;&lt;13)</span>
<a name="l04983"></a>04983 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG8_WAIT_4_SOF           (1L&lt;&lt;14)</span>
<a name="l04984"></a>04984 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG8_ALL_DONE             (1L&lt;&lt;15)</span>
<a name="l04985"></a>04985 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG8_THBUF_ADDR           (0x7fL&lt;&lt;16)</span>
<a name="l04986"></a>04986 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG8_BYTE_CTR             (0xffL&lt;&lt;24)</span>
<a name="l04987"></a>04987 <span class="preprocessor"></span>
<a name="l04988"></a>04988 <span class="preprocessor">#define BNX2_RPM_DEBUG9                 0x000019a8</span>
<a name="l04989"></a>04989 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG9_OUTFIFO_COUNT            (0x7L&lt;&lt;0)</span>
<a name="l04990"></a>04990 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG9_RDE_ACPI_RDY             (1L&lt;&lt;3)</span>
<a name="l04991"></a>04991 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG9_VLD_RD_ENTRY_CT          (0x7L&lt;&lt;4)</span>
<a name="l04992"></a>04992 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG9_OUTFIFO_OVERRUN_OCCURRED     (1L&lt;&lt;28)</span>
<a name="l04993"></a>04993 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG9_INFIFO_OVERRUN_OCCURRED      (1L&lt;&lt;29)</span>
<a name="l04994"></a>04994 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG9_ACPI_MATCH_INT           (1L&lt;&lt;30)</span>
<a name="l04995"></a>04995 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG9_ACPI_ENABLE_SYN          (1L&lt;&lt;31)</span>
<a name="l04996"></a>04996 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG9_BEMEM_R_XI           (0x1fL&lt;&lt;0)</span>
<a name="l04997"></a>04997 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG9_EO_XI                (1L&lt;&lt;5)</span>
<a name="l04998"></a>04998 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG9_AEOF_DE_XI           (1L&lt;&lt;6)</span>
<a name="l04999"></a>04999 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG9_SO_XI                (1L&lt;&lt;7)</span>
<a name="l05000"></a>05000 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG9_WD64_CT_XI           (0x1fL&lt;&lt;8)</span>
<a name="l05001"></a>05001 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG9_EOF_VLDBYTE_XI           (0x7L&lt;&lt;13)</span>
<a name="l05002"></a>05002 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG9_ACPI_RDE_PAT_ID_XI       (0xfL&lt;&lt;16)</span>
<a name="l05003"></a>05003 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG9_CALCRC_RESULT_XI         (0x3ffL&lt;&lt;20)</span>
<a name="l05004"></a>05004 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG9_DATA_IN_VL_XI            (1L&lt;&lt;30)</span>
<a name="l05005"></a>05005 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_DEBUG9_CALCRC_BUFFER_VLD_XI         (1L&lt;&lt;31)</span>
<a name="l05006"></a>05006 <span class="preprocessor"></span>
<a name="l05007"></a>05007 <span class="preprocessor">#define BNX2_RPM_ACPI_DBG_BUF_W00           0x000019c0</span>
<a name="l05008"></a>05008 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_ACPI_DBG_BUF_W01           0x000019c4</span>
<a name="l05009"></a>05009 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_ACPI_DBG_BUF_W02           0x000019c8</span>
<a name="l05010"></a>05010 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_ACPI_DBG_BUF_W03           0x000019cc</span>
<a name="l05011"></a>05011 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_ACPI_DBG_BUF_W10           0x000019d0</span>
<a name="l05012"></a>05012 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_ACPI_DBG_BUF_W11           0x000019d4</span>
<a name="l05013"></a>05013 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_ACPI_DBG_BUF_W12           0x000019d8</span>
<a name="l05014"></a>05014 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_ACPI_DBG_BUF_W13           0x000019dc</span>
<a name="l05015"></a>05015 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_ACPI_DBG_BUF_W20           0x000019e0</span>
<a name="l05016"></a>05016 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_ACPI_DBG_BUF_W21           0x000019e4</span>
<a name="l05017"></a>05017 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_ACPI_DBG_BUF_W22           0x000019e8</span>
<a name="l05018"></a>05018 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_ACPI_DBG_BUF_W23           0x000019ec</span>
<a name="l05019"></a>05019 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_ACPI_DBG_BUF_W30           0x000019f0</span>
<a name="l05020"></a>05020 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_ACPI_DBG_BUF_W31           0x000019f4</span>
<a name="l05021"></a>05021 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_ACPI_DBG_BUF_W32           0x000019f8</span>
<a name="l05022"></a>05022 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_ACPI_DBG_BUF_W33           0x000019fc</span>
<a name="l05023"></a>05023 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_ACPI_BYTE_ENABLE_CTRL          0x00001a00</span>
<a name="l05024"></a>05024 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_ACPI_BYTE_ENABLE_CTRL_BYTE_ADDRESS  (0xffffL&lt;&lt;0)</span>
<a name="l05025"></a>05025 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_ACPI_BYTE_ENABLE_CTRL_DEBUGRD       (1L&lt;&lt;28)</span>
<a name="l05026"></a>05026 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_ACPI_BYTE_ENABLE_CTRL_MODE      (1L&lt;&lt;29)</span>
<a name="l05027"></a>05027 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_ACPI_BYTE_ENABLE_CTRL_INIT      (1L&lt;&lt;30)</span>
<a name="l05028"></a>05028 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_ACPI_BYTE_ENABLE_CTRL_WR        (1L&lt;&lt;31)</span>
<a name="l05029"></a>05029 <span class="preprocessor"></span>
<a name="l05030"></a>05030 <span class="preprocessor">#define BNX2_RPM_ACPI_PATTERN_CTRL          0x00001a04</span>
<a name="l05031"></a>05031 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_ACPI_PATTERN_CTRL_PATTERN_ID        (0xfL&lt;&lt;0)</span>
<a name="l05032"></a>05032 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_ACPI_PATTERN_CTRL_CRC_SM_CLR        (1L&lt;&lt;30)</span>
<a name="l05033"></a>05033 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_ACPI_PATTERN_CTRL_WR            (1L&lt;&lt;31)</span>
<a name="l05034"></a>05034 <span class="preprocessor"></span>
<a name="l05035"></a>05035 <span class="preprocessor">#define BNX2_RPM_ACPI_DATA              0x00001a08</span>
<a name="l05036"></a>05036 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_ACPI_DATA_PATTERN_BE            (0xffffffffL&lt;&lt;0)</span>
<a name="l05037"></a>05037 <span class="preprocessor"></span>
<a name="l05038"></a>05038 <span class="preprocessor">#define BNX2_RPM_ACPI_PATTERN_LEN0          0x00001a0c</span>
<a name="l05039"></a>05039 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_ACPI_PATTERN_LEN0_PATTERN_LEN3      (0xffL&lt;&lt;0)</span>
<a name="l05040"></a>05040 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_ACPI_PATTERN_LEN0_PATTERN_LEN2      (0xffL&lt;&lt;8)</span>
<a name="l05041"></a>05041 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_ACPI_PATTERN_LEN0_PATTERN_LEN1      (0xffL&lt;&lt;16)</span>
<a name="l05042"></a>05042 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_ACPI_PATTERN_LEN0_PATTERN_LEN0      (0xffL&lt;&lt;24)</span>
<a name="l05043"></a>05043 <span class="preprocessor"></span>
<a name="l05044"></a>05044 <span class="preprocessor">#define BNX2_RPM_ACPI_PATTERN_LEN1          0x00001a10</span>
<a name="l05045"></a>05045 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_ACPI_PATTERN_LEN1_PATTERN_LEN7      (0xffL&lt;&lt;0)</span>
<a name="l05046"></a>05046 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_ACPI_PATTERN_LEN1_PATTERN_LEN6      (0xffL&lt;&lt;8)</span>
<a name="l05047"></a>05047 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_ACPI_PATTERN_LEN1_PATTERN_LEN5      (0xffL&lt;&lt;16)</span>
<a name="l05048"></a>05048 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_ACPI_PATTERN_LEN1_PATTERN_LEN4      (0xffL&lt;&lt;24)</span>
<a name="l05049"></a>05049 <span class="preprocessor"></span>
<a name="l05050"></a>05050 <span class="preprocessor">#define BNX2_RPM_ACPI_PATTERN_CRC0          0x00001a18</span>
<a name="l05051"></a>05051 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_ACPI_PATTERN_CRC0_PATTERN_CRC0      (0xffffffffL&lt;&lt;0)</span>
<a name="l05052"></a>05052 <span class="preprocessor"></span>
<a name="l05053"></a>05053 <span class="preprocessor">#define BNX2_RPM_ACPI_PATTERN_CRC1          0x00001a1c</span>
<a name="l05054"></a>05054 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_ACPI_PATTERN_CRC1_PATTERN_CRC1      (0xffffffffL&lt;&lt;0)</span>
<a name="l05055"></a>05055 <span class="preprocessor"></span>
<a name="l05056"></a>05056 <span class="preprocessor">#define BNX2_RPM_ACPI_PATTERN_CRC2          0x00001a20</span>
<a name="l05057"></a>05057 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_ACPI_PATTERN_CRC2_PATTERN_CRC2      (0xffffffffL&lt;&lt;0)</span>
<a name="l05058"></a>05058 <span class="preprocessor"></span>
<a name="l05059"></a>05059 <span class="preprocessor">#define BNX2_RPM_ACPI_PATTERN_CRC3          0x00001a24</span>
<a name="l05060"></a>05060 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_ACPI_PATTERN_CRC3_PATTERN_CRC3      (0xffffffffL&lt;&lt;0)</span>
<a name="l05061"></a>05061 <span class="preprocessor"></span>
<a name="l05062"></a>05062 <span class="preprocessor">#define BNX2_RPM_ACPI_PATTERN_CRC4          0x00001a28</span>
<a name="l05063"></a>05063 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_ACPI_PATTERN_CRC4_PATTERN_CRC4      (0xffffffffL&lt;&lt;0)</span>
<a name="l05064"></a>05064 <span class="preprocessor"></span>
<a name="l05065"></a>05065 <span class="preprocessor">#define BNX2_RPM_ACPI_PATTERN_CRC5          0x00001a2c</span>
<a name="l05066"></a>05066 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_ACPI_PATTERN_CRC5_PATTERN_CRC5      (0xffffffffL&lt;&lt;0)</span>
<a name="l05067"></a>05067 <span class="preprocessor"></span>
<a name="l05068"></a>05068 <span class="preprocessor">#define BNX2_RPM_ACPI_PATTERN_CRC6          0x00001a30</span>
<a name="l05069"></a>05069 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_ACPI_PATTERN_CRC6_PATTERN_CRC6      (0xffffffffL&lt;&lt;0)</span>
<a name="l05070"></a>05070 <span class="preprocessor"></span>
<a name="l05071"></a>05071 <span class="preprocessor">#define BNX2_RPM_ACPI_PATTERN_CRC7          0x00001a34</span>
<a name="l05072"></a>05072 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPM_ACPI_PATTERN_CRC7_PATTERN_CRC7      (0xffffffffL&lt;&lt;0)</span>
<a name="l05073"></a>05073 <span class="preprocessor"></span>
<a name="l05074"></a>05074 
<a name="l05075"></a>05075 <span class="comment">/*</span>
<a name="l05076"></a>05076 <span class="comment"> *  rlup_reg definition</span>
<a name="l05077"></a>05077 <span class="comment"> *  offset: 0x2000</span>
<a name="l05078"></a>05078 <span class="comment"> */</span>
<a name="l05079"></a>05079 <span class="preprocessor">#define BNX2_RLUP_RSS_CONFIG                0x0000201c</span>
<a name="l05080"></a>05080 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RLUP_RSS_CONFIG_IPV4_RSS_TYPE_XI        (0x3L&lt;&lt;0)</span>
<a name="l05081"></a>05081 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RLUP_RSS_CONFIG_IPV4_RSS_TYPE_OFF_XI    (0L&lt;&lt;0)</span>
<a name="l05082"></a>05082 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RLUP_RSS_CONFIG_IPV4_RSS_TYPE_ALL_XI    (1L&lt;&lt;0)</span>
<a name="l05083"></a>05083 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RLUP_RSS_CONFIG_IPV4_RSS_TYPE_IP_ONLY_XI    (2L&lt;&lt;0)</span>
<a name="l05084"></a>05084 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RLUP_RSS_CONFIG_IPV4_RSS_TYPE_RES_XI    (3L&lt;&lt;0)</span>
<a name="l05085"></a>05085 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RLUP_RSS_CONFIG_IPV6_RSS_TYPE_XI        (0x3L&lt;&lt;2)</span>
<a name="l05086"></a>05086 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RLUP_RSS_CONFIG_IPV6_RSS_TYPE_OFF_XI    (0L&lt;&lt;2)</span>
<a name="l05087"></a>05087 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RLUP_RSS_CONFIG_IPV6_RSS_TYPE_ALL_XI    (1L&lt;&lt;2)</span>
<a name="l05088"></a>05088 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RLUP_RSS_CONFIG_IPV6_RSS_TYPE_IP_ONLY_XI    (2L&lt;&lt;2)</span>
<a name="l05089"></a>05089 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RLUP_RSS_CONFIG_IPV6_RSS_TYPE_RES_XI    (3L&lt;&lt;2)</span>
<a name="l05090"></a>05090 <span class="preprocessor"></span>
<a name="l05091"></a>05091 
<a name="l05092"></a>05092 <span class="comment">/*</span>
<a name="l05093"></a>05093 <span class="comment"> *  rbuf_reg definition</span>
<a name="l05094"></a>05094 <span class="comment"> *  offset: 0x200000</span>
<a name="l05095"></a>05095 <span class="comment"> */</span>
<a name="l05096"></a>05096 <span class="preprocessor">#define BNX2_RBUF_COMMAND               0x00200000</span>
<a name="l05097"></a>05097 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RBUF_COMMAND_ENABLED            (1L&lt;&lt;0)</span>
<a name="l05098"></a>05098 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RBUF_COMMAND_FREE_INIT          (1L&lt;&lt;1)</span>
<a name="l05099"></a>05099 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RBUF_COMMAND_RAM_INIT           (1L&lt;&lt;2)</span>
<a name="l05100"></a>05100 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RBUF_COMMAND_PKT_OFFSET_OVFL        (1L&lt;&lt;3)</span>
<a name="l05101"></a>05101 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RBUF_COMMAND_OVER_FREE          (1L&lt;&lt;4)</span>
<a name="l05102"></a>05102 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RBUF_COMMAND_ALLOC_REQ          (1L&lt;&lt;5)</span>
<a name="l05103"></a>05103 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RBUF_COMMAND_EN_PRI_CHNGE_TE        (1L&lt;&lt;6)</span>
<a name="l05104"></a>05104 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RBUF_COMMAND_CU_ISOLATE_XI          (1L&lt;&lt;5)</span>
<a name="l05105"></a>05105 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RBUF_COMMAND_EN_PRI_CHANGE_XI       (1L&lt;&lt;6)</span>
<a name="l05106"></a>05106 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RBUF_COMMAND_GRC_ENDIAN_CONV_DIS_XI     (1L&lt;&lt;7)</span>
<a name="l05107"></a>05107 <span class="preprocessor"></span>
<a name="l05108"></a>05108 <span class="preprocessor">#define BNX2_RBUF_STATUS1               0x00200004</span>
<a name="l05109"></a>05109 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RBUF_STATUS1_FREE_COUNT             (0x3ffL&lt;&lt;0)</span>
<a name="l05110"></a>05110 <span class="preprocessor"></span>
<a name="l05111"></a>05111 <span class="preprocessor">#define BNX2_RBUF_STATUS2               0x00200008</span>
<a name="l05112"></a>05112 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RBUF_STATUS2_FREE_TAIL          (0x1ffL&lt;&lt;0)</span>
<a name="l05113"></a>05113 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RBUF_STATUS2_FREE_HEAD          (0x1ffL&lt;&lt;16)</span>
<a name="l05114"></a>05114 <span class="preprocessor"></span>
<a name="l05115"></a>05115 <span class="preprocessor">#define BNX2_RBUF_CONFIG                0x0020000c</span>
<a name="l05116"></a>05116 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RBUF_CONFIG_XOFF_TRIP           (0x3ffL&lt;&lt;0)</span>
<a name="l05117"></a>05117 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RBUF_CONFIG_XOFF_TRIP_VAL(mtu)      \</span>
<a name="l05118"></a>05118 <span class="preprocessor">    ((((mtu) - 1500) * 31 / 1000) + 54)</span>
<a name="l05119"></a>05119 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RBUF_CONFIG_XON_TRIP            (0x3ffL&lt;&lt;16)</span>
<a name="l05120"></a>05120 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RBUF_CONFIG_XON_TRIP_VAL(mtu)       \</span>
<a name="l05121"></a>05121 <span class="preprocessor">    ((((mtu) - 1500) * 39 / 1000) + 66)</span>
<a name="l05122"></a>05122 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RBUF_CONFIG_VAL(mtu)            \</span>
<a name="l05123"></a>05123 <span class="preprocessor">    (BNX2_RBUF_CONFIG_XOFF_TRIP_VAL(mtu) |       \</span>
<a name="l05124"></a>05124 <span class="preprocessor">    (BNX2_RBUF_CONFIG_XON_TRIP_VAL(mtu) &lt;&lt; 16))</span>
<a name="l05125"></a>05125 <span class="preprocessor"></span>
<a name="l05126"></a>05126 <span class="preprocessor">#define BNX2_RBUF_FW_BUF_ALLOC              0x00200010</span>
<a name="l05127"></a>05127 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RBUF_FW_BUF_ALLOC_VALUE             (0x1ffL&lt;&lt;7)</span>
<a name="l05128"></a>05128 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RBUF_FW_BUF_ALLOC_TYPE          (1L&lt;&lt;16)</span>
<a name="l05129"></a>05129 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RBUF_FW_BUF_ALLOC_ALLOC_REQ         (1L&lt;&lt;31)</span>
<a name="l05130"></a>05130 <span class="preprocessor"></span>
<a name="l05131"></a>05131 <span class="preprocessor">#define BNX2_RBUF_FW_BUF_FREE               0x00200014</span>
<a name="l05132"></a>05132 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RBUF_FW_BUF_FREE_COUNT          (0x7fL&lt;&lt;0)</span>
<a name="l05133"></a>05133 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RBUF_FW_BUF_FREE_TAIL           (0x1ffL&lt;&lt;7)</span>
<a name="l05134"></a>05134 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RBUF_FW_BUF_FREE_HEAD           (0x1ffL&lt;&lt;16)</span>
<a name="l05135"></a>05135 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RBUF_FW_BUF_FREE_TYPE           (1L&lt;&lt;25)</span>
<a name="l05136"></a>05136 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RBUF_FW_BUF_FREE_FREE_REQ           (1L&lt;&lt;31)</span>
<a name="l05137"></a>05137 <span class="preprocessor"></span>
<a name="l05138"></a>05138 <span class="preprocessor">#define BNX2_RBUF_FW_BUF_SEL                0x00200018</span>
<a name="l05139"></a>05139 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RBUF_FW_BUF_SEL_COUNT           (0x7fL&lt;&lt;0)</span>
<a name="l05140"></a>05140 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RBUF_FW_BUF_SEL_TAIL            (0x1ffL&lt;&lt;7)</span>
<a name="l05141"></a>05141 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RBUF_FW_BUF_SEL_HEAD            (0x1ffL&lt;&lt;16)</span>
<a name="l05142"></a>05142 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RBUF_FW_BUF_SEL_SEL_REQ             (1L&lt;&lt;31)</span>
<a name="l05143"></a>05143 <span class="preprocessor"></span>
<a name="l05144"></a>05144 <span class="preprocessor">#define BNX2_RBUF_CONFIG2               0x0020001c</span>
<a name="l05145"></a>05145 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RBUF_CONFIG2_MAC_DROP_TRIP          (0x3ffL&lt;&lt;0)</span>
<a name="l05146"></a>05146 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RBUF_CONFIG2_MAC_DROP_TRIP_VAL(mtu)     \</span>
<a name="l05147"></a>05147 <span class="preprocessor">    ((((mtu) - 1500) * 4 / 1000) + 5)</span>
<a name="l05148"></a>05148 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RBUF_CONFIG2_MAC_KEEP_TRIP          (0x3ffL&lt;&lt;16)</span>
<a name="l05149"></a>05149 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RBUF_CONFIG2_MAC_KEEP_TRIP_VAL(mtu)     \</span>
<a name="l05150"></a>05150 <span class="preprocessor">    ((((mtu) - 1500) * 2 / 100) + 30)</span>
<a name="l05151"></a>05151 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RBUF_CONFIG2_VAL(mtu)           \</span>
<a name="l05152"></a>05152 <span class="preprocessor">    (BNX2_RBUF_CONFIG2_MAC_DROP_TRIP_VAL(mtu) |  \</span>
<a name="l05153"></a>05153 <span class="preprocessor">    (BNX2_RBUF_CONFIG2_MAC_KEEP_TRIP_VAL(mtu) &lt;&lt; 16))</span>
<a name="l05154"></a>05154 <span class="preprocessor"></span>
<a name="l05155"></a>05155 <span class="preprocessor">#define BNX2_RBUF_CONFIG3               0x00200020</span>
<a name="l05156"></a>05156 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RBUF_CONFIG3_CU_DROP_TRIP           (0x3ffL&lt;&lt;0)</span>
<a name="l05157"></a>05157 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RBUF_CONFIG3_CU_DROP_TRIP_VAL(mtu)      \</span>
<a name="l05158"></a>05158 <span class="preprocessor">    ((((mtu) - 1500) * 12 / 1000) + 18)</span>
<a name="l05159"></a>05159 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RBUF_CONFIG3_CU_KEEP_TRIP           (0x3ffL&lt;&lt;16)</span>
<a name="l05160"></a>05160 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RBUF_CONFIG3_CU_KEEP_TRIP_VAL(mtu)      \</span>
<a name="l05161"></a>05161 <span class="preprocessor">    ((((mtu) - 1500) * 2 / 100) + 30)</span>
<a name="l05162"></a>05162 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RBUF_CONFIG3_VAL(mtu)           \</span>
<a name="l05163"></a>05163 <span class="preprocessor">    (BNX2_RBUF_CONFIG3_CU_DROP_TRIP_VAL(mtu) |   \</span>
<a name="l05164"></a>05164 <span class="preprocessor">    (BNX2_RBUF_CONFIG3_CU_KEEP_TRIP_VAL(mtu) &lt;&lt; 16))</span>
<a name="l05165"></a>05165 <span class="preprocessor"></span>
<a name="l05166"></a>05166 <span class="preprocessor">#define BNX2_RBUF_PKT_DATA              0x00208000</span>
<a name="l05167"></a>05167 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RBUF_CLIST_DATA                0x00210000</span>
<a name="l05168"></a>05168 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RBUF_BUF_DATA              0x00220000</span>
<a name="l05169"></a>05169 <span class="preprocessor"></span>
<a name="l05170"></a>05170 
<a name="l05171"></a>05171 <span class="comment">/*</span>
<a name="l05172"></a>05172 <span class="comment"> *  rv2p_reg definition</span>
<a name="l05173"></a>05173 <span class="comment"> *  offset: 0x2800</span>
<a name="l05174"></a>05174 <span class="comment"> */</span>
<a name="l05175"></a>05175 <span class="preprocessor">#define BNX2_RV2P_COMMAND               0x00002800</span>
<a name="l05176"></a>05176 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_COMMAND_ENABLED            (1L&lt;&lt;0)</span>
<a name="l05177"></a>05177 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_COMMAND_PROC1_INTRPT           (1L&lt;&lt;1)</span>
<a name="l05178"></a>05178 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_COMMAND_PROC2_INTRPT           (1L&lt;&lt;2)</span>
<a name="l05179"></a>05179 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_COMMAND_ABORT0             (1L&lt;&lt;4)</span>
<a name="l05180"></a>05180 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_COMMAND_ABORT1             (1L&lt;&lt;5)</span>
<a name="l05181"></a>05181 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_COMMAND_ABORT2             (1L&lt;&lt;6)</span>
<a name="l05182"></a>05182 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_COMMAND_ABORT3             (1L&lt;&lt;7)</span>
<a name="l05183"></a>05183 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_COMMAND_ABORT4             (1L&lt;&lt;8)</span>
<a name="l05184"></a>05184 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_COMMAND_ABORT5             (1L&lt;&lt;9)</span>
<a name="l05185"></a>05185 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_COMMAND_PROC1_RESET            (1L&lt;&lt;16)</span>
<a name="l05186"></a>05186 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_COMMAND_PROC2_RESET            (1L&lt;&lt;17)</span>
<a name="l05187"></a>05187 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_COMMAND_CTXIF_RESET            (1L&lt;&lt;18)</span>
<a name="l05188"></a>05188 <span class="preprocessor"></span>
<a name="l05189"></a>05189 <span class="preprocessor">#define BNX2_RV2P_STATUS                0x00002804</span>
<a name="l05190"></a>05190 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_STATUS_ALWAYS_0            (1L&lt;&lt;0)</span>
<a name="l05191"></a>05191 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_STATUS_RV2P_GEN_STAT0_CNT      (1L&lt;&lt;8)</span>
<a name="l05192"></a>05192 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_STATUS_RV2P_GEN_STAT1_CNT      (1L&lt;&lt;9)</span>
<a name="l05193"></a>05193 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_STATUS_RV2P_GEN_STAT2_CNT      (1L&lt;&lt;10)</span>
<a name="l05194"></a>05194 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_STATUS_RV2P_GEN_STAT3_CNT      (1L&lt;&lt;11)</span>
<a name="l05195"></a>05195 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_STATUS_RV2P_GEN_STAT4_CNT      (1L&lt;&lt;12)</span>
<a name="l05196"></a>05196 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_STATUS_RV2P_GEN_STAT5_CNT      (1L&lt;&lt;13)</span>
<a name="l05197"></a>05197 <span class="preprocessor"></span>
<a name="l05198"></a>05198 <span class="preprocessor">#define BNX2_RV2P_CONFIG                0x00002808</span>
<a name="l05199"></a>05199 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_CONFIG_STALL_PROC1             (1L&lt;&lt;0)</span>
<a name="l05200"></a>05200 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_CONFIG_STALL_PROC2             (1L&lt;&lt;1)</span>
<a name="l05201"></a>05201 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_CONFIG_PROC1_STALL_ON_ABORT0       (1L&lt;&lt;8)</span>
<a name="l05202"></a>05202 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_CONFIG_PROC1_STALL_ON_ABORT1       (1L&lt;&lt;9)</span>
<a name="l05203"></a>05203 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_CONFIG_PROC1_STALL_ON_ABORT2       (1L&lt;&lt;10)</span>
<a name="l05204"></a>05204 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_CONFIG_PROC1_STALL_ON_ABORT3       (1L&lt;&lt;11)</span>
<a name="l05205"></a>05205 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_CONFIG_PROC1_STALL_ON_ABORT4       (1L&lt;&lt;12)</span>
<a name="l05206"></a>05206 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_CONFIG_PROC1_STALL_ON_ABORT5       (1L&lt;&lt;13)</span>
<a name="l05207"></a>05207 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_CONFIG_PROC2_STALL_ON_ABORT0       (1L&lt;&lt;16)</span>
<a name="l05208"></a>05208 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_CONFIG_PROC2_STALL_ON_ABORT1       (1L&lt;&lt;17)</span>
<a name="l05209"></a>05209 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_CONFIG_PROC2_STALL_ON_ABORT2       (1L&lt;&lt;18)</span>
<a name="l05210"></a>05210 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_CONFIG_PROC2_STALL_ON_ABORT3       (1L&lt;&lt;19)</span>
<a name="l05211"></a>05211 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_CONFIG_PROC2_STALL_ON_ABORT4       (1L&lt;&lt;20)</span>
<a name="l05212"></a>05212 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_CONFIG_PROC2_STALL_ON_ABORT5       (1L&lt;&lt;21)</span>
<a name="l05213"></a>05213 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_CONFIG_PAGE_SIZE           (0xfL&lt;&lt;24)</span>
<a name="l05214"></a>05214 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_CONFIG_PAGE_SIZE_256           (0L&lt;&lt;24)</span>
<a name="l05215"></a>05215 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_CONFIG_PAGE_SIZE_512           (1L&lt;&lt;24)</span>
<a name="l05216"></a>05216 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_CONFIG_PAGE_SIZE_1K            (2L&lt;&lt;24)</span>
<a name="l05217"></a>05217 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_CONFIG_PAGE_SIZE_2K            (3L&lt;&lt;24)</span>
<a name="l05218"></a>05218 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_CONFIG_PAGE_SIZE_4K            (4L&lt;&lt;24)</span>
<a name="l05219"></a>05219 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_CONFIG_PAGE_SIZE_8K            (5L&lt;&lt;24)</span>
<a name="l05220"></a>05220 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_CONFIG_PAGE_SIZE_16K           (6L&lt;&lt;24)</span>
<a name="l05221"></a>05221 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_CONFIG_PAGE_SIZE_32K           (7L&lt;&lt;24)</span>
<a name="l05222"></a>05222 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_CONFIG_PAGE_SIZE_64K           (8L&lt;&lt;24)</span>
<a name="l05223"></a>05223 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_CONFIG_PAGE_SIZE_128K          (9L&lt;&lt;24)</span>
<a name="l05224"></a>05224 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_CONFIG_PAGE_SIZE_256K          (10L&lt;&lt;24)</span>
<a name="l05225"></a>05225 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_CONFIG_PAGE_SIZE_512K          (11L&lt;&lt;24)</span>
<a name="l05226"></a>05226 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_CONFIG_PAGE_SIZE_1M            (12L&lt;&lt;24)</span>
<a name="l05227"></a>05227 <span class="preprocessor"></span>
<a name="l05228"></a>05228 <span class="preprocessor">#define BNX2_RV2P_GEN_BFR_ADDR_0            0x00002810</span>
<a name="l05229"></a>05229 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_GEN_BFR_ADDR_0_VALUE           (0xffffL&lt;&lt;16)</span>
<a name="l05230"></a>05230 <span class="preprocessor"></span>
<a name="l05231"></a>05231 <span class="preprocessor">#define BNX2_RV2P_GEN_BFR_ADDR_1            0x00002814</span>
<a name="l05232"></a>05232 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_GEN_BFR_ADDR_1_VALUE           (0xffffL&lt;&lt;16)</span>
<a name="l05233"></a>05233 <span class="preprocessor"></span>
<a name="l05234"></a>05234 <span class="preprocessor">#define BNX2_RV2P_GEN_BFR_ADDR_2            0x00002818</span>
<a name="l05235"></a>05235 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_GEN_BFR_ADDR_2_VALUE           (0xffffL&lt;&lt;16)</span>
<a name="l05236"></a>05236 <span class="preprocessor"></span>
<a name="l05237"></a>05237 <span class="preprocessor">#define BNX2_RV2P_GEN_BFR_ADDR_3            0x0000281c</span>
<a name="l05238"></a>05238 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_GEN_BFR_ADDR_3_VALUE           (0xffffL&lt;&lt;16)</span>
<a name="l05239"></a>05239 <span class="preprocessor"></span>
<a name="l05240"></a>05240 <span class="preprocessor">#define BNX2_RV2P_INSTR_HIGH                0x00002830</span>
<a name="l05241"></a>05241 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_INSTR_HIGH_HIGH            (0x1fL&lt;&lt;0)</span>
<a name="l05242"></a>05242 <span class="preprocessor"></span>
<a name="l05243"></a>05243 <span class="preprocessor">#define BNX2_RV2P_INSTR_LOW             0x00002834</span>
<a name="l05244"></a>05244 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_INSTR_LOW_LOW              (0xffffffffL&lt;&lt;0)</span>
<a name="l05245"></a>05245 <span class="preprocessor"></span>
<a name="l05246"></a>05246 <span class="preprocessor">#define BNX2_RV2P_PROC1_ADDR_CMD            0x00002838</span>
<a name="l05247"></a>05247 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_PROC1_ADDR_CMD_ADD             (0x3ffL&lt;&lt;0)</span>
<a name="l05248"></a>05248 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_PROC1_ADDR_CMD_RDWR            (1L&lt;&lt;31)</span>
<a name="l05249"></a>05249 <span class="preprocessor"></span>
<a name="l05250"></a>05250 <span class="preprocessor">#define BNX2_RV2P_PROC2_ADDR_CMD            0x0000283c</span>
<a name="l05251"></a>05251 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_PROC2_ADDR_CMD_ADD             (0x3ffL&lt;&lt;0)</span>
<a name="l05252"></a>05252 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_PROC2_ADDR_CMD_RDWR            (1L&lt;&lt;31)</span>
<a name="l05253"></a>05253 <span class="preprocessor"></span>
<a name="l05254"></a>05254 <span class="preprocessor">#define BNX2_RV2P_PROC1_GRC_DEBUG           0x00002840</span>
<a name="l05255"></a>05255 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_PROC2_GRC_DEBUG           0x00002844</span>
<a name="l05256"></a>05256 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_GRC_PROC_DEBUG            0x00002848</span>
<a name="l05257"></a>05257 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_DEBUG_VECT_PEEK           0x0000284c</span>
<a name="l05258"></a>05258 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_DEBUG_VECT_PEEK_1_VALUE        (0x7ffL&lt;&lt;0)</span>
<a name="l05259"></a>05259 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_DEBUG_VECT_PEEK_1_PEEK_EN      (1L&lt;&lt;11)</span>
<a name="l05260"></a>05260 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_DEBUG_VECT_PEEK_1_SEL          (0xfL&lt;&lt;12)</span>
<a name="l05261"></a>05261 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_DEBUG_VECT_PEEK_2_VALUE        (0x7ffL&lt;&lt;16)</span>
<a name="l05262"></a>05262 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_DEBUG_VECT_PEEK_2_PEEK_EN      (1L&lt;&lt;27)</span>
<a name="l05263"></a>05263 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_DEBUG_VECT_PEEK_2_SEL          (0xfL&lt;&lt;28)</span>
<a name="l05264"></a>05264 <span class="preprocessor"></span>
<a name="l05265"></a>05265 <span class="preprocessor">#define BNX2_RV2P_MPFE_PFE_CTL              0x00002afc</span>
<a name="l05266"></a>05266 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_MPFE_PFE_CTL_INC_USAGE_CNT         (1L&lt;&lt;0)</span>
<a name="l05267"></a>05267 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_MPFE_PFE_CTL_PFE_SIZE          (0xfL&lt;&lt;4)</span>
<a name="l05268"></a>05268 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_MPFE_PFE_CTL_PFE_SIZE_0        (0L&lt;&lt;4)</span>
<a name="l05269"></a>05269 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_MPFE_PFE_CTL_PFE_SIZE_1        (1L&lt;&lt;4)</span>
<a name="l05270"></a>05270 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_MPFE_PFE_CTL_PFE_SIZE_2        (2L&lt;&lt;4)</span>
<a name="l05271"></a>05271 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_MPFE_PFE_CTL_PFE_SIZE_3        (3L&lt;&lt;4)</span>
<a name="l05272"></a>05272 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_MPFE_PFE_CTL_PFE_SIZE_4        (4L&lt;&lt;4)</span>
<a name="l05273"></a>05273 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_MPFE_PFE_CTL_PFE_SIZE_5        (5L&lt;&lt;4)</span>
<a name="l05274"></a>05274 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_MPFE_PFE_CTL_PFE_SIZE_6        (6L&lt;&lt;4)</span>
<a name="l05275"></a>05275 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_MPFE_PFE_CTL_PFE_SIZE_7        (7L&lt;&lt;4)</span>
<a name="l05276"></a>05276 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_MPFE_PFE_CTL_PFE_SIZE_8        (8L&lt;&lt;4)</span>
<a name="l05277"></a>05277 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_MPFE_PFE_CTL_PFE_SIZE_9        (9L&lt;&lt;4)</span>
<a name="l05278"></a>05278 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_MPFE_PFE_CTL_PFE_SIZE_10       (10L&lt;&lt;4)</span>
<a name="l05279"></a>05279 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_MPFE_PFE_CTL_PFE_SIZE_11       (11L&lt;&lt;4)</span>
<a name="l05280"></a>05280 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_MPFE_PFE_CTL_PFE_SIZE_12       (12L&lt;&lt;4)</span>
<a name="l05281"></a>05281 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_MPFE_PFE_CTL_PFE_SIZE_13       (13L&lt;&lt;4)</span>
<a name="l05282"></a>05282 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_MPFE_PFE_CTL_PFE_SIZE_14       (14L&lt;&lt;4)</span>
<a name="l05283"></a>05283 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_MPFE_PFE_CTL_PFE_SIZE_15       (15L&lt;&lt;4)</span>
<a name="l05284"></a>05284 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_MPFE_PFE_CTL_PFE_COUNT         (0xfL&lt;&lt;12)</span>
<a name="l05285"></a>05285 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_MPFE_PFE_CTL_OFFSET            (0x1ffL&lt;&lt;16)</span>
<a name="l05286"></a>05286 <span class="preprocessor"></span>
<a name="l05287"></a>05287 <span class="preprocessor">#define BNX2_RV2P_RV2PPQ                0x00002b40</span>
<a name="l05288"></a>05288 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_PFTQ_CMD              0x00002b78</span>
<a name="l05289"></a>05289 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_PFTQ_CMD_OFFSET            (0x3ffL&lt;&lt;0)</span>
<a name="l05290"></a>05290 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_PFTQ_CMD_WR_TOP            (1L&lt;&lt;10)</span>
<a name="l05291"></a>05291 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_PFTQ_CMD_WR_TOP_0          (0L&lt;&lt;10)</span>
<a name="l05292"></a>05292 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_PFTQ_CMD_WR_TOP_1          (1L&lt;&lt;10)</span>
<a name="l05293"></a>05293 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_PFTQ_CMD_SFT_RESET             (1L&lt;&lt;25)</span>
<a name="l05294"></a>05294 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_PFTQ_CMD_RD_DATA           (1L&lt;&lt;26)</span>
<a name="l05295"></a>05295 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_PFTQ_CMD_ADD_INTERVEN          (1L&lt;&lt;27)</span>
<a name="l05296"></a>05296 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_PFTQ_CMD_ADD_DATA          (1L&lt;&lt;28)</span>
<a name="l05297"></a>05297 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_PFTQ_CMD_INTERVENE_CLR         (1L&lt;&lt;29)</span>
<a name="l05298"></a>05298 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_PFTQ_CMD_POP               (1L&lt;&lt;30)</span>
<a name="l05299"></a>05299 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_PFTQ_CMD_BUSY              (1L&lt;&lt;31)</span>
<a name="l05300"></a>05300 <span class="preprocessor"></span>
<a name="l05301"></a>05301 <span class="preprocessor">#define BNX2_RV2P_PFTQ_CTL              0x00002b7c</span>
<a name="l05302"></a>05302 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_PFTQ_CTL_INTERVENE             (1L&lt;&lt;0)</span>
<a name="l05303"></a>05303 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_PFTQ_CTL_OVERFLOW          (1L&lt;&lt;1)</span>
<a name="l05304"></a>05304 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_PFTQ_CTL_FORCE_INTERVENE       (1L&lt;&lt;2)</span>
<a name="l05305"></a>05305 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_PFTQ_CTL_MAX_DEPTH             (0x3ffL&lt;&lt;12)</span>
<a name="l05306"></a>05306 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_PFTQ_CTL_CUR_DEPTH             (0x3ffL&lt;&lt;22)</span>
<a name="l05307"></a>05307 <span class="preprocessor"></span>
<a name="l05308"></a>05308 <span class="preprocessor">#define BNX2_RV2P_RV2PTQ                0x00002b80</span>
<a name="l05309"></a>05309 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_TFTQ_CMD              0x00002bb8</span>
<a name="l05310"></a>05310 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_TFTQ_CMD_OFFSET            (0x3ffL&lt;&lt;0)</span>
<a name="l05311"></a>05311 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_TFTQ_CMD_WR_TOP            (1L&lt;&lt;10)</span>
<a name="l05312"></a>05312 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_TFTQ_CMD_WR_TOP_0          (0L&lt;&lt;10)</span>
<a name="l05313"></a>05313 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_TFTQ_CMD_WR_TOP_1          (1L&lt;&lt;10)</span>
<a name="l05314"></a>05314 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_TFTQ_CMD_SFT_RESET             (1L&lt;&lt;25)</span>
<a name="l05315"></a>05315 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_TFTQ_CMD_RD_DATA           (1L&lt;&lt;26)</span>
<a name="l05316"></a>05316 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_TFTQ_CMD_ADD_INTERVEN          (1L&lt;&lt;27)</span>
<a name="l05317"></a>05317 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_TFTQ_CMD_ADD_DATA          (1L&lt;&lt;28)</span>
<a name="l05318"></a>05318 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_TFTQ_CMD_INTERVENE_CLR         (1L&lt;&lt;29)</span>
<a name="l05319"></a>05319 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_TFTQ_CMD_POP               (1L&lt;&lt;30)</span>
<a name="l05320"></a>05320 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_TFTQ_CMD_BUSY              (1L&lt;&lt;31)</span>
<a name="l05321"></a>05321 <span class="preprocessor"></span>
<a name="l05322"></a>05322 <span class="preprocessor">#define BNX2_RV2P_TFTQ_CTL              0x00002bbc</span>
<a name="l05323"></a>05323 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_TFTQ_CTL_INTERVENE             (1L&lt;&lt;0)</span>
<a name="l05324"></a>05324 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_TFTQ_CTL_OVERFLOW          (1L&lt;&lt;1)</span>
<a name="l05325"></a>05325 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_TFTQ_CTL_FORCE_INTERVENE       (1L&lt;&lt;2)</span>
<a name="l05326"></a>05326 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_TFTQ_CTL_MAX_DEPTH             (0x3ffL&lt;&lt;12)</span>
<a name="l05327"></a>05327 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_TFTQ_CTL_CUR_DEPTH             (0x3ffL&lt;&lt;22)</span>
<a name="l05328"></a>05328 <span class="preprocessor"></span>
<a name="l05329"></a>05329 <span class="preprocessor">#define BNX2_RV2P_RV2PMQ                0x00002bc0</span>
<a name="l05330"></a>05330 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_MFTQ_CMD              0x00002bf8</span>
<a name="l05331"></a>05331 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_MFTQ_CMD_OFFSET            (0x3ffL&lt;&lt;0)</span>
<a name="l05332"></a>05332 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_MFTQ_CMD_WR_TOP            (1L&lt;&lt;10)</span>
<a name="l05333"></a>05333 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_MFTQ_CMD_WR_TOP_0          (0L&lt;&lt;10)</span>
<a name="l05334"></a>05334 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_MFTQ_CMD_WR_TOP_1          (1L&lt;&lt;10)</span>
<a name="l05335"></a>05335 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_MFTQ_CMD_SFT_RESET             (1L&lt;&lt;25)</span>
<a name="l05336"></a>05336 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_MFTQ_CMD_RD_DATA           (1L&lt;&lt;26)</span>
<a name="l05337"></a>05337 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_MFTQ_CMD_ADD_INTERVEN          (1L&lt;&lt;27)</span>
<a name="l05338"></a>05338 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_MFTQ_CMD_ADD_DATA          (1L&lt;&lt;28)</span>
<a name="l05339"></a>05339 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_MFTQ_CMD_INTERVENE_CLR         (1L&lt;&lt;29)</span>
<a name="l05340"></a>05340 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_MFTQ_CMD_POP               (1L&lt;&lt;30)</span>
<a name="l05341"></a>05341 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_MFTQ_CMD_BUSY              (1L&lt;&lt;31)</span>
<a name="l05342"></a>05342 <span class="preprocessor"></span>
<a name="l05343"></a>05343 <span class="preprocessor">#define BNX2_RV2P_MFTQ_CTL              0x00002bfc</span>
<a name="l05344"></a>05344 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_MFTQ_CTL_INTERVENE             (1L&lt;&lt;0)</span>
<a name="l05345"></a>05345 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_MFTQ_CTL_OVERFLOW          (1L&lt;&lt;1)</span>
<a name="l05346"></a>05346 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_MFTQ_CTL_FORCE_INTERVENE       (1L&lt;&lt;2)</span>
<a name="l05347"></a>05347 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_MFTQ_CTL_MAX_DEPTH             (0x3ffL&lt;&lt;12)</span>
<a name="l05348"></a>05348 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RV2P_MFTQ_CTL_CUR_DEPTH             (0x3ffL&lt;&lt;22)</span>
<a name="l05349"></a>05349 <span class="preprocessor"></span>
<a name="l05350"></a>05350 
<a name="l05351"></a>05351 
<a name="l05352"></a>05352 <span class="comment">/*</span>
<a name="l05353"></a>05353 <span class="comment"> *  mq_reg definition</span>
<a name="l05354"></a>05354 <span class="comment"> *  offset: 0x3c00</span>
<a name="l05355"></a>05355 <span class="comment"> */</span>
<a name="l05356"></a>05356 <span class="preprocessor">#define BNX2_MQ_COMMAND                 0x00003c00</span>
<a name="l05357"></a>05357 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MQ_COMMAND_ENABLED              (1L&lt;&lt;0)</span>
<a name="l05358"></a>05358 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MQ_COMMAND_INIT                 (1L&lt;&lt;1)</span>
<a name="l05359"></a>05359 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MQ_COMMAND_OVERFLOW             (1L&lt;&lt;4)</span>
<a name="l05360"></a>05360 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MQ_COMMAND_WR_ERROR             (1L&lt;&lt;5)</span>
<a name="l05361"></a>05361 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MQ_COMMAND_RD_ERROR             (1L&lt;&lt;6)</span>
<a name="l05362"></a>05362 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MQ_COMMAND_IDB_CFG_ERROR            (1L&lt;&lt;7)</span>
<a name="l05363"></a>05363 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MQ_COMMAND_IDB_OVERFLOW             (1L&lt;&lt;10)</span>
<a name="l05364"></a>05364 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MQ_COMMAND_NO_BIN_ERROR             (1L&lt;&lt;11)</span>
<a name="l05365"></a>05365 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MQ_COMMAND_NO_MAP_ERROR             (1L&lt;&lt;12)</span>
<a name="l05366"></a>05366 <span class="preprocessor"></span>
<a name="l05367"></a>05367 <span class="preprocessor">#define BNX2_MQ_STATUS                  0x00003c04</span>
<a name="l05368"></a>05368 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MQ_STATUS_CTX_ACCESS_STAT           (1L&lt;&lt;16)</span>
<a name="l05369"></a>05369 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MQ_STATUS_CTX_ACCESS64_STAT         (1L&lt;&lt;17)</span>
<a name="l05370"></a>05370 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MQ_STATUS_PCI_STALL_STAT            (1L&lt;&lt;18)</span>
<a name="l05371"></a>05371 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MQ_STATUS_IDB_OFLOW_STAT            (1L&lt;&lt;19)</span>
<a name="l05372"></a>05372 <span class="preprocessor"></span>
<a name="l05373"></a>05373 <span class="preprocessor">#define BNX2_MQ_CONFIG                  0x00003c08</span>
<a name="l05374"></a>05374 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MQ_CONFIG_TX_HIGH_PRI           (1L&lt;&lt;0)</span>
<a name="l05375"></a>05375 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MQ_CONFIG_HALT_DIS              (1L&lt;&lt;1)</span>
<a name="l05376"></a>05376 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MQ_CONFIG_BIN_MQ_MODE           (1L&lt;&lt;2)</span>
<a name="l05377"></a>05377 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MQ_CONFIG_DIS_IDB_DROP          (1L&lt;&lt;3)</span>
<a name="l05378"></a>05378 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MQ_CONFIG_KNL_BYP_BLK_SIZE          (0x7L&lt;&lt;4)</span>
<a name="l05379"></a>05379 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MQ_CONFIG_KNL_BYP_BLK_SIZE_256      (0L&lt;&lt;4)</span>
<a name="l05380"></a>05380 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MQ_CONFIG_KNL_BYP_BLK_SIZE_512      (1L&lt;&lt;4)</span>
<a name="l05381"></a>05381 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MQ_CONFIG_KNL_BYP_BLK_SIZE_1K       (2L&lt;&lt;4)</span>
<a name="l05382"></a>05382 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MQ_CONFIG_KNL_BYP_BLK_SIZE_2K       (3L&lt;&lt;4)</span>
<a name="l05383"></a>05383 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MQ_CONFIG_KNL_BYP_BLK_SIZE_4K       (4L&lt;&lt;4)</span>
<a name="l05384"></a>05384 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MQ_CONFIG_MAX_DEPTH             (0x7fL&lt;&lt;8)</span>
<a name="l05385"></a>05385 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MQ_CONFIG_CUR_DEPTH             (0x7fL&lt;&lt;20)</span>
<a name="l05386"></a>05386 <span class="preprocessor"></span>
<a name="l05387"></a>05387 <span class="preprocessor">#define BNX2_MQ_ENQUEUE1                0x00003c0c</span>
<a name="l05388"></a>05388 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MQ_ENQUEUE1_OFFSET              (0x3fL&lt;&lt;2)</span>
<a name="l05389"></a>05389 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MQ_ENQUEUE1_CID                 (0x3fffL&lt;&lt;8)</span>
<a name="l05390"></a>05390 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MQ_ENQUEUE1_BYTE_MASK           (0xfL&lt;&lt;24)</span>
<a name="l05391"></a>05391 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MQ_ENQUEUE1_KNL_MODE            (1L&lt;&lt;28)</span>
<a name="l05392"></a>05392 <span class="preprocessor"></span>
<a name="l05393"></a>05393 <span class="preprocessor">#define BNX2_MQ_ENQUEUE2                0x00003c10</span>
<a name="l05394"></a>05394 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MQ_BAD_WR_ADDR             0x00003c14</span>
<a name="l05395"></a>05395 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MQ_BAD_RD_ADDR             0x00003c18</span>
<a name="l05396"></a>05396 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MQ_KNL_BYP_WIND_START          0x00003c1c</span>
<a name="l05397"></a>05397 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MQ_KNL_BYP_WIND_START_VALUE         (0xfffffL&lt;&lt;12)</span>
<a name="l05398"></a>05398 <span class="preprocessor"></span>
<a name="l05399"></a>05399 <span class="preprocessor">#define BNX2_MQ_KNL_WIND_END                0x00003c20</span>
<a name="l05400"></a>05400 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MQ_KNL_WIND_END_VALUE           (0xffffffL&lt;&lt;8)</span>
<a name="l05401"></a>05401 <span class="preprocessor"></span>
<a name="l05402"></a>05402 <span class="preprocessor">#define BNX2_MQ_KNL_WRITE_MASK1             0x00003c24</span>
<a name="l05403"></a>05403 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MQ_KNL_TX_MASK1                0x00003c28</span>
<a name="l05404"></a>05404 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MQ_KNL_CMD_MASK1               0x00003c2c</span>
<a name="l05405"></a>05405 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MQ_KNL_COND_ENQUEUE_MASK1          0x00003c30</span>
<a name="l05406"></a>05406 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MQ_KNL_RX_V2P_MASK1            0x00003c34</span>
<a name="l05407"></a>05407 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MQ_KNL_WRITE_MASK2             0x00003c38</span>
<a name="l05408"></a>05408 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MQ_KNL_TX_MASK2                0x00003c3c</span>
<a name="l05409"></a>05409 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MQ_KNL_CMD_MASK2               0x00003c40</span>
<a name="l05410"></a>05410 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MQ_KNL_COND_ENQUEUE_MASK2          0x00003c44</span>
<a name="l05411"></a>05411 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MQ_KNL_RX_V2P_MASK2            0x00003c48</span>
<a name="l05412"></a>05412 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MQ_KNL_BYP_WRITE_MASK1         0x00003c4c</span>
<a name="l05413"></a>05413 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MQ_KNL_BYP_TX_MASK1            0x00003c50</span>
<a name="l05414"></a>05414 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MQ_KNL_BYP_CMD_MASK1           0x00003c54</span>
<a name="l05415"></a>05415 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MQ_KNL_BYP_COND_ENQUEUE_MASK1      0x00003c58</span>
<a name="l05416"></a>05416 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MQ_KNL_BYP_RX_V2P_MASK1            0x00003c5c</span>
<a name="l05417"></a>05417 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MQ_KNL_BYP_WRITE_MASK2         0x00003c60</span>
<a name="l05418"></a>05418 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MQ_KNL_BYP_TX_MASK2            0x00003c64</span>
<a name="l05419"></a>05419 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MQ_KNL_BYP_CMD_MASK2           0x00003c68</span>
<a name="l05420"></a>05420 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MQ_KNL_BYP_COND_ENQUEUE_MASK2      0x00003c6c</span>
<a name="l05421"></a>05421 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MQ_KNL_BYP_RX_V2P_MASK2            0x00003c70</span>
<a name="l05422"></a>05422 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MQ_MEM_WR_ADDR             0x00003c74</span>
<a name="l05423"></a>05423 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MQ_MEM_WR_ADDR_VALUE            (0x3fL&lt;&lt;0)</span>
<a name="l05424"></a>05424 <span class="preprocessor"></span>
<a name="l05425"></a>05425 <span class="preprocessor">#define BNX2_MQ_MEM_WR_DATA0                0x00003c78</span>
<a name="l05426"></a>05426 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MQ_MEM_WR_DATA0_VALUE           (0xffffffffL&lt;&lt;0)</span>
<a name="l05427"></a>05427 <span class="preprocessor"></span>
<a name="l05428"></a>05428 <span class="preprocessor">#define BNX2_MQ_MEM_WR_DATA1                0x00003c7c</span>
<a name="l05429"></a>05429 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MQ_MEM_WR_DATA1_VALUE           (0xffffffffL&lt;&lt;0)</span>
<a name="l05430"></a>05430 <span class="preprocessor"></span>
<a name="l05431"></a>05431 <span class="preprocessor">#define BNX2_MQ_MEM_WR_DATA2                0x00003c80</span>
<a name="l05432"></a>05432 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MQ_MEM_WR_DATA2_VALUE           (0x3fffffffL&lt;&lt;0)</span>
<a name="l05433"></a>05433 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MQ_MEM_WR_DATA2_VALUE_XI            (0x7fffffffL&lt;&lt;0)</span>
<a name="l05434"></a>05434 <span class="preprocessor"></span>
<a name="l05435"></a>05435 <span class="preprocessor">#define BNX2_MQ_MEM_RD_ADDR             0x00003c84</span>
<a name="l05436"></a>05436 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MQ_MEM_RD_ADDR_VALUE            (0x3fL&lt;&lt;0)</span>
<a name="l05437"></a>05437 <span class="preprocessor"></span>
<a name="l05438"></a>05438 <span class="preprocessor">#define BNX2_MQ_MEM_RD_DATA0                0x00003c88</span>
<a name="l05439"></a>05439 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MQ_MEM_RD_DATA0_VALUE           (0xffffffffL&lt;&lt;0)</span>
<a name="l05440"></a>05440 <span class="preprocessor"></span>
<a name="l05441"></a>05441 <span class="preprocessor">#define BNX2_MQ_MEM_RD_DATA1                0x00003c8c</span>
<a name="l05442"></a>05442 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MQ_MEM_RD_DATA1_VALUE           (0xffffffffL&lt;&lt;0)</span>
<a name="l05443"></a>05443 <span class="preprocessor"></span>
<a name="l05444"></a>05444 <span class="preprocessor">#define BNX2_MQ_MEM_RD_DATA2                0x00003c90</span>
<a name="l05445"></a>05445 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MQ_MEM_RD_DATA2_VALUE           (0x3fffffffL&lt;&lt;0)</span>
<a name="l05446"></a>05446 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MQ_MEM_RD_DATA2_VALUE_XI            (0x7fffffffL&lt;&lt;0)</span>
<a name="l05447"></a>05447 <span class="preprocessor"></span>
<a name="l05448"></a>05448 <span class="preprocessor">#define BNX2_MQ_CONFIG2                 0x00003d00</span>
<a name="l05449"></a>05449 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MQ_CONFIG2_CONT_SZ              (0x7L&lt;&lt;4)</span>
<a name="l05450"></a>05450 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MQ_CONFIG2_FIRST_L4L5           (0x1fL&lt;&lt;8)</span>
<a name="l05451"></a>05451 <span class="preprocessor"></span>
<a name="l05452"></a>05452 <span class="preprocessor">#define BNX2_MQ_MAP_L2_3                0x00003d2c</span>
<a name="l05453"></a>05453 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MQ_MAP_L2_3_MQ_OFFSET           (0xffL&lt;&lt;0)</span>
<a name="l05454"></a>05454 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MQ_MAP_L2_3_SZ              (0x3L&lt;&lt;8)</span>
<a name="l05455"></a>05455 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MQ_MAP_L2_3_CTX_OFFSET          (0x2ffL&lt;&lt;10)</span>
<a name="l05456"></a>05456 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MQ_MAP_L2_3_BIN_OFFSET          (0x7L&lt;&lt;23)</span>
<a name="l05457"></a>05457 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MQ_MAP_L2_3_ARM                 (0x3L&lt;&lt;26)</span>
<a name="l05458"></a>05458 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MQ_MAP_L2_3_ENA                 (0x1L&lt;&lt;31)</span>
<a name="l05459"></a>05459 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MQ_MAP_L2_3_DEFAULT             0x82004646</span>
<a name="l05460"></a>05460 <span class="preprocessor"></span>
<a name="l05461"></a>05461 <span class="preprocessor">#define BNX2_MQ_MAP_L2_5                0x00003d34</span>
<a name="l05462"></a>05462 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MQ_MAP_L2_5_ARM                 (0x3L&lt;&lt;26)</span>
<a name="l05463"></a>05463 <span class="preprocessor"></span>
<a name="l05464"></a>05464 
<a name="l05465"></a>05465 <span class="comment">/*</span>
<a name="l05466"></a>05466 <span class="comment"> *  tsch_reg definition</span>
<a name="l05467"></a>05467 <span class="comment"> *  offset: 0x4c00</span>
<a name="l05468"></a>05468 <span class="comment"> */</span>
<a name="l05469"></a>05469 <span class="preprocessor">#define BNX2_TSCH_TSS_CFG               0x00004c1c</span>
<a name="l05470"></a>05470 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TSCH_TSS_CFG_TSS_START_CID          (0x7ffL&lt;&lt;8)</span>
<a name="l05471"></a>05471 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TSCH_TSS_CFG_NUM_OF_TSS_CON         (0xfL&lt;&lt;24)</span>
<a name="l05472"></a>05472 <span class="preprocessor"></span>
<a name="l05473"></a>05473 
<a name="l05474"></a>05474 
<a name="l05475"></a>05475 <span class="comment">/*</span>
<a name="l05476"></a>05476 <span class="comment"> *  tbdr_reg definition</span>
<a name="l05477"></a>05477 <span class="comment"> *  offset: 0x5000</span>
<a name="l05478"></a>05478 <span class="comment"> */</span>
<a name="l05479"></a>05479 <span class="preprocessor">#define BNX2_TBDR_COMMAND               0x00005000</span>
<a name="l05480"></a>05480 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TBDR_COMMAND_ENABLE             (1L&lt;&lt;0)</span>
<a name="l05481"></a>05481 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TBDR_COMMAND_SOFT_RST           (1L&lt;&lt;1)</span>
<a name="l05482"></a>05482 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TBDR_COMMAND_MSTR_ABORT             (1L&lt;&lt;4)</span>
<a name="l05483"></a>05483 <span class="preprocessor"></span>
<a name="l05484"></a>05484 <span class="preprocessor">#define BNX2_TBDR_STATUS                0x00005004</span>
<a name="l05485"></a>05485 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TBDR_STATUS_DMA_WAIT            (1L&lt;&lt;0)</span>
<a name="l05486"></a>05486 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TBDR_STATUS_FTQ_WAIT            (1L&lt;&lt;1)</span>
<a name="l05487"></a>05487 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TBDR_STATUS_FIFO_OVERFLOW           (1L&lt;&lt;2)</span>
<a name="l05488"></a>05488 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TBDR_STATUS_FIFO_UNDERFLOW          (1L&lt;&lt;3)</span>
<a name="l05489"></a>05489 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TBDR_STATUS_SEARCHMISS_ERROR        (1L&lt;&lt;4)</span>
<a name="l05490"></a>05490 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TBDR_STATUS_FTQ_ENTRY_CNT           (1L&lt;&lt;5)</span>
<a name="l05491"></a>05491 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TBDR_STATUS_BURST_CNT           (1L&lt;&lt;6)</span>
<a name="l05492"></a>05492 <span class="preprocessor"></span>
<a name="l05493"></a>05493 <span class="preprocessor">#define BNX2_TBDR_CONFIG                0x00005008</span>
<a name="l05494"></a>05494 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TBDR_CONFIG_MAX_BDS             (0xffL&lt;&lt;0)</span>
<a name="l05495"></a>05495 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TBDR_CONFIG_SWAP_MODE           (1L&lt;&lt;8)</span>
<a name="l05496"></a>05496 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TBDR_CONFIG_PRIORITY            (1L&lt;&lt;9)</span>
<a name="l05497"></a>05497 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TBDR_CONFIG_CACHE_NEXT_PAGE_PTRS        (1L&lt;&lt;10)</span>
<a name="l05498"></a>05498 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TBDR_CONFIG_PAGE_SIZE           (0xfL&lt;&lt;24)</span>
<a name="l05499"></a>05499 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TBDR_CONFIG_PAGE_SIZE_256           (0L&lt;&lt;24)</span>
<a name="l05500"></a>05500 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TBDR_CONFIG_PAGE_SIZE_512           (1L&lt;&lt;24)</span>
<a name="l05501"></a>05501 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TBDR_CONFIG_PAGE_SIZE_1K            (2L&lt;&lt;24)</span>
<a name="l05502"></a>05502 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TBDR_CONFIG_PAGE_SIZE_2K            (3L&lt;&lt;24)</span>
<a name="l05503"></a>05503 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TBDR_CONFIG_PAGE_SIZE_4K            (4L&lt;&lt;24)</span>
<a name="l05504"></a>05504 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TBDR_CONFIG_PAGE_SIZE_8K            (5L&lt;&lt;24)</span>
<a name="l05505"></a>05505 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TBDR_CONFIG_PAGE_SIZE_16K           (6L&lt;&lt;24)</span>
<a name="l05506"></a>05506 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TBDR_CONFIG_PAGE_SIZE_32K           (7L&lt;&lt;24)</span>
<a name="l05507"></a>05507 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TBDR_CONFIG_PAGE_SIZE_64K           (8L&lt;&lt;24)</span>
<a name="l05508"></a>05508 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TBDR_CONFIG_PAGE_SIZE_128K          (9L&lt;&lt;24)</span>
<a name="l05509"></a>05509 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TBDR_CONFIG_PAGE_SIZE_256K          (10L&lt;&lt;24)</span>
<a name="l05510"></a>05510 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TBDR_CONFIG_PAGE_SIZE_512K          (11L&lt;&lt;24)</span>
<a name="l05511"></a>05511 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TBDR_CONFIG_PAGE_SIZE_1M            (12L&lt;&lt;24)</span>
<a name="l05512"></a>05512 <span class="preprocessor"></span>
<a name="l05513"></a>05513 <span class="preprocessor">#define BNX2_TBDR_DEBUG_VECT_PEEK           0x0000500c</span>
<a name="l05514"></a>05514 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TBDR_DEBUG_VECT_PEEK_1_VALUE        (0x7ffL&lt;&lt;0)</span>
<a name="l05515"></a>05515 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TBDR_DEBUG_VECT_PEEK_1_PEEK_EN      (1L&lt;&lt;11)</span>
<a name="l05516"></a>05516 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TBDR_DEBUG_VECT_PEEK_1_SEL          (0xfL&lt;&lt;12)</span>
<a name="l05517"></a>05517 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TBDR_DEBUG_VECT_PEEK_2_VALUE        (0x7ffL&lt;&lt;16)</span>
<a name="l05518"></a>05518 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TBDR_DEBUG_VECT_PEEK_2_PEEK_EN      (1L&lt;&lt;27)</span>
<a name="l05519"></a>05519 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TBDR_DEBUG_VECT_PEEK_2_SEL          (0xfL&lt;&lt;28)</span>
<a name="l05520"></a>05520 <span class="preprocessor"></span>
<a name="l05521"></a>05521 <span class="preprocessor">#define BNX2_TBDR_CKSUM_ERROR_STATUS            0x00005010</span>
<a name="l05522"></a>05522 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TBDR_CKSUM_ERROR_STATUS_CALCULATED      (0xffffL&lt;&lt;0)</span>
<a name="l05523"></a>05523 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TBDR_CKSUM_ERROR_STATUS_EXPECTED        (0xffffL&lt;&lt;16)</span>
<a name="l05524"></a>05524 <span class="preprocessor"></span>
<a name="l05525"></a>05525 <span class="preprocessor">#define BNX2_TBDR_TBDRQ                 0x000053c0</span>
<a name="l05526"></a>05526 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TBDR_FTQ_CMD               0x000053f8</span>
<a name="l05527"></a>05527 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TBDR_FTQ_CMD_OFFSET             (0x3ffL&lt;&lt;0)</span>
<a name="l05528"></a>05528 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TBDR_FTQ_CMD_WR_TOP             (1L&lt;&lt;10)</span>
<a name="l05529"></a>05529 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TBDR_FTQ_CMD_WR_TOP_0           (0L&lt;&lt;10)</span>
<a name="l05530"></a>05530 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TBDR_FTQ_CMD_WR_TOP_1           (1L&lt;&lt;10)</span>
<a name="l05531"></a>05531 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TBDR_FTQ_CMD_SFT_RESET          (1L&lt;&lt;25)</span>
<a name="l05532"></a>05532 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TBDR_FTQ_CMD_RD_DATA            (1L&lt;&lt;26)</span>
<a name="l05533"></a>05533 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TBDR_FTQ_CMD_ADD_INTERVEN           (1L&lt;&lt;27)</span>
<a name="l05534"></a>05534 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TBDR_FTQ_CMD_ADD_DATA           (1L&lt;&lt;28)</span>
<a name="l05535"></a>05535 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TBDR_FTQ_CMD_INTERVENE_CLR          (1L&lt;&lt;29)</span>
<a name="l05536"></a>05536 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TBDR_FTQ_CMD_POP                (1L&lt;&lt;30)</span>
<a name="l05537"></a>05537 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TBDR_FTQ_CMD_BUSY               (1L&lt;&lt;31)</span>
<a name="l05538"></a>05538 <span class="preprocessor"></span>
<a name="l05539"></a>05539 <span class="preprocessor">#define BNX2_TBDR_FTQ_CTL               0x000053fc</span>
<a name="l05540"></a>05540 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TBDR_FTQ_CTL_INTERVENE          (1L&lt;&lt;0)</span>
<a name="l05541"></a>05541 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TBDR_FTQ_CTL_OVERFLOW           (1L&lt;&lt;1)</span>
<a name="l05542"></a>05542 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TBDR_FTQ_CTL_FORCE_INTERVENE        (1L&lt;&lt;2)</span>
<a name="l05543"></a>05543 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TBDR_FTQ_CTL_MAX_DEPTH          (0x3ffL&lt;&lt;12)</span>
<a name="l05544"></a>05544 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TBDR_FTQ_CTL_CUR_DEPTH          (0x3ffL&lt;&lt;22)</span>
<a name="l05545"></a>05545 <span class="preprocessor"></span>
<a name="l05546"></a>05546 
<a name="l05547"></a>05547 
<a name="l05548"></a>05548 <span class="comment">/*</span>
<a name="l05549"></a>05549 <span class="comment"> *  tdma_reg definition</span>
<a name="l05550"></a>05550 <span class="comment"> *  offset: 0x5c00</span>
<a name="l05551"></a>05551 <span class="comment"> */</span>
<a name="l05552"></a>05552 <span class="preprocessor">#define BNX2_TDMA_COMMAND               0x00005c00</span>
<a name="l05553"></a>05553 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_COMMAND_ENABLED            (1L&lt;&lt;0)</span>
<a name="l05554"></a>05554 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_COMMAND_MASTER_ABORT           (1L&lt;&lt;4)</span>
<a name="l05555"></a>05555 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_COMMAND_CS16_ERR           (1L&lt;&lt;5)</span>
<a name="l05556"></a>05556 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_COMMAND_BAD_L2_LENGTH_ABORT        (1L&lt;&lt;7)</span>
<a name="l05557"></a>05557 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_COMMAND_MASK_CS1           (1L&lt;&lt;20)</span>
<a name="l05558"></a>05558 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_COMMAND_MASK_CS2           (1L&lt;&lt;21)</span>
<a name="l05559"></a>05559 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_COMMAND_MASK_CS3           (1L&lt;&lt;22)</span>
<a name="l05560"></a>05560 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_COMMAND_MASK_CS4           (1L&lt;&lt;23)</span>
<a name="l05561"></a>05561 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_COMMAND_FORCE_ILOCK_CKERR      (1L&lt;&lt;24)</span>
<a name="l05562"></a>05562 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_COMMAND_OFIFO_CLR          (1L&lt;&lt;30)</span>
<a name="l05563"></a>05563 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_COMMAND_IFIFO_CLR          (1L&lt;&lt;31)</span>
<a name="l05564"></a>05564 <span class="preprocessor"></span>
<a name="l05565"></a>05565 <span class="preprocessor">#define BNX2_TDMA_STATUS                0x00005c04</span>
<a name="l05566"></a>05566 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_STATUS_DMA_WAIT            (1L&lt;&lt;0)</span>
<a name="l05567"></a>05567 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_STATUS_PAYLOAD_WAIT            (1L&lt;&lt;1)</span>
<a name="l05568"></a>05568 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_STATUS_PATCH_FTQ_WAIT          (1L&lt;&lt;2)</span>
<a name="l05569"></a>05569 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_STATUS_LOCK_WAIT           (1L&lt;&lt;3)</span>
<a name="l05570"></a>05570 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_STATUS_FTQ_ENTRY_CNT           (1L&lt;&lt;16)</span>
<a name="l05571"></a>05571 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_STATUS_BURST_CNT           (1L&lt;&lt;17)</span>
<a name="l05572"></a>05572 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_STATUS_MAX_IFIFO_DEPTH         (0x3fL&lt;&lt;20)</span>
<a name="l05573"></a>05573 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_STATUS_OFIFO_OVERFLOW          (1L&lt;&lt;30)</span>
<a name="l05574"></a>05574 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_STATUS_IFIFO_OVERFLOW          (1L&lt;&lt;31)</span>
<a name="l05575"></a>05575 <span class="preprocessor"></span>
<a name="l05576"></a>05576 <span class="preprocessor">#define BNX2_TDMA_CONFIG                0x00005c08</span>
<a name="l05577"></a>05577 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_CONFIG_ONE_DMA             (1L&lt;&lt;0)</span>
<a name="l05578"></a>05578 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_CONFIG_ONE_RECORD          (1L&lt;&lt;1)</span>
<a name="l05579"></a>05579 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_CONFIG_NUM_DMA_CHAN            (0x3L&lt;&lt;2)</span>
<a name="l05580"></a>05580 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_CONFIG_NUM_DMA_CHAN_0          (0L&lt;&lt;2)</span>
<a name="l05581"></a>05581 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_CONFIG_NUM_DMA_CHAN_1          (1L&lt;&lt;2)</span>
<a name="l05582"></a>05582 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_CONFIG_NUM_DMA_CHAN_2          (2L&lt;&lt;2)</span>
<a name="l05583"></a>05583 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_CONFIG_NUM_DMA_CHAN_3          (3L&lt;&lt;2)</span>
<a name="l05584"></a>05584 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_CONFIG_LIMIT_SZ            (0xfL&lt;&lt;4)</span>
<a name="l05585"></a>05585 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_CONFIG_LIMIT_SZ_64             (0L&lt;&lt;4)</span>
<a name="l05586"></a>05586 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_CONFIG_LIMIT_SZ_128            (0x4L&lt;&lt;4)</span>
<a name="l05587"></a>05587 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_CONFIG_LIMIT_SZ_256            (0x6L&lt;&lt;4)</span>
<a name="l05588"></a>05588 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_CONFIG_LIMIT_SZ_512            (0x8L&lt;&lt;4)</span>
<a name="l05589"></a>05589 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_CONFIG_LINE_SZ             (0xfL&lt;&lt;8)</span>
<a name="l05590"></a>05590 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_CONFIG_LINE_SZ_64          (0L&lt;&lt;8)</span>
<a name="l05591"></a>05591 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_CONFIG_LINE_SZ_128             (4L&lt;&lt;8)</span>
<a name="l05592"></a>05592 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_CONFIG_LINE_SZ_256             (6L&lt;&lt;8)</span>
<a name="l05593"></a>05593 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_CONFIG_LINE_SZ_512             (8L&lt;&lt;8)</span>
<a name="l05594"></a>05594 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_CONFIG_ALIGN_ENA           (1L&lt;&lt;15)</span>
<a name="l05595"></a>05595 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_CONFIG_CHK_L2_BD           (1L&lt;&lt;16)</span>
<a name="l05596"></a>05596 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_CONFIG_CMPL_ENTRY          (1L&lt;&lt;17)</span>
<a name="l05597"></a>05597 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_CONFIG_OFIFO_CMP           (1L&lt;&lt;19)</span>
<a name="l05598"></a>05598 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_CONFIG_OFIFO_CMP_3             (0L&lt;&lt;19)</span>
<a name="l05599"></a>05599 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_CONFIG_OFIFO_CMP_2             (1L&lt;&lt;19)</span>
<a name="l05600"></a>05600 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_CONFIG_FIFO_CMP            (0xfL&lt;&lt;20)</span>
<a name="l05601"></a>05601 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_CONFIG_IFIFO_DEPTH_XI          (0x7L&lt;&lt;20)</span>
<a name="l05602"></a>05602 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_CONFIG_IFIFO_DEPTH_0_XI        (0L&lt;&lt;20)</span>
<a name="l05603"></a>05603 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_CONFIG_IFIFO_DEPTH_4_XI        (1L&lt;&lt;20)</span>
<a name="l05604"></a>05604 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_CONFIG_IFIFO_DEPTH_8_XI        (2L&lt;&lt;20)</span>
<a name="l05605"></a>05605 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_CONFIG_IFIFO_DEPTH_16_XI       (3L&lt;&lt;20)</span>
<a name="l05606"></a>05606 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_CONFIG_IFIFO_DEPTH_32_XI       (4L&lt;&lt;20)</span>
<a name="l05607"></a>05607 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_CONFIG_IFIFO_DEPTH_64_XI       (5L&lt;&lt;20)</span>
<a name="l05608"></a>05608 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_CONFIG_FIFO_CMP_EN_XI          (1L&lt;&lt;23)</span>
<a name="l05609"></a>05609 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_CONFIG_BYTES_OST_XI            (0x7L&lt;&lt;24)</span>
<a name="l05610"></a>05610 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_CONFIG_BYTES_OST_512_XI        (0L&lt;&lt;24)</span>
<a name="l05611"></a>05611 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_CONFIG_BYTES_OST_1024_XI       (1L&lt;&lt;24)</span>
<a name="l05612"></a>05612 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_CONFIG_BYTES_OST_2048_XI       (2L&lt;&lt;24)</span>
<a name="l05613"></a>05613 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_CONFIG_BYTES_OST_4096_XI       (3L&lt;&lt;24)</span>
<a name="l05614"></a>05614 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_CONFIG_BYTES_OST_8192_XI       (4L&lt;&lt;24)</span>
<a name="l05615"></a>05615 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_CONFIG_BYTES_OST_16384_XI      (5L&lt;&lt;24)</span>
<a name="l05616"></a>05616 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_CONFIG_HC_BYPASS_XI            (1L&lt;&lt;27)</span>
<a name="l05617"></a>05617 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_CONFIG_LCL_MRRS_XI             (0x7L&lt;&lt;28)</span>
<a name="l05618"></a>05618 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_CONFIG_LCL_MRRS_128_XI         (0L&lt;&lt;28)</span>
<a name="l05619"></a>05619 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_CONFIG_LCL_MRRS_256_XI         (1L&lt;&lt;28)</span>
<a name="l05620"></a>05620 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_CONFIG_LCL_MRRS_512_XI         (2L&lt;&lt;28)</span>
<a name="l05621"></a>05621 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_CONFIG_LCL_MRRS_1024_XI        (3L&lt;&lt;28)</span>
<a name="l05622"></a>05622 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_CONFIG_LCL_MRRS_2048_XI        (4L&lt;&lt;28)</span>
<a name="l05623"></a>05623 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_CONFIG_LCL_MRRS_4096_XI        (5L&lt;&lt;28)</span>
<a name="l05624"></a>05624 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_CONFIG_LCL_MRRS_EN_XI          (1L&lt;&lt;31)</span>
<a name="l05625"></a>05625 <span class="preprocessor"></span>
<a name="l05626"></a>05626 <span class="preprocessor">#define BNX2_TDMA_PAYLOAD_PROD              0x00005c0c</span>
<a name="l05627"></a>05627 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_PAYLOAD_PROD_VALUE             (0x1fffL&lt;&lt;3)</span>
<a name="l05628"></a>05628 <span class="preprocessor"></span>
<a name="l05629"></a>05629 <span class="preprocessor">#define BNX2_TDMA_DBG_WATCHDOG              0x00005c10</span>
<a name="l05630"></a>05630 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_DBG_TRIGGER               0x00005c14</span>
<a name="l05631"></a>05631 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_DMAD_FSM              0x00005c80</span>
<a name="l05632"></a>05632 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_DMAD_FSM_BD_INVLD          (1L&lt;&lt;0)</span>
<a name="l05633"></a>05633 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_DMAD_FSM_PUSH              (0xfL&lt;&lt;4)</span>
<a name="l05634"></a>05634 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_DMAD_FSM_ARB_TBDC          (0x3L&lt;&lt;8)</span>
<a name="l05635"></a>05635 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_DMAD_FSM_ARB_CTX           (1L&lt;&lt;12)</span>
<a name="l05636"></a>05636 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_DMAD_FSM_DR_INTF           (1L&lt;&lt;16)</span>
<a name="l05637"></a>05637 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_DMAD_FSM_DMAD              (0x7L&lt;&lt;20)</span>
<a name="l05638"></a>05638 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_DMAD_FSM_BD                (0xfL&lt;&lt;24)</span>
<a name="l05639"></a>05639 <span class="preprocessor"></span>
<a name="l05640"></a>05640 <span class="preprocessor">#define BNX2_TDMA_DMAD_STATUS               0x00005c84</span>
<a name="l05641"></a>05641 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_DMAD_STATUS_RHOLD_PUSH_ENTRY       (0x3L&lt;&lt;0)</span>
<a name="l05642"></a>05642 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_DMAD_STATUS_RHOLD_DMAD_ENTRY       (0x3L&lt;&lt;4)</span>
<a name="l05643"></a>05643 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_DMAD_STATUS_RHOLD_BD_ENTRY         (0x3L&lt;&lt;8)</span>
<a name="l05644"></a>05644 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_DMAD_STATUS_IFTQ_ENUM          (0xfL&lt;&lt;12)</span>
<a name="l05645"></a>05645 <span class="preprocessor"></span>
<a name="l05646"></a>05646 <span class="preprocessor">#define BNX2_TDMA_DR_INTF_FSM               0x00005c88</span>
<a name="l05647"></a>05647 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_DR_INTF_FSM_L2_COMP            (0x3L&lt;&lt;0)</span>
<a name="l05648"></a>05648 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_DR_INTF_FSM_TPATQ          (0x7L&lt;&lt;4)</span>
<a name="l05649"></a>05649 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_DR_INTF_FSM_TPBUF          (0x3L&lt;&lt;8)</span>
<a name="l05650"></a>05650 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_DR_INTF_FSM_DR_BUF             (0x7L&lt;&lt;12)</span>
<a name="l05651"></a>05651 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_DR_INTF_FSM_DMAD           (0x7L&lt;&lt;16)</span>
<a name="l05652"></a>05652 <span class="preprocessor"></span>
<a name="l05653"></a>05653 <span class="preprocessor">#define BNX2_TDMA_DR_INTF_STATUS            0x00005c8c</span>
<a name="l05654"></a>05654 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_DR_INTF_STATUS_HOLE_PHASE      (0x7L&lt;&lt;0)</span>
<a name="l05655"></a>05655 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_DR_INTF_STATUS_DATA_AVAIL      (0x3L&lt;&lt;4)</span>
<a name="l05656"></a>05656 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_DR_INTF_STATUS_SHIFT_ADDR      (0x7L&lt;&lt;8)</span>
<a name="l05657"></a>05657 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_DR_INTF_STATUS_NXT_PNTR        (0xfL&lt;&lt;12)</span>
<a name="l05658"></a>05658 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_DR_INTF_STATUS_BYTE_COUNT      (0x7L&lt;&lt;16)</span>
<a name="l05659"></a>05659 <span class="preprocessor"></span>
<a name="l05660"></a>05660 <span class="preprocessor">#define BNX2_TDMA_PUSH_FSM              0x00005c90</span>
<a name="l05661"></a>05661 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_BD_IF_DEBUG               0x00005c94</span>
<a name="l05662"></a>05662 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_DMAD_IF_DEBUG             0x00005c98</span>
<a name="l05663"></a>05663 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_CTX_IF_DEBUG              0x00005c9c</span>
<a name="l05664"></a>05664 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_TPBUF_IF_DEBUG            0x00005ca0</span>
<a name="l05665"></a>05665 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_DR_IF_DEBUG               0x00005ca4</span>
<a name="l05666"></a>05666 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_TPATQ_IF_DEBUG            0x00005ca8</span>
<a name="l05667"></a>05667 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_TDMA_ILOCK_CKSUM          0x00005cac</span>
<a name="l05668"></a>05668 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_TDMA_ILOCK_CKSUM_CALCULATED        (0xffffL&lt;&lt;0)</span>
<a name="l05669"></a>05669 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_TDMA_ILOCK_CKSUM_EXPECTED      (0xffffL&lt;&lt;16)</span>
<a name="l05670"></a>05670 <span class="preprocessor"></span>
<a name="l05671"></a>05671 <span class="preprocessor">#define BNX2_TDMA_TDMA_PCIE_CKSUM           0x00005cb0</span>
<a name="l05672"></a>05672 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_TDMA_PCIE_CKSUM_CALCULATED         (0xffffL&lt;&lt;0)</span>
<a name="l05673"></a>05673 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_TDMA_PCIE_CKSUM_EXPECTED       (0xffffL&lt;&lt;16)</span>
<a name="l05674"></a>05674 <span class="preprocessor"></span>
<a name="l05675"></a>05675 <span class="preprocessor">#define BNX2_TDMA_TDMAQ                 0x00005fc0</span>
<a name="l05676"></a>05676 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_FTQ_CMD               0x00005ff8</span>
<a name="l05677"></a>05677 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_FTQ_CMD_OFFSET             (0x3ffL&lt;&lt;0)</span>
<a name="l05678"></a>05678 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_FTQ_CMD_WR_TOP             (1L&lt;&lt;10)</span>
<a name="l05679"></a>05679 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_FTQ_CMD_WR_TOP_0           (0L&lt;&lt;10)</span>
<a name="l05680"></a>05680 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_FTQ_CMD_WR_TOP_1           (1L&lt;&lt;10)</span>
<a name="l05681"></a>05681 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_FTQ_CMD_SFT_RESET          (1L&lt;&lt;25)</span>
<a name="l05682"></a>05682 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_FTQ_CMD_RD_DATA            (1L&lt;&lt;26)</span>
<a name="l05683"></a>05683 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_FTQ_CMD_ADD_INTERVEN           (1L&lt;&lt;27)</span>
<a name="l05684"></a>05684 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_FTQ_CMD_ADD_DATA           (1L&lt;&lt;28)</span>
<a name="l05685"></a>05685 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_FTQ_CMD_INTERVENE_CLR          (1L&lt;&lt;29)</span>
<a name="l05686"></a>05686 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_FTQ_CMD_POP                (1L&lt;&lt;30)</span>
<a name="l05687"></a>05687 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_FTQ_CMD_BUSY               (1L&lt;&lt;31)</span>
<a name="l05688"></a>05688 <span class="preprocessor"></span>
<a name="l05689"></a>05689 <span class="preprocessor">#define BNX2_TDMA_FTQ_CTL               0x00005ffc</span>
<a name="l05690"></a>05690 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_FTQ_CTL_INTERVENE          (1L&lt;&lt;0)</span>
<a name="l05691"></a>05691 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_FTQ_CTL_OVERFLOW           (1L&lt;&lt;1)</span>
<a name="l05692"></a>05692 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_FTQ_CTL_FORCE_INTERVENE        (1L&lt;&lt;2)</span>
<a name="l05693"></a>05693 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_FTQ_CTL_MAX_DEPTH          (0x3ffL&lt;&lt;12)</span>
<a name="l05694"></a>05694 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TDMA_FTQ_CTL_CUR_DEPTH          (0x3ffL&lt;&lt;22)</span>
<a name="l05695"></a>05695 <span class="preprocessor"></span>
<a name="l05696"></a>05696 
<a name="l05697"></a>05697 
<a name="l05698"></a>05698 <span class="comment">/*</span>
<a name="l05699"></a>05699 <span class="comment"> *  hc_reg definition</span>
<a name="l05700"></a>05700 <span class="comment"> *  offset: 0x6800</span>
<a name="l05701"></a>05701 <span class="comment"> */</span>
<a name="l05702"></a>05702 <span class="preprocessor">#define BNX2_HC_COMMAND                 0x00006800</span>
<a name="l05703"></a>05703 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_COMMAND_ENABLE               (1L&lt;&lt;0)</span>
<a name="l05704"></a>05704 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_COMMAND_SKIP_ABORT           (1L&lt;&lt;4)</span>
<a name="l05705"></a>05705 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_COMMAND_COAL_NOW             (1L&lt;&lt;16)</span>
<a name="l05706"></a>05706 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_COMMAND_COAL_NOW_WO_INT          (1L&lt;&lt;17)</span>
<a name="l05707"></a>05707 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_COMMAND_STATS_NOW            (1L&lt;&lt;18)</span>
<a name="l05708"></a>05708 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_COMMAND_FORCE_INT            (0x3L&lt;&lt;19)</span>
<a name="l05709"></a>05709 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_COMMAND_FORCE_INT_NULL           (0L&lt;&lt;19)</span>
<a name="l05710"></a>05710 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_COMMAND_FORCE_INT_HIGH           (1L&lt;&lt;19)</span>
<a name="l05711"></a>05711 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_COMMAND_FORCE_INT_LOW            (2L&lt;&lt;19)</span>
<a name="l05712"></a>05712 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_COMMAND_FORCE_INT_FREE           (3L&lt;&lt;19)</span>
<a name="l05713"></a>05713 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_COMMAND_CLR_STAT_NOW             (1L&lt;&lt;21)</span>
<a name="l05714"></a>05714 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_COMMAND_MAIN_PWR_INT             (1L&lt;&lt;22)</span>
<a name="l05715"></a>05715 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_COMMAND_COAL_ON_NEXT_EVENT       (1L&lt;&lt;27)</span>
<a name="l05716"></a>05716 <span class="preprocessor"></span>
<a name="l05717"></a>05717 <span class="preprocessor">#define BNX2_HC_STATUS                  0x00006804</span>
<a name="l05718"></a>05718 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STATUS_MASTER_ABORT          (1L&lt;&lt;0)</span>
<a name="l05719"></a>05719 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STATUS_PARITY_ERROR_STATE        (1L&lt;&lt;1)</span>
<a name="l05720"></a>05720 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STATUS_PCI_CLK_CNT_STAT          (1L&lt;&lt;16)</span>
<a name="l05721"></a>05721 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STATUS_CORE_CLK_CNT_STAT         (1L&lt;&lt;17)</span>
<a name="l05722"></a>05722 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STATUS_NUM_STATUS_BLOCKS_STAT        (1L&lt;&lt;18)</span>
<a name="l05723"></a>05723 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STATUS_NUM_INT_GEN_STAT          (1L&lt;&lt;19)</span>
<a name="l05724"></a>05724 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STATUS_NUM_INT_MBOX_WR_STAT      (1L&lt;&lt;20)</span>
<a name="l05725"></a>05725 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STATUS_CORE_CLKS_TO_HW_INTACK_STAT   (1L&lt;&lt;23)</span>
<a name="l05726"></a>05726 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STATUS_CORE_CLKS_TO_SW_INTACK_STAT   (1L&lt;&lt;24)</span>
<a name="l05727"></a>05727 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STATUS_CORE_CLKS_DURING_SW_INTACK_STAT   (1L&lt;&lt;25)</span>
<a name="l05728"></a>05728 <span class="preprocessor"></span>
<a name="l05729"></a>05729 <span class="preprocessor">#define BNX2_HC_CONFIG                  0x00006808</span>
<a name="l05730"></a>05730 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_CONFIG_COLLECT_STATS             (1L&lt;&lt;0)</span>
<a name="l05731"></a>05731 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_CONFIG_RX_TMR_MODE           (1L&lt;&lt;1)</span>
<a name="l05732"></a>05732 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_CONFIG_TX_TMR_MODE           (1L&lt;&lt;2)</span>
<a name="l05733"></a>05733 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_CONFIG_COM_TMR_MODE          (1L&lt;&lt;3)</span>
<a name="l05734"></a>05734 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_CONFIG_CMD_TMR_MODE          (1L&lt;&lt;4)</span>
<a name="l05735"></a>05735 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_CONFIG_STATISTIC_PRIORITY        (1L&lt;&lt;5)</span>
<a name="l05736"></a>05736 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_CONFIG_STATUS_PRIORITY           (1L&lt;&lt;6)</span>
<a name="l05737"></a>05737 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_CONFIG_STAT_MEM_ADDR             (0xffL&lt;&lt;8)</span>
<a name="l05738"></a>05738 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_CONFIG_PER_MODE              (1L&lt;&lt;16)</span>
<a name="l05739"></a>05739 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_CONFIG_ONE_SHOT              (1L&lt;&lt;17)</span>
<a name="l05740"></a>05740 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_CONFIG_USE_INT_PARAM             (1L&lt;&lt;18)</span>
<a name="l05741"></a>05741 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_CONFIG_SET_MASK_AT_RD            (1L&lt;&lt;19)</span>
<a name="l05742"></a>05742 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_CONFIG_PER_COLLECT_LIMIT         (0xfL&lt;&lt;20)</span>
<a name="l05743"></a>05743 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_CONFIG_SB_ADDR_INC           (0x7L&lt;&lt;24)</span>
<a name="l05744"></a>05744 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_CONFIG_SB_ADDR_INC_64B           (0L&lt;&lt;24)</span>
<a name="l05745"></a>05745 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_CONFIG_SB_ADDR_INC_128B          (1L&lt;&lt;24)</span>
<a name="l05746"></a>05746 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_CONFIG_SB_ADDR_INC_256B          (2L&lt;&lt;24)</span>
<a name="l05747"></a>05747 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_CONFIG_SB_ADDR_INC_512B          (3L&lt;&lt;24)</span>
<a name="l05748"></a>05748 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_CONFIG_SB_ADDR_INC_1024B         (4L&lt;&lt;24)</span>
<a name="l05749"></a>05749 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_CONFIG_SB_ADDR_INC_2048B         (5L&lt;&lt;24)</span>
<a name="l05750"></a>05750 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_CONFIG_SB_ADDR_INC_4096B         (6L&lt;&lt;24)</span>
<a name="l05751"></a>05751 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_CONFIG_SB_ADDR_INC_8192B         (7L&lt;&lt;24)</span>
<a name="l05752"></a>05752 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_CONFIG_GEN_STAT_AVG_INTR         (1L&lt;&lt;29)</span>
<a name="l05753"></a>05753 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_CONFIG_UNMASK_ALL            (1L&lt;&lt;30)</span>
<a name="l05754"></a>05754 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_CONFIG_TX_SEL                (1L&lt;&lt;31)</span>
<a name="l05755"></a>05755 <span class="preprocessor"></span>
<a name="l05756"></a>05756 <span class="preprocessor">#define BNX2_HC_ATTN_BITS_ENABLE            0x0000680c</span>
<a name="l05757"></a>05757 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STATUS_ADDR_L               0x00006810</span>
<a name="l05758"></a>05758 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STATUS_ADDR_H               0x00006814</span>
<a name="l05759"></a>05759 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STATISTICS_ADDR_L           0x00006818</span>
<a name="l05760"></a>05760 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STATISTICS_ADDR_H           0x0000681c</span>
<a name="l05761"></a>05761 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_TX_QUICK_CONS_TRIP          0x00006820</span>
<a name="l05762"></a>05762 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_TX_QUICK_CONS_TRIP_VALUE         (0xffL&lt;&lt;0)</span>
<a name="l05763"></a>05763 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_TX_QUICK_CONS_TRIP_INT           (0xffL&lt;&lt;16)</span>
<a name="l05764"></a>05764 <span class="preprocessor"></span>
<a name="l05765"></a>05765 <span class="preprocessor">#define BNX2_HC_COMP_PROD_TRIP              0x00006824</span>
<a name="l05766"></a>05766 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_COMP_PROD_TRIP_VALUE             (0xffL&lt;&lt;0)</span>
<a name="l05767"></a>05767 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_COMP_PROD_TRIP_INT           (0xffL&lt;&lt;16)</span>
<a name="l05768"></a>05768 <span class="preprocessor"></span>
<a name="l05769"></a>05769 <span class="preprocessor">#define BNX2_HC_RX_QUICK_CONS_TRIP          0x00006828</span>
<a name="l05770"></a>05770 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_RX_QUICK_CONS_TRIP_VALUE         (0xffL&lt;&lt;0)</span>
<a name="l05771"></a>05771 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_RX_QUICK_CONS_TRIP_INT           (0xffL&lt;&lt;16)</span>
<a name="l05772"></a>05772 <span class="preprocessor"></span>
<a name="l05773"></a>05773 <span class="preprocessor">#define BNX2_HC_RX_TICKS                0x0000682c</span>
<a name="l05774"></a>05774 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_RX_TICKS_VALUE               (0x3ffL&lt;&lt;0)</span>
<a name="l05775"></a>05775 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_RX_TICKS_INT                 (0x3ffL&lt;&lt;16)</span>
<a name="l05776"></a>05776 <span class="preprocessor"></span>
<a name="l05777"></a>05777 <span class="preprocessor">#define BNX2_HC_TX_TICKS                0x00006830</span>
<a name="l05778"></a>05778 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_TX_TICKS_VALUE               (0x3ffL&lt;&lt;0)</span>
<a name="l05779"></a>05779 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_TX_TICKS_INT                 (0x3ffL&lt;&lt;16)</span>
<a name="l05780"></a>05780 <span class="preprocessor"></span>
<a name="l05781"></a>05781 <span class="preprocessor">#define BNX2_HC_COM_TICKS               0x00006834</span>
<a name="l05782"></a>05782 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_COM_TICKS_VALUE              (0x3ffL&lt;&lt;0)</span>
<a name="l05783"></a>05783 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_COM_TICKS_INT                (0x3ffL&lt;&lt;16)</span>
<a name="l05784"></a>05784 <span class="preprocessor"></span>
<a name="l05785"></a>05785 <span class="preprocessor">#define BNX2_HC_CMD_TICKS               0x00006838</span>
<a name="l05786"></a>05786 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_CMD_TICKS_VALUE              (0x3ffL&lt;&lt;0)</span>
<a name="l05787"></a>05787 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_CMD_TICKS_INT                (0x3ffL&lt;&lt;16)</span>
<a name="l05788"></a>05788 <span class="preprocessor"></span>
<a name="l05789"></a>05789 <span class="preprocessor">#define BNX2_HC_PERIODIC_TICKS              0x0000683c</span>
<a name="l05790"></a>05790 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_PERIODIC_TICKS_HC_PERIODIC_TICKS     (0xffffL&lt;&lt;0)</span>
<a name="l05791"></a>05791 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_PERIODIC_TICKS_HC_INT_PERIODIC_TICKS     (0xffffL&lt;&lt;16)</span>
<a name="l05792"></a>05792 <span class="preprocessor"></span>
<a name="l05793"></a>05793 <span class="preprocessor">#define BNX2_HC_STAT_COLLECT_TICKS          0x00006840</span>
<a name="l05794"></a>05794 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_COLLECT_TICKS_HC_STAT_COLL_TICKS    (0xffL&lt;&lt;4)</span>
<a name="l05795"></a>05795 <span class="preprocessor"></span>
<a name="l05796"></a>05796 <span class="preprocessor">#define BNX2_HC_STATS_TICKS             0x00006844</span>
<a name="l05797"></a>05797 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STATS_TICKS_HC_STAT_TICKS        (0xffffL&lt;&lt;8)</span>
<a name="l05798"></a>05798 <span class="preprocessor"></span>
<a name="l05799"></a>05799 <span class="preprocessor">#define BNX2_HC_STATS_INTERRUPT_STATUS          0x00006848</span>
<a name="l05800"></a>05800 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STATS_INTERRUPT_STATUS_SB_STATUS     (0x1ffL&lt;&lt;0)</span>
<a name="l05801"></a>05801 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STATS_INTERRUPT_STATUS_INT_STATUS    (0x1ffL&lt;&lt;16)</span>
<a name="l05802"></a>05802 <span class="preprocessor"></span>
<a name="l05803"></a>05803 <span class="preprocessor">#define BNX2_HC_STAT_MEM_DATA               0x0000684c</span>
<a name="l05804"></a>05804 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0              0x00006850</span>
<a name="l05805"></a>05805 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0         (0x7fL&lt;&lt;0)</span>
<a name="l05806"></a>05806 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT0   (0L&lt;&lt;0)</span>
<a name="l05807"></a>05807 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT1   (1L&lt;&lt;0)</span>
<a name="l05808"></a>05808 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT2   (2L&lt;&lt;0)</span>
<a name="l05809"></a>05809 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT3   (3L&lt;&lt;0)</span>
<a name="l05810"></a>05810 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT4   (4L&lt;&lt;0)</span>
<a name="l05811"></a>05811 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT5   (5L&lt;&lt;0)</span>
<a name="l05812"></a>05812 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT6   (6L&lt;&lt;0)</span>
<a name="l05813"></a>05813 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT7   (7L&lt;&lt;0)</span>
<a name="l05814"></a>05814 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT8   (8L&lt;&lt;0)</span>
<a name="l05815"></a>05815 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT9   (9L&lt;&lt;0)</span>
<a name="l05816"></a>05816 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT10  (10L&lt;&lt;0)</span>
<a name="l05817"></a>05817 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT11  (11L&lt;&lt;0)</span>
<a name="l05818"></a>05818 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_TXP_STAT0   (12L&lt;&lt;0)</span>
<a name="l05819"></a>05819 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_TXP_STAT1   (13L&lt;&lt;0)</span>
<a name="l05820"></a>05820 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_TXP_STAT2   (14L&lt;&lt;0)</span>
<a name="l05821"></a>05821 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_TXP_STAT3   (15L&lt;&lt;0)</span>
<a name="l05822"></a>05822 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_TXP_STAT4   (16L&lt;&lt;0)</span>
<a name="l05823"></a>05823 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_TXP_STAT5   (17L&lt;&lt;0)</span>
<a name="l05824"></a>05824 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_TXP_STAT6   (18L&lt;&lt;0)</span>
<a name="l05825"></a>05825 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_TXP_STAT7   (19L&lt;&lt;0)</span>
<a name="l05826"></a>05826 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT0   (20L&lt;&lt;0)</span>
<a name="l05827"></a>05827 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT1   (21L&lt;&lt;0)</span>
<a name="l05828"></a>05828 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT2   (22L&lt;&lt;0)</span>
<a name="l05829"></a>05829 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT3   (23L&lt;&lt;0)</span>
<a name="l05830"></a>05830 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT4   (24L&lt;&lt;0)</span>
<a name="l05831"></a>05831 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT5   (25L&lt;&lt;0)</span>
<a name="l05832"></a>05832 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT6   (26L&lt;&lt;0)</span>
<a name="l05833"></a>05833 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT7   (27L&lt;&lt;0)</span>
<a name="l05834"></a>05834 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT8   (28L&lt;&lt;0)</span>
<a name="l05835"></a>05835 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT9   (29L&lt;&lt;0)</span>
<a name="l05836"></a>05836 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT10  (30L&lt;&lt;0)</span>
<a name="l05837"></a>05837 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT11  (31L&lt;&lt;0)</span>
<a name="l05838"></a>05838 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_TPAT_STAT0  (32L&lt;&lt;0)</span>
<a name="l05839"></a>05839 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_TPAT_STAT1  (33L&lt;&lt;0)</span>
<a name="l05840"></a>05840 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_TPAT_STAT2  (34L&lt;&lt;0)</span>
<a name="l05841"></a>05841 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_TPAT_STAT3  (35L&lt;&lt;0)</span>
<a name="l05842"></a>05842 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_CP_STAT0    (36L&lt;&lt;0)</span>
<a name="l05843"></a>05843 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_CP_STAT1    (37L&lt;&lt;0)</span>
<a name="l05844"></a>05844 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_CP_STAT2    (38L&lt;&lt;0)</span>
<a name="l05845"></a>05845 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_CP_STAT3    (39L&lt;&lt;0)</span>
<a name="l05846"></a>05846 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_CP_STAT4    (40L&lt;&lt;0)</span>
<a name="l05847"></a>05847 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_CP_STAT5    (41L&lt;&lt;0)</span>
<a name="l05848"></a>05848 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_CP_STAT6    (42L&lt;&lt;0)</span>
<a name="l05849"></a>05849 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_CP_STAT7    (43L&lt;&lt;0)</span>
<a name="l05850"></a>05850 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_MCP_STAT0   (44L&lt;&lt;0)</span>
<a name="l05851"></a>05851 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_MCP_STAT1   (45L&lt;&lt;0)</span>
<a name="l05852"></a>05852 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_MCP_STAT2   (46L&lt;&lt;0)</span>
<a name="l05853"></a>05853 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_MCP_STAT3   (47L&lt;&lt;0)</span>
<a name="l05854"></a>05854 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_MCP_STAT4   (48L&lt;&lt;0)</span>
<a name="l05855"></a>05855 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_MCP_STAT5   (49L&lt;&lt;0)</span>
<a name="l05856"></a>05856 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_MCP_STAT6   (50L&lt;&lt;0)</span>
<a name="l05857"></a>05857 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_MCP_STAT7   (51L&lt;&lt;0)</span>
<a name="l05858"></a>05858 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_PCI_CLK_CNT     (52L&lt;&lt;0)</span>
<a name="l05859"></a>05859 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_CORE_CLK_CNT    (53L&lt;&lt;0)</span>
<a name="l05860"></a>05860 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_STATUS_BLOCKS    (54L&lt;&lt;0)</span>
<a name="l05861"></a>05861 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_INT_GEN  (55L&lt;&lt;0)</span>
<a name="l05862"></a>05862 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_INT_MBOX_WR  (56L&lt;&lt;0)</span>
<a name="l05863"></a>05863 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_TO_HW_INTACK   (59L&lt;&lt;0)</span>
<a name="l05864"></a>05864 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_TO_SW_INTACK   (60L&lt;&lt;0)</span>
<a name="l05865"></a>05865 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_DURING_SW_INTACK   (61L&lt;&lt;0)</span>
<a name="l05866"></a>05866 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_TSCH_CMD_CNT    (62L&lt;&lt;0)</span>
<a name="l05867"></a>05867 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_TSCH_SLOT_CNT   (63L&lt;&lt;0)</span>
<a name="l05868"></a>05868 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_CSCH_CMD_CNT    (64L&lt;&lt;0)</span>
<a name="l05869"></a>05869 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_CSCH_SLOT_CNT   (65L&lt;&lt;0)</span>
<a name="l05870"></a>05870 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_RLUPQ_VALID_CNT     (66L&lt;&lt;0)</span>
<a name="l05871"></a>05871 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXPQ_VALID_CNT  (67L&lt;&lt;0)</span>
<a name="l05872"></a>05872 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXPCQ_VALID_CNT     (68L&lt;&lt;0)</span>
<a name="l05873"></a>05873 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_RV2PPQ_VALID_CNT    (69L&lt;&lt;0)</span>
<a name="l05874"></a>05874 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_RV2PMQ_VALID_CNT    (70L&lt;&lt;0)</span>
<a name="l05875"></a>05875 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_RV2PTQ_VALID_CNT    (71L&lt;&lt;0)</span>
<a name="l05876"></a>05876 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_RDMAQ_VALID_CNT     (72L&lt;&lt;0)</span>
<a name="l05877"></a>05877 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_TSCHQ_VALID_CNT     (73L&lt;&lt;0)</span>
<a name="l05878"></a>05878 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_TBDRQ_VALID_CNT     (74L&lt;&lt;0)</span>
<a name="l05879"></a>05879 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_TXPQ_VALID_CNT  (75L&lt;&lt;0)</span>
<a name="l05880"></a>05880 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_TDMAQ_VALID_CNT     (76L&lt;&lt;0)</span>
<a name="l05881"></a>05881 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_TPATQ_VALID_CNT     (77L&lt;&lt;0)</span>
<a name="l05882"></a>05882 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_TASQ_VALID_CNT  (78L&lt;&lt;0)</span>
<a name="l05883"></a>05883 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_CSQ_VALID_CNT   (79L&lt;&lt;0)</span>
<a name="l05884"></a>05884 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_CPQ_VALID_CNT   (80L&lt;&lt;0)</span>
<a name="l05885"></a>05885 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_COMXQ_VALID_CNT     (81L&lt;&lt;0)</span>
<a name="l05886"></a>05886 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_COMTQ_VALID_CNT     (82L&lt;&lt;0)</span>
<a name="l05887"></a>05887 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_COMQ_VALID_CNT  (83L&lt;&lt;0)</span>
<a name="l05888"></a>05888 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_MGMQ_VALID_CNT  (84L&lt;&lt;0)</span>
<a name="l05889"></a>05889 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_DMAE_READ_TRANSFERS_CNT     (85L&lt;&lt;0)</span>
<a name="l05890"></a>05890 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_DMAE_READ_DELAY_PCI_CLKS_CNT    (86L&lt;&lt;0)</span>
<a name="l05891"></a>05891 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_DMAE_BIG_READ_TRANSFERS_CNT     (87L&lt;&lt;0)</span>
<a name="l05892"></a>05892 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_DMAE_BIG_READ_DELAY_PCI_CLKS_CNT    (88L&lt;&lt;0)</span>
<a name="l05893"></a>05893 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_DMAE_BIG_READ_RETRY_AFTER_DATA_CNT  (89L&lt;&lt;0)</span>
<a name="l05894"></a>05894 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_DMAE_WRITE_TRANSFERS_CNT    (90L&lt;&lt;0)</span>
<a name="l05895"></a>05895 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_DMAE_WRITE_DELAY_PCI_CLKS_CNT   (91L&lt;&lt;0)</span>
<a name="l05896"></a>05896 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_DMAE_BIG_WRITE_TRANSFERS_CNT    (92L&lt;&lt;0)</span>
<a name="l05897"></a>05897 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_DMAE_BIG_WRITE_DELAY_PCI_CLKS_CNT   (93L&lt;&lt;0)</span>
<a name="l05898"></a>05898 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_DMAE_BIG_WRITE_RETRY_AFTER_DATA_CNT     (94L&lt;&lt;0)</span>
<a name="l05899"></a>05899 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_CTX_WR_CNT64    (95L&lt;&lt;0)</span>
<a name="l05900"></a>05900 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_CTX_RD_CNT64    (96L&lt;&lt;0)</span>
<a name="l05901"></a>05901 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_CTX_ACC_STALL_CLKS  (97L&lt;&lt;0)</span>
<a name="l05902"></a>05902 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_CTX_LOCK_STALL_CLKS     (98L&lt;&lt;0)</span>
<a name="l05903"></a>05903 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_MBQ_CTX_ACCESS_STAT     (99L&lt;&lt;0)</span>
<a name="l05904"></a>05904 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_MBQ_CTX_ACCESS64_STAT   (100L&lt;&lt;0)</span>
<a name="l05905"></a>05905 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_MBQ_PCI_STALL_STAT  (101L&lt;&lt;0)</span>
<a name="l05906"></a>05906 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_TBDR_FTQ_ENTRY_CNT  (102L&lt;&lt;0)</span>
<a name="l05907"></a>05907 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_TBDR_BURST_CNT  (103L&lt;&lt;0)</span>
<a name="l05908"></a>05908 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_TDMA_FTQ_ENTRY_CNT  (104L&lt;&lt;0)</span>
<a name="l05909"></a>05909 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_TDMA_BURST_CNT  (105L&lt;&lt;0)</span>
<a name="l05910"></a>05910 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_RDMA_FTQ_ENTRY_CNT  (106L&lt;&lt;0)</span>
<a name="l05911"></a>05911 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_RDMA_BURST_CNT  (107L&lt;&lt;0)</span>
<a name="l05912"></a>05912 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_RLUP_MATCH_CNT  (108L&lt;&lt;0)</span>
<a name="l05913"></a>05913 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_TMR_POLL_PASS_CNT   (109L&lt;&lt;0)</span>
<a name="l05914"></a>05914 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_TMR_TMR1_CNT    (110L&lt;&lt;0)</span>
<a name="l05915"></a>05915 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_TMR_TMR2_CNT    (111L&lt;&lt;0)</span>
<a name="l05916"></a>05916 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_TMR_TMR3_CNT    (112L&lt;&lt;0)</span>
<a name="l05917"></a>05917 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_TMR_TMR4_CNT    (113L&lt;&lt;0)</span>
<a name="l05918"></a>05918 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_TMR_TMR5_CNT    (114L&lt;&lt;0)</span>
<a name="l05919"></a>05919 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_RV2P_STAT0  (115L&lt;&lt;0)</span>
<a name="l05920"></a>05920 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_RV2P_STAT1  (116L&lt;&lt;0)</span>
<a name="l05921"></a>05921 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_RV2P_STAT2  (117L&lt;&lt;0)</span>
<a name="l05922"></a>05922 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_RV2P_STAT3  (118L&lt;&lt;0)</span>
<a name="l05923"></a>05923 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_RV2P_STAT4  (119L&lt;&lt;0)</span>
<a name="l05924"></a>05924 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_RV2P_STAT5  (120L&lt;&lt;0)</span>
<a name="l05925"></a>05925 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_RBDC_PROC1_MISS     (121L&lt;&lt;0)</span>
<a name="l05926"></a>05926 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_RBDC_PROC2_MISS     (122L&lt;&lt;0)</span>
<a name="l05927"></a>05927 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_RBDC_BURST_CNT  (127L&lt;&lt;0)</span>
<a name="l05928"></a>05928 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_1         (0x7fL&lt;&lt;8)</span>
<a name="l05929"></a>05929 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_2         (0x7fL&lt;&lt;16)</span>
<a name="l05930"></a>05930 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_3         (0x7fL&lt;&lt;24)</span>
<a name="l05931"></a>05931 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_XI      (0xffL&lt;&lt;0)</span>
<a name="l05932"></a>05932 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_UMP_RX_FRAME_DROP_XI    (52L&lt;&lt;0)</span>
<a name="l05933"></a>05933 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_UNUSED_S0_XI    (57L&lt;&lt;0)</span>
<a name="l05934"></a>05934 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_UNUSED_S1_XI    (58L&lt;&lt;0)</span>
<a name="l05935"></a>05935 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_UNUSED_S2_XI    (85L&lt;&lt;0)</span>
<a name="l05936"></a>05936 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_UNUSED_S3_XI    (86L&lt;&lt;0)</span>
<a name="l05937"></a>05937 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_UNUSED_S4_XI    (87L&lt;&lt;0)</span>
<a name="l05938"></a>05938 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_UNUSED_S5_XI    (88L&lt;&lt;0)</span>
<a name="l05939"></a>05939 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_UNUSED_S6_XI    (89L&lt;&lt;0)</span>
<a name="l05940"></a>05940 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_UNUSED_S7_XI    (90L&lt;&lt;0)</span>
<a name="l05941"></a>05941 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_UNUSED_S8_XI    (91L&lt;&lt;0)</span>
<a name="l05942"></a>05942 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_UNUSED_S9_XI    (92L&lt;&lt;0)</span>
<a name="l05943"></a>05943 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_UNUSED_S10_XI   (93L&lt;&lt;0)</span>
<a name="l05944"></a>05944 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_MQ_IDB_OFLOW_XI     (94L&lt;&lt;0)</span>
<a name="l05945"></a>05945 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_CTX_BLK_RD_CNT_XI   (123L&lt;&lt;0)</span>
<a name="l05946"></a>05946 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_CTX_BLK_WR_CNT_XI   (124L&lt;&lt;0)</span>
<a name="l05947"></a>05947 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_CTX_HITS_XI     (125L&lt;&lt;0)</span>
<a name="l05948"></a>05948 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_CTX_MISSES_XI   (126L&lt;&lt;0)</span>
<a name="l05949"></a>05949 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_STATUS_BLOCKS_VEC1_XI    (128L&lt;&lt;0)</span>
<a name="l05950"></a>05950 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_INT_GEN_VEC1_XI  (129L&lt;&lt;0)</span>
<a name="l05951"></a>05951 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_INT_MBOX_WR_VEC1_XI  (130L&lt;&lt;0)</span>
<a name="l05952"></a>05952 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_TO_HW_INTACK_VEC1_XI   (131L&lt;&lt;0)</span>
<a name="l05953"></a>05953 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_TO_SW_INTACK_VEC1_XI   (132L&lt;&lt;0)</span>
<a name="l05954"></a>05954 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_DURING_SW_INTACK_VEC1_XI   (133L&lt;&lt;0)</span>
<a name="l05955"></a>05955 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_STATUS_BLOCKS_VEC2_XI    (134L&lt;&lt;0)</span>
<a name="l05956"></a>05956 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_INT_GEN_VEC2_XI  (135L&lt;&lt;0)</span>
<a name="l05957"></a>05957 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_INT_MBOX_WR_VEC2_XI  (136L&lt;&lt;0)</span>
<a name="l05958"></a>05958 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_TO_HW_INTACK_VEC2_XI   (137L&lt;&lt;0)</span>
<a name="l05959"></a>05959 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_TO_SW_INTACK_VEC2_XI   (138L&lt;&lt;0)</span>
<a name="l05960"></a>05960 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_DURING_SW_INTACK_VEC2_XI   (139L&lt;&lt;0)</span>
<a name="l05961"></a>05961 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_STATUS_BLOCKS_VEC3_XI    (140L&lt;&lt;0)</span>
<a name="l05962"></a>05962 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_INT_GEN_VEC3_XI  (141L&lt;&lt;0)</span>
<a name="l05963"></a>05963 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_INT_MBOX_WR_VEC3_XI  (142L&lt;&lt;0)</span>
<a name="l05964"></a>05964 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_TO_HW_INTACK_VEC3_XI   (143L&lt;&lt;0)</span>
<a name="l05965"></a>05965 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_TO_SW_INTACK_VEC3_XI   (144L&lt;&lt;0)</span>
<a name="l05966"></a>05966 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_DURING_SW_INTACK_VEC3_XI   (145L&lt;&lt;0)</span>
<a name="l05967"></a>05967 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_STATUS_BLOCKS_VEC4_XI    (146L&lt;&lt;0)</span>
<a name="l05968"></a>05968 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_INT_GEN_VEC4_XI  (147L&lt;&lt;0)</span>
<a name="l05969"></a>05969 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_INT_MBOX_WR_VEC4_XI  (148L&lt;&lt;0)</span>
<a name="l05970"></a>05970 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_TO_HW_INTACK_VEC4_XI   (149L&lt;&lt;0)</span>
<a name="l05971"></a>05971 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_TO_SW_INTACK_VEC4_XI   (150L&lt;&lt;0)</span>
<a name="l05972"></a>05972 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_DURING_SW_INTACK_VEC4_XI   (151L&lt;&lt;0)</span>
<a name="l05973"></a>05973 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_STATUS_BLOCKS_VEC5_XI    (152L&lt;&lt;0)</span>
<a name="l05974"></a>05974 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_INT_GEN_VEC5_XI  (153L&lt;&lt;0)</span>
<a name="l05975"></a>05975 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_INT_MBOX_WR_VEC5_XI  (154L&lt;&lt;0)</span>
<a name="l05976"></a>05976 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_TO_HW_INTACK_VEC5_XI   (155L&lt;&lt;0)</span>
<a name="l05977"></a>05977 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_TO_SW_INTACK_VEC5_XI   (156L&lt;&lt;0)</span>
<a name="l05978"></a>05978 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_DURING_SW_INTACK_VEC5_XI   (157L&lt;&lt;0)</span>
<a name="l05979"></a>05979 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_STATUS_BLOCKS_VEC6_XI    (158L&lt;&lt;0)</span>
<a name="l05980"></a>05980 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_INT_GEN_VEC6_XI  (159L&lt;&lt;0)</span>
<a name="l05981"></a>05981 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_INT_MBOX_WR_VEC6_XI  (160L&lt;&lt;0)</span>
<a name="l05982"></a>05982 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_TO_HW_INTACK_VEC6_XI   (161L&lt;&lt;0)</span>
<a name="l05983"></a>05983 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_TO_SW_INTACK_VEC6_XI   (162L&lt;&lt;0)</span>
<a name="l05984"></a>05984 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_DURING_SW_INTACK_VEC6_XI   (163L&lt;&lt;0)</span>
<a name="l05985"></a>05985 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_STATUS_BLOCKS_VEC7_XI    (164L&lt;&lt;0)</span>
<a name="l05986"></a>05986 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_INT_GEN_VEC7_XI  (165L&lt;&lt;0)</span>
<a name="l05987"></a>05987 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_INT_MBOX_WR_VEC7_XI  (166L&lt;&lt;0)</span>
<a name="l05988"></a>05988 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_TO_HW_INTACK_VEC7_XI   (167L&lt;&lt;0)</span>
<a name="l05989"></a>05989 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_TO_SW_INTACK_VEC7_XI   (168L&lt;&lt;0)</span>
<a name="l05990"></a>05990 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_DURING_SW_INTACK_VEC7_XI   (169L&lt;&lt;0)</span>
<a name="l05991"></a>05991 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_STATUS_BLOCKS_VEC8_XI    (170L&lt;&lt;0)</span>
<a name="l05992"></a>05992 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_INT_GEN_VEC8_XI  (171L&lt;&lt;0)</span>
<a name="l05993"></a>05993 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_INT_MBOX_WR_VEC8_XI  (172L&lt;&lt;0)</span>
<a name="l05994"></a>05994 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_TO_HW_INTACK_VEC8_XI   (173L&lt;&lt;0)</span>
<a name="l05995"></a>05995 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_TO_SW_INTACK_VEC8_XI   (174L&lt;&lt;0)</span>
<a name="l05996"></a>05996 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_DURING_SW_INTACK_VEC8_XI   (175L&lt;&lt;0)</span>
<a name="l05997"></a>05997 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_RV2PCS_CMD_CNT_XI   (176L&lt;&lt;0)</span>
<a name="l05998"></a>05998 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_RV2PCS_SLOT_CNT_XI  (177L&lt;&lt;0)</span>
<a name="l05999"></a>05999 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_RV2PCSQ_VALID_CNT_XI    (178L&lt;&lt;0)</span>
<a name="l06000"></a>06000 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_1_XI      (0xffL&lt;&lt;8)</span>
<a name="l06001"></a>06001 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_2_XI      (0xffL&lt;&lt;16)</span>
<a name="l06002"></a>06002 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_3_XI      (0xffL&lt;&lt;24)</span>
<a name="l06003"></a>06003 <span class="preprocessor"></span>
<a name="l06004"></a>06004 <span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_1              0x00006854</span>
<a name="l06005"></a>06005 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_1_GEN_SEL_4         (0x7fL&lt;&lt;0)</span>
<a name="l06006"></a>06006 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_1_GEN_SEL_5         (0x7fL&lt;&lt;8)</span>
<a name="l06007"></a>06007 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_1_GEN_SEL_6         (0x7fL&lt;&lt;16)</span>
<a name="l06008"></a>06008 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_1_GEN_SEL_7         (0x7fL&lt;&lt;24)</span>
<a name="l06009"></a>06009 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_1_GEN_SEL_4_XI      (0xffL&lt;&lt;0)</span>
<a name="l06010"></a>06010 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_1_GEN_SEL_5_XI      (0xffL&lt;&lt;8)</span>
<a name="l06011"></a>06011 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_1_GEN_SEL_6_XI      (0xffL&lt;&lt;16)</span>
<a name="l06012"></a>06012 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_1_GEN_SEL_7_XI      (0xffL&lt;&lt;24)</span>
<a name="l06013"></a>06013 <span class="preprocessor"></span>
<a name="l06014"></a>06014 <span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_2              0x00006858</span>
<a name="l06015"></a>06015 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_2_GEN_SEL_8         (0x7fL&lt;&lt;0)</span>
<a name="l06016"></a>06016 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_2_GEN_SEL_9         (0x7fL&lt;&lt;8)</span>
<a name="l06017"></a>06017 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_2_GEN_SEL_10        (0x7fL&lt;&lt;16)</span>
<a name="l06018"></a>06018 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_2_GEN_SEL_11        (0x7fL&lt;&lt;24)</span>
<a name="l06019"></a>06019 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_2_GEN_SEL_8_XI      (0xffL&lt;&lt;0)</span>
<a name="l06020"></a>06020 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_2_GEN_SEL_9_XI      (0xffL&lt;&lt;8)</span>
<a name="l06021"></a>06021 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_2_GEN_SEL_10_XI         (0xffL&lt;&lt;16)</span>
<a name="l06022"></a>06022 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_2_GEN_SEL_11_XI         (0xffL&lt;&lt;24)</span>
<a name="l06023"></a>06023 <span class="preprocessor"></span>
<a name="l06024"></a>06024 <span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_3              0x0000685c</span>
<a name="l06025"></a>06025 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_3_GEN_SEL_12        (0x7fL&lt;&lt;0)</span>
<a name="l06026"></a>06026 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_3_GEN_SEL_13        (0x7fL&lt;&lt;8)</span>
<a name="l06027"></a>06027 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_3_GEN_SEL_14        (0x7fL&lt;&lt;16)</span>
<a name="l06028"></a>06028 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_3_GEN_SEL_15        (0x7fL&lt;&lt;24)</span>
<a name="l06029"></a>06029 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_3_GEN_SEL_12_XI         (0xffL&lt;&lt;0)</span>
<a name="l06030"></a>06030 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_3_GEN_SEL_13_XI         (0xffL&lt;&lt;8)</span>
<a name="l06031"></a>06031 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_3_GEN_SEL_14_XI         (0xffL&lt;&lt;16)</span>
<a name="l06032"></a>06032 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_SEL_3_GEN_SEL_15_XI         (0xffL&lt;&lt;24)</span>
<a name="l06033"></a>06033 <span class="preprocessor"></span>
<a name="l06034"></a>06034 <span class="preprocessor">#define BNX2_HC_STAT_GEN_STAT0              0x00006888</span>
<a name="l06035"></a>06035 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_STAT1              0x0000688c</span>
<a name="l06036"></a>06036 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_STAT2              0x00006890</span>
<a name="l06037"></a>06037 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_STAT3              0x00006894</span>
<a name="l06038"></a>06038 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_STAT4              0x00006898</span>
<a name="l06039"></a>06039 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_STAT5              0x0000689c</span>
<a name="l06040"></a>06040 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_STAT6              0x000068a0</span>
<a name="l06041"></a>06041 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_STAT7              0x000068a4</span>
<a name="l06042"></a>06042 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_STAT8              0x000068a8</span>
<a name="l06043"></a>06043 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_STAT9              0x000068ac</span>
<a name="l06044"></a>06044 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_STAT10             0x000068b0</span>
<a name="l06045"></a>06045 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_STAT11             0x000068b4</span>
<a name="l06046"></a>06046 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_STAT12             0x000068b8</span>
<a name="l06047"></a>06047 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_STAT13             0x000068bc</span>
<a name="l06048"></a>06048 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_STAT14             0x000068c0</span>
<a name="l06049"></a>06049 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_STAT15             0x000068c4</span>
<a name="l06050"></a>06050 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_STAT_AC0           0x000068c8</span>
<a name="l06051"></a>06051 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_STAT_AC1           0x000068cc</span>
<a name="l06052"></a>06052 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_STAT_AC2           0x000068d0</span>
<a name="l06053"></a>06053 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_STAT_AC3           0x000068d4</span>
<a name="l06054"></a>06054 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_STAT_AC4           0x000068d8</span>
<a name="l06055"></a>06055 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_STAT_AC5           0x000068dc</span>
<a name="l06056"></a>06056 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_STAT_AC6           0x000068e0</span>
<a name="l06057"></a>06057 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_STAT_AC7           0x000068e4</span>
<a name="l06058"></a>06058 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_STAT_AC8           0x000068e8</span>
<a name="l06059"></a>06059 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_STAT_AC9           0x000068ec</span>
<a name="l06060"></a>06060 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_STAT_AC10          0x000068f0</span>
<a name="l06061"></a>06061 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_STAT_AC11          0x000068f4</span>
<a name="l06062"></a>06062 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_STAT_AC12          0x000068f8</span>
<a name="l06063"></a>06063 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_STAT_AC13          0x000068fc</span>
<a name="l06064"></a>06064 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_STAT_AC14          0x00006900</span>
<a name="l06065"></a>06065 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_STAT_AC15          0x00006904</span>
<a name="l06066"></a>06066 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_STAT_GEN_STAT_AC            0x000068c8</span>
<a name="l06067"></a>06067 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_VIS                 0x00006908</span>
<a name="l06068"></a>06068 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_VIS_STAT_BUILD_STATE             (0xfL&lt;&lt;0)</span>
<a name="l06069"></a>06069 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_VIS_STAT_BUILD_STATE_IDLE        (0L&lt;&lt;0)</span>
<a name="l06070"></a>06070 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_VIS_STAT_BUILD_STATE_START       (1L&lt;&lt;0)</span>
<a name="l06071"></a>06071 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_VIS_STAT_BUILD_STATE_REQUEST         (2L&lt;&lt;0)</span>
<a name="l06072"></a>06072 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_VIS_STAT_BUILD_STATE_UPDATE64        (3L&lt;&lt;0)</span>
<a name="l06073"></a>06073 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_VIS_STAT_BUILD_STATE_UPDATE32        (4L&lt;&lt;0)</span>
<a name="l06074"></a>06074 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_VIS_STAT_BUILD_STATE_UPDATE_DONE     (5L&lt;&lt;0)</span>
<a name="l06075"></a>06075 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_VIS_STAT_BUILD_STATE_DMA         (6L&lt;&lt;0)</span>
<a name="l06076"></a>06076 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_VIS_STAT_BUILD_STATE_MSI_CONTROL     (7L&lt;&lt;0)</span>
<a name="l06077"></a>06077 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_VIS_STAT_BUILD_STATE_MSI_LOW         (8L&lt;&lt;0)</span>
<a name="l06078"></a>06078 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_VIS_STAT_BUILD_STATE_MSI_HIGH        (9L&lt;&lt;0)</span>
<a name="l06079"></a>06079 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_VIS_STAT_BUILD_STATE_MSI_DATA        (10L&lt;&lt;0)</span>
<a name="l06080"></a>06080 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_VIS_DMA_STAT_STATE           (0xfL&lt;&lt;8)</span>
<a name="l06081"></a>06081 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_VIS_DMA_STAT_STATE_IDLE          (0L&lt;&lt;8)</span>
<a name="l06082"></a>06082 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_VIS_DMA_STAT_STATE_STATUS_PARAM      (1L&lt;&lt;8)</span>
<a name="l06083"></a>06083 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_VIS_DMA_STAT_STATE_STATUS_DMA        (2L&lt;&lt;8)</span>
<a name="l06084"></a>06084 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_VIS_DMA_STAT_STATE_WRITE_COMP        (3L&lt;&lt;8)</span>
<a name="l06085"></a>06085 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_VIS_DMA_STAT_STATE_COMP          (4L&lt;&lt;8)</span>
<a name="l06086"></a>06086 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_VIS_DMA_STAT_STATE_STATISTIC_PARAM   (5L&lt;&lt;8)</span>
<a name="l06087"></a>06087 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_VIS_DMA_STAT_STATE_STATISTIC_DMA     (6L&lt;&lt;8)</span>
<a name="l06088"></a>06088 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_VIS_DMA_STAT_STATE_WRITE_COMP_1      (7L&lt;&lt;8)</span>
<a name="l06089"></a>06089 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_VIS_DMA_STAT_STATE_WRITE_COMP_2      (8L&lt;&lt;8)</span>
<a name="l06090"></a>06090 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_VIS_DMA_STAT_STATE_WAIT          (9L&lt;&lt;8)</span>
<a name="l06091"></a>06091 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_VIS_DMA_STAT_STATE_ABORT         (15L&lt;&lt;8)</span>
<a name="l06092"></a>06092 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_VIS_DMA_MSI_STATE            (0x7L&lt;&lt;12)</span>
<a name="l06093"></a>06093 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_VIS_STATISTIC_DMA_EN_STATE       (0x3L&lt;&lt;15)</span>
<a name="l06094"></a>06094 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_VIS_STATISTIC_DMA_EN_STATE_IDLE      (0L&lt;&lt;15)</span>
<a name="l06095"></a>06095 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_VIS_STATISTIC_DMA_EN_STATE_COUNT     (1L&lt;&lt;15)</span>
<a name="l06096"></a>06096 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_VIS_STATISTIC_DMA_EN_STATE_START     (2L&lt;&lt;15)</span>
<a name="l06097"></a>06097 <span class="preprocessor"></span>
<a name="l06098"></a>06098 <span class="preprocessor">#define BNX2_HC_VIS_1                   0x0000690c</span>
<a name="l06099"></a>06099 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_VIS_1_HW_INTACK_STATE            (1L&lt;&lt;4)</span>
<a name="l06100"></a>06100 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_VIS_1_HW_INTACK_STATE_IDLE       (0L&lt;&lt;4)</span>
<a name="l06101"></a>06101 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_VIS_1_HW_INTACK_STATE_COUNT      (1L&lt;&lt;4)</span>
<a name="l06102"></a>06102 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_VIS_1_SW_INTACK_STATE            (1L&lt;&lt;5)</span>
<a name="l06103"></a>06103 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_VIS_1_SW_INTACK_STATE_IDLE       (0L&lt;&lt;5)</span>
<a name="l06104"></a>06104 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_VIS_1_SW_INTACK_STATE_COUNT      (1L&lt;&lt;5)</span>
<a name="l06105"></a>06105 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_VIS_1_DURING_SW_INTACK_STATE         (1L&lt;&lt;6)</span>
<a name="l06106"></a>06106 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_VIS_1_DURING_SW_INTACK_STATE_IDLE    (0L&lt;&lt;6)</span>
<a name="l06107"></a>06107 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_VIS_1_DURING_SW_INTACK_STATE_COUNT   (1L&lt;&lt;6)</span>
<a name="l06108"></a>06108 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_VIS_1_MAILBOX_COUNT_STATE        (1L&lt;&lt;7)</span>
<a name="l06109"></a>06109 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_VIS_1_MAILBOX_COUNT_STATE_IDLE       (0L&lt;&lt;7)</span>
<a name="l06110"></a>06110 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_VIS_1_MAILBOX_COUNT_STATE_COUNT      (1L&lt;&lt;7)</span>
<a name="l06111"></a>06111 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_VIS_1_RAM_RD_ARB_STATE           (0xfL&lt;&lt;17)</span>
<a name="l06112"></a>06112 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_VIS_1_RAM_RD_ARB_STATE_IDLE      (0L&lt;&lt;17)</span>
<a name="l06113"></a>06113 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_VIS_1_RAM_RD_ARB_STATE_DMA       (1L&lt;&lt;17)</span>
<a name="l06114"></a>06114 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_VIS_1_RAM_RD_ARB_STATE_UPDATE        (2L&lt;&lt;17)</span>
<a name="l06115"></a>06115 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_VIS_1_RAM_RD_ARB_STATE_ASSIGN        (3L&lt;&lt;17)</span>
<a name="l06116"></a>06116 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_VIS_1_RAM_RD_ARB_STATE_WAIT      (4L&lt;&lt;17)</span>
<a name="l06117"></a>06117 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_VIS_1_RAM_RD_ARB_STATE_REG_UPDATE    (5L&lt;&lt;17)</span>
<a name="l06118"></a>06118 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_VIS_1_RAM_RD_ARB_STATE_REG_ASSIGN    (6L&lt;&lt;17)</span>
<a name="l06119"></a>06119 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_VIS_1_RAM_RD_ARB_STATE_REG_WAIT      (7L&lt;&lt;17)</span>
<a name="l06120"></a>06120 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_VIS_1_RAM_WR_ARB_STATE           (0x3L&lt;&lt;21)</span>
<a name="l06121"></a>06121 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_VIS_1_RAM_WR_ARB_STATE_NORMAL        (0L&lt;&lt;21)</span>
<a name="l06122"></a>06122 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_VIS_1_RAM_WR_ARB_STATE_CLEAR         (1L&lt;&lt;21)</span>
<a name="l06123"></a>06123 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_VIS_1_INT_GEN_STATE          (1L&lt;&lt;23)</span>
<a name="l06124"></a>06124 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_VIS_1_INT_GEN_STATE_DLE          (0L&lt;&lt;23)</span>
<a name="l06125"></a>06125 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_VIS_1_INT_GEN_STATE_NTERRUPT         (1L&lt;&lt;23)</span>
<a name="l06126"></a>06126 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_VIS_1_STAT_CHAN_ID           (0x7L&lt;&lt;24)</span>
<a name="l06127"></a>06127 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_VIS_1_INT_B              (1L&lt;&lt;27)</span>
<a name="l06128"></a>06128 <span class="preprocessor"></span>
<a name="l06129"></a>06129 <span class="preprocessor">#define BNX2_HC_DEBUG_VECT_PEEK             0x00006910</span>
<a name="l06130"></a>06130 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_DEBUG_VECT_PEEK_1_VALUE          (0x7ffL&lt;&lt;0)</span>
<a name="l06131"></a>06131 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_DEBUG_VECT_PEEK_1_PEEK_EN        (1L&lt;&lt;11)</span>
<a name="l06132"></a>06132 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_DEBUG_VECT_PEEK_1_SEL            (0xfL&lt;&lt;12)</span>
<a name="l06133"></a>06133 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_DEBUG_VECT_PEEK_2_VALUE          (0x7ffL&lt;&lt;16)</span>
<a name="l06134"></a>06134 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_DEBUG_VECT_PEEK_2_PEEK_EN        (1L&lt;&lt;27)</span>
<a name="l06135"></a>06135 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_DEBUG_VECT_PEEK_2_SEL            (0xfL&lt;&lt;28)</span>
<a name="l06136"></a>06136 <span class="preprocessor"></span>
<a name="l06137"></a>06137 <span class="preprocessor">#define BNX2_HC_COALESCE_NOW                0x00006914</span>
<a name="l06138"></a>06138 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_COALESCE_NOW_COAL_NOW            (0x1ffL&lt;&lt;1)</span>
<a name="l06139"></a>06139 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_COALESCE_NOW_COAL_NOW_WO_INT         (0x1ffL&lt;&lt;11)</span>
<a name="l06140"></a>06140 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_COALESCE_NOW_COAL_ON_NXT_EVENT       (0x1ffL&lt;&lt;21)</span>
<a name="l06141"></a>06141 <span class="preprocessor"></span>
<a name="l06142"></a>06142 <span class="preprocessor">#define BNX2_HC_MSIX_BIT_VECTOR             0x00006918</span>
<a name="l06143"></a>06143 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_MSIX_BIT_VECTOR_VAL          (0x1ffL&lt;&lt;0)</span>
<a name="l06144"></a>06144 <span class="preprocessor"></span>
<a name="l06145"></a>06145 <span class="preprocessor">#define BNX2_HC_SB_CONFIG_1             0x00006a00</span>
<a name="l06146"></a>06146 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_SB_CONFIG_1_RX_TMR_MODE          (1L&lt;&lt;1)</span>
<a name="l06147"></a>06147 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_SB_CONFIG_1_TX_TMR_MODE          (1L&lt;&lt;2)</span>
<a name="l06148"></a>06148 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_SB_CONFIG_1_COM_TMR_MODE         (1L&lt;&lt;3)</span>
<a name="l06149"></a>06149 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_SB_CONFIG_1_CMD_TMR_MODE         (1L&lt;&lt;4)</span>
<a name="l06150"></a>06150 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_SB_CONFIG_1_PER_MODE             (1L&lt;&lt;16)</span>
<a name="l06151"></a>06151 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_SB_CONFIG_1_ONE_SHOT             (1L&lt;&lt;17)</span>
<a name="l06152"></a>06152 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_SB_CONFIG_1_USE_INT_PARAM        (1L&lt;&lt;18)</span>
<a name="l06153"></a>06153 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_SB_CONFIG_1_PER_COLLECT_LIMIT        (0xfL&lt;&lt;20)</span>
<a name="l06154"></a>06154 <span class="preprocessor"></span>
<a name="l06155"></a>06155 <span class="preprocessor">#define BNX2_HC_TX_QUICK_CONS_TRIP_1            0x00006a04</span>
<a name="l06156"></a>06156 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_TX_QUICK_CONS_TRIP_1_VALUE       (0xffL&lt;&lt;0)</span>
<a name="l06157"></a>06157 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_TX_QUICK_CONS_TRIP_1_INT         (0xffL&lt;&lt;16)</span>
<a name="l06158"></a>06158 <span class="preprocessor"></span>
<a name="l06159"></a>06159 <span class="preprocessor">#define BNX2_HC_COMP_PROD_TRIP_1            0x00006a08</span>
<a name="l06160"></a>06160 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_COMP_PROD_TRIP_1_VALUE           (0xffL&lt;&lt;0)</span>
<a name="l06161"></a>06161 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_COMP_PROD_TRIP_1_INT             (0xffL&lt;&lt;16)</span>
<a name="l06162"></a>06162 <span class="preprocessor"></span>
<a name="l06163"></a>06163 <span class="preprocessor">#define BNX2_HC_RX_QUICK_CONS_TRIP_1            0x00006a0c</span>
<a name="l06164"></a>06164 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_RX_QUICK_CONS_TRIP_1_VALUE       (0xffL&lt;&lt;0)</span>
<a name="l06165"></a>06165 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_RX_QUICK_CONS_TRIP_1_INT         (0xffL&lt;&lt;16)</span>
<a name="l06166"></a>06166 <span class="preprocessor"></span>
<a name="l06167"></a>06167 <span class="preprocessor">#define BNX2_HC_RX_TICKS_1              0x00006a10</span>
<a name="l06168"></a>06168 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_RX_TICKS_1_VALUE             (0x3ffL&lt;&lt;0)</span>
<a name="l06169"></a>06169 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_RX_TICKS_1_INT               (0x3ffL&lt;&lt;16)</span>
<a name="l06170"></a>06170 <span class="preprocessor"></span>
<a name="l06171"></a>06171 <span class="preprocessor">#define BNX2_HC_TX_TICKS_1              0x00006a14</span>
<a name="l06172"></a>06172 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_TX_TICKS_1_VALUE             (0x3ffL&lt;&lt;0)</span>
<a name="l06173"></a>06173 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_TX_TICKS_1_INT               (0x3ffL&lt;&lt;16)</span>
<a name="l06174"></a>06174 <span class="preprocessor"></span>
<a name="l06175"></a>06175 <span class="preprocessor">#define BNX2_HC_COM_TICKS_1             0x00006a18</span>
<a name="l06176"></a>06176 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_COM_TICKS_1_VALUE            (0x3ffL&lt;&lt;0)</span>
<a name="l06177"></a>06177 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_COM_TICKS_1_INT              (0x3ffL&lt;&lt;16)</span>
<a name="l06178"></a>06178 <span class="preprocessor"></span>
<a name="l06179"></a>06179 <span class="preprocessor">#define BNX2_HC_CMD_TICKS_1             0x00006a1c</span>
<a name="l06180"></a>06180 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_CMD_TICKS_1_VALUE            (0x3ffL&lt;&lt;0)</span>
<a name="l06181"></a>06181 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_CMD_TICKS_1_INT              (0x3ffL&lt;&lt;16)</span>
<a name="l06182"></a>06182 <span class="preprocessor"></span>
<a name="l06183"></a>06183 <span class="preprocessor">#define BNX2_HC_PERIODIC_TICKS_1            0x00006a20</span>
<a name="l06184"></a>06184 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_PERIODIC_TICKS_1_HC_PERIODIC_TICKS   (0xffffL&lt;&lt;0)</span>
<a name="l06185"></a>06185 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_PERIODIC_TICKS_1_HC_INT_PERIODIC_TICKS   (0xffffL&lt;&lt;16)</span>
<a name="l06186"></a>06186 <span class="preprocessor"></span>
<a name="l06187"></a>06187 <span class="preprocessor">#define BNX2_HC_SB_CONFIG_2             0x00006a24</span>
<a name="l06188"></a>06188 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_SB_CONFIG_2_RX_TMR_MODE          (1L&lt;&lt;1)</span>
<a name="l06189"></a>06189 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_SB_CONFIG_2_TX_TMR_MODE          (1L&lt;&lt;2)</span>
<a name="l06190"></a>06190 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_SB_CONFIG_2_COM_TMR_MODE         (1L&lt;&lt;3)</span>
<a name="l06191"></a>06191 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_SB_CONFIG_2_CMD_TMR_MODE         (1L&lt;&lt;4)</span>
<a name="l06192"></a>06192 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_SB_CONFIG_2_PER_MODE             (1L&lt;&lt;16)</span>
<a name="l06193"></a>06193 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_SB_CONFIG_2_ONE_SHOT             (1L&lt;&lt;17)</span>
<a name="l06194"></a>06194 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_SB_CONFIG_2_USE_INT_PARAM        (1L&lt;&lt;18)</span>
<a name="l06195"></a>06195 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_SB_CONFIG_2_PER_COLLECT_LIMIT        (0xfL&lt;&lt;20)</span>
<a name="l06196"></a>06196 <span class="preprocessor"></span>
<a name="l06197"></a>06197 <span class="preprocessor">#define BNX2_HC_TX_QUICK_CONS_TRIP_2            0x00006a28</span>
<a name="l06198"></a>06198 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_TX_QUICK_CONS_TRIP_2_VALUE       (0xffL&lt;&lt;0)</span>
<a name="l06199"></a>06199 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_TX_QUICK_CONS_TRIP_2_INT         (0xffL&lt;&lt;16)</span>
<a name="l06200"></a>06200 <span class="preprocessor"></span>
<a name="l06201"></a>06201 <span class="preprocessor">#define BNX2_HC_COMP_PROD_TRIP_2            0x00006a2c</span>
<a name="l06202"></a>06202 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_COMP_PROD_TRIP_2_VALUE           (0xffL&lt;&lt;0)</span>
<a name="l06203"></a>06203 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_COMP_PROD_TRIP_2_INT             (0xffL&lt;&lt;16)</span>
<a name="l06204"></a>06204 <span class="preprocessor"></span>
<a name="l06205"></a>06205 <span class="preprocessor">#define BNX2_HC_RX_QUICK_CONS_TRIP_2            0x00006a30</span>
<a name="l06206"></a>06206 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_RX_QUICK_CONS_TRIP_2_VALUE       (0xffL&lt;&lt;0)</span>
<a name="l06207"></a>06207 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_RX_QUICK_CONS_TRIP_2_INT         (0xffL&lt;&lt;16)</span>
<a name="l06208"></a>06208 <span class="preprocessor"></span>
<a name="l06209"></a>06209 <span class="preprocessor">#define BNX2_HC_RX_TICKS_2              0x00006a34</span>
<a name="l06210"></a>06210 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_RX_TICKS_2_VALUE             (0x3ffL&lt;&lt;0)</span>
<a name="l06211"></a>06211 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_RX_TICKS_2_INT               (0x3ffL&lt;&lt;16)</span>
<a name="l06212"></a>06212 <span class="preprocessor"></span>
<a name="l06213"></a>06213 <span class="preprocessor">#define BNX2_HC_TX_TICKS_2              0x00006a38</span>
<a name="l06214"></a>06214 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_TX_TICKS_2_VALUE             (0x3ffL&lt;&lt;0)</span>
<a name="l06215"></a>06215 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_TX_TICKS_2_INT               (0x3ffL&lt;&lt;16)</span>
<a name="l06216"></a>06216 <span class="preprocessor"></span>
<a name="l06217"></a>06217 <span class="preprocessor">#define BNX2_HC_COM_TICKS_2             0x00006a3c</span>
<a name="l06218"></a>06218 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_COM_TICKS_2_VALUE            (0x3ffL&lt;&lt;0)</span>
<a name="l06219"></a>06219 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_COM_TICKS_2_INT              (0x3ffL&lt;&lt;16)</span>
<a name="l06220"></a>06220 <span class="preprocessor"></span>
<a name="l06221"></a>06221 <span class="preprocessor">#define BNX2_HC_CMD_TICKS_2             0x00006a40</span>
<a name="l06222"></a>06222 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_CMD_TICKS_2_VALUE            (0x3ffL&lt;&lt;0)</span>
<a name="l06223"></a>06223 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_CMD_TICKS_2_INT              (0x3ffL&lt;&lt;16)</span>
<a name="l06224"></a>06224 <span class="preprocessor"></span>
<a name="l06225"></a>06225 <span class="preprocessor">#define BNX2_HC_PERIODIC_TICKS_2            0x00006a44</span>
<a name="l06226"></a>06226 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_PERIODIC_TICKS_2_HC_PERIODIC_TICKS   (0xffffL&lt;&lt;0)</span>
<a name="l06227"></a>06227 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_PERIODIC_TICKS_2_HC_INT_PERIODIC_TICKS   (0xffffL&lt;&lt;16)</span>
<a name="l06228"></a>06228 <span class="preprocessor"></span>
<a name="l06229"></a>06229 <span class="preprocessor">#define BNX2_HC_SB_CONFIG_3             0x00006a48</span>
<a name="l06230"></a>06230 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_SB_CONFIG_3_RX_TMR_MODE          (1L&lt;&lt;1)</span>
<a name="l06231"></a>06231 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_SB_CONFIG_3_TX_TMR_MODE          (1L&lt;&lt;2)</span>
<a name="l06232"></a>06232 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_SB_CONFIG_3_COM_TMR_MODE         (1L&lt;&lt;3)</span>
<a name="l06233"></a>06233 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_SB_CONFIG_3_CMD_TMR_MODE         (1L&lt;&lt;4)</span>
<a name="l06234"></a>06234 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_SB_CONFIG_3_PER_MODE             (1L&lt;&lt;16)</span>
<a name="l06235"></a>06235 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_SB_CONFIG_3_ONE_SHOT             (1L&lt;&lt;17)</span>
<a name="l06236"></a>06236 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_SB_CONFIG_3_USE_INT_PARAM        (1L&lt;&lt;18)</span>
<a name="l06237"></a>06237 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_SB_CONFIG_3_PER_COLLECT_LIMIT        (0xfL&lt;&lt;20)</span>
<a name="l06238"></a>06238 <span class="preprocessor"></span>
<a name="l06239"></a>06239 <span class="preprocessor">#define BNX2_HC_TX_QUICK_CONS_TRIP_3            0x00006a4c</span>
<a name="l06240"></a>06240 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_TX_QUICK_CONS_TRIP_3_VALUE       (0xffL&lt;&lt;0)</span>
<a name="l06241"></a>06241 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_TX_QUICK_CONS_TRIP_3_INT         (0xffL&lt;&lt;16)</span>
<a name="l06242"></a>06242 <span class="preprocessor"></span>
<a name="l06243"></a>06243 <span class="preprocessor">#define BNX2_HC_COMP_PROD_TRIP_3            0x00006a50</span>
<a name="l06244"></a>06244 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_COMP_PROD_TRIP_3_VALUE           (0xffL&lt;&lt;0)</span>
<a name="l06245"></a>06245 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_COMP_PROD_TRIP_3_INT             (0xffL&lt;&lt;16)</span>
<a name="l06246"></a>06246 <span class="preprocessor"></span>
<a name="l06247"></a>06247 <span class="preprocessor">#define BNX2_HC_RX_QUICK_CONS_TRIP_3            0x00006a54</span>
<a name="l06248"></a>06248 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_RX_QUICK_CONS_TRIP_3_VALUE       (0xffL&lt;&lt;0)</span>
<a name="l06249"></a>06249 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_RX_QUICK_CONS_TRIP_3_INT         (0xffL&lt;&lt;16)</span>
<a name="l06250"></a>06250 <span class="preprocessor"></span>
<a name="l06251"></a>06251 <span class="preprocessor">#define BNX2_HC_RX_TICKS_3              0x00006a58</span>
<a name="l06252"></a>06252 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_RX_TICKS_3_VALUE             (0x3ffL&lt;&lt;0)</span>
<a name="l06253"></a>06253 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_RX_TICKS_3_INT               (0x3ffL&lt;&lt;16)</span>
<a name="l06254"></a>06254 <span class="preprocessor"></span>
<a name="l06255"></a>06255 <span class="preprocessor">#define BNX2_HC_TX_TICKS_3              0x00006a5c</span>
<a name="l06256"></a>06256 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_TX_TICKS_3_VALUE             (0x3ffL&lt;&lt;0)</span>
<a name="l06257"></a>06257 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_TX_TICKS_3_INT               (0x3ffL&lt;&lt;16)</span>
<a name="l06258"></a>06258 <span class="preprocessor"></span>
<a name="l06259"></a>06259 <span class="preprocessor">#define BNX2_HC_COM_TICKS_3             0x00006a60</span>
<a name="l06260"></a>06260 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_COM_TICKS_3_VALUE            (0x3ffL&lt;&lt;0)</span>
<a name="l06261"></a>06261 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_COM_TICKS_3_INT              (0x3ffL&lt;&lt;16)</span>
<a name="l06262"></a>06262 <span class="preprocessor"></span>
<a name="l06263"></a>06263 <span class="preprocessor">#define BNX2_HC_CMD_TICKS_3             0x00006a64</span>
<a name="l06264"></a>06264 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_CMD_TICKS_3_VALUE            (0x3ffL&lt;&lt;0)</span>
<a name="l06265"></a>06265 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_CMD_TICKS_3_INT              (0x3ffL&lt;&lt;16)</span>
<a name="l06266"></a>06266 <span class="preprocessor"></span>
<a name="l06267"></a>06267 <span class="preprocessor">#define BNX2_HC_PERIODIC_TICKS_3            0x00006a68</span>
<a name="l06268"></a>06268 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_PERIODIC_TICKS_3_HC_PERIODIC_TICKS   (0xffffL&lt;&lt;0)</span>
<a name="l06269"></a>06269 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_PERIODIC_TICKS_3_HC_INT_PERIODIC_TICKS   (0xffffL&lt;&lt;16)</span>
<a name="l06270"></a>06270 <span class="preprocessor"></span>
<a name="l06271"></a>06271 <span class="preprocessor">#define BNX2_HC_SB_CONFIG_4             0x00006a6c</span>
<a name="l06272"></a>06272 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_SB_CONFIG_4_RX_TMR_MODE          (1L&lt;&lt;1)</span>
<a name="l06273"></a>06273 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_SB_CONFIG_4_TX_TMR_MODE          (1L&lt;&lt;2)</span>
<a name="l06274"></a>06274 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_SB_CONFIG_4_COM_TMR_MODE         (1L&lt;&lt;3)</span>
<a name="l06275"></a>06275 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_SB_CONFIG_4_CMD_TMR_MODE         (1L&lt;&lt;4)</span>
<a name="l06276"></a>06276 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_SB_CONFIG_4_PER_MODE             (1L&lt;&lt;16)</span>
<a name="l06277"></a>06277 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_SB_CONFIG_4_ONE_SHOT             (1L&lt;&lt;17)</span>
<a name="l06278"></a>06278 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_SB_CONFIG_4_USE_INT_PARAM        (1L&lt;&lt;18)</span>
<a name="l06279"></a>06279 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_SB_CONFIG_4_PER_COLLECT_LIMIT        (0xfL&lt;&lt;20)</span>
<a name="l06280"></a>06280 <span class="preprocessor"></span>
<a name="l06281"></a>06281 <span class="preprocessor">#define BNX2_HC_TX_QUICK_CONS_TRIP_4            0x00006a70</span>
<a name="l06282"></a>06282 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_TX_QUICK_CONS_TRIP_4_VALUE       (0xffL&lt;&lt;0)</span>
<a name="l06283"></a>06283 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_TX_QUICK_CONS_TRIP_4_INT         (0xffL&lt;&lt;16)</span>
<a name="l06284"></a>06284 <span class="preprocessor"></span>
<a name="l06285"></a>06285 <span class="preprocessor">#define BNX2_HC_COMP_PROD_TRIP_4            0x00006a74</span>
<a name="l06286"></a>06286 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_COMP_PROD_TRIP_4_VALUE           (0xffL&lt;&lt;0)</span>
<a name="l06287"></a>06287 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_COMP_PROD_TRIP_4_INT             (0xffL&lt;&lt;16)</span>
<a name="l06288"></a>06288 <span class="preprocessor"></span>
<a name="l06289"></a>06289 <span class="preprocessor">#define BNX2_HC_RX_QUICK_CONS_TRIP_4            0x00006a78</span>
<a name="l06290"></a>06290 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_RX_QUICK_CONS_TRIP_4_VALUE       (0xffL&lt;&lt;0)</span>
<a name="l06291"></a>06291 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_RX_QUICK_CONS_TRIP_4_INT         (0xffL&lt;&lt;16)</span>
<a name="l06292"></a>06292 <span class="preprocessor"></span>
<a name="l06293"></a>06293 <span class="preprocessor">#define BNX2_HC_RX_TICKS_4              0x00006a7c</span>
<a name="l06294"></a>06294 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_RX_TICKS_4_VALUE             (0x3ffL&lt;&lt;0)</span>
<a name="l06295"></a>06295 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_RX_TICKS_4_INT               (0x3ffL&lt;&lt;16)</span>
<a name="l06296"></a>06296 <span class="preprocessor"></span>
<a name="l06297"></a>06297 <span class="preprocessor">#define BNX2_HC_TX_TICKS_4              0x00006a80</span>
<a name="l06298"></a>06298 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_TX_TICKS_4_VALUE             (0x3ffL&lt;&lt;0)</span>
<a name="l06299"></a>06299 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_TX_TICKS_4_INT               (0x3ffL&lt;&lt;16)</span>
<a name="l06300"></a>06300 <span class="preprocessor"></span>
<a name="l06301"></a>06301 <span class="preprocessor">#define BNX2_HC_COM_TICKS_4             0x00006a84</span>
<a name="l06302"></a>06302 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_COM_TICKS_4_VALUE            (0x3ffL&lt;&lt;0)</span>
<a name="l06303"></a>06303 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_COM_TICKS_4_INT              (0x3ffL&lt;&lt;16)</span>
<a name="l06304"></a>06304 <span class="preprocessor"></span>
<a name="l06305"></a>06305 <span class="preprocessor">#define BNX2_HC_CMD_TICKS_4             0x00006a88</span>
<a name="l06306"></a>06306 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_CMD_TICKS_4_VALUE            (0x3ffL&lt;&lt;0)</span>
<a name="l06307"></a>06307 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_CMD_TICKS_4_INT              (0x3ffL&lt;&lt;16)</span>
<a name="l06308"></a>06308 <span class="preprocessor"></span>
<a name="l06309"></a>06309 <span class="preprocessor">#define BNX2_HC_PERIODIC_TICKS_4            0x00006a8c</span>
<a name="l06310"></a>06310 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_PERIODIC_TICKS_4_HC_PERIODIC_TICKS   (0xffffL&lt;&lt;0)</span>
<a name="l06311"></a>06311 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_PERIODIC_TICKS_4_HC_INT_PERIODIC_TICKS   (0xffffL&lt;&lt;16)</span>
<a name="l06312"></a>06312 <span class="preprocessor"></span>
<a name="l06313"></a>06313 <span class="preprocessor">#define BNX2_HC_SB_CONFIG_5             0x00006a90</span>
<a name="l06314"></a>06314 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_SB_CONFIG_5_RX_TMR_MODE          (1L&lt;&lt;1)</span>
<a name="l06315"></a>06315 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_SB_CONFIG_5_TX_TMR_MODE          (1L&lt;&lt;2)</span>
<a name="l06316"></a>06316 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_SB_CONFIG_5_COM_TMR_MODE         (1L&lt;&lt;3)</span>
<a name="l06317"></a>06317 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_SB_CONFIG_5_CMD_TMR_MODE         (1L&lt;&lt;4)</span>
<a name="l06318"></a>06318 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_SB_CONFIG_5_PER_MODE             (1L&lt;&lt;16)</span>
<a name="l06319"></a>06319 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_SB_CONFIG_5_ONE_SHOT             (1L&lt;&lt;17)</span>
<a name="l06320"></a>06320 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_SB_CONFIG_5_USE_INT_PARAM        (1L&lt;&lt;18)</span>
<a name="l06321"></a>06321 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_SB_CONFIG_5_PER_COLLECT_LIMIT        (0xfL&lt;&lt;20)</span>
<a name="l06322"></a>06322 <span class="preprocessor"></span>
<a name="l06323"></a>06323 <span class="preprocessor">#define BNX2_HC_TX_QUICK_CONS_TRIP_5            0x00006a94</span>
<a name="l06324"></a>06324 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_TX_QUICK_CONS_TRIP_5_VALUE       (0xffL&lt;&lt;0)</span>
<a name="l06325"></a>06325 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_TX_QUICK_CONS_TRIP_5_INT         (0xffL&lt;&lt;16)</span>
<a name="l06326"></a>06326 <span class="preprocessor"></span>
<a name="l06327"></a>06327 <span class="preprocessor">#define BNX2_HC_COMP_PROD_TRIP_5            0x00006a98</span>
<a name="l06328"></a>06328 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_COMP_PROD_TRIP_5_VALUE           (0xffL&lt;&lt;0)</span>
<a name="l06329"></a>06329 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_COMP_PROD_TRIP_5_INT             (0xffL&lt;&lt;16)</span>
<a name="l06330"></a>06330 <span class="preprocessor"></span>
<a name="l06331"></a>06331 <span class="preprocessor">#define BNX2_HC_RX_QUICK_CONS_TRIP_5            0x00006a9c</span>
<a name="l06332"></a>06332 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_RX_QUICK_CONS_TRIP_5_VALUE       (0xffL&lt;&lt;0)</span>
<a name="l06333"></a>06333 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_RX_QUICK_CONS_TRIP_5_INT         (0xffL&lt;&lt;16)</span>
<a name="l06334"></a>06334 <span class="preprocessor"></span>
<a name="l06335"></a>06335 <span class="preprocessor">#define BNX2_HC_RX_TICKS_5              0x00006aa0</span>
<a name="l06336"></a>06336 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_RX_TICKS_5_VALUE             (0x3ffL&lt;&lt;0)</span>
<a name="l06337"></a>06337 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_RX_TICKS_5_INT               (0x3ffL&lt;&lt;16)</span>
<a name="l06338"></a>06338 <span class="preprocessor"></span>
<a name="l06339"></a>06339 <span class="preprocessor">#define BNX2_HC_TX_TICKS_5              0x00006aa4</span>
<a name="l06340"></a>06340 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_TX_TICKS_5_VALUE             (0x3ffL&lt;&lt;0)</span>
<a name="l06341"></a>06341 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_TX_TICKS_5_INT               (0x3ffL&lt;&lt;16)</span>
<a name="l06342"></a>06342 <span class="preprocessor"></span>
<a name="l06343"></a>06343 <span class="preprocessor">#define BNX2_HC_COM_TICKS_5             0x00006aa8</span>
<a name="l06344"></a>06344 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_COM_TICKS_5_VALUE            (0x3ffL&lt;&lt;0)</span>
<a name="l06345"></a>06345 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_COM_TICKS_5_INT              (0x3ffL&lt;&lt;16)</span>
<a name="l06346"></a>06346 <span class="preprocessor"></span>
<a name="l06347"></a>06347 <span class="preprocessor">#define BNX2_HC_CMD_TICKS_5             0x00006aac</span>
<a name="l06348"></a>06348 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_CMD_TICKS_5_VALUE            (0x3ffL&lt;&lt;0)</span>
<a name="l06349"></a>06349 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_CMD_TICKS_5_INT              (0x3ffL&lt;&lt;16)</span>
<a name="l06350"></a>06350 <span class="preprocessor"></span>
<a name="l06351"></a>06351 <span class="preprocessor">#define BNX2_HC_PERIODIC_TICKS_5            0x00006ab0</span>
<a name="l06352"></a>06352 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_PERIODIC_TICKS_5_HC_PERIODIC_TICKS   (0xffffL&lt;&lt;0)</span>
<a name="l06353"></a>06353 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_PERIODIC_TICKS_5_HC_INT_PERIODIC_TICKS   (0xffffL&lt;&lt;16)</span>
<a name="l06354"></a>06354 <span class="preprocessor"></span>
<a name="l06355"></a>06355 <span class="preprocessor">#define BNX2_HC_SB_CONFIG_6             0x00006ab4</span>
<a name="l06356"></a>06356 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_SB_CONFIG_6_RX_TMR_MODE          (1L&lt;&lt;1)</span>
<a name="l06357"></a>06357 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_SB_CONFIG_6_TX_TMR_MODE          (1L&lt;&lt;2)</span>
<a name="l06358"></a>06358 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_SB_CONFIG_6_COM_TMR_MODE         (1L&lt;&lt;3)</span>
<a name="l06359"></a>06359 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_SB_CONFIG_6_CMD_TMR_MODE         (1L&lt;&lt;4)</span>
<a name="l06360"></a>06360 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_SB_CONFIG_6_PER_MODE             (1L&lt;&lt;16)</span>
<a name="l06361"></a>06361 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_SB_CONFIG_6_ONE_SHOT             (1L&lt;&lt;17)</span>
<a name="l06362"></a>06362 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_SB_CONFIG_6_USE_INT_PARAM        (1L&lt;&lt;18)</span>
<a name="l06363"></a>06363 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_SB_CONFIG_6_PER_COLLECT_LIMIT        (0xfL&lt;&lt;20)</span>
<a name="l06364"></a>06364 <span class="preprocessor"></span>
<a name="l06365"></a>06365 <span class="preprocessor">#define BNX2_HC_TX_QUICK_CONS_TRIP_6            0x00006ab8</span>
<a name="l06366"></a>06366 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_TX_QUICK_CONS_TRIP_6_VALUE       (0xffL&lt;&lt;0)</span>
<a name="l06367"></a>06367 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_TX_QUICK_CONS_TRIP_6_INT         (0xffL&lt;&lt;16)</span>
<a name="l06368"></a>06368 <span class="preprocessor"></span>
<a name="l06369"></a>06369 <span class="preprocessor">#define BNX2_HC_COMP_PROD_TRIP_6            0x00006abc</span>
<a name="l06370"></a>06370 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_COMP_PROD_TRIP_6_VALUE           (0xffL&lt;&lt;0)</span>
<a name="l06371"></a>06371 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_COMP_PROD_TRIP_6_INT             (0xffL&lt;&lt;16)</span>
<a name="l06372"></a>06372 <span class="preprocessor"></span>
<a name="l06373"></a>06373 <span class="preprocessor">#define BNX2_HC_RX_QUICK_CONS_TRIP_6            0x00006ac0</span>
<a name="l06374"></a>06374 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_RX_QUICK_CONS_TRIP_6_VALUE       (0xffL&lt;&lt;0)</span>
<a name="l06375"></a>06375 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_RX_QUICK_CONS_TRIP_6_INT         (0xffL&lt;&lt;16)</span>
<a name="l06376"></a>06376 <span class="preprocessor"></span>
<a name="l06377"></a>06377 <span class="preprocessor">#define BNX2_HC_RX_TICKS_6              0x00006ac4</span>
<a name="l06378"></a>06378 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_RX_TICKS_6_VALUE             (0x3ffL&lt;&lt;0)</span>
<a name="l06379"></a>06379 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_RX_TICKS_6_INT               (0x3ffL&lt;&lt;16)</span>
<a name="l06380"></a>06380 <span class="preprocessor"></span>
<a name="l06381"></a>06381 <span class="preprocessor">#define BNX2_HC_TX_TICKS_6              0x00006ac8</span>
<a name="l06382"></a>06382 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_TX_TICKS_6_VALUE             (0x3ffL&lt;&lt;0)</span>
<a name="l06383"></a>06383 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_TX_TICKS_6_INT               (0x3ffL&lt;&lt;16)</span>
<a name="l06384"></a>06384 <span class="preprocessor"></span>
<a name="l06385"></a>06385 <span class="preprocessor">#define BNX2_HC_COM_TICKS_6             0x00006acc</span>
<a name="l06386"></a>06386 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_COM_TICKS_6_VALUE            (0x3ffL&lt;&lt;0)</span>
<a name="l06387"></a>06387 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_COM_TICKS_6_INT              (0x3ffL&lt;&lt;16)</span>
<a name="l06388"></a>06388 <span class="preprocessor"></span>
<a name="l06389"></a>06389 <span class="preprocessor">#define BNX2_HC_CMD_TICKS_6             0x00006ad0</span>
<a name="l06390"></a>06390 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_CMD_TICKS_6_VALUE            (0x3ffL&lt;&lt;0)</span>
<a name="l06391"></a>06391 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_CMD_TICKS_6_INT              (0x3ffL&lt;&lt;16)</span>
<a name="l06392"></a>06392 <span class="preprocessor"></span>
<a name="l06393"></a>06393 <span class="preprocessor">#define BNX2_HC_PERIODIC_TICKS_6            0x00006ad4</span>
<a name="l06394"></a>06394 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_PERIODIC_TICKS_6_HC_PERIODIC_TICKS   (0xffffL&lt;&lt;0)</span>
<a name="l06395"></a>06395 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_PERIODIC_TICKS_6_HC_INT_PERIODIC_TICKS   (0xffffL&lt;&lt;16)</span>
<a name="l06396"></a>06396 <span class="preprocessor"></span>
<a name="l06397"></a>06397 <span class="preprocessor">#define BNX2_HC_SB_CONFIG_7             0x00006ad8</span>
<a name="l06398"></a>06398 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_SB_CONFIG_7_RX_TMR_MODE          (1L&lt;&lt;1)</span>
<a name="l06399"></a>06399 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_SB_CONFIG_7_TX_TMR_MODE          (1L&lt;&lt;2)</span>
<a name="l06400"></a>06400 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_SB_CONFIG_7_COM_TMR_MODE         (1L&lt;&lt;3)</span>
<a name="l06401"></a>06401 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_SB_CONFIG_7_CMD_TMR_MODE         (1L&lt;&lt;4)</span>
<a name="l06402"></a>06402 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_SB_CONFIG_7_PER_MODE             (1L&lt;&lt;16)</span>
<a name="l06403"></a>06403 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_SB_CONFIG_7_ONE_SHOT             (1L&lt;&lt;17)</span>
<a name="l06404"></a>06404 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_SB_CONFIG_7_USE_INT_PARAM        (1L&lt;&lt;18)</span>
<a name="l06405"></a>06405 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_SB_CONFIG_7_PER_COLLECT_LIMIT        (0xfL&lt;&lt;20)</span>
<a name="l06406"></a>06406 <span class="preprocessor"></span>
<a name="l06407"></a>06407 <span class="preprocessor">#define BNX2_HC_TX_QUICK_CONS_TRIP_7            0x00006adc</span>
<a name="l06408"></a>06408 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_TX_QUICK_CONS_TRIP_7_VALUE       (0xffL&lt;&lt;0)</span>
<a name="l06409"></a>06409 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_TX_QUICK_CONS_TRIP_7_INT         (0xffL&lt;&lt;16)</span>
<a name="l06410"></a>06410 <span class="preprocessor"></span>
<a name="l06411"></a>06411 <span class="preprocessor">#define BNX2_HC_COMP_PROD_TRIP_7            0x00006ae0</span>
<a name="l06412"></a>06412 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_COMP_PROD_TRIP_7_VALUE           (0xffL&lt;&lt;0)</span>
<a name="l06413"></a>06413 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_COMP_PROD_TRIP_7_INT             (0xffL&lt;&lt;16)</span>
<a name="l06414"></a>06414 <span class="preprocessor"></span>
<a name="l06415"></a>06415 <span class="preprocessor">#define BNX2_HC_RX_QUICK_CONS_TRIP_7            0x00006ae4</span>
<a name="l06416"></a>06416 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_RX_QUICK_CONS_TRIP_7_VALUE       (0xffL&lt;&lt;0)</span>
<a name="l06417"></a>06417 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_RX_QUICK_CONS_TRIP_7_INT         (0xffL&lt;&lt;16)</span>
<a name="l06418"></a>06418 <span class="preprocessor"></span>
<a name="l06419"></a>06419 <span class="preprocessor">#define BNX2_HC_RX_TICKS_7              0x00006ae8</span>
<a name="l06420"></a>06420 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_RX_TICKS_7_VALUE             (0x3ffL&lt;&lt;0)</span>
<a name="l06421"></a>06421 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_RX_TICKS_7_INT               (0x3ffL&lt;&lt;16)</span>
<a name="l06422"></a>06422 <span class="preprocessor"></span>
<a name="l06423"></a>06423 <span class="preprocessor">#define BNX2_HC_TX_TICKS_7              0x00006aec</span>
<a name="l06424"></a>06424 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_TX_TICKS_7_VALUE             (0x3ffL&lt;&lt;0)</span>
<a name="l06425"></a>06425 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_TX_TICKS_7_INT               (0x3ffL&lt;&lt;16)</span>
<a name="l06426"></a>06426 <span class="preprocessor"></span>
<a name="l06427"></a>06427 <span class="preprocessor">#define BNX2_HC_COM_TICKS_7             0x00006af0</span>
<a name="l06428"></a>06428 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_COM_TICKS_7_VALUE            (0x3ffL&lt;&lt;0)</span>
<a name="l06429"></a>06429 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_COM_TICKS_7_INT              (0x3ffL&lt;&lt;16)</span>
<a name="l06430"></a>06430 <span class="preprocessor"></span>
<a name="l06431"></a>06431 <span class="preprocessor">#define BNX2_HC_CMD_TICKS_7             0x00006af4</span>
<a name="l06432"></a>06432 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_CMD_TICKS_7_VALUE            (0x3ffL&lt;&lt;0)</span>
<a name="l06433"></a>06433 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_CMD_TICKS_7_INT              (0x3ffL&lt;&lt;16)</span>
<a name="l06434"></a>06434 <span class="preprocessor"></span>
<a name="l06435"></a>06435 <span class="preprocessor">#define BNX2_HC_PERIODIC_TICKS_7            0x00006af8</span>
<a name="l06436"></a>06436 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_PERIODIC_TICKS_7_HC_PERIODIC_TICKS   (0xffffL&lt;&lt;0)</span>
<a name="l06437"></a>06437 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_PERIODIC_TICKS_7_HC_INT_PERIODIC_TICKS   (0xffffL&lt;&lt;16)</span>
<a name="l06438"></a>06438 <span class="preprocessor"></span>
<a name="l06439"></a>06439 <span class="preprocessor">#define BNX2_HC_SB_CONFIG_8             0x00006afc</span>
<a name="l06440"></a>06440 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_SB_CONFIG_8_RX_TMR_MODE          (1L&lt;&lt;1)</span>
<a name="l06441"></a>06441 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_SB_CONFIG_8_TX_TMR_MODE          (1L&lt;&lt;2)</span>
<a name="l06442"></a>06442 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_SB_CONFIG_8_COM_TMR_MODE         (1L&lt;&lt;3)</span>
<a name="l06443"></a>06443 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_SB_CONFIG_8_CMD_TMR_MODE         (1L&lt;&lt;4)</span>
<a name="l06444"></a>06444 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_SB_CONFIG_8_PER_MODE             (1L&lt;&lt;16)</span>
<a name="l06445"></a>06445 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_SB_CONFIG_8_ONE_SHOT             (1L&lt;&lt;17)</span>
<a name="l06446"></a>06446 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_SB_CONFIG_8_USE_INT_PARAM        (1L&lt;&lt;18)</span>
<a name="l06447"></a>06447 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_SB_CONFIG_8_PER_COLLECT_LIMIT        (0xfL&lt;&lt;20)</span>
<a name="l06448"></a>06448 <span class="preprocessor"></span>
<a name="l06449"></a>06449 <span class="preprocessor">#define BNX2_HC_TX_QUICK_CONS_TRIP_8            0x00006b00</span>
<a name="l06450"></a>06450 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_TX_QUICK_CONS_TRIP_8_VALUE       (0xffL&lt;&lt;0)</span>
<a name="l06451"></a>06451 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_TX_QUICK_CONS_TRIP_8_INT         (0xffL&lt;&lt;16)</span>
<a name="l06452"></a>06452 <span class="preprocessor"></span>
<a name="l06453"></a>06453 <span class="preprocessor">#define BNX2_HC_COMP_PROD_TRIP_8            0x00006b04</span>
<a name="l06454"></a>06454 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_COMP_PROD_TRIP_8_VALUE           (0xffL&lt;&lt;0)</span>
<a name="l06455"></a>06455 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_COMP_PROD_TRIP_8_INT             (0xffL&lt;&lt;16)</span>
<a name="l06456"></a>06456 <span class="preprocessor"></span>
<a name="l06457"></a>06457 <span class="preprocessor">#define BNX2_HC_RX_QUICK_CONS_TRIP_8            0x00006b08</span>
<a name="l06458"></a>06458 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_RX_QUICK_CONS_TRIP_8_VALUE       (0xffL&lt;&lt;0)</span>
<a name="l06459"></a>06459 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_RX_QUICK_CONS_TRIP_8_INT         (0xffL&lt;&lt;16)</span>
<a name="l06460"></a>06460 <span class="preprocessor"></span>
<a name="l06461"></a>06461 <span class="preprocessor">#define BNX2_HC_RX_TICKS_8              0x00006b0c</span>
<a name="l06462"></a>06462 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_RX_TICKS_8_VALUE             (0x3ffL&lt;&lt;0)</span>
<a name="l06463"></a>06463 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_RX_TICKS_8_INT               (0x3ffL&lt;&lt;16)</span>
<a name="l06464"></a>06464 <span class="preprocessor"></span>
<a name="l06465"></a>06465 <span class="preprocessor">#define BNX2_HC_TX_TICKS_8              0x00006b10</span>
<a name="l06466"></a>06466 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_TX_TICKS_8_VALUE             (0x3ffL&lt;&lt;0)</span>
<a name="l06467"></a>06467 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_TX_TICKS_8_INT               (0x3ffL&lt;&lt;16)</span>
<a name="l06468"></a>06468 <span class="preprocessor"></span>
<a name="l06469"></a>06469 <span class="preprocessor">#define BNX2_HC_COM_TICKS_8             0x00006b14</span>
<a name="l06470"></a>06470 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_COM_TICKS_8_VALUE            (0x3ffL&lt;&lt;0)</span>
<a name="l06471"></a>06471 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_COM_TICKS_8_INT              (0x3ffL&lt;&lt;16)</span>
<a name="l06472"></a>06472 <span class="preprocessor"></span>
<a name="l06473"></a>06473 <span class="preprocessor">#define BNX2_HC_CMD_TICKS_8             0x00006b18</span>
<a name="l06474"></a>06474 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_CMD_TICKS_8_VALUE            (0x3ffL&lt;&lt;0)</span>
<a name="l06475"></a>06475 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_CMD_TICKS_8_INT              (0x3ffL&lt;&lt;16)</span>
<a name="l06476"></a>06476 <span class="preprocessor"></span>
<a name="l06477"></a>06477 <span class="preprocessor">#define BNX2_HC_PERIODIC_TICKS_8            0x00006b1c</span>
<a name="l06478"></a>06478 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_PERIODIC_TICKS_8_HC_PERIODIC_TICKS   (0xffffL&lt;&lt;0)</span>
<a name="l06479"></a>06479 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_PERIODIC_TICKS_8_HC_INT_PERIODIC_TICKS   (0xffffL&lt;&lt;16)</span>
<a name="l06480"></a>06480 <span class="preprocessor"></span>
<a name="l06481"></a>06481 <span class="preprocessor">#define BNX2_HC_SB_CONFIG_SIZE  (BNX2_HC_SB_CONFIG_2 - BNX2_HC_SB_CONFIG_1)</span>
<a name="l06482"></a>06482 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_COMP_PROD_TRIP_OFF  (BNX2_HC_COMP_PROD_TRIP_1 - \</span>
<a name="l06483"></a>06483 <span class="preprocessor">                     BNX2_HC_SB_CONFIG_1)</span>
<a name="l06484"></a>06484 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_COM_TICKS_OFF   (BNX2_HC_COM_TICKS_1 - BNX2_HC_SB_CONFIG_1)</span>
<a name="l06485"></a>06485 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_CMD_TICKS_OFF   (BNX2_HC_CMD_TICKS_1 - BNX2_HC_SB_CONFIG_1)</span>
<a name="l06486"></a>06486 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_TX_QUICK_CONS_TRIP_OFF  (BNX2_HC_TX_QUICK_CONS_TRIP_1 - \</span>
<a name="l06487"></a>06487 <span class="preprocessor">                     BNX2_HC_SB_CONFIG_1)</span>
<a name="l06488"></a>06488 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_TX_TICKS_OFF    (BNX2_HC_TX_TICKS_1 - BNX2_HC_SB_CONFIG_1)</span>
<a name="l06489"></a>06489 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_RX_QUICK_CONS_TRIP_OFF  (BNX2_HC_RX_QUICK_CONS_TRIP_1 - \</span>
<a name="l06490"></a>06490 <span class="preprocessor">                     BNX2_HC_SB_CONFIG_1)</span>
<a name="l06491"></a>06491 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_HC_RX_TICKS_OFF    (BNX2_HC_RX_TICKS_1 - BNX2_HC_SB_CONFIG_1)</span>
<a name="l06492"></a>06492 <span class="preprocessor"></span>
<a name="l06493"></a>06493 
<a name="l06494"></a>06494 <span class="comment">/*</span>
<a name="l06495"></a>06495 <span class="comment"> *  txp_reg definition</span>
<a name="l06496"></a>06496 <span class="comment"> *  offset: 0x40000</span>
<a name="l06497"></a>06497 <span class="comment"> */</span>
<a name="l06498"></a>06498 <span class="preprocessor">#define BNX2_TXP_CPU_MODE               0x00045000</span>
<a name="l06499"></a>06499 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TXP_CPU_MODE_LOCAL_RST          (1L&lt;&lt;0)</span>
<a name="l06500"></a>06500 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TXP_CPU_MODE_STEP_ENA           (1L&lt;&lt;1)</span>
<a name="l06501"></a>06501 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TXP_CPU_MODE_PAGE_0_DATA_ENA        (1L&lt;&lt;2)</span>
<a name="l06502"></a>06502 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TXP_CPU_MODE_PAGE_0_INST_ENA        (1L&lt;&lt;3)</span>
<a name="l06503"></a>06503 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TXP_CPU_MODE_MSG_BIT1           (1L&lt;&lt;6)</span>
<a name="l06504"></a>06504 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TXP_CPU_MODE_INTERRUPT_ENA          (1L&lt;&lt;7)</span>
<a name="l06505"></a>06505 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TXP_CPU_MODE_SOFT_HALT          (1L&lt;&lt;10)</span>
<a name="l06506"></a>06506 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TXP_CPU_MODE_BAD_DATA_HALT_ENA      (1L&lt;&lt;11)</span>
<a name="l06507"></a>06507 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TXP_CPU_MODE_BAD_INST_HALT_ENA      (1L&lt;&lt;12)</span>
<a name="l06508"></a>06508 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TXP_CPU_MODE_FIO_ABORT_HALT_ENA         (1L&lt;&lt;13)</span>
<a name="l06509"></a>06509 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TXP_CPU_MODE_SPAD_UNDERFLOW_HALT_ENA    (1L&lt;&lt;15)</span>
<a name="l06510"></a>06510 <span class="preprocessor"></span>
<a name="l06511"></a>06511 <span class="preprocessor">#define BNX2_TXP_CPU_STATE              0x00045004</span>
<a name="l06512"></a>06512 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TXP_CPU_STATE_BREAKPOINT            (1L&lt;&lt;0)</span>
<a name="l06513"></a>06513 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TXP_CPU_STATE_BAD_INST_HALTED       (1L&lt;&lt;2)</span>
<a name="l06514"></a>06514 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TXP_CPU_STATE_PAGE_0_DATA_HALTED        (1L&lt;&lt;3)</span>
<a name="l06515"></a>06515 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TXP_CPU_STATE_PAGE_0_INST_HALTED        (1L&lt;&lt;4)</span>
<a name="l06516"></a>06516 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TXP_CPU_STATE_BAD_DATA_ADDR_HALTED      (1L&lt;&lt;5)</span>
<a name="l06517"></a>06517 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TXP_CPU_STATE_BAD_PC_HALTED         (1L&lt;&lt;6)</span>
<a name="l06518"></a>06518 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TXP_CPU_STATE_ALIGN_HALTED          (1L&lt;&lt;7)</span>
<a name="l06519"></a>06519 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TXP_CPU_STATE_FIO_ABORT_HALTED      (1L&lt;&lt;8)</span>
<a name="l06520"></a>06520 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TXP_CPU_STATE_SOFT_HALTED           (1L&lt;&lt;10)</span>
<a name="l06521"></a>06521 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TXP_CPU_STATE_SPAD_UNDERFLOW        (1L&lt;&lt;11)</span>
<a name="l06522"></a>06522 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TXP_CPU_STATE_INTERRRUPT            (1L&lt;&lt;12)</span>
<a name="l06523"></a>06523 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TXP_CPU_STATE_DATA_ACCESS_STALL         (1L&lt;&lt;14)</span>
<a name="l06524"></a>06524 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TXP_CPU_STATE_INST_FETCH_STALL      (1L&lt;&lt;15)</span>
<a name="l06525"></a>06525 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TXP_CPU_STATE_BLOCKED_READ          (1L&lt;&lt;31)</span>
<a name="l06526"></a>06526 <span class="preprocessor"></span>
<a name="l06527"></a>06527 <span class="preprocessor">#define BNX2_TXP_CPU_EVENT_MASK             0x00045008</span>
<a name="l06528"></a>06528 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TXP_CPU_EVENT_MASK_BREAKPOINT_MASK      (1L&lt;&lt;0)</span>
<a name="l06529"></a>06529 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TXP_CPU_EVENT_MASK_BAD_INST_HALTED_MASK     (1L&lt;&lt;2)</span>
<a name="l06530"></a>06530 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TXP_CPU_EVENT_MASK_PAGE_0_DATA_HALTED_MASK  (1L&lt;&lt;3)</span>
<a name="l06531"></a>06531 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TXP_CPU_EVENT_MASK_PAGE_0_INST_HALTED_MASK  (1L&lt;&lt;4)</span>
<a name="l06532"></a>06532 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TXP_CPU_EVENT_MASK_BAD_DATA_ADDR_HALTED_MASK    (1L&lt;&lt;5)</span>
<a name="l06533"></a>06533 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TXP_CPU_EVENT_MASK_BAD_PC_HALTED_MASK   (1L&lt;&lt;6)</span>
<a name="l06534"></a>06534 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TXP_CPU_EVENT_MASK_ALIGN_HALTED_MASK    (1L&lt;&lt;7)</span>
<a name="l06535"></a>06535 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TXP_CPU_EVENT_MASK_FIO_ABORT_MASK       (1L&lt;&lt;8)</span>
<a name="l06536"></a>06536 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TXP_CPU_EVENT_MASK_SOFT_HALTED_MASK     (1L&lt;&lt;10)</span>
<a name="l06537"></a>06537 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TXP_CPU_EVENT_MASK_SPAD_UNDERFLOW_MASK  (1L&lt;&lt;11)</span>
<a name="l06538"></a>06538 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TXP_CPU_EVENT_MASK_INTERRUPT_MASK       (1L&lt;&lt;12)</span>
<a name="l06539"></a>06539 <span class="preprocessor"></span>
<a name="l06540"></a>06540 <span class="preprocessor">#define BNX2_TXP_CPU_PROGRAM_COUNTER            0x0004501c</span>
<a name="l06541"></a>06541 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TXP_CPU_INSTRUCTION            0x00045020</span>
<a name="l06542"></a>06542 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TXP_CPU_DATA_ACCESS            0x00045024</span>
<a name="l06543"></a>06543 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TXP_CPU_INTERRUPT_ENABLE           0x00045028</span>
<a name="l06544"></a>06544 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TXP_CPU_INTERRUPT_VECTOR           0x0004502c</span>
<a name="l06545"></a>06545 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TXP_CPU_INTERRUPT_SAVED_PC         0x00045030</span>
<a name="l06546"></a>06546 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TXP_CPU_HW_BREAKPOINT          0x00045034</span>
<a name="l06547"></a>06547 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TXP_CPU_HW_BREAKPOINT_DISABLE       (1L&lt;&lt;0)</span>
<a name="l06548"></a>06548 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TXP_CPU_HW_BREAKPOINT_ADDRESS       (0x3fffffffL&lt;&lt;2)</span>
<a name="l06549"></a>06549 <span class="preprocessor"></span>
<a name="l06550"></a>06550 <span class="preprocessor">#define BNX2_TXP_CPU_DEBUG_VECT_PEEK            0x00045038</span>
<a name="l06551"></a>06551 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TXP_CPU_DEBUG_VECT_PEEK_1_VALUE         (0x7ffL&lt;&lt;0)</span>
<a name="l06552"></a>06552 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TXP_CPU_DEBUG_VECT_PEEK_1_PEEK_EN       (1L&lt;&lt;11)</span>
<a name="l06553"></a>06553 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TXP_CPU_DEBUG_VECT_PEEK_1_SEL       (0xfL&lt;&lt;12)</span>
<a name="l06554"></a>06554 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TXP_CPU_DEBUG_VECT_PEEK_2_VALUE         (0x7ffL&lt;&lt;16)</span>
<a name="l06555"></a>06555 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TXP_CPU_DEBUG_VECT_PEEK_2_PEEK_EN       (1L&lt;&lt;27)</span>
<a name="l06556"></a>06556 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TXP_CPU_DEBUG_VECT_PEEK_2_SEL       (0xfL&lt;&lt;28)</span>
<a name="l06557"></a>06557 <span class="preprocessor"></span>
<a name="l06558"></a>06558 <span class="preprocessor">#define BNX2_TXP_CPU_LAST_BRANCH_ADDR           0x00045048</span>
<a name="l06559"></a>06559 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TXP_CPU_LAST_BRANCH_ADDR_TYPE       (1L&lt;&lt;1)</span>
<a name="l06560"></a>06560 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TXP_CPU_LAST_BRANCH_ADDR_TYPE_JUMP      (0L&lt;&lt;1)</span>
<a name="l06561"></a>06561 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TXP_CPU_LAST_BRANCH_ADDR_TYPE_BRANCH    (1L&lt;&lt;1)</span>
<a name="l06562"></a>06562 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TXP_CPU_LAST_BRANCH_ADDR_LBA        (0x3fffffffL&lt;&lt;2)</span>
<a name="l06563"></a>06563 <span class="preprocessor"></span>
<a name="l06564"></a>06564 <span class="preprocessor">#define BNX2_TXP_CPU_REG_FILE               0x00045200</span>
<a name="l06565"></a>06565 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TXP_TXPQ                   0x000453c0</span>
<a name="l06566"></a>06566 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TXP_FTQ_CMD                0x000453f8</span>
<a name="l06567"></a>06567 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TXP_FTQ_CMD_OFFSET              (0x3ffL&lt;&lt;0)</span>
<a name="l06568"></a>06568 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TXP_FTQ_CMD_WR_TOP              (1L&lt;&lt;10)</span>
<a name="l06569"></a>06569 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TXP_FTQ_CMD_WR_TOP_0            (0L&lt;&lt;10)</span>
<a name="l06570"></a>06570 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TXP_FTQ_CMD_WR_TOP_1            (1L&lt;&lt;10)</span>
<a name="l06571"></a>06571 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TXP_FTQ_CMD_SFT_RESET           (1L&lt;&lt;25)</span>
<a name="l06572"></a>06572 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TXP_FTQ_CMD_RD_DATA             (1L&lt;&lt;26)</span>
<a name="l06573"></a>06573 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TXP_FTQ_CMD_ADD_INTERVEN            (1L&lt;&lt;27)</span>
<a name="l06574"></a>06574 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TXP_FTQ_CMD_ADD_DATA            (1L&lt;&lt;28)</span>
<a name="l06575"></a>06575 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TXP_FTQ_CMD_INTERVENE_CLR           (1L&lt;&lt;29)</span>
<a name="l06576"></a>06576 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TXP_FTQ_CMD_POP                 (1L&lt;&lt;30)</span>
<a name="l06577"></a>06577 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TXP_FTQ_CMD_BUSY                (1L&lt;&lt;31)</span>
<a name="l06578"></a>06578 <span class="preprocessor"></span>
<a name="l06579"></a>06579 <span class="preprocessor">#define BNX2_TXP_FTQ_CTL                0x000453fc</span>
<a name="l06580"></a>06580 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TXP_FTQ_CTL_INTERVENE           (1L&lt;&lt;0)</span>
<a name="l06581"></a>06581 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TXP_FTQ_CTL_OVERFLOW            (1L&lt;&lt;1)</span>
<a name="l06582"></a>06582 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TXP_FTQ_CTL_FORCE_INTERVENE         (1L&lt;&lt;2)</span>
<a name="l06583"></a>06583 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TXP_FTQ_CTL_MAX_DEPTH           (0x3ffL&lt;&lt;12)</span>
<a name="l06584"></a>06584 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TXP_FTQ_CTL_CUR_DEPTH           (0x3ffL&lt;&lt;22)</span>
<a name="l06585"></a>06585 <span class="preprocessor"></span>
<a name="l06586"></a>06586 <span class="preprocessor">#define BNX2_TXP_SCRATCH                0x00060000</span>
<a name="l06587"></a>06587 <span class="preprocessor"></span>
<a name="l06588"></a>06588 
<a name="l06589"></a>06589 <span class="comment">/*</span>
<a name="l06590"></a>06590 <span class="comment"> *  tpat_reg definition</span>
<a name="l06591"></a>06591 <span class="comment"> *  offset: 0x80000</span>
<a name="l06592"></a>06592 <span class="comment"> */</span>
<a name="l06593"></a>06593 <span class="preprocessor">#define BNX2_TPAT_CPU_MODE              0x00085000</span>
<a name="l06594"></a>06594 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TPAT_CPU_MODE_LOCAL_RST             (1L&lt;&lt;0)</span>
<a name="l06595"></a>06595 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TPAT_CPU_MODE_STEP_ENA          (1L&lt;&lt;1)</span>
<a name="l06596"></a>06596 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TPAT_CPU_MODE_PAGE_0_DATA_ENA       (1L&lt;&lt;2)</span>
<a name="l06597"></a>06597 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TPAT_CPU_MODE_PAGE_0_INST_ENA       (1L&lt;&lt;3)</span>
<a name="l06598"></a>06598 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TPAT_CPU_MODE_MSG_BIT1          (1L&lt;&lt;6)</span>
<a name="l06599"></a>06599 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TPAT_CPU_MODE_INTERRUPT_ENA         (1L&lt;&lt;7)</span>
<a name="l06600"></a>06600 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TPAT_CPU_MODE_SOFT_HALT             (1L&lt;&lt;10)</span>
<a name="l06601"></a>06601 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TPAT_CPU_MODE_BAD_DATA_HALT_ENA         (1L&lt;&lt;11)</span>
<a name="l06602"></a>06602 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TPAT_CPU_MODE_BAD_INST_HALT_ENA         (1L&lt;&lt;12)</span>
<a name="l06603"></a>06603 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TPAT_CPU_MODE_FIO_ABORT_HALT_ENA        (1L&lt;&lt;13)</span>
<a name="l06604"></a>06604 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TPAT_CPU_MODE_SPAD_UNDERFLOW_HALT_ENA   (1L&lt;&lt;15)</span>
<a name="l06605"></a>06605 <span class="preprocessor"></span>
<a name="l06606"></a>06606 <span class="preprocessor">#define BNX2_TPAT_CPU_STATE             0x00085004</span>
<a name="l06607"></a>06607 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TPAT_CPU_STATE_BREAKPOINT           (1L&lt;&lt;0)</span>
<a name="l06608"></a>06608 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TPAT_CPU_STATE_BAD_INST_HALTED      (1L&lt;&lt;2)</span>
<a name="l06609"></a>06609 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TPAT_CPU_STATE_PAGE_0_DATA_HALTED       (1L&lt;&lt;3)</span>
<a name="l06610"></a>06610 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TPAT_CPU_STATE_PAGE_0_INST_HALTED       (1L&lt;&lt;4)</span>
<a name="l06611"></a>06611 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TPAT_CPU_STATE_BAD_DATA_ADDR_HALTED     (1L&lt;&lt;5)</span>
<a name="l06612"></a>06612 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TPAT_CPU_STATE_BAD_PC_HALTED        (1L&lt;&lt;6)</span>
<a name="l06613"></a>06613 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TPAT_CPU_STATE_ALIGN_HALTED         (1L&lt;&lt;7)</span>
<a name="l06614"></a>06614 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TPAT_CPU_STATE_FIO_ABORT_HALTED         (1L&lt;&lt;8)</span>
<a name="l06615"></a>06615 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TPAT_CPU_STATE_SOFT_HALTED          (1L&lt;&lt;10)</span>
<a name="l06616"></a>06616 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TPAT_CPU_STATE_SPAD_UNDERFLOW       (1L&lt;&lt;11)</span>
<a name="l06617"></a>06617 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TPAT_CPU_STATE_INTERRRUPT           (1L&lt;&lt;12)</span>
<a name="l06618"></a>06618 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TPAT_CPU_STATE_DATA_ACCESS_STALL        (1L&lt;&lt;14)</span>
<a name="l06619"></a>06619 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TPAT_CPU_STATE_INST_FETCH_STALL         (1L&lt;&lt;15)</span>
<a name="l06620"></a>06620 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TPAT_CPU_STATE_BLOCKED_READ         (1L&lt;&lt;31)</span>
<a name="l06621"></a>06621 <span class="preprocessor"></span>
<a name="l06622"></a>06622 <span class="preprocessor">#define BNX2_TPAT_CPU_EVENT_MASK            0x00085008</span>
<a name="l06623"></a>06623 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TPAT_CPU_EVENT_MASK_BREAKPOINT_MASK     (1L&lt;&lt;0)</span>
<a name="l06624"></a>06624 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TPAT_CPU_EVENT_MASK_BAD_INST_HALTED_MASK    (1L&lt;&lt;2)</span>
<a name="l06625"></a>06625 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TPAT_CPU_EVENT_MASK_PAGE_0_DATA_HALTED_MASK     (1L&lt;&lt;3)</span>
<a name="l06626"></a>06626 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TPAT_CPU_EVENT_MASK_PAGE_0_INST_HALTED_MASK     (1L&lt;&lt;4)</span>
<a name="l06627"></a>06627 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TPAT_CPU_EVENT_MASK_BAD_DATA_ADDR_HALTED_MASK   (1L&lt;&lt;5)</span>
<a name="l06628"></a>06628 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TPAT_CPU_EVENT_MASK_BAD_PC_HALTED_MASK  (1L&lt;&lt;6)</span>
<a name="l06629"></a>06629 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TPAT_CPU_EVENT_MASK_ALIGN_HALTED_MASK   (1L&lt;&lt;7)</span>
<a name="l06630"></a>06630 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TPAT_CPU_EVENT_MASK_FIO_ABORT_MASK      (1L&lt;&lt;8)</span>
<a name="l06631"></a>06631 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TPAT_CPU_EVENT_MASK_SOFT_HALTED_MASK    (1L&lt;&lt;10)</span>
<a name="l06632"></a>06632 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TPAT_CPU_EVENT_MASK_SPAD_UNDERFLOW_MASK     (1L&lt;&lt;11)</span>
<a name="l06633"></a>06633 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TPAT_CPU_EVENT_MASK_INTERRUPT_MASK      (1L&lt;&lt;12)</span>
<a name="l06634"></a>06634 <span class="preprocessor"></span>
<a name="l06635"></a>06635 <span class="preprocessor">#define BNX2_TPAT_CPU_PROGRAM_COUNTER           0x0008501c</span>
<a name="l06636"></a>06636 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TPAT_CPU_INSTRUCTION           0x00085020</span>
<a name="l06637"></a>06637 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TPAT_CPU_DATA_ACCESS           0x00085024</span>
<a name="l06638"></a>06638 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TPAT_CPU_INTERRUPT_ENABLE          0x00085028</span>
<a name="l06639"></a>06639 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TPAT_CPU_INTERRUPT_VECTOR          0x0008502c</span>
<a name="l06640"></a>06640 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TPAT_CPU_INTERRUPT_SAVED_PC        0x00085030</span>
<a name="l06641"></a>06641 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TPAT_CPU_HW_BREAKPOINT         0x00085034</span>
<a name="l06642"></a>06642 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TPAT_CPU_HW_BREAKPOINT_DISABLE      (1L&lt;&lt;0)</span>
<a name="l06643"></a>06643 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TPAT_CPU_HW_BREAKPOINT_ADDRESS      (0x3fffffffL&lt;&lt;2)</span>
<a name="l06644"></a>06644 <span class="preprocessor"></span>
<a name="l06645"></a>06645 <span class="preprocessor">#define BNX2_TPAT_CPU_DEBUG_VECT_PEEK           0x00085038</span>
<a name="l06646"></a>06646 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TPAT_CPU_DEBUG_VECT_PEEK_1_VALUE        (0x7ffL&lt;&lt;0)</span>
<a name="l06647"></a>06647 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TPAT_CPU_DEBUG_VECT_PEEK_1_PEEK_EN      (1L&lt;&lt;11)</span>
<a name="l06648"></a>06648 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TPAT_CPU_DEBUG_VECT_PEEK_1_SEL      (0xfL&lt;&lt;12)</span>
<a name="l06649"></a>06649 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TPAT_CPU_DEBUG_VECT_PEEK_2_VALUE        (0x7ffL&lt;&lt;16)</span>
<a name="l06650"></a>06650 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TPAT_CPU_DEBUG_VECT_PEEK_2_PEEK_EN      (1L&lt;&lt;27)</span>
<a name="l06651"></a>06651 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TPAT_CPU_DEBUG_VECT_PEEK_2_SEL      (0xfL&lt;&lt;28)</span>
<a name="l06652"></a>06652 <span class="preprocessor"></span>
<a name="l06653"></a>06653 <span class="preprocessor">#define BNX2_TPAT_CPU_LAST_BRANCH_ADDR          0x00085048</span>
<a name="l06654"></a>06654 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TPAT_CPU_LAST_BRANCH_ADDR_TYPE      (1L&lt;&lt;1)</span>
<a name="l06655"></a>06655 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TPAT_CPU_LAST_BRANCH_ADDR_TYPE_JUMP     (0L&lt;&lt;1)</span>
<a name="l06656"></a>06656 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TPAT_CPU_LAST_BRANCH_ADDR_TYPE_BRANCH   (1L&lt;&lt;1)</span>
<a name="l06657"></a>06657 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TPAT_CPU_LAST_BRANCH_ADDR_LBA       (0x3fffffffL&lt;&lt;2)</span>
<a name="l06658"></a>06658 <span class="preprocessor"></span>
<a name="l06659"></a>06659 <span class="preprocessor">#define BNX2_TPAT_CPU_REG_FILE              0x00085200</span>
<a name="l06660"></a>06660 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TPAT_TPATQ                 0x000853c0</span>
<a name="l06661"></a>06661 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TPAT_FTQ_CMD               0x000853f8</span>
<a name="l06662"></a>06662 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TPAT_FTQ_CMD_OFFSET             (0x3ffL&lt;&lt;0)</span>
<a name="l06663"></a>06663 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TPAT_FTQ_CMD_WR_TOP             (1L&lt;&lt;10)</span>
<a name="l06664"></a>06664 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TPAT_FTQ_CMD_WR_TOP_0           (0L&lt;&lt;10)</span>
<a name="l06665"></a>06665 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TPAT_FTQ_CMD_WR_TOP_1           (1L&lt;&lt;10)</span>
<a name="l06666"></a>06666 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TPAT_FTQ_CMD_SFT_RESET          (1L&lt;&lt;25)</span>
<a name="l06667"></a>06667 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TPAT_FTQ_CMD_RD_DATA            (1L&lt;&lt;26)</span>
<a name="l06668"></a>06668 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TPAT_FTQ_CMD_ADD_INTERVEN           (1L&lt;&lt;27)</span>
<a name="l06669"></a>06669 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TPAT_FTQ_CMD_ADD_DATA           (1L&lt;&lt;28)</span>
<a name="l06670"></a>06670 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TPAT_FTQ_CMD_INTERVENE_CLR          (1L&lt;&lt;29)</span>
<a name="l06671"></a>06671 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TPAT_FTQ_CMD_POP                (1L&lt;&lt;30)</span>
<a name="l06672"></a>06672 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TPAT_FTQ_CMD_BUSY               (1L&lt;&lt;31)</span>
<a name="l06673"></a>06673 <span class="preprocessor"></span>
<a name="l06674"></a>06674 <span class="preprocessor">#define BNX2_TPAT_FTQ_CTL               0x000853fc</span>
<a name="l06675"></a>06675 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TPAT_FTQ_CTL_INTERVENE          (1L&lt;&lt;0)</span>
<a name="l06676"></a>06676 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TPAT_FTQ_CTL_OVERFLOW           (1L&lt;&lt;1)</span>
<a name="l06677"></a>06677 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TPAT_FTQ_CTL_FORCE_INTERVENE        (1L&lt;&lt;2)</span>
<a name="l06678"></a>06678 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TPAT_FTQ_CTL_MAX_DEPTH          (0x3ffL&lt;&lt;12)</span>
<a name="l06679"></a>06679 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TPAT_FTQ_CTL_CUR_DEPTH          (0x3ffL&lt;&lt;22)</span>
<a name="l06680"></a>06680 <span class="preprocessor"></span>
<a name="l06681"></a>06681 <span class="preprocessor">#define BNX2_TPAT_SCRATCH               0x000a0000</span>
<a name="l06682"></a>06682 <span class="preprocessor"></span>
<a name="l06683"></a>06683 
<a name="l06684"></a>06684 <span class="comment">/*</span>
<a name="l06685"></a>06685 <span class="comment"> *  rxp_reg definition</span>
<a name="l06686"></a>06686 <span class="comment"> *  offset: 0xc0000</span>
<a name="l06687"></a>06687 <span class="comment"> */</span>
<a name="l06688"></a>06688 <span class="preprocessor">#define BNX2_RXP_CPU_MODE               0x000c5000</span>
<a name="l06689"></a>06689 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_CPU_MODE_LOCAL_RST          (1L&lt;&lt;0)</span>
<a name="l06690"></a>06690 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_CPU_MODE_STEP_ENA           (1L&lt;&lt;1)</span>
<a name="l06691"></a>06691 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_CPU_MODE_PAGE_0_DATA_ENA        (1L&lt;&lt;2)</span>
<a name="l06692"></a>06692 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_CPU_MODE_PAGE_0_INST_ENA        (1L&lt;&lt;3)</span>
<a name="l06693"></a>06693 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_CPU_MODE_MSG_BIT1           (1L&lt;&lt;6)</span>
<a name="l06694"></a>06694 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_CPU_MODE_INTERRUPT_ENA          (1L&lt;&lt;7)</span>
<a name="l06695"></a>06695 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_CPU_MODE_SOFT_HALT          (1L&lt;&lt;10)</span>
<a name="l06696"></a>06696 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_CPU_MODE_BAD_DATA_HALT_ENA      (1L&lt;&lt;11)</span>
<a name="l06697"></a>06697 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_CPU_MODE_BAD_INST_HALT_ENA      (1L&lt;&lt;12)</span>
<a name="l06698"></a>06698 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_CPU_MODE_FIO_ABORT_HALT_ENA         (1L&lt;&lt;13)</span>
<a name="l06699"></a>06699 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_CPU_MODE_SPAD_UNDERFLOW_HALT_ENA    (1L&lt;&lt;15)</span>
<a name="l06700"></a>06700 <span class="preprocessor"></span>
<a name="l06701"></a>06701 <span class="preprocessor">#define BNX2_RXP_CPU_STATE              0x000c5004</span>
<a name="l06702"></a>06702 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_CPU_STATE_BREAKPOINT            (1L&lt;&lt;0)</span>
<a name="l06703"></a>06703 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_CPU_STATE_BAD_INST_HALTED       (1L&lt;&lt;2)</span>
<a name="l06704"></a>06704 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_CPU_STATE_PAGE_0_DATA_HALTED        (1L&lt;&lt;3)</span>
<a name="l06705"></a>06705 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_CPU_STATE_PAGE_0_INST_HALTED        (1L&lt;&lt;4)</span>
<a name="l06706"></a>06706 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_CPU_STATE_BAD_DATA_ADDR_HALTED      (1L&lt;&lt;5)</span>
<a name="l06707"></a>06707 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_CPU_STATE_BAD_PC_HALTED         (1L&lt;&lt;6)</span>
<a name="l06708"></a>06708 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_CPU_STATE_ALIGN_HALTED          (1L&lt;&lt;7)</span>
<a name="l06709"></a>06709 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_CPU_STATE_FIO_ABORT_HALTED      (1L&lt;&lt;8)</span>
<a name="l06710"></a>06710 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_CPU_STATE_SOFT_HALTED           (1L&lt;&lt;10)</span>
<a name="l06711"></a>06711 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_CPU_STATE_SPAD_UNDERFLOW        (1L&lt;&lt;11)</span>
<a name="l06712"></a>06712 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_CPU_STATE_INTERRRUPT            (1L&lt;&lt;12)</span>
<a name="l06713"></a>06713 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_CPU_STATE_DATA_ACCESS_STALL         (1L&lt;&lt;14)</span>
<a name="l06714"></a>06714 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_CPU_STATE_INST_FETCH_STALL      (1L&lt;&lt;15)</span>
<a name="l06715"></a>06715 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_CPU_STATE_BLOCKED_READ          (1L&lt;&lt;31)</span>
<a name="l06716"></a>06716 <span class="preprocessor"></span>
<a name="l06717"></a>06717 <span class="preprocessor">#define BNX2_RXP_CPU_EVENT_MASK             0x000c5008</span>
<a name="l06718"></a>06718 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_CPU_EVENT_MASK_BREAKPOINT_MASK      (1L&lt;&lt;0)</span>
<a name="l06719"></a>06719 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_CPU_EVENT_MASK_BAD_INST_HALTED_MASK     (1L&lt;&lt;2)</span>
<a name="l06720"></a>06720 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_CPU_EVENT_MASK_PAGE_0_DATA_HALTED_MASK  (1L&lt;&lt;3)</span>
<a name="l06721"></a>06721 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_CPU_EVENT_MASK_PAGE_0_INST_HALTED_MASK  (1L&lt;&lt;4)</span>
<a name="l06722"></a>06722 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_CPU_EVENT_MASK_BAD_DATA_ADDR_HALTED_MASK    (1L&lt;&lt;5)</span>
<a name="l06723"></a>06723 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_CPU_EVENT_MASK_BAD_PC_HALTED_MASK   (1L&lt;&lt;6)</span>
<a name="l06724"></a>06724 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_CPU_EVENT_MASK_ALIGN_HALTED_MASK    (1L&lt;&lt;7)</span>
<a name="l06725"></a>06725 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_CPU_EVENT_MASK_FIO_ABORT_MASK       (1L&lt;&lt;8)</span>
<a name="l06726"></a>06726 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_CPU_EVENT_MASK_SOFT_HALTED_MASK     (1L&lt;&lt;10)</span>
<a name="l06727"></a>06727 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_CPU_EVENT_MASK_SPAD_UNDERFLOW_MASK  (1L&lt;&lt;11)</span>
<a name="l06728"></a>06728 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_CPU_EVENT_MASK_INTERRUPT_MASK       (1L&lt;&lt;12)</span>
<a name="l06729"></a>06729 <span class="preprocessor"></span>
<a name="l06730"></a>06730 <span class="preprocessor">#define BNX2_RXP_CPU_PROGRAM_COUNTER            0x000c501c</span>
<a name="l06731"></a>06731 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_CPU_INSTRUCTION            0x000c5020</span>
<a name="l06732"></a>06732 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_CPU_DATA_ACCESS            0x000c5024</span>
<a name="l06733"></a>06733 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_CPU_INTERRUPT_ENABLE           0x000c5028</span>
<a name="l06734"></a>06734 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_CPU_INTERRUPT_VECTOR           0x000c502c</span>
<a name="l06735"></a>06735 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_CPU_INTERRUPT_SAVED_PC         0x000c5030</span>
<a name="l06736"></a>06736 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_CPU_HW_BREAKPOINT          0x000c5034</span>
<a name="l06737"></a>06737 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_CPU_HW_BREAKPOINT_DISABLE       (1L&lt;&lt;0)</span>
<a name="l06738"></a>06738 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_CPU_HW_BREAKPOINT_ADDRESS       (0x3fffffffL&lt;&lt;2)</span>
<a name="l06739"></a>06739 <span class="preprocessor"></span>
<a name="l06740"></a>06740 <span class="preprocessor">#define BNX2_RXP_CPU_DEBUG_VECT_PEEK            0x000c5038</span>
<a name="l06741"></a>06741 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_CPU_DEBUG_VECT_PEEK_1_VALUE         (0x7ffL&lt;&lt;0)</span>
<a name="l06742"></a>06742 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_CPU_DEBUG_VECT_PEEK_1_PEEK_EN       (1L&lt;&lt;11)</span>
<a name="l06743"></a>06743 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_CPU_DEBUG_VECT_PEEK_1_SEL       (0xfL&lt;&lt;12)</span>
<a name="l06744"></a>06744 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_CPU_DEBUG_VECT_PEEK_2_VALUE         (0x7ffL&lt;&lt;16)</span>
<a name="l06745"></a>06745 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_CPU_DEBUG_VECT_PEEK_2_PEEK_EN       (1L&lt;&lt;27)</span>
<a name="l06746"></a>06746 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_CPU_DEBUG_VECT_PEEK_2_SEL       (0xfL&lt;&lt;28)</span>
<a name="l06747"></a>06747 <span class="preprocessor"></span>
<a name="l06748"></a>06748 <span class="preprocessor">#define BNX2_RXP_CPU_LAST_BRANCH_ADDR           0x000c5048</span>
<a name="l06749"></a>06749 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_CPU_LAST_BRANCH_ADDR_TYPE       (1L&lt;&lt;1)</span>
<a name="l06750"></a>06750 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_CPU_LAST_BRANCH_ADDR_TYPE_JUMP      (0L&lt;&lt;1)</span>
<a name="l06751"></a>06751 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_CPU_LAST_BRANCH_ADDR_TYPE_BRANCH    (1L&lt;&lt;1)</span>
<a name="l06752"></a>06752 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_CPU_LAST_BRANCH_ADDR_LBA        (0x3fffffffL&lt;&lt;2)</span>
<a name="l06753"></a>06753 <span class="preprocessor"></span>
<a name="l06754"></a>06754 <span class="preprocessor">#define BNX2_RXP_CPU_REG_FILE               0x000c5200</span>
<a name="l06755"></a>06755 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_PFE_PFE_CTL                0x000c537c</span>
<a name="l06756"></a>06756 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_PFE_PFE_CTL_INC_USAGE_CNT       (1L&lt;&lt;0)</span>
<a name="l06757"></a>06757 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_PFE_PFE_CTL_PFE_SIZE            (0xfL&lt;&lt;4)</span>
<a name="l06758"></a>06758 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_PFE_PFE_CTL_PFE_SIZE_0          (0L&lt;&lt;4)</span>
<a name="l06759"></a>06759 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_PFE_PFE_CTL_PFE_SIZE_1          (1L&lt;&lt;4)</span>
<a name="l06760"></a>06760 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_PFE_PFE_CTL_PFE_SIZE_2          (2L&lt;&lt;4)</span>
<a name="l06761"></a>06761 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_PFE_PFE_CTL_PFE_SIZE_3          (3L&lt;&lt;4)</span>
<a name="l06762"></a>06762 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_PFE_PFE_CTL_PFE_SIZE_4          (4L&lt;&lt;4)</span>
<a name="l06763"></a>06763 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_PFE_PFE_CTL_PFE_SIZE_5          (5L&lt;&lt;4)</span>
<a name="l06764"></a>06764 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_PFE_PFE_CTL_PFE_SIZE_6          (6L&lt;&lt;4)</span>
<a name="l06765"></a>06765 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_PFE_PFE_CTL_PFE_SIZE_7          (7L&lt;&lt;4)</span>
<a name="l06766"></a>06766 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_PFE_PFE_CTL_PFE_SIZE_8          (8L&lt;&lt;4)</span>
<a name="l06767"></a>06767 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_PFE_PFE_CTL_PFE_SIZE_9          (9L&lt;&lt;4)</span>
<a name="l06768"></a>06768 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_PFE_PFE_CTL_PFE_SIZE_10         (10L&lt;&lt;4)</span>
<a name="l06769"></a>06769 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_PFE_PFE_CTL_PFE_SIZE_11         (11L&lt;&lt;4)</span>
<a name="l06770"></a>06770 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_PFE_PFE_CTL_PFE_SIZE_12         (12L&lt;&lt;4)</span>
<a name="l06771"></a>06771 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_PFE_PFE_CTL_PFE_SIZE_13         (13L&lt;&lt;4)</span>
<a name="l06772"></a>06772 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_PFE_PFE_CTL_PFE_SIZE_14         (14L&lt;&lt;4)</span>
<a name="l06773"></a>06773 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_PFE_PFE_CTL_PFE_SIZE_15         (15L&lt;&lt;4)</span>
<a name="l06774"></a>06774 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_PFE_PFE_CTL_PFE_COUNT           (0xfL&lt;&lt;12)</span>
<a name="l06775"></a>06775 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_PFE_PFE_CTL_OFFSET          (0x1ffL&lt;&lt;16)</span>
<a name="l06776"></a>06776 <span class="preprocessor"></span>
<a name="l06777"></a>06777 <span class="preprocessor">#define BNX2_RXP_RXPCQ                  0x000c5380</span>
<a name="l06778"></a>06778 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_CFTQ_CMD               0x000c53b8</span>
<a name="l06779"></a>06779 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_CFTQ_CMD_OFFSET             (0x3ffL&lt;&lt;0)</span>
<a name="l06780"></a>06780 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_CFTQ_CMD_WR_TOP             (1L&lt;&lt;10)</span>
<a name="l06781"></a>06781 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_CFTQ_CMD_WR_TOP_0           (0L&lt;&lt;10)</span>
<a name="l06782"></a>06782 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_CFTQ_CMD_WR_TOP_1           (1L&lt;&lt;10)</span>
<a name="l06783"></a>06783 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_CFTQ_CMD_SFT_RESET          (1L&lt;&lt;25)</span>
<a name="l06784"></a>06784 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_CFTQ_CMD_RD_DATA            (1L&lt;&lt;26)</span>
<a name="l06785"></a>06785 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_CFTQ_CMD_ADD_INTERVEN           (1L&lt;&lt;27)</span>
<a name="l06786"></a>06786 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_CFTQ_CMD_ADD_DATA           (1L&lt;&lt;28)</span>
<a name="l06787"></a>06787 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_CFTQ_CMD_INTERVENE_CLR          (1L&lt;&lt;29)</span>
<a name="l06788"></a>06788 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_CFTQ_CMD_POP                (1L&lt;&lt;30)</span>
<a name="l06789"></a>06789 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_CFTQ_CMD_BUSY               (1L&lt;&lt;31)</span>
<a name="l06790"></a>06790 <span class="preprocessor"></span>
<a name="l06791"></a>06791 <span class="preprocessor">#define BNX2_RXP_CFTQ_CTL               0x000c53bc</span>
<a name="l06792"></a>06792 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_CFTQ_CTL_INTERVENE          (1L&lt;&lt;0)</span>
<a name="l06793"></a>06793 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_CFTQ_CTL_OVERFLOW           (1L&lt;&lt;1)</span>
<a name="l06794"></a>06794 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_CFTQ_CTL_FORCE_INTERVENE        (1L&lt;&lt;2)</span>
<a name="l06795"></a>06795 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_CFTQ_CTL_MAX_DEPTH          (0x3ffL&lt;&lt;12)</span>
<a name="l06796"></a>06796 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_CFTQ_CTL_CUR_DEPTH          (0x3ffL&lt;&lt;22)</span>
<a name="l06797"></a>06797 <span class="preprocessor"></span>
<a name="l06798"></a>06798 <span class="preprocessor">#define BNX2_RXP_RXPQ                   0x000c53c0</span>
<a name="l06799"></a>06799 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_FTQ_CMD                0x000c53f8</span>
<a name="l06800"></a>06800 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_FTQ_CMD_OFFSET              (0x3ffL&lt;&lt;0)</span>
<a name="l06801"></a>06801 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_FTQ_CMD_WR_TOP              (1L&lt;&lt;10)</span>
<a name="l06802"></a>06802 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_FTQ_CMD_WR_TOP_0            (0L&lt;&lt;10)</span>
<a name="l06803"></a>06803 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_FTQ_CMD_WR_TOP_1            (1L&lt;&lt;10)</span>
<a name="l06804"></a>06804 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_FTQ_CMD_SFT_RESET           (1L&lt;&lt;25)</span>
<a name="l06805"></a>06805 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_FTQ_CMD_RD_DATA             (1L&lt;&lt;26)</span>
<a name="l06806"></a>06806 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_FTQ_CMD_ADD_INTERVEN            (1L&lt;&lt;27)</span>
<a name="l06807"></a>06807 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_FTQ_CMD_ADD_DATA            (1L&lt;&lt;28)</span>
<a name="l06808"></a>06808 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_FTQ_CMD_INTERVENE_CLR           (1L&lt;&lt;29)</span>
<a name="l06809"></a>06809 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_FTQ_CMD_POP                 (1L&lt;&lt;30)</span>
<a name="l06810"></a>06810 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_FTQ_CMD_BUSY                (1L&lt;&lt;31)</span>
<a name="l06811"></a>06811 <span class="preprocessor"></span>
<a name="l06812"></a>06812 <span class="preprocessor">#define BNX2_RXP_FTQ_CTL                0x000c53fc</span>
<a name="l06813"></a>06813 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_FTQ_CTL_INTERVENE           (1L&lt;&lt;0)</span>
<a name="l06814"></a>06814 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_FTQ_CTL_OVERFLOW            (1L&lt;&lt;1)</span>
<a name="l06815"></a>06815 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_FTQ_CTL_FORCE_INTERVENE         (1L&lt;&lt;2)</span>
<a name="l06816"></a>06816 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_FTQ_CTL_MAX_DEPTH           (0x3ffL&lt;&lt;12)</span>
<a name="l06817"></a>06817 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_FTQ_CTL_CUR_DEPTH           (0x3ffL&lt;&lt;22)</span>
<a name="l06818"></a>06818 <span class="preprocessor"></span>
<a name="l06819"></a>06819 <span class="preprocessor">#define BNX2_RXP_SCRATCH                0x000e0000</span>
<a name="l06820"></a>06820 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_SCRATCH_RXP_FLOOD           0x000e0024</span>
<a name="l06821"></a>06821 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_SCRATCH_RSS_TBL_SZ          0x000e0038</span>
<a name="l06822"></a>06822 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_SCRATCH_RSS_TBL             0x000e003c</span>
<a name="l06823"></a>06823 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RXP_SCRATCH_RSS_TBL_MAX_ENTRIES         128</span>
<a name="l06824"></a>06824 <span class="preprocessor"></span>
<a name="l06825"></a>06825 
<a name="l06826"></a>06826 <span class="comment">/*</span>
<a name="l06827"></a>06827 <span class="comment"> *  com_reg definition</span>
<a name="l06828"></a>06828 <span class="comment"> *  offset: 0x100000</span>
<a name="l06829"></a>06829 <span class="comment"> */</span>
<a name="l06830"></a>06830 <span class="preprocessor">#define BNX2_COM_CKSUM_ERROR_STATUS         0x00100000</span>
<a name="l06831"></a>06831 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_CKSUM_ERROR_STATUS_CALCULATED       (0xffffL&lt;&lt;0)</span>
<a name="l06832"></a>06832 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_CKSUM_ERROR_STATUS_EXPECTED         (0xffffL&lt;&lt;16)</span>
<a name="l06833"></a>06833 <span class="preprocessor"></span>
<a name="l06834"></a>06834 <span class="preprocessor">#define BNX2_COM_CPU_MODE               0x00105000</span>
<a name="l06835"></a>06835 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_CPU_MODE_LOCAL_RST          (1L&lt;&lt;0)</span>
<a name="l06836"></a>06836 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_CPU_MODE_STEP_ENA           (1L&lt;&lt;1)</span>
<a name="l06837"></a>06837 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_CPU_MODE_PAGE_0_DATA_ENA        (1L&lt;&lt;2)</span>
<a name="l06838"></a>06838 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_CPU_MODE_PAGE_0_INST_ENA        (1L&lt;&lt;3)</span>
<a name="l06839"></a>06839 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_CPU_MODE_MSG_BIT1           (1L&lt;&lt;6)</span>
<a name="l06840"></a>06840 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_CPU_MODE_INTERRUPT_ENA          (1L&lt;&lt;7)</span>
<a name="l06841"></a>06841 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_CPU_MODE_SOFT_HALT          (1L&lt;&lt;10)</span>
<a name="l06842"></a>06842 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_CPU_MODE_BAD_DATA_HALT_ENA      (1L&lt;&lt;11)</span>
<a name="l06843"></a>06843 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_CPU_MODE_BAD_INST_HALT_ENA      (1L&lt;&lt;12)</span>
<a name="l06844"></a>06844 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_CPU_MODE_FIO_ABORT_HALT_ENA         (1L&lt;&lt;13)</span>
<a name="l06845"></a>06845 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_CPU_MODE_SPAD_UNDERFLOW_HALT_ENA    (1L&lt;&lt;15)</span>
<a name="l06846"></a>06846 <span class="preprocessor"></span>
<a name="l06847"></a>06847 <span class="preprocessor">#define BNX2_COM_CPU_STATE              0x00105004</span>
<a name="l06848"></a>06848 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_CPU_STATE_BREAKPOINT            (1L&lt;&lt;0)</span>
<a name="l06849"></a>06849 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_CPU_STATE_BAD_INST_HALTED       (1L&lt;&lt;2)</span>
<a name="l06850"></a>06850 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_CPU_STATE_PAGE_0_DATA_HALTED        (1L&lt;&lt;3)</span>
<a name="l06851"></a>06851 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_CPU_STATE_PAGE_0_INST_HALTED        (1L&lt;&lt;4)</span>
<a name="l06852"></a>06852 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_CPU_STATE_BAD_DATA_ADDR_HALTED      (1L&lt;&lt;5)</span>
<a name="l06853"></a>06853 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_CPU_STATE_BAD_PC_HALTED         (1L&lt;&lt;6)</span>
<a name="l06854"></a>06854 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_CPU_STATE_ALIGN_HALTED          (1L&lt;&lt;7)</span>
<a name="l06855"></a>06855 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_CPU_STATE_FIO_ABORT_HALTED      (1L&lt;&lt;8)</span>
<a name="l06856"></a>06856 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_CPU_STATE_SOFT_HALTED           (1L&lt;&lt;10)</span>
<a name="l06857"></a>06857 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_CPU_STATE_SPAD_UNDERFLOW        (1L&lt;&lt;11)</span>
<a name="l06858"></a>06858 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_CPU_STATE_INTERRRUPT            (1L&lt;&lt;12)</span>
<a name="l06859"></a>06859 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_CPU_STATE_DATA_ACCESS_STALL         (1L&lt;&lt;14)</span>
<a name="l06860"></a>06860 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_CPU_STATE_INST_FETCH_STALL      (1L&lt;&lt;15)</span>
<a name="l06861"></a>06861 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_CPU_STATE_BLOCKED_READ          (1L&lt;&lt;31)</span>
<a name="l06862"></a>06862 <span class="preprocessor"></span>
<a name="l06863"></a>06863 <span class="preprocessor">#define BNX2_COM_CPU_EVENT_MASK             0x00105008</span>
<a name="l06864"></a>06864 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_CPU_EVENT_MASK_BREAKPOINT_MASK      (1L&lt;&lt;0)</span>
<a name="l06865"></a>06865 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_CPU_EVENT_MASK_BAD_INST_HALTED_MASK     (1L&lt;&lt;2)</span>
<a name="l06866"></a>06866 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_CPU_EVENT_MASK_PAGE_0_DATA_HALTED_MASK  (1L&lt;&lt;3)</span>
<a name="l06867"></a>06867 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_CPU_EVENT_MASK_PAGE_0_INST_HALTED_MASK  (1L&lt;&lt;4)</span>
<a name="l06868"></a>06868 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_CPU_EVENT_MASK_BAD_DATA_ADDR_HALTED_MASK    (1L&lt;&lt;5)</span>
<a name="l06869"></a>06869 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_CPU_EVENT_MASK_BAD_PC_HALTED_MASK   (1L&lt;&lt;6)</span>
<a name="l06870"></a>06870 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_CPU_EVENT_MASK_ALIGN_HALTED_MASK    (1L&lt;&lt;7)</span>
<a name="l06871"></a>06871 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_CPU_EVENT_MASK_FIO_ABORT_MASK       (1L&lt;&lt;8)</span>
<a name="l06872"></a>06872 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_CPU_EVENT_MASK_SOFT_HALTED_MASK     (1L&lt;&lt;10)</span>
<a name="l06873"></a>06873 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_CPU_EVENT_MASK_SPAD_UNDERFLOW_MASK  (1L&lt;&lt;11)</span>
<a name="l06874"></a>06874 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_CPU_EVENT_MASK_INTERRUPT_MASK       (1L&lt;&lt;12)</span>
<a name="l06875"></a>06875 <span class="preprocessor"></span>
<a name="l06876"></a>06876 <span class="preprocessor">#define BNX2_COM_CPU_PROGRAM_COUNTER            0x0010501c</span>
<a name="l06877"></a>06877 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_CPU_INSTRUCTION            0x00105020</span>
<a name="l06878"></a>06878 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_CPU_DATA_ACCESS            0x00105024</span>
<a name="l06879"></a>06879 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_CPU_INTERRUPT_ENABLE           0x00105028</span>
<a name="l06880"></a>06880 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_CPU_INTERRUPT_VECTOR           0x0010502c</span>
<a name="l06881"></a>06881 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_CPU_INTERRUPT_SAVED_PC         0x00105030</span>
<a name="l06882"></a>06882 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_CPU_HW_BREAKPOINT          0x00105034</span>
<a name="l06883"></a>06883 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_CPU_HW_BREAKPOINT_DISABLE       (1L&lt;&lt;0)</span>
<a name="l06884"></a>06884 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_CPU_HW_BREAKPOINT_ADDRESS       (0x3fffffffL&lt;&lt;2)</span>
<a name="l06885"></a>06885 <span class="preprocessor"></span>
<a name="l06886"></a>06886 <span class="preprocessor">#define BNX2_COM_CPU_DEBUG_VECT_PEEK            0x00105038</span>
<a name="l06887"></a>06887 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_CPU_DEBUG_VECT_PEEK_1_VALUE         (0x7ffL&lt;&lt;0)</span>
<a name="l06888"></a>06888 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_CPU_DEBUG_VECT_PEEK_1_PEEK_EN       (1L&lt;&lt;11)</span>
<a name="l06889"></a>06889 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_CPU_DEBUG_VECT_PEEK_1_SEL       (0xfL&lt;&lt;12)</span>
<a name="l06890"></a>06890 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_CPU_DEBUG_VECT_PEEK_2_VALUE         (0x7ffL&lt;&lt;16)</span>
<a name="l06891"></a>06891 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_CPU_DEBUG_VECT_PEEK_2_PEEK_EN       (1L&lt;&lt;27)</span>
<a name="l06892"></a>06892 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_CPU_DEBUG_VECT_PEEK_2_SEL       (0xfL&lt;&lt;28)</span>
<a name="l06893"></a>06893 <span class="preprocessor"></span>
<a name="l06894"></a>06894 <span class="preprocessor">#define BNX2_COM_CPU_LAST_BRANCH_ADDR           0x00105048</span>
<a name="l06895"></a>06895 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_CPU_LAST_BRANCH_ADDR_TYPE       (1L&lt;&lt;1)</span>
<a name="l06896"></a>06896 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_CPU_LAST_BRANCH_ADDR_TYPE_JUMP      (0L&lt;&lt;1)</span>
<a name="l06897"></a>06897 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_CPU_LAST_BRANCH_ADDR_TYPE_BRANCH    (1L&lt;&lt;1)</span>
<a name="l06898"></a>06898 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_CPU_LAST_BRANCH_ADDR_LBA        (0x3fffffffL&lt;&lt;2)</span>
<a name="l06899"></a>06899 <span class="preprocessor"></span>
<a name="l06900"></a>06900 <span class="preprocessor">#define BNX2_COM_CPU_REG_FILE               0x00105200</span>
<a name="l06901"></a>06901 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_COMTQ_PFE_PFE_CTL          0x001052bc</span>
<a name="l06902"></a>06902 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_COMTQ_PFE_PFE_CTL_INC_USAGE_CNT     (1L&lt;&lt;0)</span>
<a name="l06903"></a>06903 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_COMTQ_PFE_PFE_CTL_PFE_SIZE      (0xfL&lt;&lt;4)</span>
<a name="l06904"></a>06904 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_COMTQ_PFE_PFE_CTL_PFE_SIZE_0        (0L&lt;&lt;4)</span>
<a name="l06905"></a>06905 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_COMTQ_PFE_PFE_CTL_PFE_SIZE_1        (1L&lt;&lt;4)</span>
<a name="l06906"></a>06906 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_COMTQ_PFE_PFE_CTL_PFE_SIZE_2        (2L&lt;&lt;4)</span>
<a name="l06907"></a>06907 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_COMTQ_PFE_PFE_CTL_PFE_SIZE_3        (3L&lt;&lt;4)</span>
<a name="l06908"></a>06908 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_COMTQ_PFE_PFE_CTL_PFE_SIZE_4        (4L&lt;&lt;4)</span>
<a name="l06909"></a>06909 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_COMTQ_PFE_PFE_CTL_PFE_SIZE_5        (5L&lt;&lt;4)</span>
<a name="l06910"></a>06910 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_COMTQ_PFE_PFE_CTL_PFE_SIZE_6        (6L&lt;&lt;4)</span>
<a name="l06911"></a>06911 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_COMTQ_PFE_PFE_CTL_PFE_SIZE_7        (7L&lt;&lt;4)</span>
<a name="l06912"></a>06912 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_COMTQ_PFE_PFE_CTL_PFE_SIZE_8        (8L&lt;&lt;4)</span>
<a name="l06913"></a>06913 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_COMTQ_PFE_PFE_CTL_PFE_SIZE_9        (9L&lt;&lt;4)</span>
<a name="l06914"></a>06914 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_COMTQ_PFE_PFE_CTL_PFE_SIZE_10       (10L&lt;&lt;4)</span>
<a name="l06915"></a>06915 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_COMTQ_PFE_PFE_CTL_PFE_SIZE_11       (11L&lt;&lt;4)</span>
<a name="l06916"></a>06916 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_COMTQ_PFE_PFE_CTL_PFE_SIZE_12       (12L&lt;&lt;4)</span>
<a name="l06917"></a>06917 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_COMTQ_PFE_PFE_CTL_PFE_SIZE_13       (13L&lt;&lt;4)</span>
<a name="l06918"></a>06918 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_COMTQ_PFE_PFE_CTL_PFE_SIZE_14       (14L&lt;&lt;4)</span>
<a name="l06919"></a>06919 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_COMTQ_PFE_PFE_CTL_PFE_SIZE_15       (15L&lt;&lt;4)</span>
<a name="l06920"></a>06920 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_COMTQ_PFE_PFE_CTL_PFE_COUNT         (0xfL&lt;&lt;12)</span>
<a name="l06921"></a>06921 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_COMTQ_PFE_PFE_CTL_OFFSET        (0x1ffL&lt;&lt;16)</span>
<a name="l06922"></a>06922 <span class="preprocessor"></span>
<a name="l06923"></a>06923 <span class="preprocessor">#define BNX2_COM_COMXQ                  0x00105340</span>
<a name="l06924"></a>06924 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_COMXQ_FTQ_CMD              0x00105378</span>
<a name="l06925"></a>06925 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_COMXQ_FTQ_CMD_OFFSET            (0x3ffL&lt;&lt;0)</span>
<a name="l06926"></a>06926 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_COMXQ_FTQ_CMD_WR_TOP            (1L&lt;&lt;10)</span>
<a name="l06927"></a>06927 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_COMXQ_FTQ_CMD_WR_TOP_0          (0L&lt;&lt;10)</span>
<a name="l06928"></a>06928 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_COMXQ_FTQ_CMD_WR_TOP_1          (1L&lt;&lt;10)</span>
<a name="l06929"></a>06929 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_COMXQ_FTQ_CMD_SFT_RESET         (1L&lt;&lt;25)</span>
<a name="l06930"></a>06930 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_COMXQ_FTQ_CMD_RD_DATA           (1L&lt;&lt;26)</span>
<a name="l06931"></a>06931 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_COMXQ_FTQ_CMD_ADD_INTERVEN      (1L&lt;&lt;27)</span>
<a name="l06932"></a>06932 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_COMXQ_FTQ_CMD_ADD_DATA          (1L&lt;&lt;28)</span>
<a name="l06933"></a>06933 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_COMXQ_FTQ_CMD_INTERVENE_CLR         (1L&lt;&lt;29)</span>
<a name="l06934"></a>06934 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_COMXQ_FTQ_CMD_POP           (1L&lt;&lt;30)</span>
<a name="l06935"></a>06935 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_COMXQ_FTQ_CMD_BUSY          (1L&lt;&lt;31)</span>
<a name="l06936"></a>06936 <span class="preprocessor"></span>
<a name="l06937"></a>06937 <span class="preprocessor">#define BNX2_COM_COMXQ_FTQ_CTL              0x0010537c</span>
<a name="l06938"></a>06938 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_COMXQ_FTQ_CTL_INTERVENE         (1L&lt;&lt;0)</span>
<a name="l06939"></a>06939 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_COMXQ_FTQ_CTL_OVERFLOW          (1L&lt;&lt;1)</span>
<a name="l06940"></a>06940 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_COMXQ_FTQ_CTL_FORCE_INTERVENE       (1L&lt;&lt;2)</span>
<a name="l06941"></a>06941 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_COMXQ_FTQ_CTL_MAX_DEPTH         (0x3ffL&lt;&lt;12)</span>
<a name="l06942"></a>06942 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_COMXQ_FTQ_CTL_CUR_DEPTH         (0x3ffL&lt;&lt;22)</span>
<a name="l06943"></a>06943 <span class="preprocessor"></span>
<a name="l06944"></a>06944 <span class="preprocessor">#define BNX2_COM_COMTQ                  0x00105380</span>
<a name="l06945"></a>06945 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_COMTQ_FTQ_CMD              0x001053b8</span>
<a name="l06946"></a>06946 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_COMTQ_FTQ_CMD_OFFSET            (0x3ffL&lt;&lt;0)</span>
<a name="l06947"></a>06947 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_COMTQ_FTQ_CMD_WR_TOP            (1L&lt;&lt;10)</span>
<a name="l06948"></a>06948 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_COMTQ_FTQ_CMD_WR_TOP_0          (0L&lt;&lt;10)</span>
<a name="l06949"></a>06949 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_COMTQ_FTQ_CMD_WR_TOP_1          (1L&lt;&lt;10)</span>
<a name="l06950"></a>06950 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_COMTQ_FTQ_CMD_SFT_RESET         (1L&lt;&lt;25)</span>
<a name="l06951"></a>06951 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_COMTQ_FTQ_CMD_RD_DATA           (1L&lt;&lt;26)</span>
<a name="l06952"></a>06952 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_COMTQ_FTQ_CMD_ADD_INTERVEN      (1L&lt;&lt;27)</span>
<a name="l06953"></a>06953 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_COMTQ_FTQ_CMD_ADD_DATA          (1L&lt;&lt;28)</span>
<a name="l06954"></a>06954 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_COMTQ_FTQ_CMD_INTERVENE_CLR         (1L&lt;&lt;29)</span>
<a name="l06955"></a>06955 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_COMTQ_FTQ_CMD_POP           (1L&lt;&lt;30)</span>
<a name="l06956"></a>06956 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_COMTQ_FTQ_CMD_BUSY          (1L&lt;&lt;31)</span>
<a name="l06957"></a>06957 <span class="preprocessor"></span>
<a name="l06958"></a>06958 <span class="preprocessor">#define BNX2_COM_COMTQ_FTQ_CTL              0x001053bc</span>
<a name="l06959"></a>06959 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_COMTQ_FTQ_CTL_INTERVENE         (1L&lt;&lt;0)</span>
<a name="l06960"></a>06960 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_COMTQ_FTQ_CTL_OVERFLOW          (1L&lt;&lt;1)</span>
<a name="l06961"></a>06961 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_COMTQ_FTQ_CTL_FORCE_INTERVENE       (1L&lt;&lt;2)</span>
<a name="l06962"></a>06962 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_COMTQ_FTQ_CTL_MAX_DEPTH         (0x3ffL&lt;&lt;12)</span>
<a name="l06963"></a>06963 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_COMTQ_FTQ_CTL_CUR_DEPTH         (0x3ffL&lt;&lt;22)</span>
<a name="l06964"></a>06964 <span class="preprocessor"></span>
<a name="l06965"></a>06965 <span class="preprocessor">#define BNX2_COM_COMQ                   0x001053c0</span>
<a name="l06966"></a>06966 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_COMQ_FTQ_CMD               0x001053f8</span>
<a name="l06967"></a>06967 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_COMQ_FTQ_CMD_OFFSET             (0x3ffL&lt;&lt;0)</span>
<a name="l06968"></a>06968 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_COMQ_FTQ_CMD_WR_TOP             (1L&lt;&lt;10)</span>
<a name="l06969"></a>06969 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_COMQ_FTQ_CMD_WR_TOP_0           (0L&lt;&lt;10)</span>
<a name="l06970"></a>06970 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_COMQ_FTQ_CMD_WR_TOP_1           (1L&lt;&lt;10)</span>
<a name="l06971"></a>06971 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_COMQ_FTQ_CMD_SFT_RESET          (1L&lt;&lt;25)</span>
<a name="l06972"></a>06972 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_COMQ_FTQ_CMD_RD_DATA            (1L&lt;&lt;26)</span>
<a name="l06973"></a>06973 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_COMQ_FTQ_CMD_ADD_INTERVEN       (1L&lt;&lt;27)</span>
<a name="l06974"></a>06974 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_COMQ_FTQ_CMD_ADD_DATA           (1L&lt;&lt;28)</span>
<a name="l06975"></a>06975 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_COMQ_FTQ_CMD_INTERVENE_CLR      (1L&lt;&lt;29)</span>
<a name="l06976"></a>06976 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_COMQ_FTQ_CMD_POP            (1L&lt;&lt;30)</span>
<a name="l06977"></a>06977 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_COMQ_FTQ_CMD_BUSY           (1L&lt;&lt;31)</span>
<a name="l06978"></a>06978 <span class="preprocessor"></span>
<a name="l06979"></a>06979 <span class="preprocessor">#define BNX2_COM_COMQ_FTQ_CTL               0x001053fc</span>
<a name="l06980"></a>06980 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_COMQ_FTQ_CTL_INTERVENE          (1L&lt;&lt;0)</span>
<a name="l06981"></a>06981 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_COMQ_FTQ_CTL_OVERFLOW           (1L&lt;&lt;1)</span>
<a name="l06982"></a>06982 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_COMQ_FTQ_CTL_FORCE_INTERVENE        (1L&lt;&lt;2)</span>
<a name="l06983"></a>06983 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_COMQ_FTQ_CTL_MAX_DEPTH          (0x3ffL&lt;&lt;12)</span>
<a name="l06984"></a>06984 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_COM_COMQ_FTQ_CTL_CUR_DEPTH          (0x3ffL&lt;&lt;22)</span>
<a name="l06985"></a>06985 <span class="preprocessor"></span>
<a name="l06986"></a>06986 <span class="preprocessor">#define BNX2_COM_SCRATCH                0x00120000</span>
<a name="l06987"></a>06987 <span class="preprocessor"></span>
<a name="l06988"></a>06988 <span class="preprocessor">#define BNX2_FW_RX_DROP_COUNT                0x00120084</span>
<a name="l06989"></a>06989 <span class="preprocessor"></span>
<a name="l06990"></a>06990 
<a name="l06991"></a>06991 <span class="comment">/*</span>
<a name="l06992"></a>06992 <span class="comment"> *  cp_reg definition</span>
<a name="l06993"></a>06993 <span class="comment"> *  offset: 0x180000</span>
<a name="l06994"></a>06994 <span class="comment"> */</span>
<a name="l06995"></a>06995 <span class="preprocessor">#define BNX2_CP_CKSUM_ERROR_STATUS          0x00180000</span>
<a name="l06996"></a>06996 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CP_CKSUM_ERROR_STATUS_CALCULATED        (0xffffL&lt;&lt;0)</span>
<a name="l06997"></a>06997 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CP_CKSUM_ERROR_STATUS_EXPECTED      (0xffffL&lt;&lt;16)</span>
<a name="l06998"></a>06998 <span class="preprocessor"></span>
<a name="l06999"></a>06999 <span class="preprocessor">#define BNX2_CP_CPU_MODE                0x00185000</span>
<a name="l07000"></a>07000 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CP_CPU_MODE_LOCAL_RST           (1L&lt;&lt;0)</span>
<a name="l07001"></a>07001 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CP_CPU_MODE_STEP_ENA            (1L&lt;&lt;1)</span>
<a name="l07002"></a>07002 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CP_CPU_MODE_PAGE_0_DATA_ENA         (1L&lt;&lt;2)</span>
<a name="l07003"></a>07003 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CP_CPU_MODE_PAGE_0_INST_ENA         (1L&lt;&lt;3)</span>
<a name="l07004"></a>07004 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CP_CPU_MODE_MSG_BIT1            (1L&lt;&lt;6)</span>
<a name="l07005"></a>07005 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CP_CPU_MODE_INTERRUPT_ENA           (1L&lt;&lt;7)</span>
<a name="l07006"></a>07006 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CP_CPU_MODE_SOFT_HALT           (1L&lt;&lt;10)</span>
<a name="l07007"></a>07007 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CP_CPU_MODE_BAD_DATA_HALT_ENA       (1L&lt;&lt;11)</span>
<a name="l07008"></a>07008 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CP_CPU_MODE_BAD_INST_HALT_ENA       (1L&lt;&lt;12)</span>
<a name="l07009"></a>07009 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CP_CPU_MODE_FIO_ABORT_HALT_ENA      (1L&lt;&lt;13)</span>
<a name="l07010"></a>07010 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CP_CPU_MODE_SPAD_UNDERFLOW_HALT_ENA     (1L&lt;&lt;15)</span>
<a name="l07011"></a>07011 <span class="preprocessor"></span>
<a name="l07012"></a>07012 <span class="preprocessor">#define BNX2_CP_CPU_STATE               0x00185004</span>
<a name="l07013"></a>07013 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CP_CPU_STATE_BREAKPOINT             (1L&lt;&lt;0)</span>
<a name="l07014"></a>07014 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CP_CPU_STATE_BAD_INST_HALTED        (1L&lt;&lt;2)</span>
<a name="l07015"></a>07015 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CP_CPU_STATE_PAGE_0_DATA_HALTED         (1L&lt;&lt;3)</span>
<a name="l07016"></a>07016 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CP_CPU_STATE_PAGE_0_INST_HALTED         (1L&lt;&lt;4)</span>
<a name="l07017"></a>07017 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CP_CPU_STATE_BAD_DATA_ADDR_HALTED       (1L&lt;&lt;5)</span>
<a name="l07018"></a>07018 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CP_CPU_STATE_BAD_PC_HALTED          (1L&lt;&lt;6)</span>
<a name="l07019"></a>07019 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CP_CPU_STATE_ALIGN_HALTED           (1L&lt;&lt;7)</span>
<a name="l07020"></a>07020 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CP_CPU_STATE_FIO_ABORT_HALTED       (1L&lt;&lt;8)</span>
<a name="l07021"></a>07021 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CP_CPU_STATE_SOFT_HALTED            (1L&lt;&lt;10)</span>
<a name="l07022"></a>07022 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CP_CPU_STATE_SPAD_UNDERFLOW         (1L&lt;&lt;11)</span>
<a name="l07023"></a>07023 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CP_CPU_STATE_INTERRRUPT             (1L&lt;&lt;12)</span>
<a name="l07024"></a>07024 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CP_CPU_STATE_DATA_ACCESS_STALL      (1L&lt;&lt;14)</span>
<a name="l07025"></a>07025 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CP_CPU_STATE_INST_FETCH_STALL       (1L&lt;&lt;15)</span>
<a name="l07026"></a>07026 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CP_CPU_STATE_BLOCKED_READ           (1L&lt;&lt;31)</span>
<a name="l07027"></a>07027 <span class="preprocessor"></span>
<a name="l07028"></a>07028 <span class="preprocessor">#define BNX2_CP_CPU_EVENT_MASK              0x00185008</span>
<a name="l07029"></a>07029 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CP_CPU_EVENT_MASK_BREAKPOINT_MASK       (1L&lt;&lt;0)</span>
<a name="l07030"></a>07030 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CP_CPU_EVENT_MASK_BAD_INST_HALTED_MASK  (1L&lt;&lt;2)</span>
<a name="l07031"></a>07031 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CP_CPU_EVENT_MASK_PAGE_0_DATA_HALTED_MASK   (1L&lt;&lt;3)</span>
<a name="l07032"></a>07032 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CP_CPU_EVENT_MASK_PAGE_0_INST_HALTED_MASK   (1L&lt;&lt;4)</span>
<a name="l07033"></a>07033 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CP_CPU_EVENT_MASK_BAD_DATA_ADDR_HALTED_MASK     (1L&lt;&lt;5)</span>
<a name="l07034"></a>07034 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CP_CPU_EVENT_MASK_BAD_PC_HALTED_MASK    (1L&lt;&lt;6)</span>
<a name="l07035"></a>07035 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CP_CPU_EVENT_MASK_ALIGN_HALTED_MASK     (1L&lt;&lt;7)</span>
<a name="l07036"></a>07036 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CP_CPU_EVENT_MASK_FIO_ABORT_MASK        (1L&lt;&lt;8)</span>
<a name="l07037"></a>07037 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CP_CPU_EVENT_MASK_SOFT_HALTED_MASK      (1L&lt;&lt;10)</span>
<a name="l07038"></a>07038 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CP_CPU_EVENT_MASK_SPAD_UNDERFLOW_MASK   (1L&lt;&lt;11)</span>
<a name="l07039"></a>07039 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CP_CPU_EVENT_MASK_INTERRUPT_MASK        (1L&lt;&lt;12)</span>
<a name="l07040"></a>07040 <span class="preprocessor"></span>
<a name="l07041"></a>07041 <span class="preprocessor">#define BNX2_CP_CPU_PROGRAM_COUNTER         0x0018501c</span>
<a name="l07042"></a>07042 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CP_CPU_INSTRUCTION             0x00185020</span>
<a name="l07043"></a>07043 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CP_CPU_DATA_ACCESS             0x00185024</span>
<a name="l07044"></a>07044 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CP_CPU_INTERRUPT_ENABLE            0x00185028</span>
<a name="l07045"></a>07045 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CP_CPU_INTERRUPT_VECTOR            0x0018502c</span>
<a name="l07046"></a>07046 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CP_CPU_INTERRUPT_SAVED_PC          0x00185030</span>
<a name="l07047"></a>07047 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CP_CPU_HW_BREAKPOINT           0x00185034</span>
<a name="l07048"></a>07048 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CP_CPU_HW_BREAKPOINT_DISABLE        (1L&lt;&lt;0)</span>
<a name="l07049"></a>07049 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CP_CPU_HW_BREAKPOINT_ADDRESS        (0x3fffffffL&lt;&lt;2)</span>
<a name="l07050"></a>07050 <span class="preprocessor"></span>
<a name="l07051"></a>07051 <span class="preprocessor">#define BNX2_CP_CPU_DEBUG_VECT_PEEK         0x00185038</span>
<a name="l07052"></a>07052 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CP_CPU_DEBUG_VECT_PEEK_1_VALUE      (0x7ffL&lt;&lt;0)</span>
<a name="l07053"></a>07053 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CP_CPU_DEBUG_VECT_PEEK_1_PEEK_EN        (1L&lt;&lt;11)</span>
<a name="l07054"></a>07054 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CP_CPU_DEBUG_VECT_PEEK_1_SEL        (0xfL&lt;&lt;12)</span>
<a name="l07055"></a>07055 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CP_CPU_DEBUG_VECT_PEEK_2_VALUE      (0x7ffL&lt;&lt;16)</span>
<a name="l07056"></a>07056 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CP_CPU_DEBUG_VECT_PEEK_2_PEEK_EN        (1L&lt;&lt;27)</span>
<a name="l07057"></a>07057 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CP_CPU_DEBUG_VECT_PEEK_2_SEL        (0xfL&lt;&lt;28)</span>
<a name="l07058"></a>07058 <span class="preprocessor"></span>
<a name="l07059"></a>07059 <span class="preprocessor">#define BNX2_CP_CPU_LAST_BRANCH_ADDR            0x00185048</span>
<a name="l07060"></a>07060 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CP_CPU_LAST_BRANCH_ADDR_TYPE        (1L&lt;&lt;1)</span>
<a name="l07061"></a>07061 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CP_CPU_LAST_BRANCH_ADDR_TYPE_JUMP       (0L&lt;&lt;1)</span>
<a name="l07062"></a>07062 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CP_CPU_LAST_BRANCH_ADDR_TYPE_BRANCH     (1L&lt;&lt;1)</span>
<a name="l07063"></a>07063 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CP_CPU_LAST_BRANCH_ADDR_LBA         (0x3fffffffL&lt;&lt;2)</span>
<a name="l07064"></a>07064 <span class="preprocessor"></span>
<a name="l07065"></a>07065 <span class="preprocessor">#define BNX2_CP_CPU_REG_FILE                0x00185200</span>
<a name="l07066"></a>07066 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CP_CPQ_PFE_PFE_CTL             0x001853bc</span>
<a name="l07067"></a>07067 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CP_CPQ_PFE_PFE_CTL_INC_USAGE_CNT        (1L&lt;&lt;0)</span>
<a name="l07068"></a>07068 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CP_CPQ_PFE_PFE_CTL_PFE_SIZE         (0xfL&lt;&lt;4)</span>
<a name="l07069"></a>07069 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CP_CPQ_PFE_PFE_CTL_PFE_SIZE_0       (0L&lt;&lt;4)</span>
<a name="l07070"></a>07070 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CP_CPQ_PFE_PFE_CTL_PFE_SIZE_1       (1L&lt;&lt;4)</span>
<a name="l07071"></a>07071 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CP_CPQ_PFE_PFE_CTL_PFE_SIZE_2       (2L&lt;&lt;4)</span>
<a name="l07072"></a>07072 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CP_CPQ_PFE_PFE_CTL_PFE_SIZE_3       (3L&lt;&lt;4)</span>
<a name="l07073"></a>07073 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CP_CPQ_PFE_PFE_CTL_PFE_SIZE_4       (4L&lt;&lt;4)</span>
<a name="l07074"></a>07074 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CP_CPQ_PFE_PFE_CTL_PFE_SIZE_5       (5L&lt;&lt;4)</span>
<a name="l07075"></a>07075 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CP_CPQ_PFE_PFE_CTL_PFE_SIZE_6       (6L&lt;&lt;4)</span>
<a name="l07076"></a>07076 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CP_CPQ_PFE_PFE_CTL_PFE_SIZE_7       (7L&lt;&lt;4)</span>
<a name="l07077"></a>07077 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CP_CPQ_PFE_PFE_CTL_PFE_SIZE_8       (8L&lt;&lt;4)</span>
<a name="l07078"></a>07078 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CP_CPQ_PFE_PFE_CTL_PFE_SIZE_9       (9L&lt;&lt;4)</span>
<a name="l07079"></a>07079 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CP_CPQ_PFE_PFE_CTL_PFE_SIZE_10      (10L&lt;&lt;4)</span>
<a name="l07080"></a>07080 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CP_CPQ_PFE_PFE_CTL_PFE_SIZE_11      (11L&lt;&lt;4)</span>
<a name="l07081"></a>07081 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CP_CPQ_PFE_PFE_CTL_PFE_SIZE_12      (12L&lt;&lt;4)</span>
<a name="l07082"></a>07082 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CP_CPQ_PFE_PFE_CTL_PFE_SIZE_13      (13L&lt;&lt;4)</span>
<a name="l07083"></a>07083 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CP_CPQ_PFE_PFE_CTL_PFE_SIZE_14      (14L&lt;&lt;4)</span>
<a name="l07084"></a>07084 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CP_CPQ_PFE_PFE_CTL_PFE_SIZE_15      (15L&lt;&lt;4)</span>
<a name="l07085"></a>07085 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CP_CPQ_PFE_PFE_CTL_PFE_COUNT        (0xfL&lt;&lt;12)</span>
<a name="l07086"></a>07086 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CP_CPQ_PFE_PFE_CTL_OFFSET           (0x1ffL&lt;&lt;16)</span>
<a name="l07087"></a>07087 <span class="preprocessor"></span>
<a name="l07088"></a>07088 <span class="preprocessor">#define BNX2_CP_CPQ                 0x001853c0</span>
<a name="l07089"></a>07089 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CP_CPQ_FTQ_CMD             0x001853f8</span>
<a name="l07090"></a>07090 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CP_CPQ_FTQ_CMD_OFFSET           (0x3ffL&lt;&lt;0)</span>
<a name="l07091"></a>07091 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CP_CPQ_FTQ_CMD_WR_TOP           (1L&lt;&lt;10)</span>
<a name="l07092"></a>07092 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CP_CPQ_FTQ_CMD_WR_TOP_0             (0L&lt;&lt;10)</span>
<a name="l07093"></a>07093 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CP_CPQ_FTQ_CMD_WR_TOP_1             (1L&lt;&lt;10)</span>
<a name="l07094"></a>07094 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CP_CPQ_FTQ_CMD_SFT_RESET            (1L&lt;&lt;25)</span>
<a name="l07095"></a>07095 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CP_CPQ_FTQ_CMD_RD_DATA          (1L&lt;&lt;26)</span>
<a name="l07096"></a>07096 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CP_CPQ_FTQ_CMD_ADD_INTERVEN         (1L&lt;&lt;27)</span>
<a name="l07097"></a>07097 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CP_CPQ_FTQ_CMD_ADD_DATA             (1L&lt;&lt;28)</span>
<a name="l07098"></a>07098 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CP_CPQ_FTQ_CMD_INTERVENE_CLR        (1L&lt;&lt;29)</span>
<a name="l07099"></a>07099 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CP_CPQ_FTQ_CMD_POP              (1L&lt;&lt;30)</span>
<a name="l07100"></a>07100 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CP_CPQ_FTQ_CMD_BUSY             (1L&lt;&lt;31)</span>
<a name="l07101"></a>07101 <span class="preprocessor"></span>
<a name="l07102"></a>07102 <span class="preprocessor">#define BNX2_CP_CPQ_FTQ_CTL             0x001853fc</span>
<a name="l07103"></a>07103 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CP_CPQ_FTQ_CTL_INTERVENE            (1L&lt;&lt;0)</span>
<a name="l07104"></a>07104 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CP_CPQ_FTQ_CTL_OVERFLOW             (1L&lt;&lt;1)</span>
<a name="l07105"></a>07105 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CP_CPQ_FTQ_CTL_FORCE_INTERVENE      (1L&lt;&lt;2)</span>
<a name="l07106"></a>07106 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CP_CPQ_FTQ_CTL_MAX_DEPTH            (0x3ffL&lt;&lt;12)</span>
<a name="l07107"></a>07107 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CP_CPQ_FTQ_CTL_CUR_DEPTH            (0x3ffL&lt;&lt;22)</span>
<a name="l07108"></a>07108 <span class="preprocessor"></span>
<a name="l07109"></a>07109 <span class="preprocessor">#define BNX2_CP_SCRATCH                 0x001a0000</span>
<a name="l07110"></a>07110 <span class="preprocessor"></span>
<a name="l07111"></a>07111 <span class="preprocessor">#define BNX2_FW_MAX_ISCSI_CONN               0x001a0080</span>
<a name="l07112"></a>07112 <span class="preprocessor"></span>
<a name="l07113"></a>07113 
<a name="l07114"></a>07114 <span class="comment">/*</span>
<a name="l07115"></a>07115 <span class="comment"> *  mcp_reg definition</span>
<a name="l07116"></a>07116 <span class="comment"> *  offset: 0x140000</span>
<a name="l07117"></a>07117 <span class="comment"> */</span>
<a name="l07118"></a>07118 <span class="preprocessor">#define BNX2_MCP_MCP_CONTROL                0x00140080</span>
<a name="l07119"></a>07119 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MCP_MCP_CONTROL_SMBUS_SEL           (1L&lt;&lt;30)</span>
<a name="l07120"></a>07120 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MCP_MCP_CONTROL_MCP_ISOLATE         (1L&lt;&lt;31)</span>
<a name="l07121"></a>07121 <span class="preprocessor"></span>
<a name="l07122"></a>07122 <span class="preprocessor">#define BNX2_MCP_MCP_ATTENTION_STATUS           0x00140084</span>
<a name="l07123"></a>07123 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MCP_MCP_ATTENTION_STATUS_DRV_DOORBELL   (1L&lt;&lt;29)</span>
<a name="l07124"></a>07124 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MCP_MCP_ATTENTION_STATUS_WATCHDOG_TIMEOUT   (1L&lt;&lt;30)</span>
<a name="l07125"></a>07125 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MCP_MCP_ATTENTION_STATUS_CPU_EVENT      (1L&lt;&lt;31)</span>
<a name="l07126"></a>07126 <span class="preprocessor"></span>
<a name="l07127"></a>07127 <span class="preprocessor">#define BNX2_MCP_MCP_HEARTBEAT_CONTROL          0x00140088</span>
<a name="l07128"></a>07128 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MCP_MCP_HEARTBEAT_CONTROL_MCP_HEARTBEAT_ENABLE  (1L&lt;&lt;31)</span>
<a name="l07129"></a>07129 <span class="preprocessor"></span>
<a name="l07130"></a>07130 <span class="preprocessor">#define BNX2_MCP_MCP_HEARTBEAT_STATUS           0x0014008c</span>
<a name="l07131"></a>07131 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MCP_MCP_HEARTBEAT_STATUS_MCP_HEARTBEAT_PERIOD   (0x7ffL&lt;&lt;0)</span>
<a name="l07132"></a>07132 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MCP_MCP_HEARTBEAT_STATUS_VALID      (1L&lt;&lt;31)</span>
<a name="l07133"></a>07133 <span class="preprocessor"></span>
<a name="l07134"></a>07134 <span class="preprocessor">#define BNX2_MCP_MCP_HEARTBEAT              0x00140090</span>
<a name="l07135"></a>07135 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MCP_MCP_HEARTBEAT_MCP_HEARTBEAT_COUNT   (0x3fffffffL&lt;&lt;0)</span>
<a name="l07136"></a>07136 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MCP_MCP_HEARTBEAT_MCP_HEARTBEAT_INC     (1L&lt;&lt;30)</span>
<a name="l07137"></a>07137 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MCP_MCP_HEARTBEAT_MCP_HEARTBEAT_RESET   (1L&lt;&lt;31)</span>
<a name="l07138"></a>07138 <span class="preprocessor"></span>
<a name="l07139"></a>07139 <span class="preprocessor">#define BNX2_MCP_WATCHDOG_RESET             0x00140094</span>
<a name="l07140"></a>07140 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MCP_WATCHDOG_RESET_WATCHDOG_RESET       (1L&lt;&lt;31)</span>
<a name="l07141"></a>07141 <span class="preprocessor"></span>
<a name="l07142"></a>07142 <span class="preprocessor">#define BNX2_MCP_WATCHDOG_CONTROL           0x00140098</span>
<a name="l07143"></a>07143 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MCP_WATCHDOG_CONTROL_WATCHDOG_TIMEOUT   (0xfffffffL&lt;&lt;0)</span>
<a name="l07144"></a>07144 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MCP_WATCHDOG_CONTROL_WATCHDOG_ATTN      (1L&lt;&lt;29)</span>
<a name="l07145"></a>07145 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MCP_WATCHDOG_CONTROL_MCP_RST_ENABLE     (1L&lt;&lt;30)</span>
<a name="l07146"></a>07146 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MCP_WATCHDOG_CONTROL_WATCHDOG_ENABLE    (1L&lt;&lt;31)</span>
<a name="l07147"></a>07147 <span class="preprocessor"></span>
<a name="l07148"></a>07148 <span class="preprocessor">#define BNX2_MCP_ACCESS_LOCK                0x0014009c</span>
<a name="l07149"></a>07149 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MCP_ACCESS_LOCK_LOCK            (1L&lt;&lt;31)</span>
<a name="l07150"></a>07150 <span class="preprocessor"></span>
<a name="l07151"></a>07151 <span class="preprocessor">#define BNX2_MCP_TOE_ID                 0x001400a0</span>
<a name="l07152"></a>07152 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MCP_TOE_ID_FUNCTION_ID          (1L&lt;&lt;31)</span>
<a name="l07153"></a>07153 <span class="preprocessor"></span>
<a name="l07154"></a>07154 <span class="preprocessor">#define BNX2_MCP_MAILBOX_CFG                0x001400a4</span>
<a name="l07155"></a>07155 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MCP_MAILBOX_CFG_MAILBOX_OFFSET      (0x3fffL&lt;&lt;0)</span>
<a name="l07156"></a>07156 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MCP_MAILBOX_CFG_MAILBOX_SIZE        (0xfffL&lt;&lt;20)</span>
<a name="l07157"></a>07157 <span class="preprocessor"></span>
<a name="l07158"></a>07158 <span class="preprocessor">#define BNX2_MCP_MAILBOX_CFG_OTHER_FUNC         0x001400a8</span>
<a name="l07159"></a>07159 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MCP_MAILBOX_CFG_OTHER_FUNC_MAILBOX_OFFSET   (0x3fffL&lt;&lt;0)</span>
<a name="l07160"></a>07160 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MCP_MAILBOX_CFG_OTHER_FUNC_MAILBOX_SIZE     (0xfffL&lt;&lt;20)</span>
<a name="l07161"></a>07161 <span class="preprocessor"></span>
<a name="l07162"></a>07162 <span class="preprocessor">#define BNX2_MCP_MCP_DOORBELL               0x001400ac</span>
<a name="l07163"></a>07163 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MCP_MCP_DOORBELL_MCP_DOORBELL       (1L&lt;&lt;31)</span>
<a name="l07164"></a>07164 <span class="preprocessor"></span>
<a name="l07165"></a>07165 <span class="preprocessor">#define BNX2_MCP_DRIVER_DOORBELL            0x001400b0</span>
<a name="l07166"></a>07166 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MCP_DRIVER_DOORBELL_DRIVER_DOORBELL     (1L&lt;&lt;31)</span>
<a name="l07167"></a>07167 <span class="preprocessor"></span>
<a name="l07168"></a>07168 <span class="preprocessor">#define BNX2_MCP_DRIVER_DOORBELL_OTHER_FUNC     0x001400b4</span>
<a name="l07169"></a>07169 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MCP_DRIVER_DOORBELL_OTHER_FUNC_DRIVER_DOORBELL  (1L&lt;&lt;31)</span>
<a name="l07170"></a>07170 <span class="preprocessor"></span>
<a name="l07171"></a>07171 <span class="preprocessor">#define BNX2_MCP_CPU_MODE               0x00145000</span>
<a name="l07172"></a>07172 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MCP_CPU_MODE_LOCAL_RST          (1L&lt;&lt;0)</span>
<a name="l07173"></a>07173 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MCP_CPU_MODE_STEP_ENA           (1L&lt;&lt;1)</span>
<a name="l07174"></a>07174 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MCP_CPU_MODE_PAGE_0_DATA_ENA        (1L&lt;&lt;2)</span>
<a name="l07175"></a>07175 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MCP_CPU_MODE_PAGE_0_INST_ENA        (1L&lt;&lt;3)</span>
<a name="l07176"></a>07176 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MCP_CPU_MODE_MSG_BIT1           (1L&lt;&lt;6)</span>
<a name="l07177"></a>07177 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MCP_CPU_MODE_INTERRUPT_ENA          (1L&lt;&lt;7)</span>
<a name="l07178"></a>07178 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MCP_CPU_MODE_SOFT_HALT          (1L&lt;&lt;10)</span>
<a name="l07179"></a>07179 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MCP_CPU_MODE_BAD_DATA_HALT_ENA      (1L&lt;&lt;11)</span>
<a name="l07180"></a>07180 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MCP_CPU_MODE_BAD_INST_HALT_ENA      (1L&lt;&lt;12)</span>
<a name="l07181"></a>07181 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MCP_CPU_MODE_FIO_ABORT_HALT_ENA         (1L&lt;&lt;13)</span>
<a name="l07182"></a>07182 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MCP_CPU_MODE_SPAD_UNDERFLOW_HALT_ENA    (1L&lt;&lt;15)</span>
<a name="l07183"></a>07183 <span class="preprocessor"></span>
<a name="l07184"></a>07184 <span class="preprocessor">#define BNX2_MCP_CPU_STATE              0x00145004</span>
<a name="l07185"></a>07185 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MCP_CPU_STATE_BREAKPOINT            (1L&lt;&lt;0)</span>
<a name="l07186"></a>07186 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MCP_CPU_STATE_BAD_INST_HALTED       (1L&lt;&lt;2)</span>
<a name="l07187"></a>07187 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MCP_CPU_STATE_PAGE_0_DATA_HALTED        (1L&lt;&lt;3)</span>
<a name="l07188"></a>07188 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MCP_CPU_STATE_PAGE_0_INST_HALTED        (1L&lt;&lt;4)</span>
<a name="l07189"></a>07189 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MCP_CPU_STATE_BAD_DATA_ADDR_HALTED      (1L&lt;&lt;5)</span>
<a name="l07190"></a>07190 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MCP_CPU_STATE_BAD_PC_HALTED         (1L&lt;&lt;6)</span>
<a name="l07191"></a>07191 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MCP_CPU_STATE_ALIGN_HALTED          (1L&lt;&lt;7)</span>
<a name="l07192"></a>07192 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MCP_CPU_STATE_FIO_ABORT_HALTED      (1L&lt;&lt;8)</span>
<a name="l07193"></a>07193 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MCP_CPU_STATE_SOFT_HALTED           (1L&lt;&lt;10)</span>
<a name="l07194"></a>07194 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MCP_CPU_STATE_SPAD_UNDERFLOW        (1L&lt;&lt;11)</span>
<a name="l07195"></a>07195 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MCP_CPU_STATE_INTERRRUPT            (1L&lt;&lt;12)</span>
<a name="l07196"></a>07196 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MCP_CPU_STATE_DATA_ACCESS_STALL         (1L&lt;&lt;14)</span>
<a name="l07197"></a>07197 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MCP_CPU_STATE_INST_FETCH_STALL      (1L&lt;&lt;15)</span>
<a name="l07198"></a>07198 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MCP_CPU_STATE_BLOCKED_READ          (1L&lt;&lt;31)</span>
<a name="l07199"></a>07199 <span class="preprocessor"></span>
<a name="l07200"></a>07200 <span class="preprocessor">#define BNX2_MCP_CPU_EVENT_MASK             0x00145008</span>
<a name="l07201"></a>07201 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MCP_CPU_EVENT_MASK_BREAKPOINT_MASK      (1L&lt;&lt;0)</span>
<a name="l07202"></a>07202 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MCP_CPU_EVENT_MASK_BAD_INST_HALTED_MASK     (1L&lt;&lt;2)</span>
<a name="l07203"></a>07203 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MCP_CPU_EVENT_MASK_PAGE_0_DATA_HALTED_MASK  (1L&lt;&lt;3)</span>
<a name="l07204"></a>07204 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MCP_CPU_EVENT_MASK_PAGE_0_INST_HALTED_MASK  (1L&lt;&lt;4)</span>
<a name="l07205"></a>07205 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MCP_CPU_EVENT_MASK_BAD_DATA_ADDR_HALTED_MASK    (1L&lt;&lt;5)</span>
<a name="l07206"></a>07206 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MCP_CPU_EVENT_MASK_BAD_PC_HALTED_MASK   (1L&lt;&lt;6)</span>
<a name="l07207"></a>07207 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MCP_CPU_EVENT_MASK_ALIGN_HALTED_MASK    (1L&lt;&lt;7)</span>
<a name="l07208"></a>07208 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MCP_CPU_EVENT_MASK_FIO_ABORT_MASK       (1L&lt;&lt;8)</span>
<a name="l07209"></a>07209 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MCP_CPU_EVENT_MASK_SOFT_HALTED_MASK     (1L&lt;&lt;10)</span>
<a name="l07210"></a>07210 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MCP_CPU_EVENT_MASK_SPAD_UNDERFLOW_MASK  (1L&lt;&lt;11)</span>
<a name="l07211"></a>07211 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MCP_CPU_EVENT_MASK_INTERRUPT_MASK       (1L&lt;&lt;12)</span>
<a name="l07212"></a>07212 <span class="preprocessor"></span>
<a name="l07213"></a>07213 <span class="preprocessor">#define BNX2_MCP_CPU_PROGRAM_COUNTER            0x0014501c</span>
<a name="l07214"></a>07214 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MCP_CPU_INSTRUCTION            0x00145020</span>
<a name="l07215"></a>07215 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MCP_CPU_DATA_ACCESS            0x00145024</span>
<a name="l07216"></a>07216 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MCP_CPU_INTERRUPT_ENABLE           0x00145028</span>
<a name="l07217"></a>07217 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MCP_CPU_INTERRUPT_VECTOR           0x0014502c</span>
<a name="l07218"></a>07218 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MCP_CPU_INTERRUPT_SAVED_PC         0x00145030</span>
<a name="l07219"></a>07219 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MCP_CPU_HW_BREAKPOINT          0x00145034</span>
<a name="l07220"></a>07220 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MCP_CPU_HW_BREAKPOINT_DISABLE       (1L&lt;&lt;0)</span>
<a name="l07221"></a>07221 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MCP_CPU_HW_BREAKPOINT_ADDRESS       (0x3fffffffL&lt;&lt;2)</span>
<a name="l07222"></a>07222 <span class="preprocessor"></span>
<a name="l07223"></a>07223 <span class="preprocessor">#define BNX2_MCP_CPU_DEBUG_VECT_PEEK            0x00145038</span>
<a name="l07224"></a>07224 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MCP_CPU_DEBUG_VECT_PEEK_1_VALUE         (0x7ffL&lt;&lt;0)</span>
<a name="l07225"></a>07225 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MCP_CPU_DEBUG_VECT_PEEK_1_PEEK_EN       (1L&lt;&lt;11)</span>
<a name="l07226"></a>07226 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MCP_CPU_DEBUG_VECT_PEEK_1_SEL       (0xfL&lt;&lt;12)</span>
<a name="l07227"></a>07227 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MCP_CPU_DEBUG_VECT_PEEK_2_VALUE         (0x7ffL&lt;&lt;16)</span>
<a name="l07228"></a>07228 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MCP_CPU_DEBUG_VECT_PEEK_2_PEEK_EN       (1L&lt;&lt;27)</span>
<a name="l07229"></a>07229 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MCP_CPU_DEBUG_VECT_PEEK_2_SEL       (0xfL&lt;&lt;28)</span>
<a name="l07230"></a>07230 <span class="preprocessor"></span>
<a name="l07231"></a>07231 <span class="preprocessor">#define BNX2_MCP_CPU_LAST_BRANCH_ADDR           0x00145048</span>
<a name="l07232"></a>07232 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MCP_CPU_LAST_BRANCH_ADDR_TYPE       (1L&lt;&lt;1)</span>
<a name="l07233"></a>07233 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MCP_CPU_LAST_BRANCH_ADDR_TYPE_JUMP      (0L&lt;&lt;1)</span>
<a name="l07234"></a>07234 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MCP_CPU_LAST_BRANCH_ADDR_TYPE_BRANCH    (1L&lt;&lt;1)</span>
<a name="l07235"></a>07235 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MCP_CPU_LAST_BRANCH_ADDR_LBA        (0x3fffffffL&lt;&lt;2)</span>
<a name="l07236"></a>07236 <span class="preprocessor"></span>
<a name="l07237"></a>07237 <span class="preprocessor">#define BNX2_MCP_CPU_REG_FILE               0x00145200</span>
<a name="l07238"></a>07238 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MCP_MCPQ                   0x001453c0</span>
<a name="l07239"></a>07239 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MCP_MCPQ_FTQ_CMD               0x001453f8</span>
<a name="l07240"></a>07240 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MCP_MCPQ_FTQ_CMD_OFFSET             (0x3ffL&lt;&lt;0)</span>
<a name="l07241"></a>07241 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MCP_MCPQ_FTQ_CMD_WR_TOP             (1L&lt;&lt;10)</span>
<a name="l07242"></a>07242 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MCP_MCPQ_FTQ_CMD_WR_TOP_0           (0L&lt;&lt;10)</span>
<a name="l07243"></a>07243 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MCP_MCPQ_FTQ_CMD_WR_TOP_1           (1L&lt;&lt;10)</span>
<a name="l07244"></a>07244 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MCP_MCPQ_FTQ_CMD_SFT_RESET          (1L&lt;&lt;25)</span>
<a name="l07245"></a>07245 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MCP_MCPQ_FTQ_CMD_RD_DATA            (1L&lt;&lt;26)</span>
<a name="l07246"></a>07246 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MCP_MCPQ_FTQ_CMD_ADD_INTERVEN       (1L&lt;&lt;27)</span>
<a name="l07247"></a>07247 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MCP_MCPQ_FTQ_CMD_ADD_DATA           (1L&lt;&lt;28)</span>
<a name="l07248"></a>07248 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MCP_MCPQ_FTQ_CMD_INTERVENE_CLR      (1L&lt;&lt;29)</span>
<a name="l07249"></a>07249 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MCP_MCPQ_FTQ_CMD_POP            (1L&lt;&lt;30)</span>
<a name="l07250"></a>07250 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MCP_MCPQ_FTQ_CMD_BUSY           (1L&lt;&lt;31)</span>
<a name="l07251"></a>07251 <span class="preprocessor"></span>
<a name="l07252"></a>07252 <span class="preprocessor">#define BNX2_MCP_MCPQ_FTQ_CTL               0x001453fc</span>
<a name="l07253"></a>07253 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MCP_MCPQ_FTQ_CTL_INTERVENE          (1L&lt;&lt;0)</span>
<a name="l07254"></a>07254 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MCP_MCPQ_FTQ_CTL_OVERFLOW           (1L&lt;&lt;1)</span>
<a name="l07255"></a>07255 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MCP_MCPQ_FTQ_CTL_FORCE_INTERVENE        (1L&lt;&lt;2)</span>
<a name="l07256"></a>07256 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MCP_MCPQ_FTQ_CTL_MAX_DEPTH          (0x3ffL&lt;&lt;12)</span>
<a name="l07257"></a>07257 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MCP_MCPQ_FTQ_CTL_CUR_DEPTH          (0x3ffL&lt;&lt;22)</span>
<a name="l07258"></a>07258 <span class="preprocessor"></span>
<a name="l07259"></a>07259 <span class="preprocessor">#define BNX2_MCP_ROM                    0x00150000</span>
<a name="l07260"></a>07260 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MCP_SCRATCH                0x00160000</span>
<a name="l07261"></a>07261 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MCP_STATE_P1                0x0016f9c8</span>
<a name="l07262"></a>07262 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MCP_STATE_P0                0x0016fdc8</span>
<a name="l07263"></a>07263 <span class="preprocessor"></span>
<a name="l07264"></a>07264 <span class="preprocessor">#define BNX2_SHM_HDR_SIGNATURE              BNX2_MCP_SCRATCH</span>
<a name="l07265"></a>07265 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_SHM_HDR_SIGNATURE_SIG_MASK          0xffff0000</span>
<a name="l07266"></a>07266 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_SHM_HDR_SIGNATURE_SIG           0x53530000</span>
<a name="l07267"></a>07267 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_SHM_HDR_SIGNATURE_VER_MASK          0x000000ff</span>
<a name="l07268"></a>07268 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_SHM_HDR_SIGNATURE_VER_ONE           0x00000001</span>
<a name="l07269"></a>07269 <span class="preprocessor"></span>
<a name="l07270"></a>07270 <span class="preprocessor">#define BNX2_SHM_HDR_ADDR_0             BNX2_MCP_SCRATCH + 4</span>
<a name="l07271"></a>07271 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_SHM_HDR_ADDR_1             BNX2_MCP_SCRATCH + 8</span>
<a name="l07272"></a>07272 <span class="preprocessor"></span>
<a name="l07273"></a>07273 
<a name="l07274"></a>07274 <span class="preprocessor">#define NUM_MC_HASH_REGISTERS   8</span>
<a name="l07275"></a>07275 <span class="preprocessor"></span>
<a name="l07276"></a>07276 
<a name="l07277"></a>07277 <span class="comment">/* PHY_ID1: bits 31-16; PHY_ID2: bits 15-0.  */</span>
<a name="l07278"></a>07278 <span class="preprocessor">#define PHY_BCM5706_PHY_ID                          0x00206160</span>
<a name="l07279"></a>07279 <span class="preprocessor"></span>
<a name="l07280"></a>07280 <span class="preprocessor">#define PHY_ID(id)                                  ((id) &amp; 0xfffffff0)</span>
<a name="l07281"></a>07281 <span class="preprocessor"></span><span class="preprocessor">#define PHY_REV_ID(id)                              ((id) &amp; 0xf)</span>
<a name="l07282"></a>07282 <span class="preprocessor"></span>
<a name="l07283"></a>07283 <span class="comment">/* 5708 Serdes PHY registers */</span>
<a name="l07284"></a>07284 
<a name="l07285"></a>07285 <span class="preprocessor">#define BCM5708S_BMCR_FORCE_2500        0x20</span>
<a name="l07286"></a>07286 <span class="preprocessor"></span>
<a name="l07287"></a>07287 <span class="preprocessor">#define BCM5708S_UP1                0xb</span>
<a name="l07288"></a>07288 <span class="preprocessor"></span>
<a name="l07289"></a>07289 <span class="preprocessor">#define BCM5708S_UP1_2G5            0x1</span>
<a name="l07290"></a>07290 <span class="preprocessor"></span>
<a name="l07291"></a>07291 <span class="preprocessor">#define BCM5708S_BLK_ADDR           0x1f</span>
<a name="l07292"></a>07292 <span class="preprocessor"></span>
<a name="l07293"></a>07293 <span class="preprocessor">#define BCM5708S_BLK_ADDR_DIG           0x0000</span>
<a name="l07294"></a>07294 <span class="preprocessor"></span><span class="preprocessor">#define BCM5708S_BLK_ADDR_DIG3          0x0002</span>
<a name="l07295"></a>07295 <span class="preprocessor"></span><span class="preprocessor">#define BCM5708S_BLK_ADDR_TX_MISC       0x0005</span>
<a name="l07296"></a>07296 <span class="preprocessor"></span>
<a name="l07297"></a>07297 <span class="comment">/* Digital Block */</span>
<a name="l07298"></a>07298 <span class="preprocessor">#define BCM5708S_1000X_CTL1         0x10</span>
<a name="l07299"></a>07299 <span class="preprocessor"></span>
<a name="l07300"></a>07300 <span class="preprocessor">#define BCM5708S_1000X_CTL1_FIBER_MODE      0x0001</span>
<a name="l07301"></a>07301 <span class="preprocessor"></span><span class="preprocessor">#define BCM5708S_1000X_CTL1_AUTODET_EN      0x0010</span>
<a name="l07302"></a>07302 <span class="preprocessor"></span>
<a name="l07303"></a>07303 <span class="preprocessor">#define BCM5708S_1000X_CTL2         0x11</span>
<a name="l07304"></a>07304 <span class="preprocessor"></span>
<a name="l07305"></a>07305 <span class="preprocessor">#define BCM5708S_1000X_CTL2_PLLEL_DET_EN    0x0001</span>
<a name="l07306"></a>07306 <span class="preprocessor"></span>
<a name="l07307"></a>07307 <span class="preprocessor">#define BCM5708S_1000X_STAT1            0x14</span>
<a name="l07308"></a>07308 <span class="preprocessor"></span>
<a name="l07309"></a>07309 <span class="preprocessor">#define BCM5708S_1000X_STAT1_SGMII      0x0001</span>
<a name="l07310"></a>07310 <span class="preprocessor"></span><span class="preprocessor">#define BCM5708S_1000X_STAT1_LINK       0x0002</span>
<a name="l07311"></a>07311 <span class="preprocessor"></span><span class="preprocessor">#define BCM5708S_1000X_STAT1_FD         0x0004</span>
<a name="l07312"></a>07312 <span class="preprocessor"></span><span class="preprocessor">#define BCM5708S_1000X_STAT1_SPEED_MASK     0x0018</span>
<a name="l07313"></a>07313 <span class="preprocessor"></span><span class="preprocessor">#define BCM5708S_1000X_STAT1_SPEED_10       0x0000</span>
<a name="l07314"></a>07314 <span class="preprocessor"></span><span class="preprocessor">#define BCM5708S_1000X_STAT1_SPEED_100      0x0008</span>
<a name="l07315"></a>07315 <span class="preprocessor"></span><span class="preprocessor">#define BCM5708S_1000X_STAT1_SPEED_1G       0x0010</span>
<a name="l07316"></a>07316 <span class="preprocessor"></span><span class="preprocessor">#define BCM5708S_1000X_STAT1_SPEED_2G5      0x0018</span>
<a name="l07317"></a>07317 <span class="preprocessor"></span><span class="preprocessor">#define BCM5708S_1000X_STAT1_TX_PAUSE       0x0020</span>
<a name="l07318"></a>07318 <span class="preprocessor"></span><span class="preprocessor">#define BCM5708S_1000X_STAT1_RX_PAUSE       0x0040</span>
<a name="l07319"></a>07319 <span class="preprocessor"></span>
<a name="l07320"></a>07320 <span class="comment">/* Digital3 Block */</span>
<a name="l07321"></a>07321 <span class="preprocessor">#define BCM5708S_DIG_3_0            0x10</span>
<a name="l07322"></a>07322 <span class="preprocessor"></span>
<a name="l07323"></a>07323 <span class="preprocessor">#define BCM5708S_DIG_3_0_USE_IEEE       0x0001</span>
<a name="l07324"></a>07324 <span class="preprocessor"></span>
<a name="l07325"></a>07325 <span class="comment">/* Tx/Misc Block */</span>
<a name="l07326"></a>07326 <span class="preprocessor">#define BCM5708S_TX_ACTL1           0x15</span>
<a name="l07327"></a>07327 <span class="preprocessor"></span>
<a name="l07328"></a>07328 <span class="preprocessor">#define BCM5708S_TX_ACTL1_DRIVER_VCM        0x30</span>
<a name="l07329"></a>07329 <span class="preprocessor"></span>
<a name="l07330"></a>07330 <span class="preprocessor">#define BCM5708S_TX_ACTL3           0x17</span>
<a name="l07331"></a>07331 <span class="preprocessor"></span>
<a name="l07332"></a>07332 <span class="preprocessor">#define MII_BNX2_DSP_RW_PORT            0x15</span>
<a name="l07333"></a>07333 <span class="preprocessor"></span><span class="preprocessor">#define MII_BNX2_DSP_ADDRESS            0x17</span>
<a name="l07334"></a>07334 <span class="preprocessor"></span><span class="preprocessor">#define MII_BNX2_DSP_EXPAND_REG          0x0f00</span>
<a name="l07335"></a>07335 <span class="preprocessor"></span><span class="preprocessor">#define MII_EXPAND_REG1               (MII_BNX2_DSP_EXPAND_REG | 1)</span>
<a name="l07336"></a>07336 <span class="preprocessor"></span><span class="preprocessor">#define MII_EXPAND_REG1_RUDI_C             0x20</span>
<a name="l07337"></a>07337 <span class="preprocessor"></span><span class="preprocessor">#define MII_EXPAND_SERDES_CTL             (MII_BNX2_DSP_EXPAND_REG | 3)</span>
<a name="l07338"></a>07338 <span class="preprocessor"></span>
<a name="l07339"></a>07339 <span class="preprocessor">#define MII_BNX2_MISC_SHADOW            0x1c</span>
<a name="l07340"></a>07340 <span class="preprocessor"></span><span class="preprocessor">#define MISC_SHDW_AN_DBG             0x6800</span>
<a name="l07341"></a>07341 <span class="preprocessor"></span><span class="preprocessor">#define MISC_SHDW_AN_DBG_NOSYNC           0x0002</span>
<a name="l07342"></a>07342 <span class="preprocessor"></span><span class="preprocessor">#define MISC_SHDW_AN_DBG_RUDI_INVALID         0x0100</span>
<a name="l07343"></a>07343 <span class="preprocessor"></span><span class="preprocessor">#define MISC_SHDW_MODE_CTL           0x7c00</span>
<a name="l07344"></a>07344 <span class="preprocessor"></span><span class="preprocessor">#define MISC_SHDW_MODE_CTL_SIG_DET        0x0010</span>
<a name="l07345"></a>07345 <span class="preprocessor"></span>
<a name="l07346"></a>07346 <span class="preprocessor">#define MII_BNX2_BLK_ADDR           0x1f</span>
<a name="l07347"></a>07347 <span class="preprocessor"></span><span class="preprocessor">#define MII_BNX2_BLK_ADDR_IEEE0          0x0000</span>
<a name="l07348"></a>07348 <span class="preprocessor"></span><span class="preprocessor">#define MII_BNX2_BLK_ADDR_GP_STATUS      0x8120</span>
<a name="l07349"></a>07349 <span class="preprocessor"></span><span class="preprocessor">#define MII_BNX2_GP_TOP_AN_STATUS1        0x1b</span>
<a name="l07350"></a>07350 <span class="preprocessor"></span><span class="preprocessor">#define MII_BNX2_GP_TOP_AN_SPEED_MSK           0x3f00</span>
<a name="l07351"></a>07351 <span class="preprocessor"></span><span class="preprocessor">#define MII_BNX2_GP_TOP_AN_SPEED_10        0x0000</span>
<a name="l07352"></a>07352 <span class="preprocessor"></span><span class="preprocessor">#define MII_BNX2_GP_TOP_AN_SPEED_100           0x0100</span>
<a name="l07353"></a>07353 <span class="preprocessor"></span><span class="preprocessor">#define MII_BNX2_GP_TOP_AN_SPEED_1G        0x0200</span>
<a name="l07354"></a>07354 <span class="preprocessor"></span><span class="preprocessor">#define MII_BNX2_GP_TOP_AN_SPEED_2_5G          0x0300</span>
<a name="l07355"></a>07355 <span class="preprocessor"></span><span class="preprocessor">#define MII_BNX2_GP_TOP_AN_SPEED_1GKV          0x0d00</span>
<a name="l07356"></a>07356 <span class="preprocessor"></span><span class="preprocessor">#define MII_BNX2_GP_TOP_AN_FD              0x8</span>
<a name="l07357"></a>07357 <span class="preprocessor"></span><span class="preprocessor">#define MII_BNX2_BLK_ADDR_SERDES_DIG         0x8300</span>
<a name="l07358"></a>07358 <span class="preprocessor"></span><span class="preprocessor">#define MII_BNX2_SERDES_DIG_1000XCTL1         0x10</span>
<a name="l07359"></a>07359 <span class="preprocessor"></span><span class="preprocessor">#define MII_BNX2_SD_1000XCTL1_FIBER        0x01</span>
<a name="l07360"></a>07360 <span class="preprocessor"></span><span class="preprocessor">#define MII_BNX2_SD_1000XCTL1_AUTODET          0x10</span>
<a name="l07361"></a>07361 <span class="preprocessor"></span><span class="preprocessor">#define MII_BNX2_SERDES_DIG_MISC1         0x18</span>
<a name="l07362"></a>07362 <span class="preprocessor"></span><span class="preprocessor">#define MII_BNX2_SD_MISC1_FORCE_MSK        0xf</span>
<a name="l07363"></a>07363 <span class="preprocessor"></span><span class="preprocessor">#define MII_BNX2_SD_MISC1_FORCE_2_5G           0x0</span>
<a name="l07364"></a>07364 <span class="preprocessor"></span><span class="preprocessor">#define MII_BNX2_SD_MISC1_FORCE            0x10</span>
<a name="l07365"></a>07365 <span class="preprocessor"></span><span class="preprocessor">#define MII_BNX2_BLK_ADDR_OVER1G         0x8320</span>
<a name="l07366"></a>07366 <span class="preprocessor"></span><span class="preprocessor">#define MII_BNX2_OVER1G_UP1           0x19</span>
<a name="l07367"></a>07367 <span class="preprocessor"></span><span class="preprocessor">#define MII_BNX2_BLK_ADDR_BAM_NXTPG      0x8350</span>
<a name="l07368"></a>07368 <span class="preprocessor"></span><span class="preprocessor">#define MII_BNX2_BAM_NXTPG_CTL            0x10</span>
<a name="l07369"></a>07369 <span class="preprocessor"></span><span class="preprocessor">#define MII_BNX2_NXTPG_CTL_BAM             0x1</span>
<a name="l07370"></a>07370 <span class="preprocessor"></span><span class="preprocessor">#define MII_BNX2_NXTPG_CTL_T2              0x2</span>
<a name="l07371"></a>07371 <span class="preprocessor"></span><span class="preprocessor">#define MII_BNX2_BLK_ADDR_CL73_USERB0        0x8370</span>
<a name="l07372"></a>07372 <span class="preprocessor"></span><span class="preprocessor">#define MII_BNX2_CL73_BAM_CTL1            0x12</span>
<a name="l07373"></a>07373 <span class="preprocessor"></span><span class="preprocessor">#define MII_BNX2_CL73_BAM_EN               0x8000</span>
<a name="l07374"></a>07374 <span class="preprocessor"></span><span class="preprocessor">#define MII_BNX2_CL73_BAM_STA_MGR_EN           0x4000</span>
<a name="l07375"></a>07375 <span class="preprocessor"></span><span class="preprocessor">#define MII_BNX2_CL73_BAM_NP_AFT_BP_EN         0x2000</span>
<a name="l07376"></a>07376 <span class="preprocessor"></span><span class="preprocessor">#define MII_BNX2_BLK_ADDR_AER            0xffd0</span>
<a name="l07377"></a>07377 <span class="preprocessor"></span><span class="preprocessor">#define MII_BNX2_AER_AER              0x1e</span>
<a name="l07378"></a>07378 <span class="preprocessor"></span><span class="preprocessor">#define MII_BNX2_AER_AER_AN_MMD            0x3800</span>
<a name="l07379"></a>07379 <span class="preprocessor"></span><span class="preprocessor">#define MII_BNX2_BLK_ADDR_COMBO_IEEEB0       0xffe0</span>
<a name="l07380"></a>07380 <span class="preprocessor"></span>
<a name="l07381"></a>07381 <span class="preprocessor">#define MIN_ETHERNET_PACKET_SIZE    60</span>
<a name="l07382"></a>07382 <span class="preprocessor"></span><span class="preprocessor">#define MAX_ETHERNET_PACKET_SIZE    1514</span>
<a name="l07383"></a>07383 <span class="preprocessor"></span><span class="preprocessor">#define MAX_ETHERNET_JUMBO_PACKET_SIZE  9014</span>
<a name="l07384"></a>07384 <span class="preprocessor"></span>
<a name="l07385"></a>07385 <span class="preprocessor">#define BNX2_RX_COPY_THRESH     128</span>
<a name="l07386"></a>07386 <span class="preprocessor"></span>
<a name="l07387"></a>07387 <span class="preprocessor">#define BNX2_MISC_ENABLE_DEFAULT    0x17ffffff</span>
<a name="l07388"></a>07388 <span class="preprocessor"></span>
<a name="l07389"></a>07389 <span class="preprocessor">#define BNX2_START_UNICAST_ADDRESS_INDEX    4</span>
<a name="l07390"></a>07390 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_END_UNICAST_ADDRESS_INDEX      7</span>
<a name="l07391"></a>07391 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MAX_UNICAST_ADDRESSES      (BNX2_END_UNICAST_ADDRESS_INDEX - \</span>
<a name="l07392"></a>07392 <span class="preprocessor">                     BNX2_START_UNICAST_ADDRESS_INDEX + 1)</span>
<a name="l07393"></a>07393 <span class="preprocessor"></span>
<a name="l07394"></a>07394 <span class="preprocessor">#define DMA_READ_CHANS  5</span>
<a name="l07395"></a>07395 <span class="preprocessor"></span><span class="preprocessor">#define DMA_WRITE_CHANS 3</span>
<a name="l07396"></a>07396 <span class="preprocessor"></span>
<a name="l07397"></a>07397 <span class="comment">/* Use CPU native page size up to 16K for the ring sizes.  */</span>
<a name="l07398"></a>07398 <span class="preprocessor">#if (PAGE_SHIFT &gt; 14)</span>
<a name="l07399"></a>07399 <span class="preprocessor"></span><span class="preprocessor">#define BCM_PAGE_BITS   14</span>
<a name="l07400"></a>07400 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l07401"></a>07401 <span class="preprocessor"></span><span class="preprocessor">#define BCM_PAGE_BITS   PAGE_SHIFT</span>
<a name="l07402"></a>07402 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l07403"></a>07403 <span class="preprocessor"></span><span class="preprocessor">#define BCM_PAGE_SIZE   (1 &lt;&lt; BCM_PAGE_BITS)</span>
<a name="l07404"></a>07404 <span class="preprocessor"></span>
<a name="l07405"></a>07405 <span class="preprocessor">#define TX_DESC_CNT  (BCM_PAGE_SIZE / sizeof(struct tx_bd))</span>
<a name="l07406"></a>07406 <span class="preprocessor"></span><span class="preprocessor">#define MAX_TX_DESC_CNT (TX_DESC_CNT - 1)</span>
<a name="l07407"></a>07407 <span class="preprocessor"></span>
<a name="l07408"></a>07408 <span class="preprocessor">#define MAX_RX_RINGS    16</span>
<a name="l07409"></a>07409 <span class="preprocessor"></span><span class="preprocessor">#define MAX_RX_PG_RINGS 64</span>
<a name="l07410"></a>07410 <span class="preprocessor"></span><span class="preprocessor">#define RX_DESC_CNT  (BCM_PAGE_SIZE / sizeof(struct rx_bd))</span>
<a name="l07411"></a>07411 <span class="preprocessor"></span><span class="preprocessor">#define MAX_RX_DESC_CNT (RX_DESC_CNT - 1)</span>
<a name="l07412"></a>07412 <span class="preprocessor"></span><span class="preprocessor">#define MAX_TOTAL_RX_DESC_CNT (MAX_RX_DESC_CNT * MAX_RX_RINGS)</span>
<a name="l07413"></a>07413 <span class="preprocessor"></span><span class="preprocessor">#define MAX_TOTAL_RX_PG_DESC_CNT (MAX_RX_DESC_CNT * MAX_RX_PG_RINGS)</span>
<a name="l07414"></a>07414 <span class="preprocessor"></span>
<a name="l07415"></a>07415 <span class="preprocessor">#define NEXT_TX_BD(x) (((x) &amp; (MAX_TX_DESC_CNT - 1)) ==         \</span>
<a name="l07416"></a>07416 <span class="preprocessor">        (MAX_TX_DESC_CNT - 1)) ?                \</span>
<a name="l07417"></a>07417 <span class="preprocessor">    (x) + 2 : (x) + 1</span>
<a name="l07418"></a>07418 <span class="preprocessor"></span>
<a name="l07419"></a>07419 <span class="preprocessor">#define TX_RING_IDX(x) ((x) &amp; MAX_TX_DESC_CNT)</span>
<a name="l07420"></a>07420 <span class="preprocessor"></span>
<a name="l07421"></a>07421 <span class="preprocessor">#define NEXT_RX_BD(x) (((x) &amp; (MAX_RX_DESC_CNT - 1)) ==         \</span>
<a name="l07422"></a>07422 <span class="preprocessor">        (MAX_RX_DESC_CNT - 1)) ?                \</span>
<a name="l07423"></a>07423 <span class="preprocessor">    (x) + 2 : (x) + 1</span>
<a name="l07424"></a>07424 <span class="preprocessor"></span>
<a name="l07425"></a>07425 <span class="preprocessor">#define RX_RING_IDX(x) ((x) &amp; bp-&gt;rx_max_ring_idx)</span>
<a name="l07426"></a>07426 <span class="preprocessor"></span><span class="preprocessor">#define RX_PG_RING_IDX(x) ((x) &amp; bp-&gt;rx_max_pg_ring_idx)</span>
<a name="l07427"></a>07427 <span class="preprocessor"></span>
<a name="l07428"></a>07428 <span class="preprocessor">#define RX_RING(x) (((x) &amp; ~MAX_RX_DESC_CNT) &gt;&gt; (BCM_PAGE_BITS - 4))</span>
<a name="l07429"></a>07429 <span class="preprocessor"></span><span class="preprocessor">#define RX_IDX(x) ((x) &amp; MAX_RX_DESC_CNT)</span>
<a name="l07430"></a>07430 <span class="preprocessor"></span>
<a name="l07431"></a>07431 <span class="comment">/* Context size. */</span>
<a name="l07432"></a>07432 <span class="preprocessor">#define CTX_SHIFT                   7</span>
<a name="l07433"></a>07433 <span class="preprocessor"></span><span class="preprocessor">#define CTX_SIZE                    (1 &lt;&lt; CTX_SHIFT)</span>
<a name="l07434"></a>07434 <span class="preprocessor"></span><span class="preprocessor">#define CTX_MASK                    (CTX_SIZE - 1)</span>
<a name="l07435"></a>07435 <span class="preprocessor"></span><span class="preprocessor">#define GET_CID_ADDR(_cid)          ((_cid) &lt;&lt; CTX_SHIFT)</span>
<a name="l07436"></a>07436 <span class="preprocessor"></span><span class="preprocessor">#define GET_CID(_cid_addr)          ((_cid_addr) &gt;&gt; CTX_SHIFT)</span>
<a name="l07437"></a>07437 <span class="preprocessor"></span>
<a name="l07438"></a>07438 <span class="preprocessor">#define PHY_CTX_SHIFT               6</span>
<a name="l07439"></a>07439 <span class="preprocessor"></span><span class="preprocessor">#define PHY_CTX_SIZE                (1 &lt;&lt; PHY_CTX_SHIFT)</span>
<a name="l07440"></a>07440 <span class="preprocessor"></span><span class="preprocessor">#define PHY_CTX_MASK                (PHY_CTX_SIZE - 1)</span>
<a name="l07441"></a>07441 <span class="preprocessor"></span><span class="preprocessor">#define GET_PCID_ADDR(_pcid)        ((_pcid) &lt;&lt; PHY_CTX_SHIFT)</span>
<a name="l07442"></a>07442 <span class="preprocessor"></span><span class="preprocessor">#define GET_PCID(_pcid_addr)        ((_pcid_addr) &gt;&gt; PHY_CTX_SHIFT)</span>
<a name="l07443"></a>07443 <span class="preprocessor"></span>
<a name="l07444"></a>07444 <span class="preprocessor">#define MB_KERNEL_CTX_SHIFT         8</span>
<a name="l07445"></a>07445 <span class="preprocessor"></span><span class="preprocessor">#define MB_KERNEL_CTX_SIZE          (1 &lt;&lt; MB_KERNEL_CTX_SHIFT)</span>
<a name="l07446"></a>07446 <span class="preprocessor"></span><span class="preprocessor">#define MB_KERNEL_CTX_MASK          (MB_KERNEL_CTX_SIZE - 1)</span>
<a name="l07447"></a>07447 <span class="preprocessor"></span><span class="preprocessor">#define MB_GET_CID_ADDR(_cid)       (0x10000 + ((_cid) &lt;&lt; MB_KERNEL_CTX_SHIFT))</span>
<a name="l07448"></a>07448 <span class="preprocessor"></span>
<a name="l07449"></a>07449 <span class="preprocessor">#define MAX_CID_CNT                 0x4000</span>
<a name="l07450"></a>07450 <span class="preprocessor"></span><span class="preprocessor">#define MAX_CID_ADDR                (GET_CID_ADDR(MAX_CID_CNT))</span>
<a name="l07451"></a>07451 <span class="preprocessor"></span><span class="preprocessor">#define INVALID_CID_ADDR            0xffffffff</span>
<a name="l07452"></a>07452 <span class="preprocessor"></span>
<a name="l07453"></a>07453 <span class="preprocessor">#define TX_CID      16</span>
<a name="l07454"></a>07454 <span class="preprocessor"></span><span class="preprocessor">#define TX_TSS_CID  32</span>
<a name="l07455"></a>07455 <span class="preprocessor"></span><span class="preprocessor">#define RX_CID      0</span>
<a name="l07456"></a>07456 <span class="preprocessor"></span><span class="preprocessor">#define RX_RSS_CID  4</span>
<a name="l07457"></a>07457 <span class="preprocessor"></span><span class="preprocessor">#define RX_MAX_RSS_RINGS    7</span>
<a name="l07458"></a>07458 <span class="preprocessor"></span><span class="preprocessor">#define RX_MAX_RINGS        (RX_MAX_RSS_RINGS + 1)</span>
<a name="l07459"></a>07459 <span class="preprocessor"></span><span class="preprocessor">#define TX_MAX_TSS_RINGS    7</span>
<a name="l07460"></a>07460 <span class="preprocessor"></span><span class="preprocessor">#define TX_MAX_RINGS        (TX_MAX_TSS_RINGS + 1)</span>
<a name="l07461"></a>07461 <span class="preprocessor"></span>
<a name="l07462"></a>07462 <span class="preprocessor">#define MB_TX_CID_ADDR  MB_GET_CID_ADDR(TX_CID)</span>
<a name="l07463"></a>07463 <span class="preprocessor"></span><span class="preprocessor">#define MB_RX_CID_ADDR  MB_GET_CID_ADDR(RX_CID)</span>
<a name="l07464"></a>07464 <span class="preprocessor"></span>
<a name="l07465"></a>07465 <span class="preprocessor">#if defined(__VMKLNX__) &amp;&amp; defined(__VMKNETDDI_QUEUEOPS__)</span>
<a name="l07466"></a>07466 <span class="preprocessor"></span><span class="preprocessor">#define NETQUEUE_KWQ_CID                97</span>
<a name="l07467"></a>07467 <span class="preprocessor"></span><span class="preprocessor">#define NETQUEUE_KCQ_CID                100</span>
<a name="l07468"></a>07468 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l07469"></a>07469 <span class="preprocessor"></span>
<a name="l07470"></a><a class="code" href="structsw__bd.html">07470</a> <span class="keyword">struct </span><a class="code" href="structsw__bd.html">sw_bd</a> {
<a name="l07471"></a>07471     <span class="keyword">struct </span>sk_buff      *skb;
<a name="l07472"></a>07472     DECLARE_PCI_UNMAP_ADDR(mapping)
<a name="l07473"></a>07473 };
<a name="l07474"></a>07474 
<a name="l07475"></a><a class="code" href="structsw__pg.html">07475</a> <span class="keyword">struct </span><a class="code" href="structsw__pg.html">sw_pg</a> {
<a name="l07476"></a>07476     <span class="keyword">struct </span>page     *page;
<a name="l07477"></a>07477     DECLARE_PCI_UNMAP_ADDR(mapping)
<a name="l07478"></a>07478 };
<a name="l07479"></a>07479 
<a name="l07480"></a><a class="code" href="structsw__tx__bd.html">07480</a> <span class="keyword">struct </span><a class="code" href="structsw__tx__bd.html">sw_tx_bd</a> {
<a name="l07481"></a>07481     <span class="keyword">struct </span>sk_buff      *skb;
<a name="l07482"></a>07482     <span class="keywordtype">unsigned</span> <span class="keywordtype">short</span>      is_gso;
<a name="l07483"></a>07483     <span class="keywordtype">unsigned</span> <span class="keywordtype">short</span>      nr_frags;
<a name="l07484"></a>07484     DECLARE_PCI_UNMAP_ADDR(mapping)
<a name="l07485"></a>07485 };
<a name="l07486"></a>07486 
<a name="l07487"></a>07487 <span class="preprocessor">#define SW_RXBD_RING_SIZE (sizeof(struct sw_bd) * RX_DESC_CNT)</span>
<a name="l07488"></a>07488 <span class="preprocessor"></span><span class="preprocessor">#define SW_RXPG_RING_SIZE (sizeof(struct sw_pg) * RX_DESC_CNT)</span>
<a name="l07489"></a>07489 <span class="preprocessor"></span><span class="preprocessor">#define RXBD_RING_SIZE (sizeof(struct rx_bd) * RX_DESC_CNT)</span>
<a name="l07490"></a>07490 <span class="preprocessor"></span><span class="preprocessor">#define SW_TXBD_RING_SIZE (sizeof(struct sw_tx_bd) * TX_DESC_CNT)</span>
<a name="l07491"></a>07491 <span class="preprocessor"></span><span class="preprocessor">#define TXBD_RING_SIZE (sizeof(struct tx_bd) * TX_DESC_CNT)</span>
<a name="l07492"></a>07492 <span class="preprocessor"></span>
<a name="l07493"></a>07493 <span class="comment">/* Buffered flash (Atmel: AT45DB011B) specific information */</span>
<a name="l07494"></a>07494 <span class="preprocessor">#define SEEPROM_PAGE_BITS           2</span>
<a name="l07495"></a>07495 <span class="preprocessor"></span><span class="preprocessor">#define SEEPROM_PHY_PAGE_SIZE           (1 &lt;&lt; SEEPROM_PAGE_BITS)</span>
<a name="l07496"></a>07496 <span class="preprocessor"></span><span class="preprocessor">#define SEEPROM_BYTE_ADDR_MASK          (SEEPROM_PHY_PAGE_SIZE-1)</span>
<a name="l07497"></a>07497 <span class="preprocessor"></span><span class="preprocessor">#define SEEPROM_PAGE_SIZE           4</span>
<a name="l07498"></a>07498 <span class="preprocessor"></span><span class="preprocessor">#define SEEPROM_TOTAL_SIZE          65536</span>
<a name="l07499"></a>07499 <span class="preprocessor"></span>
<a name="l07500"></a>07500 <span class="preprocessor">#define BUFFERED_FLASH_PAGE_BITS        9</span>
<a name="l07501"></a>07501 <span class="preprocessor"></span><span class="preprocessor">#define BUFFERED_FLASH_PHY_PAGE_SIZE        (1 &lt;&lt; BUFFERED_FLASH_PAGE_BITS)</span>
<a name="l07502"></a>07502 <span class="preprocessor"></span><span class="preprocessor">#define BUFFERED_FLASH_BYTE_ADDR_MASK       (BUFFERED_FLASH_PHY_PAGE_SIZE-1)</span>
<a name="l07503"></a>07503 <span class="preprocessor"></span><span class="preprocessor">#define BUFFERED_FLASH_PAGE_SIZE        264</span>
<a name="l07504"></a>07504 <span class="preprocessor"></span><span class="preprocessor">#define BUFFERED_FLASH_TOTAL_SIZE       0x21000</span>
<a name="l07505"></a>07505 <span class="preprocessor"></span>
<a name="l07506"></a>07506 <span class="preprocessor">#define SAIFUN_FLASH_PAGE_BITS          8</span>
<a name="l07507"></a>07507 <span class="preprocessor"></span><span class="preprocessor">#define SAIFUN_FLASH_PHY_PAGE_SIZE      (1 &lt;&lt; SAIFUN_FLASH_PAGE_BITS)</span>
<a name="l07508"></a>07508 <span class="preprocessor"></span><span class="preprocessor">#define SAIFUN_FLASH_BYTE_ADDR_MASK     (SAIFUN_FLASH_PHY_PAGE_SIZE-1)</span>
<a name="l07509"></a>07509 <span class="preprocessor"></span><span class="preprocessor">#define SAIFUN_FLASH_PAGE_SIZE          256</span>
<a name="l07510"></a>07510 <span class="preprocessor"></span><span class="preprocessor">#define SAIFUN_FLASH_BASE_TOTAL_SIZE        65536</span>
<a name="l07511"></a>07511 <span class="preprocessor"></span>
<a name="l07512"></a>07512 <span class="preprocessor">#define ST_MICRO_FLASH_PAGE_BITS        8</span>
<a name="l07513"></a>07513 <span class="preprocessor"></span><span class="preprocessor">#define ST_MICRO_FLASH_PHY_PAGE_SIZE        (1 &lt;&lt; ST_MICRO_FLASH_PAGE_BITS)</span>
<a name="l07514"></a>07514 <span class="preprocessor"></span><span class="preprocessor">#define ST_MICRO_FLASH_BYTE_ADDR_MASK       (ST_MICRO_FLASH_PHY_PAGE_SIZE-1)</span>
<a name="l07515"></a>07515 <span class="preprocessor"></span><span class="preprocessor">#define ST_MICRO_FLASH_PAGE_SIZE        256</span>
<a name="l07516"></a>07516 <span class="preprocessor"></span><span class="preprocessor">#define ST_MICRO_FLASH_BASE_TOTAL_SIZE      65536</span>
<a name="l07517"></a>07517 <span class="preprocessor"></span>
<a name="l07518"></a>07518 <span class="preprocessor">#define BCM5709_FLASH_PAGE_BITS         8</span>
<a name="l07519"></a>07519 <span class="preprocessor"></span><span class="preprocessor">#define BCM5709_FLASH_PHY_PAGE_SIZE     (1 &lt;&lt; BCM5709_FLASH_PAGE_BITS)</span>
<a name="l07520"></a>07520 <span class="preprocessor"></span><span class="preprocessor">#define BCM5709_FLASH_BYTE_ADDR_MASK        (BCM5709_FLASH_PHY_PAGE_SIZE-1)</span>
<a name="l07521"></a>07521 <span class="preprocessor"></span><span class="preprocessor">#define BCM5709_FLASH_PAGE_SIZE         256</span>
<a name="l07522"></a>07522 <span class="preprocessor"></span>
<a name="l07523"></a>07523 <span class="preprocessor">#define NVRAM_TIMEOUT_COUNT         30000</span>
<a name="l07524"></a>07524 <span class="preprocessor"></span>
<a name="l07525"></a>07525 
<a name="l07526"></a>07526 <span class="preprocessor">#define FLASH_STRAP_MASK            (BNX2_NVM_CFG1_FLASH_MODE   | \</span>
<a name="l07527"></a>07527 <span class="preprocessor">                         BNX2_NVM_CFG1_BUFFER_MODE  | \</span>
<a name="l07528"></a>07528 <span class="preprocessor">                         BNX2_NVM_CFG1_PROTECT_MODE | \</span>
<a name="l07529"></a>07529 <span class="preprocessor">                         BNX2_NVM_CFG1_FLASH_SIZE)</span>
<a name="l07530"></a>07530 <span class="preprocessor"></span>
<a name="l07531"></a>07531 <span class="preprocessor">#define FLASH_BACKUP_STRAP_MASK         (0xf &lt;&lt; 26)</span>
<a name="l07532"></a>07532 <span class="preprocessor"></span>
<a name="l07533"></a><a class="code" href="structflash__spec.html">07533</a> <span class="keyword">struct </span><a class="code" href="structflash__spec.html">flash_spec</a> {
<a name="l07534"></a>07534     u32 strapping;
<a name="l07535"></a>07535     u32 config1;
<a name="l07536"></a>07536     u32 config2;
<a name="l07537"></a>07537     u32 config3;
<a name="l07538"></a>07538     u32 write1;
<a name="l07539"></a>07539     u32 flags;
<a name="l07540"></a>07540 <span class="preprocessor">#define BNX2_NV_BUFFERED    0x00000001</span>
<a name="l07541"></a>07541 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NV_TRANSLATE   0x00000002</span>
<a name="l07542"></a>07542 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NV_WREN        0x00000004</span>
<a name="l07543"></a>07543 <span class="preprocessor"></span>    u32 page_bits;
<a name="l07544"></a>07544     u32 page_size;
<a name="l07545"></a>07545     u32 addr_mask;
<a name="l07546"></a>07546     u32 total_size;
<a name="l07547"></a>07547     u8  *name;
<a name="l07548"></a>07548 };
<a name="l07549"></a>07549 
<a name="l07550"></a>07550 <span class="preprocessor">#define BNX2_MAX_MSIX_HW_VEC    9</span>
<a name="l07551"></a>07551 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_MAX_MSIX_VEC   9</span>
<a name="l07552"></a>07552 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_BASE_VEC       0</span>
<a name="l07553"></a>07553 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TX_VEC     1</span>
<a name="l07554"></a>07554 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_TX_INT_NUM (BNX2_TX_VEC &lt;&lt; BNX2_PCICFG_INT_ACK_CMD_INT_NUM_SHIFT)</span>
<a name="l07555"></a>07555 <span class="preprocessor"></span>
<a name="l07556"></a><a class="code" href="structbnx2__irq.html">07556</a> <span class="keyword">struct </span><a class="code" href="structbnx2__irq.html">bnx2_irq</a> {
<a name="l07557"></a>07557 <span class="preprocessor">#if (LINUX_VERSION_CODE &lt; 0x020613)</span>
<a name="l07558"></a>07558 <span class="preprocessor"></span>    irqreturn_t (*handler)(int, <span class="keywordtype">void</span> *, <span class="keyword">struct </span>pt_regs *);
<a name="l07559"></a>07559 <span class="preprocessor">#else</span>
<a name="l07560"></a>07560 <span class="preprocessor"></span>    irq_handler_t   handler;
<a name="l07561"></a>07561 <span class="preprocessor">#endif</span>
<a name="l07562"></a>07562 <span class="preprocessor"></span>    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span>    vector;
<a name="l07563"></a>07563     u8      requested;
<a name="l07564"></a>07564     <span class="keywordtype">char</span>        name[16];
<a name="l07565"></a>07565 };
<a name="l07566"></a>07566 
<a name="l07567"></a><a class="code" href="structbnx2__tx__ring__info.html">07567</a> <span class="keyword">struct </span><a class="code" href="structbnx2__tx__ring__info.html">bnx2_tx_ring_info</a> {
<a name="l07568"></a>07568     u32         tx_prod_bseq;
<a name="l07569"></a>07569     u16         tx_prod;
<a name="l07570"></a>07570     u32         tx_bidx_addr;
<a name="l07571"></a>07571     u32         tx_bseq_addr;
<a name="l07572"></a>07572 
<a name="l07573"></a>07573     <span class="keyword">struct </span><a class="code" href="structtx__bd.html">tx_bd</a>        *tx_desc_ring;
<a name="l07574"></a>07574     <span class="keyword">struct </span><a class="code" href="structsw__tx__bd.html">sw_tx_bd</a>     *tx_buf_ring;
<a name="l07575"></a>07575 
<a name="l07576"></a>07576     u16         tx_cons;
<a name="l07577"></a>07577     u16         hw_tx_cons;
<a name="l07578"></a>07578 
<a name="l07579"></a>07579     dma_addr_t      tx_desc_mapping;
<a name="l07580"></a>07580 };
<a name="l07581"></a>07581 
<a name="l07582"></a><a class="code" href="structbnx2__rx__ring__info.html">07582</a> <span class="keyword">struct </span><a class="code" href="structbnx2__rx__ring__info.html">bnx2_rx_ring_info</a> {
<a name="l07583"></a>07583     u32         rx_prod_bseq;
<a name="l07584"></a>07584     u16         rx_prod;
<a name="l07585"></a>07585     u16         rx_cons;
<a name="l07586"></a>07586 
<a name="l07587"></a>07587     u32         rx_bidx_addr;
<a name="l07588"></a>07588     u32         rx_bseq_addr;
<a name="l07589"></a>07589     u32         rx_pg_bidx_addr;
<a name="l07590"></a>07590 
<a name="l07591"></a>07591     u16         rx_pg_prod;
<a name="l07592"></a>07592     u16         rx_pg_cons;
<a name="l07593"></a>07593 
<a name="l07594"></a>07594     <span class="keyword">struct </span><a class="code" href="structsw__bd.html">sw_bd</a>        *rx_buf_ring;
<a name="l07595"></a>07595     <span class="keyword">struct </span><a class="code" href="structrx__bd.html">rx_bd</a>        *rx_desc_ring[MAX_RX_RINGS];
<a name="l07596"></a>07596     <span class="keyword">struct </span><a class="code" href="structsw__pg.html">sw_pg</a>        *rx_pg_ring;
<a name="l07597"></a>07597     <span class="keyword">struct </span><a class="code" href="structrx__bd.html">rx_bd</a>        *rx_pg_desc_ring[MAX_RX_PG_RINGS];
<a name="l07598"></a>07598 
<a name="l07599"></a>07599     dma_addr_t      rx_desc_mapping[MAX_RX_RINGS];
<a name="l07600"></a>07600     dma_addr_t      rx_pg_desc_mapping[MAX_RX_PG_RINGS];
<a name="l07601"></a>07601 };
<a name="l07602"></a>07602 
<a name="l07603"></a><a class="code" href="structbnx2__napi.html">07603</a> <span class="keyword">struct </span><a class="code" href="structbnx2__napi.html">bnx2_napi</a> {
<a name="l07604"></a>07604 <span class="preprocessor">#ifdef BNX2_NEW_NAPI</span>
<a name="l07605"></a>07605 <span class="preprocessor"></span>    <span class="keyword">struct </span>napi_struct  napi        ____cacheline_aligned;
<a name="l07606"></a>07606 <span class="preprocessor">#endif</span>
<a name="l07607"></a>07607 <span class="preprocessor"></span>    <span class="keyword">struct </span><a class="code" href="structbnx2.html">bnx2</a>     *bp;
<a name="l07608"></a>07608     <span class="keyword">union </span>{
<a name="l07609"></a>07609         <span class="keyword">struct </span><a class="code" href="structstatus__block.html">status_block</a>     *msi;
<a name="l07610"></a>07610         <span class="keyword">struct </span><a class="code" href="structstatus__block__msix.html">status_block_msix</a>    *msix;
<a name="l07611"></a>07611     } status_blk;
<a name="l07612"></a>07612     <span class="keyword">volatile</span> u16        *hw_tx_cons_ptr;
<a name="l07613"></a>07613     <span class="keyword">volatile</span> u16        *hw_rx_cons_ptr;
<a name="l07614"></a>07614     u32             last_status_idx;
<a name="l07615"></a>07615     u32         int_num;
<a name="l07616"></a>07616 
<a name="l07617"></a>07617     u32         cnic_tag;
<a name="l07618"></a>07618     <span class="keywordtype">int</span>         cnic_present;
<a name="l07619"></a>07619 
<a name="l07620"></a>07620     <span class="keyword">struct </span><a class="code" href="structbnx2__rx__ring__info.html">bnx2_rx_ring_info</a>    rx_ring;
<a name="l07621"></a>07621     <span class="keyword">struct </span><a class="code" href="structbnx2__tx__ring__info.html">bnx2_tx_ring_info</a>    tx_ring;
<a name="l07622"></a>07622 
<a name="l07623"></a>07623 <span class="preprocessor">#if defined(__VMKLNX__) &amp;&amp; defined(__VMKNETDDI_QUEUEOPS__)</span>
<a name="l07624"></a>07624 <span class="preprocessor"></span>    u8          rx_queue_allocated;
<a name="l07625"></a>07625     u8          tx_queue_allocated;
<a name="l07626"></a>07626     u8          rx_queue_active;
<a name="l07627"></a>07627     u8          tx_queue_active;
<a name="l07628"></a>07628 
<a name="l07629"></a>07629     vmknetddi_queueops_filter_class_t <span class="keyword">class</span>;
<a name="l07630"></a>07630     u16         vlan_id;
<a name="l07631"></a>07631     u8          mac_filter_addr[6];
<a name="l07632"></a>07632     u8          netq_flags;
<a name="l07633"></a>07633 <span class="preprocessor">#define BNX2_NETQ_FREE_TX_QUEUE_STATE   0x0001</span>
<a name="l07634"></a>07634 <span class="preprocessor"></span>    u8          netq_state;
<a name="l07635"></a>07635 <span class="preprocessor">#define BNX2_NETQ_SUSPENDED     0x0004</span>
<a name="l07636"></a>07636 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NETQ_RX_FILTER_APPLIED 0x0010</span>
<a name="l07637"></a>07637 <span class="preprocessor"></span>
<a name="l07638"></a>07638     u32         tx_packets_sent;
<a name="l07639"></a>07639     u32         tx_packets_processed;
<a name="l07640"></a>07640 
<a name="l07641"></a>07641     <span class="keyword">struct </span><a class="code" href="structnet__device__stats.html">net_device_stats</a> stats;
<a name="l07642"></a>07642 <span class="preprocessor">#endif</span>
<a name="l07643"></a>07643 <span class="preprocessor"></span>};
<a name="l07644"></a>07644 
<a name="l07645"></a>07645 <span class="preprocessor">#if defined(__VMKLNX__) &amp;&amp; defined(__VMKNETDDI_QUEUEOPS__)</span>
<a name="l07646"></a>07646 <span class="preprocessor"></span><span class="keyword">struct </span>netq_dma {
<a name="l07647"></a>07647     <span class="keywordtype">int</span>         num_pages;
<a name="l07648"></a>07648     <span class="keywordtype">void</span>            **pg_arr;
<a name="l07649"></a>07649     dma_addr_t      *pg_map_arr;
<a name="l07650"></a>07650     <span class="keywordtype">int</span>         pgtbl_size;
<a name="l07651"></a>07651     u32         *pgtbl;
<a name="l07652"></a>07652     dma_addr_t      pgtbl_map;
<a name="l07653"></a>07653 };
<a name="l07654"></a>07654 
<a name="l07655"></a>07655 <span class="keyword">struct </span>netq_ctx {
<a name="l07656"></a>07656     u32         cid;
<a name="l07657"></a>07657     <span class="keywordtype">void</span>            *ctx;
<a name="l07658"></a>07658     dma_addr_t      mapping;
<a name="l07659"></a>07659 };
<a name="l07660"></a>07660 <span class="preprocessor">#endif</span>
<a name="l07661"></a>07661 <span class="preprocessor"></span>
<a name="l07662"></a><a class="code" href="structbnx2.html">07662</a> <span class="keyword">struct </span><a class="code" href="structbnx2.html">bnx2</a> {
<a name="l07663"></a>07663     <span class="comment">/* Fields used in the tx and intr/napi performance paths are grouped */</span>
<a name="l07664"></a>07664     <span class="comment">/* together in the beginning of the structure. */</span>
<a name="l07665"></a>07665     <span class="keywordtype">void</span> __iomem        *regview;
<a name="l07666"></a>07666 
<a name="l07667"></a>07667     <span class="keyword">struct </span>net_device   *dev;
<a name="l07668"></a>07668     <span class="keyword">struct </span>pci_dev      *pdev;
<a name="l07669"></a>07669 
<a name="l07670"></a>07670     atomic_t        intr_sem;
<a name="l07671"></a>07671 
<a name="l07672"></a>07672     u32         flags;
<a name="l07673"></a>07673 <span class="preprocessor">#define BNX2_FLAG_PCIX          0x00000001</span>
<a name="l07674"></a>07674 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_FLAG_PCI_32BIT     0x00000002</span>
<a name="l07675"></a>07675 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_FLAG_MSIX_CAP      0x00000004</span>
<a name="l07676"></a>07676 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_FLAG_NO_WOL        0x00000008</span>
<a name="l07677"></a>07677 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_FLAG_USING_MSI     0x00000020</span>
<a name="l07678"></a>07678 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_FLAG_ASF_ENABLE        0x00000040</span>
<a name="l07679"></a>07679 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_FLAG_MSI_CAP       0x00000080</span>
<a name="l07680"></a>07680 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_FLAG_ONE_SHOT_MSI      0x00000100</span>
<a name="l07681"></a>07681 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_FLAG_PCIE          0x00000200</span>
<a name="l07682"></a>07682 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_FLAG_USING_MSIX        0x00000400</span>
<a name="l07683"></a>07683 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_FLAG_USING_MSI_OR_MSIX (BNX2_FLAG_USING_MSI | \</span>
<a name="l07684"></a>07684 <span class="preprocessor">                     BNX2_FLAG_USING_MSIX)</span>
<a name="l07685"></a>07685 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_FLAG_JUMBO_BROKEN      0x00000800</span>
<a name="l07686"></a>07686 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_FLAG_CAN_KEEP_VLAN     0x00001000</span>
<a name="l07687"></a>07687 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_FLAG_BROKEN_STATS      0x00002000</span>
<a name="l07688"></a>07688 <span class="preprocessor"></span>
<a name="l07689"></a>07689     <span class="keyword">struct </span><a class="code" href="structbnx2__napi.html">bnx2_napi</a>    bnx2_napi[BNX2_MAX_MSIX_VEC];
<a name="l07690"></a>07690 
<a name="l07691"></a>07691 <span class="preprocessor">#ifdef BCM_VLAN</span>
<a name="l07692"></a>07692 <span class="preprocessor"></span>    <span class="keyword">struct          </span>vlan_group *vlgrp;
<a name="l07693"></a>07693 <span class="preprocessor">#endif</span>
<a name="l07694"></a>07694 <span class="preprocessor"></span>
<a name="l07695"></a>07695     u32         rx_buf_use_size;    <span class="comment">/* useable size */</span>
<a name="l07696"></a>07696     u32         rx_buf_size;        <span class="comment">/* with alignment */</span>
<a name="l07697"></a>07697     u32         rx_copy_thresh;
<a name="l07698"></a>07698     u32         rx_jumbo_thresh;
<a name="l07699"></a>07699     u32         rx_max_ring_idx;
<a name="l07700"></a>07700     u32         rx_max_pg_ring_idx;
<a name="l07701"></a>07701 
<a name="l07702"></a>07702     u32         rx_csum;
<a name="l07703"></a>07703 
<a name="l07704"></a>07704     <span class="comment">/* TX constants */</span>
<a name="l07705"></a>07705     <span class="keywordtype">int</span>     tx_ring_size;
<a name="l07706"></a>07706     u32     tx_wake_thresh;
<a name="l07707"></a>07707 
<a name="l07708"></a>07708     <span class="keyword">struct </span><a class="code" href="structcnic__ops.html">cnic_ops</a>     *<a class="code" href="structcnic__ops.html">cnic_ops</a>;
<a name="l07709"></a>07709     <span class="keywordtype">void</span>            *cnic_data;
<a name="l07710"></a>07710 
<a name="l07711"></a>07711     <span class="comment">/* End of fields used in the performance code paths. */</span>
<a name="l07712"></a>07712 
<a name="l07713"></a>07713     <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span>        current_interval;
<a name="l07714"></a>07714 <span class="preprocessor">#define BNX2_TIMER_INTERVAL     HZ</span>
<a name="l07715"></a>07715 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_SERDES_AN_TIMEOUT      (HZ / 3)</span>
<a name="l07716"></a>07716 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_SERDES_FORCED_TIMEOUT  (HZ / 10)</span>
<a name="l07717"></a>07717 <span class="preprocessor"></span>
<a name="l07718"></a>07718     <span class="keyword">struct          </span>timer_list timer;
<a name="l07719"></a>07719 <span class="preprocessor">#if (LINUX_VERSION_CODE &gt;= 0x020600)</span>
<a name="l07720"></a>07720 <span class="preprocessor"></span>    <span class="keyword">struct </span>work_struct  reset_task;
<a name="l07721"></a>07721 <span class="preprocessor">#else</span>
<a name="l07722"></a>07722 <span class="preprocessor"></span>    <span class="keyword">struct </span>tq_struct    reset_task;
<a name="l07723"></a>07723 <span class="preprocessor">#endif</span>
<a name="l07724"></a>07724 <span class="preprocessor"></span>
<a name="l07725"></a>07725     <span class="comment">/* Used to synchronize phy accesses. */</span>
<a name="l07726"></a>07726     spinlock_t      phy_lock;
<a name="l07727"></a>07727     spinlock_t      indirect_lock;
<a name="l07728"></a>07728 
<a name="l07729"></a>07729     u32         phy_flags;
<a name="l07730"></a>07730 <span class="preprocessor">#define BNX2_PHY_FLAG_SERDES            0x00000001</span>
<a name="l07731"></a>07731 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PHY_FLAG_CRC_FIX           0x00000002</span>
<a name="l07732"></a>07732 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PHY_FLAG_PARALLEL_DETECT       0x00000004</span>
<a name="l07733"></a>07733 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PHY_FLAG_2_5G_CAPABLE      0x00000008</span>
<a name="l07734"></a>07734 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PHY_FLAG_INT_MODE_MASK     0x00000300</span>
<a name="l07735"></a>07735 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PHY_FLAG_INT_MODE_AUTO_POLLING 0x00000100</span>
<a name="l07736"></a>07736 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PHY_FLAG_INT_MODE_LINK_READY   0x00000200</span>
<a name="l07737"></a>07737 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PHY_FLAG_DIS_EARLY_DAC     0x00000400</span>
<a name="l07738"></a>07738 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PHY_FLAG_REMOTE_PHY_CAP        0x00000800</span>
<a name="l07739"></a>07739 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PHY_FLAG_FORCED_DOWN       0x00001000</span>
<a name="l07740"></a>07740 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PHY_FLAG_NO_PARALLEL       0x00002000</span>
<a name="l07741"></a>07741 <span class="preprocessor"></span>
<a name="l07742"></a>07742     u32         mii_bmcr;
<a name="l07743"></a>07743     u32         mii_bmsr;
<a name="l07744"></a>07744     u32         mii_bmsr1;
<a name="l07745"></a>07745     u32         mii_adv;
<a name="l07746"></a>07746     u32         mii_lpa;
<a name="l07747"></a>07747     u32         mii_up1;
<a name="l07748"></a>07748 
<a name="l07749"></a>07749     u32         chip_id;
<a name="l07750"></a>07750     <span class="comment">/* chip num:16-31, rev:12-15, metal:4-11, bond_id:0-3 */</span>
<a name="l07751"></a>07751 <span class="preprocessor">#define CHIP_NUM(bp)            (((bp)-&gt;chip_id) &amp; 0xffff0000)</span>
<a name="l07752"></a>07752 <span class="preprocessor"></span><span class="preprocessor">#define CHIP_NUM_5706           0x57060000</span>
<a name="l07753"></a>07753 <span class="preprocessor"></span><span class="preprocessor">#define CHIP_NUM_5708           0x57080000</span>
<a name="l07754"></a>07754 <span class="preprocessor"></span><span class="preprocessor">#define CHIP_NUM_5709           0x57090000</span>
<a name="l07755"></a>07755 <span class="preprocessor"></span>
<a name="l07756"></a>07756 <span class="preprocessor">#define CHIP_REV(bp)            (((bp)-&gt;chip_id) &amp; 0x0000f000)</span>
<a name="l07757"></a>07757 <span class="preprocessor"></span><span class="preprocessor">#define CHIP_REV_Ax         0x00000000</span>
<a name="l07758"></a>07758 <span class="preprocessor"></span><span class="preprocessor">#define CHIP_REV_Bx         0x00001000</span>
<a name="l07759"></a>07759 <span class="preprocessor"></span><span class="preprocessor">#define CHIP_REV_Cx         0x00002000</span>
<a name="l07760"></a>07760 <span class="preprocessor"></span>
<a name="l07761"></a>07761 <span class="preprocessor">#define CHIP_METAL(bp)          (((bp)-&gt;chip_id) &amp; 0x00000ff0)</span>
<a name="l07762"></a>07762 <span class="preprocessor"></span><span class="preprocessor">#define CHIP_BONDING(bp)        (((bp)-&gt;chip_id) &amp; 0x0000000f)</span>
<a name="l07763"></a>07763 <span class="preprocessor"></span>
<a name="l07764"></a>07764 <span class="preprocessor">#define CHIP_ID(bp)         (((bp)-&gt;chip_id) &amp; 0xfffffff0)</span>
<a name="l07765"></a>07765 <span class="preprocessor"></span><span class="preprocessor">#define CHIP_ID_5706_A0         0x57060000</span>
<a name="l07766"></a>07766 <span class="preprocessor"></span><span class="preprocessor">#define CHIP_ID_5706_A1         0x57060010</span>
<a name="l07767"></a>07767 <span class="preprocessor"></span><span class="preprocessor">#define CHIP_ID_5706_A2         0x57060020</span>
<a name="l07768"></a>07768 <span class="preprocessor"></span><span class="preprocessor">#define CHIP_ID_5708_A0         0x57080000</span>
<a name="l07769"></a>07769 <span class="preprocessor"></span><span class="preprocessor">#define CHIP_ID_5708_B0         0x57081000</span>
<a name="l07770"></a>07770 <span class="preprocessor"></span><span class="preprocessor">#define CHIP_ID_5708_B1         0x57081010</span>
<a name="l07771"></a>07771 <span class="preprocessor"></span><span class="preprocessor">#define CHIP_ID_5709_A0         0x57090000</span>
<a name="l07772"></a>07772 <span class="preprocessor"></span><span class="preprocessor">#define CHIP_ID_5709_A1         0x57090010</span>
<a name="l07773"></a>07773 <span class="preprocessor"></span>
<a name="l07774"></a>07774 <span class="preprocessor">#define CHIP_BOND_ID(bp)        (((bp)-&gt;chip_id) &amp; 0xf)</span>
<a name="l07775"></a>07775 <span class="preprocessor"></span>
<a name="l07776"></a>07776 <span class="comment">/* A serdes chip will have the first bit of the bond id set. */</span>
<a name="l07777"></a>07777 <span class="preprocessor">#define CHIP_BOND_ID_SERDES_BIT     0x01</span>
<a name="l07778"></a>07778 <span class="preprocessor"></span>
<a name="l07779"></a>07779     u32         phy_addr;
<a name="l07780"></a>07780     u32         phy_id;
<a name="l07781"></a>07781 
<a name="l07782"></a>07782     u16         bus_speed_mhz;
<a name="l07783"></a>07783     u8          wol;
<a name="l07784"></a>07784 
<a name="l07785"></a>07785     u8          index;
<a name="l07786"></a>07786 
<a name="l07787"></a>07787     u16         fw_wr_seq;
<a name="l07788"></a>07788     u16         fw_drv_pulse_wr_seq;
<a name="l07789"></a>07789 
<a name="l07790"></a>07790     <span class="keywordtype">int</span>         rx_max_ring;
<a name="l07791"></a>07791     <span class="keywordtype">int</span>         rx_ring_size;
<a name="l07792"></a>07792 
<a name="l07793"></a>07793     <span class="keywordtype">int</span>         rx_max_pg_ring;
<a name="l07794"></a>07794     <span class="keywordtype">int</span>         rx_pg_ring_size;
<a name="l07795"></a>07795 
<a name="l07796"></a>07796     u16         tx_quick_cons_trip;
<a name="l07797"></a>07797     u16         tx_quick_cons_trip_int;
<a name="l07798"></a>07798     u16         rx_quick_cons_trip;
<a name="l07799"></a>07799     u16         rx_quick_cons_trip_int;
<a name="l07800"></a>07800     u16         comp_prod_trip;
<a name="l07801"></a>07801     u16         comp_prod_trip_int;
<a name="l07802"></a>07802     u16         tx_ticks;
<a name="l07803"></a>07803     u16         tx_ticks_int;
<a name="l07804"></a>07804     u16         com_ticks;
<a name="l07805"></a>07805     u16         com_ticks_int;
<a name="l07806"></a>07806     u16         cmd_ticks;
<a name="l07807"></a>07807     u16         cmd_ticks_int;
<a name="l07808"></a>07808     u16         rx_ticks;
<a name="l07809"></a>07809     u16         rx_ticks_int;
<a name="l07810"></a>07810 
<a name="l07811"></a>07811     u32         stats_ticks;
<a name="l07812"></a>07812 
<a name="l07813"></a>07813     dma_addr_t      status_blk_mapping;
<a name="l07814"></a>07814 
<a name="l07815"></a>07815     <span class="keyword">struct </span><a class="code" href="structstatistics__block.html">statistics_block</a> *stats_blk;
<a name="l07816"></a>07816     dma_addr_t      stats_blk_mapping;
<a name="l07817"></a>07817 
<a name="l07818"></a>07818     <span class="keywordtype">int</span>         ctx_pages;
<a name="l07819"></a>07819     <span class="keywordtype">void</span>            *ctx_blk[4];
<a name="l07820"></a>07820     dma_addr_t      ctx_blk_mapping[4];
<a name="l07821"></a>07821 
<a name="l07822"></a>07822     u32         hc_cmd;
<a name="l07823"></a>07823     u32         rx_mode;
<a name="l07824"></a>07824 
<a name="l07825"></a>07825     u16         req_line_speed;
<a name="l07826"></a>07826     u8          req_duplex;
<a name="l07827"></a>07827 
<a name="l07828"></a>07828     u8          phy_port;
<a name="l07829"></a>07829     u8          link_up;
<a name="l07830"></a>07830 
<a name="l07831"></a>07831     u16         line_speed;
<a name="l07832"></a>07832     u8          duplex;
<a name="l07833"></a>07833     u8          flow_ctrl;  <span class="comment">/* actual flow ctrl settings */</span>
<a name="l07834"></a>07834                         <span class="comment">/* may be different from     */</span>
<a name="l07835"></a>07835                         <span class="comment">/* req_flow_ctrl if autoneg  */</span>
<a name="l07836"></a>07836 <span class="preprocessor">#ifndef FLOW_CTRL_TX</span>
<a name="l07837"></a>07837 <span class="preprocessor"></span><span class="preprocessor">#define FLOW_CTRL_TX        1</span>
<a name="l07838"></a>07838 <span class="preprocessor"></span><span class="preprocessor">#define FLOW_CTRL_RX        2</span>
<a name="l07839"></a>07839 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l07840"></a>07840 <span class="preprocessor"></span>
<a name="l07841"></a>07841     u32         advertising;
<a name="l07842"></a>07842 
<a name="l07843"></a>07843     u8          req_flow_ctrl;  <span class="comment">/* flow ctrl advertisement */</span>
<a name="l07844"></a>07844                         <span class="comment">/* settings or forced      */</span>
<a name="l07845"></a>07845                         <span class="comment">/* settings                */</span>
<a name="l07846"></a>07846     u8          autoneg;
<a name="l07847"></a>07847 <span class="preprocessor">#define AUTONEG_SPEED       1</span>
<a name="l07848"></a>07848 <span class="preprocessor"></span><span class="preprocessor">#define AUTONEG_FLOW_CTRL   2</span>
<a name="l07849"></a>07849 <span class="preprocessor"></span>
<a name="l07850"></a>07850     u8          loopback;
<a name="l07851"></a>07851 <span class="preprocessor">#define MAC_LOOPBACK        1</span>
<a name="l07852"></a>07852 <span class="preprocessor"></span><span class="preprocessor">#define PHY_LOOPBACK        2</span>
<a name="l07853"></a>07853 <span class="preprocessor"></span>
<a name="l07854"></a>07854     u8          serdes_an_pending;
<a name="l07855"></a>07855 
<a name="l07856"></a>07856     u8          mac_addr[8];
<a name="l07857"></a>07857 
<a name="l07858"></a>07858     u32         shmem_base;
<a name="l07859"></a>07859 
<a name="l07860"></a>07860     <span class="keywordtype">char</span>            <a class="code" href="structfw__version.html">fw_version</a>[32];
<a name="l07861"></a>07861 
<a name="l07862"></a>07862     <span class="keywordtype">int</span>         pm_cap;
<a name="l07863"></a>07863     <span class="keywordtype">int</span>         pcix_cap;
<a name="l07864"></a>07864 
<a name="l07865"></a>07865     <span class="keyword">struct </span><a class="code" href="structnet__device__stats.html">net_device_stats</a> net_stats;
<a name="l07866"></a>07866 
<a name="l07867"></a>07867     <span class="keyword">const</span> <span class="keyword">struct </span><a class="code" href="structflash__spec.html">flash_spec</a> *flash_info;
<a name="l07868"></a>07868     u32         flash_size;
<a name="l07869"></a>07869 
<a name="l07870"></a>07870     <span class="keywordtype">int</span>         status_stats_size;
<a name="l07871"></a>07871 
<a name="l07872"></a>07872     <span class="keyword">struct </span>z_stream_s   *strm;
<a name="l07873"></a>07873     <span class="keywordtype">void</span>            *gunzip_buf;
<a name="l07874"></a>07874 
<a name="l07875"></a>07875     <span class="keyword">struct </span><a class="code" href="structbnx2__irq.html">bnx2_irq</a>     irq_tbl[BNX2_MAX_MSIX_VEC];
<a name="l07876"></a>07876     <span class="keywordtype">int</span>         irq_nvecs;
<a name="l07877"></a>07877 
<a name="l07878"></a>07878     u8          num_tx_rings;
<a name="l07879"></a>07879     u8          num_rx_rings;
<a name="l07880"></a>07880 
<a name="l07881"></a>07881     u32             idle_chk_status_idx;
<a name="l07882"></a>07882 
<a name="l07883"></a>07883 <span class="preprocessor">#ifdef BCM_CNIC</span>
<a name="l07884"></a>07884 <span class="preprocessor"></span>    <span class="keyword">struct </span>mutex        cnic_lock;
<a name="l07885"></a>07885     <span class="keyword">struct </span><a class="code" href="structcnic__eth__dev.html">cnic_eth_dev</a> cnic_eth_dev;
<a name="l07886"></a>07886 <span class="preprocessor">#endif</span>
<a name="l07887"></a>07887 <span class="preprocessor"></span>
<a name="l07888"></a>07888 <span class="preprocessor">#if defined(__VMKLNX__) &amp;&amp; defined(__VMKNETDDI_QUEUEOPS__)</span>
<a name="l07889"></a>07889 <span class="preprocessor"></span>    u16         n_rx_queues_allocated;
<a name="l07890"></a>07890     u16         n_tx_queues_allocated;
<a name="l07891"></a>07891 
<a name="l07892"></a>07892     <span class="comment">/* KWQ/KCQ for NetQueue */</span>
<a name="l07893"></a>07893     u32         netq_kwq_cid_addr;
<a name="l07894"></a>07894     u32         netq_kcq_cid_addr;
<a name="l07895"></a>07895 
<a name="l07896"></a>07896     <span class="keyword">struct </span>netq_dma     netq_kwq_info;
<a name="l07897"></a>07897     <span class="keyword">struct </span>l2_kwqe      **netq_kwq;
<a name="l07898"></a>07898 
<a name="l07899"></a>07899     u16         netq_kwq_prod_idx;
<a name="l07900"></a>07900     u32         netq_kwq_io_addr;
<a name="l07901"></a>07901 
<a name="l07902"></a>07902     u16         netq_kwq_con_idx;
<a name="l07903"></a>07903 
<a name="l07904"></a>07904     <span class="keyword">struct </span>netq_dma     netq_kcq_info;
<a name="l07905"></a>07905     <span class="keyword">struct </span>l2_kcqe      **netq_kcq;
<a name="l07906"></a>07906 
<a name="l07907"></a>07907     u16         netq_kcq_prod_idx;
<a name="l07908"></a>07908     u32         netq_kcq_io_addr;
<a name="l07909"></a>07909 
<a name="l07910"></a>07910     u32         netq_last_status_idx;
<a name="l07911"></a>07911 
<a name="l07912"></a>07912 <span class="preprocessor">#define BNX2_NETQ_MAX_COMPLETED_KCQE    8</span>
<a name="l07913"></a>07913 <span class="preprocessor"></span>    <span class="keyword">struct </span>l2_kcqe      *netq_completed_kcq[BNX2_NETQ_MAX_COMPLETED_KCQE];
<a name="l07914"></a>07914 
<a name="l07915"></a>07915     u8          netq_flags;
<a name="l07916"></a>07916     u8          netq_enabled;
<a name="l07917"></a>07917     u8          netq_state;
<a name="l07918"></a>07918 <span class="preprocessor">#define BNX2_NETQ_HW_OPENED     0x0001</span>
<a name="l07919"></a>07919 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NETQ_HW_STARTED        0x0002</span>
<a name="l07920"></a>07920 <span class="preprocessor"></span>    u8          reserved1[1];
<a name="l07921"></a>07921 
<a name="l07922"></a>07922     wait_queue_head_t   netq_wait;
<a name="l07923"></a>07923 <span class="preprocessor">#endif</span>
<a name="l07924"></a>07924 <span class="preprocessor"></span>    u8          reset_failed;
<a name="l07925"></a>07925 };
<a name="l07926"></a>07926 
<a name="l07927"></a>07927 <span class="preprocessor">#define REG_RD(bp, offset)                  \</span>
<a name="l07928"></a>07928 <span class="preprocessor">    readl(bp-&gt;regview + offset)</span>
<a name="l07929"></a>07929 <span class="preprocessor"></span>
<a name="l07930"></a>07930 <span class="preprocessor">#define REG_WR(bp, offset, val)                 \</span>
<a name="l07931"></a>07931 <span class="preprocessor">    writel(val, bp-&gt;regview + offset)</span>
<a name="l07932"></a>07932 <span class="preprocessor"></span>
<a name="l07933"></a>07933 <span class="preprocessor">#define REG_WR16(bp, offset, val)               \</span>
<a name="l07934"></a>07934 <span class="preprocessor">    writew(val, bp-&gt;regview + offset)</span>
<a name="l07935"></a>07935 <span class="preprocessor"></span>
<a name="l07936"></a><a class="code" href="structcpu__reg.html">07936</a> <span class="keyword">struct </span><a class="code" href="structcpu__reg.html">cpu_reg</a> {
<a name="l07937"></a>07937     u32 mode;
<a name="l07938"></a>07938     u32 mode_value_halt;
<a name="l07939"></a>07939     u32 mode_value_sstep;
<a name="l07940"></a>07940 
<a name="l07941"></a>07941     u32 <a class="code" href="structstate.html">state</a>;
<a name="l07942"></a>07942     u32 state_value_clear;
<a name="l07943"></a>07943 
<a name="l07944"></a>07944     u32 gpr0;
<a name="l07945"></a>07945     u32 evmask;
<a name="l07946"></a>07946     u32 pc;
<a name="l07947"></a>07947     u32 inst;
<a name="l07948"></a>07948     u32 bp;
<a name="l07949"></a>07949 
<a name="l07950"></a>07950     u32 spad_base;
<a name="l07951"></a>07951 
<a name="l07952"></a>07952     u32 mips_view_base;
<a name="l07953"></a>07953 };
<a name="l07954"></a>07954 
<a name="l07955"></a><a class="code" href="structfw__info.html">07955</a> <span class="keyword">struct </span><a class="code" href="structfw__info.html">fw_info</a> {
<a name="l07956"></a>07956     <span class="keyword">const</span> u32 ver_major;
<a name="l07957"></a>07957     <span class="keyword">const</span> u32 ver_minor;
<a name="l07958"></a>07958     <span class="keyword">const</span> u32 ver_fix;
<a name="l07959"></a>07959 
<a name="l07960"></a>07960     <span class="keyword">const</span> u32 start_addr;
<a name="l07961"></a>07961 
<a name="l07962"></a>07962     <span class="comment">/* Text section. */</span>
<a name="l07963"></a>07963     <span class="keyword">const</span> u32 text_addr;
<a name="l07964"></a>07964     <span class="keyword">const</span> u32 text_len;
<a name="l07965"></a>07965     <span class="keyword">const</span> u32 text_index;
<a name="l07966"></a>07966     __le32 *text;
<a name="l07967"></a>07967     <span class="keyword">const</span> u8 *gz_text;
<a name="l07968"></a>07968     <span class="keyword">const</span> u32 gz_text_len;
<a name="l07969"></a>07969 
<a name="l07970"></a>07970     <span class="comment">/* Data section. */</span>
<a name="l07971"></a>07971     <span class="keyword">const</span> u32 data_addr;
<a name="l07972"></a>07972     <span class="keyword">const</span> u32 data_len;
<a name="l07973"></a>07973     <span class="keyword">const</span> u32 data_index;
<a name="l07974"></a>07974     <span class="keyword">const</span> u32 *data;
<a name="l07975"></a>07975 
<a name="l07976"></a>07976     <span class="comment">/* SBSS section. */</span>
<a name="l07977"></a>07977     <span class="keyword">const</span> u32 sbss_addr;
<a name="l07978"></a>07978     <span class="keyword">const</span> u32 sbss_len;
<a name="l07979"></a>07979     <span class="keyword">const</span> u32 sbss_index;
<a name="l07980"></a>07980 
<a name="l07981"></a>07981     <span class="comment">/* BSS section. */</span>
<a name="l07982"></a>07982     <span class="keyword">const</span> u32 bss_addr;
<a name="l07983"></a>07983     <span class="keyword">const</span> u32 bss_len;
<a name="l07984"></a>07984     <span class="keyword">const</span> u32 bss_index;
<a name="l07985"></a>07985 
<a name="l07986"></a>07986     <span class="comment">/* Read-only section. */</span>
<a name="l07987"></a>07987     <span class="keyword">const</span> u32 rodata_addr;
<a name="l07988"></a>07988     <span class="keyword">const</span> u32 rodata_len;
<a name="l07989"></a>07989     <span class="keyword">const</span> u32 rodata_index;
<a name="l07990"></a>07990     <span class="keyword">const</span> u32 *rodata;
<a name="l07991"></a>07991 };
<a name="l07992"></a>07992 
<a name="l07993"></a>07993 <span class="preprocessor">#define RV2P_P1_FIXUP_PAGE_SIZE_IDX     0</span>
<a name="l07994"></a>07994 <span class="preprocessor"></span><span class="preprocessor">#define RV2P_BD_PAGE_SIZE_MSK           0xffff</span>
<a name="l07995"></a>07995 <span class="preprocessor"></span><span class="preprocessor">#define RV2P_BD_PAGE_SIZE           ((BCM_PAGE_SIZE / 16) - 1)</span>
<a name="l07996"></a>07996 <span class="preprocessor"></span>
<a name="l07997"></a>07997 <span class="preprocessor">#define RV2P_PROC1                              0</span>
<a name="l07998"></a>07998 <span class="preprocessor"></span><span class="preprocessor">#define RV2P_PROC2                              1</span>
<a name="l07999"></a>07999 <span class="preprocessor"></span>
<a name="l08000"></a>08000 
<a name="l08001"></a>08001 <span class="comment">/* This value (in milliseconds) determines the frequency of the driver</span>
<a name="l08002"></a>08002 <span class="comment"> * issuing the PULSE message code.  The firmware monitors this periodic</span>
<a name="l08003"></a>08003 <span class="comment"> * pulse to determine when to switch to an OS-absent mode. */</span>
<a name="l08004"></a>08004 <span class="preprocessor">#define BNX2_DRV_PULSE_PERIOD_MS                 250</span>
<a name="l08005"></a>08005 <span class="preprocessor"></span>
<a name="l08006"></a>08006 <span class="comment">/* This value (in milliseconds) determines how long the driver should</span>
<a name="l08007"></a>08007 <span class="comment"> * wait for an acknowledgement from the firmware before timing out.  Once</span>
<a name="l08008"></a>08008 <span class="comment"> * the firmware has timed out, the driver will assume there is no firmware</span>
<a name="l08009"></a>08009 <span class="comment"> * running and there won&#39;t be any firmware-driver synchronization during a</span>
<a name="l08010"></a>08010 <span class="comment"> * driver reset. */</span>
<a name="l08011"></a>08011 <span class="preprocessor">#define BNX2_FW_ACK_TIME_OUT_MS         1000</span>
<a name="l08012"></a>08012 <span class="preprocessor"></span>
<a name="l08013"></a>08013 
<a name="l08014"></a>08014 <span class="preprocessor">#define BNX2_DRV_RESET_SIGNATURE        0x00000000</span>
<a name="l08015"></a>08015 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DRV_RESET_SIGNATURE_MAGIC       0x4841564b </span><span class="comment">/* HAVK */</span>
<a name="l08016"></a>08016 <span class="comment">//#define DRV_RESET_SIGNATURE_MAGIC      0x47495352 /* RSIG */</span>
<a name="l08017"></a>08017 
<a name="l08018"></a>08018 <span class="preprocessor">#define BNX2_DRV_MB             0x00000004</span>
<a name="l08019"></a>08019 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DRV_MSG_CODE            0xff000000</span>
<a name="l08020"></a>08020 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DRV_MSG_CODE_RESET          0x01000000</span>
<a name="l08021"></a>08021 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DRV_MSG_CODE_UNLOAD         0x02000000</span>
<a name="l08022"></a>08022 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DRV_MSG_CODE_SHUTDOWN       0x03000000</span>
<a name="l08023"></a>08023 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DRV_MSG_CODE_SUSPEND_WOL        0x04000000</span>
<a name="l08024"></a>08024 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DRV_MSG_CODE_FW_TIMEOUT         0x05000000</span>
<a name="l08025"></a>08025 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DRV_MSG_CODE_PULSE          0x06000000</span>
<a name="l08026"></a>08026 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DRV_MSG_CODE_DIAG           0x07000000</span>
<a name="l08027"></a>08027 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DRV_MSG_CODE_SUSPEND_NO_WOL     0x09000000</span>
<a name="l08028"></a>08028 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DRV_MSG_CODE_UNLOAD_LNK_DN      0x0b000000</span>
<a name="l08029"></a>08029 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DRV_MSG_CODE_KEEP_VLAN_UPDATE   0x0d000000</span>
<a name="l08030"></a>08030 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DRV_MSG_CODE_CMD_SET_LINK       0x10000000</span>
<a name="l08031"></a>08031 <span class="preprocessor"></span>
<a name="l08032"></a>08032 <span class="preprocessor">#define BNX2_DRV_MSG_DATA            0x00ff0000</span>
<a name="l08033"></a>08033 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DRV_MSG_DATA_WAIT0          0x00010000</span>
<a name="l08034"></a>08034 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DRV_MSG_DATA_WAIT1          0x00020000</span>
<a name="l08035"></a>08035 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DRV_MSG_DATA_WAIT2          0x00030000</span>
<a name="l08036"></a>08036 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DRV_MSG_DATA_WAIT3          0x00040000</span>
<a name="l08037"></a>08037 <span class="preprocessor"></span>
<a name="l08038"></a>08038 <span class="preprocessor">#define BNX2_DRV_MSG_SEQ             0x0000ffff</span>
<a name="l08039"></a>08039 <span class="preprocessor"></span>
<a name="l08040"></a>08040 <span class="preprocessor">#define BNX2_FW_MB              0x00000008</span>
<a name="l08041"></a>08041 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_FW_MSG_ACK              0x0000ffff</span>
<a name="l08042"></a>08042 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_FW_MSG_STATUS_MASK          0x00ff0000</span>
<a name="l08043"></a>08043 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_FW_MSG_STATUS_OK            0x00000000</span>
<a name="l08044"></a>08044 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_FW_MSG_STATUS_FAILURE       0x00ff0000</span>
<a name="l08045"></a>08045 <span class="preprocessor"></span>
<a name="l08046"></a>08046 <span class="preprocessor">#define BNX2_LINK_STATUS            0x0000000c</span>
<a name="l08047"></a>08047 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_LINK_STATUS_INIT_VALUE      0xffffffff</span>
<a name="l08048"></a>08048 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_LINK_STATUS_LINK_UP         0x1</span>
<a name="l08049"></a>08049 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_LINK_STATUS_LINK_DOWN       0x0</span>
<a name="l08050"></a>08050 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_LINK_STATUS_SPEED_MASK      0x1e</span>
<a name="l08051"></a>08051 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_LINK_STATUS_AN_INCOMPLETE       (0&lt;&lt;1)</span>
<a name="l08052"></a>08052 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_LINK_STATUS_10HALF          (1&lt;&lt;1)</span>
<a name="l08053"></a>08053 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_LINK_STATUS_10FULL          (2&lt;&lt;1)</span>
<a name="l08054"></a>08054 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_LINK_STATUS_100HALF         (3&lt;&lt;1)</span>
<a name="l08055"></a>08055 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_LINK_STATUS_100BASE_T4      (4&lt;&lt;1)</span>
<a name="l08056"></a>08056 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_LINK_STATUS_100FULL         (5&lt;&lt;1)</span>
<a name="l08057"></a>08057 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_LINK_STATUS_1000HALF        (6&lt;&lt;1)</span>
<a name="l08058"></a>08058 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_LINK_STATUS_1000FULL        (7&lt;&lt;1)</span>
<a name="l08059"></a>08059 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_LINK_STATUS_2500HALF        (8&lt;&lt;1)</span>
<a name="l08060"></a>08060 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_LINK_STATUS_2500FULL        (9&lt;&lt;1)</span>
<a name="l08061"></a>08061 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_LINK_STATUS_AN_ENABLED      (1&lt;&lt;5)</span>
<a name="l08062"></a>08062 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_LINK_STATUS_AN_COMPLETE         (1&lt;&lt;6)</span>
<a name="l08063"></a>08063 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_LINK_STATUS_PARALLEL_DET        (1&lt;&lt;7)</span>
<a name="l08064"></a>08064 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_LINK_STATUS_RESERVED        (1&lt;&lt;8)</span>
<a name="l08065"></a>08065 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_LINK_STATUS_PARTNER_AD_1000FULL     (1&lt;&lt;9)</span>
<a name="l08066"></a>08066 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_LINK_STATUS_PARTNER_AD_1000HALF     (1&lt;&lt;10)</span>
<a name="l08067"></a>08067 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_LINK_STATUS_PARTNER_AD_100BT4   (1&lt;&lt;11)</span>
<a name="l08068"></a>08068 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_LINK_STATUS_PARTNER_AD_100FULL  (1&lt;&lt;12)</span>
<a name="l08069"></a>08069 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_LINK_STATUS_PARTNER_AD_100HALF  (1&lt;&lt;13)</span>
<a name="l08070"></a>08070 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_LINK_STATUS_PARTNER_AD_10FULL   (1&lt;&lt;14)</span>
<a name="l08071"></a>08071 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_LINK_STATUS_PARTNER_AD_10HALF   (1&lt;&lt;15)</span>
<a name="l08072"></a>08072 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_LINK_STATUS_TX_FC_ENABLED       (1&lt;&lt;16)</span>
<a name="l08073"></a>08073 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_LINK_STATUS_RX_FC_ENABLED       (1&lt;&lt;17)</span>
<a name="l08074"></a>08074 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_LINK_STATUS_PARTNER_SYM_PAUSE_CAP   (1&lt;&lt;18)</span>
<a name="l08075"></a>08075 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_LINK_STATUS_PARTNER_ASYM_PAUSE_CAP  (1&lt;&lt;19)</span>
<a name="l08076"></a>08076 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_LINK_STATUS_SERDES_LINK         (1&lt;&lt;20)</span>
<a name="l08077"></a>08077 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_LINK_STATUS_PARTNER_AD_2500FULL     (1&lt;&lt;21)</span>
<a name="l08078"></a>08078 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_LINK_STATUS_PARTNER_AD_2500HALF     (1&lt;&lt;22)</span>
<a name="l08079"></a>08079 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_LINK_STATUS_HEART_BEAT_EXPIRED  (1&lt;&lt;31)</span>
<a name="l08080"></a>08080 <span class="preprocessor"></span>
<a name="l08081"></a>08081 <span class="preprocessor">#define BNX2_DRV_PULSE_MB           0x00000010</span>
<a name="l08082"></a>08082 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DRV_PULSE_SEQ_MASK          0x00007fff</span>
<a name="l08083"></a>08083 <span class="preprocessor"></span>
<a name="l08084"></a>08084 <span class="comment">/* Indicate to the firmware not to go into the</span>
<a name="l08085"></a>08085 <span class="comment"> * OS absent when it is not getting driver pulse.</span>
<a name="l08086"></a>08086 <span class="comment"> * This is used for debugging. */</span>
<a name="l08087"></a>08087 <span class="preprocessor">#define BNX2_DRV_MSG_DATA_PULSE_CODE_ALWAYS_ALIVE    0x00080000</span>
<a name="l08088"></a>08088 <span class="preprocessor"></span>
<a name="l08089"></a>08089 <span class="preprocessor">#define BNX2_DRV_MB_ARG0            0x00000014</span>
<a name="l08090"></a>08090 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NETLINK_SET_LINK_SPEED_10HALF   (1&lt;&lt;0)</span>
<a name="l08091"></a>08091 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NETLINK_SET_LINK_SPEED_10FULL   (1&lt;&lt;1)</span>
<a name="l08092"></a>08092 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NETLINK_SET_LINK_SPEED_10       \</span>
<a name="l08093"></a>08093 <span class="preprocessor">    (BNX2_NETLINK_SET_LINK_SPEED_10HALF |    \</span>
<a name="l08094"></a>08094 <span class="preprocessor">     BNX2_NETLINK_SET_LINK_SPEED_10FULL)</span>
<a name="l08095"></a>08095 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NETLINK_SET_LINK_SPEED_100HALF  (1&lt;&lt;2)</span>
<a name="l08096"></a>08096 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NETLINK_SET_LINK_SPEED_100FULL  (1&lt;&lt;3)</span>
<a name="l08097"></a>08097 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NETLINK_SET_LINK_SPEED_100      \</span>
<a name="l08098"></a>08098 <span class="preprocessor">    (BNX2_NETLINK_SET_LINK_SPEED_100HALF |   \</span>
<a name="l08099"></a>08099 <span class="preprocessor">     BNX2_NETLINK_SET_LINK_SPEED_100FULL)</span>
<a name="l08100"></a>08100 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NETLINK_SET_LINK_SPEED_1GHALF   (1&lt;&lt;4)</span>
<a name="l08101"></a>08101 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NETLINK_SET_LINK_SPEED_1GFULL   (1&lt;&lt;5)</span>
<a name="l08102"></a>08102 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NETLINK_SET_LINK_SPEED_2G5HALF  (1&lt;&lt;6)</span>
<a name="l08103"></a>08103 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NETLINK_SET_LINK_SPEED_2G5FULL  (1&lt;&lt;7)</span>
<a name="l08104"></a>08104 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NETLINK_SET_LINK_SPEED_10GHALF  (1&lt;&lt;8)</span>
<a name="l08105"></a>08105 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NETLINK_SET_LINK_SPEED_10GFULL  (1&lt;&lt;9)</span>
<a name="l08106"></a>08106 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NETLINK_SET_LINK_ENABLE_AUTONEG     (1&lt;&lt;10)</span>
<a name="l08107"></a>08107 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NETLINK_SET_LINK_PHY_APP_REMOTE     (1&lt;&lt;11)</span>
<a name="l08108"></a>08108 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NETLINK_SET_LINK_FC_SYM_PAUSE   (1&lt;&lt;12)</span>
<a name="l08109"></a>08109 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NETLINK_SET_LINK_FC_ASYM_PAUSE  (1&lt;&lt;13)</span>
<a name="l08110"></a>08110 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NETLINK_SET_LINK_ETH_AT_WIRESPEED   (1&lt;&lt;14)</span>
<a name="l08111"></a>08111 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_NETLINK_SET_LINK_PHY_RESET      (1&lt;&lt;15)</span>
<a name="l08112"></a>08112 <span class="preprocessor"></span>
<a name="l08113"></a>08113 <span class="preprocessor">#define BNX2_DEV_INFO_SIGNATURE         0x00000020</span>
<a name="l08114"></a>08114 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DEV_INFO_SIGNATURE_MAGIC        0x44564900</span>
<a name="l08115"></a>08115 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DEV_INFO_SIGNATURE_MAGIC_MASK   0xffffff00</span>
<a name="l08116"></a>08116 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DEV_INFO_FEATURE_CFG_VALID      0x01</span>
<a name="l08117"></a>08117 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DEV_INFO_SECONDARY_PORT         0x80</span>
<a name="l08118"></a>08118 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DEV_INFO_DRV_ALWAYS_ALIVE       0x40</span>
<a name="l08119"></a>08119 <span class="preprocessor"></span>
<a name="l08120"></a>08120 <span class="preprocessor">#define BNX2_SHARED_HW_CFG_PART_NUM     0x00000024</span>
<a name="l08121"></a>08121 <span class="preprocessor"></span>
<a name="l08122"></a>08122 <span class="preprocessor">#define BNX2_SHARED_HW_CFG_POWER_DISSIPATED 0x00000034</span>
<a name="l08123"></a>08123 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_SHARED_HW_CFG_POWER_STATE_D3_MASK   0xff000000</span>
<a name="l08124"></a>08124 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_SHARED_HW_CFG_POWER_STATE_D2_MASK   0xff0000</span>
<a name="l08125"></a>08125 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_SHARED_HW_CFG_POWER_STATE_D1_MASK   0xff00</span>
<a name="l08126"></a>08126 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_SHARED_HW_CFG_POWER_STATE_D0_MASK   0xff</span>
<a name="l08127"></a>08127 <span class="preprocessor"></span>
<a name="l08128"></a>08128 <span class="preprocessor">#define BNX2_SHARED_HW_CFG POWER_CONSUMED   0x00000038</span>
<a name="l08129"></a>08129 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_SHARED_HW_CFG_CONFIG       0x0000003c</span>
<a name="l08130"></a>08130 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_SHARED_HW_CFG_DESIGN_NIC        0</span>
<a name="l08131"></a>08131 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_SHARED_HW_CFG_DESIGN_LOM        0x1</span>
<a name="l08132"></a>08132 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_SHARED_HW_CFG_PHY_COPPER        0</span>
<a name="l08133"></a>08133 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_SHARED_HW_CFG_PHY_FIBER         0x2</span>
<a name="l08134"></a>08134 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_SHARED_HW_CFG_PHY_2_5G      0x20</span>
<a name="l08135"></a>08135 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_SHARED_HW_CFG_PHY_BACKPLANE     0x40</span>
<a name="l08136"></a>08136 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_SHARED_HW_CFG_LED_MODE_SHIFT_BITS   8</span>
<a name="l08137"></a>08137 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_SHARED_HW_CFG_LED_MODE_MASK     0x300</span>
<a name="l08138"></a>08138 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_SHARED_HW_CFG_LED_MODE_MAC      0</span>
<a name="l08139"></a>08139 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_SHARED_HW_CFG_LED_MODE_GPHY1    0x100</span>
<a name="l08140"></a>08140 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_SHARED_HW_CFG_LED_MODE_GPHY2    0x200</span>
<a name="l08141"></a>08141 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_SHARED_HW_CFG_GIG_LINK_ON_VAUX  0x8000</span>
<a name="l08142"></a>08142 <span class="preprocessor"></span>
<a name="l08143"></a>08143 <span class="preprocessor">#define BNX2_SHARED_HW_CFG_CONFIG2      0x00000040</span>
<a name="l08144"></a>08144 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_SHARED_HW_CFG2_NVM_SIZE_MASK    0x00fff000</span>
<a name="l08145"></a>08145 <span class="preprocessor"></span>
<a name="l08146"></a>08146 <span class="preprocessor">#define BNX2_DEV_INFO_BC_REV            0x0000004c</span>
<a name="l08147"></a>08147 <span class="preprocessor"></span>
<a name="l08148"></a>08148 <span class="preprocessor">#define BNX2_PORT_HW_CFG_MAC_UPPER      0x00000050</span>
<a name="l08149"></a>08149 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PORT_HW_CFG_UPPERMAC_MASK       0xffff</span>
<a name="l08150"></a>08150 <span class="preprocessor"></span>
<a name="l08151"></a>08151 <span class="preprocessor">#define BNX2_PORT_HW_CFG_MAC_LOWER      0x00000054</span>
<a name="l08152"></a>08152 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PORT_HW_CFG_CONFIG         0x00000058</span>
<a name="l08153"></a>08153 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PORT_HW_CFG_CFG_TXCTL3_MASK     0x0000ffff</span>
<a name="l08154"></a>08154 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PORT_HW_CFG_CFG_DFLT_LINK_MASK  0x001f0000</span>
<a name="l08155"></a>08155 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PORT_HW_CFG_CFG_DFLT_LINK_AN    0x00000000</span>
<a name="l08156"></a>08156 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PORT_HW_CFG_CFG_DFLT_LINK_1G    0x00030000</span>
<a name="l08157"></a>08157 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PORT_HW_CFG_CFG_DFLT_LINK_2_5G  0x00040000</span>
<a name="l08158"></a>08158 <span class="preprocessor"></span>
<a name="l08159"></a>08159 <span class="preprocessor">#define BNX2_PORT_HW_CFG_IMD_MAC_A_UPPER    0x00000068</span>
<a name="l08160"></a>08160 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PORT_HW_CFG_IMD_MAC_A_LOWER    0x0000006c</span>
<a name="l08161"></a>08161 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PORT_HW_CFG_IMD_MAC_B_UPPER    0x00000070</span>
<a name="l08162"></a>08162 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PORT_HW_CFG_IMD_MAC_B_LOWER    0x00000074</span>
<a name="l08163"></a>08163 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PORT_HW_CFG_ISCSI_MAC_UPPER    0x00000078</span>
<a name="l08164"></a>08164 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PORT_HW_CFG_ISCSI_MAC_LOWER    0x0000007c</span>
<a name="l08165"></a>08165 <span class="preprocessor"></span>
<a name="l08166"></a>08166 <span class="preprocessor">#define BNX2_DEV_INFO_PER_PORT_HW_CONFIG2   0x000000b4</span>
<a name="l08167"></a>08167 <span class="preprocessor"></span>
<a name="l08168"></a>08168 <span class="preprocessor">#define BNX2_DEV_INFO_FORMAT_REV        0x000000c4</span>
<a name="l08169"></a>08169 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DEV_INFO_FORMAT_REV_MASK        0xff000000</span>
<a name="l08170"></a>08170 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DEV_INFO_FORMAT_REV_ID      (&#39;A&#39; &lt;&lt; 24)</span>
<a name="l08171"></a>08171 <span class="preprocessor"></span>
<a name="l08172"></a>08172 <span class="preprocessor">#define BNX2_SHARED_FEATURE         0x000000c8</span>
<a name="l08173"></a>08173 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_SHARED_FEATURE_MASK         0xffffffff</span>
<a name="l08174"></a>08174 <span class="preprocessor"></span>
<a name="l08175"></a>08175 <span class="preprocessor">#define BNX2_PORT_FEATURE           0x000000d8</span>
<a name="l08176"></a>08176 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PORT2_FEATURE          0x00000014c</span>
<a name="l08177"></a>08177 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PORT_FEATURE_WOL_ENABLED        0x01000000</span>
<a name="l08178"></a>08178 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PORT_FEATURE_MBA_ENABLED        0x02000000</span>
<a name="l08179"></a>08179 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PORT_FEATURE_ASF_ENABLED        0x04000000</span>
<a name="l08180"></a>08180 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PORT_FEATURE_IMD_ENABLED        0x08000000</span>
<a name="l08181"></a>08181 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PORT_FEATURE_BAR1_SIZE_MASK     0xf</span>
<a name="l08182"></a>08182 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PORT_FEATURE_BAR1_SIZE_DISABLED     0x0</span>
<a name="l08183"></a>08183 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PORT_FEATURE_BAR1_SIZE_64K      0x1</span>
<a name="l08184"></a>08184 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PORT_FEATURE_BAR1_SIZE_128K     0x2</span>
<a name="l08185"></a>08185 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PORT_FEATURE_BAR1_SIZE_256K     0x3</span>
<a name="l08186"></a>08186 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PORT_FEATURE_BAR1_SIZE_512K     0x4</span>
<a name="l08187"></a>08187 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PORT_FEATURE_BAR1_SIZE_1M       0x5</span>
<a name="l08188"></a>08188 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PORT_FEATURE_BAR1_SIZE_2M       0x6</span>
<a name="l08189"></a>08189 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PORT_FEATURE_BAR1_SIZE_4M       0x7</span>
<a name="l08190"></a>08190 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PORT_FEATURE_BAR1_SIZE_8M       0x8</span>
<a name="l08191"></a>08191 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PORT_FEATURE_BAR1_SIZE_16M      0x9</span>
<a name="l08192"></a>08192 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PORT_FEATURE_BAR1_SIZE_32M      0xa</span>
<a name="l08193"></a>08193 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PORT_FEATURE_BAR1_SIZE_64M      0xb</span>
<a name="l08194"></a>08194 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PORT_FEATURE_BAR1_SIZE_128M     0xc</span>
<a name="l08195"></a>08195 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PORT_FEATURE_BAR1_SIZE_256M     0xd</span>
<a name="l08196"></a>08196 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PORT_FEATURE_BAR1_SIZE_512M     0xe</span>
<a name="l08197"></a>08197 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PORT_FEATURE_BAR1_SIZE_1G       0xf</span>
<a name="l08198"></a>08198 <span class="preprocessor"></span>
<a name="l08199"></a>08199 <span class="preprocessor">#define BNX2_PORT_FEATURE_WOL           0xdc</span>
<a name="l08200"></a>08200 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PORT2_FEATURE_WOL          0x150</span>
<a name="l08201"></a>08201 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PORT_FEATURE_WOL_DEFAULT_SHIFT_BITS     4</span>
<a name="l08202"></a>08202 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PORT_FEATURE_WOL_DEFAULT_MASK   0x30</span>
<a name="l08203"></a>08203 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PORT_FEATURE_WOL_DEFAULT_DISABLE    0</span>
<a name="l08204"></a>08204 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PORT_FEATURE_WOL_DEFAULT_MAGIC  0x10</span>
<a name="l08205"></a>08205 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PORT_FEATURE_WOL_DEFAULT_ACPI   0x20</span>
<a name="l08206"></a>08206 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PORT_FEATURE_WOL_DEFAULT_MAGIC_AND_ACPI     0x30</span>
<a name="l08207"></a>08207 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PORT_FEATURE_WOL_LINK_SPEED_MASK    0xf</span>
<a name="l08208"></a>08208 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PORT_FEATURE_WOL_LINK_SPEED_AUTONEG     0</span>
<a name="l08209"></a>08209 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PORT_FEATURE_WOL_LINK_SPEED_10HALF  1</span>
<a name="l08210"></a>08210 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PORT_FEATURE_WOL_LINK_SPEED_10FULL  2</span>
<a name="l08211"></a>08211 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PORT_FEATURE_WOL_LINK_SPEED_100HALF 3</span>
<a name="l08212"></a>08212 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PORT_FEATURE_WOL_LINK_SPEED_100FULL 4</span>
<a name="l08213"></a>08213 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PORT_FEATURE_WOL_LINK_SPEED_1000HALF    5</span>
<a name="l08214"></a>08214 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PORT_FEATURE_WOL_LINK_SPEED_1000FULL    6</span>
<a name="l08215"></a>08215 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PORT_FEATURE_WOL_AUTONEG_ADVERTISE_1000     0x40</span>
<a name="l08216"></a>08216 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PORT_FEATURE_WOL_RESERVED_PAUSE_CAP 0x400</span>
<a name="l08217"></a>08217 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PORT_FEATURE_WOL_RESERVED_ASYM_PAUSE_CAP    0x800</span>
<a name="l08218"></a>08218 <span class="preprocessor"></span>
<a name="l08219"></a>08219 <span class="preprocessor">#define BNX2_PORT_FEATURE_MBA           0xe0</span>
<a name="l08220"></a>08220 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PORT2_FEATURE_MBA          0x154</span>
<a name="l08221"></a>08221 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PORT_FEATURE_MBA_BOOT_AGENT_TYPE_SHIFT_BITS     0</span>
<a name="l08222"></a>08222 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PORT_FEATURE_MBA_BOOT_AGENT_TYPE_MASK   0x3</span>
<a name="l08223"></a>08223 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PORT_FEATURE_MBA_BOOT_AGENT_TYPE_PXE    0</span>
<a name="l08224"></a>08224 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PORT_FEATURE_MBA_BOOT_AGENT_TYPE_RPL    1</span>
<a name="l08225"></a>08225 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PORT_FEATURE_MBA_BOOT_AGENT_TYPE_BOOTP  2</span>
<a name="l08226"></a>08226 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PORT_FEATURE_MBA_LINK_SPEED_SHIFT_BITS  2</span>
<a name="l08227"></a>08227 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PORT_FEATURE_MBA_LINK_SPEED_MASK    0x3c</span>
<a name="l08228"></a>08228 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PORT_FEATURE_MBA_LINK_SPEED_AUTONEG     0</span>
<a name="l08229"></a>08229 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PORT_FEATURE_MBA_LINK_SPEED_10HALF  0x4</span>
<a name="l08230"></a>08230 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PORT_FEATURE_MBA_LINK_SPEED_10FULL  0x8</span>
<a name="l08231"></a>08231 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PORT_FEATURE_MBA_LINK_SPEED_100HALF     0xc</span>
<a name="l08232"></a>08232 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PORT_FEATURE_MBA_LINK_SPEED_100FULL     0x10</span>
<a name="l08233"></a>08233 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PORT_FEATURE_MBA_LINK_SPEED_1000HALF    0x14</span>
<a name="l08234"></a>08234 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PORT_FEATURE_MBA_LINK_SPEED_1000FULL    0x18</span>
<a name="l08235"></a>08235 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PORT_FEATURE_MBA_SETUP_PROMPT_ENABLE    0x40</span>
<a name="l08236"></a>08236 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PORT_FEATURE_MBA_HOTKEY_CTRL_S  0</span>
<a name="l08237"></a>08237 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PORT_FEATURE_MBA_HOTKEY_CTRL_B  0x80</span>
<a name="l08238"></a>08238 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PORT_FEATURE_MBA_EXP_ROM_SIZE_SHIFT_BITS    8</span>
<a name="l08239"></a>08239 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PORT_FEATURE_MBA_EXP_ROM_SIZE_MASK  0xff00</span>
<a name="l08240"></a>08240 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PORT_FEATURE_MBA_EXP_ROM_SIZE_DISABLED  0</span>
<a name="l08241"></a>08241 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PORT_FEATURE_MBA_EXP_ROM_SIZE_1K    0x100</span>
<a name="l08242"></a>08242 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PORT_FEATURE_MBA_EXP_ROM_SIZE_2K    0x200</span>
<a name="l08243"></a>08243 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PORT_FEATURE_MBA_EXP_ROM_SIZE_4K    0x300</span>
<a name="l08244"></a>08244 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PORT_FEATURE_MBA_EXP_ROM_SIZE_8K    0x400</span>
<a name="l08245"></a>08245 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PORT_FEATURE_MBA_EXP_ROM_SIZE_16K   0x500</span>
<a name="l08246"></a>08246 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PORT_FEATURE_MBA_EXP_ROM_SIZE_32K   0x600</span>
<a name="l08247"></a>08247 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PORT_FEATURE_MBA_EXP_ROM_SIZE_64K   0x700</span>
<a name="l08248"></a>08248 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PORT_FEATURE_MBA_EXP_ROM_SIZE_128K  0x800</span>
<a name="l08249"></a>08249 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PORT_FEATURE_MBA_EXP_ROM_SIZE_256K  0x900</span>
<a name="l08250"></a>08250 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PORT_FEATURE_MBA_EXP_ROM_SIZE_512K  0xa00</span>
<a name="l08251"></a>08251 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PORT_FEATURE_MBA_EXP_ROM_SIZE_1M    0xb00</span>
<a name="l08252"></a>08252 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PORT_FEATURE_MBA_EXP_ROM_SIZE_2M    0xc00</span>
<a name="l08253"></a>08253 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PORT_FEATURE_MBA_EXP_ROM_SIZE_4M    0xd00</span>
<a name="l08254"></a>08254 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PORT_FEATURE_MBA_EXP_ROM_SIZE_8M    0xe00</span>
<a name="l08255"></a>08255 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PORT_FEATURE_MBA_EXP_ROM_SIZE_16M   0xf00</span>
<a name="l08256"></a>08256 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PORT_FEATURE_MBA_MSG_TIMEOUT_SHIFT_BITS     16</span>
<a name="l08257"></a>08257 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PORT_FEATURE_MBA_MSG_TIMEOUT_MASK   0xf0000</span>
<a name="l08258"></a>08258 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PORT_FEATURE_MBA_BIOS_BOOTSTRAP_SHIFT_BITS  20</span>
<a name="l08259"></a>08259 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PORT_FEATURE_MBA_BIOS_BOOTSTRAP_MASK    0x300000</span>
<a name="l08260"></a>08260 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PORT_FEATURE_MBA_BIOS_BOOTSTRAP_AUTO    0</span>
<a name="l08261"></a>08261 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PORT_FEATURE_MBA_BIOS_BOOTSTRAP_BBS     0x100000</span>
<a name="l08262"></a>08262 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PORT_FEATURE_MBA_BIOS_BOOTSTRAP_INT18H  0x200000</span>
<a name="l08263"></a>08263 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PORT_FEATURE_MBA_BIOS_BOOTSTRAP_INT19H  0x300000</span>
<a name="l08264"></a>08264 <span class="preprocessor"></span>
<a name="l08265"></a>08265 <span class="preprocessor">#define BNX2_PORT_FEATURE_IMD           0xe4</span>
<a name="l08266"></a>08266 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PORT2_FEATURE_IMD          0x158</span>
<a name="l08267"></a>08267 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PORT_FEATURE_IMD_LINK_OVERRIDE_DEFAULT  0</span>
<a name="l08268"></a>08268 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PORT_FEATURE_IMD_LINK_OVERRIDE_ENABLE   1</span>
<a name="l08269"></a>08269 <span class="preprocessor"></span>
<a name="l08270"></a>08270 <span class="preprocessor">#define BNX2_PORT_FEATURE_VLAN          0xe8</span>
<a name="l08271"></a>08271 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PORT2_FEATURE_VLAN         0x15c</span>
<a name="l08272"></a>08272 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PORT_FEATURE_MBA_VLAN_TAG_MASK  0xffff</span>
<a name="l08273"></a>08273 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_PORT_FEATURE_MBA_VLAN_ENABLE    0x10000</span>
<a name="l08274"></a>08274 <span class="preprocessor"></span>
<a name="l08275"></a>08275 <span class="preprocessor">#define BNX2_MFW_VER_PTR            0x00000014c</span>
<a name="l08276"></a>08276 <span class="preprocessor"></span>
<a name="l08277"></a>08277 <span class="preprocessor">#define BNX2_BC_STATE_RESET_TYPE        0x000001c0</span>
<a name="l08278"></a>08278 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_BC_STATE_RESET_TYPE_SIG         0x00005254</span>
<a name="l08279"></a>08279 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_BC_STATE_RESET_TYPE_SIG_MASK    0x0000ffff</span>
<a name="l08280"></a>08280 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_BC_STATE_RESET_TYPE_NONE    (BNX2_BC_STATE_RESET_TYPE_SIG | \</span>
<a name="l08281"></a>08281 <span class="preprocessor">                      0x00010000)</span>
<a name="l08282"></a>08282 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_BC_STATE_RESET_TYPE_PCI     (BNX2_BC_STATE_RESET_TYPE_SIG | \</span>
<a name="l08283"></a>08283 <span class="preprocessor">                      0x00020000)</span>
<a name="l08284"></a>08284 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_BC_STATE_RESET_TYPE_VAUX    (BNX2_BC_STATE_RESET_TYPE_SIG | \</span>
<a name="l08285"></a>08285 <span class="preprocessor">                      0x00030000)</span>
<a name="l08286"></a>08286 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_BC_STATE_RESET_TYPE_DRV_MASK    DRV_MSG_CODE</span>
<a name="l08287"></a>08287 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_BC_STATE_RESET_TYPE_DRV_RESET (BNX2_BC_STATE_RESET_TYPE_SIG | \</span>
<a name="l08288"></a>08288 <span class="preprocessor">                        DRV_MSG_CODE_RESET)</span>
<a name="l08289"></a>08289 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_BC_STATE_RESET_TYPE_DRV_UNLOAD (BNX2_BC_STATE_RESET_TYPE_SIG | \</span>
<a name="l08290"></a>08290 <span class="preprocessor">                         DRV_MSG_CODE_UNLOAD)</span>
<a name="l08291"></a>08291 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_BC_STATE_RESET_TYPE_DRV_SHUTDOWN (BNX2_BC_STATE_RESET_TYPE_SIG | \</span>
<a name="l08292"></a>08292 <span class="preprocessor">                           DRV_MSG_CODE_SHUTDOWN)</span>
<a name="l08293"></a>08293 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_BC_STATE_RESET_TYPE_DRV_WOL (BNX2_BC_STATE_RESET_TYPE_SIG | \</span>
<a name="l08294"></a>08294 <span class="preprocessor">                      DRV_MSG_CODE_WOL)</span>
<a name="l08295"></a>08295 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_BC_STATE_RESET_TYPE_DRV_DIAG (BNX2_BC_STATE_RESET_TYPE_SIG | \</span>
<a name="l08296"></a>08296 <span class="preprocessor">                       DRV_MSG_CODE_DIAG)</span>
<a name="l08297"></a>08297 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_BC_STATE_RESET_TYPE_VALUE(msg) (BNX2_BC_STATE_RESET_TYPE_SIG | \</span>
<a name="l08298"></a>08298 <span class="preprocessor">                         (msg))</span>
<a name="l08299"></a>08299 <span class="preprocessor"></span>
<a name="l08300"></a>08300 <span class="preprocessor">#define BNX2_BC_STATE               0x000001c4</span>
<a name="l08301"></a>08301 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_BC_STATE_ERR_MASK           0x0000ff00</span>
<a name="l08302"></a>08302 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_BC_STATE_SIGN           0x42530000</span>
<a name="l08303"></a>08303 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_BC_STATE_SIGN_MASK          0xffff0000</span>
<a name="l08304"></a>08304 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_BC_STATE_BC1_START          (BNX2_BC_STATE_SIGN | 0x1)</span>
<a name="l08305"></a>08305 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_BC_STATE_GET_NVM_CFG1       (BNX2_BC_STATE_SIGN | 0x2)</span>
<a name="l08306"></a>08306 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_BC_STATE_PROG_BAR           (BNX2_BC_STATE_SIGN | 0x3)</span>
<a name="l08307"></a>08307 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_BC_STATE_INIT_VID           (BNX2_BC_STATE_SIGN | 0x4)</span>
<a name="l08308"></a>08308 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_BC_STATE_GET_NVM_CFG2       (BNX2_BC_STATE_SIGN | 0x5)</span>
<a name="l08309"></a>08309 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_BC_STATE_APPLY_WKARND       (BNX2_BC_STATE_SIGN | 0x6)</span>
<a name="l08310"></a>08310 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_BC_STATE_LOAD_BC2           (BNX2_BC_STATE_SIGN | 0x7)</span>
<a name="l08311"></a>08311 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_BC_STATE_GOING_BC2          (BNX2_BC_STATE_SIGN | 0x8)</span>
<a name="l08312"></a>08312 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_BC_STATE_GOING_DIAG         (BNX2_BC_STATE_SIGN | 0x9)</span>
<a name="l08313"></a>08313 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_BC_STATE_RT_FINAL_INIT      (BNX2_BC_STATE_SIGN | 0x81)</span>
<a name="l08314"></a>08314 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_BC_STATE_RT_WKARND          (BNX2_BC_STATE_SIGN | 0x82)</span>
<a name="l08315"></a>08315 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_BC_STATE_RT_DRV_PULSE       (BNX2_BC_STATE_SIGN | 0x83)</span>
<a name="l08316"></a>08316 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_BC_STATE_RT_FIOEVTS         (BNX2_BC_STATE_SIGN | 0x84)</span>
<a name="l08317"></a>08317 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_BC_STATE_RT_DRV_CMD         (BNX2_BC_STATE_SIGN | 0x85)</span>
<a name="l08318"></a>08318 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_BC_STATE_RT_LOW_POWER       (BNX2_BC_STATE_SIGN | 0x86)</span>
<a name="l08319"></a>08319 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_BC_STATE_RT_SET_WOL         (BNX2_BC_STATE_SIGN | 0x87)</span>
<a name="l08320"></a>08320 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_BC_STATE_RT_OTHER_FW        (BNX2_BC_STATE_SIGN | 0x88)</span>
<a name="l08321"></a>08321 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_BC_STATE_RT_GOING_D3        (BNX2_BC_STATE_SIGN | 0x89)</span>
<a name="l08322"></a>08322 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_BC_STATE_ERR_BAD_VERSION        (BNX2_BC_STATE_SIGN | 0x0100)</span>
<a name="l08323"></a>08323 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_BC_STATE_ERR_BAD_BC2_CRC        (BNX2_BC_STATE_SIGN | 0x0200)</span>
<a name="l08324"></a>08324 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_BC_STATE_ERR_BC1_LOOP       (BNX2_BC_STATE_SIGN | 0x0300)</span>
<a name="l08325"></a>08325 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_BC_STATE_ERR_UNKNOWN_CMD        (BNX2_BC_STATE_SIGN | 0x0400)</span>
<a name="l08326"></a>08326 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_BC_STATE_ERR_DRV_DEAD       (BNX2_BC_STATE_SIGN | 0x0500)</span>
<a name="l08327"></a>08327 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_BC_STATE_ERR_NO_RXP         (BNX2_BC_STATE_SIGN | 0x0600)</span>
<a name="l08328"></a>08328 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_BC_STATE_ERR_TOO_MANY_RBUF      (BNX2_BC_STATE_SIGN | 0x0700)</span>
<a name="l08329"></a>08329 <span class="preprocessor"></span>
<a name="l08330"></a>08330 <span class="preprocessor">#define BNX2_BC_STATE_CONDITION         0x000001c8</span>
<a name="l08331"></a>08331 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CONDITION_MFW_RUN_UNKNOWN       0x00000000</span>
<a name="l08332"></a>08332 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CONDITION_MFW_RUN_IPMI      0x00002000</span>
<a name="l08333"></a>08333 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CONDITION_MFW_RUN_UMP       0x00004000</span>
<a name="l08334"></a>08334 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CONDITION_MFW_RUN_NCSI      0x00006000</span>
<a name="l08335"></a>08335 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CONDITION_MFW_RUN_NONE      0x0000e000</span>
<a name="l08336"></a>08336 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CONDITION_MFW_RUN_MASK      0x0000e000</span>
<a name="l08337"></a>08337 <span class="preprocessor"></span>
<a name="l08338"></a>08338 <span class="preprocessor">#define BNX2_BC_STATE_DEBUG_CMD         0x1dc</span>
<a name="l08339"></a>08339 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_BC_STATE_BC_DBG_CMD_SIGNATURE   0x42440000</span>
<a name="l08340"></a>08340 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_BC_STATE_BC_DBG_CMD_SIGNATURE_MASK  0xffff0000</span>
<a name="l08341"></a>08341 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_BC_STATE_BC_DBG_CMD_LOOP_CNT_MASK   0xffff</span>
<a name="l08342"></a>08342 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_BC_STATE_BC_DBG_CMD_LOOP_INFINITE   0xffff</span>
<a name="l08343"></a>08343 <span class="preprocessor"></span>
<a name="l08344"></a>08344 <span class="preprocessor">#define BNX2_FW_EVT_CODE_MB         0x354</span>
<a name="l08345"></a>08345 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_FW_EVT_CODE_SW_TIMER_EXPIRATION_EVENT 0x00000000</span>
<a name="l08346"></a>08346 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_FW_EVT_CODE_LINK_EVENT      0x00000001</span>
<a name="l08347"></a>08347 <span class="preprocessor"></span>
<a name="l08348"></a>08348 <span class="preprocessor">#define BNX2_DRV_ACK_CAP_MB         0x364</span>
<a name="l08349"></a>08349 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_DRV_ACK_CAP_SIGNATURE       0x35450000</span>
<a name="l08350"></a>08350 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_CAPABILITY_SIGNATURE_MASK       0xFFFF0000</span>
<a name="l08351"></a>08351 <span class="preprocessor"></span>
<a name="l08352"></a>08352 <span class="preprocessor">#define BNX2_FW_CAP_MB              0x368</span>
<a name="l08353"></a>08353 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_FW_CAP_SIGNATURE            0xaa550000</span>
<a name="l08354"></a>08354 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_FW_ACK_DRV_SIGNATURE        0x52500000</span>
<a name="l08355"></a>08355 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_FW_CAP_SIGNATURE_MASK       0xffff0000</span>
<a name="l08356"></a>08356 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_FW_CAP_REMOTE_PHY_CAPABLE       0x00000001</span>
<a name="l08357"></a>08357 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_FW_CAP_REMOTE_PHY_PRESENT       0x00000002</span>
<a name="l08358"></a>08358 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_FW_CAP_MFW_CAN_KEEP_VLAN        0x00000008</span>
<a name="l08359"></a>08359 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_FW_CAP_BC_CAN_KEEP_VLAN         0x00000010</span>
<a name="l08360"></a>08360 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_FW_CAP_CAN_KEEP_VLAN   (BNX2_FW_CAP_BC_CAN_KEEP_VLAN | \</span>
<a name="l08361"></a>08361 <span class="preprocessor">                     BNX2_FW_CAP_MFW_CAN_KEEP_VLAN)</span>
<a name="l08362"></a>08362 <span class="preprocessor"></span>
<a name="l08363"></a>08363 <span class="preprocessor">#define BNX2_RPHY_SIGNATURE         0x36c</span>
<a name="l08364"></a>08364 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPHY_LOAD_SIGNATURE         0x5a5a5a5a</span>
<a name="l08365"></a>08365 <span class="preprocessor"></span>
<a name="l08366"></a>08366 <span class="preprocessor">#define BNX2_RPHY_FLAGS             0x370</span>
<a name="l08367"></a>08367 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPHY_SERDES_LINK           0x374</span>
<a name="l08368"></a>08368 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_RPHY_COPPER_LINK           0x378</span>
<a name="l08369"></a>08369 <span class="preprocessor"></span>
<a name="l08370"></a>08370 <span class="preprocessor">#define HOST_VIEW_SHMEM_BASE            0x167c00</span>
<a name="l08371"></a>08371 <span class="preprocessor"></span>
<a name="l08372"></a>08372 <span class="preprocessor">#if defined(BNX2_VMWARE_BMAPILNX)</span>
<a name="l08373"></a>08373 <span class="preprocessor"></span>
<a name="l08374"></a>08374 <span class="preprocessor">#define BNX2_VMWARE_CIM_CMD_ENABLE_NIC      0x0001</span>
<a name="l08375"></a>08375 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_VMWARE_CIM_CMD_DISABLE_NIC     0x0002</span>
<a name="l08376"></a>08376 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_VMWARE_CIM_CMD_REG_READ        0x0003</span>
<a name="l08377"></a>08377 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_VMWARE_CIM_CMD_REG_WRITE       0x0004</span>
<a name="l08378"></a>08378 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_VMWARE_CIM_CMD_GET_NIC_PARAM   0x0005</span>
<a name="l08379"></a>08379 <span class="preprocessor"></span><span class="preprocessor">#define BNX2_VMWARE_CIM_CMD_GET_NIC_STATUS  0x0006</span>
<a name="l08380"></a>08380 <span class="preprocessor"></span>
<a name="l08381"></a>08381 <span class="keyword">struct </span>bnx2_ioctl_reg_read_req
<a name="l08382"></a>08382 {
<a name="l08383"></a>08383     u32 reg_offset;
<a name="l08384"></a>08384     u32 reg_value;
<a name="l08385"></a>08385 } __attribute__((packed));
<a name="l08386"></a>08386 
<a name="l08387"></a>08387 <span class="keyword">struct </span>bnx2_ioctl_reg_write_req
<a name="l08388"></a>08388 {
<a name="l08389"></a>08389     u32 reg_offset;
<a name="l08390"></a>08390     u32 reg_value;
<a name="l08391"></a>08391 } __attribute__((packed));
<a name="l08392"></a>08392 
<a name="l08393"></a>08393 <span class="keyword">struct </span>bnx2_ioctl_get_nic_param_req
<a name="l08394"></a>08394 {
<a name="l08395"></a>08395     u32 version;
<a name="l08396"></a>08396     u32 mtu;
<a name="l08397"></a>08397     u8  current_mac_addr[8];
<a name="l08398"></a>08398 } __attribute__((packed));
<a name="l08399"></a>08399 
<a name="l08400"></a>08400 <span class="keyword">struct </span>bnx2_ioctl_get_nic_status_req
<a name="l08401"></a>08401 {
<a name="l08402"></a>08402     u32 nic_status; <span class="comment">// 1: Up, 0: Down</span>
<a name="l08403"></a>08403 } __attribute__((packed));
<a name="l08404"></a>08404 
<a name="l08405"></a>08405 <span class="keyword">struct </span>bnx2_ioctl_req 
<a name="l08406"></a>08406 {
<a name="l08407"></a>08407     u32 cmd;
<a name="l08408"></a>08408     <span class="keyword">union </span>{
<a name="l08409"></a>08409         <span class="comment">// no struct for reset_nic command</span>
<a name="l08410"></a>08410         <span class="keyword">struct </span>bnx2_ioctl_reg_read_req reg_read;
<a name="l08411"></a>08411         <span class="keyword">struct </span>bnx2_ioctl_reg_write_req reg_write;
<a name="l08412"></a>08412         <span class="keyword">struct </span>bnx2_ioctl_get_nic_param_req get_nic_param;
<a name="l08413"></a>08413         <span class="keyword">struct </span>bnx2_ioctl_get_nic_status_req get_nic_status;
<a name="l08414"></a>08414     } cmd_req;
<a name="l08415"></a>08415 } __attribute__((packed));
<a name="l08416"></a>08416 
<a name="l08417"></a>08417 <span class="preprocessor">#endif  </span><span class="comment">/* BNX2_VMWARE_BMAPILNX */</span>
<a name="l08418"></a>08418 
<a name="l08419"></a>08419 <span class="preprocessor">#endif</span>
</pre></div></div>
</div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr class="footer"/><address class="footer"><small>Generated on Wed Sep 28 2011 14:20:19 for Mark6 by&#160;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.4 </small></address>
</body>
</html>
