Version 3.2 HI-TECH Software Intermediate Code
"10651 C:\Program Files (x86)\Microchip\xc8\v1.37\include\pic18f26k22.h
[v _RCREG1 `Vuc ~T0 @X0 0 e@4014 ]
"8846
[s S508 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S508 . TMR1IF TMR2IF CCP1IF SSP1IF TX1IF RC1IF ADIF ]
"8855
[s S509 :3 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S509 . . SSPIF TXIF RCIF ]
"8845
[u S507 `S508 1 `S509 1 ]
[n S507 . . . ]
"8862
[v _PIR1bits `VS507 ~T0 @X0 0 e@3998 ]
"8770
[s S505 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S505 . TMR1IE TMR2IE CCP1IE SSP1IE TX1IE RC1IE ADIE ]
"8779
[s S506 :3 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S506 . . SSPIE TXIE RCIE ]
"8769
[u S504 `S505 1 `S506 1 ]
[n S504 . . . ]
"8786
[v _PIE1bits `VS504 ~T0 @X0 0 e@3997 ]
"10574
[v _TXREG1 `Vuc ~T0 @X0 0 e@4013 ]
"4551
[s S278 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S278 . RX9D OERR FERR ADDEN CREN SREN RX9 SPEN ]
"4561
[s S279 :3 `uc 1 :1 `uc 1 ]
[n S279 . . ADEN ]
"4565
[s S280 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S280 . RX9D2 OERR2 FERR2 ADDEN2 CREN2 SREN2 RX92 SPEN2 ]
"4575
[s S281 :6 `uc 1 :1 `uc 1 ]
[n S281 . . RC8_92 ]
"4579
[s S282 :6 `uc 1 :1 `uc 1 ]
[n S282 . . RC92 ]
"4583
[s S283 :1 `uc 1 ]
[n S283 . RCD82 ]
"4550
[u S277 `S278 1 `S279 1 `S280 1 `S281 1 `S282 1 `S283 1 ]
[n S277 . . . . . . . ]
"4587
[v _RCSTA2bits `VS277 ~T0 @X0 0 e@3953 ]
"15584
[s S980 :1 `uc 1 ]
[n S980 . NOT_BOR ]
"15587
[s S981 :1 `uc 1 :1 `uc 1 ]
[n S981 . . NOT_POR ]
"15591
[s S982 :2 `uc 1 :1 `uc 1 ]
[n S982 . . NOT_PD ]
"15595
[s S983 :3 `uc 1 :1 `uc 1 ]
[n S983 . . NOT_TO ]
"15599
[s S984 :4 `uc 1 :1 `uc 1 ]
[n S984 . . NOT_RI ]
"15603
[s S985 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S985 . nBOR nPOR nPD nTO nRI . SBOREN IPEN ]
"15613
[s S986 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S986 . BOR POR PD TO RI ]
"15583
[u S979 `S980 1 `S981 1 `S982 1 `S983 1 `S984 1 `S985 1 `S986 1 ]
[n S979 . . . . . . . . ]
"15621
[v _RCONbits `VS979 ~T0 @X0 0 e@4048 ]
"5123
[v _RCREG2 `Vuc ~T0 @X0 0 e@3956 ]
"5086
[v _TXREG2 `Vuc ~T0 @X0 0 e@3955 ]
"9376
[s S535 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S535 . TMR1GIF TMR3GIF TMR5GIF CTMUIF TX2IF RC2IF BCL2IF SSP2IF ]
"9386
[s S536 :1 `uc 1 :1 `uc 1 ]
[n S536 . . RXBNIF ]
"9390
[s S537 :4 `uc 1 :1 `uc 1 ]
[n S537 . . TXBNIF ]
"9375
[u S534 `S535 1 `S536 1 `S537 1 ]
[n S534 . . . . ]
"9395
[v _PIR3bits `VS534 ~T0 @X0 0 e@4004 ]
"7343
[s S442 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S442 . LATA0 LATA1 LATA2 LATA3 LATA4 LATA5 LATA6 LATA7 ]
"7353
[s S443 :1 `uc 1 ]
[n S443 . LA0 ]
"7356
[s S444 :1 `uc 1 :1 `uc 1 ]
[n S444 . . LA1 ]
"7360
[s S445 :2 `uc 1 :1 `uc 1 ]
[n S445 . . LA2 ]
"7364
[s S446 :3 `uc 1 :1 `uc 1 ]
[n S446 . . LA3 ]
"7368
[s S447 :4 `uc 1 :1 `uc 1 ]
[n S447 . . LA4 ]
"7372
[s S448 :5 `uc 1 :1 `uc 1 ]
[n S448 . . LA5 ]
"7376
[s S449 :6 `uc 1 :1 `uc 1 ]
[n S449 . . LA6 ]
"7380
[s S450 :7 `uc 1 :1 `uc 1 ]
[n S450 . . LA7 ]
"7342
[u S441 `S442 1 `S443 1 `S444 1 `S445 1 `S446 1 `S447 1 `S448 1 `S449 1 `S450 1 ]
[n S441 . . . . . . . . . . ]
"7385
[v _LATAbits `VS441 ~T0 @X0 0 e@3977 ]
"6936
[s S423 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S423 . RC0 RC1 RC2 RC3 RC4 RC5 RC6 RC7 ]
"6946
[s S424 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S424 . T1OSO T1OSI T5CKI SCK SDI SDO TX RX ]
"6956
[s S425 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S425 . P2B P2A P1A SCL SDA . CK DT ]
"6966
[s S426 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S426 . T1CKI CCP2 CCP1 SCK1 SDI1 SDO1 TX1 RX1 ]
"6976
[s S427 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S427 . T3CKI . CTPLS SCL1 SDA1 . CK1 DT1 ]
"6986
[s S428 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S428 . T3G . AN14 AN15 AN16 AN17 AN18 AN19 ]
"6996
[s S429 :6 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S429 . . CCP3 P3B ]
"7001
[s S430 :6 `uc 1 :1 `uc 1 ]
[n S430 . . P3A ]
"7005
[s S431 :2 `uc 1 :1 `uc 1 ]
[n S431 . . PA1 ]
"7009
[s S432 :1 `uc 1 :1 `uc 1 ]
[n S432 . . PA2 ]
"6935
[u S422 `S423 1 `S424 1 `S425 1 `S426 1 `S427 1 `S428 1 `S429 1 `S430 1 `S431 1 `S432 1 ]
[n S422 . . . . . . . . . . . ]
"7014
[v _PORTCbits `VS422 ~T0 @X0 0 e@3970 ]
"3255
[v _CCPR2L `Vuc ~T0 @X0 0 e@3943 ]
"6193
[s S391 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S391 . TMR4IF TMR5IF TMR6IF ]
"6192
[u S390 `S391 1 ]
[n S390 . . ]
"6199
[v _PIR5bits `VS390 ~T0 @X0 0 e@3966 ]
"9528
[v _EECON1 `Vuc ~T0 @X0 0 e@4006 ]
"9534
[s S543 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S543 . RD WR WREN WRERR FREE . CFGS EEPGD ]
"9544
[s S544 :6 `uc 1 :1 `uc 1 ]
[n S544 . . EEFS ]
"9533
[u S542 `S543 1 `S544 1 ]
[n S542 . . . ]
"9549
[v _EECON1bits `VS542 ~T0 @X0 0 e@4006 ]
"9612
[v _EEDATA `Vuc ~T0 @X0 0 e@4008 ]
"9631
[v _EEADR `Vuc ~T0 @X0 0 e@4009 ]
"16653
[s S1056 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1056 . RBIF INT0IF TMR0IF RBIE INT0IE TMR0IE PEIE_GIEL GIE_GIEH ]
"16663
[s S1057 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1057 . . INT0F T0IF . INT0E T0IE PEIE GIE ]
"16673
[s S1058 :6 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1058 . . GIEL GIEH ]
"16652
[u S1055 `S1056 1 `S1057 1 `S1058 1 ]
[n S1055 . . . . ]
"16679
[v _INTCONbits `VS1055 ~T0 @X0 0 e@4082 ]
"9593
[v _EECON2 `Vuc ~T0 @X0 0 e@4007 ]
"16647
[v _INTCON `Vuc ~T0 @X0 0 e@4082 ]
"9700
[v _EEADRH `Vuc ~T0 @X0 0 e@4010 ]
"195 C:\Program Files (x86)\Microchip\xc8\v1.37\include\stdio.h
[v _printf `(i ~T0 @X0 0 ev`*Cuc ]
"7475 C:\Program Files (x86)\Microchip\xc8\v1.37\include\pic18f26k22.h
[s S452 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S452 . LATB0 LATB1 LATB2 LATB3 LATB4 LATB5 LATB6 LATB7 ]
"7485
[s S453 :1 `uc 1 ]
[n S453 . LB0 ]
"7488
[s S454 :1 `uc 1 :1 `uc 1 ]
[n S454 . . LB1 ]
"7492
[s S455 :2 `uc 1 :1 `uc 1 ]
[n S455 . . LB2 ]
"7496
[s S456 :3 `uc 1 :1 `uc 1 ]
[n S456 . . LB3 ]
"7500
[s S457 :4 `uc 1 :1 `uc 1 ]
[n S457 . . LB4 ]
"7504
[s S458 :5 `uc 1 :1 `uc 1 ]
[n S458 . . LB5 ]
"7508
[s S459 :6 `uc 1 :1 `uc 1 ]
[n S459 . . LB6 ]
"7512
[s S460 :7 `uc 1 :1 `uc 1 ]
[n S460 . . LB7 ]
"7474
[u S451 `S452 1 `S453 1 `S454 1 `S455 1 `S456 1 `S457 1 `S458 1 `S459 1 `S460 1 ]
[n S451 . . . . . . . . . . ]
"7517
[v _LATBbits `VS451 ~T0 @X0 0 e@3978 ]
"13101
[s S777 :1 `uc 1 :1 `uc 1 ]
[n S777 . . GO_NOT_DONE ]
"13105
[s S778 :1 `uc 1 :1 `uc 1 :5 `uc 1 ]
[n S778 . ADON GO_nDONE CHS ]
"13110
[s S779 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S779 . . GO CHS0 CHS1 CHS2 CHS3 CHS4 ]
"13119
[s S780 :1 `uc 1 :1 `uc 1 ]
[n S780 . . DONE ]
"13123
[s S781 :1 `uc 1 :1 `uc 1 ]
[n S781 . . NOT_DONE ]
"13127
[s S782 :1 `uc 1 :1 `uc 1 ]
[n S782 . . nDONE ]
"13131
[s S783 :1 `uc 1 :1 `uc 1 ]
[n S783 . . GO_DONE ]
"13135
[s S784 :1 `uc 1 :1 `uc 1 ]
[n S784 . . GODONE ]
"13100
[u S776 `S777 1 `S778 1 `S779 1 `S780 1 `S781 1 `S782 1 `S783 1 `S784 1 ]
[n S776 . . . . . . . . . ]
"13140
[v _ADCON0bits `VS776 ~T0 @X0 0 e@4034 ]
"13219
[v _ADRES `Vus ~T0 @X0 0 e@4035 ]
"13095
[v _ADCON0 `Vuc ~T0 @X0 0 e@4034 ]
"12958
[v _ADCON2 `Vuc ~T0 @X0 0 e@4032 ]
"180 EVSE.h
[v _delay `(v ~T0 @X0 0 ef1`ui ]
"13028 C:\Program Files (x86)\Microchip\xc8\v1.37\include\pic18f26k22.h
[v _ADCON1 `Vuc ~T0 @X0 0 e@4033 ]
"12920
[v _CCPR1L `Vuc ~T0 @X0 0 e@4030 ]
"12833
[v _CCP1CON `Vuc ~T0 @X0 0 e@4029 ]
"43 C:\Program Files (x86)\Microchip\xc8\v1.37\include\string.h
[v _strcmp `(i ~T0 @X0 0 ef2`*Cuc`*Cuc ]
"55 C:\Program Files (x86)\Microchip\xc8\v1.37\include\stdlib.h
[v _atoi `(i ~T0 @X0 0 ef1`*Cuc ]
"53
[v _atof `(d ~T0 @X0 0 ef1`*Cuc ]
"3168 C:\Program Files (x86)\Microchip\xc8\v1.37\include\pic18f26k22.h
[v _CCP2CON `Vuc ~T0 @X0 0 e@3942 ]
"7954
[v _TRISB `Vuc ~T0 @X0 0 e@3987 ]
"6564
[s S412 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S412 . RB0 RB1 RB2 RB3 RB4 RB5 RB6 RB7 ]
"6574
[s S413 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S413 . INT0 INT1 INT2 CCP2 KBI0 KBI1 KBI2 KBI3 ]
"6584
[s S414 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S414 . AN12 AN10 AN8 AN9 AN11 AN13 TX2 RX2 ]
"6594
[s S415 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S415 . FLT0 C12IN3M P1B C12IN2M T5G T1G CK2 DT2 ]
"6604
[s S416 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S416 . SRI C12IN3N CTED1 C12IN2N P1D CCP3 PGC PGD ]
"6614
[s S417 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S417 . CCP4 P1C SDA2 CTED2 . T3CKI ]
"6622
[s S418 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S418 . SS2 SCL2 SDI2 P2A . P3A ]
"6630
[s S419 :1 `uc 1 ]
[n S419 . NOT_SS2 ]
"6633
[s S420 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S420 . nSS2 SCK2 . SDO2 . P2B ]
"6641
[s S421 :3 `uc 1 :1 `uc 1 ]
[n S421 . . CCP2_PA2 ]
"6563
[u S411 `S412 1 `S413 1 `S414 1 `S415 1 `S416 1 `S417 1 `S418 1 `S419 1 `S420 1 `S421 1 ]
[n S411 . . . . . . . . . . . ]
"6646
[v _PORTBbits `VS411 ~T0 @X0 0 e@3969 ]
"45 GLCD.h
[v _GLCD `(v ~T0 @X0 0 ef ]
"15793 C:\Program Files (x86)\Microchip\xc8\v1.37\include\pic18f26k22.h
[v _OSCCON `Vuc ~T0 @X0 0 e@4051 ]
"15737
[v _OSCCON2 `Vuc ~T0 @X0 0 e@4050 ]
"15578
[v _RCON `Vuc ~T0 @X0 0 e@4048 ]
"293
[v _PMD0 `Vuc ~T0 @X0 0 e@3903 ]
"229
[v _PMD1 `Vuc ~T0 @X0 0 e@3902 ]
"192
[v _PMD2 `Vuc ~T0 @X0 0 e@3901 ]
"6266
[v _PORTA `Vuc ~T0 @X0 0 e@3968 ]
"49
[v _ANSELA `Vuc ~T0 @X0 0 e@3896 ]
"7733
[v _TRISA `Vuc ~T0 @X0 0 e@3986 ]
"6558
[v _PORTB `Vuc ~T0 @X0 0 e@3969 ]
"93
[v _ANSELB `Vuc ~T0 @X0 0 e@3897 ]
"2584
[v _WPUB `Vuc ~T0 @X0 0 e@3937 ]
"16584
[s S1052 :7 `uc 1 :1 `uc 1 ]
[n S1052 . . NOT_RBPU ]
"16588
[s S1053 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1053 . RBIP . TMR0IP . INTEDG2 INTEDG1 INTEDG0 nRBPU ]
"16598
[s S1054 :7 `uc 1 :1 `uc 1 ]
[n S1054 . . RBPU ]
"16583
[u S1051 `S1052 1 `S1053 1 `S1054 1 ]
[n S1051 . . . . ]
"16603
[v _INTCON2bits `VS1051 ~T0 @X0 0 e@4081 ]
"6930
[v _PORTC `Vuc ~T0 @X0 0 e@3970 ]
"142
[v _ANSELC `Vuc ~T0 @X0 0 e@3898 ]
"8175
[v _TRISC `Vuc ~T0 @X0 0 e@3988 ]
"10805
[v _SPBRGH1 `Vuc ~T0 @X0 0 e@4016 ]
"10728
[v _SPBRG1 `Vuc ~T0 @X0 0 e@4015 ]
"11763
[v _BAUDCON1 `Vuc ~T0 @X0 0 e@4024 ]
"10194
[v _TXSTA1 `Vuc ~T0 @X0 0 e@4012 ]
"9733
[v _RCSTA1 `Vuc ~T0 @X0 0 e@4011 ]
"5197
[v _SPBRGH2 `Vuc ~T0 @X0 0 e@3958 ]
"5160
[v _SPBRG2 `Vuc ~T0 @X0 0 e@3957 ]
"4233
[v _BAUDCON2 `Vuc ~T0 @X0 0 e@3952 ]
"4831
[v _TXSTA2 `Vuc ~T0 @X0 0 e@3954 ]
"4540
[v _RCSTA2 `Vuc ~T0 @X0 0 e@3953 ]
"592
[v _VREFCON0 `Vuc ~T0 @X0 0 e@3906 ]
"15875
[v _T0CON `Vuc ~T0 @X0 0 e@4053 ]
"12795
[v _PR2 `Vuc ~T0 @X0 0 e@4027 ]
"12725
[v _T2CON `Vuc ~T0 @X0 0 e@4026 ]
"1779
[v _PR4 `Vuc ~T0 @X0 0 e@3922 ]
"1709
[v _T4CON `Vuc ~T0 @X0 0 e@3921 ]
"13985
[v _SSP1STAT `Vuc ~T0 @X0 0 e@4039 ]
"13706
[v _SSP1CON1 `Vuc ~T0 @X0 0 e@4038 ]
"9253
[s S526 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S526 . TMR1GIE TMR3GIE TMR5GIE CTMUIE TX2IE RC2IE BCL2IE SSP2IE ]
"9263
[s S527 :1 `uc 1 ]
[n S527 . RXB0IE ]
"9266
[s S528 :1 `uc 1 :1 `uc 1 ]
[n S528 . . RXB1IE ]
"9270
[s S529 :1 `uc 1 :1 `uc 1 ]
[n S529 . . RXBNIE ]
"9274
[s S530 :2 `uc 1 :1 `uc 1 ]
[n S530 . . TXB0IE ]
"9278
[s S531 :3 `uc 1 :1 `uc 1 ]
[n S531 . . TXB1IE ]
"9282
[s S532 :4 `uc 1 :1 `uc 1 ]
[n S532 . . TXB2IE ]
"9286
[s S533 :4 `uc 1 :1 `uc 1 ]
[n S533 . . TXBNIE ]
"9252
[u S525 `S526 1 `S527 1 `S528 1 `S529 1 `S530 1 `S531 1 `S532 1 `S533 1 ]
[n S525 . . . . . . . . . ]
"9291
[v _PIE3bits `VS525 ~T0 @X0 0 e@4003 ]
"6162
[s S389 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S389 . TMR4IE TMR5IE TMR6IE ]
"6161
[u S388 `S389 1 ]
[n S388 . . ]
"6168
[v _PIE5bits `VS388 ~T0 @X0 0 e@3965 ]
[p mainexit ]
"47 GLCD.h
[v _GLCD_init `(v ~T0 @X0 0 ef ]
"48
[v _GLCD_version `(v ~T0 @X0 0 ef ]
"10209 C:\Program Files (x86)\Microchip\xc8\v1.37\include\pic18f26k22.h
[s S580 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S580 . TX9D TRMT BRGH SENDB SYNC TXEN TX9 CSRC ]
"10219
[s S581 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S581 . TX9D1 TRMT1 BRGH1 SENDB1 SYNC1 TXEN1 TX91 CSRC1 ]
"10229
[s S582 :6 `uc 1 :1 `uc 1 ]
[n S582 . . TX8_9 ]
"10233
[s S583 :1 `uc 1 ]
[n S583 . TXD8 ]
"10208
[u S579 `S580 1 `S581 1 `S582 1 `S583 1 ]
[n S579 . . . . . ]
"10237
[v _TXSTA1bits `VS579 ~T0 @X0 0 e@4012 ]
"43 C:\Program Files (x86)\Microchip\xc8\v1.37\include\pic18.h
[v ___nop `(v ~T0 @X0 0 ef ]
[p i ___nop ]
"46 GLCD.h
[v _GLCDMenu `(v ~T0 @X0 0 ef1`uc ]
"44
[v _GLCDHelp `(v ~T0 @X0 0 ef ]
"12814 C:\Program Files (x86)\Microchip\xc8\v1.37\include\pic18f26k22.h
[v _TMR2 `Vuc ~T0 @X0 0 e@4028 ]
"9748
[s S556 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S556 . RX9D OERR FERR ADDEN CREN SREN RX9 SPEN ]
"9758
[s S557 :3 `uc 1 :1 `uc 1 ]
[n S557 . . ADEN ]
"9762
[s S558 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S558 . RX9D1 OERR1 FERR1 ADDEN1 CREN1 SREN1 RX91 SPEN1 ]
"9772
[s S559 :6 `uc 1 :1 `uc 1 ]
[n S559 . . RC8_9 ]
"9776
[s S560 :6 `uc 1 :1 `uc 1 ]
[n S560 . . RC9 ]
"9780
[s S561 :1 `uc 1 ]
[n S561 . RCD8 ]
"9783
[s S562 :5 `uc 1 :1 `uc 1 ]
[n S562 . . SRENA ]
"9747
[u S555 `S556 1 `S557 1 `S558 1 `S559 1 `S560 1 `S561 1 `S562 1 ]
[n S555 . . . . . . . . ]
"9788
[v _RCSTA1bits `VS555 ~T0 @X0 0 e@4011 ]
"15950
[v _TMR0L `Vuc ~T0 @X0 0 e@4054 ]
"15969
[v _TMR0H `Vuc ~T0 @X0 0 e@4055 ]
[; ;htc.h: 26: extern const char __xc8_OPTIM_SPEED;
[; ;htc.h: 28: extern double __fpnormalize(double);
[; ;xc8debug.h: 14: extern void __builtin_software_breakpoint(void);
[; ;pic18f26k22.h: 49: extern volatile unsigned char ANSELA @ 0xF38;
"51 C:\Program Files (x86)\Microchip\xc8\v1.37\include\pic18f26k22.h
[; ;pic18f26k22.h: 51: asm("ANSELA equ 0F38h");
[; <" ANSELA equ 0F38h ;# ">
[; ;pic18f26k22.h: 54: typedef union {
[; ;pic18f26k22.h: 55: struct {
[; ;pic18f26k22.h: 56: unsigned ANSA0 :1;
[; ;pic18f26k22.h: 57: unsigned ANSA1 :1;
[; ;pic18f26k22.h: 58: unsigned ANSA2 :1;
[; ;pic18f26k22.h: 59: unsigned ANSA3 :1;
[; ;pic18f26k22.h: 60: unsigned :1;
[; ;pic18f26k22.h: 61: unsigned ANSA5 :1;
[; ;pic18f26k22.h: 62: };
[; ;pic18f26k22.h: 63: } ANSELAbits_t;
[; ;pic18f26k22.h: 64: extern volatile ANSELAbits_t ANSELAbits @ 0xF38;
[; ;pic18f26k22.h: 93: extern volatile unsigned char ANSELB @ 0xF39;
"95
[; ;pic18f26k22.h: 95: asm("ANSELB equ 0F39h");
[; <" ANSELB equ 0F39h ;# ">
[; ;pic18f26k22.h: 98: typedef union {
[; ;pic18f26k22.h: 99: struct {
[; ;pic18f26k22.h: 100: unsigned ANSB0 :1;
[; ;pic18f26k22.h: 101: unsigned ANSB1 :1;
[; ;pic18f26k22.h: 102: unsigned ANSB2 :1;
[; ;pic18f26k22.h: 103: unsigned ANSB3 :1;
[; ;pic18f26k22.h: 104: unsigned ANSB4 :1;
[; ;pic18f26k22.h: 105: unsigned ANSB5 :1;
[; ;pic18f26k22.h: 106: };
[; ;pic18f26k22.h: 107: } ANSELBbits_t;
[; ;pic18f26k22.h: 108: extern volatile ANSELBbits_t ANSELBbits @ 0xF39;
[; ;pic18f26k22.h: 142: extern volatile unsigned char ANSELC @ 0xF3A;
"144
[; ;pic18f26k22.h: 144: asm("ANSELC equ 0F3Ah");
[; <" ANSELC equ 0F3Ah ;# ">
[; ;pic18f26k22.h: 147: typedef union {
[; ;pic18f26k22.h: 148: struct {
[; ;pic18f26k22.h: 149: unsigned :2;
[; ;pic18f26k22.h: 150: unsigned ANSC2 :1;
[; ;pic18f26k22.h: 151: unsigned ANSC3 :1;
[; ;pic18f26k22.h: 152: unsigned ANSC4 :1;
[; ;pic18f26k22.h: 153: unsigned ANSC5 :1;
[; ;pic18f26k22.h: 154: unsigned ANSC6 :1;
[; ;pic18f26k22.h: 155: unsigned ANSC7 :1;
[; ;pic18f26k22.h: 156: };
[; ;pic18f26k22.h: 157: } ANSELCbits_t;
[; ;pic18f26k22.h: 158: extern volatile ANSELCbits_t ANSELCbits @ 0xF3A;
[; ;pic18f26k22.h: 192: extern volatile unsigned char PMD2 @ 0xF3D;
"194
[; ;pic18f26k22.h: 194: asm("PMD2 equ 0F3Dh");
[; <" PMD2 equ 0F3Dh ;# ">
[; ;pic18f26k22.h: 197: typedef union {
[; ;pic18f26k22.h: 198: struct {
[; ;pic18f26k22.h: 199: unsigned ADCMD :1;
[; ;pic18f26k22.h: 200: unsigned CMP1MD :1;
[; ;pic18f26k22.h: 201: unsigned CMP2MD :1;
[; ;pic18f26k22.h: 202: unsigned CTMUMD :1;
[; ;pic18f26k22.h: 203: };
[; ;pic18f26k22.h: 204: } PMD2bits_t;
[; ;pic18f26k22.h: 205: extern volatile PMD2bits_t PMD2bits @ 0xF3D;
[; ;pic18f26k22.h: 229: extern volatile unsigned char PMD1 @ 0xF3E;
"231
[; ;pic18f26k22.h: 231: asm("PMD1 equ 0F3Eh");
[; <" PMD1 equ 0F3Eh ;# ">
[; ;pic18f26k22.h: 234: typedef union {
[; ;pic18f26k22.h: 235: struct {
[; ;pic18f26k22.h: 236: unsigned CCP1MD :1;
[; ;pic18f26k22.h: 237: unsigned CCP2MD :1;
[; ;pic18f26k22.h: 238: unsigned CCP3MD :1;
[; ;pic18f26k22.h: 239: unsigned CCP4MD :1;
[; ;pic18f26k22.h: 240: unsigned CCP5MD :1;
[; ;pic18f26k22.h: 241: unsigned :1;
[; ;pic18f26k22.h: 242: unsigned MSSP1MD :1;
[; ;pic18f26k22.h: 243: unsigned MSSP2MD :1;
[; ;pic18f26k22.h: 244: };
[; ;pic18f26k22.h: 245: struct {
[; ;pic18f26k22.h: 246: unsigned EMBMD :1;
[; ;pic18f26k22.h: 247: };
[; ;pic18f26k22.h: 248: } PMD1bits_t;
[; ;pic18f26k22.h: 249: extern volatile PMD1bits_t PMD1bits @ 0xF3E;
[; ;pic18f26k22.h: 293: extern volatile unsigned char PMD0 @ 0xF3F;
"295
[; ;pic18f26k22.h: 295: asm("PMD0 equ 0F3Fh");
[; <" PMD0 equ 0F3Fh ;# ">
[; ;pic18f26k22.h: 298: typedef union {
[; ;pic18f26k22.h: 299: struct {
[; ;pic18f26k22.h: 300: unsigned TMR1MD :1;
[; ;pic18f26k22.h: 301: unsigned TMR2MD :1;
[; ;pic18f26k22.h: 302: unsigned TMR3MD :1;
[; ;pic18f26k22.h: 303: unsigned TMR4MD :1;
[; ;pic18f26k22.h: 304: unsigned TMR5MD :1;
[; ;pic18f26k22.h: 305: unsigned TMR6MD :1;
[; ;pic18f26k22.h: 306: unsigned UART1MD :1;
[; ;pic18f26k22.h: 307: unsigned UART2MD :1;
[; ;pic18f26k22.h: 308: };
[; ;pic18f26k22.h: 309: struct {
[; ;pic18f26k22.h: 310: unsigned :1;
[; ;pic18f26k22.h: 311: unsigned SPI1MD :1;
[; ;pic18f26k22.h: 312: };
[; ;pic18f26k22.h: 313: struct {
[; ;pic18f26k22.h: 314: unsigned :2;
[; ;pic18f26k22.h: 315: unsigned SPI2MD :1;
[; ;pic18f26k22.h: 316: };
[; ;pic18f26k22.h: 317: } PMD0bits_t;
[; ;pic18f26k22.h: 318: extern volatile PMD0bits_t PMD0bits @ 0xF3F;
[; ;pic18f26k22.h: 372: extern volatile unsigned char VREFCON2 @ 0xF40;
"374
[; ;pic18f26k22.h: 374: asm("VREFCON2 equ 0F40h");
[; <" VREFCON2 equ 0F40h ;# ">
[; ;pic18f26k22.h: 377: extern volatile unsigned char DACCON1 @ 0xF40;
"379
[; ;pic18f26k22.h: 379: asm("DACCON1 equ 0F40h");
[; <" DACCON1 equ 0F40h ;# ">
[; ;pic18f26k22.h: 382: typedef union {
[; ;pic18f26k22.h: 383: struct {
[; ;pic18f26k22.h: 384: unsigned DACR :5;
[; ;pic18f26k22.h: 385: };
[; ;pic18f26k22.h: 386: struct {
[; ;pic18f26k22.h: 387: unsigned DACR0 :1;
[; ;pic18f26k22.h: 388: unsigned DACR1 :1;
[; ;pic18f26k22.h: 389: unsigned DACR2 :1;
[; ;pic18f26k22.h: 390: unsigned DACR3 :1;
[; ;pic18f26k22.h: 391: unsigned DACR4 :1;
[; ;pic18f26k22.h: 392: };
[; ;pic18f26k22.h: 393: } VREFCON2bits_t;
[; ;pic18f26k22.h: 394: extern volatile VREFCON2bits_t VREFCON2bits @ 0xF40;
[; ;pic18f26k22.h: 427: typedef union {
[; ;pic18f26k22.h: 428: struct {
[; ;pic18f26k22.h: 429: unsigned DACR :5;
[; ;pic18f26k22.h: 430: };
[; ;pic18f26k22.h: 431: struct {
[; ;pic18f26k22.h: 432: unsigned DACR0 :1;
[; ;pic18f26k22.h: 433: unsigned DACR1 :1;
[; ;pic18f26k22.h: 434: unsigned DACR2 :1;
[; ;pic18f26k22.h: 435: unsigned DACR3 :1;
[; ;pic18f26k22.h: 436: unsigned DACR4 :1;
[; ;pic18f26k22.h: 437: };
[; ;pic18f26k22.h: 438: } DACCON1bits_t;
[; ;pic18f26k22.h: 439: extern volatile DACCON1bits_t DACCON1bits @ 0xF40;
[; ;pic18f26k22.h: 473: extern volatile unsigned char VREFCON1 @ 0xF41;
"475
[; ;pic18f26k22.h: 475: asm("VREFCON1 equ 0F41h");
[; <" VREFCON1 equ 0F41h ;# ">
[; ;pic18f26k22.h: 478: extern volatile unsigned char DACCON0 @ 0xF41;
"480
[; ;pic18f26k22.h: 480: asm("DACCON0 equ 0F41h");
[; <" DACCON0 equ 0F41h ;# ">
[; ;pic18f26k22.h: 483: typedef union {
[; ;pic18f26k22.h: 484: struct {
[; ;pic18f26k22.h: 485: unsigned DACNSS :1;
[; ;pic18f26k22.h: 486: unsigned :1;
[; ;pic18f26k22.h: 487: unsigned DACPSS :2;
[; ;pic18f26k22.h: 488: unsigned :1;
[; ;pic18f26k22.h: 489: unsigned DACOE :1;
[; ;pic18f26k22.h: 490: unsigned DACLPS :1;
[; ;pic18f26k22.h: 491: unsigned DACEN :1;
[; ;pic18f26k22.h: 492: };
[; ;pic18f26k22.h: 493: struct {
[; ;pic18f26k22.h: 494: unsigned :2;
[; ;pic18f26k22.h: 495: unsigned DACPSS0 :1;
[; ;pic18f26k22.h: 496: unsigned DACPSS1 :1;
[; ;pic18f26k22.h: 497: };
[; ;pic18f26k22.h: 498: } VREFCON1bits_t;
[; ;pic18f26k22.h: 499: extern volatile VREFCON1bits_t VREFCON1bits @ 0xF41;
[; ;pic18f26k22.h: 537: typedef union {
[; ;pic18f26k22.h: 538: struct {
[; ;pic18f26k22.h: 539: unsigned DACNSS :1;
[; ;pic18f26k22.h: 540: unsigned :1;
[; ;pic18f26k22.h: 541: unsigned DACPSS :2;
[; ;pic18f26k22.h: 542: unsigned :1;
[; ;pic18f26k22.h: 543: unsigned DACOE :1;
[; ;pic18f26k22.h: 544: unsigned DACLPS :1;
[; ;pic18f26k22.h: 545: unsigned DACEN :1;
[; ;pic18f26k22.h: 546: };
[; ;pic18f26k22.h: 547: struct {
[; ;pic18f26k22.h: 548: unsigned :2;
[; ;pic18f26k22.h: 549: unsigned DACPSS0 :1;
[; ;pic18f26k22.h: 550: unsigned DACPSS1 :1;
[; ;pic18f26k22.h: 551: };
[; ;pic18f26k22.h: 552: } DACCON0bits_t;
[; ;pic18f26k22.h: 553: extern volatile DACCON0bits_t DACCON0bits @ 0xF41;
[; ;pic18f26k22.h: 592: extern volatile unsigned char VREFCON0 @ 0xF42;
"594
[; ;pic18f26k22.h: 594: asm("VREFCON0 equ 0F42h");
[; <" VREFCON0 equ 0F42h ;# ">
[; ;pic18f26k22.h: 597: extern volatile unsigned char FVRCON @ 0xF42;
"599
[; ;pic18f26k22.h: 599: asm("FVRCON equ 0F42h");
[; <" FVRCON equ 0F42h ;# ">
[; ;pic18f26k22.h: 602: typedef union {
[; ;pic18f26k22.h: 603: struct {
[; ;pic18f26k22.h: 604: unsigned :4;
[; ;pic18f26k22.h: 605: unsigned FVRS :2;
[; ;pic18f26k22.h: 606: unsigned FVRST :1;
[; ;pic18f26k22.h: 607: unsigned FVREN :1;
[; ;pic18f26k22.h: 608: };
[; ;pic18f26k22.h: 609: struct {
[; ;pic18f26k22.h: 610: unsigned :4;
[; ;pic18f26k22.h: 611: unsigned FVRS0 :1;
[; ;pic18f26k22.h: 612: unsigned FVRS1 :1;
[; ;pic18f26k22.h: 613: };
[; ;pic18f26k22.h: 614: } VREFCON0bits_t;
[; ;pic18f26k22.h: 615: extern volatile VREFCON0bits_t VREFCON0bits @ 0xF42;
[; ;pic18f26k22.h: 643: typedef union {
[; ;pic18f26k22.h: 644: struct {
[; ;pic18f26k22.h: 645: unsigned :4;
[; ;pic18f26k22.h: 646: unsigned FVRS :2;
[; ;pic18f26k22.h: 647: unsigned FVRST :1;
[; ;pic18f26k22.h: 648: unsigned FVREN :1;
[; ;pic18f26k22.h: 649: };
[; ;pic18f26k22.h: 650: struct {
[; ;pic18f26k22.h: 651: unsigned :4;
[; ;pic18f26k22.h: 652: unsigned FVRS0 :1;
[; ;pic18f26k22.h: 653: unsigned FVRS1 :1;
[; ;pic18f26k22.h: 654: };
[; ;pic18f26k22.h: 655: } FVRCONbits_t;
[; ;pic18f26k22.h: 656: extern volatile FVRCONbits_t FVRCONbits @ 0xF42;
[; ;pic18f26k22.h: 685: extern volatile unsigned char CTMUICON @ 0xF43;
"687
[; ;pic18f26k22.h: 687: asm("CTMUICON equ 0F43h");
[; <" CTMUICON equ 0F43h ;# ">
[; ;pic18f26k22.h: 690: extern volatile unsigned char CTMUICONH @ 0xF43;
"692
[; ;pic18f26k22.h: 692: asm("CTMUICONH equ 0F43h");
[; <" CTMUICONH equ 0F43h ;# ">
[; ;pic18f26k22.h: 695: typedef union {
[; ;pic18f26k22.h: 696: struct {
[; ;pic18f26k22.h: 697: unsigned IRNG :2;
[; ;pic18f26k22.h: 698: unsigned ITRIM :6;
[; ;pic18f26k22.h: 699: };
[; ;pic18f26k22.h: 700: struct {
[; ;pic18f26k22.h: 701: unsigned IRNG0 :1;
[; ;pic18f26k22.h: 702: unsigned IRNG1 :1;
[; ;pic18f26k22.h: 703: unsigned ITRIM0 :1;
[; ;pic18f26k22.h: 704: unsigned ITRIM1 :1;
[; ;pic18f26k22.h: 705: unsigned ITRIM2 :1;
[; ;pic18f26k22.h: 706: unsigned ITRIM3 :1;
[; ;pic18f26k22.h: 707: unsigned ITRIM4 :1;
[; ;pic18f26k22.h: 708: unsigned ITRIM5 :1;
[; ;pic18f26k22.h: 709: };
[; ;pic18f26k22.h: 710: } CTMUICONbits_t;
[; ;pic18f26k22.h: 711: extern volatile CTMUICONbits_t CTMUICONbits @ 0xF43;
[; ;pic18f26k22.h: 764: typedef union {
[; ;pic18f26k22.h: 765: struct {
[; ;pic18f26k22.h: 766: unsigned IRNG :2;
[; ;pic18f26k22.h: 767: unsigned ITRIM :6;
[; ;pic18f26k22.h: 768: };
[; ;pic18f26k22.h: 769: struct {
[; ;pic18f26k22.h: 770: unsigned IRNG0 :1;
[; ;pic18f26k22.h: 771: unsigned IRNG1 :1;
[; ;pic18f26k22.h: 772: unsigned ITRIM0 :1;
[; ;pic18f26k22.h: 773: unsigned ITRIM1 :1;
[; ;pic18f26k22.h: 774: unsigned ITRIM2 :1;
[; ;pic18f26k22.h: 775: unsigned ITRIM3 :1;
[; ;pic18f26k22.h: 776: unsigned ITRIM4 :1;
[; ;pic18f26k22.h: 777: unsigned ITRIM5 :1;
[; ;pic18f26k22.h: 778: };
[; ;pic18f26k22.h: 779: } CTMUICONHbits_t;
[; ;pic18f26k22.h: 780: extern volatile CTMUICONHbits_t CTMUICONHbits @ 0xF43;
[; ;pic18f26k22.h: 834: extern volatile unsigned char CTMUCONL @ 0xF44;
"836
[; ;pic18f26k22.h: 836: asm("CTMUCONL equ 0F44h");
[; <" CTMUCONL equ 0F44h ;# ">
[; ;pic18f26k22.h: 839: extern volatile unsigned char CTMUCON1 @ 0xF44;
"841
[; ;pic18f26k22.h: 841: asm("CTMUCON1 equ 0F44h");
[; <" CTMUCON1 equ 0F44h ;# ">
[; ;pic18f26k22.h: 844: typedef union {
[; ;pic18f26k22.h: 845: struct {
[; ;pic18f26k22.h: 846: unsigned EDG1STAT :1;
[; ;pic18f26k22.h: 847: unsigned EDG2STAT :1;
[; ;pic18f26k22.h: 848: unsigned EDG1SEL :2;
[; ;pic18f26k22.h: 849: unsigned EDG1POL :1;
[; ;pic18f26k22.h: 850: unsigned EDG2SEL :2;
[; ;pic18f26k22.h: 851: unsigned EDG2POL :1;
[; ;pic18f26k22.h: 852: };
[; ;pic18f26k22.h: 853: struct {
[; ;pic18f26k22.h: 854: unsigned :2;
[; ;pic18f26k22.h: 855: unsigned EDG1SEL0 :1;
[; ;pic18f26k22.h: 856: unsigned EDG1SEL1 :1;
[; ;pic18f26k22.h: 857: unsigned :1;
[; ;pic18f26k22.h: 858: unsigned EDG2SEL0 :1;
[; ;pic18f26k22.h: 859: unsigned EDG2SEL1 :1;
[; ;pic18f26k22.h: 860: };
[; ;pic18f26k22.h: 861: } CTMUCONLbits_t;
[; ;pic18f26k22.h: 862: extern volatile CTMUCONLbits_t CTMUCONLbits @ 0xF44;
[; ;pic18f26k22.h: 915: typedef union {
[; ;pic18f26k22.h: 916: struct {
[; ;pic18f26k22.h: 917: unsigned EDG1STAT :1;
[; ;pic18f26k22.h: 918: unsigned EDG2STAT :1;
[; ;pic18f26k22.h: 919: unsigned EDG1SEL :2;
[; ;pic18f26k22.h: 920: unsigned EDG1POL :1;
[; ;pic18f26k22.h: 921: unsigned EDG2SEL :2;
[; ;pic18f26k22.h: 922: unsigned EDG2POL :1;
[; ;pic18f26k22.h: 923: };
[; ;pic18f26k22.h: 924: struct {
[; ;pic18f26k22.h: 925: unsigned :2;
[; ;pic18f26k22.h: 926: unsigned EDG1SEL0 :1;
[; ;pic18f26k22.h: 927: unsigned EDG1SEL1 :1;
[; ;pic18f26k22.h: 928: unsigned :1;
[; ;pic18f26k22.h: 929: unsigned EDG2SEL0 :1;
[; ;pic18f26k22.h: 930: unsigned EDG2SEL1 :1;
[; ;pic18f26k22.h: 931: };
[; ;pic18f26k22.h: 932: } CTMUCON1bits_t;
[; ;pic18f26k22.h: 933: extern volatile CTMUCON1bits_t CTMUCON1bits @ 0xF44;
[; ;pic18f26k22.h: 987: extern volatile unsigned char CTMUCONH @ 0xF45;
"989
[; ;pic18f26k22.h: 989: asm("CTMUCONH equ 0F45h");
[; <" CTMUCONH equ 0F45h ;# ">
[; ;pic18f26k22.h: 992: extern volatile unsigned char CTMUCON0 @ 0xF45;
"994
[; ;pic18f26k22.h: 994: asm("CTMUCON0 equ 0F45h");
[; <" CTMUCON0 equ 0F45h ;# ">
[; ;pic18f26k22.h: 997: typedef union {
[; ;pic18f26k22.h: 998: struct {
[; ;pic18f26k22.h: 999: unsigned CTTRIG :1;
[; ;pic18f26k22.h: 1000: unsigned IDISSEN :1;
[; ;pic18f26k22.h: 1001: unsigned EDGSEQEN :1;
[; ;pic18f26k22.h: 1002: unsigned EDGEN :1;
[; ;pic18f26k22.h: 1003: unsigned TGEN :1;
[; ;pic18f26k22.h: 1004: unsigned CTMUSIDL :1;
[; ;pic18f26k22.h: 1005: unsigned :1;
[; ;pic18f26k22.h: 1006: unsigned CTMUEN :1;
[; ;pic18f26k22.h: 1007: };
[; ;pic18f26k22.h: 1008: } CTMUCONHbits_t;
[; ;pic18f26k22.h: 1009: extern volatile CTMUCONHbits_t CTMUCONHbits @ 0xF45;
[; ;pic18f26k22.h: 1047: typedef union {
[; ;pic18f26k22.h: 1048: struct {
[; ;pic18f26k22.h: 1049: unsigned CTTRIG :1;
[; ;pic18f26k22.h: 1050: unsigned IDISSEN :1;
[; ;pic18f26k22.h: 1051: unsigned EDGSEQEN :1;
[; ;pic18f26k22.h: 1052: unsigned EDGEN :1;
[; ;pic18f26k22.h: 1053: unsigned TGEN :1;
[; ;pic18f26k22.h: 1054: unsigned CTMUSIDL :1;
[; ;pic18f26k22.h: 1055: unsigned :1;
[; ;pic18f26k22.h: 1056: unsigned CTMUEN :1;
[; ;pic18f26k22.h: 1057: };
[; ;pic18f26k22.h: 1058: } CTMUCON0bits_t;
[; ;pic18f26k22.h: 1059: extern volatile CTMUCON0bits_t CTMUCON0bits @ 0xF45;
[; ;pic18f26k22.h: 1098: extern volatile unsigned char SRCON1 @ 0xF46;
"1100
[; ;pic18f26k22.h: 1100: asm("SRCON1 equ 0F46h");
[; <" SRCON1 equ 0F46h ;# ">
[; ;pic18f26k22.h: 1103: typedef union {
[; ;pic18f26k22.h: 1104: struct {
[; ;pic18f26k22.h: 1105: unsigned SRRC1E :1;
[; ;pic18f26k22.h: 1106: unsigned SRRC2E :1;
[; ;pic18f26k22.h: 1107: unsigned SRRCKE :1;
[; ;pic18f26k22.h: 1108: unsigned SRRPE :1;
[; ;pic18f26k22.h: 1109: unsigned SRSC1E :1;
[; ;pic18f26k22.h: 1110: unsigned SRSC2E :1;
[; ;pic18f26k22.h: 1111: unsigned SRSCKE :1;
[; ;pic18f26k22.h: 1112: unsigned SRSPE :1;
[; ;pic18f26k22.h: 1113: };
[; ;pic18f26k22.h: 1114: } SRCON1bits_t;
[; ;pic18f26k22.h: 1115: extern volatile SRCON1bits_t SRCON1bits @ 0xF46;
[; ;pic18f26k22.h: 1159: extern volatile unsigned char SRCON0 @ 0xF47;
"1161
[; ;pic18f26k22.h: 1161: asm("SRCON0 equ 0F47h");
[; <" SRCON0 equ 0F47h ;# ">
[; ;pic18f26k22.h: 1164: typedef union {
[; ;pic18f26k22.h: 1165: struct {
[; ;pic18f26k22.h: 1166: unsigned SRPR :1;
[; ;pic18f26k22.h: 1167: unsigned SRPS :1;
[; ;pic18f26k22.h: 1168: unsigned SRNQEN :1;
[; ;pic18f26k22.h: 1169: unsigned SRQEN :1;
[; ;pic18f26k22.h: 1170: unsigned SRCLK :3;
[; ;pic18f26k22.h: 1171: unsigned SRLEN :1;
[; ;pic18f26k22.h: 1172: };
[; ;pic18f26k22.h: 1173: struct {
[; ;pic18f26k22.h: 1174: unsigned :4;
[; ;pic18f26k22.h: 1175: unsigned SRCLK0 :1;
[; ;pic18f26k22.h: 1176: unsigned SRCLK1 :1;
[; ;pic18f26k22.h: 1177: unsigned SRCLK2 :1;
[; ;pic18f26k22.h: 1178: };
[; ;pic18f26k22.h: 1179: } SRCON0bits_t;
[; ;pic18f26k22.h: 1180: extern volatile SRCON0bits_t SRCON0bits @ 0xF47;
[; ;pic18f26k22.h: 1229: extern volatile unsigned char CCPTMRS1 @ 0xF48;
"1231
[; ;pic18f26k22.h: 1231: asm("CCPTMRS1 equ 0F48h");
[; <" CCPTMRS1 equ 0F48h ;# ">
[; ;pic18f26k22.h: 1234: typedef union {
[; ;pic18f26k22.h: 1235: struct {
[; ;pic18f26k22.h: 1236: unsigned C4TSEL :2;
[; ;pic18f26k22.h: 1237: unsigned C5TSEL :2;
[; ;pic18f26k22.h: 1238: };
[; ;pic18f26k22.h: 1239: struct {
[; ;pic18f26k22.h: 1240: unsigned C4TSEL0 :1;
[; ;pic18f26k22.h: 1241: unsigned C4TSEL1 :1;
[; ;pic18f26k22.h: 1242: unsigned C5TSEL0 :1;
[; ;pic18f26k22.h: 1243: unsigned C5TSEL1 :1;
[; ;pic18f26k22.h: 1244: };
[; ;pic18f26k22.h: 1245: } CCPTMRS1bits_t;
[; ;pic18f26k22.h: 1246: extern volatile CCPTMRS1bits_t CCPTMRS1bits @ 0xF48;
[; ;pic18f26k22.h: 1280: extern volatile unsigned char CCPTMRS0 @ 0xF49;
"1282
[; ;pic18f26k22.h: 1282: asm("CCPTMRS0 equ 0F49h");
[; <" CCPTMRS0 equ 0F49h ;# ">
[; ;pic18f26k22.h: 1285: typedef union {
[; ;pic18f26k22.h: 1286: struct {
[; ;pic18f26k22.h: 1287: unsigned C1TSEL :2;
[; ;pic18f26k22.h: 1288: unsigned :1;
[; ;pic18f26k22.h: 1289: unsigned C2TSEL :2;
[; ;pic18f26k22.h: 1290: unsigned :1;
[; ;pic18f26k22.h: 1291: unsigned C3TSEL :2;
[; ;pic18f26k22.h: 1292: };
[; ;pic18f26k22.h: 1293: struct {
[; ;pic18f26k22.h: 1294: unsigned C1TSEL0 :1;
[; ;pic18f26k22.h: 1295: unsigned C1TSEL1 :1;
[; ;pic18f26k22.h: 1296: unsigned :1;
[; ;pic18f26k22.h: 1297: unsigned C2TSEL0 :1;
[; ;pic18f26k22.h: 1298: unsigned C2TSEL1 :1;
[; ;pic18f26k22.h: 1299: unsigned :1;
[; ;pic18f26k22.h: 1300: unsigned C3TSEL0 :1;
[; ;pic18f26k22.h: 1301: unsigned C3TSEL1 :1;
[; ;pic18f26k22.h: 1302: };
[; ;pic18f26k22.h: 1303: } CCPTMRS0bits_t;
[; ;pic18f26k22.h: 1304: extern volatile CCPTMRS0bits_t CCPTMRS0bits @ 0xF49;
[; ;pic18f26k22.h: 1353: extern volatile unsigned char T6CON @ 0xF4A;
"1355
[; ;pic18f26k22.h: 1355: asm("T6CON equ 0F4Ah");
[; <" T6CON equ 0F4Ah ;# ">
[; ;pic18f26k22.h: 1358: typedef union {
[; ;pic18f26k22.h: 1359: struct {
[; ;pic18f26k22.h: 1360: unsigned T6CKPS :2;
[; ;pic18f26k22.h: 1361: unsigned TMR6ON :1;
[; ;pic18f26k22.h: 1362: unsigned T6OUTPS :4;
[; ;pic18f26k22.h: 1363: };
[; ;pic18f26k22.h: 1364: struct {
[; ;pic18f26k22.h: 1365: unsigned T6CKPS0 :1;
[; ;pic18f26k22.h: 1366: unsigned T6CKPS1 :1;
[; ;pic18f26k22.h: 1367: unsigned :1;
[; ;pic18f26k22.h: 1368: unsigned T6OUTPS0 :1;
[; ;pic18f26k22.h: 1369: unsigned T6OUTPS1 :1;
[; ;pic18f26k22.h: 1370: unsigned T6OUTPS2 :1;
[; ;pic18f26k22.h: 1371: unsigned T6OUTPS3 :1;
[; ;pic18f26k22.h: 1372: };
[; ;pic18f26k22.h: 1373: } T6CONbits_t;
[; ;pic18f26k22.h: 1374: extern volatile T6CONbits_t T6CONbits @ 0xF4A;
[; ;pic18f26k22.h: 1423: extern volatile unsigned char PR6 @ 0xF4B;
"1425
[; ;pic18f26k22.h: 1425: asm("PR6 equ 0F4Bh");
[; <" PR6 equ 0F4Bh ;# ">
[; ;pic18f26k22.h: 1428: typedef union {
[; ;pic18f26k22.h: 1429: struct {
[; ;pic18f26k22.h: 1430: unsigned PR6 :8;
[; ;pic18f26k22.h: 1431: };
[; ;pic18f26k22.h: 1432: } PR6bits_t;
[; ;pic18f26k22.h: 1433: extern volatile PR6bits_t PR6bits @ 0xF4B;
[; ;pic18f26k22.h: 1442: extern volatile unsigned char TMR6 @ 0xF4C;
"1444
[; ;pic18f26k22.h: 1444: asm("TMR6 equ 0F4Ch");
[; <" TMR6 equ 0F4Ch ;# ">
[; ;pic18f26k22.h: 1447: typedef union {
[; ;pic18f26k22.h: 1448: struct {
[; ;pic18f26k22.h: 1449: unsigned TMR6 :8;
[; ;pic18f26k22.h: 1450: };
[; ;pic18f26k22.h: 1451: } TMR6bits_t;
[; ;pic18f26k22.h: 1452: extern volatile TMR6bits_t TMR6bits @ 0xF4C;
[; ;pic18f26k22.h: 1461: extern volatile unsigned char T5GCON @ 0xF4D;
"1463
[; ;pic18f26k22.h: 1463: asm("T5GCON equ 0F4Dh");
[; <" T5GCON equ 0F4Dh ;# ">
[; ;pic18f26k22.h: 1466: typedef union {
[; ;pic18f26k22.h: 1467: struct {
[; ;pic18f26k22.h: 1468: unsigned :3;
[; ;pic18f26k22.h: 1469: unsigned T5GGO_NOT_DONE :1;
[; ;pic18f26k22.h: 1470: };
[; ;pic18f26k22.h: 1471: struct {
[; ;pic18f26k22.h: 1472: unsigned T5GSS :2;
[; ;pic18f26k22.h: 1473: unsigned T5GVAL :1;
[; ;pic18f26k22.h: 1474: unsigned T5GGO_nDONE :1;
[; ;pic18f26k22.h: 1475: unsigned T5GSPM :1;
[; ;pic18f26k22.h: 1476: unsigned T5GTM :1;
[; ;pic18f26k22.h: 1477: unsigned T5GPOL :1;
[; ;pic18f26k22.h: 1478: unsigned TMR5GE :1;
[; ;pic18f26k22.h: 1479: };
[; ;pic18f26k22.h: 1480: struct {
[; ;pic18f26k22.h: 1481: unsigned T5GSS0 :1;
[; ;pic18f26k22.h: 1482: unsigned T5GSS1 :1;
[; ;pic18f26k22.h: 1483: unsigned :1;
[; ;pic18f26k22.h: 1484: unsigned T5GGO :1;
[; ;pic18f26k22.h: 1485: };
[; ;pic18f26k22.h: 1486: struct {
[; ;pic18f26k22.h: 1487: unsigned :3;
[; ;pic18f26k22.h: 1488: unsigned T5G_DONE :1;
[; ;pic18f26k22.h: 1489: };
[; ;pic18f26k22.h: 1490: } T5GCONbits_t;
[; ;pic18f26k22.h: 1491: extern volatile T5GCONbits_t T5GCONbits @ 0xF4D;
[; ;pic18f26k22.h: 1555: extern volatile unsigned char T5CON @ 0xF4E;
"1557
[; ;pic18f26k22.h: 1557: asm("T5CON equ 0F4Eh");
[; <" T5CON equ 0F4Eh ;# ">
[; ;pic18f26k22.h: 1560: typedef union {
[; ;pic18f26k22.h: 1561: struct {
[; ;pic18f26k22.h: 1562: unsigned :2;
[; ;pic18f26k22.h: 1563: unsigned NOT_T5SYNC :1;
[; ;pic18f26k22.h: 1564: };
[; ;pic18f26k22.h: 1565: struct {
[; ;pic18f26k22.h: 1566: unsigned TMR5ON :1;
[; ;pic18f26k22.h: 1567: unsigned T5RD16 :1;
[; ;pic18f26k22.h: 1568: unsigned nT5SYNC :1;
[; ;pic18f26k22.h: 1569: unsigned T5SOSCEN :1;
[; ;pic18f26k22.h: 1570: unsigned T5CKPS :2;
[; ;pic18f26k22.h: 1571: unsigned TMR5CS :2;
[; ;pic18f26k22.h: 1572: };
[; ;pic18f26k22.h: 1573: struct {
[; ;pic18f26k22.h: 1574: unsigned :2;
[; ;pic18f26k22.h: 1575: unsigned T5SYNC :1;
[; ;pic18f26k22.h: 1576: unsigned :1;
[; ;pic18f26k22.h: 1577: unsigned T5CKPS0 :1;
[; ;pic18f26k22.h: 1578: unsigned T5CKPS1 :1;
[; ;pic18f26k22.h: 1579: unsigned TMR5CS0 :1;
[; ;pic18f26k22.h: 1580: unsigned TMR5CS1 :1;
[; ;pic18f26k22.h: 1581: };
[; ;pic18f26k22.h: 1582: struct {
[; ;pic18f26k22.h: 1583: unsigned :1;
[; ;pic18f26k22.h: 1584: unsigned RD165 :1;
[; ;pic18f26k22.h: 1585: };
[; ;pic18f26k22.h: 1586: struct {
[; ;pic18f26k22.h: 1587: unsigned :3;
[; ;pic18f26k22.h: 1588: unsigned SOSCEN5 :1;
[; ;pic18f26k22.h: 1589: };
[; ;pic18f26k22.h: 1590: } T5CONbits_t;
[; ;pic18f26k22.h: 1591: extern volatile T5CONbits_t T5CONbits @ 0xF4E;
[; ;pic18f26k22.h: 1665: extern volatile unsigned short TMR5 @ 0xF4F;
"1667
[; ;pic18f26k22.h: 1667: asm("TMR5 equ 0F4Fh");
[; <" TMR5 equ 0F4Fh ;# ">
[; ;pic18f26k22.h: 1671: extern volatile unsigned char TMR5L @ 0xF4F;
"1673
[; ;pic18f26k22.h: 1673: asm("TMR5L equ 0F4Fh");
[; <" TMR5L equ 0F4Fh ;# ">
[; ;pic18f26k22.h: 1676: typedef union {
[; ;pic18f26k22.h: 1677: struct {
[; ;pic18f26k22.h: 1678: unsigned TMR5L :8;
[; ;pic18f26k22.h: 1679: };
[; ;pic18f26k22.h: 1680: } TMR5Lbits_t;
[; ;pic18f26k22.h: 1681: extern volatile TMR5Lbits_t TMR5Lbits @ 0xF4F;
[; ;pic18f26k22.h: 1690: extern volatile unsigned char TMR5H @ 0xF50;
"1692
[; ;pic18f26k22.h: 1692: asm("TMR5H equ 0F50h");
[; <" TMR5H equ 0F50h ;# ">
[; ;pic18f26k22.h: 1695: typedef union {
[; ;pic18f26k22.h: 1696: struct {
[; ;pic18f26k22.h: 1697: unsigned TMR5H :8;
[; ;pic18f26k22.h: 1698: };
[; ;pic18f26k22.h: 1699: } TMR5Hbits_t;
[; ;pic18f26k22.h: 1700: extern volatile TMR5Hbits_t TMR5Hbits @ 0xF50;
[; ;pic18f26k22.h: 1709: extern volatile unsigned char T4CON @ 0xF51;
"1711
[; ;pic18f26k22.h: 1711: asm("T4CON equ 0F51h");
[; <" T4CON equ 0F51h ;# ">
[; ;pic18f26k22.h: 1714: typedef union {
[; ;pic18f26k22.h: 1715: struct {
[; ;pic18f26k22.h: 1716: unsigned T4CKPS :2;
[; ;pic18f26k22.h: 1717: unsigned TMR4ON :1;
[; ;pic18f26k22.h: 1718: unsigned T4OUTPS :4;
[; ;pic18f26k22.h: 1719: };
[; ;pic18f26k22.h: 1720: struct {
[; ;pic18f26k22.h: 1721: unsigned T4CKPS0 :1;
[; ;pic18f26k22.h: 1722: unsigned T4CKPS1 :1;
[; ;pic18f26k22.h: 1723: unsigned :1;
[; ;pic18f26k22.h: 1724: unsigned T4OUTPS0 :1;
[; ;pic18f26k22.h: 1725: unsigned T4OUTPS1 :1;
[; ;pic18f26k22.h: 1726: unsigned T4OUTPS2 :1;
[; ;pic18f26k22.h: 1727: unsigned T4OUTPS3 :1;
[; ;pic18f26k22.h: 1728: };
[; ;pic18f26k22.h: 1729: } T4CONbits_t;
[; ;pic18f26k22.h: 1730: extern volatile T4CONbits_t T4CONbits @ 0xF51;
[; ;pic18f26k22.h: 1779: extern volatile unsigned char PR4 @ 0xF52;
"1781
[; ;pic18f26k22.h: 1781: asm("PR4 equ 0F52h");
[; <" PR4 equ 0F52h ;# ">
[; ;pic18f26k22.h: 1784: typedef union {
[; ;pic18f26k22.h: 1785: struct {
[; ;pic18f26k22.h: 1786: unsigned PR4 :8;
[; ;pic18f26k22.h: 1787: };
[; ;pic18f26k22.h: 1788: } PR4bits_t;
[; ;pic18f26k22.h: 1789: extern volatile PR4bits_t PR4bits @ 0xF52;
[; ;pic18f26k22.h: 1798: extern volatile unsigned char TMR4 @ 0xF53;
"1800
[; ;pic18f26k22.h: 1800: asm("TMR4 equ 0F53h");
[; <" TMR4 equ 0F53h ;# ">
[; ;pic18f26k22.h: 1803: typedef union {
[; ;pic18f26k22.h: 1804: struct {
[; ;pic18f26k22.h: 1805: unsigned TMR4 :8;
[; ;pic18f26k22.h: 1806: };
[; ;pic18f26k22.h: 1807: } TMR4bits_t;
[; ;pic18f26k22.h: 1808: extern volatile TMR4bits_t TMR4bits @ 0xF53;
[; ;pic18f26k22.h: 1817: extern volatile unsigned char CCP5CON @ 0xF54;
"1819
[; ;pic18f26k22.h: 1819: asm("CCP5CON equ 0F54h");
[; <" CCP5CON equ 0F54h ;# ">
[; ;pic18f26k22.h: 1822: typedef union {
[; ;pic18f26k22.h: 1823: struct {
[; ;pic18f26k22.h: 1824: unsigned CCP5M :4;
[; ;pic18f26k22.h: 1825: unsigned DC5B :2;
[; ;pic18f26k22.h: 1826: };
[; ;pic18f26k22.h: 1827: struct {
[; ;pic18f26k22.h: 1828: unsigned CCP5M0 :1;
[; ;pic18f26k22.h: 1829: unsigned CCP5M1 :1;
[; ;pic18f26k22.h: 1830: unsigned CCP5M2 :1;
[; ;pic18f26k22.h: 1831: unsigned CCP5M3 :1;
[; ;pic18f26k22.h: 1832: unsigned DC5B0 :1;
[; ;pic18f26k22.h: 1833: unsigned DC5B1 :1;
[; ;pic18f26k22.h: 1834: };
[; ;pic18f26k22.h: 1835: } CCP5CONbits_t;
[; ;pic18f26k22.h: 1836: extern volatile CCP5CONbits_t CCP5CONbits @ 0xF54;
[; ;pic18f26k22.h: 1880: extern volatile unsigned short CCPR5 @ 0xF55;
"1882
[; ;pic18f26k22.h: 1882: asm("CCPR5 equ 0F55h");
[; <" CCPR5 equ 0F55h ;# ">
[; ;pic18f26k22.h: 1886: extern volatile unsigned char CCPR5L @ 0xF55;
"1888
[; ;pic18f26k22.h: 1888: asm("CCPR5L equ 0F55h");
[; <" CCPR5L equ 0F55h ;# ">
[; ;pic18f26k22.h: 1891: typedef union {
[; ;pic18f26k22.h: 1892: struct {
[; ;pic18f26k22.h: 1893: unsigned CCPR5L :8;
[; ;pic18f26k22.h: 1894: };
[; ;pic18f26k22.h: 1895: } CCPR5Lbits_t;
[; ;pic18f26k22.h: 1896: extern volatile CCPR5Lbits_t CCPR5Lbits @ 0xF55;
[; ;pic18f26k22.h: 1905: extern volatile unsigned char CCPR5H @ 0xF56;
"1907
[; ;pic18f26k22.h: 1907: asm("CCPR5H equ 0F56h");
[; <" CCPR5H equ 0F56h ;# ">
[; ;pic18f26k22.h: 1910: typedef union {
[; ;pic18f26k22.h: 1911: struct {
[; ;pic18f26k22.h: 1912: unsigned CCPR5H :8;
[; ;pic18f26k22.h: 1913: };
[; ;pic18f26k22.h: 1914: } CCPR5Hbits_t;
[; ;pic18f26k22.h: 1915: extern volatile CCPR5Hbits_t CCPR5Hbits @ 0xF56;
[; ;pic18f26k22.h: 1924: extern volatile unsigned char CCP4CON @ 0xF57;
"1926
[; ;pic18f26k22.h: 1926: asm("CCP4CON equ 0F57h");
[; <" CCP4CON equ 0F57h ;# ">
[; ;pic18f26k22.h: 1929: typedef union {
[; ;pic18f26k22.h: 1930: struct {
[; ;pic18f26k22.h: 1931: unsigned CCP4M :4;
[; ;pic18f26k22.h: 1932: unsigned DC4B :2;
[; ;pic18f26k22.h: 1933: };
[; ;pic18f26k22.h: 1934: struct {
[; ;pic18f26k22.h: 1935: unsigned CCP4M0 :1;
[; ;pic18f26k22.h: 1936: unsigned CCP4M1 :1;
[; ;pic18f26k22.h: 1937: unsigned CCP4M2 :1;
[; ;pic18f26k22.h: 1938: unsigned CCP4M3 :1;
[; ;pic18f26k22.h: 1939: unsigned DC4B0 :1;
[; ;pic18f26k22.h: 1940: unsigned DC4B1 :1;
[; ;pic18f26k22.h: 1941: };
[; ;pic18f26k22.h: 1942: } CCP4CONbits_t;
[; ;pic18f26k22.h: 1943: extern volatile CCP4CONbits_t CCP4CONbits @ 0xF57;
[; ;pic18f26k22.h: 1987: extern volatile unsigned short CCPR4 @ 0xF58;
"1989
[; ;pic18f26k22.h: 1989: asm("CCPR4 equ 0F58h");
[; <" CCPR4 equ 0F58h ;# ">
[; ;pic18f26k22.h: 1993: extern volatile unsigned char CCPR4L @ 0xF58;
"1995
[; ;pic18f26k22.h: 1995: asm("CCPR4L equ 0F58h");
[; <" CCPR4L equ 0F58h ;# ">
[; ;pic18f26k22.h: 1998: typedef union {
[; ;pic18f26k22.h: 1999: struct {
[; ;pic18f26k22.h: 2000: unsigned CCPR4L :8;
[; ;pic18f26k22.h: 2001: };
[; ;pic18f26k22.h: 2002: } CCPR4Lbits_t;
[; ;pic18f26k22.h: 2003: extern volatile CCPR4Lbits_t CCPR4Lbits @ 0xF58;
[; ;pic18f26k22.h: 2012: extern volatile unsigned char CCPR4H @ 0xF59;
"2014
[; ;pic18f26k22.h: 2014: asm("CCPR4H equ 0F59h");
[; <" CCPR4H equ 0F59h ;# ">
[; ;pic18f26k22.h: 2017: typedef union {
[; ;pic18f26k22.h: 2018: struct {
[; ;pic18f26k22.h: 2019: unsigned CCPR4H :8;
[; ;pic18f26k22.h: 2020: };
[; ;pic18f26k22.h: 2021: } CCPR4Hbits_t;
[; ;pic18f26k22.h: 2022: extern volatile CCPR4Hbits_t CCPR4Hbits @ 0xF59;
[; ;pic18f26k22.h: 2031: extern volatile unsigned char PSTR3CON @ 0xF5A;
"2033
[; ;pic18f26k22.h: 2033: asm("PSTR3CON equ 0F5Ah");
[; <" PSTR3CON equ 0F5Ah ;# ">
[; ;pic18f26k22.h: 2036: typedef union {
[; ;pic18f26k22.h: 2037: struct {
[; ;pic18f26k22.h: 2038: unsigned STR3A :1;
[; ;pic18f26k22.h: 2039: unsigned STR3B :1;
[; ;pic18f26k22.h: 2040: unsigned STR3C :1;
[; ;pic18f26k22.h: 2041: unsigned STR3D :1;
[; ;pic18f26k22.h: 2042: unsigned STR3SYNC :1;
[; ;pic18f26k22.h: 2043: };
[; ;pic18f26k22.h: 2044: struct {
[; ;pic18f26k22.h: 2045: unsigned STRA3 :1;
[; ;pic18f26k22.h: 2046: };
[; ;pic18f26k22.h: 2047: struct {
[; ;pic18f26k22.h: 2048: unsigned :1;
[; ;pic18f26k22.h: 2049: unsigned STRB3 :1;
[; ;pic18f26k22.h: 2050: };
[; ;pic18f26k22.h: 2051: struct {
[; ;pic18f26k22.h: 2052: unsigned :2;
[; ;pic18f26k22.h: 2053: unsigned STRC3 :1;
[; ;pic18f26k22.h: 2054: };
[; ;pic18f26k22.h: 2055: struct {
[; ;pic18f26k22.h: 2056: unsigned :3;
[; ;pic18f26k22.h: 2057: unsigned STRD3 :1;
[; ;pic18f26k22.h: 2058: };
[; ;pic18f26k22.h: 2059: struct {
[; ;pic18f26k22.h: 2060: unsigned :4;
[; ;pic18f26k22.h: 2061: unsigned STRSYNC3 :1;
[; ;pic18f26k22.h: 2062: };
[; ;pic18f26k22.h: 2063: } PSTR3CONbits_t;
[; ;pic18f26k22.h: 2064: extern volatile PSTR3CONbits_t PSTR3CONbits @ 0xF5A;
[; ;pic18f26k22.h: 2118: extern volatile unsigned char ECCP3AS @ 0xF5B;
"2120
[; ;pic18f26k22.h: 2120: asm("ECCP3AS equ 0F5Bh");
[; <" ECCP3AS equ 0F5Bh ;# ">
[; ;pic18f26k22.h: 2123: extern volatile unsigned char CCP3AS @ 0xF5B;
"2125
[; ;pic18f26k22.h: 2125: asm("CCP3AS equ 0F5Bh");
[; <" CCP3AS equ 0F5Bh ;# ">
[; ;pic18f26k22.h: 2128: typedef union {
[; ;pic18f26k22.h: 2129: struct {
[; ;pic18f26k22.h: 2130: unsigned P3SSBD :2;
[; ;pic18f26k22.h: 2131: unsigned P3SSAC :2;
[; ;pic18f26k22.h: 2132: unsigned CCP3AS :3;
[; ;pic18f26k22.h: 2133: unsigned CCP3ASE :1;
[; ;pic18f26k22.h: 2134: };
[; ;pic18f26k22.h: 2135: struct {
[; ;pic18f26k22.h: 2136: unsigned P3SSBD0 :1;
[; ;pic18f26k22.h: 2137: unsigned P3SSBD1 :1;
[; ;pic18f26k22.h: 2138: unsigned P3SSAC0 :1;
[; ;pic18f26k22.h: 2139: unsigned P3SSAC1 :1;
[; ;pic18f26k22.h: 2140: unsigned CCP3AS0 :1;
[; ;pic18f26k22.h: 2141: unsigned CCP3AS1 :1;
[; ;pic18f26k22.h: 2142: unsigned CCP3AS2 :1;
[; ;pic18f26k22.h: 2143: };
[; ;pic18f26k22.h: 2144: struct {
[; ;pic18f26k22.h: 2145: unsigned PSS3BD :2;
[; ;pic18f26k22.h: 2146: unsigned PSS3AC :2;
[; ;pic18f26k22.h: 2147: };
[; ;pic18f26k22.h: 2148: struct {
[; ;pic18f26k22.h: 2149: unsigned PSS3BD0 :1;
[; ;pic18f26k22.h: 2150: unsigned PSS3BD1 :1;
[; ;pic18f26k22.h: 2151: unsigned PSS3AC0 :1;
[; ;pic18f26k22.h: 2152: unsigned PSS3AC1 :1;
[; ;pic18f26k22.h: 2153: };
[; ;pic18f26k22.h: 2154: } ECCP3ASbits_t;
[; ;pic18f26k22.h: 2155: extern volatile ECCP3ASbits_t ECCP3ASbits @ 0xF5B;
[; ;pic18f26k22.h: 2243: typedef union {
[; ;pic18f26k22.h: 2244: struct {
[; ;pic18f26k22.h: 2245: unsigned P3SSBD :2;
[; ;pic18f26k22.h: 2246: unsigned P3SSAC :2;
[; ;pic18f26k22.h: 2247: unsigned CCP3AS :3;
[; ;pic18f26k22.h: 2248: unsigned CCP3ASE :1;
[; ;pic18f26k22.h: 2249: };
[; ;pic18f26k22.h: 2250: struct {
[; ;pic18f26k22.h: 2251: unsigned P3SSBD0 :1;
[; ;pic18f26k22.h: 2252: unsigned P3SSBD1 :1;
[; ;pic18f26k22.h: 2253: unsigned P3SSAC0 :1;
[; ;pic18f26k22.h: 2254: unsigned P3SSAC1 :1;
[; ;pic18f26k22.h: 2255: unsigned CCP3AS0 :1;
[; ;pic18f26k22.h: 2256: unsigned CCP3AS1 :1;
[; ;pic18f26k22.h: 2257: unsigned CCP3AS2 :1;
[; ;pic18f26k22.h: 2258: };
[; ;pic18f26k22.h: 2259: struct {
[; ;pic18f26k22.h: 2260: unsigned PSS3BD :2;
[; ;pic18f26k22.h: 2261: unsigned PSS3AC :2;
[; ;pic18f26k22.h: 2262: };
[; ;pic18f26k22.h: 2263: struct {
[; ;pic18f26k22.h: 2264: unsigned PSS3BD0 :1;
[; ;pic18f26k22.h: 2265: unsigned PSS3BD1 :1;
[; ;pic18f26k22.h: 2266: unsigned PSS3AC0 :1;
[; ;pic18f26k22.h: 2267: unsigned PSS3AC1 :1;
[; ;pic18f26k22.h: 2268: };
[; ;pic18f26k22.h: 2269: } CCP3ASbits_t;
[; ;pic18f26k22.h: 2270: extern volatile CCP3ASbits_t CCP3ASbits @ 0xF5B;
[; ;pic18f26k22.h: 2359: extern volatile unsigned char PWM3CON @ 0xF5C;
"2361
[; ;pic18f26k22.h: 2361: asm("PWM3CON equ 0F5Ch");
[; <" PWM3CON equ 0F5Ch ;# ">
[; ;pic18f26k22.h: 2364: typedef union {
[; ;pic18f26k22.h: 2365: struct {
[; ;pic18f26k22.h: 2366: unsigned P3DC :7;
[; ;pic18f26k22.h: 2367: unsigned P3RSEN :1;
[; ;pic18f26k22.h: 2368: };
[; ;pic18f26k22.h: 2369: struct {
[; ;pic18f26k22.h: 2370: unsigned P3DC0 :1;
[; ;pic18f26k22.h: 2371: unsigned P3DC1 :1;
[; ;pic18f26k22.h: 2372: unsigned P3DC2 :1;
[; ;pic18f26k22.h: 2373: unsigned P3DC3 :1;
[; ;pic18f26k22.h: 2374: unsigned P3DC4 :1;
[; ;pic18f26k22.h: 2375: unsigned P3DC5 :1;
[; ;pic18f26k22.h: 2376: unsigned P3DC6 :1;
[; ;pic18f26k22.h: 2377: };
[; ;pic18f26k22.h: 2378: } PWM3CONbits_t;
[; ;pic18f26k22.h: 2379: extern volatile PWM3CONbits_t PWM3CONbits @ 0xF5C;
[; ;pic18f26k22.h: 2428: extern volatile unsigned char CCP3CON @ 0xF5D;
"2430
[; ;pic18f26k22.h: 2430: asm("CCP3CON equ 0F5Dh");
[; <" CCP3CON equ 0F5Dh ;# ">
[; ;pic18f26k22.h: 2433: typedef union {
[; ;pic18f26k22.h: 2434: struct {
[; ;pic18f26k22.h: 2435: unsigned CCP3M :4;
[; ;pic18f26k22.h: 2436: unsigned DC3B :2;
[; ;pic18f26k22.h: 2437: unsigned P3M :2;
[; ;pic18f26k22.h: 2438: };
[; ;pic18f26k22.h: 2439: struct {
[; ;pic18f26k22.h: 2440: unsigned CCP3M0 :1;
[; ;pic18f26k22.h: 2441: unsigned CCP3M1 :1;
[; ;pic18f26k22.h: 2442: unsigned CCP3M2 :1;
[; ;pic18f26k22.h: 2443: unsigned CCP3M3 :1;
[; ;pic18f26k22.h: 2444: unsigned DC3B0 :1;
[; ;pic18f26k22.h: 2445: unsigned DC3B1 :1;
[; ;pic18f26k22.h: 2446: unsigned P3M0 :1;
[; ;pic18f26k22.h: 2447: unsigned P3M1 :1;
[; ;pic18f26k22.h: 2448: };
[; ;pic18f26k22.h: 2449: } CCP3CONbits_t;
[; ;pic18f26k22.h: 2450: extern volatile CCP3CONbits_t CCP3CONbits @ 0xF5D;
[; ;pic18f26k22.h: 2509: extern volatile unsigned short CCPR3 @ 0xF5E;
"2511
[; ;pic18f26k22.h: 2511: asm("CCPR3 equ 0F5Eh");
[; <" CCPR3 equ 0F5Eh ;# ">
[; ;pic18f26k22.h: 2515: extern volatile unsigned char CCPR3L @ 0xF5E;
"2517
[; ;pic18f26k22.h: 2517: asm("CCPR3L equ 0F5Eh");
[; <" CCPR3L equ 0F5Eh ;# ">
[; ;pic18f26k22.h: 2520: typedef union {
[; ;pic18f26k22.h: 2521: struct {
[; ;pic18f26k22.h: 2522: unsigned CCPR3L :8;
[; ;pic18f26k22.h: 2523: };
[; ;pic18f26k22.h: 2524: } CCPR3Lbits_t;
[; ;pic18f26k22.h: 2525: extern volatile CCPR3Lbits_t CCPR3Lbits @ 0xF5E;
[; ;pic18f26k22.h: 2534: extern volatile unsigned char CCPR3H @ 0xF5F;
"2536
[; ;pic18f26k22.h: 2536: asm("CCPR3H equ 0F5Fh");
[; <" CCPR3H equ 0F5Fh ;# ">
[; ;pic18f26k22.h: 2539: typedef union {
[; ;pic18f26k22.h: 2540: struct {
[; ;pic18f26k22.h: 2541: unsigned CCPR3H :8;
[; ;pic18f26k22.h: 2542: };
[; ;pic18f26k22.h: 2543: } CCPR3Hbits_t;
[; ;pic18f26k22.h: 2544: extern volatile CCPR3Hbits_t CCPR3Hbits @ 0xF5F;
[; ;pic18f26k22.h: 2553: extern volatile unsigned char SLRCON @ 0xF60;
"2555
[; ;pic18f26k22.h: 2555: asm("SLRCON equ 0F60h");
[; <" SLRCON equ 0F60h ;# ">
[; ;pic18f26k22.h: 2558: typedef union {
[; ;pic18f26k22.h: 2559: struct {
[; ;pic18f26k22.h: 2560: unsigned SLRA :1;
[; ;pic18f26k22.h: 2561: unsigned SLRB :1;
[; ;pic18f26k22.h: 2562: unsigned SLRC :1;
[; ;pic18f26k22.h: 2563: };
[; ;pic18f26k22.h: 2564: } SLRCONbits_t;
[; ;pic18f26k22.h: 2565: extern volatile SLRCONbits_t SLRCONbits @ 0xF60;
[; ;pic18f26k22.h: 2584: extern volatile unsigned char WPUB @ 0xF61;
"2586
[; ;pic18f26k22.h: 2586: asm("WPUB equ 0F61h");
[; <" WPUB equ 0F61h ;# ">
[; ;pic18f26k22.h: 2589: typedef union {
[; ;pic18f26k22.h: 2590: struct {
[; ;pic18f26k22.h: 2591: unsigned WPUB0 :1;
[; ;pic18f26k22.h: 2592: unsigned WPUB1 :1;
[; ;pic18f26k22.h: 2593: unsigned WPUB2 :1;
[; ;pic18f26k22.h: 2594: unsigned WPUB3 :1;
[; ;pic18f26k22.h: 2595: unsigned WPUB4 :1;
[; ;pic18f26k22.h: 2596: unsigned WPUB5 :1;
[; ;pic18f26k22.h: 2597: unsigned WPUB6 :1;
[; ;pic18f26k22.h: 2598: unsigned WPUB7 :1;
[; ;pic18f26k22.h: 2599: };
[; ;pic18f26k22.h: 2600: } WPUBbits_t;
[; ;pic18f26k22.h: 2601: extern volatile WPUBbits_t WPUBbits @ 0xF61;
[; ;pic18f26k22.h: 2645: extern volatile unsigned char IOCB @ 0xF62;
"2647
[; ;pic18f26k22.h: 2647: asm("IOCB equ 0F62h");
[; <" IOCB equ 0F62h ;# ">
[; ;pic18f26k22.h: 2650: typedef union {
[; ;pic18f26k22.h: 2651: struct {
[; ;pic18f26k22.h: 2652: unsigned :4;
[; ;pic18f26k22.h: 2653: unsigned IOCB4 :1;
[; ;pic18f26k22.h: 2654: unsigned IOCB5 :1;
[; ;pic18f26k22.h: 2655: unsigned IOCB6 :1;
[; ;pic18f26k22.h: 2656: unsigned IOCB7 :1;
[; ;pic18f26k22.h: 2657: };
[; ;pic18f26k22.h: 2658: } IOCBbits_t;
[; ;pic18f26k22.h: 2659: extern volatile IOCBbits_t IOCBbits @ 0xF62;
[; ;pic18f26k22.h: 2683: extern volatile unsigned char PSTR2CON @ 0xF63;
"2685
[; ;pic18f26k22.h: 2685: asm("PSTR2CON equ 0F63h");
[; <" PSTR2CON equ 0F63h ;# ">
[; ;pic18f26k22.h: 2688: typedef union {
[; ;pic18f26k22.h: 2689: struct {
[; ;pic18f26k22.h: 2690: unsigned STR2A :1;
[; ;pic18f26k22.h: 2691: unsigned STR2B :1;
[; ;pic18f26k22.h: 2692: unsigned STR2C :1;
[; ;pic18f26k22.h: 2693: unsigned STR2D :1;
[; ;pic18f26k22.h: 2694: unsigned STR2SYNC :1;
[; ;pic18f26k22.h: 2695: };
[; ;pic18f26k22.h: 2696: struct {
[; ;pic18f26k22.h: 2697: unsigned P2DC02 :1;
[; ;pic18f26k22.h: 2698: };
[; ;pic18f26k22.h: 2699: struct {
[; ;pic18f26k22.h: 2700: unsigned P2DC0CON :1;
[; ;pic18f26k22.h: 2701: };
[; ;pic18f26k22.h: 2702: struct {
[; ;pic18f26k22.h: 2703: unsigned :1;
[; ;pic18f26k22.h: 2704: unsigned P2DC12 :1;
[; ;pic18f26k22.h: 2705: };
[; ;pic18f26k22.h: 2706: struct {
[; ;pic18f26k22.h: 2707: unsigned :1;
[; ;pic18f26k22.h: 2708: unsigned P2DC1CON :1;
[; ;pic18f26k22.h: 2709: };
[; ;pic18f26k22.h: 2710: struct {
[; ;pic18f26k22.h: 2711: unsigned :2;
[; ;pic18f26k22.h: 2712: unsigned P2DC22 :1;
[; ;pic18f26k22.h: 2713: };
[; ;pic18f26k22.h: 2714: struct {
[; ;pic18f26k22.h: 2715: unsigned :2;
[; ;pic18f26k22.h: 2716: unsigned P2DC2CON :1;
[; ;pic18f26k22.h: 2717: };
[; ;pic18f26k22.h: 2718: struct {
[; ;pic18f26k22.h: 2719: unsigned :3;
[; ;pic18f26k22.h: 2720: unsigned P2DC32 :1;
[; ;pic18f26k22.h: 2721: };
[; ;pic18f26k22.h: 2722: struct {
[; ;pic18f26k22.h: 2723: unsigned :3;
[; ;pic18f26k22.h: 2724: unsigned P2DC3CON :1;
[; ;pic18f26k22.h: 2725: };
[; ;pic18f26k22.h: 2726: struct {
[; ;pic18f26k22.h: 2727: unsigned :4;
[; ;pic18f26k22.h: 2728: unsigned P2DC42 :1;
[; ;pic18f26k22.h: 2729: };
[; ;pic18f26k22.h: 2730: struct {
[; ;pic18f26k22.h: 2731: unsigned :4;
[; ;pic18f26k22.h: 2732: unsigned P2DC4CON :1;
[; ;pic18f26k22.h: 2733: };
[; ;pic18f26k22.h: 2734: struct {
[; ;pic18f26k22.h: 2735: unsigned STRA2 :1;
[; ;pic18f26k22.h: 2736: };
[; ;pic18f26k22.h: 2737: struct {
[; ;pic18f26k22.h: 2738: unsigned :1;
[; ;pic18f26k22.h: 2739: unsigned STRB2 :1;
[; ;pic18f26k22.h: 2740: };
[; ;pic18f26k22.h: 2741: struct {
[; ;pic18f26k22.h: 2742: unsigned :2;
[; ;pic18f26k22.h: 2743: unsigned STRC2 :1;
[; ;pic18f26k22.h: 2744: };
[; ;pic18f26k22.h: 2745: struct {
[; ;pic18f26k22.h: 2746: unsigned :3;
[; ;pic18f26k22.h: 2747: unsigned STRD2 :1;
[; ;pic18f26k22.h: 2748: };
[; ;pic18f26k22.h: 2749: struct {
[; ;pic18f26k22.h: 2750: unsigned :4;
[; ;pic18f26k22.h: 2751: unsigned STRSYNC2 :1;
[; ;pic18f26k22.h: 2752: };
[; ;pic18f26k22.h: 2753: } PSTR2CONbits_t;
[; ;pic18f26k22.h: 2754: extern volatile PSTR2CONbits_t PSTR2CONbits @ 0xF63;
[; ;pic18f26k22.h: 2858: extern volatile unsigned char ECCP2AS @ 0xF64;
"2860
[; ;pic18f26k22.h: 2860: asm("ECCP2AS equ 0F64h");
[; <" ECCP2AS equ 0F64h ;# ">
[; ;pic18f26k22.h: 2863: extern volatile unsigned char CCP2AS @ 0xF64;
"2865
[; ;pic18f26k22.h: 2865: asm("CCP2AS equ 0F64h");
[; <" CCP2AS equ 0F64h ;# ">
[; ;pic18f26k22.h: 2868: typedef union {
[; ;pic18f26k22.h: 2869: struct {
[; ;pic18f26k22.h: 2870: unsigned P2SSBD :2;
[; ;pic18f26k22.h: 2871: unsigned P2SSAC :2;
[; ;pic18f26k22.h: 2872: unsigned CCP2AS :3;
[; ;pic18f26k22.h: 2873: unsigned CCP2ASE :1;
[; ;pic18f26k22.h: 2874: };
[; ;pic18f26k22.h: 2875: struct {
[; ;pic18f26k22.h: 2876: unsigned P2SSBD0 :1;
[; ;pic18f26k22.h: 2877: unsigned P2SSBD1 :1;
[; ;pic18f26k22.h: 2878: unsigned P2SSAC0 :1;
[; ;pic18f26k22.h: 2879: unsigned P2SSAC1 :1;
[; ;pic18f26k22.h: 2880: unsigned CCP2AS0 :1;
[; ;pic18f26k22.h: 2881: unsigned CCP2AS1 :1;
[; ;pic18f26k22.h: 2882: unsigned CCP2AS2 :1;
[; ;pic18f26k22.h: 2883: };
[; ;pic18f26k22.h: 2884: struct {
[; ;pic18f26k22.h: 2885: unsigned PSS2BD :2;
[; ;pic18f26k22.h: 2886: unsigned PSS2AC :2;
[; ;pic18f26k22.h: 2887: };
[; ;pic18f26k22.h: 2888: struct {
[; ;pic18f26k22.h: 2889: unsigned PSS2BD0 :1;
[; ;pic18f26k22.h: 2890: unsigned PSS2BD1 :1;
[; ;pic18f26k22.h: 2891: unsigned PSS2AC0 :1;
[; ;pic18f26k22.h: 2892: unsigned PSS2AC1 :1;
[; ;pic18f26k22.h: 2893: };
[; ;pic18f26k22.h: 2894: } ECCP2ASbits_t;
[; ;pic18f26k22.h: 2895: extern volatile ECCP2ASbits_t ECCP2ASbits @ 0xF64;
[; ;pic18f26k22.h: 2983: typedef union {
[; ;pic18f26k22.h: 2984: struct {
[; ;pic18f26k22.h: 2985: unsigned P2SSBD :2;
[; ;pic18f26k22.h: 2986: unsigned P2SSAC :2;
[; ;pic18f26k22.h: 2987: unsigned CCP2AS :3;
[; ;pic18f26k22.h: 2988: unsigned CCP2ASE :1;
[; ;pic18f26k22.h: 2989: };
[; ;pic18f26k22.h: 2990: struct {
[; ;pic18f26k22.h: 2991: unsigned P2SSBD0 :1;
[; ;pic18f26k22.h: 2992: unsigned P2SSBD1 :1;
[; ;pic18f26k22.h: 2993: unsigned P2SSAC0 :1;
[; ;pic18f26k22.h: 2994: unsigned P2SSAC1 :1;
[; ;pic18f26k22.h: 2995: unsigned CCP2AS0 :1;
[; ;pic18f26k22.h: 2996: unsigned CCP2AS1 :1;
[; ;pic18f26k22.h: 2997: unsigned CCP2AS2 :1;
[; ;pic18f26k22.h: 2998: };
[; ;pic18f26k22.h: 2999: struct {
[; ;pic18f26k22.h: 3000: unsigned PSS2BD :2;
[; ;pic18f26k22.h: 3001: unsigned PSS2AC :2;
[; ;pic18f26k22.h: 3002: };
[; ;pic18f26k22.h: 3003: struct {
[; ;pic18f26k22.h: 3004: unsigned PSS2BD0 :1;
[; ;pic18f26k22.h: 3005: unsigned PSS2BD1 :1;
[; ;pic18f26k22.h: 3006: unsigned PSS2AC0 :1;
[; ;pic18f26k22.h: 3007: unsigned PSS2AC1 :1;
[; ;pic18f26k22.h: 3008: };
[; ;pic18f26k22.h: 3009: } CCP2ASbits_t;
[; ;pic18f26k22.h: 3010: extern volatile CCP2ASbits_t CCP2ASbits @ 0xF64;
[; ;pic18f26k22.h: 3099: extern volatile unsigned char PWM2CON @ 0xF65;
"3101
[; ;pic18f26k22.h: 3101: asm("PWM2CON equ 0F65h");
[; <" PWM2CON equ 0F65h ;# ">
[; ;pic18f26k22.h: 3104: typedef union {
[; ;pic18f26k22.h: 3105: struct {
[; ;pic18f26k22.h: 3106: unsigned P2DC :7;
[; ;pic18f26k22.h: 3107: unsigned P2RSEN :1;
[; ;pic18f26k22.h: 3108: };
[; ;pic18f26k22.h: 3109: struct {
[; ;pic18f26k22.h: 3110: unsigned P2DC0 :1;
[; ;pic18f26k22.h: 3111: unsigned P2DC1 :1;
[; ;pic18f26k22.h: 3112: unsigned P2DC2 :1;
[; ;pic18f26k22.h: 3113: unsigned P2DC3 :1;
[; ;pic18f26k22.h: 3114: unsigned P2DC4 :1;
[; ;pic18f26k22.h: 3115: unsigned P2DC5 :1;
[; ;pic18f26k22.h: 3116: unsigned P2DC6 :1;
[; ;pic18f26k22.h: 3117: };
[; ;pic18f26k22.h: 3118: } PWM2CONbits_t;
[; ;pic18f26k22.h: 3119: extern volatile PWM2CONbits_t PWM2CONbits @ 0xF65;
[; ;pic18f26k22.h: 3168: extern volatile unsigned char CCP2CON @ 0xF66;
"3170
[; ;pic18f26k22.h: 3170: asm("CCP2CON equ 0F66h");
[; <" CCP2CON equ 0F66h ;# ">
[; ;pic18f26k22.h: 3173: typedef union {
[; ;pic18f26k22.h: 3174: struct {
[; ;pic18f26k22.h: 3175: unsigned CCP2M :4;
[; ;pic18f26k22.h: 3176: unsigned DC2B :2;
[; ;pic18f26k22.h: 3177: unsigned P2M :2;
[; ;pic18f26k22.h: 3178: };
[; ;pic18f26k22.h: 3179: struct {
[; ;pic18f26k22.h: 3180: unsigned CCP2M0 :1;
[; ;pic18f26k22.h: 3181: unsigned CCP2M1 :1;
[; ;pic18f26k22.h: 3182: unsigned CCP2M2 :1;
[; ;pic18f26k22.h: 3183: unsigned CCP2M3 :1;
[; ;pic18f26k22.h: 3184: unsigned DC2B0 :1;
[; ;pic18f26k22.h: 3185: unsigned DC2B1 :1;
[; ;pic18f26k22.h: 3186: unsigned P2M0 :1;
[; ;pic18f26k22.h: 3187: unsigned P2M1 :1;
[; ;pic18f26k22.h: 3188: };
[; ;pic18f26k22.h: 3189: } CCP2CONbits_t;
[; ;pic18f26k22.h: 3190: extern volatile CCP2CONbits_t CCP2CONbits @ 0xF66;
[; ;pic18f26k22.h: 3249: extern volatile unsigned short CCPR2 @ 0xF67;
"3251
[; ;pic18f26k22.h: 3251: asm("CCPR2 equ 0F67h");
[; <" CCPR2 equ 0F67h ;# ">
[; ;pic18f26k22.h: 3255: extern volatile unsigned char CCPR2L @ 0xF67;
"3257
[; ;pic18f26k22.h: 3257: asm("CCPR2L equ 0F67h");
[; <" CCPR2L equ 0F67h ;# ">
[; ;pic18f26k22.h: 3260: typedef union {
[; ;pic18f26k22.h: 3261: struct {
[; ;pic18f26k22.h: 3262: unsigned CCPR2L :8;
[; ;pic18f26k22.h: 3263: };
[; ;pic18f26k22.h: 3264: } CCPR2Lbits_t;
[; ;pic18f26k22.h: 3265: extern volatile CCPR2Lbits_t CCPR2Lbits @ 0xF67;
[; ;pic18f26k22.h: 3274: extern volatile unsigned char CCPR2H @ 0xF68;
"3276
[; ;pic18f26k22.h: 3276: asm("CCPR2H equ 0F68h");
[; <" CCPR2H equ 0F68h ;# ">
[; ;pic18f26k22.h: 3279: typedef union {
[; ;pic18f26k22.h: 3280: struct {
[; ;pic18f26k22.h: 3281: unsigned CCPR2H :8;
[; ;pic18f26k22.h: 3282: };
[; ;pic18f26k22.h: 3283: } CCPR2Hbits_t;
[; ;pic18f26k22.h: 3284: extern volatile CCPR2Hbits_t CCPR2Hbits @ 0xF68;
[; ;pic18f26k22.h: 3293: extern volatile unsigned char SSP2CON3 @ 0xF69;
"3295
[; ;pic18f26k22.h: 3295: asm("SSP2CON3 equ 0F69h");
[; <" SSP2CON3 equ 0F69h ;# ">
[; ;pic18f26k22.h: 3298: typedef union {
[; ;pic18f26k22.h: 3299: struct {
[; ;pic18f26k22.h: 3300: unsigned DHEN :1;
[; ;pic18f26k22.h: 3301: unsigned AHEN :1;
[; ;pic18f26k22.h: 3302: unsigned SBCDE :1;
[; ;pic18f26k22.h: 3303: unsigned SDAHT :1;
[; ;pic18f26k22.h: 3304: unsigned BOEN :1;
[; ;pic18f26k22.h: 3305: unsigned SCIE :1;
[; ;pic18f26k22.h: 3306: unsigned PCIE :1;
[; ;pic18f26k22.h: 3307: unsigned ACKTIM :1;
[; ;pic18f26k22.h: 3308: };
[; ;pic18f26k22.h: 3309: } SSP2CON3bits_t;
[; ;pic18f26k22.h: 3310: extern volatile SSP2CON3bits_t SSP2CON3bits @ 0xF69;
[; ;pic18f26k22.h: 3354: extern volatile unsigned char SSP2MSK @ 0xF6A;
"3356
[; ;pic18f26k22.h: 3356: asm("SSP2MSK equ 0F6Ah");
[; <" SSP2MSK equ 0F6Ah ;# ">
[; ;pic18f26k22.h: 3359: typedef union {
[; ;pic18f26k22.h: 3360: struct {
[; ;pic18f26k22.h: 3361: unsigned MSK0 :1;
[; ;pic18f26k22.h: 3362: unsigned MSK1 :1;
[; ;pic18f26k22.h: 3363: unsigned MSK2 :1;
[; ;pic18f26k22.h: 3364: unsigned MSK3 :1;
[; ;pic18f26k22.h: 3365: unsigned MSK4 :1;
[; ;pic18f26k22.h: 3366: unsigned MSK5 :1;
[; ;pic18f26k22.h: 3367: unsigned MSK6 :1;
[; ;pic18f26k22.h: 3368: unsigned MSK7 :1;
[; ;pic18f26k22.h: 3369: };
[; ;pic18f26k22.h: 3370: } SSP2MSKbits_t;
[; ;pic18f26k22.h: 3371: extern volatile SSP2MSKbits_t SSP2MSKbits @ 0xF6A;
[; ;pic18f26k22.h: 3415: extern volatile unsigned char SSP2CON2 @ 0xF6B;
"3417
[; ;pic18f26k22.h: 3417: asm("SSP2CON2 equ 0F6Bh");
[; <" SSP2CON2 equ 0F6Bh ;# ">
[; ;pic18f26k22.h: 3420: typedef union {
[; ;pic18f26k22.h: 3421: struct {
[; ;pic18f26k22.h: 3422: unsigned SEN :1;
[; ;pic18f26k22.h: 3423: unsigned RSEN :1;
[; ;pic18f26k22.h: 3424: unsigned PEN :1;
[; ;pic18f26k22.h: 3425: unsigned RCEN :1;
[; ;pic18f26k22.h: 3426: unsigned ACKEN :1;
[; ;pic18f26k22.h: 3427: unsigned ACKDT :1;
[; ;pic18f26k22.h: 3428: unsigned ACKSTAT :1;
[; ;pic18f26k22.h: 3429: unsigned GCEN :1;
[; ;pic18f26k22.h: 3430: };
[; ;pic18f26k22.h: 3431: struct {
[; ;pic18f26k22.h: 3432: unsigned :5;
[; ;pic18f26k22.h: 3433: unsigned ACKDT2 :1;
[; ;pic18f26k22.h: 3434: };
[; ;pic18f26k22.h: 3435: struct {
[; ;pic18f26k22.h: 3436: unsigned :4;
[; ;pic18f26k22.h: 3437: unsigned ACKEN2 :1;
[; ;pic18f26k22.h: 3438: };
[; ;pic18f26k22.h: 3439: struct {
[; ;pic18f26k22.h: 3440: unsigned :6;
[; ;pic18f26k22.h: 3441: unsigned ACKSTAT2 :1;
[; ;pic18f26k22.h: 3442: };
[; ;pic18f26k22.h: 3443: struct {
[; ;pic18f26k22.h: 3444: unsigned :1;
[; ;pic18f26k22.h: 3445: unsigned ADMSK12 :1;
[; ;pic18f26k22.h: 3446: };
[; ;pic18f26k22.h: 3447: struct {
[; ;pic18f26k22.h: 3448: unsigned :2;
[; ;pic18f26k22.h: 3449: unsigned ADMSK22 :1;
[; ;pic18f26k22.h: 3450: };
[; ;pic18f26k22.h: 3451: struct {
[; ;pic18f26k22.h: 3452: unsigned :3;
[; ;pic18f26k22.h: 3453: unsigned ADMSK32 :1;
[; ;pic18f26k22.h: 3454: };
[; ;pic18f26k22.h: 3455: struct {
[; ;pic18f26k22.h: 3456: unsigned :4;
[; ;pic18f26k22.h: 3457: unsigned ADMSK42 :1;
[; ;pic18f26k22.h: 3458: };
[; ;pic18f26k22.h: 3459: struct {
[; ;pic18f26k22.h: 3460: unsigned :5;
[; ;pic18f26k22.h: 3461: unsigned ADMSK52 :1;
[; ;pic18f26k22.h: 3462: };
[; ;pic18f26k22.h: 3463: struct {
[; ;pic18f26k22.h: 3464: unsigned :7;
[; ;pic18f26k22.h: 3465: unsigned GCEN2 :1;
[; ;pic18f26k22.h: 3466: };
[; ;pic18f26k22.h: 3467: struct {
[; ;pic18f26k22.h: 3468: unsigned :2;
[; ;pic18f26k22.h: 3469: unsigned PEN2 :1;
[; ;pic18f26k22.h: 3470: };
[; ;pic18f26k22.h: 3471: struct {
[; ;pic18f26k22.h: 3472: unsigned :3;
[; ;pic18f26k22.h: 3473: unsigned RCEN2 :1;
[; ;pic18f26k22.h: 3474: };
[; ;pic18f26k22.h: 3475: struct {
[; ;pic18f26k22.h: 3476: unsigned :1;
[; ;pic18f26k22.h: 3477: unsigned RSEN2 :1;
[; ;pic18f26k22.h: 3478: };
[; ;pic18f26k22.h: 3479: struct {
[; ;pic18f26k22.h: 3480: unsigned SEN2 :1;
[; ;pic18f26k22.h: 3481: };
[; ;pic18f26k22.h: 3482: } SSP2CON2bits_t;
[; ;pic18f26k22.h: 3483: extern volatile SSP2CON2bits_t SSP2CON2bits @ 0xF6B;
[; ;pic18f26k22.h: 3592: extern volatile unsigned char SSP2CON1 @ 0xF6C;
"3594
[; ;pic18f26k22.h: 3594: asm("SSP2CON1 equ 0F6Ch");
[; <" SSP2CON1 equ 0F6Ch ;# ">
[; ;pic18f26k22.h: 3597: typedef union {
[; ;pic18f26k22.h: 3598: struct {
[; ;pic18f26k22.h: 3599: unsigned SSPM :4;
[; ;pic18f26k22.h: 3600: unsigned CKP :1;
[; ;pic18f26k22.h: 3601: unsigned SSPEN :1;
[; ;pic18f26k22.h: 3602: unsigned SSPOV :1;
[; ;pic18f26k22.h: 3603: unsigned WCOL :1;
[; ;pic18f26k22.h: 3604: };
[; ;pic18f26k22.h: 3605: struct {
[; ;pic18f26k22.h: 3606: unsigned SSPM0 :1;
[; ;pic18f26k22.h: 3607: unsigned SSPM1 :1;
[; ;pic18f26k22.h: 3608: unsigned SSPM2 :1;
[; ;pic18f26k22.h: 3609: unsigned SSPM3 :1;
[; ;pic18f26k22.h: 3610: };
[; ;pic18f26k22.h: 3611: struct {
[; ;pic18f26k22.h: 3612: unsigned :4;
[; ;pic18f26k22.h: 3613: unsigned CKP2 :1;
[; ;pic18f26k22.h: 3614: };
[; ;pic18f26k22.h: 3615: struct {
[; ;pic18f26k22.h: 3616: unsigned :5;
[; ;pic18f26k22.h: 3617: unsigned SSPEN2 :1;
[; ;pic18f26k22.h: 3618: };
[; ;pic18f26k22.h: 3619: struct {
[; ;pic18f26k22.h: 3620: unsigned SSPM02 :1;
[; ;pic18f26k22.h: 3621: };
[; ;pic18f26k22.h: 3622: struct {
[; ;pic18f26k22.h: 3623: unsigned :1;
[; ;pic18f26k22.h: 3624: unsigned SSPM12 :1;
[; ;pic18f26k22.h: 3625: };
[; ;pic18f26k22.h: 3626: struct {
[; ;pic18f26k22.h: 3627: unsigned :2;
[; ;pic18f26k22.h: 3628: unsigned SSPM22 :1;
[; ;pic18f26k22.h: 3629: };
[; ;pic18f26k22.h: 3630: struct {
[; ;pic18f26k22.h: 3631: unsigned :3;
[; ;pic18f26k22.h: 3632: unsigned SSPM32 :1;
[; ;pic18f26k22.h: 3633: };
[; ;pic18f26k22.h: 3634: struct {
[; ;pic18f26k22.h: 3635: unsigned :6;
[; ;pic18f26k22.h: 3636: unsigned SSPOV2 :1;
[; ;pic18f26k22.h: 3637: };
[; ;pic18f26k22.h: 3638: struct {
[; ;pic18f26k22.h: 3639: unsigned :7;
[; ;pic18f26k22.h: 3640: unsigned WCOL2 :1;
[; ;pic18f26k22.h: 3641: };
[; ;pic18f26k22.h: 3642: } SSP2CON1bits_t;
[; ;pic18f26k22.h: 3643: extern volatile SSP2CON1bits_t SSP2CON1bits @ 0xF6C;
[; ;pic18f26k22.h: 3732: extern volatile unsigned char SSP2STAT @ 0xF6D;
"3734
[; ;pic18f26k22.h: 3734: asm("SSP2STAT equ 0F6Dh");
[; <" SSP2STAT equ 0F6Dh ;# ">
[; ;pic18f26k22.h: 3737: typedef union {
[; ;pic18f26k22.h: 3738: struct {
[; ;pic18f26k22.h: 3739: unsigned :2;
[; ;pic18f26k22.h: 3740: unsigned R_NOT_W :1;
[; ;pic18f26k22.h: 3741: };
[; ;pic18f26k22.h: 3742: struct {
[; ;pic18f26k22.h: 3743: unsigned :5;
[; ;pic18f26k22.h: 3744: unsigned D_NOT_A :1;
[; ;pic18f26k22.h: 3745: };
[; ;pic18f26k22.h: 3746: struct {
[; ;pic18f26k22.h: 3747: unsigned BF :1;
[; ;pic18f26k22.h: 3748: unsigned UA :1;
[; ;pic18f26k22.h: 3749: unsigned R_nW :1;
[; ;pic18f26k22.h: 3750: unsigned S :1;
[; ;pic18f26k22.h: 3751: unsigned P :1;
[; ;pic18f26k22.h: 3752: unsigned D_nA :1;
[; ;pic18f26k22.h: 3753: unsigned CKE :1;
[; ;pic18f26k22.h: 3754: unsigned SMP :1;
[; ;pic18f26k22.h: 3755: };
[; ;pic18f26k22.h: 3756: struct {
[; ;pic18f26k22.h: 3757: unsigned :2;
[; ;pic18f26k22.h: 3758: unsigned R :1;
[; ;pic18f26k22.h: 3759: unsigned :2;
[; ;pic18f26k22.h: 3760: unsigned D :1;
[; ;pic18f26k22.h: 3761: };
[; ;pic18f26k22.h: 3762: struct {
[; ;pic18f26k22.h: 3763: unsigned :2;
[; ;pic18f26k22.h: 3764: unsigned W :1;
[; ;pic18f26k22.h: 3765: unsigned :2;
[; ;pic18f26k22.h: 3766: unsigned A :1;
[; ;pic18f26k22.h: 3767: };
[; ;pic18f26k22.h: 3768: struct {
[; ;pic18f26k22.h: 3769: unsigned :2;
[; ;pic18f26k22.h: 3770: unsigned nW :1;
[; ;pic18f26k22.h: 3771: unsigned :2;
[; ;pic18f26k22.h: 3772: unsigned nA :1;
[; ;pic18f26k22.h: 3773: };
[; ;pic18f26k22.h: 3774: struct {
[; ;pic18f26k22.h: 3775: unsigned :2;
[; ;pic18f26k22.h: 3776: unsigned R_W :1;
[; ;pic18f26k22.h: 3777: unsigned :2;
[; ;pic18f26k22.h: 3778: unsigned D_A :1;
[; ;pic18f26k22.h: 3779: };
[; ;pic18f26k22.h: 3780: struct {
[; ;pic18f26k22.h: 3781: unsigned :2;
[; ;pic18f26k22.h: 3782: unsigned NOT_WRITE :1;
[; ;pic18f26k22.h: 3783: };
[; ;pic18f26k22.h: 3784: struct {
[; ;pic18f26k22.h: 3785: unsigned :5;
[; ;pic18f26k22.h: 3786: unsigned NOT_ADDRESS :1;
[; ;pic18f26k22.h: 3787: };
[; ;pic18f26k22.h: 3788: struct {
[; ;pic18f26k22.h: 3789: unsigned :2;
[; ;pic18f26k22.h: 3790: unsigned nWRITE :1;
[; ;pic18f26k22.h: 3791: unsigned :2;
[; ;pic18f26k22.h: 3792: unsigned nADDRESS :1;
[; ;pic18f26k22.h: 3793: };
[; ;pic18f26k22.h: 3794: struct {
[; ;pic18f26k22.h: 3795: unsigned BF2 :1;
[; ;pic18f26k22.h: 3796: };
[; ;pic18f26k22.h: 3797: struct {
[; ;pic18f26k22.h: 3798: unsigned :6;
[; ;pic18f26k22.h: 3799: unsigned CKE2 :1;
[; ;pic18f26k22.h: 3800: };
[; ;pic18f26k22.h: 3801: struct {
[; ;pic18f26k22.h: 3802: unsigned :5;
[; ;pic18f26k22.h: 3803: unsigned DA2 :1;
[; ;pic18f26k22.h: 3804: };
[; ;pic18f26k22.h: 3805: struct {
[; ;pic18f26k22.h: 3806: unsigned :5;
[; ;pic18f26k22.h: 3807: unsigned DATA_ADDRESS2 :1;
[; ;pic18f26k22.h: 3808: };
[; ;pic18f26k22.h: 3809: struct {
[; ;pic18f26k22.h: 3810: unsigned :5;
[; ;pic18f26k22.h: 3811: unsigned D_A2 :1;
[; ;pic18f26k22.h: 3812: };
[; ;pic18f26k22.h: 3813: struct {
[; ;pic18f26k22.h: 3814: unsigned :5;
[; ;pic18f26k22.h: 3815: unsigned D_nA2 :1;
[; ;pic18f26k22.h: 3816: };
[; ;pic18f26k22.h: 3817: struct {
[; ;pic18f26k22.h: 3818: unsigned :5;
[; ;pic18f26k22.h: 3819: unsigned I2C_DAT2 :1;
[; ;pic18f26k22.h: 3820: };
[; ;pic18f26k22.h: 3821: struct {
[; ;pic18f26k22.h: 3822: unsigned :2;
[; ;pic18f26k22.h: 3823: unsigned I2C_READ2 :1;
[; ;pic18f26k22.h: 3824: };
[; ;pic18f26k22.h: 3825: struct {
[; ;pic18f26k22.h: 3826: unsigned :3;
[; ;pic18f26k22.h: 3827: unsigned I2C_START2 :1;
[; ;pic18f26k22.h: 3828: };
[; ;pic18f26k22.h: 3829: struct {
[; ;pic18f26k22.h: 3830: unsigned :4;
[; ;pic18f26k22.h: 3831: unsigned I2C_STOP2 :1;
[; ;pic18f26k22.h: 3832: };
[; ;pic18f26k22.h: 3833: struct {
[; ;pic18f26k22.h: 3834: unsigned :4;
[; ;pic18f26k22.h: 3835: unsigned P2 :1;
[; ;pic18f26k22.h: 3836: };
[; ;pic18f26k22.h: 3837: struct {
[; ;pic18f26k22.h: 3838: unsigned :2;
[; ;pic18f26k22.h: 3839: unsigned READ_WRITE2 :1;
[; ;pic18f26k22.h: 3840: };
[; ;pic18f26k22.h: 3841: struct {
[; ;pic18f26k22.h: 3842: unsigned :2;
[; ;pic18f26k22.h: 3843: unsigned RW2 :1;
[; ;pic18f26k22.h: 3844: };
[; ;pic18f26k22.h: 3845: struct {
[; ;pic18f26k22.h: 3846: unsigned :2;
[; ;pic18f26k22.h: 3847: unsigned R_W2 :1;
[; ;pic18f26k22.h: 3848: };
[; ;pic18f26k22.h: 3849: struct {
[; ;pic18f26k22.h: 3850: unsigned :2;
[; ;pic18f26k22.h: 3851: unsigned R_nW2 :1;
[; ;pic18f26k22.h: 3852: };
[; ;pic18f26k22.h: 3853: struct {
[; ;pic18f26k22.h: 3854: unsigned :3;
[; ;pic18f26k22.h: 3855: unsigned S2 :1;
[; ;pic18f26k22.h: 3856: };
[; ;pic18f26k22.h: 3857: struct {
[; ;pic18f26k22.h: 3858: unsigned :7;
[; ;pic18f26k22.h: 3859: unsigned SMP2 :1;
[; ;pic18f26k22.h: 3860: };
[; ;pic18f26k22.h: 3861: struct {
[; ;pic18f26k22.h: 3862: unsigned :3;
[; ;pic18f26k22.h: 3863: unsigned START2 :1;
[; ;pic18f26k22.h: 3864: };
[; ;pic18f26k22.h: 3865: struct {
[; ;pic18f26k22.h: 3866: unsigned :4;
[; ;pic18f26k22.h: 3867: unsigned STOP2 :1;
[; ;pic18f26k22.h: 3868: };
[; ;pic18f26k22.h: 3869: struct {
[; ;pic18f26k22.h: 3870: unsigned :1;
[; ;pic18f26k22.h: 3871: unsigned UA2 :1;
[; ;pic18f26k22.h: 3872: };
[; ;pic18f26k22.h: 3873: struct {
[; ;pic18f26k22.h: 3874: unsigned :5;
[; ;pic18f26k22.h: 3875: unsigned nA2 :1;
[; ;pic18f26k22.h: 3876: };
[; ;pic18f26k22.h: 3877: struct {
[; ;pic18f26k22.h: 3878: unsigned :5;
[; ;pic18f26k22.h: 3879: unsigned nADDRESS2 :1;
[; ;pic18f26k22.h: 3880: };
[; ;pic18f26k22.h: 3881: struct {
[; ;pic18f26k22.h: 3882: unsigned :2;
[; ;pic18f26k22.h: 3883: unsigned nW2 :1;
[; ;pic18f26k22.h: 3884: };
[; ;pic18f26k22.h: 3885: struct {
[; ;pic18f26k22.h: 3886: unsigned :2;
[; ;pic18f26k22.h: 3887: unsigned nWRITE2 :1;
[; ;pic18f26k22.h: 3888: };
[; ;pic18f26k22.h: 3889: } SSP2STATbits_t;
[; ;pic18f26k22.h: 3890: extern volatile SSP2STATbits_t SSP2STATbits @ 0xF6D;
[; ;pic18f26k22.h: 4124: extern volatile unsigned char SSP2ADD @ 0xF6E;
"4126
[; ;pic18f26k22.h: 4126: asm("SSP2ADD equ 0F6Eh");
[; <" SSP2ADD equ 0F6Eh ;# ">
[; ;pic18f26k22.h: 4129: typedef union {
[; ;pic18f26k22.h: 4130: struct {
[; ;pic18f26k22.h: 4131: unsigned SSPADD :8;
[; ;pic18f26k22.h: 4132: };
[; ;pic18f26k22.h: 4133: struct {
[; ;pic18f26k22.h: 4134: unsigned MSK02 :1;
[; ;pic18f26k22.h: 4135: };
[; ;pic18f26k22.h: 4136: struct {
[; ;pic18f26k22.h: 4137: unsigned :1;
[; ;pic18f26k22.h: 4138: unsigned MSK12 :1;
[; ;pic18f26k22.h: 4139: };
[; ;pic18f26k22.h: 4140: struct {
[; ;pic18f26k22.h: 4141: unsigned :2;
[; ;pic18f26k22.h: 4142: unsigned MSK22 :1;
[; ;pic18f26k22.h: 4143: };
[; ;pic18f26k22.h: 4144: struct {
[; ;pic18f26k22.h: 4145: unsigned :3;
[; ;pic18f26k22.h: 4146: unsigned MSK32 :1;
[; ;pic18f26k22.h: 4147: };
[; ;pic18f26k22.h: 4148: struct {
[; ;pic18f26k22.h: 4149: unsigned :4;
[; ;pic18f26k22.h: 4150: unsigned MSK42 :1;
[; ;pic18f26k22.h: 4151: };
[; ;pic18f26k22.h: 4152: struct {
[; ;pic18f26k22.h: 4153: unsigned :5;
[; ;pic18f26k22.h: 4154: unsigned MSK52 :1;
[; ;pic18f26k22.h: 4155: };
[; ;pic18f26k22.h: 4156: struct {
[; ;pic18f26k22.h: 4157: unsigned :6;
[; ;pic18f26k22.h: 4158: unsigned MSK62 :1;
[; ;pic18f26k22.h: 4159: };
[; ;pic18f26k22.h: 4160: struct {
[; ;pic18f26k22.h: 4161: unsigned :7;
[; ;pic18f26k22.h: 4162: unsigned MSK72 :1;
[; ;pic18f26k22.h: 4163: };
[; ;pic18f26k22.h: 4164: } SSP2ADDbits_t;
[; ;pic18f26k22.h: 4165: extern volatile SSP2ADDbits_t SSP2ADDbits @ 0xF6E;
[; ;pic18f26k22.h: 4214: extern volatile unsigned char SSP2BUF @ 0xF6F;
"4216
[; ;pic18f26k22.h: 4216: asm("SSP2BUF equ 0F6Fh");
[; <" SSP2BUF equ 0F6Fh ;# ">
[; ;pic18f26k22.h: 4219: typedef union {
[; ;pic18f26k22.h: 4220: struct {
[; ;pic18f26k22.h: 4221: unsigned SSPBUF :8;
[; ;pic18f26k22.h: 4222: };
[; ;pic18f26k22.h: 4223: } SSP2BUFbits_t;
[; ;pic18f26k22.h: 4224: extern volatile SSP2BUFbits_t SSP2BUFbits @ 0xF6F;
[; ;pic18f26k22.h: 4233: extern volatile unsigned char BAUDCON2 @ 0xF70;
"4235
[; ;pic18f26k22.h: 4235: asm("BAUDCON2 equ 0F70h");
[; <" BAUDCON2 equ 0F70h ;# ">
[; ;pic18f26k22.h: 4238: extern volatile unsigned char BAUD2CON @ 0xF70;
"4240
[; ;pic18f26k22.h: 4240: asm("BAUD2CON equ 0F70h");
[; <" BAUD2CON equ 0F70h ;# ">
[; ;pic18f26k22.h: 4243: typedef union {
[; ;pic18f26k22.h: 4244: struct {
[; ;pic18f26k22.h: 4245: unsigned ABDEN :1;
[; ;pic18f26k22.h: 4246: unsigned WUE :1;
[; ;pic18f26k22.h: 4247: unsigned :1;
[; ;pic18f26k22.h: 4248: unsigned BRG16 :1;
[; ;pic18f26k22.h: 4249: unsigned CKTXP :1;
[; ;pic18f26k22.h: 4250: unsigned DTRXP :1;
[; ;pic18f26k22.h: 4251: unsigned RCIDL :1;
[; ;pic18f26k22.h: 4252: unsigned ABDOVF :1;
[; ;pic18f26k22.h: 4253: };
[; ;pic18f26k22.h: 4254: struct {
[; ;pic18f26k22.h: 4255: unsigned :4;
[; ;pic18f26k22.h: 4256: unsigned SCKP :1;
[; ;pic18f26k22.h: 4257: };
[; ;pic18f26k22.h: 4258: struct {
[; ;pic18f26k22.h: 4259: unsigned ABDEN2 :1;
[; ;pic18f26k22.h: 4260: };
[; ;pic18f26k22.h: 4261: struct {
[; ;pic18f26k22.h: 4262: unsigned :7;
[; ;pic18f26k22.h: 4263: unsigned ABDOVF2 :1;
[; ;pic18f26k22.h: 4264: };
[; ;pic18f26k22.h: 4265: struct {
[; ;pic18f26k22.h: 4266: unsigned :3;
[; ;pic18f26k22.h: 4267: unsigned BRG162 :1;
[; ;pic18f26k22.h: 4268: };
[; ;pic18f26k22.h: 4269: struct {
[; ;pic18f26k22.h: 4270: unsigned :5;
[; ;pic18f26k22.h: 4271: unsigned DTRXP2 :1;
[; ;pic18f26k22.h: 4272: };
[; ;pic18f26k22.h: 4273: struct {
[; ;pic18f26k22.h: 4274: unsigned :6;
[; ;pic18f26k22.h: 4275: unsigned RCIDL2 :1;
[; ;pic18f26k22.h: 4276: };
[; ;pic18f26k22.h: 4277: struct {
[; ;pic18f26k22.h: 4278: unsigned :6;
[; ;pic18f26k22.h: 4279: unsigned RCMT2 :1;
[; ;pic18f26k22.h: 4280: };
[; ;pic18f26k22.h: 4281: struct {
[; ;pic18f26k22.h: 4282: unsigned :5;
[; ;pic18f26k22.h: 4283: unsigned RXDTP2 :1;
[; ;pic18f26k22.h: 4284: };
[; ;pic18f26k22.h: 4285: struct {
[; ;pic18f26k22.h: 4286: unsigned :4;
[; ;pic18f26k22.h: 4287: unsigned SCKP2 :1;
[; ;pic18f26k22.h: 4288: };
[; ;pic18f26k22.h: 4289: struct {
[; ;pic18f26k22.h: 4290: unsigned :4;
[; ;pic18f26k22.h: 4291: unsigned TXCKP2 :1;
[; ;pic18f26k22.h: 4292: };
[; ;pic18f26k22.h: 4293: struct {
[; ;pic18f26k22.h: 4294: unsigned :1;
[; ;pic18f26k22.h: 4295: unsigned WUE2 :1;
[; ;pic18f26k22.h: 4296: };
[; ;pic18f26k22.h: 4297: } BAUDCON2bits_t;
[; ;pic18f26k22.h: 4298: extern volatile BAUDCON2bits_t BAUDCON2bits @ 0xF70;
[; ;pic18f26k22.h: 4391: typedef union {
[; ;pic18f26k22.h: 4392: struct {
[; ;pic18f26k22.h: 4393: unsigned ABDEN :1;
[; ;pic18f26k22.h: 4394: unsigned WUE :1;
[; ;pic18f26k22.h: 4395: unsigned :1;
[; ;pic18f26k22.h: 4396: unsigned BRG16 :1;
[; ;pic18f26k22.h: 4397: unsigned CKTXP :1;
[; ;pic18f26k22.h: 4398: unsigned DTRXP :1;
[; ;pic18f26k22.h: 4399: unsigned RCIDL :1;
[; ;pic18f26k22.h: 4400: unsigned ABDOVF :1;
[; ;pic18f26k22.h: 4401: };
[; ;pic18f26k22.h: 4402: struct {
[; ;pic18f26k22.h: 4403: unsigned :4;
[; ;pic18f26k22.h: 4404: unsigned SCKP :1;
[; ;pic18f26k22.h: 4405: };
[; ;pic18f26k22.h: 4406: struct {
[; ;pic18f26k22.h: 4407: unsigned ABDEN2 :1;
[; ;pic18f26k22.h: 4408: };
[; ;pic18f26k22.h: 4409: struct {
[; ;pic18f26k22.h: 4410: unsigned :7;
[; ;pic18f26k22.h: 4411: unsigned ABDOVF2 :1;
[; ;pic18f26k22.h: 4412: };
[; ;pic18f26k22.h: 4413: struct {
[; ;pic18f26k22.h: 4414: unsigned :3;
[; ;pic18f26k22.h: 4415: unsigned BRG162 :1;
[; ;pic18f26k22.h: 4416: };
[; ;pic18f26k22.h: 4417: struct {
[; ;pic18f26k22.h: 4418: unsigned :5;
[; ;pic18f26k22.h: 4419: unsigned DTRXP2 :1;
[; ;pic18f26k22.h: 4420: };
[; ;pic18f26k22.h: 4421: struct {
[; ;pic18f26k22.h: 4422: unsigned :6;
[; ;pic18f26k22.h: 4423: unsigned RCIDL2 :1;
[; ;pic18f26k22.h: 4424: };
[; ;pic18f26k22.h: 4425: struct {
[; ;pic18f26k22.h: 4426: unsigned :6;
[; ;pic18f26k22.h: 4427: unsigned RCMT2 :1;
[; ;pic18f26k22.h: 4428: };
[; ;pic18f26k22.h: 4429: struct {
[; ;pic18f26k22.h: 4430: unsigned :5;
[; ;pic18f26k22.h: 4431: unsigned RXDTP2 :1;
[; ;pic18f26k22.h: 4432: };
[; ;pic18f26k22.h: 4433: struct {
[; ;pic18f26k22.h: 4434: unsigned :4;
[; ;pic18f26k22.h: 4435: unsigned SCKP2 :1;
[; ;pic18f26k22.h: 4436: };
[; ;pic18f26k22.h: 4437: struct {
[; ;pic18f26k22.h: 4438: unsigned :4;
[; ;pic18f26k22.h: 4439: unsigned TXCKP2 :1;
[; ;pic18f26k22.h: 4440: };
[; ;pic18f26k22.h: 4441: struct {
[; ;pic18f26k22.h: 4442: unsigned :1;
[; ;pic18f26k22.h: 4443: unsigned WUE2 :1;
[; ;pic18f26k22.h: 4444: };
[; ;pic18f26k22.h: 4445: } BAUD2CONbits_t;
[; ;pic18f26k22.h: 4446: extern volatile BAUD2CONbits_t BAUD2CONbits @ 0xF70;
[; ;pic18f26k22.h: 4540: extern volatile unsigned char RCSTA2 @ 0xF71;
"4542
[; ;pic18f26k22.h: 4542: asm("RCSTA2 equ 0F71h");
[; <" RCSTA2 equ 0F71h ;# ">
[; ;pic18f26k22.h: 4545: extern volatile unsigned char RC2STA @ 0xF71;
"4547
[; ;pic18f26k22.h: 4547: asm("RC2STA equ 0F71h");
[; <" RC2STA equ 0F71h ;# ">
[; ;pic18f26k22.h: 4550: typedef union {
[; ;pic18f26k22.h: 4551: struct {
[; ;pic18f26k22.h: 4552: unsigned RX9D :1;
[; ;pic18f26k22.h: 4553: unsigned OERR :1;
[; ;pic18f26k22.h: 4554: unsigned FERR :1;
[; ;pic18f26k22.h: 4555: unsigned ADDEN :1;
[; ;pic18f26k22.h: 4556: unsigned CREN :1;
[; ;pic18f26k22.h: 4557: unsigned SREN :1;
[; ;pic18f26k22.h: 4558: unsigned RX9 :1;
[; ;pic18f26k22.h: 4559: unsigned SPEN :1;
[; ;pic18f26k22.h: 4560: };
[; ;pic18f26k22.h: 4561: struct {
[; ;pic18f26k22.h: 4562: unsigned :3;
[; ;pic18f26k22.h: 4563: unsigned ADEN :1;
[; ;pic18f26k22.h: 4564: };
[; ;pic18f26k22.h: 4565: struct {
[; ;pic18f26k22.h: 4566: unsigned RX9D2 :1;
[; ;pic18f26k22.h: 4567: unsigned OERR2 :1;
[; ;pic18f26k22.h: 4568: unsigned FERR2 :1;
[; ;pic18f26k22.h: 4569: unsigned ADDEN2 :1;
[; ;pic18f26k22.h: 4570: unsigned CREN2 :1;
[; ;pic18f26k22.h: 4571: unsigned SREN2 :1;
[; ;pic18f26k22.h: 4572: unsigned RX92 :1;
[; ;pic18f26k22.h: 4573: unsigned SPEN2 :1;
[; ;pic18f26k22.h: 4574: };
[; ;pic18f26k22.h: 4575: struct {
[; ;pic18f26k22.h: 4576: unsigned :6;
[; ;pic18f26k22.h: 4577: unsigned RC8_92 :1;
[; ;pic18f26k22.h: 4578: };
[; ;pic18f26k22.h: 4579: struct {
[; ;pic18f26k22.h: 4580: unsigned :6;
[; ;pic18f26k22.h: 4581: unsigned RC92 :1;
[; ;pic18f26k22.h: 4582: };
[; ;pic18f26k22.h: 4583: struct {
[; ;pic18f26k22.h: 4584: unsigned RCD82 :1;
[; ;pic18f26k22.h: 4585: };
[; ;pic18f26k22.h: 4586: } RCSTA2bits_t;
[; ;pic18f26k22.h: 4587: extern volatile RCSTA2bits_t RCSTA2bits @ 0xF71;
[; ;pic18f26k22.h: 4690: typedef union {
[; ;pic18f26k22.h: 4691: struct {
[; ;pic18f26k22.h: 4692: unsigned RX9D :1;
[; ;pic18f26k22.h: 4693: unsigned OERR :1;
[; ;pic18f26k22.h: 4694: unsigned FERR :1;
[; ;pic18f26k22.h: 4695: unsigned ADDEN :1;
[; ;pic18f26k22.h: 4696: unsigned CREN :1;
[; ;pic18f26k22.h: 4697: unsigned SREN :1;
[; ;pic18f26k22.h: 4698: unsigned RX9 :1;
[; ;pic18f26k22.h: 4699: unsigned SPEN :1;
[; ;pic18f26k22.h: 4700: };
[; ;pic18f26k22.h: 4701: struct {
[; ;pic18f26k22.h: 4702: unsigned :3;
[; ;pic18f26k22.h: 4703: unsigned ADEN :1;
[; ;pic18f26k22.h: 4704: };
[; ;pic18f26k22.h: 4705: struct {
[; ;pic18f26k22.h: 4706: unsigned RX9D2 :1;
[; ;pic18f26k22.h: 4707: unsigned OERR2 :1;
[; ;pic18f26k22.h: 4708: unsigned FERR2 :1;
[; ;pic18f26k22.h: 4709: unsigned ADDEN2 :1;
[; ;pic18f26k22.h: 4710: unsigned CREN2 :1;
[; ;pic18f26k22.h: 4711: unsigned SREN2 :1;
[; ;pic18f26k22.h: 4712: unsigned RX92 :1;
[; ;pic18f26k22.h: 4713: unsigned SPEN2 :1;
[; ;pic18f26k22.h: 4714: };
[; ;pic18f26k22.h: 4715: struct {
[; ;pic18f26k22.h: 4716: unsigned :6;
[; ;pic18f26k22.h: 4717: unsigned RC8_92 :1;
[; ;pic18f26k22.h: 4718: };
[; ;pic18f26k22.h: 4719: struct {
[; ;pic18f26k22.h: 4720: unsigned :6;
[; ;pic18f26k22.h: 4721: unsigned RC92 :1;
[; ;pic18f26k22.h: 4722: };
[; ;pic18f26k22.h: 4723: struct {
[; ;pic18f26k22.h: 4724: unsigned RCD82 :1;
[; ;pic18f26k22.h: 4725: };
[; ;pic18f26k22.h: 4726: } RC2STAbits_t;
[; ;pic18f26k22.h: 4727: extern volatile RC2STAbits_t RC2STAbits @ 0xF71;
[; ;pic18f26k22.h: 4831: extern volatile unsigned char TXSTA2 @ 0xF72;
"4833
[; ;pic18f26k22.h: 4833: asm("TXSTA2 equ 0F72h");
[; <" TXSTA2 equ 0F72h ;# ">
[; ;pic18f26k22.h: 4836: extern volatile unsigned char TX2STA @ 0xF72;
"4838
[; ;pic18f26k22.h: 4838: asm("TX2STA equ 0F72h");
[; <" TX2STA equ 0F72h ;# ">
[; ;pic18f26k22.h: 4841: typedef union {
[; ;pic18f26k22.h: 4842: struct {
[; ;pic18f26k22.h: 4843: unsigned TX9D :1;
[; ;pic18f26k22.h: 4844: unsigned TRMT :1;
[; ;pic18f26k22.h: 4845: unsigned BRGH :1;
[; ;pic18f26k22.h: 4846: unsigned SENDB :1;
[; ;pic18f26k22.h: 4847: unsigned SYNC :1;
[; ;pic18f26k22.h: 4848: unsigned TXEN :1;
[; ;pic18f26k22.h: 4849: unsigned TX9 :1;
[; ;pic18f26k22.h: 4850: unsigned CSRC :1;
[; ;pic18f26k22.h: 4851: };
[; ;pic18f26k22.h: 4852: struct {
[; ;pic18f26k22.h: 4853: unsigned TX9D2 :1;
[; ;pic18f26k22.h: 4854: unsigned TRMT2 :1;
[; ;pic18f26k22.h: 4855: unsigned BRGH2 :1;
[; ;pic18f26k22.h: 4856: unsigned SENDB2 :1;
[; ;pic18f26k22.h: 4857: unsigned SYNC2 :1;
[; ;pic18f26k22.h: 4858: unsigned TXEN2 :1;
[; ;pic18f26k22.h: 4859: unsigned TX92 :1;
[; ;pic18f26k22.h: 4860: unsigned CSRC2 :1;
[; ;pic18f26k22.h: 4861: };
[; ;pic18f26k22.h: 4862: struct {
[; ;pic18f26k22.h: 4863: unsigned :6;
[; ;pic18f26k22.h: 4864: unsigned TX8_92 :1;
[; ;pic18f26k22.h: 4865: };
[; ;pic18f26k22.h: 4866: struct {
[; ;pic18f26k22.h: 4867: unsigned TXD82 :1;
[; ;pic18f26k22.h: 4868: };
[; ;pic18f26k22.h: 4869: } TXSTA2bits_t;
[; ;pic18f26k22.h: 4870: extern volatile TXSTA2bits_t TXSTA2bits @ 0xF72;
[; ;pic18f26k22.h: 4963: typedef union {
[; ;pic18f26k22.h: 4964: struct {
[; ;pic18f26k22.h: 4965: unsigned TX9D :1;
[; ;pic18f26k22.h: 4966: unsigned TRMT :1;
[; ;pic18f26k22.h: 4967: unsigned BRGH :1;
[; ;pic18f26k22.h: 4968: unsigned SENDB :1;
[; ;pic18f26k22.h: 4969: unsigned SYNC :1;
[; ;pic18f26k22.h: 4970: unsigned TXEN :1;
[; ;pic18f26k22.h: 4971: unsigned TX9 :1;
[; ;pic18f26k22.h: 4972: unsigned CSRC :1;
[; ;pic18f26k22.h: 4973: };
[; ;pic18f26k22.h: 4974: struct {
[; ;pic18f26k22.h: 4975: unsigned TX9D2 :1;
[; ;pic18f26k22.h: 4976: unsigned TRMT2 :1;
[; ;pic18f26k22.h: 4977: unsigned BRGH2 :1;
[; ;pic18f26k22.h: 4978: unsigned SENDB2 :1;
[; ;pic18f26k22.h: 4979: unsigned SYNC2 :1;
[; ;pic18f26k22.h: 4980: unsigned TXEN2 :1;
[; ;pic18f26k22.h: 4981: unsigned TX92 :1;
[; ;pic18f26k22.h: 4982: unsigned CSRC2 :1;
[; ;pic18f26k22.h: 4983: };
[; ;pic18f26k22.h: 4984: struct {
[; ;pic18f26k22.h: 4985: unsigned :6;
[; ;pic18f26k22.h: 4986: unsigned TX8_92 :1;
[; ;pic18f26k22.h: 4987: };
[; ;pic18f26k22.h: 4988: struct {
[; ;pic18f26k22.h: 4989: unsigned TXD82 :1;
[; ;pic18f26k22.h: 4990: };
[; ;pic18f26k22.h: 4991: } TX2STAbits_t;
[; ;pic18f26k22.h: 4992: extern volatile TX2STAbits_t TX2STAbits @ 0xF72;
[; ;pic18f26k22.h: 5086: extern volatile unsigned char TXREG2 @ 0xF73;
"5088
[; ;pic18f26k22.h: 5088: asm("TXREG2 equ 0F73h");
[; <" TXREG2 equ 0F73h ;# ">
[; ;pic18f26k22.h: 5091: extern volatile unsigned char TX2REG @ 0xF73;
"5093
[; ;pic18f26k22.h: 5093: asm("TX2REG equ 0F73h");
[; <" TX2REG equ 0F73h ;# ">
[; ;pic18f26k22.h: 5096: typedef union {
[; ;pic18f26k22.h: 5097: struct {
[; ;pic18f26k22.h: 5098: unsigned TX2REG :8;
[; ;pic18f26k22.h: 5099: };
[; ;pic18f26k22.h: 5100: } TXREG2bits_t;
[; ;pic18f26k22.h: 5101: extern volatile TXREG2bits_t TXREG2bits @ 0xF73;
[; ;pic18f26k22.h: 5109: typedef union {
[; ;pic18f26k22.h: 5110: struct {
[; ;pic18f26k22.h: 5111: unsigned TX2REG :8;
[; ;pic18f26k22.h: 5112: };
[; ;pic18f26k22.h: 5113: } TX2REGbits_t;
[; ;pic18f26k22.h: 5114: extern volatile TX2REGbits_t TX2REGbits @ 0xF73;
[; ;pic18f26k22.h: 5123: extern volatile unsigned char RCREG2 @ 0xF74;
"5125
[; ;pic18f26k22.h: 5125: asm("RCREG2 equ 0F74h");
[; <" RCREG2 equ 0F74h ;# ">
[; ;pic18f26k22.h: 5128: extern volatile unsigned char RC2REG @ 0xF74;
"5130
[; ;pic18f26k22.h: 5130: asm("RC2REG equ 0F74h");
[; <" RC2REG equ 0F74h ;# ">
[; ;pic18f26k22.h: 5133: typedef union {
[; ;pic18f26k22.h: 5134: struct {
[; ;pic18f26k22.h: 5135: unsigned RC2REG :8;
[; ;pic18f26k22.h: 5136: };
[; ;pic18f26k22.h: 5137: } RCREG2bits_t;
[; ;pic18f26k22.h: 5138: extern volatile RCREG2bits_t RCREG2bits @ 0xF74;
[; ;pic18f26k22.h: 5146: typedef union {
[; ;pic18f26k22.h: 5147: struct {
[; ;pic18f26k22.h: 5148: unsigned RC2REG :8;
[; ;pic18f26k22.h: 5149: };
[; ;pic18f26k22.h: 5150: } RC2REGbits_t;
[; ;pic18f26k22.h: 5151: extern volatile RC2REGbits_t RC2REGbits @ 0xF74;
[; ;pic18f26k22.h: 5160: extern volatile unsigned char SPBRG2 @ 0xF75;
"5162
[; ;pic18f26k22.h: 5162: asm("SPBRG2 equ 0F75h");
[; <" SPBRG2 equ 0F75h ;# ">
[; ;pic18f26k22.h: 5165: extern volatile unsigned char SP2BRG @ 0xF75;
"5167
[; ;pic18f26k22.h: 5167: asm("SP2BRG equ 0F75h");
[; <" SP2BRG equ 0F75h ;# ">
[; ;pic18f26k22.h: 5170: typedef union {
[; ;pic18f26k22.h: 5171: struct {
[; ;pic18f26k22.h: 5172: unsigned SP2BRG :8;
[; ;pic18f26k22.h: 5173: };
[; ;pic18f26k22.h: 5174: } SPBRG2bits_t;
[; ;pic18f26k22.h: 5175: extern volatile SPBRG2bits_t SPBRG2bits @ 0xF75;
[; ;pic18f26k22.h: 5183: typedef union {
[; ;pic18f26k22.h: 5184: struct {
[; ;pic18f26k22.h: 5185: unsigned SP2BRG :8;
[; ;pic18f26k22.h: 5186: };
[; ;pic18f26k22.h: 5187: } SP2BRGbits_t;
[; ;pic18f26k22.h: 5188: extern volatile SP2BRGbits_t SP2BRGbits @ 0xF75;
[; ;pic18f26k22.h: 5197: extern volatile unsigned char SPBRGH2 @ 0xF76;
"5199
[; ;pic18f26k22.h: 5199: asm("SPBRGH2 equ 0F76h");
[; <" SPBRGH2 equ 0F76h ;# ">
[; ;pic18f26k22.h: 5202: extern volatile unsigned char SP2BRGH @ 0xF76;
"5204
[; ;pic18f26k22.h: 5204: asm("SP2BRGH equ 0F76h");
[; <" SP2BRGH equ 0F76h ;# ">
[; ;pic18f26k22.h: 5207: typedef union {
[; ;pic18f26k22.h: 5208: struct {
[; ;pic18f26k22.h: 5209: unsigned SP2BRGH :8;
[; ;pic18f26k22.h: 5210: };
[; ;pic18f26k22.h: 5211: } SPBRGH2bits_t;
[; ;pic18f26k22.h: 5212: extern volatile SPBRGH2bits_t SPBRGH2bits @ 0xF76;
[; ;pic18f26k22.h: 5220: typedef union {
[; ;pic18f26k22.h: 5221: struct {
[; ;pic18f26k22.h: 5222: unsigned SP2BRGH :8;
[; ;pic18f26k22.h: 5223: };
[; ;pic18f26k22.h: 5224: } SP2BRGHbits_t;
[; ;pic18f26k22.h: 5225: extern volatile SP2BRGHbits_t SP2BRGHbits @ 0xF76;
[; ;pic18f26k22.h: 5234: extern volatile unsigned char CM2CON1 @ 0xF77;
"5236
[; ;pic18f26k22.h: 5236: asm("CM2CON1 equ 0F77h");
[; <" CM2CON1 equ 0F77h ;# ">
[; ;pic18f26k22.h: 5239: extern volatile unsigned char CM12CON @ 0xF77;
"5241
[; ;pic18f26k22.h: 5241: asm("CM12CON equ 0F77h");
[; <" CM12CON equ 0F77h ;# ">
[; ;pic18f26k22.h: 5244: typedef union {
[; ;pic18f26k22.h: 5245: struct {
[; ;pic18f26k22.h: 5246: unsigned C2SYNC :1;
[; ;pic18f26k22.h: 5247: unsigned C1SYNC :1;
[; ;pic18f26k22.h: 5248: unsigned C2HYS :1;
[; ;pic18f26k22.h: 5249: unsigned C1HYS :1;
[; ;pic18f26k22.h: 5250: unsigned C2RSEL :1;
[; ;pic18f26k22.h: 5251: unsigned C1RSEL :1;
[; ;pic18f26k22.h: 5252: unsigned MC2OUT :1;
[; ;pic18f26k22.h: 5253: unsigned MC1OUT :1;
[; ;pic18f26k22.h: 5254: };
[; ;pic18f26k22.h: 5255: } CM2CON1bits_t;
[; ;pic18f26k22.h: 5256: extern volatile CM2CON1bits_t CM2CON1bits @ 0xF77;
[; ;pic18f26k22.h: 5299: typedef union {
[; ;pic18f26k22.h: 5300: struct {
[; ;pic18f26k22.h: 5301: unsigned C2SYNC :1;
[; ;pic18f26k22.h: 5302: unsigned C1SYNC :1;
[; ;pic18f26k22.h: 5303: unsigned C2HYS :1;
[; ;pic18f26k22.h: 5304: unsigned C1HYS :1;
[; ;pic18f26k22.h: 5305: unsigned C2RSEL :1;
[; ;pic18f26k22.h: 5306: unsigned C1RSEL :1;
[; ;pic18f26k22.h: 5307: unsigned MC2OUT :1;
[; ;pic18f26k22.h: 5308: unsigned MC1OUT :1;
[; ;pic18f26k22.h: 5309: };
[; ;pic18f26k22.h: 5310: } CM12CONbits_t;
[; ;pic18f26k22.h: 5311: extern volatile CM12CONbits_t CM12CONbits @ 0xF77;
[; ;pic18f26k22.h: 5355: extern volatile unsigned char CM2CON0 @ 0xF78;
"5357
[; ;pic18f26k22.h: 5357: asm("CM2CON0 equ 0F78h");
[; <" CM2CON0 equ 0F78h ;# ">
[; ;pic18f26k22.h: 5360: extern volatile unsigned char CM2CON @ 0xF78;
"5362
[; ;pic18f26k22.h: 5362: asm("CM2CON equ 0F78h");
[; <" CM2CON equ 0F78h ;# ">
[; ;pic18f26k22.h: 5365: typedef union {
[; ;pic18f26k22.h: 5366: struct {
[; ;pic18f26k22.h: 5367: unsigned C2CH :2;
[; ;pic18f26k22.h: 5368: unsigned C2R :1;
[; ;pic18f26k22.h: 5369: unsigned C2SP :1;
[; ;pic18f26k22.h: 5370: unsigned C2POL :1;
[; ;pic18f26k22.h: 5371: unsigned C2OE :1;
[; ;pic18f26k22.h: 5372: unsigned C2OUT :1;
[; ;pic18f26k22.h: 5373: unsigned C2ON :1;
[; ;pic18f26k22.h: 5374: };
[; ;pic18f26k22.h: 5375: struct {
[; ;pic18f26k22.h: 5376: unsigned C2CH0 :1;
[; ;pic18f26k22.h: 5377: unsigned C2CH1 :1;
[; ;pic18f26k22.h: 5378: };
[; ;pic18f26k22.h: 5379: struct {
[; ;pic18f26k22.h: 5380: unsigned CCH02 :1;
[; ;pic18f26k22.h: 5381: };
[; ;pic18f26k22.h: 5382: struct {
[; ;pic18f26k22.h: 5383: unsigned :1;
[; ;pic18f26k22.h: 5384: unsigned CCH12 :1;
[; ;pic18f26k22.h: 5385: };
[; ;pic18f26k22.h: 5386: struct {
[; ;pic18f26k22.h: 5387: unsigned :6;
[; ;pic18f26k22.h: 5388: unsigned COE2 :1;
[; ;pic18f26k22.h: 5389: };
[; ;pic18f26k22.h: 5390: struct {
[; ;pic18f26k22.h: 5391: unsigned :7;
[; ;pic18f26k22.h: 5392: unsigned CON2 :1;
[; ;pic18f26k22.h: 5393: };
[; ;pic18f26k22.h: 5394: struct {
[; ;pic18f26k22.h: 5395: unsigned :5;
[; ;pic18f26k22.h: 5396: unsigned CPOL2 :1;
[; ;pic18f26k22.h: 5397: };
[; ;pic18f26k22.h: 5398: struct {
[; ;pic18f26k22.h: 5399: unsigned :2;
[; ;pic18f26k22.h: 5400: unsigned CREF2 :1;
[; ;pic18f26k22.h: 5401: };
[; ;pic18f26k22.h: 5402: struct {
[; ;pic18f26k22.h: 5403: unsigned :3;
[; ;pic18f26k22.h: 5404: unsigned EVPOL02 :1;
[; ;pic18f26k22.h: 5405: };
[; ;pic18f26k22.h: 5406: struct {
[; ;pic18f26k22.h: 5407: unsigned :4;
[; ;pic18f26k22.h: 5408: unsigned EVPOL12 :1;
[; ;pic18f26k22.h: 5409: };
[; ;pic18f26k22.h: 5410: } CM2CON0bits_t;
[; ;pic18f26k22.h: 5411: extern volatile CM2CON0bits_t CM2CON0bits @ 0xF78;
[; ;pic18f26k22.h: 5499: typedef union {
[; ;pic18f26k22.h: 5500: struct {
[; ;pic18f26k22.h: 5501: unsigned C2CH :2;
[; ;pic18f26k22.h: 5502: unsigned C2R :1;
[; ;pic18f26k22.h: 5503: unsigned C2SP :1;
[; ;pic18f26k22.h: 5504: unsigned C2POL :1;
[; ;pic18f26k22.h: 5505: unsigned C2OE :1;
[; ;pic18f26k22.h: 5506: unsigned C2OUT :1;
[; ;pic18f26k22.h: 5507: unsigned C2ON :1;
[; ;pic18f26k22.h: 5508: };
[; ;pic18f26k22.h: 5509: struct {
[; ;pic18f26k22.h: 5510: unsigned C2CH0 :1;
[; ;pic18f26k22.h: 5511: unsigned C2CH1 :1;
[; ;pic18f26k22.h: 5512: };
[; ;pic18f26k22.h: 5513: struct {
[; ;pic18f26k22.h: 5514: unsigned CCH02 :1;
[; ;pic18f26k22.h: 5515: };
[; ;pic18f26k22.h: 5516: struct {
[; ;pic18f26k22.h: 5517: unsigned :1;
[; ;pic18f26k22.h: 5518: unsigned CCH12 :1;
[; ;pic18f26k22.h: 5519: };
[; ;pic18f26k22.h: 5520: struct {
[; ;pic18f26k22.h: 5521: unsigned :6;
[; ;pic18f26k22.h: 5522: unsigned COE2 :1;
[; ;pic18f26k22.h: 5523: };
[; ;pic18f26k22.h: 5524: struct {
[; ;pic18f26k22.h: 5525: unsigned :7;
[; ;pic18f26k22.h: 5526: unsigned CON2 :1;
[; ;pic18f26k22.h: 5527: };
[; ;pic18f26k22.h: 5528: struct {
[; ;pic18f26k22.h: 5529: unsigned :5;
[; ;pic18f26k22.h: 5530: unsigned CPOL2 :1;
[; ;pic18f26k22.h: 5531: };
[; ;pic18f26k22.h: 5532: struct {
[; ;pic18f26k22.h: 5533: unsigned :2;
[; ;pic18f26k22.h: 5534: unsigned CREF2 :1;
[; ;pic18f26k22.h: 5535: };
[; ;pic18f26k22.h: 5536: struct {
[; ;pic18f26k22.h: 5537: unsigned :3;
[; ;pic18f26k22.h: 5538: unsigned EVPOL02 :1;
[; ;pic18f26k22.h: 5539: };
[; ;pic18f26k22.h: 5540: struct {
[; ;pic18f26k22.h: 5541: unsigned :4;
[; ;pic18f26k22.h: 5542: unsigned EVPOL12 :1;
[; ;pic18f26k22.h: 5543: };
[; ;pic18f26k22.h: 5544: } CM2CONbits_t;
[; ;pic18f26k22.h: 5545: extern volatile CM2CONbits_t CM2CONbits @ 0xF78;
[; ;pic18f26k22.h: 5634: extern volatile unsigned char CM1CON0 @ 0xF79;
"5636
[; ;pic18f26k22.h: 5636: asm("CM1CON0 equ 0F79h");
[; <" CM1CON0 equ 0F79h ;# ">
[; ;pic18f26k22.h: 5639: extern volatile unsigned char CM1CON @ 0xF79;
"5641
[; ;pic18f26k22.h: 5641: asm("CM1CON equ 0F79h");
[; <" CM1CON equ 0F79h ;# ">
[; ;pic18f26k22.h: 5644: typedef union {
[; ;pic18f26k22.h: 5645: struct {
[; ;pic18f26k22.h: 5646: unsigned C1CH :2;
[; ;pic18f26k22.h: 5647: unsigned C1R :1;
[; ;pic18f26k22.h: 5648: unsigned C1SP :1;
[; ;pic18f26k22.h: 5649: unsigned C1POL :1;
[; ;pic18f26k22.h: 5650: unsigned C1OE :1;
[; ;pic18f26k22.h: 5651: unsigned C1OUT :1;
[; ;pic18f26k22.h: 5652: unsigned C1ON :1;
[; ;pic18f26k22.h: 5653: };
[; ;pic18f26k22.h: 5654: struct {
[; ;pic18f26k22.h: 5655: unsigned C1CH0 :1;
[; ;pic18f26k22.h: 5656: unsigned C1CH1 :1;
[; ;pic18f26k22.h: 5657: };
[; ;pic18f26k22.h: 5658: struct {
[; ;pic18f26k22.h: 5659: unsigned CCH0 :1;
[; ;pic18f26k22.h: 5660: };
[; ;pic18f26k22.h: 5661: struct {
[; ;pic18f26k22.h: 5662: unsigned CCH01 :1;
[; ;pic18f26k22.h: 5663: };
[; ;pic18f26k22.h: 5664: struct {
[; ;pic18f26k22.h: 5665: unsigned :1;
[; ;pic18f26k22.h: 5666: unsigned CCH1 :1;
[; ;pic18f26k22.h: 5667: };
[; ;pic18f26k22.h: 5668: struct {
[; ;pic18f26k22.h: 5669: unsigned :1;
[; ;pic18f26k22.h: 5670: unsigned CCH11 :1;
[; ;pic18f26k22.h: 5671: };
[; ;pic18f26k22.h: 5672: struct {
[; ;pic18f26k22.h: 5673: unsigned :6;
[; ;pic18f26k22.h: 5674: unsigned COE :1;
[; ;pic18f26k22.h: 5675: };
[; ;pic18f26k22.h: 5676: struct {
[; ;pic18f26k22.h: 5677: unsigned :6;
[; ;pic18f26k22.h: 5678: unsigned COE1 :1;
[; ;pic18f26k22.h: 5679: };
[; ;pic18f26k22.h: 5680: struct {
[; ;pic18f26k22.h: 5681: unsigned :7;
[; ;pic18f26k22.h: 5682: unsigned CON :1;
[; ;pic18f26k22.h: 5683: };
[; ;pic18f26k22.h: 5684: struct {
[; ;pic18f26k22.h: 5685: unsigned :7;
[; ;pic18f26k22.h: 5686: unsigned CON1 :1;
[; ;pic18f26k22.h: 5687: };
[; ;pic18f26k22.h: 5688: struct {
[; ;pic18f26k22.h: 5689: unsigned :5;
[; ;pic18f26k22.h: 5690: unsigned CPOL :1;
[; ;pic18f26k22.h: 5691: };
[; ;pic18f26k22.h: 5692: struct {
[; ;pic18f26k22.h: 5693: unsigned :5;
[; ;pic18f26k22.h: 5694: unsigned CPOL1 :1;
[; ;pic18f26k22.h: 5695: };
[; ;pic18f26k22.h: 5696: struct {
[; ;pic18f26k22.h: 5697: unsigned :2;
[; ;pic18f26k22.h: 5698: unsigned CREF :1;
[; ;pic18f26k22.h: 5699: };
[; ;pic18f26k22.h: 5700: struct {
[; ;pic18f26k22.h: 5701: unsigned :2;
[; ;pic18f26k22.h: 5702: unsigned CREF1 :1;
[; ;pic18f26k22.h: 5703: };
[; ;pic18f26k22.h: 5704: struct {
[; ;pic18f26k22.h: 5705: unsigned :3;
[; ;pic18f26k22.h: 5706: unsigned EVPOL0 :1;
[; ;pic18f26k22.h: 5707: };
[; ;pic18f26k22.h: 5708: struct {
[; ;pic18f26k22.h: 5709: unsigned :3;
[; ;pic18f26k22.h: 5710: unsigned EVPOL01 :1;
[; ;pic18f26k22.h: 5711: };
[; ;pic18f26k22.h: 5712: struct {
[; ;pic18f26k22.h: 5713: unsigned :4;
[; ;pic18f26k22.h: 5714: unsigned EVPOL1 :1;
[; ;pic18f26k22.h: 5715: };
[; ;pic18f26k22.h: 5716: struct {
[; ;pic18f26k22.h: 5717: unsigned :4;
[; ;pic18f26k22.h: 5718: unsigned EVPOL11 :1;
[; ;pic18f26k22.h: 5719: };
[; ;pic18f26k22.h: 5720: } CM1CON0bits_t;
[; ;pic18f26k22.h: 5721: extern volatile CM1CON0bits_t CM1CON0bits @ 0xF79;
[; ;pic18f26k22.h: 5849: typedef union {
[; ;pic18f26k22.h: 5850: struct {
[; ;pic18f26k22.h: 5851: unsigned C1CH :2;
[; ;pic18f26k22.h: 5852: unsigned C1R :1;
[; ;pic18f26k22.h: 5853: unsigned C1SP :1;
[; ;pic18f26k22.h: 5854: unsigned C1POL :1;
[; ;pic18f26k22.h: 5855: unsigned C1OE :1;
[; ;pic18f26k22.h: 5856: unsigned C1OUT :1;
[; ;pic18f26k22.h: 5857: unsigned C1ON :1;
[; ;pic18f26k22.h: 5858: };
[; ;pic18f26k22.h: 5859: struct {
[; ;pic18f26k22.h: 5860: unsigned C1CH0 :1;
[; ;pic18f26k22.h: 5861: unsigned C1CH1 :1;
[; ;pic18f26k22.h: 5862: };
[; ;pic18f26k22.h: 5863: struct {
[; ;pic18f26k22.h: 5864: unsigned CCH0 :1;
[; ;pic18f26k22.h: 5865: };
[; ;pic18f26k22.h: 5866: struct {
[; ;pic18f26k22.h: 5867: unsigned CCH01 :1;
[; ;pic18f26k22.h: 5868: };
[; ;pic18f26k22.h: 5869: struct {
[; ;pic18f26k22.h: 5870: unsigned :1;
[; ;pic18f26k22.h: 5871: unsigned CCH1 :1;
[; ;pic18f26k22.h: 5872: };
[; ;pic18f26k22.h: 5873: struct {
[; ;pic18f26k22.h: 5874: unsigned :1;
[; ;pic18f26k22.h: 5875: unsigned CCH11 :1;
[; ;pic18f26k22.h: 5876: };
[; ;pic18f26k22.h: 5877: struct {
[; ;pic18f26k22.h: 5878: unsigned :6;
[; ;pic18f26k22.h: 5879: unsigned COE :1;
[; ;pic18f26k22.h: 5880: };
[; ;pic18f26k22.h: 5881: struct {
[; ;pic18f26k22.h: 5882: unsigned :6;
[; ;pic18f26k22.h: 5883: unsigned COE1 :1;
[; ;pic18f26k22.h: 5884: };
[; ;pic18f26k22.h: 5885: struct {
[; ;pic18f26k22.h: 5886: unsigned :7;
[; ;pic18f26k22.h: 5887: unsigned CON :1;
[; ;pic18f26k22.h: 5888: };
[; ;pic18f26k22.h: 5889: struct {
[; ;pic18f26k22.h: 5890: unsigned :7;
[; ;pic18f26k22.h: 5891: unsigned CON1 :1;
[; ;pic18f26k22.h: 5892: };
[; ;pic18f26k22.h: 5893: struct {
[; ;pic18f26k22.h: 5894: unsigned :5;
[; ;pic18f26k22.h: 5895: unsigned CPOL :1;
[; ;pic18f26k22.h: 5896: };
[; ;pic18f26k22.h: 5897: struct {
[; ;pic18f26k22.h: 5898: unsigned :5;
[; ;pic18f26k22.h: 5899: unsigned CPOL1 :1;
[; ;pic18f26k22.h: 5900: };
[; ;pic18f26k22.h: 5901: struct {
[; ;pic18f26k22.h: 5902: unsigned :2;
[; ;pic18f26k22.h: 5903: unsigned CREF :1;
[; ;pic18f26k22.h: 5904: };
[; ;pic18f26k22.h: 5905: struct {
[; ;pic18f26k22.h: 5906: unsigned :2;
[; ;pic18f26k22.h: 5907: unsigned CREF1 :1;
[; ;pic18f26k22.h: 5908: };
[; ;pic18f26k22.h: 5909: struct {
[; ;pic18f26k22.h: 5910: unsigned :3;
[; ;pic18f26k22.h: 5911: unsigned EVPOL0 :1;
[; ;pic18f26k22.h: 5912: };
[; ;pic18f26k22.h: 5913: struct {
[; ;pic18f26k22.h: 5914: unsigned :3;
[; ;pic18f26k22.h: 5915: unsigned EVPOL01 :1;
[; ;pic18f26k22.h: 5916: };
[; ;pic18f26k22.h: 5917: struct {
[; ;pic18f26k22.h: 5918: unsigned :4;
[; ;pic18f26k22.h: 5919: unsigned EVPOL1 :1;
[; ;pic18f26k22.h: 5920: };
[; ;pic18f26k22.h: 5921: struct {
[; ;pic18f26k22.h: 5922: unsigned :4;
[; ;pic18f26k22.h: 5923: unsigned EVPOL11 :1;
[; ;pic18f26k22.h: 5924: };
[; ;pic18f26k22.h: 5925: } CM1CONbits_t;
[; ;pic18f26k22.h: 5926: extern volatile CM1CONbits_t CM1CONbits @ 0xF79;
[; ;pic18f26k22.h: 6055: extern volatile unsigned char PIE4 @ 0xF7A;
"6057
[; ;pic18f26k22.h: 6057: asm("PIE4 equ 0F7Ah");
[; <" PIE4 equ 0F7Ah ;# ">
[; ;pic18f26k22.h: 6060: typedef union {
[; ;pic18f26k22.h: 6061: struct {
[; ;pic18f26k22.h: 6062: unsigned CCP3IE :1;
[; ;pic18f26k22.h: 6063: unsigned CCP4IE :1;
[; ;pic18f26k22.h: 6064: unsigned CCP5IE :1;
[; ;pic18f26k22.h: 6065: };
[; ;pic18f26k22.h: 6066: } PIE4bits_t;
[; ;pic18f26k22.h: 6067: extern volatile PIE4bits_t PIE4bits @ 0xF7A;
[; ;pic18f26k22.h: 6086: extern volatile unsigned char PIR4 @ 0xF7B;
"6088
[; ;pic18f26k22.h: 6088: asm("PIR4 equ 0F7Bh");
[; <" PIR4 equ 0F7Bh ;# ">
[; ;pic18f26k22.h: 6091: typedef union {
[; ;pic18f26k22.h: 6092: struct {
[; ;pic18f26k22.h: 6093: unsigned CCP3IF :1;
[; ;pic18f26k22.h: 6094: unsigned CCP4IF :1;
[; ;pic18f26k22.h: 6095: unsigned CCP5IF :1;
[; ;pic18f26k22.h: 6096: };
[; ;pic18f26k22.h: 6097: } PIR4bits_t;
[; ;pic18f26k22.h: 6098: extern volatile PIR4bits_t PIR4bits @ 0xF7B;
[; ;pic18f26k22.h: 6117: extern volatile unsigned char IPR4 @ 0xF7C;
"6119
[; ;pic18f26k22.h: 6119: asm("IPR4 equ 0F7Ch");
[; <" IPR4 equ 0F7Ch ;# ">
[; ;pic18f26k22.h: 6122: typedef union {
[; ;pic18f26k22.h: 6123: struct {
[; ;pic18f26k22.h: 6124: unsigned CCP3IP :1;
[; ;pic18f26k22.h: 6125: unsigned CCP4IP :1;
[; ;pic18f26k22.h: 6126: unsigned CCP5IP :1;
[; ;pic18f26k22.h: 6127: };
[; ;pic18f26k22.h: 6128: struct {
[; ;pic18f26k22.h: 6129: unsigned CCIP3IP :1;
[; ;pic18f26k22.h: 6130: };
[; ;pic18f26k22.h: 6131: } IPR4bits_t;
[; ;pic18f26k22.h: 6132: extern volatile IPR4bits_t IPR4bits @ 0xF7C;
[; ;pic18f26k22.h: 6156: extern volatile unsigned char PIE5 @ 0xF7D;
"6158
[; ;pic18f26k22.h: 6158: asm("PIE5 equ 0F7Dh");
[; <" PIE5 equ 0F7Dh ;# ">
[; ;pic18f26k22.h: 6161: typedef union {
[; ;pic18f26k22.h: 6162: struct {
[; ;pic18f26k22.h: 6163: unsigned TMR4IE :1;
[; ;pic18f26k22.h: 6164: unsigned TMR5IE :1;
[; ;pic18f26k22.h: 6165: unsigned TMR6IE :1;
[; ;pic18f26k22.h: 6166: };
[; ;pic18f26k22.h: 6167: } PIE5bits_t;
[; ;pic18f26k22.h: 6168: extern volatile PIE5bits_t PIE5bits @ 0xF7D;
[; ;pic18f26k22.h: 6187: extern volatile unsigned char PIR5 @ 0xF7E;
"6189
[; ;pic18f26k22.h: 6189: asm("PIR5 equ 0F7Eh");
[; <" PIR5 equ 0F7Eh ;# ">
[; ;pic18f26k22.h: 6192: typedef union {
[; ;pic18f26k22.h: 6193: struct {
[; ;pic18f26k22.h: 6194: unsigned TMR4IF :1;
[; ;pic18f26k22.h: 6195: unsigned TMR5IF :1;
[; ;pic18f26k22.h: 6196: unsigned TMR6IF :1;
[; ;pic18f26k22.h: 6197: };
[; ;pic18f26k22.h: 6198: } PIR5bits_t;
[; ;pic18f26k22.h: 6199: extern volatile PIR5bits_t PIR5bits @ 0xF7E;
[; ;pic18f26k22.h: 6218: extern volatile unsigned char IPR5 @ 0xF7F;
"6220
[; ;pic18f26k22.h: 6220: asm("IPR5 equ 0F7Fh");
[; <" IPR5 equ 0F7Fh ;# ">
[; ;pic18f26k22.h: 6223: typedef union {
[; ;pic18f26k22.h: 6224: struct {
[; ;pic18f26k22.h: 6225: unsigned TMR4IP :1;
[; ;pic18f26k22.h: 6226: unsigned TMR5IP :1;
[; ;pic18f26k22.h: 6227: unsigned TMR6IP :1;
[; ;pic18f26k22.h: 6228: };
[; ;pic18f26k22.h: 6229: struct {
[; ;pic18f26k22.h: 6230: unsigned CCH05 :1;
[; ;pic18f26k22.h: 6231: };
[; ;pic18f26k22.h: 6232: struct {
[; ;pic18f26k22.h: 6233: unsigned :1;
[; ;pic18f26k22.h: 6234: unsigned CCH15 :1;
[; ;pic18f26k22.h: 6235: };
[; ;pic18f26k22.h: 6236: } IPR5bits_t;
[; ;pic18f26k22.h: 6237: extern volatile IPR5bits_t IPR5bits @ 0xF7F;
[; ;pic18f26k22.h: 6266: extern volatile unsigned char PORTA @ 0xF80;
"6268
[; ;pic18f26k22.h: 6268: asm("PORTA equ 0F80h");
[; <" PORTA equ 0F80h ;# ">
[; ;pic18f26k22.h: 6271: typedef union {
[; ;pic18f26k22.h: 6272: struct {
[; ;pic18f26k22.h: 6273: unsigned RA0 :1;
[; ;pic18f26k22.h: 6274: unsigned RA1 :1;
[; ;pic18f26k22.h: 6275: unsigned RA2 :1;
[; ;pic18f26k22.h: 6276: unsigned RA3 :1;
[; ;pic18f26k22.h: 6277: unsigned RA4 :1;
[; ;pic18f26k22.h: 6278: unsigned RA5 :1;
[; ;pic18f26k22.h: 6279: unsigned RA6 :1;
[; ;pic18f26k22.h: 6280: unsigned RA7 :1;
[; ;pic18f26k22.h: 6281: };
[; ;pic18f26k22.h: 6282: struct {
[; ;pic18f26k22.h: 6283: unsigned AN0 :1;
[; ;pic18f26k22.h: 6284: unsigned AN1 :1;
[; ;pic18f26k22.h: 6285: unsigned AN2 :1;
[; ;pic18f26k22.h: 6286: unsigned AN3 :1;
[; ;pic18f26k22.h: 6287: unsigned :1;
[; ;pic18f26k22.h: 6288: unsigned AN4 :1;
[; ;pic18f26k22.h: 6289: };
[; ;pic18f26k22.h: 6290: struct {
[; ;pic18f26k22.h: 6291: unsigned C12IN0M :1;
[; ;pic18f26k22.h: 6292: unsigned C12IN1M :1;
[; ;pic18f26k22.h: 6293: unsigned C2INP :1;
[; ;pic18f26k22.h: 6294: unsigned C1INP :1;
[; ;pic18f26k22.h: 6295: unsigned C1OUT :1;
[; ;pic18f26k22.h: 6296: unsigned C2OUT :1;
[; ;pic18f26k22.h: 6297: };
[; ;pic18f26k22.h: 6298: struct {
[; ;pic18f26k22.h: 6299: unsigned C12IN0N :1;
[; ;pic18f26k22.h: 6300: unsigned C12IN1N :1;
[; ;pic18f26k22.h: 6301: unsigned VREFM :1;
[; ;pic18f26k22.h: 6302: unsigned VREFP :1;
[; ;pic18f26k22.h: 6303: unsigned T0CKI :1;
[; ;pic18f26k22.h: 6304: unsigned SS :1;
[; ;pic18f26k22.h: 6305: };
[; ;pic18f26k22.h: 6306: struct {
[; ;pic18f26k22.h: 6307: unsigned :5;
[; ;pic18f26k22.h: 6308: unsigned NOT_SS :1;
[; ;pic18f26k22.h: 6309: };
[; ;pic18f26k22.h: 6310: struct {
[; ;pic18f26k22.h: 6311: unsigned :2;
[; ;pic18f26k22.h: 6312: unsigned VREFN :1;
[; ;pic18f26k22.h: 6313: unsigned :1;
[; ;pic18f26k22.h: 6314: unsigned SRQ :1;
[; ;pic18f26k22.h: 6315: unsigned nSS :1;
[; ;pic18f26k22.h: 6316: };
[; ;pic18f26k22.h: 6317: struct {
[; ;pic18f26k22.h: 6318: unsigned :2;
[; ;pic18f26k22.h: 6319: unsigned CVREF :1;
[; ;pic18f26k22.h: 6320: unsigned :1;
[; ;pic18f26k22.h: 6321: unsigned CCP5 :1;
[; ;pic18f26k22.h: 6322: unsigned LVDIN :1;
[; ;pic18f26k22.h: 6323: };
[; ;pic18f26k22.h: 6324: struct {
[; ;pic18f26k22.h: 6325: unsigned :2;
[; ;pic18f26k22.h: 6326: unsigned DACOUT :1;
[; ;pic18f26k22.h: 6327: unsigned :2;
[; ;pic18f26k22.h: 6328: unsigned HLVDIN :1;
[; ;pic18f26k22.h: 6329: };
[; ;pic18f26k22.h: 6330: struct {
[; ;pic18f26k22.h: 6331: unsigned :5;
[; ;pic18f26k22.h: 6332: unsigned SS1 :1;
[; ;pic18f26k22.h: 6333: };
[; ;pic18f26k22.h: 6334: struct {
[; ;pic18f26k22.h: 6335: unsigned :5;
[; ;pic18f26k22.h: 6336: unsigned NOT_SS1 :1;
[; ;pic18f26k22.h: 6337: };
[; ;pic18f26k22.h: 6338: struct {
[; ;pic18f26k22.h: 6339: unsigned :5;
[; ;pic18f26k22.h: 6340: unsigned nSS1 :1;
[; ;pic18f26k22.h: 6341: };
[; ;pic18f26k22.h: 6342: struct {
[; ;pic18f26k22.h: 6343: unsigned :5;
[; ;pic18f26k22.h: 6344: unsigned SRNQ :1;
[; ;pic18f26k22.h: 6345: };
[; ;pic18f26k22.h: 6346: struct {
[; ;pic18f26k22.h: 6347: unsigned :7;
[; ;pic18f26k22.h: 6348: unsigned RJPU :1;
[; ;pic18f26k22.h: 6349: };
[; ;pic18f26k22.h: 6350: struct {
[; ;pic18f26k22.h: 6351: unsigned ULPWUIN :1;
[; ;pic18f26k22.h: 6352: };
[; ;pic18f26k22.h: 6353: } PORTAbits_t;
[; ;pic18f26k22.h: 6354: extern volatile PORTAbits_t PORTAbits @ 0xF80;
[; ;pic18f26k22.h: 6558: extern volatile unsigned char PORTB @ 0xF81;
"6560
[; ;pic18f26k22.h: 6560: asm("PORTB equ 0F81h");
[; <" PORTB equ 0F81h ;# ">
[; ;pic18f26k22.h: 6563: typedef union {
[; ;pic18f26k22.h: 6564: struct {
[; ;pic18f26k22.h: 6565: unsigned RB0 :1;
[; ;pic18f26k22.h: 6566: unsigned RB1 :1;
[; ;pic18f26k22.h: 6567: unsigned RB2 :1;
[; ;pic18f26k22.h: 6568: unsigned RB3 :1;
[; ;pic18f26k22.h: 6569: unsigned RB4 :1;
[; ;pic18f26k22.h: 6570: unsigned RB5 :1;
[; ;pic18f26k22.h: 6571: unsigned RB6 :1;
[; ;pic18f26k22.h: 6572: unsigned RB7 :1;
[; ;pic18f26k22.h: 6573: };
[; ;pic18f26k22.h: 6574: struct {
[; ;pic18f26k22.h: 6575: unsigned INT0 :1;
[; ;pic18f26k22.h: 6576: unsigned INT1 :1;
[; ;pic18f26k22.h: 6577: unsigned INT2 :1;
[; ;pic18f26k22.h: 6578: unsigned CCP2 :1;
[; ;pic18f26k22.h: 6579: unsigned KBI0 :1;
[; ;pic18f26k22.h: 6580: unsigned KBI1 :1;
[; ;pic18f26k22.h: 6581: unsigned KBI2 :1;
[; ;pic18f26k22.h: 6582: unsigned KBI3 :1;
[; ;pic18f26k22.h: 6583: };
[; ;pic18f26k22.h: 6584: struct {
[; ;pic18f26k22.h: 6585: unsigned AN12 :1;
[; ;pic18f26k22.h: 6586: unsigned AN10 :1;
[; ;pic18f26k22.h: 6587: unsigned AN8 :1;
[; ;pic18f26k22.h: 6588: unsigned AN9 :1;
[; ;pic18f26k22.h: 6589: unsigned AN11 :1;
[; ;pic18f26k22.h: 6590: unsigned AN13 :1;
[; ;pic18f26k22.h: 6591: unsigned TX2 :1;
[; ;pic18f26k22.h: 6592: unsigned RX2 :1;
[; ;pic18f26k22.h: 6593: };
[; ;pic18f26k22.h: 6594: struct {
[; ;pic18f26k22.h: 6595: unsigned FLT0 :1;
[; ;pic18f26k22.h: 6596: unsigned C12IN3M :1;
[; ;pic18f26k22.h: 6597: unsigned P1B :1;
[; ;pic18f26k22.h: 6598: unsigned C12IN2M :1;
[; ;pic18f26k22.h: 6599: unsigned T5G :1;
[; ;pic18f26k22.h: 6600: unsigned T1G :1;
[; ;pic18f26k22.h: 6601: unsigned CK2 :1;
[; ;pic18f26k22.h: 6602: unsigned DT2 :1;
[; ;pic18f26k22.h: 6603: };
[; ;pic18f26k22.h: 6604: struct {
[; ;pic18f26k22.h: 6605: unsigned SRI :1;
[; ;pic18f26k22.h: 6606: unsigned C12IN3N :1;
[; ;pic18f26k22.h: 6607: unsigned CTED1 :1;
[; ;pic18f26k22.h: 6608: unsigned C12IN2N :1;
[; ;pic18f26k22.h: 6609: unsigned P1D :1;
[; ;pic18f26k22.h: 6610: unsigned CCP3 :1;
[; ;pic18f26k22.h: 6611: unsigned PGC :1;
[; ;pic18f26k22.h: 6612: unsigned PGD :1;
[; ;pic18f26k22.h: 6613: };
[; ;pic18f26k22.h: 6614: struct {
[; ;pic18f26k22.h: 6615: unsigned CCP4 :1;
[; ;pic18f26k22.h: 6616: unsigned P1C :1;
[; ;pic18f26k22.h: 6617: unsigned SDA2 :1;
[; ;pic18f26k22.h: 6618: unsigned CTED2 :1;
[; ;pic18f26k22.h: 6619: unsigned :1;
[; ;pic18f26k22.h: 6620: unsigned T3CKI :1;
[; ;pic18f26k22.h: 6621: };
[; ;pic18f26k22.h: 6622: struct {
[; ;pic18f26k22.h: 6623: unsigned SS2 :1;
[; ;pic18f26k22.h: 6624: unsigned SCL2 :1;
[; ;pic18f26k22.h: 6625: unsigned SDI2 :1;
[; ;pic18f26k22.h: 6626: unsigned P2A :1;
[; ;pic18f26k22.h: 6627: unsigned :1;
[; ;pic18f26k22.h: 6628: unsigned P3A :1;
[; ;pic18f26k22.h: 6629: };
[; ;pic18f26k22.h: 6630: struct {
[; ;pic18f26k22.h: 6631: unsigned NOT_SS2 :1;
[; ;pic18f26k22.h: 6632: };
[; ;pic18f26k22.h: 6633: struct {
[; ;pic18f26k22.h: 6634: unsigned nSS2 :1;
[; ;pic18f26k22.h: 6635: unsigned SCK2 :1;
[; ;pic18f26k22.h: 6636: unsigned :1;
[; ;pic18f26k22.h: 6637: unsigned SDO2 :1;
[; ;pic18f26k22.h: 6638: unsigned :1;
[; ;pic18f26k22.h: 6639: unsigned P2B :1;
[; ;pic18f26k22.h: 6640: };
[; ;pic18f26k22.h: 6641: struct {
[; ;pic18f26k22.h: 6642: unsigned :3;
[; ;pic18f26k22.h: 6643: unsigned CCP2_PA2 :1;
[; ;pic18f26k22.h: 6644: };
[; ;pic18f26k22.h: 6645: } PORTBbits_t;
[; ;pic18f26k22.h: 6646: extern volatile PORTBbits_t PORTBbits @ 0xF81;
[; ;pic18f26k22.h: 6930: extern volatile unsigned char PORTC @ 0xF82;
"6932
[; ;pic18f26k22.h: 6932: asm("PORTC equ 0F82h");
[; <" PORTC equ 0F82h ;# ">
[; ;pic18f26k22.h: 6935: typedef union {
[; ;pic18f26k22.h: 6936: struct {
[; ;pic18f26k22.h: 6937: unsigned RC0 :1;
[; ;pic18f26k22.h: 6938: unsigned RC1 :1;
[; ;pic18f26k22.h: 6939: unsigned RC2 :1;
[; ;pic18f26k22.h: 6940: unsigned RC3 :1;
[; ;pic18f26k22.h: 6941: unsigned RC4 :1;
[; ;pic18f26k22.h: 6942: unsigned RC5 :1;
[; ;pic18f26k22.h: 6943: unsigned RC6 :1;
[; ;pic18f26k22.h: 6944: unsigned RC7 :1;
[; ;pic18f26k22.h: 6945: };
[; ;pic18f26k22.h: 6946: struct {
[; ;pic18f26k22.h: 6947: unsigned T1OSO :1;
[; ;pic18f26k22.h: 6948: unsigned T1OSI :1;
[; ;pic18f26k22.h: 6949: unsigned T5CKI :1;
[; ;pic18f26k22.h: 6950: unsigned SCK :1;
[; ;pic18f26k22.h: 6951: unsigned SDI :1;
[; ;pic18f26k22.h: 6952: unsigned SDO :1;
[; ;pic18f26k22.h: 6953: unsigned TX :1;
[; ;pic18f26k22.h: 6954: unsigned RX :1;
[; ;pic18f26k22.h: 6955: };
[; ;pic18f26k22.h: 6956: struct {
[; ;pic18f26k22.h: 6957: unsigned P2B :1;
[; ;pic18f26k22.h: 6958: unsigned P2A :1;
[; ;pic18f26k22.h: 6959: unsigned P1A :1;
[; ;pic18f26k22.h: 6960: unsigned SCL :1;
[; ;pic18f26k22.h: 6961: unsigned SDA :1;
[; ;pic18f26k22.h: 6962: unsigned :1;
[; ;pic18f26k22.h: 6963: unsigned CK :1;
[; ;pic18f26k22.h: 6964: unsigned DT :1;
[; ;pic18f26k22.h: 6965: };
[; ;pic18f26k22.h: 6966: struct {
[; ;pic18f26k22.h: 6967: unsigned T1CKI :1;
[; ;pic18f26k22.h: 6968: unsigned CCP2 :1;
[; ;pic18f26k22.h: 6969: unsigned CCP1 :1;
[; ;pic18f26k22.h: 6970: unsigned SCK1 :1;
[; ;pic18f26k22.h: 6971: unsigned SDI1 :1;
[; ;pic18f26k22.h: 6972: unsigned SDO1 :1;
[; ;pic18f26k22.h: 6973: unsigned TX1 :1;
[; ;pic18f26k22.h: 6974: unsigned RX1 :1;
[; ;pic18f26k22.h: 6975: };
[; ;pic18f26k22.h: 6976: struct {
[; ;pic18f26k22.h: 6977: unsigned T3CKI :1;
[; ;pic18f26k22.h: 6978: unsigned :1;
[; ;pic18f26k22.h: 6979: unsigned CTPLS :1;
[; ;pic18f26k22.h: 6980: unsigned SCL1 :1;
[; ;pic18f26k22.h: 6981: unsigned SDA1 :1;
[; ;pic18f26k22.h: 6982: unsigned :1;
[; ;pic18f26k22.h: 6983: unsigned CK1 :1;
[; ;pic18f26k22.h: 6984: unsigned DT1 :1;
[; ;pic18f26k22.h: 6985: };
[; ;pic18f26k22.h: 6986: struct {
[; ;pic18f26k22.h: 6987: unsigned T3G :1;
[; ;pic18f26k22.h: 6988: unsigned :1;
[; ;pic18f26k22.h: 6989: unsigned AN14 :1;
[; ;pic18f26k22.h: 6990: unsigned AN15 :1;
[; ;pic18f26k22.h: 6991: unsigned AN16 :1;
[; ;pic18f26k22.h: 6992: unsigned AN17 :1;
[; ;pic18f26k22.h: 6993: unsigned AN18 :1;
[; ;pic18f26k22.h: 6994: unsigned AN19 :1;
[; ;pic18f26k22.h: 6995: };
[; ;pic18f26k22.h: 6996: struct {
[; ;pic18f26k22.h: 6997: unsigned :6;
[; ;pic18f26k22.h: 6998: unsigned CCP3 :1;
[; ;pic18f26k22.h: 6999: unsigned P3B :1;
[; ;pic18f26k22.h: 7000: };
[; ;pic18f26k22.h: 7001: struct {
[; ;pic18f26k22.h: 7002: unsigned :6;
[; ;pic18f26k22.h: 7003: unsigned P3A :1;
[; ;pic18f26k22.h: 7004: };
[; ;pic18f26k22.h: 7005: struct {
[; ;pic18f26k22.h: 7006: unsigned :2;
[; ;pic18f26k22.h: 7007: unsigned PA1 :1;
[; ;pic18f26k22.h: 7008: };
[; ;pic18f26k22.h: 7009: struct {
[; ;pic18f26k22.h: 7010: unsigned :1;
[; ;pic18f26k22.h: 7011: unsigned PA2 :1;
[; ;pic18f26k22.h: 7012: };
[; ;pic18f26k22.h: 7013: } PORTCbits_t;
[; ;pic18f26k22.h: 7014: extern volatile PORTCbits_t PORTCbits @ 0xF82;
[; ;pic18f26k22.h: 7263: extern volatile unsigned char PORTE @ 0xF84;
"7265
[; ;pic18f26k22.h: 7265: asm("PORTE equ 0F84h");
[; <" PORTE equ 0F84h ;# ">
[; ;pic18f26k22.h: 7268: typedef union {
[; ;pic18f26k22.h: 7269: struct {
[; ;pic18f26k22.h: 7270: unsigned :3;
[; ;pic18f26k22.h: 7271: unsigned RE3 :1;
[; ;pic18f26k22.h: 7272: };
[; ;pic18f26k22.h: 7273: struct {
[; ;pic18f26k22.h: 7274: unsigned :3;
[; ;pic18f26k22.h: 7275: unsigned MCLR :1;
[; ;pic18f26k22.h: 7276: };
[; ;pic18f26k22.h: 7277: struct {
[; ;pic18f26k22.h: 7278: unsigned :3;
[; ;pic18f26k22.h: 7279: unsigned NOT_MCLR :1;
[; ;pic18f26k22.h: 7280: };
[; ;pic18f26k22.h: 7281: struct {
[; ;pic18f26k22.h: 7282: unsigned :3;
[; ;pic18f26k22.h: 7283: unsigned nMCLR :1;
[; ;pic18f26k22.h: 7284: };
[; ;pic18f26k22.h: 7285: struct {
[; ;pic18f26k22.h: 7286: unsigned :3;
[; ;pic18f26k22.h: 7287: unsigned VPP :1;
[; ;pic18f26k22.h: 7288: };
[; ;pic18f26k22.h: 7289: struct {
[; ;pic18f26k22.h: 7290: unsigned :3;
[; ;pic18f26k22.h: 7291: unsigned CCP9E :1;
[; ;pic18f26k22.h: 7292: };
[; ;pic18f26k22.h: 7293: struct {
[; ;pic18f26k22.h: 7294: unsigned :3;
[; ;pic18f26k22.h: 7295: unsigned PC3E :1;
[; ;pic18f26k22.h: 7296: };
[; ;pic18f26k22.h: 7297: } PORTEbits_t;
[; ;pic18f26k22.h: 7298: extern volatile PORTEbits_t PORTEbits @ 0xF84;
[; ;pic18f26k22.h: 7337: extern volatile unsigned char LATA @ 0xF89;
"7339
[; ;pic18f26k22.h: 7339: asm("LATA equ 0F89h");
[; <" LATA equ 0F89h ;# ">
[; ;pic18f26k22.h: 7342: typedef union {
[; ;pic18f26k22.h: 7343: struct {
[; ;pic18f26k22.h: 7344: unsigned LATA0 :1;
[; ;pic18f26k22.h: 7345: unsigned LATA1 :1;
[; ;pic18f26k22.h: 7346: unsigned LATA2 :1;
[; ;pic18f26k22.h: 7347: unsigned LATA3 :1;
[; ;pic18f26k22.h: 7348: unsigned LATA4 :1;
[; ;pic18f26k22.h: 7349: unsigned LATA5 :1;
[; ;pic18f26k22.h: 7350: unsigned LATA6 :1;
[; ;pic18f26k22.h: 7351: unsigned LATA7 :1;
[; ;pic18f26k22.h: 7352: };
[; ;pic18f26k22.h: 7353: struct {
[; ;pic18f26k22.h: 7354: unsigned LA0 :1;
[; ;pic18f26k22.h: 7355: };
[; ;pic18f26k22.h: 7356: struct {
[; ;pic18f26k22.h: 7357: unsigned :1;
[; ;pic18f26k22.h: 7358: unsigned LA1 :1;
[; ;pic18f26k22.h: 7359: };
[; ;pic18f26k22.h: 7360: struct {
[; ;pic18f26k22.h: 7361: unsigned :2;
[; ;pic18f26k22.h: 7362: unsigned LA2 :1;
[; ;pic18f26k22.h: 7363: };
[; ;pic18f26k22.h: 7364: struct {
[; ;pic18f26k22.h: 7365: unsigned :3;
[; ;pic18f26k22.h: 7366: unsigned LA3 :1;
[; ;pic18f26k22.h: 7367: };
[; ;pic18f26k22.h: 7368: struct {
[; ;pic18f26k22.h: 7369: unsigned :4;
[; ;pic18f26k22.h: 7370: unsigned LA4 :1;
[; ;pic18f26k22.h: 7371: };
[; ;pic18f26k22.h: 7372: struct {
[; ;pic18f26k22.h: 7373: unsigned :5;
[; ;pic18f26k22.h: 7374: unsigned LA5 :1;
[; ;pic18f26k22.h: 7375: };
[; ;pic18f26k22.h: 7376: struct {
[; ;pic18f26k22.h: 7377: unsigned :6;
[; ;pic18f26k22.h: 7378: unsigned LA6 :1;
[; ;pic18f26k22.h: 7379: };
[; ;pic18f26k22.h: 7380: struct {
[; ;pic18f26k22.h: 7381: unsigned :7;
[; ;pic18f26k22.h: 7382: unsigned LA7 :1;
[; ;pic18f26k22.h: 7383: };
[; ;pic18f26k22.h: 7384: } LATAbits_t;
[; ;pic18f26k22.h: 7385: extern volatile LATAbits_t LATAbits @ 0xF89;
[; ;pic18f26k22.h: 7469: extern volatile unsigned char LATB @ 0xF8A;
"7471
[; ;pic18f26k22.h: 7471: asm("LATB equ 0F8Ah");
[; <" LATB equ 0F8Ah ;# ">
[; ;pic18f26k22.h: 7474: typedef union {
[; ;pic18f26k22.h: 7475: struct {
[; ;pic18f26k22.h: 7476: unsigned LATB0 :1;
[; ;pic18f26k22.h: 7477: unsigned LATB1 :1;
[; ;pic18f26k22.h: 7478: unsigned LATB2 :1;
[; ;pic18f26k22.h: 7479: unsigned LATB3 :1;
[; ;pic18f26k22.h: 7480: unsigned LATB4 :1;
[; ;pic18f26k22.h: 7481: unsigned LATB5 :1;
[; ;pic18f26k22.h: 7482: unsigned LATB6 :1;
[; ;pic18f26k22.h: 7483: unsigned LATB7 :1;
[; ;pic18f26k22.h: 7484: };
[; ;pic18f26k22.h: 7485: struct {
[; ;pic18f26k22.h: 7486: unsigned LB0 :1;
[; ;pic18f26k22.h: 7487: };
[; ;pic18f26k22.h: 7488: struct {
[; ;pic18f26k22.h: 7489: unsigned :1;
[; ;pic18f26k22.h: 7490: unsigned LB1 :1;
[; ;pic18f26k22.h: 7491: };
[; ;pic18f26k22.h: 7492: struct {
[; ;pic18f26k22.h: 7493: unsigned :2;
[; ;pic18f26k22.h: 7494: unsigned LB2 :1;
[; ;pic18f26k22.h: 7495: };
[; ;pic18f26k22.h: 7496: struct {
[; ;pic18f26k22.h: 7497: unsigned :3;
[; ;pic18f26k22.h: 7498: unsigned LB3 :1;
[; ;pic18f26k22.h: 7499: };
[; ;pic18f26k22.h: 7500: struct {
[; ;pic18f26k22.h: 7501: unsigned :4;
[; ;pic18f26k22.h: 7502: unsigned LB4 :1;
[; ;pic18f26k22.h: 7503: };
[; ;pic18f26k22.h: 7504: struct {
[; ;pic18f26k22.h: 7505: unsigned :5;
[; ;pic18f26k22.h: 7506: unsigned LB5 :1;
[; ;pic18f26k22.h: 7507: };
[; ;pic18f26k22.h: 7508: struct {
[; ;pic18f26k22.h: 7509: unsigned :6;
[; ;pic18f26k22.h: 7510: unsigned LB6 :1;
[; ;pic18f26k22.h: 7511: };
[; ;pic18f26k22.h: 7512: struct {
[; ;pic18f26k22.h: 7513: unsigned :7;
[; ;pic18f26k22.h: 7514: unsigned LB7 :1;
[; ;pic18f26k22.h: 7515: };
[; ;pic18f26k22.h: 7516: } LATBbits_t;
[; ;pic18f26k22.h: 7517: extern volatile LATBbits_t LATBbits @ 0xF8A;
[; ;pic18f26k22.h: 7601: extern volatile unsigned char LATC @ 0xF8B;
"7603
[; ;pic18f26k22.h: 7603: asm("LATC equ 0F8Bh");
[; <" LATC equ 0F8Bh ;# ">
[; ;pic18f26k22.h: 7606: typedef union {
[; ;pic18f26k22.h: 7607: struct {
[; ;pic18f26k22.h: 7608: unsigned LATC0 :1;
[; ;pic18f26k22.h: 7609: unsigned LATC1 :1;
[; ;pic18f26k22.h: 7610: unsigned LATC2 :1;
[; ;pic18f26k22.h: 7611: unsigned LATC3 :1;
[; ;pic18f26k22.h: 7612: unsigned LATC4 :1;
[; ;pic18f26k22.h: 7613: unsigned LATC5 :1;
[; ;pic18f26k22.h: 7614: unsigned LATC6 :1;
[; ;pic18f26k22.h: 7615: unsigned LATC7 :1;
[; ;pic18f26k22.h: 7616: };
[; ;pic18f26k22.h: 7617: struct {
[; ;pic18f26k22.h: 7618: unsigned LC0 :1;
[; ;pic18f26k22.h: 7619: };
[; ;pic18f26k22.h: 7620: struct {
[; ;pic18f26k22.h: 7621: unsigned :1;
[; ;pic18f26k22.h: 7622: unsigned LC1 :1;
[; ;pic18f26k22.h: 7623: };
[; ;pic18f26k22.h: 7624: struct {
[; ;pic18f26k22.h: 7625: unsigned :2;
[; ;pic18f26k22.h: 7626: unsigned LC2 :1;
[; ;pic18f26k22.h: 7627: };
[; ;pic18f26k22.h: 7628: struct {
[; ;pic18f26k22.h: 7629: unsigned :3;
[; ;pic18f26k22.h: 7630: unsigned LC3 :1;
[; ;pic18f26k22.h: 7631: };
[; ;pic18f26k22.h: 7632: struct {
[; ;pic18f26k22.h: 7633: unsigned :4;
[; ;pic18f26k22.h: 7634: unsigned LC4 :1;
[; ;pic18f26k22.h: 7635: };
[; ;pic18f26k22.h: 7636: struct {
[; ;pic18f26k22.h: 7637: unsigned :5;
[; ;pic18f26k22.h: 7638: unsigned LC5 :1;
[; ;pic18f26k22.h: 7639: };
[; ;pic18f26k22.h: 7640: struct {
[; ;pic18f26k22.h: 7641: unsigned :6;
[; ;pic18f26k22.h: 7642: unsigned LC6 :1;
[; ;pic18f26k22.h: 7643: };
[; ;pic18f26k22.h: 7644: struct {
[; ;pic18f26k22.h: 7645: unsigned :7;
[; ;pic18f26k22.h: 7646: unsigned LC7 :1;
[; ;pic18f26k22.h: 7647: };
[; ;pic18f26k22.h: 7648: } LATCbits_t;
[; ;pic18f26k22.h: 7649: extern volatile LATCbits_t LATCbits @ 0xF8B;
[; ;pic18f26k22.h: 7733: extern volatile unsigned char TRISA @ 0xF92;
"7735
[; ;pic18f26k22.h: 7735: asm("TRISA equ 0F92h");
[; <" TRISA equ 0F92h ;# ">
[; ;pic18f26k22.h: 7738: extern volatile unsigned char DDRA @ 0xF92;
"7740
[; ;pic18f26k22.h: 7740: asm("DDRA equ 0F92h");
[; <" DDRA equ 0F92h ;# ">
[; ;pic18f26k22.h: 7743: typedef union {
[; ;pic18f26k22.h: 7744: struct {
[; ;pic18f26k22.h: 7745: unsigned TRISA0 :1;
[; ;pic18f26k22.h: 7746: unsigned TRISA1 :1;
[; ;pic18f26k22.h: 7747: unsigned TRISA2 :1;
[; ;pic18f26k22.h: 7748: unsigned TRISA3 :1;
[; ;pic18f26k22.h: 7749: unsigned TRISA4 :1;
[; ;pic18f26k22.h: 7750: unsigned TRISA5 :1;
[; ;pic18f26k22.h: 7751: unsigned TRISA6 :1;
[; ;pic18f26k22.h: 7752: unsigned TRISA7 :1;
[; ;pic18f26k22.h: 7753: };
[; ;pic18f26k22.h: 7754: struct {
[; ;pic18f26k22.h: 7755: unsigned RA0 :1;
[; ;pic18f26k22.h: 7756: unsigned RA1 :1;
[; ;pic18f26k22.h: 7757: unsigned RA2 :1;
[; ;pic18f26k22.h: 7758: unsigned RA3 :1;
[; ;pic18f26k22.h: 7759: unsigned RA4 :1;
[; ;pic18f26k22.h: 7760: unsigned RA5 :1;
[; ;pic18f26k22.h: 7761: unsigned RA6 :1;
[; ;pic18f26k22.h: 7762: unsigned RA7 :1;
[; ;pic18f26k22.h: 7763: };
[; ;pic18f26k22.h: 7764: } TRISAbits_t;
[; ;pic18f26k22.h: 7765: extern volatile TRISAbits_t TRISAbits @ 0xF92;
[; ;pic18f26k22.h: 7848: typedef union {
[; ;pic18f26k22.h: 7849: struct {
[; ;pic18f26k22.h: 7850: unsigned TRISA0 :1;
[; ;pic18f26k22.h: 7851: unsigned TRISA1 :1;
[; ;pic18f26k22.h: 7852: unsigned TRISA2 :1;
[; ;pic18f26k22.h: 7853: unsigned TRISA3 :1;
[; ;pic18f26k22.h: 7854: unsigned TRISA4 :1;
[; ;pic18f26k22.h: 7855: unsigned TRISA5 :1;
[; ;pic18f26k22.h: 7856: unsigned TRISA6 :1;
[; ;pic18f26k22.h: 7857: unsigned TRISA7 :1;
[; ;pic18f26k22.h: 7858: };
[; ;pic18f26k22.h: 7859: struct {
[; ;pic18f26k22.h: 7860: unsigned RA0 :1;
[; ;pic18f26k22.h: 7861: unsigned RA1 :1;
[; ;pic18f26k22.h: 7862: unsigned RA2 :1;
[; ;pic18f26k22.h: 7863: unsigned RA3 :1;
[; ;pic18f26k22.h: 7864: unsigned RA4 :1;
[; ;pic18f26k22.h: 7865: unsigned RA5 :1;
[; ;pic18f26k22.h: 7866: unsigned RA6 :1;
[; ;pic18f26k22.h: 7867: unsigned RA7 :1;
[; ;pic18f26k22.h: 7868: };
[; ;pic18f26k22.h: 7869: } DDRAbits_t;
[; ;pic18f26k22.h: 7870: extern volatile DDRAbits_t DDRAbits @ 0xF92;
[; ;pic18f26k22.h: 7954: extern volatile unsigned char TRISB @ 0xF93;
"7956
[; ;pic18f26k22.h: 7956: asm("TRISB equ 0F93h");
[; <" TRISB equ 0F93h ;# ">
[; ;pic18f26k22.h: 7959: extern volatile unsigned char DDRB @ 0xF93;
"7961
[; ;pic18f26k22.h: 7961: asm("DDRB equ 0F93h");
[; <" DDRB equ 0F93h ;# ">
[; ;pic18f26k22.h: 7964: typedef union {
[; ;pic18f26k22.h: 7965: struct {
[; ;pic18f26k22.h: 7966: unsigned TRISB0 :1;
[; ;pic18f26k22.h: 7967: unsigned TRISB1 :1;
[; ;pic18f26k22.h: 7968: unsigned TRISB2 :1;
[; ;pic18f26k22.h: 7969: unsigned TRISB3 :1;
[; ;pic18f26k22.h: 7970: unsigned TRISB4 :1;
[; ;pic18f26k22.h: 7971: unsigned TRISB5 :1;
[; ;pic18f26k22.h: 7972: unsigned TRISB6 :1;
[; ;pic18f26k22.h: 7973: unsigned TRISB7 :1;
[; ;pic18f26k22.h: 7974: };
[; ;pic18f26k22.h: 7975: struct {
[; ;pic18f26k22.h: 7976: unsigned RB0 :1;
[; ;pic18f26k22.h: 7977: unsigned RB1 :1;
[; ;pic18f26k22.h: 7978: unsigned RB2 :1;
[; ;pic18f26k22.h: 7979: unsigned RB3 :1;
[; ;pic18f26k22.h: 7980: unsigned RB4 :1;
[; ;pic18f26k22.h: 7981: unsigned RB5 :1;
[; ;pic18f26k22.h: 7982: unsigned RB6 :1;
[; ;pic18f26k22.h: 7983: unsigned RB7 :1;
[; ;pic18f26k22.h: 7984: };
[; ;pic18f26k22.h: 7985: } TRISBbits_t;
[; ;pic18f26k22.h: 7986: extern volatile TRISBbits_t TRISBbits @ 0xF93;
[; ;pic18f26k22.h: 8069: typedef union {
[; ;pic18f26k22.h: 8070: struct {
[; ;pic18f26k22.h: 8071: unsigned TRISB0 :1;
[; ;pic18f26k22.h: 8072: unsigned TRISB1 :1;
[; ;pic18f26k22.h: 8073: unsigned TRISB2 :1;
[; ;pic18f26k22.h: 8074: unsigned TRISB3 :1;
[; ;pic18f26k22.h: 8075: unsigned TRISB4 :1;
[; ;pic18f26k22.h: 8076: unsigned TRISB5 :1;
[; ;pic18f26k22.h: 8077: unsigned TRISB6 :1;
[; ;pic18f26k22.h: 8078: unsigned TRISB7 :1;
[; ;pic18f26k22.h: 8079: };
[; ;pic18f26k22.h: 8080: struct {
[; ;pic18f26k22.h: 8081: unsigned RB0 :1;
[; ;pic18f26k22.h: 8082: unsigned RB1 :1;
[; ;pic18f26k22.h: 8083: unsigned RB2 :1;
[; ;pic18f26k22.h: 8084: unsigned RB3 :1;
[; ;pic18f26k22.h: 8085: unsigned RB4 :1;
[; ;pic18f26k22.h: 8086: unsigned RB5 :1;
[; ;pic18f26k22.h: 8087: unsigned RB6 :1;
[; ;pic18f26k22.h: 8088: unsigned RB7 :1;
[; ;pic18f26k22.h: 8089: };
[; ;pic18f26k22.h: 8090: } DDRBbits_t;
[; ;pic18f26k22.h: 8091: extern volatile DDRBbits_t DDRBbits @ 0xF93;
[; ;pic18f26k22.h: 8175: extern volatile unsigned char TRISC @ 0xF94;
"8177
[; ;pic18f26k22.h: 8177: asm("TRISC equ 0F94h");
[; <" TRISC equ 0F94h ;# ">
[; ;pic18f26k22.h: 8180: extern volatile unsigned char DDRC @ 0xF94;
"8182
[; ;pic18f26k22.h: 8182: asm("DDRC equ 0F94h");
[; <" DDRC equ 0F94h ;# ">
[; ;pic18f26k22.h: 8185: typedef union {
[; ;pic18f26k22.h: 8186: struct {
[; ;pic18f26k22.h: 8187: unsigned TRISC0 :1;
[; ;pic18f26k22.h: 8188: unsigned TRISC1 :1;
[; ;pic18f26k22.h: 8189: unsigned TRISC2 :1;
[; ;pic18f26k22.h: 8190: unsigned TRISC3 :1;
[; ;pic18f26k22.h: 8191: unsigned TRISC4 :1;
[; ;pic18f26k22.h: 8192: unsigned TRISC5 :1;
[; ;pic18f26k22.h: 8193: unsigned TRISC6 :1;
[; ;pic18f26k22.h: 8194: unsigned TRISC7 :1;
[; ;pic18f26k22.h: 8195: };
[; ;pic18f26k22.h: 8196: struct {
[; ;pic18f26k22.h: 8197: unsigned RC0 :1;
[; ;pic18f26k22.h: 8198: unsigned RC1 :1;
[; ;pic18f26k22.h: 8199: unsigned RC2 :1;
[; ;pic18f26k22.h: 8200: unsigned RC3 :1;
[; ;pic18f26k22.h: 8201: unsigned RC4 :1;
[; ;pic18f26k22.h: 8202: unsigned RC5 :1;
[; ;pic18f26k22.h: 8203: unsigned RC6 :1;
[; ;pic18f26k22.h: 8204: unsigned RC7 :1;
[; ;pic18f26k22.h: 8205: };
[; ;pic18f26k22.h: 8206: } TRISCbits_t;
[; ;pic18f26k22.h: 8207: extern volatile TRISCbits_t TRISCbits @ 0xF94;
[; ;pic18f26k22.h: 8290: typedef union {
[; ;pic18f26k22.h: 8291: struct {
[; ;pic18f26k22.h: 8292: unsigned TRISC0 :1;
[; ;pic18f26k22.h: 8293: unsigned TRISC1 :1;
[; ;pic18f26k22.h: 8294: unsigned TRISC2 :1;
[; ;pic18f26k22.h: 8295: unsigned TRISC3 :1;
[; ;pic18f26k22.h: 8296: unsigned TRISC4 :1;
[; ;pic18f26k22.h: 8297: unsigned TRISC5 :1;
[; ;pic18f26k22.h: 8298: unsigned TRISC6 :1;
[; ;pic18f26k22.h: 8299: unsigned TRISC7 :1;
[; ;pic18f26k22.h: 8300: };
[; ;pic18f26k22.h: 8301: struct {
[; ;pic18f26k22.h: 8302: unsigned RC0 :1;
[; ;pic18f26k22.h: 8303: unsigned RC1 :1;
[; ;pic18f26k22.h: 8304: unsigned RC2 :1;
[; ;pic18f26k22.h: 8305: unsigned RC3 :1;
[; ;pic18f26k22.h: 8306: unsigned RC4 :1;
[; ;pic18f26k22.h: 8307: unsigned RC5 :1;
[; ;pic18f26k22.h: 8308: unsigned RC6 :1;
[; ;pic18f26k22.h: 8309: unsigned RC7 :1;
[; ;pic18f26k22.h: 8310: };
[; ;pic18f26k22.h: 8311: } DDRCbits_t;
[; ;pic18f26k22.h: 8312: extern volatile DDRCbits_t DDRCbits @ 0xF94;
[; ;pic18f26k22.h: 8396: extern volatile unsigned char TRISE @ 0xF96;
"8398
[; ;pic18f26k22.h: 8398: asm("TRISE equ 0F96h");
[; <" TRISE equ 0F96h ;# ">
[; ;pic18f26k22.h: 8401: typedef union {
[; ;pic18f26k22.h: 8402: struct {
[; ;pic18f26k22.h: 8403: unsigned :7;
[; ;pic18f26k22.h: 8404: unsigned WPUE3 :1;
[; ;pic18f26k22.h: 8405: };
[; ;pic18f26k22.h: 8406: } TRISEbits_t;
[; ;pic18f26k22.h: 8407: extern volatile TRISEbits_t TRISEbits @ 0xF96;
[; ;pic18f26k22.h: 8416: extern volatile unsigned char OSCTUNE @ 0xF9B;
"8418
[; ;pic18f26k22.h: 8418: asm("OSCTUNE equ 0F9Bh");
[; <" OSCTUNE equ 0F9Bh ;# ">
[; ;pic18f26k22.h: 8421: typedef union {
[; ;pic18f26k22.h: 8422: struct {
[; ;pic18f26k22.h: 8423: unsigned TUN :6;
[; ;pic18f26k22.h: 8424: unsigned PLLEN :1;
[; ;pic18f26k22.h: 8425: unsigned INTSRC :1;
[; ;pic18f26k22.h: 8426: };
[; ;pic18f26k22.h: 8427: struct {
[; ;pic18f26k22.h: 8428: unsigned TUN0 :1;
[; ;pic18f26k22.h: 8429: unsigned TUN1 :1;
[; ;pic18f26k22.h: 8430: unsigned TUN2 :1;
[; ;pic18f26k22.h: 8431: unsigned TUN3 :1;
[; ;pic18f26k22.h: 8432: unsigned TUN4 :1;
[; ;pic18f26k22.h: 8433: unsigned TUN5 :1;
[; ;pic18f26k22.h: 8434: };
[; ;pic18f26k22.h: 8435: } OSCTUNEbits_t;
[; ;pic18f26k22.h: 8436: extern volatile OSCTUNEbits_t OSCTUNEbits @ 0xF9B;
[; ;pic18f26k22.h: 8485: extern volatile unsigned char HLVDCON @ 0xF9C;
"8487
[; ;pic18f26k22.h: 8487: asm("HLVDCON equ 0F9Ch");
[; <" HLVDCON equ 0F9Ch ;# ">
[; ;pic18f26k22.h: 8490: extern volatile unsigned char LVDCON @ 0xF9C;
"8492
[; ;pic18f26k22.h: 8492: asm("LVDCON equ 0F9Ch");
[; <" LVDCON equ 0F9Ch ;# ">
[; ;pic18f26k22.h: 8495: typedef union {
[; ;pic18f26k22.h: 8496: struct {
[; ;pic18f26k22.h: 8497: unsigned HLVDL :4;
[; ;pic18f26k22.h: 8498: unsigned HLVDEN :1;
[; ;pic18f26k22.h: 8499: unsigned IRVST :1;
[; ;pic18f26k22.h: 8500: unsigned BGVST :1;
[; ;pic18f26k22.h: 8501: unsigned VDIRMAG :1;
[; ;pic18f26k22.h: 8502: };
[; ;pic18f26k22.h: 8503: struct {
[; ;pic18f26k22.h: 8504: unsigned HLVDL0 :1;
[; ;pic18f26k22.h: 8505: unsigned HLVDL1 :1;
[; ;pic18f26k22.h: 8506: unsigned HLVDL2 :1;
[; ;pic18f26k22.h: 8507: unsigned HLVDL3 :1;
[; ;pic18f26k22.h: 8508: };
[; ;pic18f26k22.h: 8509: struct {
[; ;pic18f26k22.h: 8510: unsigned LVDL0 :1;
[; ;pic18f26k22.h: 8511: unsigned LVDL1 :1;
[; ;pic18f26k22.h: 8512: unsigned LVDL2 :1;
[; ;pic18f26k22.h: 8513: unsigned LVDL3 :1;
[; ;pic18f26k22.h: 8514: unsigned LVDEN :1;
[; ;pic18f26k22.h: 8515: unsigned IVRST :1;
[; ;pic18f26k22.h: 8516: };
[; ;pic18f26k22.h: 8517: struct {
[; ;pic18f26k22.h: 8518: unsigned LVV0 :1;
[; ;pic18f26k22.h: 8519: unsigned LVV1 :1;
[; ;pic18f26k22.h: 8520: unsigned LVV2 :1;
[; ;pic18f26k22.h: 8521: unsigned LVV3 :1;
[; ;pic18f26k22.h: 8522: unsigned :1;
[; ;pic18f26k22.h: 8523: unsigned BGST :1;
[; ;pic18f26k22.h: 8524: };
[; ;pic18f26k22.h: 8525: } HLVDCONbits_t;
[; ;pic18f26k22.h: 8526: extern volatile HLVDCONbits_t HLVDCONbits @ 0xF9C;
[; ;pic18f26k22.h: 8629: typedef union {
[; ;pic18f26k22.h: 8630: struct {
[; ;pic18f26k22.h: 8631: unsigned HLVDL :4;
[; ;pic18f26k22.h: 8632: unsigned HLVDEN :1;
[; ;pic18f26k22.h: 8633: unsigned IRVST :1;
[; ;pic18f26k22.h: 8634: unsigned BGVST :1;
[; ;pic18f26k22.h: 8635: unsigned VDIRMAG :1;
[; ;pic18f26k22.h: 8636: };
[; ;pic18f26k22.h: 8637: struct {
[; ;pic18f26k22.h: 8638: unsigned HLVDL0 :1;
[; ;pic18f26k22.h: 8639: unsigned HLVDL1 :1;
[; ;pic18f26k22.h: 8640: unsigned HLVDL2 :1;
[; ;pic18f26k22.h: 8641: unsigned HLVDL3 :1;
[; ;pic18f26k22.h: 8642: };
[; ;pic18f26k22.h: 8643: struct {
[; ;pic18f26k22.h: 8644: unsigned LVDL0 :1;
[; ;pic18f26k22.h: 8645: unsigned LVDL1 :1;
[; ;pic18f26k22.h: 8646: unsigned LVDL2 :1;
[; ;pic18f26k22.h: 8647: unsigned LVDL3 :1;
[; ;pic18f26k22.h: 8648: unsigned LVDEN :1;
[; ;pic18f26k22.h: 8649: unsigned IVRST :1;
[; ;pic18f26k22.h: 8650: };
[; ;pic18f26k22.h: 8651: struct {
[; ;pic18f26k22.h: 8652: unsigned LVV0 :1;
[; ;pic18f26k22.h: 8653: unsigned LVV1 :1;
[; ;pic18f26k22.h: 8654: unsigned LVV2 :1;
[; ;pic18f26k22.h: 8655: unsigned LVV3 :1;
[; ;pic18f26k22.h: 8656: unsigned :1;
[; ;pic18f26k22.h: 8657: unsigned BGST :1;
[; ;pic18f26k22.h: 8658: };
[; ;pic18f26k22.h: 8659: } LVDCONbits_t;
[; ;pic18f26k22.h: 8660: extern volatile LVDCONbits_t LVDCONbits @ 0xF9C;
[; ;pic18f26k22.h: 8764: extern volatile unsigned char PIE1 @ 0xF9D;
"8766
[; ;pic18f26k22.h: 8766: asm("PIE1 equ 0F9Dh");
[; <" PIE1 equ 0F9Dh ;# ">
[; ;pic18f26k22.h: 8769: typedef union {
[; ;pic18f26k22.h: 8770: struct {
[; ;pic18f26k22.h: 8771: unsigned TMR1IE :1;
[; ;pic18f26k22.h: 8772: unsigned TMR2IE :1;
[; ;pic18f26k22.h: 8773: unsigned CCP1IE :1;
[; ;pic18f26k22.h: 8774: unsigned SSP1IE :1;
[; ;pic18f26k22.h: 8775: unsigned TX1IE :1;
[; ;pic18f26k22.h: 8776: unsigned RC1IE :1;
[; ;pic18f26k22.h: 8777: unsigned ADIE :1;
[; ;pic18f26k22.h: 8778: };
[; ;pic18f26k22.h: 8779: struct {
[; ;pic18f26k22.h: 8780: unsigned :3;
[; ;pic18f26k22.h: 8781: unsigned SSPIE :1;
[; ;pic18f26k22.h: 8782: unsigned TXIE :1;
[; ;pic18f26k22.h: 8783: unsigned RCIE :1;
[; ;pic18f26k22.h: 8784: };
[; ;pic18f26k22.h: 8785: } PIE1bits_t;
[; ;pic18f26k22.h: 8786: extern volatile PIE1bits_t PIE1bits @ 0xF9D;
[; ;pic18f26k22.h: 8840: extern volatile unsigned char PIR1 @ 0xF9E;
"8842
[; ;pic18f26k22.h: 8842: asm("PIR1 equ 0F9Eh");
[; <" PIR1 equ 0F9Eh ;# ">
[; ;pic18f26k22.h: 8845: typedef union {
[; ;pic18f26k22.h: 8846: struct {
[; ;pic18f26k22.h: 8847: unsigned TMR1IF :1;
[; ;pic18f26k22.h: 8848: unsigned TMR2IF :1;
[; ;pic18f26k22.h: 8849: unsigned CCP1IF :1;
[; ;pic18f26k22.h: 8850: unsigned SSP1IF :1;
[; ;pic18f26k22.h: 8851: unsigned TX1IF :1;
[; ;pic18f26k22.h: 8852: unsigned RC1IF :1;
[; ;pic18f26k22.h: 8853: unsigned ADIF :1;
[; ;pic18f26k22.h: 8854: };
[; ;pic18f26k22.h: 8855: struct {
[; ;pic18f26k22.h: 8856: unsigned :3;
[; ;pic18f26k22.h: 8857: unsigned SSPIF :1;
[; ;pic18f26k22.h: 8858: unsigned TXIF :1;
[; ;pic18f26k22.h: 8859: unsigned RCIF :1;
[; ;pic18f26k22.h: 8860: };
[; ;pic18f26k22.h: 8861: } PIR1bits_t;
[; ;pic18f26k22.h: 8862: extern volatile PIR1bits_t PIR1bits @ 0xF9E;
[; ;pic18f26k22.h: 8916: extern volatile unsigned char IPR1 @ 0xF9F;
"8918
[; ;pic18f26k22.h: 8918: asm("IPR1 equ 0F9Fh");
[; <" IPR1 equ 0F9Fh ;# ">
[; ;pic18f26k22.h: 8921: typedef union {
[; ;pic18f26k22.h: 8922: struct {
[; ;pic18f26k22.h: 8923: unsigned TMR1IP :1;
[; ;pic18f26k22.h: 8924: unsigned TMR2IP :1;
[; ;pic18f26k22.h: 8925: unsigned CCP1IP :1;
[; ;pic18f26k22.h: 8926: unsigned SSP1IP :1;
[; ;pic18f26k22.h: 8927: unsigned TX1IP :1;
[; ;pic18f26k22.h: 8928: unsigned RC1IP :1;
[; ;pic18f26k22.h: 8929: unsigned ADIP :1;
[; ;pic18f26k22.h: 8930: };
[; ;pic18f26k22.h: 8931: struct {
[; ;pic18f26k22.h: 8932: unsigned :3;
[; ;pic18f26k22.h: 8933: unsigned SSPIP :1;
[; ;pic18f26k22.h: 8934: unsigned TXIP :1;
[; ;pic18f26k22.h: 8935: unsigned RCIP :1;
[; ;pic18f26k22.h: 8936: };
[; ;pic18f26k22.h: 8937: } IPR1bits_t;
[; ;pic18f26k22.h: 8938: extern volatile IPR1bits_t IPR1bits @ 0xF9F;
[; ;pic18f26k22.h: 8992: extern volatile unsigned char PIE2 @ 0xFA0;
"8994
[; ;pic18f26k22.h: 8994: asm("PIE2 equ 0FA0h");
[; <" PIE2 equ 0FA0h ;# ">
[; ;pic18f26k22.h: 8997: typedef union {
[; ;pic18f26k22.h: 8998: struct {
[; ;pic18f26k22.h: 8999: unsigned CCP2IE :1;
[; ;pic18f26k22.h: 9000: unsigned TMR3IE :1;
[; ;pic18f26k22.h: 9001: unsigned HLVDIE :1;
[; ;pic18f26k22.h: 9002: unsigned BCL1IE :1;
[; ;pic18f26k22.h: 9003: unsigned EEIE :1;
[; ;pic18f26k22.h: 9004: unsigned C2IE :1;
[; ;pic18f26k22.h: 9005: unsigned C1IE :1;
[; ;pic18f26k22.h: 9006: unsigned OSCFIE :1;
[; ;pic18f26k22.h: 9007: };
[; ;pic18f26k22.h: 9008: struct {
[; ;pic18f26k22.h: 9009: unsigned :2;
[; ;pic18f26k22.h: 9010: unsigned LVDIE :1;
[; ;pic18f26k22.h: 9011: unsigned BCLIE :1;
[; ;pic18f26k22.h: 9012: };
[; ;pic18f26k22.h: 9013: struct {
[; ;pic18f26k22.h: 9014: unsigned :6;
[; ;pic18f26k22.h: 9015: unsigned CMIE :1;
[; ;pic18f26k22.h: 9016: };
[; ;pic18f26k22.h: 9017: } PIE2bits_t;
[; ;pic18f26k22.h: 9018: extern volatile PIE2bits_t PIE2bits @ 0xFA0;
[; ;pic18f26k22.h: 9077: extern volatile unsigned char PIR2 @ 0xFA1;
"9079
[; ;pic18f26k22.h: 9079: asm("PIR2 equ 0FA1h");
[; <" PIR2 equ 0FA1h ;# ">
[; ;pic18f26k22.h: 9082: typedef union {
[; ;pic18f26k22.h: 9083: struct {
[; ;pic18f26k22.h: 9084: unsigned CCP2IF :1;
[; ;pic18f26k22.h: 9085: unsigned TMR3IF :1;
[; ;pic18f26k22.h: 9086: unsigned HLVDIF :1;
[; ;pic18f26k22.h: 9087: unsigned BCL1IF :1;
[; ;pic18f26k22.h: 9088: unsigned EEIF :1;
[; ;pic18f26k22.h: 9089: unsigned C2IF :1;
[; ;pic18f26k22.h: 9090: unsigned C1IF :1;
[; ;pic18f26k22.h: 9091: unsigned OSCFIF :1;
[; ;pic18f26k22.h: 9092: };
[; ;pic18f26k22.h: 9093: struct {
[; ;pic18f26k22.h: 9094: unsigned :2;
[; ;pic18f26k22.h: 9095: unsigned LVDIF :1;
[; ;pic18f26k22.h: 9096: unsigned BCLIF :1;
[; ;pic18f26k22.h: 9097: };
[; ;pic18f26k22.h: 9098: struct {
[; ;pic18f26k22.h: 9099: unsigned :6;
[; ;pic18f26k22.h: 9100: unsigned CMIF :1;
[; ;pic18f26k22.h: 9101: };
[; ;pic18f26k22.h: 9102: } PIR2bits_t;
[; ;pic18f26k22.h: 9103: extern volatile PIR2bits_t PIR2bits @ 0xFA1;
[; ;pic18f26k22.h: 9162: extern volatile unsigned char IPR2 @ 0xFA2;
"9164
[; ;pic18f26k22.h: 9164: asm("IPR2 equ 0FA2h");
[; <" IPR2 equ 0FA2h ;# ">
[; ;pic18f26k22.h: 9167: typedef union {
[; ;pic18f26k22.h: 9168: struct {
[; ;pic18f26k22.h: 9169: unsigned CCP2IP :1;
[; ;pic18f26k22.h: 9170: unsigned TMR3IP :1;
[; ;pic18f26k22.h: 9171: unsigned HLVDIP :1;
[; ;pic18f26k22.h: 9172: unsigned BCL1IP :1;
[; ;pic18f26k22.h: 9173: unsigned EEIP :1;
[; ;pic18f26k22.h: 9174: unsigned C2IP :1;
[; ;pic18f26k22.h: 9175: unsigned C1IP :1;
[; ;pic18f26k22.h: 9176: unsigned OSCFIP :1;
[; ;pic18f26k22.h: 9177: };
[; ;pic18f26k22.h: 9178: struct {
[; ;pic18f26k22.h: 9179: unsigned :2;
[; ;pic18f26k22.h: 9180: unsigned LVDIP :1;
[; ;pic18f26k22.h: 9181: unsigned BCLIP :1;
[; ;pic18f26k22.h: 9182: };
[; ;pic18f26k22.h: 9183: struct {
[; ;pic18f26k22.h: 9184: unsigned :6;
[; ;pic18f26k22.h: 9185: unsigned CMIP :1;
[; ;pic18f26k22.h: 9186: };
[; ;pic18f26k22.h: 9187: } IPR2bits_t;
[; ;pic18f26k22.h: 9188: extern volatile IPR2bits_t IPR2bits @ 0xFA2;
[; ;pic18f26k22.h: 9247: extern volatile unsigned char PIE3 @ 0xFA3;
"9249
[; ;pic18f26k22.h: 9249: asm("PIE3 equ 0FA3h");
[; <" PIE3 equ 0FA3h ;# ">
[; ;pic18f26k22.h: 9252: typedef union {
[; ;pic18f26k22.h: 9253: struct {
[; ;pic18f26k22.h: 9254: unsigned TMR1GIE :1;
[; ;pic18f26k22.h: 9255: unsigned TMR3GIE :1;
[; ;pic18f26k22.h: 9256: unsigned TMR5GIE :1;
[; ;pic18f26k22.h: 9257: unsigned CTMUIE :1;
[; ;pic18f26k22.h: 9258: unsigned TX2IE :1;
[; ;pic18f26k22.h: 9259: unsigned RC2IE :1;
[; ;pic18f26k22.h: 9260: unsigned BCL2IE :1;
[; ;pic18f26k22.h: 9261: unsigned SSP2IE :1;
[; ;pic18f26k22.h: 9262: };
[; ;pic18f26k22.h: 9263: struct {
[; ;pic18f26k22.h: 9264: unsigned RXB0IE :1;
[; ;pic18f26k22.h: 9265: };
[; ;pic18f26k22.h: 9266: struct {
[; ;pic18f26k22.h: 9267: unsigned :1;
[; ;pic18f26k22.h: 9268: unsigned RXB1IE :1;
[; ;pic18f26k22.h: 9269: };
[; ;pic18f26k22.h: 9270: struct {
[; ;pic18f26k22.h: 9271: unsigned :1;
[; ;pic18f26k22.h: 9272: unsigned RXBNIE :1;
[; ;pic18f26k22.h: 9273: };
[; ;pic18f26k22.h: 9274: struct {
[; ;pic18f26k22.h: 9275: unsigned :2;
[; ;pic18f26k22.h: 9276: unsigned TXB0IE :1;
[; ;pic18f26k22.h: 9277: };
[; ;pic18f26k22.h: 9278: struct {
[; ;pic18f26k22.h: 9279: unsigned :3;
[; ;pic18f26k22.h: 9280: unsigned TXB1IE :1;
[; ;pic18f26k22.h: 9281: };
[; ;pic18f26k22.h: 9282: struct {
[; ;pic18f26k22.h: 9283: unsigned :4;
[; ;pic18f26k22.h: 9284: unsigned TXB2IE :1;
[; ;pic18f26k22.h: 9285: };
[; ;pic18f26k22.h: 9286: struct {
[; ;pic18f26k22.h: 9287: unsigned :4;
[; ;pic18f26k22.h: 9288: unsigned TXBNIE :1;
[; ;pic18f26k22.h: 9289: };
[; ;pic18f26k22.h: 9290: } PIE3bits_t;
[; ;pic18f26k22.h: 9291: extern volatile PIE3bits_t PIE3bits @ 0xFA3;
[; ;pic18f26k22.h: 9370: extern volatile unsigned char PIR3 @ 0xFA4;
"9372
[; ;pic18f26k22.h: 9372: asm("PIR3 equ 0FA4h");
[; <" PIR3 equ 0FA4h ;# ">
[; ;pic18f26k22.h: 9375: typedef union {
[; ;pic18f26k22.h: 9376: struct {
[; ;pic18f26k22.h: 9377: unsigned TMR1GIF :1;
[; ;pic18f26k22.h: 9378: unsigned TMR3GIF :1;
[; ;pic18f26k22.h: 9379: unsigned TMR5GIF :1;
[; ;pic18f26k22.h: 9380: unsigned CTMUIF :1;
[; ;pic18f26k22.h: 9381: unsigned TX2IF :1;
[; ;pic18f26k22.h: 9382: unsigned RC2IF :1;
[; ;pic18f26k22.h: 9383: unsigned BCL2IF :1;
[; ;pic18f26k22.h: 9384: unsigned SSP2IF :1;
[; ;pic18f26k22.h: 9385: };
[; ;pic18f26k22.h: 9386: struct {
[; ;pic18f26k22.h: 9387: unsigned :1;
[; ;pic18f26k22.h: 9388: unsigned RXBNIF :1;
[; ;pic18f26k22.h: 9389: };
[; ;pic18f26k22.h: 9390: struct {
[; ;pic18f26k22.h: 9391: unsigned :4;
[; ;pic18f26k22.h: 9392: unsigned TXBNIF :1;
[; ;pic18f26k22.h: 9393: };
[; ;pic18f26k22.h: 9394: } PIR3bits_t;
[; ;pic18f26k22.h: 9395: extern volatile PIR3bits_t PIR3bits @ 0xFA4;
[; ;pic18f26k22.h: 9449: extern volatile unsigned char IPR3 @ 0xFA5;
"9451
[; ;pic18f26k22.h: 9451: asm("IPR3 equ 0FA5h");
[; <" IPR3 equ 0FA5h ;# ">
[; ;pic18f26k22.h: 9454: typedef union {
[; ;pic18f26k22.h: 9455: struct {
[; ;pic18f26k22.h: 9456: unsigned TMR1GIP :1;
[; ;pic18f26k22.h: 9457: unsigned TMR3GIP :1;
[; ;pic18f26k22.h: 9458: unsigned TMR5GIP :1;
[; ;pic18f26k22.h: 9459: unsigned CTMUIP :1;
[; ;pic18f26k22.h: 9460: unsigned TX2IP :1;
[; ;pic18f26k22.h: 9461: unsigned RC2IP :1;
[; ;pic18f26k22.h: 9462: unsigned BCL2IP :1;
[; ;pic18f26k22.h: 9463: unsigned SSP2IP :1;
[; ;pic18f26k22.h: 9464: };
[; ;pic18f26k22.h: 9465: struct {
[; ;pic18f26k22.h: 9466: unsigned :1;
[; ;pic18f26k22.h: 9467: unsigned RXBNIP :1;
[; ;pic18f26k22.h: 9468: };
[; ;pic18f26k22.h: 9469: struct {
[; ;pic18f26k22.h: 9470: unsigned :4;
[; ;pic18f26k22.h: 9471: unsigned TXBNIP :1;
[; ;pic18f26k22.h: 9472: };
[; ;pic18f26k22.h: 9473: } IPR3bits_t;
[; ;pic18f26k22.h: 9474: extern volatile IPR3bits_t IPR3bits @ 0xFA5;
[; ;pic18f26k22.h: 9528: extern volatile unsigned char EECON1 @ 0xFA6;
"9530
[; ;pic18f26k22.h: 9530: asm("EECON1 equ 0FA6h");
[; <" EECON1 equ 0FA6h ;# ">
[; ;pic18f26k22.h: 9533: typedef union {
[; ;pic18f26k22.h: 9534: struct {
[; ;pic18f26k22.h: 9535: unsigned RD :1;
[; ;pic18f26k22.h: 9536: unsigned WR :1;
[; ;pic18f26k22.h: 9537: unsigned WREN :1;
[; ;pic18f26k22.h: 9538: unsigned WRERR :1;
[; ;pic18f26k22.h: 9539: unsigned FREE :1;
[; ;pic18f26k22.h: 9540: unsigned :1;
[; ;pic18f26k22.h: 9541: unsigned CFGS :1;
[; ;pic18f26k22.h: 9542: unsigned EEPGD :1;
[; ;pic18f26k22.h: 9543: };
[; ;pic18f26k22.h: 9544: struct {
[; ;pic18f26k22.h: 9545: unsigned :6;
[; ;pic18f26k22.h: 9546: unsigned EEFS :1;
[; ;pic18f26k22.h: 9547: };
[; ;pic18f26k22.h: 9548: } EECON1bits_t;
[; ;pic18f26k22.h: 9549: extern volatile EECON1bits_t EECON1bits @ 0xFA6;
[; ;pic18f26k22.h: 9593: extern volatile unsigned char EECON2 @ 0xFA7;
"9595
[; ;pic18f26k22.h: 9595: asm("EECON2 equ 0FA7h");
[; <" EECON2 equ 0FA7h ;# ">
[; ;pic18f26k22.h: 9598: typedef union {
[; ;pic18f26k22.h: 9599: struct {
[; ;pic18f26k22.h: 9600: unsigned EECON2 :8;
[; ;pic18f26k22.h: 9601: };
[; ;pic18f26k22.h: 9602: } EECON2bits_t;
[; ;pic18f26k22.h: 9603: extern volatile EECON2bits_t EECON2bits @ 0xFA7;
[; ;pic18f26k22.h: 9612: extern volatile unsigned char EEDATA @ 0xFA8;
"9614
[; ;pic18f26k22.h: 9614: asm("EEDATA equ 0FA8h");
[; <" EEDATA equ 0FA8h ;# ">
[; ;pic18f26k22.h: 9617: typedef union {
[; ;pic18f26k22.h: 9618: struct {
[; ;pic18f26k22.h: 9619: unsigned EEDATA :8;
[; ;pic18f26k22.h: 9620: };
[; ;pic18f26k22.h: 9621: } EEDATAbits_t;
[; ;pic18f26k22.h: 9622: extern volatile EEDATAbits_t EEDATAbits @ 0xFA8;
[; ;pic18f26k22.h: 9631: extern volatile unsigned char EEADR @ 0xFA9;
"9633
[; ;pic18f26k22.h: 9633: asm("EEADR equ 0FA9h");
[; <" EEADR equ 0FA9h ;# ">
[; ;pic18f26k22.h: 9636: typedef union {
[; ;pic18f26k22.h: 9637: struct {
[; ;pic18f26k22.h: 9638: unsigned EEADR :8;
[; ;pic18f26k22.h: 9639: };
[; ;pic18f26k22.h: 9640: struct {
[; ;pic18f26k22.h: 9641: unsigned EEADR0 :1;
[; ;pic18f26k22.h: 9642: unsigned EEADR1 :1;
[; ;pic18f26k22.h: 9643: unsigned EEADR2 :1;
[; ;pic18f26k22.h: 9644: unsigned EEADR3 :1;
[; ;pic18f26k22.h: 9645: unsigned EEADR4 :1;
[; ;pic18f26k22.h: 9646: unsigned EEADR5 :1;
[; ;pic18f26k22.h: 9647: unsigned EEADR6 :1;
[; ;pic18f26k22.h: 9648: unsigned EEADR7 :1;
[; ;pic18f26k22.h: 9649: };
[; ;pic18f26k22.h: 9650: } EEADRbits_t;
[; ;pic18f26k22.h: 9651: extern volatile EEADRbits_t EEADRbits @ 0xFA9;
[; ;pic18f26k22.h: 9700: extern volatile unsigned char EEADRH @ 0xFAA;
"9702
[; ;pic18f26k22.h: 9702: asm("EEADRH equ 0FAAh");
[; <" EEADRH equ 0FAAh ;# ">
[; ;pic18f26k22.h: 9705: typedef union {
[; ;pic18f26k22.h: 9706: struct {
[; ;pic18f26k22.h: 9707: unsigned EEADRH :2;
[; ;pic18f26k22.h: 9708: };
[; ;pic18f26k22.h: 9709: struct {
[; ;pic18f26k22.h: 9710: unsigned EEADR8 :1;
[; ;pic18f26k22.h: 9711: unsigned EEADR9 :1;
[; ;pic18f26k22.h: 9712: };
[; ;pic18f26k22.h: 9713: } EEADRHbits_t;
[; ;pic18f26k22.h: 9714: extern volatile EEADRHbits_t EEADRHbits @ 0xFAA;
[; ;pic18f26k22.h: 9733: extern volatile unsigned char RCSTA1 @ 0xFAB;
"9735
[; ;pic18f26k22.h: 9735: asm("RCSTA1 equ 0FABh");
[; <" RCSTA1 equ 0FABh ;# ">
[; ;pic18f26k22.h: 9738: extern volatile unsigned char RCSTA @ 0xFAB;
"9740
[; ;pic18f26k22.h: 9740: asm("RCSTA equ 0FABh");
[; <" RCSTA equ 0FABh ;# ">
[; ;pic18f26k22.h: 9742: extern volatile unsigned char RC1STA @ 0xFAB;
"9744
[; ;pic18f26k22.h: 9744: asm("RC1STA equ 0FABh");
[; <" RC1STA equ 0FABh ;# ">
[; ;pic18f26k22.h: 9747: typedef union {
[; ;pic18f26k22.h: 9748: struct {
[; ;pic18f26k22.h: 9749: unsigned RX9D :1;
[; ;pic18f26k22.h: 9750: unsigned OERR :1;
[; ;pic18f26k22.h: 9751: unsigned FERR :1;
[; ;pic18f26k22.h: 9752: unsigned ADDEN :1;
[; ;pic18f26k22.h: 9753: unsigned CREN :1;
[; ;pic18f26k22.h: 9754: unsigned SREN :1;
[; ;pic18f26k22.h: 9755: unsigned RX9 :1;
[; ;pic18f26k22.h: 9756: unsigned SPEN :1;
[; ;pic18f26k22.h: 9757: };
[; ;pic18f26k22.h: 9758: struct {
[; ;pic18f26k22.h: 9759: unsigned :3;
[; ;pic18f26k22.h: 9760: unsigned ADEN :1;
[; ;pic18f26k22.h: 9761: };
[; ;pic18f26k22.h: 9762: struct {
[; ;pic18f26k22.h: 9763: unsigned RX9D1 :1;
[; ;pic18f26k22.h: 9764: unsigned OERR1 :1;
[; ;pic18f26k22.h: 9765: unsigned FERR1 :1;
[; ;pic18f26k22.h: 9766: unsigned ADDEN1 :1;
[; ;pic18f26k22.h: 9767: unsigned CREN1 :1;
[; ;pic18f26k22.h: 9768: unsigned SREN1 :1;
[; ;pic18f26k22.h: 9769: unsigned RX91 :1;
[; ;pic18f26k22.h: 9770: unsigned SPEN1 :1;
[; ;pic18f26k22.h: 9771: };
[; ;pic18f26k22.h: 9772: struct {
[; ;pic18f26k22.h: 9773: unsigned :6;
[; ;pic18f26k22.h: 9774: unsigned RC8_9 :1;
[; ;pic18f26k22.h: 9775: };
[; ;pic18f26k22.h: 9776: struct {
[; ;pic18f26k22.h: 9777: unsigned :6;
[; ;pic18f26k22.h: 9778: unsigned RC9 :1;
[; ;pic18f26k22.h: 9779: };
[; ;pic18f26k22.h: 9780: struct {
[; ;pic18f26k22.h: 9781: unsigned RCD8 :1;
[; ;pic18f26k22.h: 9782: };
[; ;pic18f26k22.h: 9783: struct {
[; ;pic18f26k22.h: 9784: unsigned :5;
[; ;pic18f26k22.h: 9785: unsigned SRENA :1;
[; ;pic18f26k22.h: 9786: };
[; ;pic18f26k22.h: 9787: } RCSTA1bits_t;
[; ;pic18f26k22.h: 9788: extern volatile RCSTA1bits_t RCSTA1bits @ 0xFAB;
[; ;pic18f26k22.h: 9896: typedef union {
[; ;pic18f26k22.h: 9897: struct {
[; ;pic18f26k22.h: 9898: unsigned RX9D :1;
[; ;pic18f26k22.h: 9899: unsigned OERR :1;
[; ;pic18f26k22.h: 9900: unsigned FERR :1;
[; ;pic18f26k22.h: 9901: unsigned ADDEN :1;
[; ;pic18f26k22.h: 9902: unsigned CREN :1;
[; ;pic18f26k22.h: 9903: unsigned SREN :1;
[; ;pic18f26k22.h: 9904: unsigned RX9 :1;
[; ;pic18f26k22.h: 9905: unsigned SPEN :1;
[; ;pic18f26k22.h: 9906: };
[; ;pic18f26k22.h: 9907: struct {
[; ;pic18f26k22.h: 9908: unsigned :3;
[; ;pic18f26k22.h: 9909: unsigned ADEN :1;
[; ;pic18f26k22.h: 9910: };
[; ;pic18f26k22.h: 9911: struct {
[; ;pic18f26k22.h: 9912: unsigned RX9D1 :1;
[; ;pic18f26k22.h: 9913: unsigned OERR1 :1;
[; ;pic18f26k22.h: 9914: unsigned FERR1 :1;
[; ;pic18f26k22.h: 9915: unsigned ADDEN1 :1;
[; ;pic18f26k22.h: 9916: unsigned CREN1 :1;
[; ;pic18f26k22.h: 9917: unsigned SREN1 :1;
[; ;pic18f26k22.h: 9918: unsigned RX91 :1;
[; ;pic18f26k22.h: 9919: unsigned SPEN1 :1;
[; ;pic18f26k22.h: 9920: };
[; ;pic18f26k22.h: 9921: struct {
[; ;pic18f26k22.h: 9922: unsigned :6;
[; ;pic18f26k22.h: 9923: unsigned RC8_9 :1;
[; ;pic18f26k22.h: 9924: };
[; ;pic18f26k22.h: 9925: struct {
[; ;pic18f26k22.h: 9926: unsigned :6;
[; ;pic18f26k22.h: 9927: unsigned RC9 :1;
[; ;pic18f26k22.h: 9928: };
[; ;pic18f26k22.h: 9929: struct {
[; ;pic18f26k22.h: 9930: unsigned RCD8 :1;
[; ;pic18f26k22.h: 9931: };
[; ;pic18f26k22.h: 9932: struct {
[; ;pic18f26k22.h: 9933: unsigned :5;
[; ;pic18f26k22.h: 9934: unsigned SRENA :1;
[; ;pic18f26k22.h: 9935: };
[; ;pic18f26k22.h: 9936: } RCSTAbits_t;
[; ;pic18f26k22.h: 9937: extern volatile RCSTAbits_t RCSTAbits @ 0xFAB;
[; ;pic18f26k22.h: 10044: typedef union {
[; ;pic18f26k22.h: 10045: struct {
[; ;pic18f26k22.h: 10046: unsigned RX9D :1;
[; ;pic18f26k22.h: 10047: unsigned OERR :1;
[; ;pic18f26k22.h: 10048: unsigned FERR :1;
[; ;pic18f26k22.h: 10049: unsigned ADDEN :1;
[; ;pic18f26k22.h: 10050: unsigned CREN :1;
[; ;pic18f26k22.h: 10051: unsigned SREN :1;
[; ;pic18f26k22.h: 10052: unsigned RX9 :1;
[; ;pic18f26k22.h: 10053: unsigned SPEN :1;
[; ;pic18f26k22.h: 10054: };
[; ;pic18f26k22.h: 10055: struct {
[; ;pic18f26k22.h: 10056: unsigned :3;
[; ;pic18f26k22.h: 10057: unsigned ADEN :1;
[; ;pic18f26k22.h: 10058: };
[; ;pic18f26k22.h: 10059: struct {
[; ;pic18f26k22.h: 10060: unsigned RX9D1 :1;
[; ;pic18f26k22.h: 10061: unsigned OERR1 :1;
[; ;pic18f26k22.h: 10062: unsigned FERR1 :1;
[; ;pic18f26k22.h: 10063: unsigned ADDEN1 :1;
[; ;pic18f26k22.h: 10064: unsigned CREN1 :1;
[; ;pic18f26k22.h: 10065: unsigned SREN1 :1;
[; ;pic18f26k22.h: 10066: unsigned RX91 :1;
[; ;pic18f26k22.h: 10067: unsigned SPEN1 :1;
[; ;pic18f26k22.h: 10068: };
[; ;pic18f26k22.h: 10069: struct {
[; ;pic18f26k22.h: 10070: unsigned :6;
[; ;pic18f26k22.h: 10071: unsigned RC8_9 :1;
[; ;pic18f26k22.h: 10072: };
[; ;pic18f26k22.h: 10073: struct {
[; ;pic18f26k22.h: 10074: unsigned :6;
[; ;pic18f26k22.h: 10075: unsigned RC9 :1;
[; ;pic18f26k22.h: 10076: };
[; ;pic18f26k22.h: 10077: struct {
[; ;pic18f26k22.h: 10078: unsigned RCD8 :1;
[; ;pic18f26k22.h: 10079: };
[; ;pic18f26k22.h: 10080: struct {
[; ;pic18f26k22.h: 10081: unsigned :5;
[; ;pic18f26k22.h: 10082: unsigned SRENA :1;
[; ;pic18f26k22.h: 10083: };
[; ;pic18f26k22.h: 10084: } RC1STAbits_t;
[; ;pic18f26k22.h: 10085: extern volatile RC1STAbits_t RC1STAbits @ 0xFAB;
[; ;pic18f26k22.h: 10194: extern volatile unsigned char TXSTA1 @ 0xFAC;
"10196
[; ;pic18f26k22.h: 10196: asm("TXSTA1 equ 0FACh");
[; <" TXSTA1 equ 0FACh ;# ">
[; ;pic18f26k22.h: 10199: extern volatile unsigned char TXSTA @ 0xFAC;
"10201
[; ;pic18f26k22.h: 10201: asm("TXSTA equ 0FACh");
[; <" TXSTA equ 0FACh ;# ">
[; ;pic18f26k22.h: 10203: extern volatile unsigned char TX1STA @ 0xFAC;
"10205
[; ;pic18f26k22.h: 10205: asm("TX1STA equ 0FACh");
[; <" TX1STA equ 0FACh ;# ">
[; ;pic18f26k22.h: 10208: typedef union {
[; ;pic18f26k22.h: 10209: struct {
[; ;pic18f26k22.h: 10210: unsigned TX9D :1;
[; ;pic18f26k22.h: 10211: unsigned TRMT :1;
[; ;pic18f26k22.h: 10212: unsigned BRGH :1;
[; ;pic18f26k22.h: 10213: unsigned SENDB :1;
[; ;pic18f26k22.h: 10214: unsigned SYNC :1;
[; ;pic18f26k22.h: 10215: unsigned TXEN :1;
[; ;pic18f26k22.h: 10216: unsigned TX9 :1;
[; ;pic18f26k22.h: 10217: unsigned CSRC :1;
[; ;pic18f26k22.h: 10218: };
[; ;pic18f26k22.h: 10219: struct {
[; ;pic18f26k22.h: 10220: unsigned TX9D1 :1;
[; ;pic18f26k22.h: 10221: unsigned TRMT1 :1;
[; ;pic18f26k22.h: 10222: unsigned BRGH1 :1;
[; ;pic18f26k22.h: 10223: unsigned SENDB1 :1;
[; ;pic18f26k22.h: 10224: unsigned SYNC1 :1;
[; ;pic18f26k22.h: 10225: unsigned TXEN1 :1;
[; ;pic18f26k22.h: 10226: unsigned TX91 :1;
[; ;pic18f26k22.h: 10227: unsigned CSRC1 :1;
[; ;pic18f26k22.h: 10228: };
[; ;pic18f26k22.h: 10229: struct {
[; ;pic18f26k22.h: 10230: unsigned :6;
[; ;pic18f26k22.h: 10231: unsigned TX8_9 :1;
[; ;pic18f26k22.h: 10232: };
[; ;pic18f26k22.h: 10233: struct {
[; ;pic18f26k22.h: 10234: unsigned TXD8 :1;
[; ;pic18f26k22.h: 10235: };
[; ;pic18f26k22.h: 10236: } TXSTA1bits_t;
[; ;pic18f26k22.h: 10237: extern volatile TXSTA1bits_t TXSTA1bits @ 0xFAC;
[; ;pic18f26k22.h: 10330: typedef union {
[; ;pic18f26k22.h: 10331: struct {
[; ;pic18f26k22.h: 10332: unsigned TX9D :1;
[; ;pic18f26k22.h: 10333: unsigned TRMT :1;
[; ;pic18f26k22.h: 10334: unsigned BRGH :1;
[; ;pic18f26k22.h: 10335: unsigned SENDB :1;
[; ;pic18f26k22.h: 10336: unsigned SYNC :1;
[; ;pic18f26k22.h: 10337: unsigned TXEN :1;
[; ;pic18f26k22.h: 10338: unsigned TX9 :1;
[; ;pic18f26k22.h: 10339: unsigned CSRC :1;
[; ;pic18f26k22.h: 10340: };
[; ;pic18f26k22.h: 10341: struct {
[; ;pic18f26k22.h: 10342: unsigned TX9D1 :1;
[; ;pic18f26k22.h: 10343: unsigned TRMT1 :1;
[; ;pic18f26k22.h: 10344: unsigned BRGH1 :1;
[; ;pic18f26k22.h: 10345: unsigned SENDB1 :1;
[; ;pic18f26k22.h: 10346: unsigned SYNC1 :1;
[; ;pic18f26k22.h: 10347: unsigned TXEN1 :1;
[; ;pic18f26k22.h: 10348: unsigned TX91 :1;
[; ;pic18f26k22.h: 10349: unsigned CSRC1 :1;
[; ;pic18f26k22.h: 10350: };
[; ;pic18f26k22.h: 10351: struct {
[; ;pic18f26k22.h: 10352: unsigned :6;
[; ;pic18f26k22.h: 10353: unsigned TX8_9 :1;
[; ;pic18f26k22.h: 10354: };
[; ;pic18f26k22.h: 10355: struct {
[; ;pic18f26k22.h: 10356: unsigned TXD8 :1;
[; ;pic18f26k22.h: 10357: };
[; ;pic18f26k22.h: 10358: } TXSTAbits_t;
[; ;pic18f26k22.h: 10359: extern volatile TXSTAbits_t TXSTAbits @ 0xFAC;
[; ;pic18f26k22.h: 10451: typedef union {
[; ;pic18f26k22.h: 10452: struct {
[; ;pic18f26k22.h: 10453: unsigned TX9D :1;
[; ;pic18f26k22.h: 10454: unsigned TRMT :1;
[; ;pic18f26k22.h: 10455: unsigned BRGH :1;
[; ;pic18f26k22.h: 10456: unsigned SENDB :1;
[; ;pic18f26k22.h: 10457: unsigned SYNC :1;
[; ;pic18f26k22.h: 10458: unsigned TXEN :1;
[; ;pic18f26k22.h: 10459: unsigned TX9 :1;
[; ;pic18f26k22.h: 10460: unsigned CSRC :1;
[; ;pic18f26k22.h: 10461: };
[; ;pic18f26k22.h: 10462: struct {
[; ;pic18f26k22.h: 10463: unsigned TX9D1 :1;
[; ;pic18f26k22.h: 10464: unsigned TRMT1 :1;
[; ;pic18f26k22.h: 10465: unsigned BRGH1 :1;
[; ;pic18f26k22.h: 10466: unsigned SENDB1 :1;
[; ;pic18f26k22.h: 10467: unsigned SYNC1 :1;
[; ;pic18f26k22.h: 10468: unsigned TXEN1 :1;
[; ;pic18f26k22.h: 10469: unsigned TX91 :1;
[; ;pic18f26k22.h: 10470: unsigned CSRC1 :1;
[; ;pic18f26k22.h: 10471: };
[; ;pic18f26k22.h: 10472: struct {
[; ;pic18f26k22.h: 10473: unsigned :6;
[; ;pic18f26k22.h: 10474: unsigned TX8_9 :1;
[; ;pic18f26k22.h: 10475: };
[; ;pic18f26k22.h: 10476: struct {
[; ;pic18f26k22.h: 10477: unsigned TXD8 :1;
[; ;pic18f26k22.h: 10478: };
[; ;pic18f26k22.h: 10479: } TX1STAbits_t;
[; ;pic18f26k22.h: 10480: extern volatile TX1STAbits_t TX1STAbits @ 0xFAC;
[; ;pic18f26k22.h: 10574: extern volatile unsigned char TXREG1 @ 0xFAD;
"10576
[; ;pic18f26k22.h: 10576: asm("TXREG1 equ 0FADh");
[; <" TXREG1 equ 0FADh ;# ">
[; ;pic18f26k22.h: 10579: extern volatile unsigned char TXREG @ 0xFAD;
"10581
[; ;pic18f26k22.h: 10581: asm("TXREG equ 0FADh");
[; <" TXREG equ 0FADh ;# ">
[; ;pic18f26k22.h: 10583: extern volatile unsigned char TX1REG @ 0xFAD;
"10585
[; ;pic18f26k22.h: 10585: asm("TX1REG equ 0FADh");
[; <" TX1REG equ 0FADh ;# ">
[; ;pic18f26k22.h: 10588: typedef union {
[; ;pic18f26k22.h: 10589: struct {
[; ;pic18f26k22.h: 10590: unsigned TX1REG :8;
[; ;pic18f26k22.h: 10591: };
[; ;pic18f26k22.h: 10592: struct {
[; ;pic18f26k22.h: 10593: unsigned TXREG :8;
[; ;pic18f26k22.h: 10594: };
[; ;pic18f26k22.h: 10595: } TXREG1bits_t;
[; ;pic18f26k22.h: 10596: extern volatile TXREG1bits_t TXREG1bits @ 0xFAD;
[; ;pic18f26k22.h: 10609: typedef union {
[; ;pic18f26k22.h: 10610: struct {
[; ;pic18f26k22.h: 10611: unsigned TX1REG :8;
[; ;pic18f26k22.h: 10612: };
[; ;pic18f26k22.h: 10613: struct {
[; ;pic18f26k22.h: 10614: unsigned TXREG :8;
[; ;pic18f26k22.h: 10615: };
[; ;pic18f26k22.h: 10616: } TXREGbits_t;
[; ;pic18f26k22.h: 10617: extern volatile TXREGbits_t TXREGbits @ 0xFAD;
[; ;pic18f26k22.h: 10629: typedef union {
[; ;pic18f26k22.h: 10630: struct {
[; ;pic18f26k22.h: 10631: unsigned TX1REG :8;
[; ;pic18f26k22.h: 10632: };
[; ;pic18f26k22.h: 10633: struct {
[; ;pic18f26k22.h: 10634: unsigned TXREG :8;
[; ;pic18f26k22.h: 10635: };
[; ;pic18f26k22.h: 10636: } TX1REGbits_t;
[; ;pic18f26k22.h: 10637: extern volatile TX1REGbits_t TX1REGbits @ 0xFAD;
[; ;pic18f26k22.h: 10651: extern volatile unsigned char RCREG1 @ 0xFAE;
"10653
[; ;pic18f26k22.h: 10653: asm("RCREG1 equ 0FAEh");
[; <" RCREG1 equ 0FAEh ;# ">
[; ;pic18f26k22.h: 10656: extern volatile unsigned char RCREG @ 0xFAE;
"10658
[; ;pic18f26k22.h: 10658: asm("RCREG equ 0FAEh");
[; <" RCREG equ 0FAEh ;# ">
[; ;pic18f26k22.h: 10660: extern volatile unsigned char RC1REG @ 0xFAE;
"10662
[; ;pic18f26k22.h: 10662: asm("RC1REG equ 0FAEh");
[; <" RC1REG equ 0FAEh ;# ">
[; ;pic18f26k22.h: 10665: typedef union {
[; ;pic18f26k22.h: 10666: struct {
[; ;pic18f26k22.h: 10667: unsigned RC1REG :8;
[; ;pic18f26k22.h: 10668: };
[; ;pic18f26k22.h: 10669: struct {
[; ;pic18f26k22.h: 10670: unsigned RCREG :8;
[; ;pic18f26k22.h: 10671: };
[; ;pic18f26k22.h: 10672: } RCREG1bits_t;
[; ;pic18f26k22.h: 10673: extern volatile RCREG1bits_t RCREG1bits @ 0xFAE;
[; ;pic18f26k22.h: 10686: typedef union {
[; ;pic18f26k22.h: 10687: struct {
[; ;pic18f26k22.h: 10688: unsigned RC1REG :8;
[; ;pic18f26k22.h: 10689: };
[; ;pic18f26k22.h: 10690: struct {
[; ;pic18f26k22.h: 10691: unsigned RCREG :8;
[; ;pic18f26k22.h: 10692: };
[; ;pic18f26k22.h: 10693: } RCREGbits_t;
[; ;pic18f26k22.h: 10694: extern volatile RCREGbits_t RCREGbits @ 0xFAE;
[; ;pic18f26k22.h: 10706: typedef union {
[; ;pic18f26k22.h: 10707: struct {
[; ;pic18f26k22.h: 10708: unsigned RC1REG :8;
[; ;pic18f26k22.h: 10709: };
[; ;pic18f26k22.h: 10710: struct {
[; ;pic18f26k22.h: 10711: unsigned RCREG :8;
[; ;pic18f26k22.h: 10712: };
[; ;pic18f26k22.h: 10713: } RC1REGbits_t;
[; ;pic18f26k22.h: 10714: extern volatile RC1REGbits_t RC1REGbits @ 0xFAE;
[; ;pic18f26k22.h: 10728: extern volatile unsigned char SPBRG1 @ 0xFAF;
"10730
[; ;pic18f26k22.h: 10730: asm("SPBRG1 equ 0FAFh");
[; <" SPBRG1 equ 0FAFh ;# ">
[; ;pic18f26k22.h: 10733: extern volatile unsigned char SPBRG @ 0xFAF;
"10735
[; ;pic18f26k22.h: 10735: asm("SPBRG equ 0FAFh");
[; <" SPBRG equ 0FAFh ;# ">
[; ;pic18f26k22.h: 10737: extern volatile unsigned char SP1BRG @ 0xFAF;
"10739
[; ;pic18f26k22.h: 10739: asm("SP1BRG equ 0FAFh");
[; <" SP1BRG equ 0FAFh ;# ">
[; ;pic18f26k22.h: 10742: typedef union {
[; ;pic18f26k22.h: 10743: struct {
[; ;pic18f26k22.h: 10744: unsigned SP1BRG :8;
[; ;pic18f26k22.h: 10745: };
[; ;pic18f26k22.h: 10746: struct {
[; ;pic18f26k22.h: 10747: unsigned SPBRG :8;
[; ;pic18f26k22.h: 10748: };
[; ;pic18f26k22.h: 10749: } SPBRG1bits_t;
[; ;pic18f26k22.h: 10750: extern volatile SPBRG1bits_t SPBRG1bits @ 0xFAF;
[; ;pic18f26k22.h: 10763: typedef union {
[; ;pic18f26k22.h: 10764: struct {
[; ;pic18f26k22.h: 10765: unsigned SP1BRG :8;
[; ;pic18f26k22.h: 10766: };
[; ;pic18f26k22.h: 10767: struct {
[; ;pic18f26k22.h: 10768: unsigned SPBRG :8;
[; ;pic18f26k22.h: 10769: };
[; ;pic18f26k22.h: 10770: } SPBRGbits_t;
[; ;pic18f26k22.h: 10771: extern volatile SPBRGbits_t SPBRGbits @ 0xFAF;
[; ;pic18f26k22.h: 10783: typedef union {
[; ;pic18f26k22.h: 10784: struct {
[; ;pic18f26k22.h: 10785: unsigned SP1BRG :8;
[; ;pic18f26k22.h: 10786: };
[; ;pic18f26k22.h: 10787: struct {
[; ;pic18f26k22.h: 10788: unsigned SPBRG :8;
[; ;pic18f26k22.h: 10789: };
[; ;pic18f26k22.h: 10790: } SP1BRGbits_t;
[; ;pic18f26k22.h: 10791: extern volatile SP1BRGbits_t SP1BRGbits @ 0xFAF;
[; ;pic18f26k22.h: 10805: extern volatile unsigned char SPBRGH1 @ 0xFB0;
"10807
[; ;pic18f26k22.h: 10807: asm("SPBRGH1 equ 0FB0h");
[; <" SPBRGH1 equ 0FB0h ;# ">
[; ;pic18f26k22.h: 10810: extern volatile unsigned char SPBRGH @ 0xFB0;
"10812
[; ;pic18f26k22.h: 10812: asm("SPBRGH equ 0FB0h");
[; <" SPBRGH equ 0FB0h ;# ">
[; ;pic18f26k22.h: 10814: extern volatile unsigned char SP1BRGH @ 0xFB0;
"10816
[; ;pic18f26k22.h: 10816: asm("SP1BRGH equ 0FB0h");
[; <" SP1BRGH equ 0FB0h ;# ">
[; ;pic18f26k22.h: 10819: typedef union {
[; ;pic18f26k22.h: 10820: struct {
[; ;pic18f26k22.h: 10821: unsigned SP1BRGH :8;
[; ;pic18f26k22.h: 10822: };
[; ;pic18f26k22.h: 10823: struct {
[; ;pic18f26k22.h: 10824: unsigned SPBRGH :8;
[; ;pic18f26k22.h: 10825: };
[; ;pic18f26k22.h: 10826: } SPBRGH1bits_t;
[; ;pic18f26k22.h: 10827: extern volatile SPBRGH1bits_t SPBRGH1bits @ 0xFB0;
[; ;pic18f26k22.h: 10840: typedef union {
[; ;pic18f26k22.h: 10841: struct {
[; ;pic18f26k22.h: 10842: unsigned SP1BRGH :8;
[; ;pic18f26k22.h: 10843: };
[; ;pic18f26k22.h: 10844: struct {
[; ;pic18f26k22.h: 10845: unsigned SPBRGH :8;
[; ;pic18f26k22.h: 10846: };
[; ;pic18f26k22.h: 10847: } SPBRGHbits_t;
[; ;pic18f26k22.h: 10848: extern volatile SPBRGHbits_t SPBRGHbits @ 0xFB0;
[; ;pic18f26k22.h: 10860: typedef union {
[; ;pic18f26k22.h: 10861: struct {
[; ;pic18f26k22.h: 10862: unsigned SP1BRGH :8;
[; ;pic18f26k22.h: 10863: };
[; ;pic18f26k22.h: 10864: struct {
[; ;pic18f26k22.h: 10865: unsigned SPBRGH :8;
[; ;pic18f26k22.h: 10866: };
[; ;pic18f26k22.h: 10867: } SP1BRGHbits_t;
[; ;pic18f26k22.h: 10868: extern volatile SP1BRGHbits_t SP1BRGHbits @ 0xFB0;
[; ;pic18f26k22.h: 10882: extern volatile unsigned char T3CON @ 0xFB1;
"10884
[; ;pic18f26k22.h: 10884: asm("T3CON equ 0FB1h");
[; <" T3CON equ 0FB1h ;# ">
[; ;pic18f26k22.h: 10887: typedef union {
[; ;pic18f26k22.h: 10888: struct {
[; ;pic18f26k22.h: 10889: unsigned :2;
[; ;pic18f26k22.h: 10890: unsigned NOT_T3SYNC :1;
[; ;pic18f26k22.h: 10891: };
[; ;pic18f26k22.h: 10892: struct {
[; ;pic18f26k22.h: 10893: unsigned TMR3ON :1;
[; ;pic18f26k22.h: 10894: unsigned T3RD16 :1;
[; ;pic18f26k22.h: 10895: unsigned nT3SYNC :1;
[; ;pic18f26k22.h: 10896: unsigned T3SOSCEN :1;
[; ;pic18f26k22.h: 10897: unsigned T3CKPS :2;
[; ;pic18f26k22.h: 10898: unsigned TMR3CS :2;
[; ;pic18f26k22.h: 10899: };
[; ;pic18f26k22.h: 10900: struct {
[; ;pic18f26k22.h: 10901: unsigned :3;
[; ;pic18f26k22.h: 10902: unsigned T3OSCEN :1;
[; ;pic18f26k22.h: 10903: unsigned T3CKPS0 :1;
[; ;pic18f26k22.h: 10904: unsigned T3CKPS1 :1;
[; ;pic18f26k22.h: 10905: unsigned TMR3CS0 :1;
[; ;pic18f26k22.h: 10906: unsigned TMR3CS1 :1;
[; ;pic18f26k22.h: 10907: };
[; ;pic18f26k22.h: 10908: struct {
[; ;pic18f26k22.h: 10909: unsigned :7;
[; ;pic18f26k22.h: 10910: unsigned RD163 :1;
[; ;pic18f26k22.h: 10911: };
[; ;pic18f26k22.h: 10912: struct {
[; ;pic18f26k22.h: 10913: unsigned :3;
[; ;pic18f26k22.h: 10914: unsigned SOSCEN3 :1;
[; ;pic18f26k22.h: 10915: };
[; ;pic18f26k22.h: 10916: } T3CONbits_t;
[; ;pic18f26k22.h: 10917: extern volatile T3CONbits_t T3CONbits @ 0xFB1;
[; ;pic18f26k22.h: 10991: extern volatile unsigned short TMR3 @ 0xFB2;
"10993
[; ;pic18f26k22.h: 10993: asm("TMR3 equ 0FB2h");
[; <" TMR3 equ 0FB2h ;# ">
[; ;pic18f26k22.h: 10997: extern volatile unsigned char TMR3L @ 0xFB2;
"10999
[; ;pic18f26k22.h: 10999: asm("TMR3L equ 0FB2h");
[; <" TMR3L equ 0FB2h ;# ">
[; ;pic18f26k22.h: 11002: typedef union {
[; ;pic18f26k22.h: 11003: struct {
[; ;pic18f26k22.h: 11004: unsigned TMR3L :8;
[; ;pic18f26k22.h: 11005: };
[; ;pic18f26k22.h: 11006: } TMR3Lbits_t;
[; ;pic18f26k22.h: 11007: extern volatile TMR3Lbits_t TMR3Lbits @ 0xFB2;
[; ;pic18f26k22.h: 11016: extern volatile unsigned char TMR3H @ 0xFB3;
"11018
[; ;pic18f26k22.h: 11018: asm("TMR3H equ 0FB3h");
[; <" TMR3H equ 0FB3h ;# ">
[; ;pic18f26k22.h: 11021: typedef union {
[; ;pic18f26k22.h: 11022: struct {
[; ;pic18f26k22.h: 11023: unsigned TMR3H :8;
[; ;pic18f26k22.h: 11024: };
[; ;pic18f26k22.h: 11025: } TMR3Hbits_t;
[; ;pic18f26k22.h: 11026: extern volatile TMR3Hbits_t TMR3Hbits @ 0xFB3;
[; ;pic18f26k22.h: 11035: extern volatile unsigned char T3GCON @ 0xFB4;
"11037
[; ;pic18f26k22.h: 11037: asm("T3GCON equ 0FB4h");
[; <" T3GCON equ 0FB4h ;# ">
[; ;pic18f26k22.h: 11040: typedef union {
[; ;pic18f26k22.h: 11041: struct {
[; ;pic18f26k22.h: 11042: unsigned :3;
[; ;pic18f26k22.h: 11043: unsigned T3GGO_NOT_DONE :1;
[; ;pic18f26k22.h: 11044: };
[; ;pic18f26k22.h: 11045: struct {
[; ;pic18f26k22.h: 11046: unsigned T3GSS :2;
[; ;pic18f26k22.h: 11047: unsigned T3GVAL :1;
[; ;pic18f26k22.h: 11048: unsigned T3GGO_nDONE :1;
[; ;pic18f26k22.h: 11049: unsigned T3GSPM :1;
[; ;pic18f26k22.h: 11050: unsigned T3GTM :1;
[; ;pic18f26k22.h: 11051: unsigned T3GPOL :1;
[; ;pic18f26k22.h: 11052: unsigned TMR3GE :1;
[; ;pic18f26k22.h: 11053: };
[; ;pic18f26k22.h: 11054: struct {
[; ;pic18f26k22.h: 11055: unsigned T3GSS0 :1;
[; ;pic18f26k22.h: 11056: unsigned T3GSS1 :1;
[; ;pic18f26k22.h: 11057: unsigned :1;
[; ;pic18f26k22.h: 11058: unsigned T3G_DONE :1;
[; ;pic18f26k22.h: 11059: };
[; ;pic18f26k22.h: 11060: struct {
[; ;pic18f26k22.h: 11061: unsigned :3;
[; ;pic18f26k22.h: 11062: unsigned T3GGO :1;
[; ;pic18f26k22.h: 11063: };
[; ;pic18f26k22.h: 11064: } T3GCONbits_t;
[; ;pic18f26k22.h: 11065: extern volatile T3GCONbits_t T3GCONbits @ 0xFB4;
[; ;pic18f26k22.h: 11129: extern volatile unsigned char ECCP1AS @ 0xFB6;
"11131
[; ;pic18f26k22.h: 11131: asm("ECCP1AS equ 0FB6h");
[; <" ECCP1AS equ 0FB6h ;# ">
[; ;pic18f26k22.h: 11134: extern volatile unsigned char ECCPAS @ 0xFB6;
"11136
[; ;pic18f26k22.h: 11136: asm("ECCPAS equ 0FB6h");
[; <" ECCPAS equ 0FB6h ;# ">
[; ;pic18f26k22.h: 11139: typedef union {
[; ;pic18f26k22.h: 11140: struct {
[; ;pic18f26k22.h: 11141: unsigned P1SSBD :2;
[; ;pic18f26k22.h: 11142: unsigned P1SSAC :2;
[; ;pic18f26k22.h: 11143: unsigned CCP1AS :3;
[; ;pic18f26k22.h: 11144: unsigned CCP1ASE :1;
[; ;pic18f26k22.h: 11145: };
[; ;pic18f26k22.h: 11146: struct {
[; ;pic18f26k22.h: 11147: unsigned P1SSBD0 :1;
[; ;pic18f26k22.h: 11148: unsigned P1SSBD1 :1;
[; ;pic18f26k22.h: 11149: unsigned P1SSAC0 :1;
[; ;pic18f26k22.h: 11150: unsigned P1SSAC1 :1;
[; ;pic18f26k22.h: 11151: unsigned CCP1AS0 :1;
[; ;pic18f26k22.h: 11152: unsigned CCP1AS1 :1;
[; ;pic18f26k22.h: 11153: unsigned CCP1AS2 :1;
[; ;pic18f26k22.h: 11154: };
[; ;pic18f26k22.h: 11155: struct {
[; ;pic18f26k22.h: 11156: unsigned PSS1BD :2;
[; ;pic18f26k22.h: 11157: unsigned PSS1AC :2;
[; ;pic18f26k22.h: 11158: };
[; ;pic18f26k22.h: 11159: struct {
[; ;pic18f26k22.h: 11160: unsigned PSS1BD0 :1;
[; ;pic18f26k22.h: 11161: unsigned PSS1BD1 :1;
[; ;pic18f26k22.h: 11162: unsigned PSS1AC0 :1;
[; ;pic18f26k22.h: 11163: unsigned PSS1AC1 :1;
[; ;pic18f26k22.h: 11164: };
[; ;pic18f26k22.h: 11165: struct {
[; ;pic18f26k22.h: 11166: unsigned PSSBD :2;
[; ;pic18f26k22.h: 11167: unsigned PSSAC :2;
[; ;pic18f26k22.h: 11168: unsigned ECCPAS :3;
[; ;pic18f26k22.h: 11169: unsigned ECCPASE :1;
[; ;pic18f26k22.h: 11170: };
[; ;pic18f26k22.h: 11171: struct {
[; ;pic18f26k22.h: 11172: unsigned PSSBD0 :1;
[; ;pic18f26k22.h: 11173: unsigned PSSBD1 :1;
[; ;pic18f26k22.h: 11174: unsigned PSSAC0 :1;
[; ;pic18f26k22.h: 11175: unsigned PSSAC1 :1;
[; ;pic18f26k22.h: 11176: unsigned ECCPAS0 :1;
[; ;pic18f26k22.h: 11177: unsigned ECCPAS1 :1;
[; ;pic18f26k22.h: 11178: unsigned ECCPAS2 :1;
[; ;pic18f26k22.h: 11179: };
[; ;pic18f26k22.h: 11180: } ECCP1ASbits_t;
[; ;pic18f26k22.h: 11181: extern volatile ECCP1ASbits_t ECCP1ASbits @ 0xFB6;
[; ;pic18f26k22.h: 11324: typedef union {
[; ;pic18f26k22.h: 11325: struct {
[; ;pic18f26k22.h: 11326: unsigned P1SSBD :2;
[; ;pic18f26k22.h: 11327: unsigned P1SSAC :2;
[; ;pic18f26k22.h: 11328: unsigned CCP1AS :3;
[; ;pic18f26k22.h: 11329: unsigned CCP1ASE :1;
[; ;pic18f26k22.h: 11330: };
[; ;pic18f26k22.h: 11331: struct {
[; ;pic18f26k22.h: 11332: unsigned P1SSBD0 :1;
[; ;pic18f26k22.h: 11333: unsigned P1SSBD1 :1;
[; ;pic18f26k22.h: 11334: unsigned P1SSAC0 :1;
[; ;pic18f26k22.h: 11335: unsigned P1SSAC1 :1;
[; ;pic18f26k22.h: 11336: unsigned CCP1AS0 :1;
[; ;pic18f26k22.h: 11337: unsigned CCP1AS1 :1;
[; ;pic18f26k22.h: 11338: unsigned CCP1AS2 :1;
[; ;pic18f26k22.h: 11339: };
[; ;pic18f26k22.h: 11340: struct {
[; ;pic18f26k22.h: 11341: unsigned PSS1BD :2;
[; ;pic18f26k22.h: 11342: unsigned PSS1AC :2;
[; ;pic18f26k22.h: 11343: };
[; ;pic18f26k22.h: 11344: struct {
[; ;pic18f26k22.h: 11345: unsigned PSS1BD0 :1;
[; ;pic18f26k22.h: 11346: unsigned PSS1BD1 :1;
[; ;pic18f26k22.h: 11347: unsigned PSS1AC0 :1;
[; ;pic18f26k22.h: 11348: unsigned PSS1AC1 :1;
[; ;pic18f26k22.h: 11349: };
[; ;pic18f26k22.h: 11350: struct {
[; ;pic18f26k22.h: 11351: unsigned PSSBD :2;
[; ;pic18f26k22.h: 11352: unsigned PSSAC :2;
[; ;pic18f26k22.h: 11353: unsigned ECCPAS :3;
[; ;pic18f26k22.h: 11354: unsigned ECCPASE :1;
[; ;pic18f26k22.h: 11355: };
[; ;pic18f26k22.h: 11356: struct {
[; ;pic18f26k22.h: 11357: unsigned PSSBD0 :1;
[; ;pic18f26k22.h: 11358: unsigned PSSBD1 :1;
[; ;pic18f26k22.h: 11359: unsigned PSSAC0 :1;
[; ;pic18f26k22.h: 11360: unsigned PSSAC1 :1;
[; ;pic18f26k22.h: 11361: unsigned ECCPAS0 :1;
[; ;pic18f26k22.h: 11362: unsigned ECCPAS1 :1;
[; ;pic18f26k22.h: 11363: unsigned ECCPAS2 :1;
[; ;pic18f26k22.h: 11364: };
[; ;pic18f26k22.h: 11365: } ECCPASbits_t;
[; ;pic18f26k22.h: 11366: extern volatile ECCPASbits_t ECCPASbits @ 0xFB6;
[; ;pic18f26k22.h: 11510: extern volatile unsigned char PWM1CON @ 0xFB7;
"11512
[; ;pic18f26k22.h: 11512: asm("PWM1CON equ 0FB7h");
[; <" PWM1CON equ 0FB7h ;# ">
[; ;pic18f26k22.h: 11515: extern volatile unsigned char PWMCON @ 0xFB7;
"11517
[; ;pic18f26k22.h: 11517: asm("PWMCON equ 0FB7h");
[; <" PWMCON equ 0FB7h ;# ">
[; ;pic18f26k22.h: 11520: typedef union {
[; ;pic18f26k22.h: 11521: struct {
[; ;pic18f26k22.h: 11522: unsigned P1DC :7;
[; ;pic18f26k22.h: 11523: unsigned P1RSEN :1;
[; ;pic18f26k22.h: 11524: };
[; ;pic18f26k22.h: 11525: struct {
[; ;pic18f26k22.h: 11526: unsigned P1DC0 :1;
[; ;pic18f26k22.h: 11527: unsigned P1DC1 :1;
[; ;pic18f26k22.h: 11528: unsigned P1DC2 :1;
[; ;pic18f26k22.h: 11529: unsigned P1DC3 :1;
[; ;pic18f26k22.h: 11530: unsigned P1DC4 :1;
[; ;pic18f26k22.h: 11531: unsigned P1DC5 :1;
[; ;pic18f26k22.h: 11532: unsigned P1DC6 :1;
[; ;pic18f26k22.h: 11533: };
[; ;pic18f26k22.h: 11534: struct {
[; ;pic18f26k22.h: 11535: unsigned PDC :7;
[; ;pic18f26k22.h: 11536: unsigned PRSEN :1;
[; ;pic18f26k22.h: 11537: };
[; ;pic18f26k22.h: 11538: struct {
[; ;pic18f26k22.h: 11539: unsigned PDC0 :1;
[; ;pic18f26k22.h: 11540: unsigned PDC1 :1;
[; ;pic18f26k22.h: 11541: unsigned PDC2 :1;
[; ;pic18f26k22.h: 11542: unsigned PDC3 :1;
[; ;pic18f26k22.h: 11543: unsigned PDC4 :1;
[; ;pic18f26k22.h: 11544: unsigned PDC5 :1;
[; ;pic18f26k22.h: 11545: unsigned PDC6 :1;
[; ;pic18f26k22.h: 11546: };
[; ;pic18f26k22.h: 11547: } PWM1CONbits_t;
[; ;pic18f26k22.h: 11548: extern volatile PWM1CONbits_t PWM1CONbits @ 0xFB7;
[; ;pic18f26k22.h: 11641: typedef union {
[; ;pic18f26k22.h: 11642: struct {
[; ;pic18f26k22.h: 11643: unsigned P1DC :7;
[; ;pic18f26k22.h: 11644: unsigned P1RSEN :1;
[; ;pic18f26k22.h: 11645: };
[; ;pic18f26k22.h: 11646: struct {
[; ;pic18f26k22.h: 11647: unsigned P1DC0 :1;
[; ;pic18f26k22.h: 11648: unsigned P1DC1 :1;
[; ;pic18f26k22.h: 11649: unsigned P1DC2 :1;
[; ;pic18f26k22.h: 11650: unsigned P1DC3 :1;
[; ;pic18f26k22.h: 11651: unsigned P1DC4 :1;
[; ;pic18f26k22.h: 11652: unsigned P1DC5 :1;
[; ;pic18f26k22.h: 11653: unsigned P1DC6 :1;
[; ;pic18f26k22.h: 11654: };
[; ;pic18f26k22.h: 11655: struct {
[; ;pic18f26k22.h: 11656: unsigned PDC :7;
[; ;pic18f26k22.h: 11657: unsigned PRSEN :1;
[; ;pic18f26k22.h: 11658: };
[; ;pic18f26k22.h: 11659: struct {
[; ;pic18f26k22.h: 11660: unsigned PDC0 :1;
[; ;pic18f26k22.h: 11661: unsigned PDC1 :1;
[; ;pic18f26k22.h: 11662: unsigned PDC2 :1;
[; ;pic18f26k22.h: 11663: unsigned PDC3 :1;
[; ;pic18f26k22.h: 11664: unsigned PDC4 :1;
[; ;pic18f26k22.h: 11665: unsigned PDC5 :1;
[; ;pic18f26k22.h: 11666: unsigned PDC6 :1;
[; ;pic18f26k22.h: 11667: };
[; ;pic18f26k22.h: 11668: } PWMCONbits_t;
[; ;pic18f26k22.h: 11669: extern volatile PWMCONbits_t PWMCONbits @ 0xFB7;
[; ;pic18f26k22.h: 11763: extern volatile unsigned char BAUDCON1 @ 0xFB8;
"11765
[; ;pic18f26k22.h: 11765: asm("BAUDCON1 equ 0FB8h");
[; <" BAUDCON1 equ 0FB8h ;# ">
[; ;pic18f26k22.h: 11768: extern volatile unsigned char BAUDCON @ 0xFB8;
"11770
[; ;pic18f26k22.h: 11770: asm("BAUDCON equ 0FB8h");
[; <" BAUDCON equ 0FB8h ;# ">
[; ;pic18f26k22.h: 11772: extern volatile unsigned char BAUDCTL @ 0xFB8;
"11774
[; ;pic18f26k22.h: 11774: asm("BAUDCTL equ 0FB8h");
[; <" BAUDCTL equ 0FB8h ;# ">
[; ;pic18f26k22.h: 11776: extern volatile unsigned char BAUD1CON @ 0xFB8;
"11778
[; ;pic18f26k22.h: 11778: asm("BAUD1CON equ 0FB8h");
[; <" BAUD1CON equ 0FB8h ;# ">
[; ;pic18f26k22.h: 11781: typedef union {
[; ;pic18f26k22.h: 11782: struct {
[; ;pic18f26k22.h: 11783: unsigned ABDEN :1;
[; ;pic18f26k22.h: 11784: unsigned WUE :1;
[; ;pic18f26k22.h: 11785: unsigned :1;
[; ;pic18f26k22.h: 11786: unsigned BRG16 :1;
[; ;pic18f26k22.h: 11787: unsigned CKTXP :1;
[; ;pic18f26k22.h: 11788: unsigned DTRXP :1;
[; ;pic18f26k22.h: 11789: unsigned RCIDL :1;
[; ;pic18f26k22.h: 11790: unsigned ABDOVF :1;
[; ;pic18f26k22.h: 11791: };
[; ;pic18f26k22.h: 11792: struct {
[; ;pic18f26k22.h: 11793: unsigned :4;
[; ;pic18f26k22.h: 11794: unsigned SCKP :1;
[; ;pic18f26k22.h: 11795: };
[; ;pic18f26k22.h: 11796: struct {
[; ;pic18f26k22.h: 11797: unsigned ABDEN1 :1;
[; ;pic18f26k22.h: 11798: };
[; ;pic18f26k22.h: 11799: struct {
[; ;pic18f26k22.h: 11800: unsigned :7;
[; ;pic18f26k22.h: 11801: unsigned ABDOVF1 :1;
[; ;pic18f26k22.h: 11802: };
[; ;pic18f26k22.h: 11803: struct {
[; ;pic18f26k22.h: 11804: unsigned :3;
[; ;pic18f26k22.h: 11805: unsigned BRG161 :1;
[; ;pic18f26k22.h: 11806: };
[; ;pic18f26k22.h: 11807: struct {
[; ;pic18f26k22.h: 11808: unsigned :5;
[; ;pic18f26k22.h: 11809: unsigned DTRXP1 :1;
[; ;pic18f26k22.h: 11810: };
[; ;pic18f26k22.h: 11811: struct {
[; ;pic18f26k22.h: 11812: unsigned :6;
[; ;pic18f26k22.h: 11813: unsigned RCIDL1 :1;
[; ;pic18f26k22.h: 11814: };
[; ;pic18f26k22.h: 11815: struct {
[; ;pic18f26k22.h: 11816: unsigned :6;
[; ;pic18f26k22.h: 11817: unsigned RCMT :1;
[; ;pic18f26k22.h: 11818: };
[; ;pic18f26k22.h: 11819: struct {
[; ;pic18f26k22.h: 11820: unsigned :6;
[; ;pic18f26k22.h: 11821: unsigned RCMT1 :1;
[; ;pic18f26k22.h: 11822: };
[; ;pic18f26k22.h: 11823: struct {
[; ;pic18f26k22.h: 11824: unsigned :5;
[; ;pic18f26k22.h: 11825: unsigned RXDTP :1;
[; ;pic18f26k22.h: 11826: };
[; ;pic18f26k22.h: 11827: struct {
[; ;pic18f26k22.h: 11828: unsigned :5;
[; ;pic18f26k22.h: 11829: unsigned RXDTP1 :1;
[; ;pic18f26k22.h: 11830: };
[; ;pic18f26k22.h: 11831: struct {
[; ;pic18f26k22.h: 11832: unsigned :4;
[; ;pic18f26k22.h: 11833: unsigned SCKP1 :1;
[; ;pic18f26k22.h: 11834: };
[; ;pic18f26k22.h: 11835: struct {
[; ;pic18f26k22.h: 11836: unsigned :4;
[; ;pic18f26k22.h: 11837: unsigned TXCKP :1;
[; ;pic18f26k22.h: 11838: };
[; ;pic18f26k22.h: 11839: struct {
[; ;pic18f26k22.h: 11840: unsigned :4;
[; ;pic18f26k22.h: 11841: unsigned TXCKP1 :1;
[; ;pic18f26k22.h: 11842: };
[; ;pic18f26k22.h: 11843: struct {
[; ;pic18f26k22.h: 11844: unsigned :1;
[; ;pic18f26k22.h: 11845: unsigned WUE1 :1;
[; ;pic18f26k22.h: 11846: };
[; ;pic18f26k22.h: 11847: struct {
[; ;pic18f26k22.h: 11848: unsigned :5;
[; ;pic18f26k22.h: 11849: unsigned RXCKP :1;
[; ;pic18f26k22.h: 11850: };
[; ;pic18f26k22.h: 11851: struct {
[; ;pic18f26k22.h: 11852: unsigned :1;
[; ;pic18f26k22.h: 11853: unsigned W4E :1;
[; ;pic18f26k22.h: 11854: };
[; ;pic18f26k22.h: 11855: } BAUDCON1bits_t;
[; ;pic18f26k22.h: 11856: extern volatile BAUDCON1bits_t BAUDCON1bits @ 0xFB8;
[; ;pic18f26k22.h: 11974: typedef union {
[; ;pic18f26k22.h: 11975: struct {
[; ;pic18f26k22.h: 11976: unsigned ABDEN :1;
[; ;pic18f26k22.h: 11977: unsigned WUE :1;
[; ;pic18f26k22.h: 11978: unsigned :1;
[; ;pic18f26k22.h: 11979: unsigned BRG16 :1;
[; ;pic18f26k22.h: 11980: unsigned CKTXP :1;
[; ;pic18f26k22.h: 11981: unsigned DTRXP :1;
[; ;pic18f26k22.h: 11982: unsigned RCIDL :1;
[; ;pic18f26k22.h: 11983: unsigned ABDOVF :1;
[; ;pic18f26k22.h: 11984: };
[; ;pic18f26k22.h: 11985: struct {
[; ;pic18f26k22.h: 11986: unsigned :4;
[; ;pic18f26k22.h: 11987: unsigned SCKP :1;
[; ;pic18f26k22.h: 11988: };
[; ;pic18f26k22.h: 11989: struct {
[; ;pic18f26k22.h: 11990: unsigned ABDEN1 :1;
[; ;pic18f26k22.h: 11991: };
[; ;pic18f26k22.h: 11992: struct {
[; ;pic18f26k22.h: 11993: unsigned :7;
[; ;pic18f26k22.h: 11994: unsigned ABDOVF1 :1;
[; ;pic18f26k22.h: 11995: };
[; ;pic18f26k22.h: 11996: struct {
[; ;pic18f26k22.h: 11997: unsigned :3;
[; ;pic18f26k22.h: 11998: unsigned BRG161 :1;
[; ;pic18f26k22.h: 11999: };
[; ;pic18f26k22.h: 12000: struct {
[; ;pic18f26k22.h: 12001: unsigned :5;
[; ;pic18f26k22.h: 12002: unsigned DTRXP1 :1;
[; ;pic18f26k22.h: 12003: };
[; ;pic18f26k22.h: 12004: struct {
[; ;pic18f26k22.h: 12005: unsigned :6;
[; ;pic18f26k22.h: 12006: unsigned RCIDL1 :1;
[; ;pic18f26k22.h: 12007: };
[; ;pic18f26k22.h: 12008: struct {
[; ;pic18f26k22.h: 12009: unsigned :6;
[; ;pic18f26k22.h: 12010: unsigned RCMT :1;
[; ;pic18f26k22.h: 12011: };
[; ;pic18f26k22.h: 12012: struct {
[; ;pic18f26k22.h: 12013: unsigned :6;
[; ;pic18f26k22.h: 12014: unsigned RCMT1 :1;
[; ;pic18f26k22.h: 12015: };
[; ;pic18f26k22.h: 12016: struct {
[; ;pic18f26k22.h: 12017: unsigned :5;
[; ;pic18f26k22.h: 12018: unsigned RXDTP :1;
[; ;pic18f26k22.h: 12019: };
[; ;pic18f26k22.h: 12020: struct {
[; ;pic18f26k22.h: 12021: unsigned :5;
[; ;pic18f26k22.h: 12022: unsigned RXDTP1 :1;
[; ;pic18f26k22.h: 12023: };
[; ;pic18f26k22.h: 12024: struct {
[; ;pic18f26k22.h: 12025: unsigned :4;
[; ;pic18f26k22.h: 12026: unsigned SCKP1 :1;
[; ;pic18f26k22.h: 12027: };
[; ;pic18f26k22.h: 12028: struct {
[; ;pic18f26k22.h: 12029: unsigned :4;
[; ;pic18f26k22.h: 12030: unsigned TXCKP :1;
[; ;pic18f26k22.h: 12031: };
[; ;pic18f26k22.h: 12032: struct {
[; ;pic18f26k22.h: 12033: unsigned :4;
[; ;pic18f26k22.h: 12034: unsigned TXCKP1 :1;
[; ;pic18f26k22.h: 12035: };
[; ;pic18f26k22.h: 12036: struct {
[; ;pic18f26k22.h: 12037: unsigned :1;
[; ;pic18f26k22.h: 12038: unsigned WUE1 :1;
[; ;pic18f26k22.h: 12039: };
[; ;pic18f26k22.h: 12040: struct {
[; ;pic18f26k22.h: 12041: unsigned :5;
[; ;pic18f26k22.h: 12042: unsigned RXCKP :1;
[; ;pic18f26k22.h: 12043: };
[; ;pic18f26k22.h: 12044: struct {
[; ;pic18f26k22.h: 12045: unsigned :1;
[; ;pic18f26k22.h: 12046: unsigned W4E :1;
[; ;pic18f26k22.h: 12047: };
[; ;pic18f26k22.h: 12048: } BAUDCONbits_t;
[; ;pic18f26k22.h: 12049: extern volatile BAUDCONbits_t BAUDCONbits @ 0xFB8;
[; ;pic18f26k22.h: 12166: typedef union {
[; ;pic18f26k22.h: 12167: struct {
[; ;pic18f26k22.h: 12168: unsigned ABDEN :1;
[; ;pic18f26k22.h: 12169: unsigned WUE :1;
[; ;pic18f26k22.h: 12170: unsigned :1;
[; ;pic18f26k22.h: 12171: unsigned BRG16 :1;
[; ;pic18f26k22.h: 12172: unsigned CKTXP :1;
[; ;pic18f26k22.h: 12173: unsigned DTRXP :1;
[; ;pic18f26k22.h: 12174: unsigned RCIDL :1;
[; ;pic18f26k22.h: 12175: unsigned ABDOVF :1;
[; ;pic18f26k22.h: 12176: };
[; ;pic18f26k22.h: 12177: struct {
[; ;pic18f26k22.h: 12178: unsigned :4;
[; ;pic18f26k22.h: 12179: unsigned SCKP :1;
[; ;pic18f26k22.h: 12180: };
[; ;pic18f26k22.h: 12181: struct {
[; ;pic18f26k22.h: 12182: unsigned ABDEN1 :1;
[; ;pic18f26k22.h: 12183: };
[; ;pic18f26k22.h: 12184: struct {
[; ;pic18f26k22.h: 12185: unsigned :7;
[; ;pic18f26k22.h: 12186: unsigned ABDOVF1 :1;
[; ;pic18f26k22.h: 12187: };
[; ;pic18f26k22.h: 12188: struct {
[; ;pic18f26k22.h: 12189: unsigned :3;
[; ;pic18f26k22.h: 12190: unsigned BRG161 :1;
[; ;pic18f26k22.h: 12191: };
[; ;pic18f26k22.h: 12192: struct {
[; ;pic18f26k22.h: 12193: unsigned :5;
[; ;pic18f26k22.h: 12194: unsigned DTRXP1 :1;
[; ;pic18f26k22.h: 12195: };
[; ;pic18f26k22.h: 12196: struct {
[; ;pic18f26k22.h: 12197: unsigned :6;
[; ;pic18f26k22.h: 12198: unsigned RCIDL1 :1;
[; ;pic18f26k22.h: 12199: };
[; ;pic18f26k22.h: 12200: struct {
[; ;pic18f26k22.h: 12201: unsigned :6;
[; ;pic18f26k22.h: 12202: unsigned RCMT :1;
[; ;pic18f26k22.h: 12203: };
[; ;pic18f26k22.h: 12204: struct {
[; ;pic18f26k22.h: 12205: unsigned :6;
[; ;pic18f26k22.h: 12206: unsigned RCMT1 :1;
[; ;pic18f26k22.h: 12207: };
[; ;pic18f26k22.h: 12208: struct {
[; ;pic18f26k22.h: 12209: unsigned :5;
[; ;pic18f26k22.h: 12210: unsigned RXDTP :1;
[; ;pic18f26k22.h: 12211: };
[; ;pic18f26k22.h: 12212: struct {
[; ;pic18f26k22.h: 12213: unsigned :5;
[; ;pic18f26k22.h: 12214: unsigned RXDTP1 :1;
[; ;pic18f26k22.h: 12215: };
[; ;pic18f26k22.h: 12216: struct {
[; ;pic18f26k22.h: 12217: unsigned :4;
[; ;pic18f26k22.h: 12218: unsigned SCKP1 :1;
[; ;pic18f26k22.h: 12219: };
[; ;pic18f26k22.h: 12220: struct {
[; ;pic18f26k22.h: 12221: unsigned :4;
[; ;pic18f26k22.h: 12222: unsigned TXCKP :1;
[; ;pic18f26k22.h: 12223: };
[; ;pic18f26k22.h: 12224: struct {
[; ;pic18f26k22.h: 12225: unsigned :4;
[; ;pic18f26k22.h: 12226: unsigned TXCKP1 :1;
[; ;pic18f26k22.h: 12227: };
[; ;pic18f26k22.h: 12228: struct {
[; ;pic18f26k22.h: 12229: unsigned :1;
[; ;pic18f26k22.h: 12230: unsigned WUE1 :1;
[; ;pic18f26k22.h: 12231: };
[; ;pic18f26k22.h: 12232: struct {
[; ;pic18f26k22.h: 12233: unsigned :5;
[; ;pic18f26k22.h: 12234: unsigned RXCKP :1;
[; ;pic18f26k22.h: 12235: };
[; ;pic18f26k22.h: 12236: struct {
[; ;pic18f26k22.h: 12237: unsigned :1;
[; ;pic18f26k22.h: 12238: unsigned W4E :1;
[; ;pic18f26k22.h: 12239: };
[; ;pic18f26k22.h: 12240: } BAUDCTLbits_t;
[; ;pic18f26k22.h: 12241: extern volatile BAUDCTLbits_t BAUDCTLbits @ 0xFB8;
[; ;pic18f26k22.h: 12358: typedef union {
[; ;pic18f26k22.h: 12359: struct {
[; ;pic18f26k22.h: 12360: unsigned ABDEN :1;
[; ;pic18f26k22.h: 12361: unsigned WUE :1;
[; ;pic18f26k22.h: 12362: unsigned :1;
[; ;pic18f26k22.h: 12363: unsigned BRG16 :1;
[; ;pic18f26k22.h: 12364: unsigned CKTXP :1;
[; ;pic18f26k22.h: 12365: unsigned DTRXP :1;
[; ;pic18f26k22.h: 12366: unsigned RCIDL :1;
[; ;pic18f26k22.h: 12367: unsigned ABDOVF :1;
[; ;pic18f26k22.h: 12368: };
[; ;pic18f26k22.h: 12369: struct {
[; ;pic18f26k22.h: 12370: unsigned :4;
[; ;pic18f26k22.h: 12371: unsigned SCKP :1;
[; ;pic18f26k22.h: 12372: };
[; ;pic18f26k22.h: 12373: struct {
[; ;pic18f26k22.h: 12374: unsigned ABDEN1 :1;
[; ;pic18f26k22.h: 12375: };
[; ;pic18f26k22.h: 12376: struct {
[; ;pic18f26k22.h: 12377: unsigned :7;
[; ;pic18f26k22.h: 12378: unsigned ABDOVF1 :1;
[; ;pic18f26k22.h: 12379: };
[; ;pic18f26k22.h: 12380: struct {
[; ;pic18f26k22.h: 12381: unsigned :3;
[; ;pic18f26k22.h: 12382: unsigned BRG161 :1;
[; ;pic18f26k22.h: 12383: };
[; ;pic18f26k22.h: 12384: struct {
[; ;pic18f26k22.h: 12385: unsigned :5;
[; ;pic18f26k22.h: 12386: unsigned DTRXP1 :1;
[; ;pic18f26k22.h: 12387: };
[; ;pic18f26k22.h: 12388: struct {
[; ;pic18f26k22.h: 12389: unsigned :6;
[; ;pic18f26k22.h: 12390: unsigned RCIDL1 :1;
[; ;pic18f26k22.h: 12391: };
[; ;pic18f26k22.h: 12392: struct {
[; ;pic18f26k22.h: 12393: unsigned :6;
[; ;pic18f26k22.h: 12394: unsigned RCMT :1;
[; ;pic18f26k22.h: 12395: };
[; ;pic18f26k22.h: 12396: struct {
[; ;pic18f26k22.h: 12397: unsigned :6;
[; ;pic18f26k22.h: 12398: unsigned RCMT1 :1;
[; ;pic18f26k22.h: 12399: };
[; ;pic18f26k22.h: 12400: struct {
[; ;pic18f26k22.h: 12401: unsigned :5;
[; ;pic18f26k22.h: 12402: unsigned RXDTP :1;
[; ;pic18f26k22.h: 12403: };
[; ;pic18f26k22.h: 12404: struct {
[; ;pic18f26k22.h: 12405: unsigned :5;
[; ;pic18f26k22.h: 12406: unsigned RXDTP1 :1;
[; ;pic18f26k22.h: 12407: };
[; ;pic18f26k22.h: 12408: struct {
[; ;pic18f26k22.h: 12409: unsigned :4;
[; ;pic18f26k22.h: 12410: unsigned SCKP1 :1;
[; ;pic18f26k22.h: 12411: };
[; ;pic18f26k22.h: 12412: struct {
[; ;pic18f26k22.h: 12413: unsigned :4;
[; ;pic18f26k22.h: 12414: unsigned TXCKP :1;
[; ;pic18f26k22.h: 12415: };
[; ;pic18f26k22.h: 12416: struct {
[; ;pic18f26k22.h: 12417: unsigned :4;
[; ;pic18f26k22.h: 12418: unsigned TXCKP1 :1;
[; ;pic18f26k22.h: 12419: };
[; ;pic18f26k22.h: 12420: struct {
[; ;pic18f26k22.h: 12421: unsigned :1;
[; ;pic18f26k22.h: 12422: unsigned WUE1 :1;
[; ;pic18f26k22.h: 12423: };
[; ;pic18f26k22.h: 12424: struct {
[; ;pic18f26k22.h: 12425: unsigned :5;
[; ;pic18f26k22.h: 12426: unsigned RXCKP :1;
[; ;pic18f26k22.h: 12427: };
[; ;pic18f26k22.h: 12428: struct {
[; ;pic18f26k22.h: 12429: unsigned :1;
[; ;pic18f26k22.h: 12430: unsigned W4E :1;
[; ;pic18f26k22.h: 12431: };
[; ;pic18f26k22.h: 12432: } BAUD1CONbits_t;
[; ;pic18f26k22.h: 12433: extern volatile BAUD1CONbits_t BAUD1CONbits @ 0xFB8;
[; ;pic18f26k22.h: 12552: extern volatile unsigned char PSTR1CON @ 0xFB9;
"12554
[; ;pic18f26k22.h: 12554: asm("PSTR1CON equ 0FB9h");
[; <" PSTR1CON equ 0FB9h ;# ">
[; ;pic18f26k22.h: 12557: extern volatile unsigned char PSTRCON @ 0xFB9;
"12559
[; ;pic18f26k22.h: 12559: asm("PSTRCON equ 0FB9h");
[; <" PSTRCON equ 0FB9h ;# ">
[; ;pic18f26k22.h: 12562: typedef union {
[; ;pic18f26k22.h: 12563: struct {
[; ;pic18f26k22.h: 12564: unsigned STR1A :1;
[; ;pic18f26k22.h: 12565: unsigned STR1B :1;
[; ;pic18f26k22.h: 12566: unsigned STR1C :1;
[; ;pic18f26k22.h: 12567: unsigned STR1D :1;
[; ;pic18f26k22.h: 12568: unsigned STR1SYNC :1;
[; ;pic18f26k22.h: 12569: };
[; ;pic18f26k22.h: 12570: struct {
[; ;pic18f26k22.h: 12571: unsigned STRA :1;
[; ;pic18f26k22.h: 12572: };
[; ;pic18f26k22.h: 12573: struct {
[; ;pic18f26k22.h: 12574: unsigned :1;
[; ;pic18f26k22.h: 12575: unsigned STRB :1;
[; ;pic18f26k22.h: 12576: };
[; ;pic18f26k22.h: 12577: struct {
[; ;pic18f26k22.h: 12578: unsigned :2;
[; ;pic18f26k22.h: 12579: unsigned STRC :1;
[; ;pic18f26k22.h: 12580: };
[; ;pic18f26k22.h: 12581: struct {
[; ;pic18f26k22.h: 12582: unsigned :3;
[; ;pic18f26k22.h: 12583: unsigned STRD :1;
[; ;pic18f26k22.h: 12584: };
[; ;pic18f26k22.h: 12585: struct {
[; ;pic18f26k22.h: 12586: unsigned :4;
[; ;pic18f26k22.h: 12587: unsigned STRSYNC :1;
[; ;pic18f26k22.h: 12588: };
[; ;pic18f26k22.h: 12589: } PSTR1CONbits_t;
[; ;pic18f26k22.h: 12590: extern volatile PSTR1CONbits_t PSTR1CONbits @ 0xFB9;
[; ;pic18f26k22.h: 12643: typedef union {
[; ;pic18f26k22.h: 12644: struct {
[; ;pic18f26k22.h: 12645: unsigned STR1A :1;
[; ;pic18f26k22.h: 12646: unsigned STR1B :1;
[; ;pic18f26k22.h: 12647: unsigned STR1C :1;
[; ;pic18f26k22.h: 12648: unsigned STR1D :1;
[; ;pic18f26k22.h: 12649: unsigned STR1SYNC :1;
[; ;pic18f26k22.h: 12650: };
[; ;pic18f26k22.h: 12651: struct {
[; ;pic18f26k22.h: 12652: unsigned STRA :1;
[; ;pic18f26k22.h: 12653: };
[; ;pic18f26k22.h: 12654: struct {
[; ;pic18f26k22.h: 12655: unsigned :1;
[; ;pic18f26k22.h: 12656: unsigned STRB :1;
[; ;pic18f26k22.h: 12657: };
[; ;pic18f26k22.h: 12658: struct {
[; ;pic18f26k22.h: 12659: unsigned :2;
[; ;pic18f26k22.h: 12660: unsigned STRC :1;
[; ;pic18f26k22.h: 12661: };
[; ;pic18f26k22.h: 12662: struct {
[; ;pic18f26k22.h: 12663: unsigned :3;
[; ;pic18f26k22.h: 12664: unsigned STRD :1;
[; ;pic18f26k22.h: 12665: };
[; ;pic18f26k22.h: 12666: struct {
[; ;pic18f26k22.h: 12667: unsigned :4;
[; ;pic18f26k22.h: 12668: unsigned STRSYNC :1;
[; ;pic18f26k22.h: 12669: };
[; ;pic18f26k22.h: 12670: } PSTRCONbits_t;
[; ;pic18f26k22.h: 12671: extern volatile PSTRCONbits_t PSTRCONbits @ 0xFB9;
[; ;pic18f26k22.h: 12725: extern volatile unsigned char T2CON @ 0xFBA;
"12727
[; ;pic18f26k22.h: 12727: asm("T2CON equ 0FBAh");
[; <" T2CON equ 0FBAh ;# ">
[; ;pic18f26k22.h: 12730: typedef union {
[; ;pic18f26k22.h: 12731: struct {
[; ;pic18f26k22.h: 12732: unsigned T2CKPS :2;
[; ;pic18f26k22.h: 12733: unsigned TMR2ON :1;
[; ;pic18f26k22.h: 12734: unsigned T2OUTPS :4;
[; ;pic18f26k22.h: 12735: };
[; ;pic18f26k22.h: 12736: struct {
[; ;pic18f26k22.h: 12737: unsigned T2CKPS0 :1;
[; ;pic18f26k22.h: 12738: unsigned T2CKPS1 :1;
[; ;pic18f26k22.h: 12739: unsigned :1;
[; ;pic18f26k22.h: 12740: unsigned T2OUTPS0 :1;
[; ;pic18f26k22.h: 12741: unsigned T2OUTPS1 :1;
[; ;pic18f26k22.h: 12742: unsigned T2OUTPS2 :1;
[; ;pic18f26k22.h: 12743: unsigned T2OUTPS3 :1;
[; ;pic18f26k22.h: 12744: };
[; ;pic18f26k22.h: 12745: } T2CONbits_t;
[; ;pic18f26k22.h: 12746: extern volatile T2CONbits_t T2CONbits @ 0xFBA;
[; ;pic18f26k22.h: 12795: extern volatile unsigned char PR2 @ 0xFBB;
"12797
[; ;pic18f26k22.h: 12797: asm("PR2 equ 0FBBh");
[; <" PR2 equ 0FBBh ;# ">
[; ;pic18f26k22.h: 12800: typedef union {
[; ;pic18f26k22.h: 12801: struct {
[; ;pic18f26k22.h: 12802: unsigned PR2 :8;
[; ;pic18f26k22.h: 12803: };
[; ;pic18f26k22.h: 12804: } PR2bits_t;
[; ;pic18f26k22.h: 12805: extern volatile PR2bits_t PR2bits @ 0xFBB;
[; ;pic18f26k22.h: 12814: extern volatile unsigned char TMR2 @ 0xFBC;
"12816
[; ;pic18f26k22.h: 12816: asm("TMR2 equ 0FBCh");
[; <" TMR2 equ 0FBCh ;# ">
[; ;pic18f26k22.h: 12819: typedef union {
[; ;pic18f26k22.h: 12820: struct {
[; ;pic18f26k22.h: 12821: unsigned TMR2 :8;
[; ;pic18f26k22.h: 12822: };
[; ;pic18f26k22.h: 12823: } TMR2bits_t;
[; ;pic18f26k22.h: 12824: extern volatile TMR2bits_t TMR2bits @ 0xFBC;
[; ;pic18f26k22.h: 12833: extern volatile unsigned char CCP1CON @ 0xFBD;
"12835
[; ;pic18f26k22.h: 12835: asm("CCP1CON equ 0FBDh");
[; <" CCP1CON equ 0FBDh ;# ">
[; ;pic18f26k22.h: 12838: typedef union {
[; ;pic18f26k22.h: 12839: struct {
[; ;pic18f26k22.h: 12840: unsigned CCP1M :4;
[; ;pic18f26k22.h: 12841: unsigned DC1B :2;
[; ;pic18f26k22.h: 12842: unsigned P1M :2;
[; ;pic18f26k22.h: 12843: };
[; ;pic18f26k22.h: 12844: struct {
[; ;pic18f26k22.h: 12845: unsigned CCP1M0 :1;
[; ;pic18f26k22.h: 12846: unsigned CCP1M1 :1;
[; ;pic18f26k22.h: 12847: unsigned CCP1M2 :1;
[; ;pic18f26k22.h: 12848: unsigned CCP1M3 :1;
[; ;pic18f26k22.h: 12849: unsigned DC1B0 :1;
[; ;pic18f26k22.h: 12850: unsigned DC1B1 :1;
[; ;pic18f26k22.h: 12851: unsigned P1M0 :1;
[; ;pic18f26k22.h: 12852: unsigned P1M1 :1;
[; ;pic18f26k22.h: 12853: };
[; ;pic18f26k22.h: 12854: } CCP1CONbits_t;
[; ;pic18f26k22.h: 12855: extern volatile CCP1CONbits_t CCP1CONbits @ 0xFBD;
[; ;pic18f26k22.h: 12914: extern volatile unsigned short CCPR1 @ 0xFBE;
"12916
[; ;pic18f26k22.h: 12916: asm("CCPR1 equ 0FBEh");
[; <" CCPR1 equ 0FBEh ;# ">
[; ;pic18f26k22.h: 12920: extern volatile unsigned char CCPR1L @ 0xFBE;
"12922
[; ;pic18f26k22.h: 12922: asm("CCPR1L equ 0FBEh");
[; <" CCPR1L equ 0FBEh ;# ">
[; ;pic18f26k22.h: 12925: typedef union {
[; ;pic18f26k22.h: 12926: struct {
[; ;pic18f26k22.h: 12927: unsigned CCPR1L :8;
[; ;pic18f26k22.h: 12928: };
[; ;pic18f26k22.h: 12929: } CCPR1Lbits_t;
[; ;pic18f26k22.h: 12930: extern volatile CCPR1Lbits_t CCPR1Lbits @ 0xFBE;
[; ;pic18f26k22.h: 12939: extern volatile unsigned char CCPR1H @ 0xFBF;
"12941
[; ;pic18f26k22.h: 12941: asm("CCPR1H equ 0FBFh");
[; <" CCPR1H equ 0FBFh ;# ">
[; ;pic18f26k22.h: 12944: typedef union {
[; ;pic18f26k22.h: 12945: struct {
[; ;pic18f26k22.h: 12946: unsigned CCPR1H :8;
[; ;pic18f26k22.h: 12947: };
[; ;pic18f26k22.h: 12948: } CCPR1Hbits_t;
[; ;pic18f26k22.h: 12949: extern volatile CCPR1Hbits_t CCPR1Hbits @ 0xFBF;
[; ;pic18f26k22.h: 12958: extern volatile unsigned char ADCON2 @ 0xFC0;
"12960
[; ;pic18f26k22.h: 12960: asm("ADCON2 equ 0FC0h");
[; <" ADCON2 equ 0FC0h ;# ">
[; ;pic18f26k22.h: 12963: typedef union {
[; ;pic18f26k22.h: 12964: struct {
[; ;pic18f26k22.h: 12965: unsigned ADCS :3;
[; ;pic18f26k22.h: 12966: unsigned ACQT :3;
[; ;pic18f26k22.h: 12967: unsigned :1;
[; ;pic18f26k22.h: 12968: unsigned ADFM :1;
[; ;pic18f26k22.h: 12969: };
[; ;pic18f26k22.h: 12970: struct {
[; ;pic18f26k22.h: 12971: unsigned ADCS0 :1;
[; ;pic18f26k22.h: 12972: unsigned ADCS1 :1;
[; ;pic18f26k22.h: 12973: unsigned ADCS2 :1;
[; ;pic18f26k22.h: 12974: unsigned ACQT0 :1;
[; ;pic18f26k22.h: 12975: unsigned ACQT1 :1;
[; ;pic18f26k22.h: 12976: unsigned ACQT2 :1;
[; ;pic18f26k22.h: 12977: };
[; ;pic18f26k22.h: 12978: } ADCON2bits_t;
[; ;pic18f26k22.h: 12979: extern volatile ADCON2bits_t ADCON2bits @ 0xFC0;
[; ;pic18f26k22.h: 13028: extern volatile unsigned char ADCON1 @ 0xFC1;
"13030
[; ;pic18f26k22.h: 13030: asm("ADCON1 equ 0FC1h");
[; <" ADCON1 equ 0FC1h ;# ">
[; ;pic18f26k22.h: 13033: typedef union {
[; ;pic18f26k22.h: 13034: struct {
[; ;pic18f26k22.h: 13035: unsigned NVCFG :2;
[; ;pic18f26k22.h: 13036: unsigned PVCFG :2;
[; ;pic18f26k22.h: 13037: unsigned :3;
[; ;pic18f26k22.h: 13038: unsigned TRIGSEL :1;
[; ;pic18f26k22.h: 13039: };
[; ;pic18f26k22.h: 13040: struct {
[; ;pic18f26k22.h: 13041: unsigned NVCFG0 :1;
[; ;pic18f26k22.h: 13042: unsigned NVCFG1 :1;
[; ;pic18f26k22.h: 13043: unsigned PVCFG0 :1;
[; ;pic18f26k22.h: 13044: unsigned PVCFG1 :1;
[; ;pic18f26k22.h: 13045: };
[; ;pic18f26k22.h: 13046: struct {
[; ;pic18f26k22.h: 13047: unsigned :3;
[; ;pic18f26k22.h: 13048: unsigned CHSN3 :1;
[; ;pic18f26k22.h: 13049: };
[; ;pic18f26k22.h: 13050: } ADCON1bits_t;
[; ;pic18f26k22.h: 13051: extern volatile ADCON1bits_t ADCON1bits @ 0xFC1;
[; ;pic18f26k22.h: 13095: extern volatile unsigned char ADCON0 @ 0xFC2;
"13097
[; ;pic18f26k22.h: 13097: asm("ADCON0 equ 0FC2h");
[; <" ADCON0 equ 0FC2h ;# ">
[; ;pic18f26k22.h: 13100: typedef union {
[; ;pic18f26k22.h: 13101: struct {
[; ;pic18f26k22.h: 13102: unsigned :1;
[; ;pic18f26k22.h: 13103: unsigned GO_NOT_DONE :1;
[; ;pic18f26k22.h: 13104: };
[; ;pic18f26k22.h: 13105: struct {
[; ;pic18f26k22.h: 13106: unsigned ADON :1;
[; ;pic18f26k22.h: 13107: unsigned GO_nDONE :1;
[; ;pic18f26k22.h: 13108: unsigned CHS :5;
[; ;pic18f26k22.h: 13109: };
[; ;pic18f26k22.h: 13110: struct {
[; ;pic18f26k22.h: 13111: unsigned :1;
[; ;pic18f26k22.h: 13112: unsigned GO :1;
[; ;pic18f26k22.h: 13113: unsigned CHS0 :1;
[; ;pic18f26k22.h: 13114: unsigned CHS1 :1;
[; ;pic18f26k22.h: 13115: unsigned CHS2 :1;
[; ;pic18f26k22.h: 13116: unsigned CHS3 :1;
[; ;pic18f26k22.h: 13117: unsigned CHS4 :1;
[; ;pic18f26k22.h: 13118: };
[; ;pic18f26k22.h: 13119: struct {
[; ;pic18f26k22.h: 13120: unsigned :1;
[; ;pic18f26k22.h: 13121: unsigned DONE :1;
[; ;pic18f26k22.h: 13122: };
[; ;pic18f26k22.h: 13123: struct {
[; ;pic18f26k22.h: 13124: unsigned :1;
[; ;pic18f26k22.h: 13125: unsigned NOT_DONE :1;
[; ;pic18f26k22.h: 13126: };
[; ;pic18f26k22.h: 13127: struct {
[; ;pic18f26k22.h: 13128: unsigned :1;
[; ;pic18f26k22.h: 13129: unsigned nDONE :1;
[; ;pic18f26k22.h: 13130: };
[; ;pic18f26k22.h: 13131: struct {
[; ;pic18f26k22.h: 13132: unsigned :1;
[; ;pic18f26k22.h: 13133: unsigned GO_DONE :1;
[; ;pic18f26k22.h: 13134: };
[; ;pic18f26k22.h: 13135: struct {
[; ;pic18f26k22.h: 13136: unsigned :1;
[; ;pic18f26k22.h: 13137: unsigned GODONE :1;
[; ;pic18f26k22.h: 13138: };
[; ;pic18f26k22.h: 13139: } ADCON0bits_t;
[; ;pic18f26k22.h: 13140: extern volatile ADCON0bits_t ADCON0bits @ 0xFC2;
[; ;pic18f26k22.h: 13219: extern volatile unsigned short ADRES @ 0xFC3;
"13221
[; ;pic18f26k22.h: 13221: asm("ADRES equ 0FC3h");
[; <" ADRES equ 0FC3h ;# ">
[; ;pic18f26k22.h: 13225: extern volatile unsigned char ADRESL @ 0xFC3;
"13227
[; ;pic18f26k22.h: 13227: asm("ADRESL equ 0FC3h");
[; <" ADRESL equ 0FC3h ;# ">
[; ;pic18f26k22.h: 13230: typedef union {
[; ;pic18f26k22.h: 13231: struct {
[; ;pic18f26k22.h: 13232: unsigned ADRESL :8;
[; ;pic18f26k22.h: 13233: };
[; ;pic18f26k22.h: 13234: } ADRESLbits_t;
[; ;pic18f26k22.h: 13235: extern volatile ADRESLbits_t ADRESLbits @ 0xFC3;
[; ;pic18f26k22.h: 13244: extern volatile unsigned char ADRESH @ 0xFC4;
"13246
[; ;pic18f26k22.h: 13246: asm("ADRESH equ 0FC4h");
[; <" ADRESH equ 0FC4h ;# ">
[; ;pic18f26k22.h: 13249: typedef union {
[; ;pic18f26k22.h: 13250: struct {
[; ;pic18f26k22.h: 13251: unsigned ADRESH :8;
[; ;pic18f26k22.h: 13252: };
[; ;pic18f26k22.h: 13253: } ADRESHbits_t;
[; ;pic18f26k22.h: 13254: extern volatile ADRESHbits_t ADRESHbits @ 0xFC4;
[; ;pic18f26k22.h: 13263: extern volatile unsigned char SSP1CON2 @ 0xFC5;
"13265
[; ;pic18f26k22.h: 13265: asm("SSP1CON2 equ 0FC5h");
[; <" SSP1CON2 equ 0FC5h ;# ">
[; ;pic18f26k22.h: 13268: extern volatile unsigned char SSPCON2 @ 0xFC5;
"13270
[; ;pic18f26k22.h: 13270: asm("SSPCON2 equ 0FC5h");
[; <" SSPCON2 equ 0FC5h ;# ">
[; ;pic18f26k22.h: 13273: typedef union {
[; ;pic18f26k22.h: 13274: struct {
[; ;pic18f26k22.h: 13275: unsigned SEN :1;
[; ;pic18f26k22.h: 13276: unsigned RSEN :1;
[; ;pic18f26k22.h: 13277: unsigned PEN :1;
[; ;pic18f26k22.h: 13278: unsigned RCEN :1;
[; ;pic18f26k22.h: 13279: unsigned ACKEN :1;
[; ;pic18f26k22.h: 13280: unsigned ACKDT :1;
[; ;pic18f26k22.h: 13281: unsigned ACKSTAT :1;
[; ;pic18f26k22.h: 13282: unsigned GCEN :1;
[; ;pic18f26k22.h: 13283: };
[; ;pic18f26k22.h: 13284: struct {
[; ;pic18f26k22.h: 13285: unsigned :5;
[; ;pic18f26k22.h: 13286: unsigned ACKDT1 :1;
[; ;pic18f26k22.h: 13287: };
[; ;pic18f26k22.h: 13288: struct {
[; ;pic18f26k22.h: 13289: unsigned :4;
[; ;pic18f26k22.h: 13290: unsigned ACKEN1 :1;
[; ;pic18f26k22.h: 13291: };
[; ;pic18f26k22.h: 13292: struct {
[; ;pic18f26k22.h: 13293: unsigned :6;
[; ;pic18f26k22.h: 13294: unsigned ACKSTAT1 :1;
[; ;pic18f26k22.h: 13295: };
[; ;pic18f26k22.h: 13296: struct {
[; ;pic18f26k22.h: 13297: unsigned :1;
[; ;pic18f26k22.h: 13298: unsigned ADMSK1 :1;
[; ;pic18f26k22.h: 13299: };
[; ;pic18f26k22.h: 13300: struct {
[; ;pic18f26k22.h: 13301: unsigned :1;
[; ;pic18f26k22.h: 13302: unsigned ADMSK11 :1;
[; ;pic18f26k22.h: 13303: };
[; ;pic18f26k22.h: 13304: struct {
[; ;pic18f26k22.h: 13305: unsigned :2;
[; ;pic18f26k22.h: 13306: unsigned ADMSK2 :1;
[; ;pic18f26k22.h: 13307: };
[; ;pic18f26k22.h: 13308: struct {
[; ;pic18f26k22.h: 13309: unsigned :2;
[; ;pic18f26k22.h: 13310: unsigned ADMSK21 :1;
[; ;pic18f26k22.h: 13311: };
[; ;pic18f26k22.h: 13312: struct {
[; ;pic18f26k22.h: 13313: unsigned :3;
[; ;pic18f26k22.h: 13314: unsigned ADMSK3 :1;
[; ;pic18f26k22.h: 13315: };
[; ;pic18f26k22.h: 13316: struct {
[; ;pic18f26k22.h: 13317: unsigned :3;
[; ;pic18f26k22.h: 13318: unsigned ADMSK31 :1;
[; ;pic18f26k22.h: 13319: };
[; ;pic18f26k22.h: 13320: struct {
[; ;pic18f26k22.h: 13321: unsigned :4;
[; ;pic18f26k22.h: 13322: unsigned ADMSK4 :1;
[; ;pic18f26k22.h: 13323: };
[; ;pic18f26k22.h: 13324: struct {
[; ;pic18f26k22.h: 13325: unsigned :4;
[; ;pic18f26k22.h: 13326: unsigned ADMSK41 :1;
[; ;pic18f26k22.h: 13327: };
[; ;pic18f26k22.h: 13328: struct {
[; ;pic18f26k22.h: 13329: unsigned :5;
[; ;pic18f26k22.h: 13330: unsigned ADMSK5 :1;
[; ;pic18f26k22.h: 13331: };
[; ;pic18f26k22.h: 13332: struct {
[; ;pic18f26k22.h: 13333: unsigned :5;
[; ;pic18f26k22.h: 13334: unsigned ADMSK51 :1;
[; ;pic18f26k22.h: 13335: };
[; ;pic18f26k22.h: 13336: struct {
[; ;pic18f26k22.h: 13337: unsigned :7;
[; ;pic18f26k22.h: 13338: unsigned GCEN1 :1;
[; ;pic18f26k22.h: 13339: };
[; ;pic18f26k22.h: 13340: struct {
[; ;pic18f26k22.h: 13341: unsigned :2;
[; ;pic18f26k22.h: 13342: unsigned PEN1 :1;
[; ;pic18f26k22.h: 13343: };
[; ;pic18f26k22.h: 13344: struct {
[; ;pic18f26k22.h: 13345: unsigned :3;
[; ;pic18f26k22.h: 13346: unsigned RCEN1 :1;
[; ;pic18f26k22.h: 13347: };
[; ;pic18f26k22.h: 13348: struct {
[; ;pic18f26k22.h: 13349: unsigned :1;
[; ;pic18f26k22.h: 13350: unsigned RSEN1 :1;
[; ;pic18f26k22.h: 13351: };
[; ;pic18f26k22.h: 13352: struct {
[; ;pic18f26k22.h: 13353: unsigned SEN1 :1;
[; ;pic18f26k22.h: 13354: };
[; ;pic18f26k22.h: 13355: } SSP1CON2bits_t;
[; ;pic18f26k22.h: 13356: extern volatile SSP1CON2bits_t SSP1CON2bits @ 0xFC5;
[; ;pic18f26k22.h: 13489: typedef union {
[; ;pic18f26k22.h: 13490: struct {
[; ;pic18f26k22.h: 13491: unsigned SEN :1;
[; ;pic18f26k22.h: 13492: unsigned RSEN :1;
[; ;pic18f26k22.h: 13493: unsigned PEN :1;
[; ;pic18f26k22.h: 13494: unsigned RCEN :1;
[; ;pic18f26k22.h: 13495: unsigned ACKEN :1;
[; ;pic18f26k22.h: 13496: unsigned ACKDT :1;
[; ;pic18f26k22.h: 13497: unsigned ACKSTAT :1;
[; ;pic18f26k22.h: 13498: unsigned GCEN :1;
[; ;pic18f26k22.h: 13499: };
[; ;pic18f26k22.h: 13500: struct {
[; ;pic18f26k22.h: 13501: unsigned :5;
[; ;pic18f26k22.h: 13502: unsigned ACKDT1 :1;
[; ;pic18f26k22.h: 13503: };
[; ;pic18f26k22.h: 13504: struct {
[; ;pic18f26k22.h: 13505: unsigned :4;
[; ;pic18f26k22.h: 13506: unsigned ACKEN1 :1;
[; ;pic18f26k22.h: 13507: };
[; ;pic18f26k22.h: 13508: struct {
[; ;pic18f26k22.h: 13509: unsigned :6;
[; ;pic18f26k22.h: 13510: unsigned ACKSTAT1 :1;
[; ;pic18f26k22.h: 13511: };
[; ;pic18f26k22.h: 13512: struct {
[; ;pic18f26k22.h: 13513: unsigned :1;
[; ;pic18f26k22.h: 13514: unsigned ADMSK1 :1;
[; ;pic18f26k22.h: 13515: };
[; ;pic18f26k22.h: 13516: struct {
[; ;pic18f26k22.h: 13517: unsigned :1;
[; ;pic18f26k22.h: 13518: unsigned ADMSK11 :1;
[; ;pic18f26k22.h: 13519: };
[; ;pic18f26k22.h: 13520: struct {
[; ;pic18f26k22.h: 13521: unsigned :2;
[; ;pic18f26k22.h: 13522: unsigned ADMSK2 :1;
[; ;pic18f26k22.h: 13523: };
[; ;pic18f26k22.h: 13524: struct {
[; ;pic18f26k22.h: 13525: unsigned :2;
[; ;pic18f26k22.h: 13526: unsigned ADMSK21 :1;
[; ;pic18f26k22.h: 13527: };
[; ;pic18f26k22.h: 13528: struct {
[; ;pic18f26k22.h: 13529: unsigned :3;
[; ;pic18f26k22.h: 13530: unsigned ADMSK3 :1;
[; ;pic18f26k22.h: 13531: };
[; ;pic18f26k22.h: 13532: struct {
[; ;pic18f26k22.h: 13533: unsigned :3;
[; ;pic18f26k22.h: 13534: unsigned ADMSK31 :1;
[; ;pic18f26k22.h: 13535: };
[; ;pic18f26k22.h: 13536: struct {
[; ;pic18f26k22.h: 13537: unsigned :4;
[; ;pic18f26k22.h: 13538: unsigned ADMSK4 :1;
[; ;pic18f26k22.h: 13539: };
[; ;pic18f26k22.h: 13540: struct {
[; ;pic18f26k22.h: 13541: unsigned :4;
[; ;pic18f26k22.h: 13542: unsigned ADMSK41 :1;
[; ;pic18f26k22.h: 13543: };
[; ;pic18f26k22.h: 13544: struct {
[; ;pic18f26k22.h: 13545: unsigned :5;
[; ;pic18f26k22.h: 13546: unsigned ADMSK5 :1;
[; ;pic18f26k22.h: 13547: };
[; ;pic18f26k22.h: 13548: struct {
[; ;pic18f26k22.h: 13549: unsigned :5;
[; ;pic18f26k22.h: 13550: unsigned ADMSK51 :1;
[; ;pic18f26k22.h: 13551: };
[; ;pic18f26k22.h: 13552: struct {
[; ;pic18f26k22.h: 13553: unsigned :7;
[; ;pic18f26k22.h: 13554: unsigned GCEN1 :1;
[; ;pic18f26k22.h: 13555: };
[; ;pic18f26k22.h: 13556: struct {
[; ;pic18f26k22.h: 13557: unsigned :2;
[; ;pic18f26k22.h: 13558: unsigned PEN1 :1;
[; ;pic18f26k22.h: 13559: };
[; ;pic18f26k22.h: 13560: struct {
[; ;pic18f26k22.h: 13561: unsigned :3;
[; ;pic18f26k22.h: 13562: unsigned RCEN1 :1;
[; ;pic18f26k22.h: 13563: };
[; ;pic18f26k22.h: 13564: struct {
[; ;pic18f26k22.h: 13565: unsigned :1;
[; ;pic18f26k22.h: 13566: unsigned RSEN1 :1;
[; ;pic18f26k22.h: 13567: };
[; ;pic18f26k22.h: 13568: struct {
[; ;pic18f26k22.h: 13569: unsigned SEN1 :1;
[; ;pic18f26k22.h: 13570: };
[; ;pic18f26k22.h: 13571: } SSPCON2bits_t;
[; ;pic18f26k22.h: 13572: extern volatile SSPCON2bits_t SSPCON2bits @ 0xFC5;
[; ;pic18f26k22.h: 13706: extern volatile unsigned char SSP1CON1 @ 0xFC6;
"13708
[; ;pic18f26k22.h: 13708: asm("SSP1CON1 equ 0FC6h");
[; <" SSP1CON1 equ 0FC6h ;# ">
[; ;pic18f26k22.h: 13711: extern volatile unsigned char SSPCON1 @ 0xFC6;
"13713
[; ;pic18f26k22.h: 13713: asm("SSPCON1 equ 0FC6h");
[; <" SSPCON1 equ 0FC6h ;# ">
[; ;pic18f26k22.h: 13716: typedef union {
[; ;pic18f26k22.h: 13717: struct {
[; ;pic18f26k22.h: 13718: unsigned SSPM :4;
[; ;pic18f26k22.h: 13719: unsigned CKP :1;
[; ;pic18f26k22.h: 13720: unsigned SSPEN :1;
[; ;pic18f26k22.h: 13721: unsigned SSPOV :1;
[; ;pic18f26k22.h: 13722: unsigned WCOL :1;
[; ;pic18f26k22.h: 13723: };
[; ;pic18f26k22.h: 13724: struct {
[; ;pic18f26k22.h: 13725: unsigned SSPM0 :1;
[; ;pic18f26k22.h: 13726: unsigned SSPM1 :1;
[; ;pic18f26k22.h: 13727: unsigned SSPM2 :1;
[; ;pic18f26k22.h: 13728: unsigned SSPM3 :1;
[; ;pic18f26k22.h: 13729: };
[; ;pic18f26k22.h: 13730: struct {
[; ;pic18f26k22.h: 13731: unsigned :4;
[; ;pic18f26k22.h: 13732: unsigned CKP1 :1;
[; ;pic18f26k22.h: 13733: };
[; ;pic18f26k22.h: 13734: struct {
[; ;pic18f26k22.h: 13735: unsigned :5;
[; ;pic18f26k22.h: 13736: unsigned SSPEN1 :1;
[; ;pic18f26k22.h: 13737: };
[; ;pic18f26k22.h: 13738: struct {
[; ;pic18f26k22.h: 13739: unsigned SSPM01 :1;
[; ;pic18f26k22.h: 13740: };
[; ;pic18f26k22.h: 13741: struct {
[; ;pic18f26k22.h: 13742: unsigned :1;
[; ;pic18f26k22.h: 13743: unsigned SSPM11 :1;
[; ;pic18f26k22.h: 13744: };
[; ;pic18f26k22.h: 13745: struct {
[; ;pic18f26k22.h: 13746: unsigned :2;
[; ;pic18f26k22.h: 13747: unsigned SSPM21 :1;
[; ;pic18f26k22.h: 13748: };
[; ;pic18f26k22.h: 13749: struct {
[; ;pic18f26k22.h: 13750: unsigned :3;
[; ;pic18f26k22.h: 13751: unsigned SSPM31 :1;
[; ;pic18f26k22.h: 13752: };
[; ;pic18f26k22.h: 13753: struct {
[; ;pic18f26k22.h: 13754: unsigned :6;
[; ;pic18f26k22.h: 13755: unsigned SSPOV1 :1;
[; ;pic18f26k22.h: 13756: };
[; ;pic18f26k22.h: 13757: struct {
[; ;pic18f26k22.h: 13758: unsigned :7;
[; ;pic18f26k22.h: 13759: unsigned WCOL1 :1;
[; ;pic18f26k22.h: 13760: };
[; ;pic18f26k22.h: 13761: } SSP1CON1bits_t;
[; ;pic18f26k22.h: 13762: extern volatile SSP1CON1bits_t SSP1CON1bits @ 0xFC6;
[; ;pic18f26k22.h: 13850: typedef union {
[; ;pic18f26k22.h: 13851: struct {
[; ;pic18f26k22.h: 13852: unsigned SSPM :4;
[; ;pic18f26k22.h: 13853: unsigned CKP :1;
[; ;pic18f26k22.h: 13854: unsigned SSPEN :1;
[; ;pic18f26k22.h: 13855: unsigned SSPOV :1;
[; ;pic18f26k22.h: 13856: unsigned WCOL :1;
[; ;pic18f26k22.h: 13857: };
[; ;pic18f26k22.h: 13858: struct {
[; ;pic18f26k22.h: 13859: unsigned SSPM0 :1;
[; ;pic18f26k22.h: 13860: unsigned SSPM1 :1;
[; ;pic18f26k22.h: 13861: unsigned SSPM2 :1;
[; ;pic18f26k22.h: 13862: unsigned SSPM3 :1;
[; ;pic18f26k22.h: 13863: };
[; ;pic18f26k22.h: 13864: struct {
[; ;pic18f26k22.h: 13865: unsigned :4;
[; ;pic18f26k22.h: 13866: unsigned CKP1 :1;
[; ;pic18f26k22.h: 13867: };
[; ;pic18f26k22.h: 13868: struct {
[; ;pic18f26k22.h: 13869: unsigned :5;
[; ;pic18f26k22.h: 13870: unsigned SSPEN1 :1;
[; ;pic18f26k22.h: 13871: };
[; ;pic18f26k22.h: 13872: struct {
[; ;pic18f26k22.h: 13873: unsigned SSPM01 :1;
[; ;pic18f26k22.h: 13874: };
[; ;pic18f26k22.h: 13875: struct {
[; ;pic18f26k22.h: 13876: unsigned :1;
[; ;pic18f26k22.h: 13877: unsigned SSPM11 :1;
[; ;pic18f26k22.h: 13878: };
[; ;pic18f26k22.h: 13879: struct {
[; ;pic18f26k22.h: 13880: unsigned :2;
[; ;pic18f26k22.h: 13881: unsigned SSPM21 :1;
[; ;pic18f26k22.h: 13882: };
[; ;pic18f26k22.h: 13883: struct {
[; ;pic18f26k22.h: 13884: unsigned :3;
[; ;pic18f26k22.h: 13885: unsigned SSPM31 :1;
[; ;pic18f26k22.h: 13886: };
[; ;pic18f26k22.h: 13887: struct {
[; ;pic18f26k22.h: 13888: unsigned :6;
[; ;pic18f26k22.h: 13889: unsigned SSPOV1 :1;
[; ;pic18f26k22.h: 13890: };
[; ;pic18f26k22.h: 13891: struct {
[; ;pic18f26k22.h: 13892: unsigned :7;
[; ;pic18f26k22.h: 13893: unsigned WCOL1 :1;
[; ;pic18f26k22.h: 13894: };
[; ;pic18f26k22.h: 13895: } SSPCON1bits_t;
[; ;pic18f26k22.h: 13896: extern volatile SSPCON1bits_t SSPCON1bits @ 0xFC6;
[; ;pic18f26k22.h: 13985: extern volatile unsigned char SSP1STAT @ 0xFC7;
"13987
[; ;pic18f26k22.h: 13987: asm("SSP1STAT equ 0FC7h");
[; <" SSP1STAT equ 0FC7h ;# ">
[; ;pic18f26k22.h: 13990: extern volatile unsigned char SSPSTAT @ 0xFC7;
"13992
[; ;pic18f26k22.h: 13992: asm("SSPSTAT equ 0FC7h");
[; <" SSPSTAT equ 0FC7h ;# ">
[; ;pic18f26k22.h: 13995: typedef union {
[; ;pic18f26k22.h: 13996: struct {
[; ;pic18f26k22.h: 13997: unsigned :2;
[; ;pic18f26k22.h: 13998: unsigned R_NOT_W :1;
[; ;pic18f26k22.h: 13999: };
[; ;pic18f26k22.h: 14000: struct {
[; ;pic18f26k22.h: 14001: unsigned :5;
[; ;pic18f26k22.h: 14002: unsigned D_NOT_A :1;
[; ;pic18f26k22.h: 14003: };
[; ;pic18f26k22.h: 14004: struct {
[; ;pic18f26k22.h: 14005: unsigned BF :1;
[; ;pic18f26k22.h: 14006: unsigned UA :1;
[; ;pic18f26k22.h: 14007: unsigned R_nW :1;
[; ;pic18f26k22.h: 14008: unsigned S :1;
[; ;pic18f26k22.h: 14009: unsigned P :1;
[; ;pic18f26k22.h: 14010: unsigned D_nA :1;
[; ;pic18f26k22.h: 14011: unsigned CKE :1;
[; ;pic18f26k22.h: 14012: unsigned SMP :1;
[; ;pic18f26k22.h: 14013: };
[; ;pic18f26k22.h: 14014: struct {
[; ;pic18f26k22.h: 14015: unsigned :2;
[; ;pic18f26k22.h: 14016: unsigned R :1;
[; ;pic18f26k22.h: 14017: unsigned :2;
[; ;pic18f26k22.h: 14018: unsigned D :1;
[; ;pic18f26k22.h: 14019: };
[; ;pic18f26k22.h: 14020: struct {
[; ;pic18f26k22.h: 14021: unsigned :2;
[; ;pic18f26k22.h: 14022: unsigned W :1;
[; ;pic18f26k22.h: 14023: unsigned :2;
[; ;pic18f26k22.h: 14024: unsigned A :1;
[; ;pic18f26k22.h: 14025: };
[; ;pic18f26k22.h: 14026: struct {
[; ;pic18f26k22.h: 14027: unsigned :2;
[; ;pic18f26k22.h: 14028: unsigned nW :1;
[; ;pic18f26k22.h: 14029: unsigned :2;
[; ;pic18f26k22.h: 14030: unsigned nA :1;
[; ;pic18f26k22.h: 14031: };
[; ;pic18f26k22.h: 14032: struct {
[; ;pic18f26k22.h: 14033: unsigned :2;
[; ;pic18f26k22.h: 14034: unsigned R_W :1;
[; ;pic18f26k22.h: 14035: unsigned :2;
[; ;pic18f26k22.h: 14036: unsigned D_A :1;
[; ;pic18f26k22.h: 14037: };
[; ;pic18f26k22.h: 14038: struct {
[; ;pic18f26k22.h: 14039: unsigned :2;
[; ;pic18f26k22.h: 14040: unsigned NOT_WRITE :1;
[; ;pic18f26k22.h: 14041: };
[; ;pic18f26k22.h: 14042: struct {
[; ;pic18f26k22.h: 14043: unsigned :5;
[; ;pic18f26k22.h: 14044: unsigned NOT_ADDRESS :1;
[; ;pic18f26k22.h: 14045: };
[; ;pic18f26k22.h: 14046: struct {
[; ;pic18f26k22.h: 14047: unsigned :2;
[; ;pic18f26k22.h: 14048: unsigned nWRITE :1;
[; ;pic18f26k22.h: 14049: unsigned :2;
[; ;pic18f26k22.h: 14050: unsigned nADDRESS :1;
[; ;pic18f26k22.h: 14051: };
[; ;pic18f26k22.h: 14052: struct {
[; ;pic18f26k22.h: 14053: unsigned BF1 :1;
[; ;pic18f26k22.h: 14054: };
[; ;pic18f26k22.h: 14055: struct {
[; ;pic18f26k22.h: 14056: unsigned :6;
[; ;pic18f26k22.h: 14057: unsigned CKE1 :1;
[; ;pic18f26k22.h: 14058: };
[; ;pic18f26k22.h: 14059: struct {
[; ;pic18f26k22.h: 14060: unsigned :5;
[; ;pic18f26k22.h: 14061: unsigned DA :1;
[; ;pic18f26k22.h: 14062: };
[; ;pic18f26k22.h: 14063: struct {
[; ;pic18f26k22.h: 14064: unsigned :5;
[; ;pic18f26k22.h: 14065: unsigned DA1 :1;
[; ;pic18f26k22.h: 14066: };
[; ;pic18f26k22.h: 14067: struct {
[; ;pic18f26k22.h: 14068: unsigned :5;
[; ;pic18f26k22.h: 14069: unsigned DATA_ADDRESS :1;
[; ;pic18f26k22.h: 14070: };
[; ;pic18f26k22.h: 14071: struct {
[; ;pic18f26k22.h: 14072: unsigned :5;
[; ;pic18f26k22.h: 14073: unsigned I2C_DAT :1;
[; ;pic18f26k22.h: 14074: };
[; ;pic18f26k22.h: 14075: struct {
[; ;pic18f26k22.h: 14076: unsigned :2;
[; ;pic18f26k22.h: 14077: unsigned I2C_READ :1;
[; ;pic18f26k22.h: 14078: };
[; ;pic18f26k22.h: 14079: struct {
[; ;pic18f26k22.h: 14080: unsigned :3;
[; ;pic18f26k22.h: 14081: unsigned I2C_START :1;
[; ;pic18f26k22.h: 14082: };
[; ;pic18f26k22.h: 14083: struct {
[; ;pic18f26k22.h: 14084: unsigned :4;
[; ;pic18f26k22.h: 14085: unsigned I2C_STOP :1;
[; ;pic18f26k22.h: 14086: };
[; ;pic18f26k22.h: 14087: struct {
[; ;pic18f26k22.h: 14088: unsigned :2;
[; ;pic18f26k22.h: 14089: unsigned READ_WRITE :1;
[; ;pic18f26k22.h: 14090: };
[; ;pic18f26k22.h: 14091: struct {
[; ;pic18f26k22.h: 14092: unsigned :2;
[; ;pic18f26k22.h: 14093: unsigned RW :1;
[; ;pic18f26k22.h: 14094: };
[; ;pic18f26k22.h: 14095: struct {
[; ;pic18f26k22.h: 14096: unsigned :2;
[; ;pic18f26k22.h: 14097: unsigned RW1 :1;
[; ;pic18f26k22.h: 14098: };
[; ;pic18f26k22.h: 14099: struct {
[; ;pic18f26k22.h: 14100: unsigned :7;
[; ;pic18f26k22.h: 14101: unsigned SMP1 :1;
[; ;pic18f26k22.h: 14102: };
[; ;pic18f26k22.h: 14103: struct {
[; ;pic18f26k22.h: 14104: unsigned :3;
[; ;pic18f26k22.h: 14105: unsigned START :1;
[; ;pic18f26k22.h: 14106: };
[; ;pic18f26k22.h: 14107: struct {
[; ;pic18f26k22.h: 14108: unsigned :3;
[; ;pic18f26k22.h: 14109: unsigned START1 :1;
[; ;pic18f26k22.h: 14110: };
[; ;pic18f26k22.h: 14111: struct {
[; ;pic18f26k22.h: 14112: unsigned :4;
[; ;pic18f26k22.h: 14113: unsigned STOP :1;
[; ;pic18f26k22.h: 14114: };
[; ;pic18f26k22.h: 14115: struct {
[; ;pic18f26k22.h: 14116: unsigned :4;
[; ;pic18f26k22.h: 14117: unsigned STOP1 :1;
[; ;pic18f26k22.h: 14118: };
[; ;pic18f26k22.h: 14119: struct {
[; ;pic18f26k22.h: 14120: unsigned :1;
[; ;pic18f26k22.h: 14121: unsigned UA1 :1;
[; ;pic18f26k22.h: 14122: };
[; ;pic18f26k22.h: 14123: struct {
[; ;pic18f26k22.h: 14124: unsigned :2;
[; ;pic18f26k22.h: 14125: unsigned NOT_W :1;
[; ;pic18f26k22.h: 14126: };
[; ;pic18f26k22.h: 14127: struct {
[; ;pic18f26k22.h: 14128: unsigned :5;
[; ;pic18f26k22.h: 14129: unsigned NOT_A :1;
[; ;pic18f26k22.h: 14130: };
[; ;pic18f26k22.h: 14131: } SSP1STATbits_t;
[; ;pic18f26k22.h: 14132: extern volatile SSP1STATbits_t SSP1STATbits @ 0xFC7;
[; ;pic18f26k22.h: 14345: typedef union {
[; ;pic18f26k22.h: 14346: struct {
[; ;pic18f26k22.h: 14347: unsigned :2;
[; ;pic18f26k22.h: 14348: unsigned R_NOT_W :1;
[; ;pic18f26k22.h: 14349: };
[; ;pic18f26k22.h: 14350: struct {
[; ;pic18f26k22.h: 14351: unsigned :5;
[; ;pic18f26k22.h: 14352: unsigned D_NOT_A :1;
[; ;pic18f26k22.h: 14353: };
[; ;pic18f26k22.h: 14354: struct {
[; ;pic18f26k22.h: 14355: unsigned BF :1;
[; ;pic18f26k22.h: 14356: unsigned UA :1;
[; ;pic18f26k22.h: 14357: unsigned R_nW :1;
[; ;pic18f26k22.h: 14358: unsigned S :1;
[; ;pic18f26k22.h: 14359: unsigned P :1;
[; ;pic18f26k22.h: 14360: unsigned D_nA :1;
[; ;pic18f26k22.h: 14361: unsigned CKE :1;
[; ;pic18f26k22.h: 14362: unsigned SMP :1;
[; ;pic18f26k22.h: 14363: };
[; ;pic18f26k22.h: 14364: struct {
[; ;pic18f26k22.h: 14365: unsigned :2;
[; ;pic18f26k22.h: 14366: unsigned R :1;
[; ;pic18f26k22.h: 14367: unsigned :2;
[; ;pic18f26k22.h: 14368: unsigned D :1;
[; ;pic18f26k22.h: 14369: };
[; ;pic18f26k22.h: 14370: struct {
[; ;pic18f26k22.h: 14371: unsigned :2;
[; ;pic18f26k22.h: 14372: unsigned W :1;
[; ;pic18f26k22.h: 14373: unsigned :2;
[; ;pic18f26k22.h: 14374: unsigned A :1;
[; ;pic18f26k22.h: 14375: };
[; ;pic18f26k22.h: 14376: struct {
[; ;pic18f26k22.h: 14377: unsigned :2;
[; ;pic18f26k22.h: 14378: unsigned nW :1;
[; ;pic18f26k22.h: 14379: unsigned :2;
[; ;pic18f26k22.h: 14380: unsigned nA :1;
[; ;pic18f26k22.h: 14381: };
[; ;pic18f26k22.h: 14382: struct {
[; ;pic18f26k22.h: 14383: unsigned :2;
[; ;pic18f26k22.h: 14384: unsigned R_W :1;
[; ;pic18f26k22.h: 14385: unsigned :2;
[; ;pic18f26k22.h: 14386: unsigned D_A :1;
[; ;pic18f26k22.h: 14387: };
[; ;pic18f26k22.h: 14388: struct {
[; ;pic18f26k22.h: 14389: unsigned :2;
[; ;pic18f26k22.h: 14390: unsigned NOT_WRITE :1;
[; ;pic18f26k22.h: 14391: };
[; ;pic18f26k22.h: 14392: struct {
[; ;pic18f26k22.h: 14393: unsigned :5;
[; ;pic18f26k22.h: 14394: unsigned NOT_ADDRESS :1;
[; ;pic18f26k22.h: 14395: };
[; ;pic18f26k22.h: 14396: struct {
[; ;pic18f26k22.h: 14397: unsigned :2;
[; ;pic18f26k22.h: 14398: unsigned nWRITE :1;
[; ;pic18f26k22.h: 14399: unsigned :2;
[; ;pic18f26k22.h: 14400: unsigned nADDRESS :1;
[; ;pic18f26k22.h: 14401: };
[; ;pic18f26k22.h: 14402: struct {
[; ;pic18f26k22.h: 14403: unsigned BF1 :1;
[; ;pic18f26k22.h: 14404: };
[; ;pic18f26k22.h: 14405: struct {
[; ;pic18f26k22.h: 14406: unsigned :6;
[; ;pic18f26k22.h: 14407: unsigned CKE1 :1;
[; ;pic18f26k22.h: 14408: };
[; ;pic18f26k22.h: 14409: struct {
[; ;pic18f26k22.h: 14410: unsigned :5;
[; ;pic18f26k22.h: 14411: unsigned DA :1;
[; ;pic18f26k22.h: 14412: };
[; ;pic18f26k22.h: 14413: struct {
[; ;pic18f26k22.h: 14414: unsigned :5;
[; ;pic18f26k22.h: 14415: unsigned DA1 :1;
[; ;pic18f26k22.h: 14416: };
[; ;pic18f26k22.h: 14417: struct {
[; ;pic18f26k22.h: 14418: unsigned :5;
[; ;pic18f26k22.h: 14419: unsigned DATA_ADDRESS :1;
[; ;pic18f26k22.h: 14420: };
[; ;pic18f26k22.h: 14421: struct {
[; ;pic18f26k22.h: 14422: unsigned :5;
[; ;pic18f26k22.h: 14423: unsigned I2C_DAT :1;
[; ;pic18f26k22.h: 14424: };
[; ;pic18f26k22.h: 14425: struct {
[; ;pic18f26k22.h: 14426: unsigned :2;
[; ;pic18f26k22.h: 14427: unsigned I2C_READ :1;
[; ;pic18f26k22.h: 14428: };
[; ;pic18f26k22.h: 14429: struct {
[; ;pic18f26k22.h: 14430: unsigned :3;
[; ;pic18f26k22.h: 14431: unsigned I2C_START :1;
[; ;pic18f26k22.h: 14432: };
[; ;pic18f26k22.h: 14433: struct {
[; ;pic18f26k22.h: 14434: unsigned :4;
[; ;pic18f26k22.h: 14435: unsigned I2C_STOP :1;
[; ;pic18f26k22.h: 14436: };
[; ;pic18f26k22.h: 14437: struct {
[; ;pic18f26k22.h: 14438: unsigned :2;
[; ;pic18f26k22.h: 14439: unsigned READ_WRITE :1;
[; ;pic18f26k22.h: 14440: };
[; ;pic18f26k22.h: 14441: struct {
[; ;pic18f26k22.h: 14442: unsigned :2;
[; ;pic18f26k22.h: 14443: unsigned RW :1;
[; ;pic18f26k22.h: 14444: };
[; ;pic18f26k22.h: 14445: struct {
[; ;pic18f26k22.h: 14446: unsigned :2;
[; ;pic18f26k22.h: 14447: unsigned RW1 :1;
[; ;pic18f26k22.h: 14448: };
[; ;pic18f26k22.h: 14449: struct {
[; ;pic18f26k22.h: 14450: unsigned :7;
[; ;pic18f26k22.h: 14451: unsigned SMP1 :1;
[; ;pic18f26k22.h: 14452: };
[; ;pic18f26k22.h: 14453: struct {
[; ;pic18f26k22.h: 14454: unsigned :3;
[; ;pic18f26k22.h: 14455: unsigned START :1;
[; ;pic18f26k22.h: 14456: };
[; ;pic18f26k22.h: 14457: struct {
[; ;pic18f26k22.h: 14458: unsigned :3;
[; ;pic18f26k22.h: 14459: unsigned START1 :1;
[; ;pic18f26k22.h: 14460: };
[; ;pic18f26k22.h: 14461: struct {
[; ;pic18f26k22.h: 14462: unsigned :4;
[; ;pic18f26k22.h: 14463: unsigned STOP :1;
[; ;pic18f26k22.h: 14464: };
[; ;pic18f26k22.h: 14465: struct {
[; ;pic18f26k22.h: 14466: unsigned :4;
[; ;pic18f26k22.h: 14467: unsigned STOP1 :1;
[; ;pic18f26k22.h: 14468: };
[; ;pic18f26k22.h: 14469: struct {
[; ;pic18f26k22.h: 14470: unsigned :1;
[; ;pic18f26k22.h: 14471: unsigned UA1 :1;
[; ;pic18f26k22.h: 14472: };
[; ;pic18f26k22.h: 14473: struct {
[; ;pic18f26k22.h: 14474: unsigned :2;
[; ;pic18f26k22.h: 14475: unsigned NOT_W :1;
[; ;pic18f26k22.h: 14476: };
[; ;pic18f26k22.h: 14477: struct {
[; ;pic18f26k22.h: 14478: unsigned :5;
[; ;pic18f26k22.h: 14479: unsigned NOT_A :1;
[; ;pic18f26k22.h: 14480: };
[; ;pic18f26k22.h: 14481: } SSPSTATbits_t;
[; ;pic18f26k22.h: 14482: extern volatile SSPSTATbits_t SSPSTATbits @ 0xFC7;
[; ;pic18f26k22.h: 14696: extern volatile unsigned char SSP1ADD @ 0xFC8;
"14698
[; ;pic18f26k22.h: 14698: asm("SSP1ADD equ 0FC8h");
[; <" SSP1ADD equ 0FC8h ;# ">
[; ;pic18f26k22.h: 14701: extern volatile unsigned char SSPADD @ 0xFC8;
"14703
[; ;pic18f26k22.h: 14703: asm("SSPADD equ 0FC8h");
[; <" SSPADD equ 0FC8h ;# ">
[; ;pic18f26k22.h: 14706: typedef union {
[; ;pic18f26k22.h: 14707: struct {
[; ;pic18f26k22.h: 14708: unsigned SSPADD :8;
[; ;pic18f26k22.h: 14709: };
[; ;pic18f26k22.h: 14710: struct {
[; ;pic18f26k22.h: 14711: unsigned SSP1ADD :8;
[; ;pic18f26k22.h: 14712: };
[; ;pic18f26k22.h: 14713: struct {
[; ;pic18f26k22.h: 14714: unsigned MSK0 :1;
[; ;pic18f26k22.h: 14715: };
[; ;pic18f26k22.h: 14716: struct {
[; ;pic18f26k22.h: 14717: unsigned MSK01 :1;
[; ;pic18f26k22.h: 14718: };
[; ;pic18f26k22.h: 14719: struct {
[; ;pic18f26k22.h: 14720: unsigned :1;
[; ;pic18f26k22.h: 14721: unsigned MSK1 :1;
[; ;pic18f26k22.h: 14722: };
[; ;pic18f26k22.h: 14723: struct {
[; ;pic18f26k22.h: 14724: unsigned :1;
[; ;pic18f26k22.h: 14725: unsigned MSK11 :1;
[; ;pic18f26k22.h: 14726: };
[; ;pic18f26k22.h: 14727: struct {
[; ;pic18f26k22.h: 14728: unsigned :2;
[; ;pic18f26k22.h: 14729: unsigned MSK2 :1;
[; ;pic18f26k22.h: 14730: };
[; ;pic18f26k22.h: 14731: struct {
[; ;pic18f26k22.h: 14732: unsigned :2;
[; ;pic18f26k22.h: 14733: unsigned MSK21 :1;
[; ;pic18f26k22.h: 14734: };
[; ;pic18f26k22.h: 14735: struct {
[; ;pic18f26k22.h: 14736: unsigned :3;
[; ;pic18f26k22.h: 14737: unsigned MSK3 :1;
[; ;pic18f26k22.h: 14738: };
[; ;pic18f26k22.h: 14739: struct {
[; ;pic18f26k22.h: 14740: unsigned :3;
[; ;pic18f26k22.h: 14741: unsigned MSK31 :1;
[; ;pic18f26k22.h: 14742: };
[; ;pic18f26k22.h: 14743: struct {
[; ;pic18f26k22.h: 14744: unsigned :4;
[; ;pic18f26k22.h: 14745: unsigned MSK4 :1;
[; ;pic18f26k22.h: 14746: };
[; ;pic18f26k22.h: 14747: struct {
[; ;pic18f26k22.h: 14748: unsigned :4;
[; ;pic18f26k22.h: 14749: unsigned MSK41 :1;
[; ;pic18f26k22.h: 14750: };
[; ;pic18f26k22.h: 14751: struct {
[; ;pic18f26k22.h: 14752: unsigned :5;
[; ;pic18f26k22.h: 14753: unsigned MSK5 :1;
[; ;pic18f26k22.h: 14754: };
[; ;pic18f26k22.h: 14755: struct {
[; ;pic18f26k22.h: 14756: unsigned :5;
[; ;pic18f26k22.h: 14757: unsigned MSK51 :1;
[; ;pic18f26k22.h: 14758: };
[; ;pic18f26k22.h: 14759: struct {
[; ;pic18f26k22.h: 14760: unsigned :6;
[; ;pic18f26k22.h: 14761: unsigned MSK6 :1;
[; ;pic18f26k22.h: 14762: };
[; ;pic18f26k22.h: 14763: struct {
[; ;pic18f26k22.h: 14764: unsigned :6;
[; ;pic18f26k22.h: 14765: unsigned MSK61 :1;
[; ;pic18f26k22.h: 14766: };
[; ;pic18f26k22.h: 14767: struct {
[; ;pic18f26k22.h: 14768: unsigned :7;
[; ;pic18f26k22.h: 14769: unsigned MSK7 :1;
[; ;pic18f26k22.h: 14770: };
[; ;pic18f26k22.h: 14771: struct {
[; ;pic18f26k22.h: 14772: unsigned :7;
[; ;pic18f26k22.h: 14773: unsigned MSK71 :1;
[; ;pic18f26k22.h: 14774: };
[; ;pic18f26k22.h: 14775: } SSP1ADDbits_t;
[; ;pic18f26k22.h: 14776: extern volatile SSP1ADDbits_t SSP1ADDbits @ 0xFC8;
[; ;pic18f26k22.h: 14869: typedef union {
[; ;pic18f26k22.h: 14870: struct {
[; ;pic18f26k22.h: 14871: unsigned SSPADD :8;
[; ;pic18f26k22.h: 14872: };
[; ;pic18f26k22.h: 14873: struct {
[; ;pic18f26k22.h: 14874: unsigned SSP1ADD :8;
[; ;pic18f26k22.h: 14875: };
[; ;pic18f26k22.h: 14876: struct {
[; ;pic18f26k22.h: 14877: unsigned MSK0 :1;
[; ;pic18f26k22.h: 14878: };
[; ;pic18f26k22.h: 14879: struct {
[; ;pic18f26k22.h: 14880: unsigned MSK01 :1;
[; ;pic18f26k22.h: 14881: };
[; ;pic18f26k22.h: 14882: struct {
[; ;pic18f26k22.h: 14883: unsigned :1;
[; ;pic18f26k22.h: 14884: unsigned MSK1 :1;
[; ;pic18f26k22.h: 14885: };
[; ;pic18f26k22.h: 14886: struct {
[; ;pic18f26k22.h: 14887: unsigned :1;
[; ;pic18f26k22.h: 14888: unsigned MSK11 :1;
[; ;pic18f26k22.h: 14889: };
[; ;pic18f26k22.h: 14890: struct {
[; ;pic18f26k22.h: 14891: unsigned :2;
[; ;pic18f26k22.h: 14892: unsigned MSK2 :1;
[; ;pic18f26k22.h: 14893: };
[; ;pic18f26k22.h: 14894: struct {
[; ;pic18f26k22.h: 14895: unsigned :2;
[; ;pic18f26k22.h: 14896: unsigned MSK21 :1;
[; ;pic18f26k22.h: 14897: };
[; ;pic18f26k22.h: 14898: struct {
[; ;pic18f26k22.h: 14899: unsigned :3;
[; ;pic18f26k22.h: 14900: unsigned MSK3 :1;
[; ;pic18f26k22.h: 14901: };
[; ;pic18f26k22.h: 14902: struct {
[; ;pic18f26k22.h: 14903: unsigned :3;
[; ;pic18f26k22.h: 14904: unsigned MSK31 :1;
[; ;pic18f26k22.h: 14905: };
[; ;pic18f26k22.h: 14906: struct {
[; ;pic18f26k22.h: 14907: unsigned :4;
[; ;pic18f26k22.h: 14908: unsigned MSK4 :1;
[; ;pic18f26k22.h: 14909: };
[; ;pic18f26k22.h: 14910: struct {
[; ;pic18f26k22.h: 14911: unsigned :4;
[; ;pic18f26k22.h: 14912: unsigned MSK41 :1;
[; ;pic18f26k22.h: 14913: };
[; ;pic18f26k22.h: 14914: struct {
[; ;pic18f26k22.h: 14915: unsigned :5;
[; ;pic18f26k22.h: 14916: unsigned MSK5 :1;
[; ;pic18f26k22.h: 14917: };
[; ;pic18f26k22.h: 14918: struct {
[; ;pic18f26k22.h: 14919: unsigned :5;
[; ;pic18f26k22.h: 14920: unsigned MSK51 :1;
[; ;pic18f26k22.h: 14921: };
[; ;pic18f26k22.h: 14922: struct {
[; ;pic18f26k22.h: 14923: unsigned :6;
[; ;pic18f26k22.h: 14924: unsigned MSK6 :1;
[; ;pic18f26k22.h: 14925: };
[; ;pic18f26k22.h: 14926: struct {
[; ;pic18f26k22.h: 14927: unsigned :6;
[; ;pic18f26k22.h: 14928: unsigned MSK61 :1;
[; ;pic18f26k22.h: 14929: };
[; ;pic18f26k22.h: 14930: struct {
[; ;pic18f26k22.h: 14931: unsigned :7;
[; ;pic18f26k22.h: 14932: unsigned MSK7 :1;
[; ;pic18f26k22.h: 14933: };
[; ;pic18f26k22.h: 14934: struct {
[; ;pic18f26k22.h: 14935: unsigned :7;
[; ;pic18f26k22.h: 14936: unsigned MSK71 :1;
[; ;pic18f26k22.h: 14937: };
[; ;pic18f26k22.h: 14938: } SSPADDbits_t;
[; ;pic18f26k22.h: 14939: extern volatile SSPADDbits_t SSPADDbits @ 0xFC8;
[; ;pic18f26k22.h: 15033: extern volatile unsigned char SSP1BUF @ 0xFC9;
"15035
[; ;pic18f26k22.h: 15035: asm("SSP1BUF equ 0FC9h");
[; <" SSP1BUF equ 0FC9h ;# ">
[; ;pic18f26k22.h: 15038: extern volatile unsigned char SSPBUF @ 0xFC9;
"15040
[; ;pic18f26k22.h: 15040: asm("SSPBUF equ 0FC9h");
[; <" SSPBUF equ 0FC9h ;# ">
[; ;pic18f26k22.h: 15043: typedef union {
[; ;pic18f26k22.h: 15044: struct {
[; ;pic18f26k22.h: 15045: unsigned SSPBUF :8;
[; ;pic18f26k22.h: 15046: };
[; ;pic18f26k22.h: 15047: struct {
[; ;pic18f26k22.h: 15048: unsigned SSP1BUF :8;
[; ;pic18f26k22.h: 15049: };
[; ;pic18f26k22.h: 15050: } SSP1BUFbits_t;
[; ;pic18f26k22.h: 15051: extern volatile SSP1BUFbits_t SSP1BUFbits @ 0xFC9;
[; ;pic18f26k22.h: 15064: typedef union {
[; ;pic18f26k22.h: 15065: struct {
[; ;pic18f26k22.h: 15066: unsigned SSPBUF :8;
[; ;pic18f26k22.h: 15067: };
[; ;pic18f26k22.h: 15068: struct {
[; ;pic18f26k22.h: 15069: unsigned SSP1BUF :8;
[; ;pic18f26k22.h: 15070: };
[; ;pic18f26k22.h: 15071: } SSPBUFbits_t;
[; ;pic18f26k22.h: 15072: extern volatile SSPBUFbits_t SSPBUFbits @ 0xFC9;
[; ;pic18f26k22.h: 15086: extern volatile unsigned char SSP1MSK @ 0xFCA;
"15088
[; ;pic18f26k22.h: 15088: asm("SSP1MSK equ 0FCAh");
[; <" SSP1MSK equ 0FCAh ;# ">
[; ;pic18f26k22.h: 15091: extern volatile unsigned char SSPMSK @ 0xFCA;
"15093
[; ;pic18f26k22.h: 15093: asm("SSPMSK equ 0FCAh");
[; <" SSPMSK equ 0FCAh ;# ">
[; ;pic18f26k22.h: 15096: typedef union {
[; ;pic18f26k22.h: 15097: struct {
[; ;pic18f26k22.h: 15098: unsigned MSK0 :1;
[; ;pic18f26k22.h: 15099: unsigned MSK1 :1;
[; ;pic18f26k22.h: 15100: unsigned MSK2 :1;
[; ;pic18f26k22.h: 15101: unsigned MSK3 :1;
[; ;pic18f26k22.h: 15102: unsigned MSK4 :1;
[; ;pic18f26k22.h: 15103: unsigned MSK5 :1;
[; ;pic18f26k22.h: 15104: unsigned MSK6 :1;
[; ;pic18f26k22.h: 15105: unsigned MSK7 :1;
[; ;pic18f26k22.h: 15106: };
[; ;pic18f26k22.h: 15107: } SSP1MSKbits_t;
[; ;pic18f26k22.h: 15108: extern volatile SSP1MSKbits_t SSP1MSKbits @ 0xFCA;
[; ;pic18f26k22.h: 15151: typedef union {
[; ;pic18f26k22.h: 15152: struct {
[; ;pic18f26k22.h: 15153: unsigned MSK0 :1;
[; ;pic18f26k22.h: 15154: unsigned MSK1 :1;
[; ;pic18f26k22.h: 15155: unsigned MSK2 :1;
[; ;pic18f26k22.h: 15156: unsigned MSK3 :1;
[; ;pic18f26k22.h: 15157: unsigned MSK4 :1;
[; ;pic18f26k22.h: 15158: unsigned MSK5 :1;
[; ;pic18f26k22.h: 15159: unsigned MSK6 :1;
[; ;pic18f26k22.h: 15160: unsigned MSK7 :1;
[; ;pic18f26k22.h: 15161: };
[; ;pic18f26k22.h: 15162: } SSPMSKbits_t;
[; ;pic18f26k22.h: 15163: extern volatile SSPMSKbits_t SSPMSKbits @ 0xFCA;
[; ;pic18f26k22.h: 15207: extern volatile unsigned char SSP1CON3 @ 0xFCB;
"15209
[; ;pic18f26k22.h: 15209: asm("SSP1CON3 equ 0FCBh");
[; <" SSP1CON3 equ 0FCBh ;# ">
[; ;pic18f26k22.h: 15212: extern volatile unsigned char SSPCON3 @ 0xFCB;
"15214
[; ;pic18f26k22.h: 15214: asm("SSPCON3 equ 0FCBh");
[; <" SSPCON3 equ 0FCBh ;# ">
[; ;pic18f26k22.h: 15217: typedef union {
[; ;pic18f26k22.h: 15218: struct {
[; ;pic18f26k22.h: 15219: unsigned DHEN :1;
[; ;pic18f26k22.h: 15220: unsigned AHEN :1;
[; ;pic18f26k22.h: 15221: unsigned SBCDE :1;
[; ;pic18f26k22.h: 15222: unsigned SDAHT :1;
[; ;pic18f26k22.h: 15223: unsigned BOEN :1;
[; ;pic18f26k22.h: 15224: unsigned SCIE :1;
[; ;pic18f26k22.h: 15225: unsigned PCIE :1;
[; ;pic18f26k22.h: 15226: unsigned ACKTIM :1;
[; ;pic18f26k22.h: 15227: };
[; ;pic18f26k22.h: 15228: } SSP1CON3bits_t;
[; ;pic18f26k22.h: 15229: extern volatile SSP1CON3bits_t SSP1CON3bits @ 0xFCB;
[; ;pic18f26k22.h: 15272: typedef union {
[; ;pic18f26k22.h: 15273: struct {
[; ;pic18f26k22.h: 15274: unsigned DHEN :1;
[; ;pic18f26k22.h: 15275: unsigned AHEN :1;
[; ;pic18f26k22.h: 15276: unsigned SBCDE :1;
[; ;pic18f26k22.h: 15277: unsigned SDAHT :1;
[; ;pic18f26k22.h: 15278: unsigned BOEN :1;
[; ;pic18f26k22.h: 15279: unsigned SCIE :1;
[; ;pic18f26k22.h: 15280: unsigned PCIE :1;
[; ;pic18f26k22.h: 15281: unsigned ACKTIM :1;
[; ;pic18f26k22.h: 15282: };
[; ;pic18f26k22.h: 15283: } SSPCON3bits_t;
[; ;pic18f26k22.h: 15284: extern volatile SSPCON3bits_t SSPCON3bits @ 0xFCB;
[; ;pic18f26k22.h: 15328: extern volatile unsigned char T1GCON @ 0xFCC;
"15330
[; ;pic18f26k22.h: 15330: asm("T1GCON equ 0FCCh");
[; <" T1GCON equ 0FCCh ;# ">
[; ;pic18f26k22.h: 15333: typedef union {
[; ;pic18f26k22.h: 15334: struct {
[; ;pic18f26k22.h: 15335: unsigned :3;
[; ;pic18f26k22.h: 15336: unsigned T1GGO_NOT_DONE :1;
[; ;pic18f26k22.h: 15337: };
[; ;pic18f26k22.h: 15338: struct {
[; ;pic18f26k22.h: 15339: unsigned T1GSS :2;
[; ;pic18f26k22.h: 15340: unsigned T1GVAL :1;
[; ;pic18f26k22.h: 15341: unsigned T1GGO_nDONE :1;
[; ;pic18f26k22.h: 15342: unsigned T1GSPM :1;
[; ;pic18f26k22.h: 15343: unsigned T1GTM :1;
[; ;pic18f26k22.h: 15344: unsigned T1GPOL :1;
[; ;pic18f26k22.h: 15345: unsigned TMR1GE :1;
[; ;pic18f26k22.h: 15346: };
[; ;pic18f26k22.h: 15347: struct {
[; ;pic18f26k22.h: 15348: unsigned T1GSS0 :1;
[; ;pic18f26k22.h: 15349: unsigned T1GSS1 :1;
[; ;pic18f26k22.h: 15350: unsigned :1;
[; ;pic18f26k22.h: 15351: unsigned T1G_DONE :1;
[; ;pic18f26k22.h: 15352: };
[; ;pic18f26k22.h: 15353: struct {
[; ;pic18f26k22.h: 15354: unsigned :3;
[; ;pic18f26k22.h: 15355: unsigned T1GGO :1;
[; ;pic18f26k22.h: 15356: };
[; ;pic18f26k22.h: 15357: } T1GCONbits_t;
[; ;pic18f26k22.h: 15358: extern volatile T1GCONbits_t T1GCONbits @ 0xFCC;
[; ;pic18f26k22.h: 15422: extern volatile unsigned char T1CON @ 0xFCD;
"15424
[; ;pic18f26k22.h: 15424: asm("T1CON equ 0FCDh");
[; <" T1CON equ 0FCDh ;# ">
[; ;pic18f26k22.h: 15427: typedef union {
[; ;pic18f26k22.h: 15428: struct {
[; ;pic18f26k22.h: 15429: unsigned :2;
[; ;pic18f26k22.h: 15430: unsigned NOT_T1SYNC :1;
[; ;pic18f26k22.h: 15431: };
[; ;pic18f26k22.h: 15432: struct {
[; ;pic18f26k22.h: 15433: unsigned TMR1ON :1;
[; ;pic18f26k22.h: 15434: unsigned T1RD16 :1;
[; ;pic18f26k22.h: 15435: unsigned nT1SYNC :1;
[; ;pic18f26k22.h: 15436: unsigned T1SOSCEN :1;
[; ;pic18f26k22.h: 15437: unsigned T1CKPS :2;
[; ;pic18f26k22.h: 15438: unsigned TMR1CS :2;
[; ;pic18f26k22.h: 15439: };
[; ;pic18f26k22.h: 15440: struct {
[; ;pic18f26k22.h: 15441: unsigned :1;
[; ;pic18f26k22.h: 15442: unsigned RD16 :1;
[; ;pic18f26k22.h: 15443: unsigned T1SYNC :1;
[; ;pic18f26k22.h: 15444: unsigned T1OSCEN :1;
[; ;pic18f26k22.h: 15445: unsigned T1CKPS0 :1;
[; ;pic18f26k22.h: 15446: unsigned T1CKPS1 :1;
[; ;pic18f26k22.h: 15447: unsigned TMR1CS0 :1;
[; ;pic18f26k22.h: 15448: unsigned TMR1CS1 :1;
[; ;pic18f26k22.h: 15449: };
[; ;pic18f26k22.h: 15450: struct {
[; ;pic18f26k22.h: 15451: unsigned :3;
[; ;pic18f26k22.h: 15452: unsigned SOSCEN :1;
[; ;pic18f26k22.h: 15453: };
[; ;pic18f26k22.h: 15454: } T1CONbits_t;
[; ;pic18f26k22.h: 15455: extern volatile T1CONbits_t T1CONbits @ 0xFCD;
[; ;pic18f26k22.h: 15534: extern volatile unsigned short TMR1 @ 0xFCE;
"15536
[; ;pic18f26k22.h: 15536: asm("TMR1 equ 0FCEh");
[; <" TMR1 equ 0FCEh ;# ">
[; ;pic18f26k22.h: 15540: extern volatile unsigned char TMR1L @ 0xFCE;
"15542
[; ;pic18f26k22.h: 15542: asm("TMR1L equ 0FCEh");
[; <" TMR1L equ 0FCEh ;# ">
[; ;pic18f26k22.h: 15545: typedef union {
[; ;pic18f26k22.h: 15546: struct {
[; ;pic18f26k22.h: 15547: unsigned TMR1L :8;
[; ;pic18f26k22.h: 15548: };
[; ;pic18f26k22.h: 15549: } TMR1Lbits_t;
[; ;pic18f26k22.h: 15550: extern volatile TMR1Lbits_t TMR1Lbits @ 0xFCE;
[; ;pic18f26k22.h: 15559: extern volatile unsigned char TMR1H @ 0xFCF;
"15561
[; ;pic18f26k22.h: 15561: asm("TMR1H equ 0FCFh");
[; <" TMR1H equ 0FCFh ;# ">
[; ;pic18f26k22.h: 15564: typedef union {
[; ;pic18f26k22.h: 15565: struct {
[; ;pic18f26k22.h: 15566: unsigned TMR1H :8;
[; ;pic18f26k22.h: 15567: };
[; ;pic18f26k22.h: 15568: } TMR1Hbits_t;
[; ;pic18f26k22.h: 15569: extern volatile TMR1Hbits_t TMR1Hbits @ 0xFCF;
[; ;pic18f26k22.h: 15578: extern volatile unsigned char RCON @ 0xFD0;
"15580
[; ;pic18f26k22.h: 15580: asm("RCON equ 0FD0h");
[; <" RCON equ 0FD0h ;# ">
[; ;pic18f26k22.h: 15583: typedef union {
[; ;pic18f26k22.h: 15584: struct {
[; ;pic18f26k22.h: 15585: unsigned NOT_BOR :1;
[; ;pic18f26k22.h: 15586: };
[; ;pic18f26k22.h: 15587: struct {
[; ;pic18f26k22.h: 15588: unsigned :1;
[; ;pic18f26k22.h: 15589: unsigned NOT_POR :1;
[; ;pic18f26k22.h: 15590: };
[; ;pic18f26k22.h: 15591: struct {
[; ;pic18f26k22.h: 15592: unsigned :2;
[; ;pic18f26k22.h: 15593: unsigned NOT_PD :1;
[; ;pic18f26k22.h: 15594: };
[; ;pic18f26k22.h: 15595: struct {
[; ;pic18f26k22.h: 15596: unsigned :3;
[; ;pic18f26k22.h: 15597: unsigned NOT_TO :1;
[; ;pic18f26k22.h: 15598: };
[; ;pic18f26k22.h: 15599: struct {
[; ;pic18f26k22.h: 15600: unsigned :4;
[; ;pic18f26k22.h: 15601: unsigned NOT_RI :1;
[; ;pic18f26k22.h: 15602: };
[; ;pic18f26k22.h: 15603: struct {
[; ;pic18f26k22.h: 15604: unsigned nBOR :1;
[; ;pic18f26k22.h: 15605: unsigned nPOR :1;
[; ;pic18f26k22.h: 15606: unsigned nPD :1;
[; ;pic18f26k22.h: 15607: unsigned nTO :1;
[; ;pic18f26k22.h: 15608: unsigned nRI :1;
[; ;pic18f26k22.h: 15609: unsigned :1;
[; ;pic18f26k22.h: 15610: unsigned SBOREN :1;
[; ;pic18f26k22.h: 15611: unsigned IPEN :1;
[; ;pic18f26k22.h: 15612: };
[; ;pic18f26k22.h: 15613: struct {
[; ;pic18f26k22.h: 15614: unsigned BOR :1;
[; ;pic18f26k22.h: 15615: unsigned POR :1;
[; ;pic18f26k22.h: 15616: unsigned PD :1;
[; ;pic18f26k22.h: 15617: unsigned TO :1;
[; ;pic18f26k22.h: 15618: unsigned RI :1;
[; ;pic18f26k22.h: 15619: };
[; ;pic18f26k22.h: 15620: } RCONbits_t;
[; ;pic18f26k22.h: 15621: extern volatile RCONbits_t RCONbits @ 0xFD0;
[; ;pic18f26k22.h: 15710: extern volatile unsigned char WDTCON @ 0xFD1;
"15712
[; ;pic18f26k22.h: 15712: asm("WDTCON equ 0FD1h");
[; <" WDTCON equ 0FD1h ;# ">
[; ;pic18f26k22.h: 15715: typedef union {
[; ;pic18f26k22.h: 15716: struct {
[; ;pic18f26k22.h: 15717: unsigned SWDTEN :1;
[; ;pic18f26k22.h: 15718: };
[; ;pic18f26k22.h: 15719: struct {
[; ;pic18f26k22.h: 15720: unsigned SWDTE :1;
[; ;pic18f26k22.h: 15721: };
[; ;pic18f26k22.h: 15722: } WDTCONbits_t;
[; ;pic18f26k22.h: 15723: extern volatile WDTCONbits_t WDTCONbits @ 0xFD1;
[; ;pic18f26k22.h: 15737: extern volatile unsigned char OSCCON2 @ 0xFD2;
"15739
[; ;pic18f26k22.h: 15739: asm("OSCCON2 equ 0FD2h");
[; <" OSCCON2 equ 0FD2h ;# ">
[; ;pic18f26k22.h: 15742: typedef union {
[; ;pic18f26k22.h: 15743: struct {
[; ;pic18f26k22.h: 15744: unsigned LFIOFS :1;
[; ;pic18f26k22.h: 15745: unsigned MFIOFS :1;
[; ;pic18f26k22.h: 15746: unsigned PRISD :1;
[; ;pic18f26k22.h: 15747: unsigned SOSCGO :1;
[; ;pic18f26k22.h: 15748: unsigned MFIOSEL :1;
[; ;pic18f26k22.h: 15749: unsigned :1;
[; ;pic18f26k22.h: 15750: unsigned SOSCRUN :1;
[; ;pic18f26k22.h: 15751: unsigned PLLRDY :1;
[; ;pic18f26k22.h: 15752: };
[; ;pic18f26k22.h: 15753: } OSCCON2bits_t;
[; ;pic18f26k22.h: 15754: extern volatile OSCCON2bits_t OSCCON2bits @ 0xFD2;
[; ;pic18f26k22.h: 15793: extern volatile unsigned char OSCCON @ 0xFD3;
"15795
[; ;pic18f26k22.h: 15795: asm("OSCCON equ 0FD3h");
[; <" OSCCON equ 0FD3h ;# ">
[; ;pic18f26k22.h: 15798: typedef union {
[; ;pic18f26k22.h: 15799: struct {
[; ;pic18f26k22.h: 15800: unsigned SCS :2;
[; ;pic18f26k22.h: 15801: unsigned HFIOFS :1;
[; ;pic18f26k22.h: 15802: unsigned OSTS :1;
[; ;pic18f26k22.h: 15803: unsigned IRCF :3;
[; ;pic18f26k22.h: 15804: unsigned IDLEN :1;
[; ;pic18f26k22.h: 15805: };
[; ;pic18f26k22.h: 15806: struct {
[; ;pic18f26k22.h: 15807: unsigned SCS0 :1;
[; ;pic18f26k22.h: 15808: unsigned SCS1 :1;
[; ;pic18f26k22.h: 15809: unsigned IOFS :1;
[; ;pic18f26k22.h: 15810: unsigned :1;
[; ;pic18f26k22.h: 15811: unsigned IRCF0 :1;
[; ;pic18f26k22.h: 15812: unsigned IRCF1 :1;
[; ;pic18f26k22.h: 15813: unsigned IRCF2 :1;
[; ;pic18f26k22.h: 15814: };
[; ;pic18f26k22.h: 15815: } OSCCONbits_t;
[; ;pic18f26k22.h: 15816: extern volatile OSCCONbits_t OSCCONbits @ 0xFD3;
[; ;pic18f26k22.h: 15875: extern volatile unsigned char T0CON @ 0xFD5;
"15877
[; ;pic18f26k22.h: 15877: asm("T0CON equ 0FD5h");
[; <" T0CON equ 0FD5h ;# ">
[; ;pic18f26k22.h: 15880: typedef union {
[; ;pic18f26k22.h: 15881: struct {
[; ;pic18f26k22.h: 15882: unsigned T0PS :3;
[; ;pic18f26k22.h: 15883: unsigned PSA :1;
[; ;pic18f26k22.h: 15884: unsigned T0SE :1;
[; ;pic18f26k22.h: 15885: unsigned T0CS :1;
[; ;pic18f26k22.h: 15886: unsigned T08BIT :1;
[; ;pic18f26k22.h: 15887: unsigned TMR0ON :1;
[; ;pic18f26k22.h: 15888: };
[; ;pic18f26k22.h: 15889: struct {
[; ;pic18f26k22.h: 15890: unsigned T0PS0 :1;
[; ;pic18f26k22.h: 15891: unsigned T0PS1 :1;
[; ;pic18f26k22.h: 15892: unsigned T0PS2 :1;
[; ;pic18f26k22.h: 15893: };
[; ;pic18f26k22.h: 15894: } T0CONbits_t;
[; ;pic18f26k22.h: 15895: extern volatile T0CONbits_t T0CONbits @ 0xFD5;
[; ;pic18f26k22.h: 15944: extern volatile unsigned short TMR0 @ 0xFD6;
"15946
[; ;pic18f26k22.h: 15946: asm("TMR0 equ 0FD6h");
[; <" TMR0 equ 0FD6h ;# ">
[; ;pic18f26k22.h: 15950: extern volatile unsigned char TMR0L @ 0xFD6;
"15952
[; ;pic18f26k22.h: 15952: asm("TMR0L equ 0FD6h");
[; <" TMR0L equ 0FD6h ;# ">
[; ;pic18f26k22.h: 15955: typedef union {
[; ;pic18f26k22.h: 15956: struct {
[; ;pic18f26k22.h: 15957: unsigned TMR0L :8;
[; ;pic18f26k22.h: 15958: };
[; ;pic18f26k22.h: 15959: } TMR0Lbits_t;
[; ;pic18f26k22.h: 15960: extern volatile TMR0Lbits_t TMR0Lbits @ 0xFD6;
[; ;pic18f26k22.h: 15969: extern volatile unsigned char TMR0H @ 0xFD7;
"15971
[; ;pic18f26k22.h: 15971: asm("TMR0H equ 0FD7h");
[; <" TMR0H equ 0FD7h ;# ">
[; ;pic18f26k22.h: 15974: typedef union {
[; ;pic18f26k22.h: 15975: struct {
[; ;pic18f26k22.h: 15976: unsigned TMR0H :8;
[; ;pic18f26k22.h: 15977: };
[; ;pic18f26k22.h: 15978: } TMR0Hbits_t;
[; ;pic18f26k22.h: 15979: extern volatile TMR0Hbits_t TMR0Hbits @ 0xFD7;
[; ;pic18f26k22.h: 15988: extern volatile unsigned char STATUS @ 0xFD8;
"15990
[; ;pic18f26k22.h: 15990: asm("STATUS equ 0FD8h");
[; <" STATUS equ 0FD8h ;# ">
[; ;pic18f26k22.h: 15993: typedef union {
[; ;pic18f26k22.h: 15994: struct {
[; ;pic18f26k22.h: 15995: unsigned C :1;
[; ;pic18f26k22.h: 15996: unsigned DC :1;
[; ;pic18f26k22.h: 15997: unsigned Z :1;
[; ;pic18f26k22.h: 15998: unsigned OV :1;
[; ;pic18f26k22.h: 15999: unsigned N :1;
[; ;pic18f26k22.h: 16000: };
[; ;pic18f26k22.h: 16001: struct {
[; ;pic18f26k22.h: 16002: unsigned CARRY :1;
[; ;pic18f26k22.h: 16003: };
[; ;pic18f26k22.h: 16004: struct {
[; ;pic18f26k22.h: 16005: unsigned :4;
[; ;pic18f26k22.h: 16006: unsigned NEGATIVE :1;
[; ;pic18f26k22.h: 16007: };
[; ;pic18f26k22.h: 16008: struct {
[; ;pic18f26k22.h: 16009: unsigned :3;
[; ;pic18f26k22.h: 16010: unsigned OVERFLOW :1;
[; ;pic18f26k22.h: 16011: };
[; ;pic18f26k22.h: 16012: struct {
[; ;pic18f26k22.h: 16013: unsigned :2;
[; ;pic18f26k22.h: 16014: unsigned ZERO :1;
[; ;pic18f26k22.h: 16015: };
[; ;pic18f26k22.h: 16016: } STATUSbits_t;
[; ;pic18f26k22.h: 16017: extern volatile STATUSbits_t STATUSbits @ 0xFD8;
[; ;pic18f26k22.h: 16066: extern volatile unsigned short FSR2 @ 0xFD9;
"16068
[; ;pic18f26k22.h: 16068: asm("FSR2 equ 0FD9h");
[; <" FSR2 equ 0FD9h ;# ">
[; ;pic18f26k22.h: 16072: extern volatile unsigned char FSR2L @ 0xFD9;
"16074
[; ;pic18f26k22.h: 16074: asm("FSR2L equ 0FD9h");
[; <" FSR2L equ 0FD9h ;# ">
[; ;pic18f26k22.h: 16077: typedef union {
[; ;pic18f26k22.h: 16078: struct {
[; ;pic18f26k22.h: 16079: unsigned FSR2L :8;
[; ;pic18f26k22.h: 16080: };
[; ;pic18f26k22.h: 16081: } FSR2Lbits_t;
[; ;pic18f26k22.h: 16082: extern volatile FSR2Lbits_t FSR2Lbits @ 0xFD9;
[; ;pic18f26k22.h: 16091: extern volatile unsigned char FSR2H @ 0xFDA;
"16093
[; ;pic18f26k22.h: 16093: asm("FSR2H equ 0FDAh");
[; <" FSR2H equ 0FDAh ;# ">
[; ;pic18f26k22.h: 16097: extern volatile unsigned char PLUSW2 @ 0xFDB;
"16099
[; ;pic18f26k22.h: 16099: asm("PLUSW2 equ 0FDBh");
[; <" PLUSW2 equ 0FDBh ;# ">
[; ;pic18f26k22.h: 16102: typedef union {
[; ;pic18f26k22.h: 16103: struct {
[; ;pic18f26k22.h: 16104: unsigned PLUSW2 :8;
[; ;pic18f26k22.h: 16105: };
[; ;pic18f26k22.h: 16106: } PLUSW2bits_t;
[; ;pic18f26k22.h: 16107: extern volatile PLUSW2bits_t PLUSW2bits @ 0xFDB;
[; ;pic18f26k22.h: 16116: extern volatile unsigned char PREINC2 @ 0xFDC;
"16118
[; ;pic18f26k22.h: 16118: asm("PREINC2 equ 0FDCh");
[; <" PREINC2 equ 0FDCh ;# ">
[; ;pic18f26k22.h: 16121: typedef union {
[; ;pic18f26k22.h: 16122: struct {
[; ;pic18f26k22.h: 16123: unsigned PREINC2 :8;
[; ;pic18f26k22.h: 16124: };
[; ;pic18f26k22.h: 16125: } PREINC2bits_t;
[; ;pic18f26k22.h: 16126: extern volatile PREINC2bits_t PREINC2bits @ 0xFDC;
[; ;pic18f26k22.h: 16135: extern volatile unsigned char POSTDEC2 @ 0xFDD;
"16137
[; ;pic18f26k22.h: 16137: asm("POSTDEC2 equ 0FDDh");
[; <" POSTDEC2 equ 0FDDh ;# ">
[; ;pic18f26k22.h: 16140: typedef union {
[; ;pic18f26k22.h: 16141: struct {
[; ;pic18f26k22.h: 16142: unsigned POSTDEC2 :8;
[; ;pic18f26k22.h: 16143: };
[; ;pic18f26k22.h: 16144: } POSTDEC2bits_t;
[; ;pic18f26k22.h: 16145: extern volatile POSTDEC2bits_t POSTDEC2bits @ 0xFDD;
[; ;pic18f26k22.h: 16154: extern volatile unsigned char POSTINC2 @ 0xFDE;
"16156
[; ;pic18f26k22.h: 16156: asm("POSTINC2 equ 0FDEh");
[; <" POSTINC2 equ 0FDEh ;# ">
[; ;pic18f26k22.h: 16159: typedef union {
[; ;pic18f26k22.h: 16160: struct {
[; ;pic18f26k22.h: 16161: unsigned POSTINC2 :8;
[; ;pic18f26k22.h: 16162: };
[; ;pic18f26k22.h: 16163: } POSTINC2bits_t;
[; ;pic18f26k22.h: 16164: extern volatile POSTINC2bits_t POSTINC2bits @ 0xFDE;
[; ;pic18f26k22.h: 16173: extern volatile unsigned char INDF2 @ 0xFDF;
"16175
[; ;pic18f26k22.h: 16175: asm("INDF2 equ 0FDFh");
[; <" INDF2 equ 0FDFh ;# ">
[; ;pic18f26k22.h: 16178: typedef union {
[; ;pic18f26k22.h: 16179: struct {
[; ;pic18f26k22.h: 16180: unsigned INDF2 :8;
[; ;pic18f26k22.h: 16181: };
[; ;pic18f26k22.h: 16182: } INDF2bits_t;
[; ;pic18f26k22.h: 16183: extern volatile INDF2bits_t INDF2bits @ 0xFDF;
[; ;pic18f26k22.h: 16192: extern volatile unsigned char BSR @ 0xFE0;
"16194
[; ;pic18f26k22.h: 16194: asm("BSR equ 0FE0h");
[; <" BSR equ 0FE0h ;# ">
[; ;pic18f26k22.h: 16198: extern volatile unsigned short FSR1 @ 0xFE1;
"16200
[; ;pic18f26k22.h: 16200: asm("FSR1 equ 0FE1h");
[; <" FSR1 equ 0FE1h ;# ">
[; ;pic18f26k22.h: 16204: extern volatile unsigned char FSR1L @ 0xFE1;
"16206
[; ;pic18f26k22.h: 16206: asm("FSR1L equ 0FE1h");
[; <" FSR1L equ 0FE1h ;# ">
[; ;pic18f26k22.h: 16209: typedef union {
[; ;pic18f26k22.h: 16210: struct {
[; ;pic18f26k22.h: 16211: unsigned FSR1L :8;
[; ;pic18f26k22.h: 16212: };
[; ;pic18f26k22.h: 16213: } FSR1Lbits_t;
[; ;pic18f26k22.h: 16214: extern volatile FSR1Lbits_t FSR1Lbits @ 0xFE1;
[; ;pic18f26k22.h: 16223: extern volatile unsigned char FSR1H @ 0xFE2;
"16225
[; ;pic18f26k22.h: 16225: asm("FSR1H equ 0FE2h");
[; <" FSR1H equ 0FE2h ;# ">
[; ;pic18f26k22.h: 16229: extern volatile unsigned char PLUSW1 @ 0xFE3;
"16231
[; ;pic18f26k22.h: 16231: asm("PLUSW1 equ 0FE3h");
[; <" PLUSW1 equ 0FE3h ;# ">
[; ;pic18f26k22.h: 16234: typedef union {
[; ;pic18f26k22.h: 16235: struct {
[; ;pic18f26k22.h: 16236: unsigned PLUSW1 :8;
[; ;pic18f26k22.h: 16237: };
[; ;pic18f26k22.h: 16238: } PLUSW1bits_t;
[; ;pic18f26k22.h: 16239: extern volatile PLUSW1bits_t PLUSW1bits @ 0xFE3;
[; ;pic18f26k22.h: 16248: extern volatile unsigned char PREINC1 @ 0xFE4;
"16250
[; ;pic18f26k22.h: 16250: asm("PREINC1 equ 0FE4h");
[; <" PREINC1 equ 0FE4h ;# ">
[; ;pic18f26k22.h: 16253: typedef union {
[; ;pic18f26k22.h: 16254: struct {
[; ;pic18f26k22.h: 16255: unsigned PREINC1 :8;
[; ;pic18f26k22.h: 16256: };
[; ;pic18f26k22.h: 16257: } PREINC1bits_t;
[; ;pic18f26k22.h: 16258: extern volatile PREINC1bits_t PREINC1bits @ 0xFE4;
[; ;pic18f26k22.h: 16267: extern volatile unsigned char POSTDEC1 @ 0xFE5;
"16269
[; ;pic18f26k22.h: 16269: asm("POSTDEC1 equ 0FE5h");
[; <" POSTDEC1 equ 0FE5h ;# ">
[; ;pic18f26k22.h: 16272: typedef union {
[; ;pic18f26k22.h: 16273: struct {
[; ;pic18f26k22.h: 16274: unsigned POSTDEC1 :8;
[; ;pic18f26k22.h: 16275: };
[; ;pic18f26k22.h: 16276: } POSTDEC1bits_t;
[; ;pic18f26k22.h: 16277: extern volatile POSTDEC1bits_t POSTDEC1bits @ 0xFE5;
[; ;pic18f26k22.h: 16286: extern volatile unsigned char POSTINC1 @ 0xFE6;
"16288
[; ;pic18f26k22.h: 16288: asm("POSTINC1 equ 0FE6h");
[; <" POSTINC1 equ 0FE6h ;# ">
[; ;pic18f26k22.h: 16291: typedef union {
[; ;pic18f26k22.h: 16292: struct {
[; ;pic18f26k22.h: 16293: unsigned POSTINC1 :8;
[; ;pic18f26k22.h: 16294: };
[; ;pic18f26k22.h: 16295: } POSTINC1bits_t;
[; ;pic18f26k22.h: 16296: extern volatile POSTINC1bits_t POSTINC1bits @ 0xFE6;
[; ;pic18f26k22.h: 16305: extern volatile unsigned char INDF1 @ 0xFE7;
"16307
[; ;pic18f26k22.h: 16307: asm("INDF1 equ 0FE7h");
[; <" INDF1 equ 0FE7h ;# ">
[; ;pic18f26k22.h: 16310: typedef union {
[; ;pic18f26k22.h: 16311: struct {
[; ;pic18f26k22.h: 16312: unsigned INDF1 :8;
[; ;pic18f26k22.h: 16313: };
[; ;pic18f26k22.h: 16314: } INDF1bits_t;
[; ;pic18f26k22.h: 16315: extern volatile INDF1bits_t INDF1bits @ 0xFE7;
[; ;pic18f26k22.h: 16324: extern volatile unsigned char WREG @ 0xFE8;
"16326
[; ;pic18f26k22.h: 16326: asm("WREG equ 0FE8h");
[; <" WREG equ 0FE8h ;# ">
[; ;pic18f26k22.h: 16334: typedef union {
[; ;pic18f26k22.h: 16335: struct {
[; ;pic18f26k22.h: 16336: unsigned WREG :8;
[; ;pic18f26k22.h: 16337: };
[; ;pic18f26k22.h: 16338: } WREGbits_t;
[; ;pic18f26k22.h: 16339: extern volatile WREGbits_t WREGbits @ 0xFE8;
[; ;pic18f26k22.h: 16347: typedef union {
[; ;pic18f26k22.h: 16348: struct {
[; ;pic18f26k22.h: 16349: unsigned WREG :8;
[; ;pic18f26k22.h: 16350: };
[; ;pic18f26k22.h: 16351: } Wbits_t;
[; ;pic18f26k22.h: 16352: extern volatile Wbits_t Wbits @ 0xFE8;
[; ;pic18f26k22.h: 16361: extern volatile unsigned short FSR0 @ 0xFE9;
"16363
[; ;pic18f26k22.h: 16363: asm("FSR0 equ 0FE9h");
[; <" FSR0 equ 0FE9h ;# ">
[; ;pic18f26k22.h: 16367: extern volatile unsigned char FSR0L @ 0xFE9;
"16369
[; ;pic18f26k22.h: 16369: asm("FSR0L equ 0FE9h");
[; <" FSR0L equ 0FE9h ;# ">
[; ;pic18f26k22.h: 16372: typedef union {
[; ;pic18f26k22.h: 16373: struct {
[; ;pic18f26k22.h: 16374: unsigned FSR0L :8;
[; ;pic18f26k22.h: 16375: };
[; ;pic18f26k22.h: 16376: } FSR0Lbits_t;
[; ;pic18f26k22.h: 16377: extern volatile FSR0Lbits_t FSR0Lbits @ 0xFE9;
[; ;pic18f26k22.h: 16386: extern volatile unsigned char FSR0H @ 0xFEA;
"16388
[; ;pic18f26k22.h: 16388: asm("FSR0H equ 0FEAh");
[; <" FSR0H equ 0FEAh ;# ">
[; ;pic18f26k22.h: 16392: extern volatile unsigned char PLUSW0 @ 0xFEB;
"16394
[; ;pic18f26k22.h: 16394: asm("PLUSW0 equ 0FEBh");
[; <" PLUSW0 equ 0FEBh ;# ">
[; ;pic18f26k22.h: 16397: typedef union {
[; ;pic18f26k22.h: 16398: struct {
[; ;pic18f26k22.h: 16399: unsigned PLUSW0 :8;
[; ;pic18f26k22.h: 16400: };
[; ;pic18f26k22.h: 16401: } PLUSW0bits_t;
[; ;pic18f26k22.h: 16402: extern volatile PLUSW0bits_t PLUSW0bits @ 0xFEB;
[; ;pic18f26k22.h: 16411: extern volatile unsigned char PREINC0 @ 0xFEC;
"16413
[; ;pic18f26k22.h: 16413: asm("PREINC0 equ 0FECh");
[; <" PREINC0 equ 0FECh ;# ">
[; ;pic18f26k22.h: 16416: typedef union {
[; ;pic18f26k22.h: 16417: struct {
[; ;pic18f26k22.h: 16418: unsigned PREINC0 :8;
[; ;pic18f26k22.h: 16419: };
[; ;pic18f26k22.h: 16420: } PREINC0bits_t;
[; ;pic18f26k22.h: 16421: extern volatile PREINC0bits_t PREINC0bits @ 0xFEC;
[; ;pic18f26k22.h: 16430: extern volatile unsigned char POSTDEC0 @ 0xFED;
"16432
[; ;pic18f26k22.h: 16432: asm("POSTDEC0 equ 0FEDh");
[; <" POSTDEC0 equ 0FEDh ;# ">
[; ;pic18f26k22.h: 16435: typedef union {
[; ;pic18f26k22.h: 16436: struct {
[; ;pic18f26k22.h: 16437: unsigned POSTDEC0 :8;
[; ;pic18f26k22.h: 16438: };
[; ;pic18f26k22.h: 16439: } POSTDEC0bits_t;
[; ;pic18f26k22.h: 16440: extern volatile POSTDEC0bits_t POSTDEC0bits @ 0xFED;
[; ;pic18f26k22.h: 16449: extern volatile unsigned char POSTINC0 @ 0xFEE;
"16451
[; ;pic18f26k22.h: 16451: asm("POSTINC0 equ 0FEEh");
[; <" POSTINC0 equ 0FEEh ;# ">
[; ;pic18f26k22.h: 16454: typedef union {
[; ;pic18f26k22.h: 16455: struct {
[; ;pic18f26k22.h: 16456: unsigned POSTINC0 :8;
[; ;pic18f26k22.h: 16457: };
[; ;pic18f26k22.h: 16458: } POSTINC0bits_t;
[; ;pic18f26k22.h: 16459: extern volatile POSTINC0bits_t POSTINC0bits @ 0xFEE;
[; ;pic18f26k22.h: 16468: extern volatile unsigned char INDF0 @ 0xFEF;
"16470
[; ;pic18f26k22.h: 16470: asm("INDF0 equ 0FEFh");
[; <" INDF0 equ 0FEFh ;# ">
[; ;pic18f26k22.h: 16473: typedef union {
[; ;pic18f26k22.h: 16474: struct {
[; ;pic18f26k22.h: 16475: unsigned INDF0 :8;
[; ;pic18f26k22.h: 16476: };
[; ;pic18f26k22.h: 16477: } INDF0bits_t;
[; ;pic18f26k22.h: 16478: extern volatile INDF0bits_t INDF0bits @ 0xFEF;
[; ;pic18f26k22.h: 16487: extern volatile unsigned char INTCON3 @ 0xFF0;
"16489
[; ;pic18f26k22.h: 16489: asm("INTCON3 equ 0FF0h");
[; <" INTCON3 equ 0FF0h ;# ">
[; ;pic18f26k22.h: 16492: typedef union {
[; ;pic18f26k22.h: 16493: struct {
[; ;pic18f26k22.h: 16494: unsigned INT1IF :1;
[; ;pic18f26k22.h: 16495: unsigned INT2IF :1;
[; ;pic18f26k22.h: 16496: unsigned :1;
[; ;pic18f26k22.h: 16497: unsigned INT1IE :1;
[; ;pic18f26k22.h: 16498: unsigned INT2IE :1;
[; ;pic18f26k22.h: 16499: unsigned :1;
[; ;pic18f26k22.h: 16500: unsigned INT1IP :1;
[; ;pic18f26k22.h: 16501: unsigned INT2IP :1;
[; ;pic18f26k22.h: 16502: };
[; ;pic18f26k22.h: 16503: struct {
[; ;pic18f26k22.h: 16504: unsigned INT1F :1;
[; ;pic18f26k22.h: 16505: unsigned INT2F :1;
[; ;pic18f26k22.h: 16506: unsigned :1;
[; ;pic18f26k22.h: 16507: unsigned INT1E :1;
[; ;pic18f26k22.h: 16508: unsigned INT2E :1;
[; ;pic18f26k22.h: 16509: unsigned :1;
[; ;pic18f26k22.h: 16510: unsigned INT1P :1;
[; ;pic18f26k22.h: 16511: unsigned INT2P :1;
[; ;pic18f26k22.h: 16512: };
[; ;pic18f26k22.h: 16513: } INTCON3bits_t;
[; ;pic18f26k22.h: 16514: extern volatile INTCON3bits_t INTCON3bits @ 0xFF0;
[; ;pic18f26k22.h: 16578: extern volatile unsigned char INTCON2 @ 0xFF1;
"16580
[; ;pic18f26k22.h: 16580: asm("INTCON2 equ 0FF1h");
[; <" INTCON2 equ 0FF1h ;# ">
[; ;pic18f26k22.h: 16583: typedef union {
[; ;pic18f26k22.h: 16584: struct {
[; ;pic18f26k22.h: 16585: unsigned :7;
[; ;pic18f26k22.h: 16586: unsigned NOT_RBPU :1;
[; ;pic18f26k22.h: 16587: };
[; ;pic18f26k22.h: 16588: struct {
[; ;pic18f26k22.h: 16589: unsigned RBIP :1;
[; ;pic18f26k22.h: 16590: unsigned :1;
[; ;pic18f26k22.h: 16591: unsigned TMR0IP :1;
[; ;pic18f26k22.h: 16592: unsigned :1;
[; ;pic18f26k22.h: 16593: unsigned INTEDG2 :1;
[; ;pic18f26k22.h: 16594: unsigned INTEDG1 :1;
[; ;pic18f26k22.h: 16595: unsigned INTEDG0 :1;
[; ;pic18f26k22.h: 16596: unsigned nRBPU :1;
[; ;pic18f26k22.h: 16597: };
[; ;pic18f26k22.h: 16598: struct {
[; ;pic18f26k22.h: 16599: unsigned :7;
[; ;pic18f26k22.h: 16600: unsigned RBPU :1;
[; ;pic18f26k22.h: 16601: };
[; ;pic18f26k22.h: 16602: } INTCON2bits_t;
[; ;pic18f26k22.h: 16603: extern volatile INTCON2bits_t INTCON2bits @ 0xFF1;
[; ;pic18f26k22.h: 16647: extern volatile unsigned char INTCON @ 0xFF2;
"16649
[; ;pic18f26k22.h: 16649: asm("INTCON equ 0FF2h");
[; <" INTCON equ 0FF2h ;# ">
[; ;pic18f26k22.h: 16652: typedef union {
[; ;pic18f26k22.h: 16653: struct {
[; ;pic18f26k22.h: 16654: unsigned RBIF :1;
[; ;pic18f26k22.h: 16655: unsigned INT0IF :1;
[; ;pic18f26k22.h: 16656: unsigned TMR0IF :1;
[; ;pic18f26k22.h: 16657: unsigned RBIE :1;
[; ;pic18f26k22.h: 16658: unsigned INT0IE :1;
[; ;pic18f26k22.h: 16659: unsigned TMR0IE :1;
[; ;pic18f26k22.h: 16660: unsigned PEIE_GIEL :1;
[; ;pic18f26k22.h: 16661: unsigned GIE_GIEH :1;
[; ;pic18f26k22.h: 16662: };
[; ;pic18f26k22.h: 16663: struct {
[; ;pic18f26k22.h: 16664: unsigned :1;
[; ;pic18f26k22.h: 16665: unsigned INT0F :1;
[; ;pic18f26k22.h: 16666: unsigned T0IF :1;
[; ;pic18f26k22.h: 16667: unsigned :1;
[; ;pic18f26k22.h: 16668: unsigned INT0E :1;
[; ;pic18f26k22.h: 16669: unsigned T0IE :1;
[; ;pic18f26k22.h: 16670: unsigned PEIE :1;
[; ;pic18f26k22.h: 16671: unsigned GIE :1;
[; ;pic18f26k22.h: 16672: };
[; ;pic18f26k22.h: 16673: struct {
[; ;pic18f26k22.h: 16674: unsigned :6;
[; ;pic18f26k22.h: 16675: unsigned GIEL :1;
[; ;pic18f26k22.h: 16676: unsigned GIEH :1;
[; ;pic18f26k22.h: 16677: };
[; ;pic18f26k22.h: 16678: } INTCONbits_t;
[; ;pic18f26k22.h: 16679: extern volatile INTCONbits_t INTCONbits @ 0xFF2;
[; ;pic18f26k22.h: 16763: extern volatile unsigned short PROD @ 0xFF3;
"16765
[; ;pic18f26k22.h: 16765: asm("PROD equ 0FF3h");
[; <" PROD equ 0FF3h ;# ">
[; ;pic18f26k22.h: 16769: extern volatile unsigned char PRODL @ 0xFF3;
"16771
[; ;pic18f26k22.h: 16771: asm("PRODL equ 0FF3h");
[; <" PRODL equ 0FF3h ;# ">
[; ;pic18f26k22.h: 16774: typedef union {
[; ;pic18f26k22.h: 16775: struct {
[; ;pic18f26k22.h: 16776: unsigned PRODL :8;
[; ;pic18f26k22.h: 16777: };
[; ;pic18f26k22.h: 16778: } PRODLbits_t;
[; ;pic18f26k22.h: 16779: extern volatile PRODLbits_t PRODLbits @ 0xFF3;
[; ;pic18f26k22.h: 16788: extern volatile unsigned char PRODH @ 0xFF4;
"16790
[; ;pic18f26k22.h: 16790: asm("PRODH equ 0FF4h");
[; <" PRODH equ 0FF4h ;# ">
[; ;pic18f26k22.h: 16793: typedef union {
[; ;pic18f26k22.h: 16794: struct {
[; ;pic18f26k22.h: 16795: unsigned PRODH :8;
[; ;pic18f26k22.h: 16796: };
[; ;pic18f26k22.h: 16797: } PRODHbits_t;
[; ;pic18f26k22.h: 16798: extern volatile PRODHbits_t PRODHbits @ 0xFF4;
[; ;pic18f26k22.h: 16807: extern volatile unsigned char TABLAT @ 0xFF5;
"16809
[; ;pic18f26k22.h: 16809: asm("TABLAT equ 0FF5h");
[; <" TABLAT equ 0FF5h ;# ">
[; ;pic18f26k22.h: 16812: typedef union {
[; ;pic18f26k22.h: 16813: struct {
[; ;pic18f26k22.h: 16814: unsigned TABLAT :8;
[; ;pic18f26k22.h: 16815: };
[; ;pic18f26k22.h: 16816: } TABLATbits_t;
[; ;pic18f26k22.h: 16817: extern volatile TABLATbits_t TABLATbits @ 0xFF5;
[; ;pic18f26k22.h: 16827: extern volatile unsigned short long TBLPTR @ 0xFF6;
"16830
[; ;pic18f26k22.h: 16830: asm("TBLPTR equ 0FF6h");
[; <" TBLPTR equ 0FF6h ;# ">
[; ;pic18f26k22.h: 16834: extern volatile unsigned char TBLPTRL @ 0xFF6;
"16836
[; ;pic18f26k22.h: 16836: asm("TBLPTRL equ 0FF6h");
[; <" TBLPTRL equ 0FF6h ;# ">
[; ;pic18f26k22.h: 16839: typedef union {
[; ;pic18f26k22.h: 16840: struct {
[; ;pic18f26k22.h: 16841: unsigned TBLPTRL :8;
[; ;pic18f26k22.h: 16842: };
[; ;pic18f26k22.h: 16843: } TBLPTRLbits_t;
[; ;pic18f26k22.h: 16844: extern volatile TBLPTRLbits_t TBLPTRLbits @ 0xFF6;
[; ;pic18f26k22.h: 16853: extern volatile unsigned char TBLPTRH @ 0xFF7;
"16855
[; ;pic18f26k22.h: 16855: asm("TBLPTRH equ 0FF7h");
[; <" TBLPTRH equ 0FF7h ;# ">
[; ;pic18f26k22.h: 16858: typedef union {
[; ;pic18f26k22.h: 16859: struct {
[; ;pic18f26k22.h: 16860: unsigned TBLPTRH :8;
[; ;pic18f26k22.h: 16861: };
[; ;pic18f26k22.h: 16862: } TBLPTRHbits_t;
[; ;pic18f26k22.h: 16863: extern volatile TBLPTRHbits_t TBLPTRHbits @ 0xFF7;
[; ;pic18f26k22.h: 16872: extern volatile unsigned char TBLPTRU @ 0xFF8;
"16874
[; ;pic18f26k22.h: 16874: asm("TBLPTRU equ 0FF8h");
[; <" TBLPTRU equ 0FF8h ;# ">
[; ;pic18f26k22.h: 16877: typedef union {
[; ;pic18f26k22.h: 16878: struct {
[; ;pic18f26k22.h: 16879: unsigned TBLPTRU :6;
[; ;pic18f26k22.h: 16880: };
[; ;pic18f26k22.h: 16881: struct {
[; ;pic18f26k22.h: 16882: unsigned :5;
[; ;pic18f26k22.h: 16883: unsigned ACSS :1;
[; ;pic18f26k22.h: 16884: };
[; ;pic18f26k22.h: 16885: } TBLPTRUbits_t;
[; ;pic18f26k22.h: 16886: extern volatile TBLPTRUbits_t TBLPTRUbits @ 0xFF8;
[; ;pic18f26k22.h: 16901: extern volatile unsigned short long PCLAT @ 0xFF9;
"16904
[; ;pic18f26k22.h: 16904: asm("PCLAT equ 0FF9h");
[; <" PCLAT equ 0FF9h ;# ">
[; ;pic18f26k22.h: 16908: extern volatile unsigned short long PC @ 0xFF9;
"16911
[; ;pic18f26k22.h: 16911: asm("PC equ 0FF9h");
[; <" PC equ 0FF9h ;# ">
[; ;pic18f26k22.h: 16915: extern volatile unsigned char PCL @ 0xFF9;
"16917
[; ;pic18f26k22.h: 16917: asm("PCL equ 0FF9h");
[; <" PCL equ 0FF9h ;# ">
[; ;pic18f26k22.h: 16920: typedef union {
[; ;pic18f26k22.h: 16921: struct {
[; ;pic18f26k22.h: 16922: unsigned PCL :8;
[; ;pic18f26k22.h: 16923: };
[; ;pic18f26k22.h: 16924: } PCLbits_t;
[; ;pic18f26k22.h: 16925: extern volatile PCLbits_t PCLbits @ 0xFF9;
[; ;pic18f26k22.h: 16934: extern volatile unsigned char PCLATH @ 0xFFA;
"16936
[; ;pic18f26k22.h: 16936: asm("PCLATH equ 0FFAh");
[; <" PCLATH equ 0FFAh ;# ">
[; ;pic18f26k22.h: 16939: typedef union {
[; ;pic18f26k22.h: 16940: struct {
[; ;pic18f26k22.h: 16941: unsigned PCH :8;
[; ;pic18f26k22.h: 16942: };
[; ;pic18f26k22.h: 16943: } PCLATHbits_t;
[; ;pic18f26k22.h: 16944: extern volatile PCLATHbits_t PCLATHbits @ 0xFFA;
[; ;pic18f26k22.h: 16953: extern volatile unsigned char PCLATU @ 0xFFB;
"16955
[; ;pic18f26k22.h: 16955: asm("PCLATU equ 0FFBh");
[; <" PCLATU equ 0FFBh ;# ">
[; ;pic18f26k22.h: 16959: extern volatile unsigned char STKPTR @ 0xFFC;
"16961
[; ;pic18f26k22.h: 16961: asm("STKPTR equ 0FFCh");
[; <" STKPTR equ 0FFCh ;# ">
[; ;pic18f26k22.h: 16964: typedef union {
[; ;pic18f26k22.h: 16965: struct {
[; ;pic18f26k22.h: 16966: unsigned STKPTR :5;
[; ;pic18f26k22.h: 16967: unsigned :1;
[; ;pic18f26k22.h: 16968: unsigned STKUNF :1;
[; ;pic18f26k22.h: 16969: unsigned STKFUL :1;
[; ;pic18f26k22.h: 16970: };
[; ;pic18f26k22.h: 16971: struct {
[; ;pic18f26k22.h: 16972: unsigned STKPTR0 :1;
[; ;pic18f26k22.h: 16973: unsigned STKPTR1 :1;
[; ;pic18f26k22.h: 16974: unsigned STKPTR2 :1;
[; ;pic18f26k22.h: 16975: unsigned STKPTR3 :1;
[; ;pic18f26k22.h: 16976: unsigned STKPTR4 :1;
[; ;pic18f26k22.h: 16977: unsigned :2;
[; ;pic18f26k22.h: 16978: unsigned STKOVF :1;
[; ;pic18f26k22.h: 16979: };
[; ;pic18f26k22.h: 16980: struct {
[; ;pic18f26k22.h: 16981: unsigned SP0 :1;
[; ;pic18f26k22.h: 16982: unsigned SP1 :1;
[; ;pic18f26k22.h: 16983: unsigned SP2 :1;
[; ;pic18f26k22.h: 16984: unsigned SP3 :1;
[; ;pic18f26k22.h: 16985: unsigned SP4 :1;
[; ;pic18f26k22.h: 16986: };
[; ;pic18f26k22.h: 16987: } STKPTRbits_t;
[; ;pic18f26k22.h: 16988: extern volatile STKPTRbits_t STKPTRbits @ 0xFFC;
[; ;pic18f26k22.h: 17063: extern volatile unsigned short long TOS @ 0xFFD;
"17066
[; ;pic18f26k22.h: 17066: asm("TOS equ 0FFDh");
[; <" TOS equ 0FFDh ;# ">
[; ;pic18f26k22.h: 17070: extern volatile unsigned char TOSL @ 0xFFD;
"17072
[; ;pic18f26k22.h: 17072: asm("TOSL equ 0FFDh");
[; <" TOSL equ 0FFDh ;# ">
[; ;pic18f26k22.h: 17075: typedef union {
[; ;pic18f26k22.h: 17076: struct {
[; ;pic18f26k22.h: 17077: unsigned TOSL :8;
[; ;pic18f26k22.h: 17078: };
[; ;pic18f26k22.h: 17079: } TOSLbits_t;
[; ;pic18f26k22.h: 17080: extern volatile TOSLbits_t TOSLbits @ 0xFFD;
[; ;pic18f26k22.h: 17089: extern volatile unsigned char TOSH @ 0xFFE;
"17091
[; ;pic18f26k22.h: 17091: asm("TOSH equ 0FFEh");
[; <" TOSH equ 0FFEh ;# ">
[; ;pic18f26k22.h: 17094: typedef union {
[; ;pic18f26k22.h: 17095: struct {
[; ;pic18f26k22.h: 17096: unsigned TOSH :8;
[; ;pic18f26k22.h: 17097: };
[; ;pic18f26k22.h: 17098: } TOSHbits_t;
[; ;pic18f26k22.h: 17099: extern volatile TOSHbits_t TOSHbits @ 0xFFE;
[; ;pic18f26k22.h: 17108: extern volatile unsigned char TOSU @ 0xFFF;
"17110
[; ;pic18f26k22.h: 17110: asm("TOSU equ 0FFFh");
[; <" TOSU equ 0FFFh ;# ">
[; ;pic18f26k22.h: 17120: extern volatile __bit ABDEN1 @ (((unsigned) &BAUDCON1)*8) + 0;
[; ;pic18f26k22.h: 17122: extern volatile __bit ABDEN2 @ (((unsigned) &BAUDCON2)*8) + 0;
[; ;pic18f26k22.h: 17124: extern volatile __bit ABDOVF1 @ (((unsigned) &BAUDCON1)*8) + 7;
[; ;pic18f26k22.h: 17126: extern volatile __bit ABDOVF2 @ (((unsigned) &BAUDCON2)*8) + 7;
[; ;pic18f26k22.h: 17128: extern volatile __bit ACKDT1 @ (((unsigned) &SSP1CON2)*8) + 5;
[; ;pic18f26k22.h: 17130: extern volatile __bit ACKDT2 @ (((unsigned) &SSP2CON2)*8) + 5;
[; ;pic18f26k22.h: 17132: extern volatile __bit ACKEN1 @ (((unsigned) &SSP1CON2)*8) + 4;
[; ;pic18f26k22.h: 17134: extern volatile __bit ACKEN2 @ (((unsigned) &SSP2CON2)*8) + 4;
[; ;pic18f26k22.h: 17136: extern volatile __bit ACKSTAT1 @ (((unsigned) &SSP1CON2)*8) + 6;
[; ;pic18f26k22.h: 17138: extern volatile __bit ACKSTAT2 @ (((unsigned) &SSP2CON2)*8) + 6;
[; ;pic18f26k22.h: 17140: extern volatile __bit ACQT0 @ (((unsigned) &ADCON2)*8) + 3;
[; ;pic18f26k22.h: 17142: extern volatile __bit ACQT1 @ (((unsigned) &ADCON2)*8) + 4;
[; ;pic18f26k22.h: 17144: extern volatile __bit ACQT2 @ (((unsigned) &ADCON2)*8) + 5;
[; ;pic18f26k22.h: 17146: extern volatile __bit ACSS @ (((unsigned) &TBLPTRU)*8) + 5;
[; ;pic18f26k22.h: 17148: extern volatile __bit ADCMD @ (((unsigned) &PMD2)*8) + 0;
[; ;pic18f26k22.h: 17150: extern volatile __bit ADCS0 @ (((unsigned) &ADCON2)*8) + 0;
[; ;pic18f26k22.h: 17152: extern volatile __bit ADCS1 @ (((unsigned) &ADCON2)*8) + 1;
[; ;pic18f26k22.h: 17154: extern volatile __bit ADCS2 @ (((unsigned) &ADCON2)*8) + 2;
[; ;pic18f26k22.h: 17156: extern volatile __bit ADDEN1 @ (((unsigned) &RCSTA1)*8) + 3;
[; ;pic18f26k22.h: 17158: extern volatile __bit ADDEN2 @ (((unsigned) &RCSTA2)*8) + 3;
[; ;pic18f26k22.h: 17160: extern volatile __bit ADFM @ (((unsigned) &ADCON2)*8) + 7;
[; ;pic18f26k22.h: 17162: extern volatile __bit ADIE @ (((unsigned) &PIE1)*8) + 6;
[; ;pic18f26k22.h: 17164: extern volatile __bit ADIF @ (((unsigned) &PIR1)*8) + 6;
[; ;pic18f26k22.h: 17166: extern volatile __bit ADIP @ (((unsigned) &IPR1)*8) + 6;
[; ;pic18f26k22.h: 17168: extern volatile __bit ADMSK1 @ (((unsigned) &SSP1CON2)*8) + 1;
[; ;pic18f26k22.h: 17170: extern volatile __bit ADMSK11 @ (((unsigned) &SSP1CON2)*8) + 1;
[; ;pic18f26k22.h: 17172: extern volatile __bit ADMSK12 @ (((unsigned) &SSP2CON2)*8) + 1;
[; ;pic18f26k22.h: 17174: extern volatile __bit ADMSK2 @ (((unsigned) &SSP1CON2)*8) + 2;
[; ;pic18f26k22.h: 17176: extern volatile __bit ADMSK21 @ (((unsigned) &SSP1CON2)*8) + 2;
[; ;pic18f26k22.h: 17178: extern volatile __bit ADMSK22 @ (((unsigned) &SSP2CON2)*8) + 2;
[; ;pic18f26k22.h: 17180: extern volatile __bit ADMSK3 @ (((unsigned) &SSP1CON2)*8) + 3;
[; ;pic18f26k22.h: 17182: extern volatile __bit ADMSK31 @ (((unsigned) &SSP1CON2)*8) + 3;
[; ;pic18f26k22.h: 17184: extern volatile __bit ADMSK32 @ (((unsigned) &SSP2CON2)*8) + 3;
[; ;pic18f26k22.h: 17186: extern volatile __bit ADMSK4 @ (((unsigned) &SSP1CON2)*8) + 4;
[; ;pic18f26k22.h: 17188: extern volatile __bit ADMSK41 @ (((unsigned) &SSP1CON2)*8) + 4;
[; ;pic18f26k22.h: 17190: extern volatile __bit ADMSK42 @ (((unsigned) &SSP2CON2)*8) + 4;
[; ;pic18f26k22.h: 17192: extern volatile __bit ADMSK5 @ (((unsigned) &SSP1CON2)*8) + 5;
[; ;pic18f26k22.h: 17194: extern volatile __bit ADMSK51 @ (((unsigned) &SSP1CON2)*8) + 5;
[; ;pic18f26k22.h: 17196: extern volatile __bit ADMSK52 @ (((unsigned) &SSP2CON2)*8) + 5;
[; ;pic18f26k22.h: 17198: extern volatile __bit ADON @ (((unsigned) &ADCON0)*8) + 0;
[; ;pic18f26k22.h: 17200: extern volatile __bit AN0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f26k22.h: 17202: extern volatile __bit AN1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f26k22.h: 17204: extern volatile __bit AN10 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f26k22.h: 17206: extern volatile __bit AN11 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f26k22.h: 17208: extern volatile __bit AN12 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f26k22.h: 17210: extern volatile __bit AN13 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f26k22.h: 17212: extern volatile __bit AN14 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f26k22.h: 17214: extern volatile __bit AN15 @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f26k22.h: 17216: extern volatile __bit AN16 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f26k22.h: 17218: extern volatile __bit AN17 @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f26k22.h: 17220: extern volatile __bit AN18 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f26k22.h: 17222: extern volatile __bit AN19 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f26k22.h: 17224: extern volatile __bit AN2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f26k22.h: 17226: extern volatile __bit AN3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f26k22.h: 17228: extern volatile __bit AN4 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f26k22.h: 17230: extern volatile __bit AN8 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f26k22.h: 17232: extern volatile __bit AN9 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f26k22.h: 17234: extern volatile __bit ANSA0 @ (((unsigned) &ANSELA)*8) + 0;
[; ;pic18f26k22.h: 17236: extern volatile __bit ANSA1 @ (((unsigned) &ANSELA)*8) + 1;
[; ;pic18f26k22.h: 17238: extern volatile __bit ANSA2 @ (((unsigned) &ANSELA)*8) + 2;
[; ;pic18f26k22.h: 17240: extern volatile __bit ANSA3 @ (((unsigned) &ANSELA)*8) + 3;
[; ;pic18f26k22.h: 17242: extern volatile __bit ANSA5 @ (((unsigned) &ANSELA)*8) + 5;
[; ;pic18f26k22.h: 17244: extern volatile __bit ANSB0 @ (((unsigned) &ANSELB)*8) + 0;
[; ;pic18f26k22.h: 17246: extern volatile __bit ANSB1 @ (((unsigned) &ANSELB)*8) + 1;
[; ;pic18f26k22.h: 17248: extern volatile __bit ANSB2 @ (((unsigned) &ANSELB)*8) + 2;
[; ;pic18f26k22.h: 17250: extern volatile __bit ANSB3 @ (((unsigned) &ANSELB)*8) + 3;
[; ;pic18f26k22.h: 17252: extern volatile __bit ANSB4 @ (((unsigned) &ANSELB)*8) + 4;
[; ;pic18f26k22.h: 17254: extern volatile __bit ANSB5 @ (((unsigned) &ANSELB)*8) + 5;
[; ;pic18f26k22.h: 17256: extern volatile __bit ANSC2 @ (((unsigned) &ANSELC)*8) + 2;
[; ;pic18f26k22.h: 17258: extern volatile __bit ANSC3 @ (((unsigned) &ANSELC)*8) + 3;
[; ;pic18f26k22.h: 17260: extern volatile __bit ANSC4 @ (((unsigned) &ANSELC)*8) + 4;
[; ;pic18f26k22.h: 17262: extern volatile __bit ANSC5 @ (((unsigned) &ANSELC)*8) + 5;
[; ;pic18f26k22.h: 17264: extern volatile __bit ANSC6 @ (((unsigned) &ANSELC)*8) + 6;
[; ;pic18f26k22.h: 17266: extern volatile __bit ANSC7 @ (((unsigned) &ANSELC)*8) + 7;
[; ;pic18f26k22.h: 17268: extern volatile __bit BCL1IE @ (((unsigned) &PIE2)*8) + 3;
[; ;pic18f26k22.h: 17270: extern volatile __bit BCL1IF @ (((unsigned) &PIR2)*8) + 3;
[; ;pic18f26k22.h: 17272: extern volatile __bit BCL1IP @ (((unsigned) &IPR2)*8) + 3;
[; ;pic18f26k22.h: 17274: extern volatile __bit BCL2IE @ (((unsigned) &PIE3)*8) + 6;
[; ;pic18f26k22.h: 17276: extern volatile __bit BCL2IF @ (((unsigned) &PIR3)*8) + 6;
[; ;pic18f26k22.h: 17278: extern volatile __bit BCL2IP @ (((unsigned) &IPR3)*8) + 6;
[; ;pic18f26k22.h: 17280: extern volatile __bit BCLIE @ (((unsigned) &PIE2)*8) + 3;
[; ;pic18f26k22.h: 17282: extern volatile __bit BCLIF @ (((unsigned) &PIR2)*8) + 3;
[; ;pic18f26k22.h: 17284: extern volatile __bit BCLIP @ (((unsigned) &IPR2)*8) + 3;
[; ;pic18f26k22.h: 17286: extern volatile __bit BF1 @ (((unsigned) &SSP1STAT)*8) + 0;
[; ;pic18f26k22.h: 17288: extern volatile __bit BF2 @ (((unsigned) &SSP2STAT)*8) + 0;
[; ;pic18f26k22.h: 17290: extern volatile __bit BGST @ (((unsigned) &HLVDCON)*8) + 5;
[; ;pic18f26k22.h: 17292: extern volatile __bit BGVST @ (((unsigned) &HLVDCON)*8) + 6;
[; ;pic18f26k22.h: 17294: extern volatile __bit BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f26k22.h: 17296: extern volatile __bit BRG161 @ (((unsigned) &BAUDCON1)*8) + 3;
[; ;pic18f26k22.h: 17298: extern volatile __bit BRG162 @ (((unsigned) &BAUDCON2)*8) + 3;
[; ;pic18f26k22.h: 17300: extern volatile __bit BRGH1 @ (((unsigned) &TXSTA1)*8) + 2;
[; ;pic18f26k22.h: 17302: extern volatile __bit BRGH2 @ (((unsigned) &TXSTA2)*8) + 2;
[; ;pic18f26k22.h: 17304: extern volatile __bit C12IN0M @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f26k22.h: 17306: extern volatile __bit C12IN0N @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f26k22.h: 17308: extern volatile __bit C12IN1M @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f26k22.h: 17310: extern volatile __bit C12IN1N @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f26k22.h: 17312: extern volatile __bit C12IN2M @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f26k22.h: 17314: extern volatile __bit C12IN2N @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f26k22.h: 17316: extern volatile __bit C12IN3M @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f26k22.h: 17318: extern volatile __bit C12IN3N @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f26k22.h: 17320: extern volatile __bit C1CH0 @ (((unsigned) &CM1CON0)*8) + 0;
[; ;pic18f26k22.h: 17322: extern volatile __bit C1CH1 @ (((unsigned) &CM1CON0)*8) + 1;
[; ;pic18f26k22.h: 17324: extern volatile __bit C1HYS @ (((unsigned) &CM2CON1)*8) + 3;
[; ;pic18f26k22.h: 17326: extern volatile __bit C1IE @ (((unsigned) &PIE2)*8) + 6;
[; ;pic18f26k22.h: 17328: extern volatile __bit C1IF @ (((unsigned) &PIR2)*8) + 6;
[; ;pic18f26k22.h: 17330: extern volatile __bit C1INP @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f26k22.h: 17332: extern volatile __bit C1IP @ (((unsigned) &IPR2)*8) + 6;
[; ;pic18f26k22.h: 17334: extern volatile __bit C1OE @ (((unsigned) &CM1CON0)*8) + 5;
[; ;pic18f26k22.h: 17336: extern volatile __bit C1ON @ (((unsigned) &CM1CON0)*8) + 7;
[; ;pic18f26k22.h: 17338: extern volatile __bit C1POL @ (((unsigned) &CM1CON0)*8) + 4;
[; ;pic18f26k22.h: 17340: extern volatile __bit C1R @ (((unsigned) &CM1CON0)*8) + 2;
[; ;pic18f26k22.h: 17342: extern volatile __bit C1RSEL @ (((unsigned) &CM2CON1)*8) + 5;
[; ;pic18f26k22.h: 17344: extern volatile __bit C1SP @ (((unsigned) &CM1CON0)*8) + 3;
[; ;pic18f26k22.h: 17346: extern volatile __bit C1SYNC @ (((unsigned) &CM2CON1)*8) + 1;
[; ;pic18f26k22.h: 17348: extern volatile __bit C1TSEL0 @ (((unsigned) &CCPTMRS0)*8) + 0;
[; ;pic18f26k22.h: 17350: extern volatile __bit C1TSEL1 @ (((unsigned) &CCPTMRS0)*8) + 1;
[; ;pic18f26k22.h: 17352: extern volatile __bit C2CH0 @ (((unsigned) &CM2CON0)*8) + 0;
[; ;pic18f26k22.h: 17354: extern volatile __bit C2CH1 @ (((unsigned) &CM2CON0)*8) + 1;
[; ;pic18f26k22.h: 17356: extern volatile __bit C2HYS @ (((unsigned) &CM2CON1)*8) + 2;
[; ;pic18f26k22.h: 17358: extern volatile __bit C2IE @ (((unsigned) &PIE2)*8) + 5;
[; ;pic18f26k22.h: 17360: extern volatile __bit C2IF @ (((unsigned) &PIR2)*8) + 5;
[; ;pic18f26k22.h: 17362: extern volatile __bit C2INP @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f26k22.h: 17364: extern volatile __bit C2IP @ (((unsigned) &IPR2)*8) + 5;
[; ;pic18f26k22.h: 17366: extern volatile __bit C2OE @ (((unsigned) &CM2CON0)*8) + 5;
[; ;pic18f26k22.h: 17368: extern volatile __bit C2ON @ (((unsigned) &CM2CON0)*8) + 7;
[; ;pic18f26k22.h: 17370: extern volatile __bit C2POL @ (((unsigned) &CM2CON0)*8) + 4;
[; ;pic18f26k22.h: 17372: extern volatile __bit C2R @ (((unsigned) &CM2CON0)*8) + 2;
[; ;pic18f26k22.h: 17374: extern volatile __bit C2RSEL @ (((unsigned) &CM2CON1)*8) + 4;
[; ;pic18f26k22.h: 17376: extern volatile __bit C2SP @ (((unsigned) &CM2CON0)*8) + 3;
[; ;pic18f26k22.h: 17378: extern volatile __bit C2SYNC @ (((unsigned) &CM2CON1)*8) + 0;
[; ;pic18f26k22.h: 17380: extern volatile __bit C2TSEL0 @ (((unsigned) &CCPTMRS0)*8) + 3;
[; ;pic18f26k22.h: 17382: extern volatile __bit C2TSEL1 @ (((unsigned) &CCPTMRS0)*8) + 4;
[; ;pic18f26k22.h: 17384: extern volatile __bit C3TSEL0 @ (((unsigned) &CCPTMRS0)*8) + 6;
[; ;pic18f26k22.h: 17386: extern volatile __bit C3TSEL1 @ (((unsigned) &CCPTMRS0)*8) + 7;
[; ;pic18f26k22.h: 17388: extern volatile __bit C4TSEL0 @ (((unsigned) &CCPTMRS1)*8) + 0;
[; ;pic18f26k22.h: 17390: extern volatile __bit C4TSEL1 @ (((unsigned) &CCPTMRS1)*8) + 1;
[; ;pic18f26k22.h: 17392: extern volatile __bit C5TSEL0 @ (((unsigned) &CCPTMRS1)*8) + 2;
[; ;pic18f26k22.h: 17394: extern volatile __bit C5TSEL1 @ (((unsigned) &CCPTMRS1)*8) + 3;
[; ;pic18f26k22.h: 17396: extern volatile __bit CARRY @ (((unsigned) &STATUS)*8) + 0;
[; ;pic18f26k22.h: 17398: extern volatile __bit CCH0 @ (((unsigned) &CM1CON0)*8) + 0;
[; ;pic18f26k22.h: 17400: extern volatile __bit CCH01 @ (((unsigned) &CM1CON0)*8) + 0;
[; ;pic18f26k22.h: 17402: extern volatile __bit CCH02 @ (((unsigned) &CM2CON0)*8) + 0;
[; ;pic18f26k22.h: 17404: extern volatile __bit CCH05 @ (((unsigned) &IPR5)*8) + 0;
[; ;pic18f26k22.h: 17406: extern volatile __bit CCH1 @ (((unsigned) &CM1CON0)*8) + 1;
[; ;pic18f26k22.h: 17408: extern volatile __bit CCH11 @ (((unsigned) &CM1CON0)*8) + 1;
[; ;pic18f26k22.h: 17410: extern volatile __bit CCH12 @ (((unsigned) &CM2CON0)*8) + 1;
[; ;pic18f26k22.h: 17412: extern volatile __bit CCH15 @ (((unsigned) &IPR5)*8) + 1;
[; ;pic18f26k22.h: 17414: extern volatile __bit CCIP3IP @ (((unsigned) &IPR4)*8) + 0;
[; ;pic18f26k22.h: 17416: extern volatile __bit CCP1 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f26k22.h: 17418: extern volatile __bit CCP1AS0 @ (((unsigned) &ECCP1AS)*8) + 4;
[; ;pic18f26k22.h: 17420: extern volatile __bit CCP1AS1 @ (((unsigned) &ECCP1AS)*8) + 5;
[; ;pic18f26k22.h: 17422: extern volatile __bit CCP1AS2 @ (((unsigned) &ECCP1AS)*8) + 6;
[; ;pic18f26k22.h: 17424: extern volatile __bit CCP1ASE @ (((unsigned) &ECCP1AS)*8) + 7;
[; ;pic18f26k22.h: 17426: extern volatile __bit CCP1IE @ (((unsigned) &PIE1)*8) + 2;
[; ;pic18f26k22.h: 17428: extern volatile __bit CCP1IF @ (((unsigned) &PIR1)*8) + 2;
[; ;pic18f26k22.h: 17430: extern volatile __bit CCP1IP @ (((unsigned) &IPR1)*8) + 2;
[; ;pic18f26k22.h: 17432: extern volatile __bit CCP1M0 @ (((unsigned) &CCP1CON)*8) + 0;
[; ;pic18f26k22.h: 17434: extern volatile __bit CCP1M1 @ (((unsigned) &CCP1CON)*8) + 1;
[; ;pic18f26k22.h: 17436: extern volatile __bit CCP1M2 @ (((unsigned) &CCP1CON)*8) + 2;
[; ;pic18f26k22.h: 17438: extern volatile __bit CCP1M3 @ (((unsigned) &CCP1CON)*8) + 3;
[; ;pic18f26k22.h: 17440: extern volatile __bit CCP1MD @ (((unsigned) &PMD1)*8) + 0;
[; ;pic18f26k22.h: 17442: extern volatile __bit CCP2AS0 @ (((unsigned) &ECCP2AS)*8) + 4;
[; ;pic18f26k22.h: 17444: extern volatile __bit CCP2AS1 @ (((unsigned) &ECCP2AS)*8) + 5;
[; ;pic18f26k22.h: 17446: extern volatile __bit CCP2AS2 @ (((unsigned) &ECCP2AS)*8) + 6;
[; ;pic18f26k22.h: 17448: extern volatile __bit CCP2ASE @ (((unsigned) &ECCP2AS)*8) + 7;
[; ;pic18f26k22.h: 17450: extern volatile __bit CCP2IE @ (((unsigned) &PIE2)*8) + 0;
[; ;pic18f26k22.h: 17452: extern volatile __bit CCP2IF @ (((unsigned) &PIR2)*8) + 0;
[; ;pic18f26k22.h: 17454: extern volatile __bit CCP2IP @ (((unsigned) &IPR2)*8) + 0;
[; ;pic18f26k22.h: 17456: extern volatile __bit CCP2M0 @ (((unsigned) &CCP2CON)*8) + 0;
[; ;pic18f26k22.h: 17458: extern volatile __bit CCP2M1 @ (((unsigned) &CCP2CON)*8) + 1;
[; ;pic18f26k22.h: 17460: extern volatile __bit CCP2M2 @ (((unsigned) &CCP2CON)*8) + 2;
[; ;pic18f26k22.h: 17462: extern volatile __bit CCP2M3 @ (((unsigned) &CCP2CON)*8) + 3;
[; ;pic18f26k22.h: 17464: extern volatile __bit CCP2MD @ (((unsigned) &PMD1)*8) + 1;
[; ;pic18f26k22.h: 17466: extern volatile __bit CCP2_PA2 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f26k22.h: 17468: extern volatile __bit CCP3AS0 @ (((unsigned) &ECCP3AS)*8) + 4;
[; ;pic18f26k22.h: 17470: extern volatile __bit CCP3AS1 @ (((unsigned) &ECCP3AS)*8) + 5;
[; ;pic18f26k22.h: 17472: extern volatile __bit CCP3AS2 @ (((unsigned) &ECCP3AS)*8) + 6;
[; ;pic18f26k22.h: 17474: extern volatile __bit CCP3ASE @ (((unsigned) &ECCP3AS)*8) + 7;
[; ;pic18f26k22.h: 17476: extern volatile __bit CCP3IE @ (((unsigned) &PIE4)*8) + 0;
[; ;pic18f26k22.h: 17478: extern volatile __bit CCP3IF @ (((unsigned) &PIR4)*8) + 0;
[; ;pic18f26k22.h: 17480: extern volatile __bit CCP3IP @ (((unsigned) &IPR4)*8) + 0;
[; ;pic18f26k22.h: 17482: extern volatile __bit CCP3M0 @ (((unsigned) &CCP3CON)*8) + 0;
[; ;pic18f26k22.h: 17484: extern volatile __bit CCP3M1 @ (((unsigned) &CCP3CON)*8) + 1;
[; ;pic18f26k22.h: 17486: extern volatile __bit CCP3M2 @ (((unsigned) &CCP3CON)*8) + 2;
[; ;pic18f26k22.h: 17488: extern volatile __bit CCP3M3 @ (((unsigned) &CCP3CON)*8) + 3;
[; ;pic18f26k22.h: 17490: extern volatile __bit CCP3MD @ (((unsigned) &PMD1)*8) + 2;
[; ;pic18f26k22.h: 17492: extern volatile __bit CCP4 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f26k22.h: 17494: extern volatile __bit CCP4IE @ (((unsigned) &PIE4)*8) + 1;
[; ;pic18f26k22.h: 17496: extern volatile __bit CCP4IF @ (((unsigned) &PIR4)*8) + 1;
[; ;pic18f26k22.h: 17498: extern volatile __bit CCP4IP @ (((unsigned) &IPR4)*8) + 1;
[; ;pic18f26k22.h: 17500: extern volatile __bit CCP4M0 @ (((unsigned) &CCP4CON)*8) + 0;
[; ;pic18f26k22.h: 17502: extern volatile __bit CCP4M1 @ (((unsigned) &CCP4CON)*8) + 1;
[; ;pic18f26k22.h: 17504: extern volatile __bit CCP4M2 @ (((unsigned) &CCP4CON)*8) + 2;
[; ;pic18f26k22.h: 17506: extern volatile __bit CCP4M3 @ (((unsigned) &CCP4CON)*8) + 3;
[; ;pic18f26k22.h: 17508: extern volatile __bit CCP4MD @ (((unsigned) &PMD1)*8) + 3;
[; ;pic18f26k22.h: 17510: extern volatile __bit CCP5 @ (((unsigned) &PORTA)*8) + 4;
[; ;pic18f26k22.h: 17512: extern volatile __bit CCP5IE @ (((unsigned) &PIE4)*8) + 2;
[; ;pic18f26k22.h: 17514: extern volatile __bit CCP5IF @ (((unsigned) &PIR4)*8) + 2;
[; ;pic18f26k22.h: 17516: extern volatile __bit CCP5IP @ (((unsigned) &IPR4)*8) + 2;
[; ;pic18f26k22.h: 17518: extern volatile __bit CCP5M0 @ (((unsigned) &CCP5CON)*8) + 0;
[; ;pic18f26k22.h: 17520: extern volatile __bit CCP5M1 @ (((unsigned) &CCP5CON)*8) + 1;
[; ;pic18f26k22.h: 17522: extern volatile __bit CCP5M2 @ (((unsigned) &CCP5CON)*8) + 2;
[; ;pic18f26k22.h: 17524: extern volatile __bit CCP5M3 @ (((unsigned) &CCP5CON)*8) + 3;
[; ;pic18f26k22.h: 17526: extern volatile __bit CCP5MD @ (((unsigned) &PMD1)*8) + 4;
[; ;pic18f26k22.h: 17528: extern volatile __bit CCP9E @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f26k22.h: 17530: extern volatile __bit CFGS @ (((unsigned) &EECON1)*8) + 6;
[; ;pic18f26k22.h: 17532: extern volatile __bit CHS0 @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f26k22.h: 17534: extern volatile __bit CHS1 @ (((unsigned) &ADCON0)*8) + 3;
[; ;pic18f26k22.h: 17536: extern volatile __bit CHS2 @ (((unsigned) &ADCON0)*8) + 4;
[; ;pic18f26k22.h: 17538: extern volatile __bit CHS3 @ (((unsigned) &ADCON0)*8) + 5;
[; ;pic18f26k22.h: 17540: extern volatile __bit CHS4 @ (((unsigned) &ADCON0)*8) + 6;
[; ;pic18f26k22.h: 17542: extern volatile __bit CHSN3 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f26k22.h: 17544: extern volatile __bit CK @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f26k22.h: 17546: extern volatile __bit CK1 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f26k22.h: 17548: extern volatile __bit CK2 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f26k22.h: 17550: extern volatile __bit CKE1 @ (((unsigned) &SSP1STAT)*8) + 6;
[; ;pic18f26k22.h: 17552: extern volatile __bit CKE2 @ (((unsigned) &SSP2STAT)*8) + 6;
[; ;pic18f26k22.h: 17554: extern volatile __bit CKP1 @ (((unsigned) &SSP1CON1)*8) + 4;
[; ;pic18f26k22.h: 17556: extern volatile __bit CKP2 @ (((unsigned) &SSP2CON1)*8) + 4;
[; ;pic18f26k22.h: 17558: extern volatile __bit CMIE @ (((unsigned) &PIE2)*8) + 6;
[; ;pic18f26k22.h: 17560: extern volatile __bit CMIF @ (((unsigned) &PIR2)*8) + 6;
[; ;pic18f26k22.h: 17562: extern volatile __bit CMIP @ (((unsigned) &IPR2)*8) + 6;
[; ;pic18f26k22.h: 17564: extern volatile __bit CMP1MD @ (((unsigned) &PMD2)*8) + 1;
[; ;pic18f26k22.h: 17566: extern volatile __bit CMP2MD @ (((unsigned) &PMD2)*8) + 2;
[; ;pic18f26k22.h: 17568: extern volatile __bit COE @ (((unsigned) &CM1CON0)*8) + 6;
[; ;pic18f26k22.h: 17570: extern volatile __bit COE1 @ (((unsigned) &CM1CON0)*8) + 6;
[; ;pic18f26k22.h: 17572: extern volatile __bit COE2 @ (((unsigned) &CM2CON0)*8) + 6;
[; ;pic18f26k22.h: 17574: extern volatile __bit CON @ (((unsigned) &CM1CON0)*8) + 7;
[; ;pic18f26k22.h: 17576: extern volatile __bit CON1 @ (((unsigned) &CM1CON0)*8) + 7;
[; ;pic18f26k22.h: 17578: extern volatile __bit CON2 @ (((unsigned) &CM2CON0)*8) + 7;
[; ;pic18f26k22.h: 17580: extern volatile __bit CPOL @ (((unsigned) &CM1CON0)*8) + 5;
[; ;pic18f26k22.h: 17582: extern volatile __bit CPOL1 @ (((unsigned) &CM1CON0)*8) + 5;
[; ;pic18f26k22.h: 17584: extern volatile __bit CPOL2 @ (((unsigned) &CM2CON0)*8) + 5;
[; ;pic18f26k22.h: 17586: extern volatile __bit CREF @ (((unsigned) &CM1CON0)*8) + 2;
[; ;pic18f26k22.h: 17588: extern volatile __bit CREF1 @ (((unsigned) &CM1CON0)*8) + 2;
[; ;pic18f26k22.h: 17590: extern volatile __bit CREF2 @ (((unsigned) &CM2CON0)*8) + 2;
[; ;pic18f26k22.h: 17592: extern volatile __bit CREN1 @ (((unsigned) &RCSTA1)*8) + 4;
[; ;pic18f26k22.h: 17594: extern volatile __bit CREN2 @ (((unsigned) &RCSTA2)*8) + 4;
[; ;pic18f26k22.h: 17596: extern volatile __bit CSRC1 @ (((unsigned) &TXSTA1)*8) + 7;
[; ;pic18f26k22.h: 17598: extern volatile __bit CSRC2 @ (((unsigned) &TXSTA2)*8) + 7;
[; ;pic18f26k22.h: 17600: extern volatile __bit CTED1 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f26k22.h: 17602: extern volatile __bit CTED2 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f26k22.h: 17604: extern volatile __bit CTMUEN @ (((unsigned) &CTMUCONH)*8) + 7;
[; ;pic18f26k22.h: 17606: extern volatile __bit CTMUIE @ (((unsigned) &PIE3)*8) + 3;
[; ;pic18f26k22.h: 17608: extern volatile __bit CTMUIF @ (((unsigned) &PIR3)*8) + 3;
[; ;pic18f26k22.h: 17610: extern volatile __bit CTMUIP @ (((unsigned) &IPR3)*8) + 3;
[; ;pic18f26k22.h: 17612: extern volatile __bit CTMUMD @ (((unsigned) &PMD2)*8) + 3;
[; ;pic18f26k22.h: 17614: extern volatile __bit CTMUSIDL @ (((unsigned) &CTMUCONH)*8) + 5;
[; ;pic18f26k22.h: 17616: extern volatile __bit CTPLS @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f26k22.h: 17618: extern volatile __bit CTTRIG @ (((unsigned) &CTMUCONH)*8) + 0;
[; ;pic18f26k22.h: 17620: extern volatile __bit CVREF @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f26k22.h: 17622: extern volatile __bit DA @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f26k22.h: 17624: extern volatile __bit DA1 @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f26k22.h: 17626: extern volatile __bit DA2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f26k22.h: 17628: extern volatile __bit DACEN @ (((unsigned) &VREFCON1)*8) + 7;
[; ;pic18f26k22.h: 17630: extern volatile __bit DACLPS @ (((unsigned) &VREFCON1)*8) + 6;
[; ;pic18f26k22.h: 17632: extern volatile __bit DACNSS @ (((unsigned) &VREFCON1)*8) + 0;
[; ;pic18f26k22.h: 17634: extern volatile __bit DACOE @ (((unsigned) &VREFCON1)*8) + 5;
[; ;pic18f26k22.h: 17636: extern volatile __bit DACOUT @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f26k22.h: 17638: extern volatile __bit DACPSS0 @ (((unsigned) &VREFCON1)*8) + 2;
[; ;pic18f26k22.h: 17640: extern volatile __bit DACPSS1 @ (((unsigned) &VREFCON1)*8) + 3;
[; ;pic18f26k22.h: 17642: extern volatile __bit DACR0 @ (((unsigned) &VREFCON2)*8) + 0;
[; ;pic18f26k22.h: 17644: extern volatile __bit DACR1 @ (((unsigned) &VREFCON2)*8) + 1;
[; ;pic18f26k22.h: 17646: extern volatile __bit DACR2 @ (((unsigned) &VREFCON2)*8) + 2;
[; ;pic18f26k22.h: 17648: extern volatile __bit DACR3 @ (((unsigned) &VREFCON2)*8) + 3;
[; ;pic18f26k22.h: 17650: extern volatile __bit DACR4 @ (((unsigned) &VREFCON2)*8) + 4;
[; ;pic18f26k22.h: 17652: extern volatile __bit DATA_ADDRESS @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f26k22.h: 17654: extern volatile __bit DATA_ADDRESS2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f26k22.h: 17656: extern volatile __bit DC @ (((unsigned) &STATUS)*8) + 1;
[; ;pic18f26k22.h: 17658: extern volatile __bit DC1B0 @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic18f26k22.h: 17660: extern volatile __bit DC1B1 @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic18f26k22.h: 17662: extern volatile __bit DC2B0 @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic18f26k22.h: 17664: extern volatile __bit DC2B1 @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic18f26k22.h: 17666: extern volatile __bit DC3B0 @ (((unsigned) &CCP3CON)*8) + 4;
[; ;pic18f26k22.h: 17668: extern volatile __bit DC3B1 @ (((unsigned) &CCP3CON)*8) + 5;
[; ;pic18f26k22.h: 17670: extern volatile __bit DC4B0 @ (((unsigned) &CCP4CON)*8) + 4;
[; ;pic18f26k22.h: 17672: extern volatile __bit DC4B1 @ (((unsigned) &CCP4CON)*8) + 5;
[; ;pic18f26k22.h: 17674: extern volatile __bit DC5B0 @ (((unsigned) &CCP5CON)*8) + 4;
[; ;pic18f26k22.h: 17676: extern volatile __bit DC5B1 @ (((unsigned) &CCP5CON)*8) + 5;
[; ;pic18f26k22.h: 17678: extern volatile __bit DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f26k22.h: 17680: extern volatile __bit DT @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f26k22.h: 17682: extern volatile __bit DT1 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f26k22.h: 17684: extern volatile __bit DT2 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f26k22.h: 17686: extern volatile __bit DTRXP1 @ (((unsigned) &BAUDCON1)*8) + 5;
[; ;pic18f26k22.h: 17688: extern volatile __bit DTRXP2 @ (((unsigned) &BAUDCON2)*8) + 5;
[; ;pic18f26k22.h: 17690: extern volatile __bit D_A2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f26k22.h: 17692: extern volatile __bit D_nA2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f26k22.h: 17694: extern volatile __bit ECCPAS0 @ (((unsigned) &ECCP1AS)*8) + 4;
[; ;pic18f26k22.h: 17696: extern volatile __bit ECCPAS1 @ (((unsigned) &ECCP1AS)*8) + 5;
[; ;pic18f26k22.h: 17698: extern volatile __bit ECCPAS2 @ (((unsigned) &ECCP1AS)*8) + 6;
[; ;pic18f26k22.h: 17700: extern volatile __bit ECCPASE @ (((unsigned) &ECCP1AS)*8) + 7;
[; ;pic18f26k22.h: 17702: extern volatile __bit EDG1POL @ (((unsigned) &CTMUCONL)*8) + 4;
[; ;pic18f26k22.h: 17704: extern volatile __bit EDG1SEL0 @ (((unsigned) &CTMUCONL)*8) + 2;
[; ;pic18f26k22.h: 17706: extern volatile __bit EDG1SEL1 @ (((unsigned) &CTMUCONL)*8) + 3;
[; ;pic18f26k22.h: 17708: extern volatile __bit EDG1STAT @ (((unsigned) &CTMUCONL)*8) + 0;
[; ;pic18f26k22.h: 17710: extern volatile __bit EDG2POL @ (((unsigned) &CTMUCONL)*8) + 7;
[; ;pic18f26k22.h: 17712: extern volatile __bit EDG2SEL0 @ (((unsigned) &CTMUCONL)*8) + 5;
[; ;pic18f26k22.h: 17714: extern volatile __bit EDG2SEL1 @ (((unsigned) &CTMUCONL)*8) + 6;
[; ;pic18f26k22.h: 17716: extern volatile __bit EDG2STAT @ (((unsigned) &CTMUCONL)*8) + 1;
[; ;pic18f26k22.h: 17718: extern volatile __bit EDGEN @ (((unsigned) &CTMUCONH)*8) + 3;
[; ;pic18f26k22.h: 17720: extern volatile __bit EDGSEQEN @ (((unsigned) &CTMUCONH)*8) + 2;
[; ;pic18f26k22.h: 17722: extern volatile __bit EEADR0 @ (((unsigned) &EEADR)*8) + 0;
[; ;pic18f26k22.h: 17724: extern volatile __bit EEADR1 @ (((unsigned) &EEADR)*8) + 1;
[; ;pic18f26k22.h: 17726: extern volatile __bit EEADR2 @ (((unsigned) &EEADR)*8) + 2;
[; ;pic18f26k22.h: 17728: extern volatile __bit EEADR3 @ (((unsigned) &EEADR)*8) + 3;
[; ;pic18f26k22.h: 17730: extern volatile __bit EEADR4 @ (((unsigned) &EEADR)*8) + 4;
[; ;pic18f26k22.h: 17732: extern volatile __bit EEADR5 @ (((unsigned) &EEADR)*8) + 5;
[; ;pic18f26k22.h: 17734: extern volatile __bit EEADR6 @ (((unsigned) &EEADR)*8) + 6;
[; ;pic18f26k22.h: 17736: extern volatile __bit EEADR7 @ (((unsigned) &EEADR)*8) + 7;
[; ;pic18f26k22.h: 17738: extern volatile __bit EEADR8 @ (((unsigned) &EEADRH)*8) + 0;
[; ;pic18f26k22.h: 17740: extern volatile __bit EEADR9 @ (((unsigned) &EEADRH)*8) + 1;
[; ;pic18f26k22.h: 17742: extern volatile __bit EEFS @ (((unsigned) &EECON1)*8) + 6;
[; ;pic18f26k22.h: 17744: extern volatile __bit EEIE @ (((unsigned) &PIE2)*8) + 4;
[; ;pic18f26k22.h: 17746: extern volatile __bit EEIF @ (((unsigned) &PIR2)*8) + 4;
[; ;pic18f26k22.h: 17748: extern volatile __bit EEIP @ (((unsigned) &IPR2)*8) + 4;
[; ;pic18f26k22.h: 17750: extern volatile __bit EEPGD @ (((unsigned) &EECON1)*8) + 7;
[; ;pic18f26k22.h: 17752: extern volatile __bit EMBMD @ (((unsigned) &PMD1)*8) + 0;
[; ;pic18f26k22.h: 17754: extern volatile __bit EVPOL0 @ (((unsigned) &CM1CON0)*8) + 3;
[; ;pic18f26k22.h: 17756: extern volatile __bit EVPOL01 @ (((unsigned) &CM1CON0)*8) + 3;
[; ;pic18f26k22.h: 17758: extern volatile __bit EVPOL02 @ (((unsigned) &CM2CON0)*8) + 3;
[; ;pic18f26k22.h: 17760: extern volatile __bit EVPOL1 @ (((unsigned) &CM1CON0)*8) + 4;
[; ;pic18f26k22.h: 17762: extern volatile __bit EVPOL11 @ (((unsigned) &CM1CON0)*8) + 4;
[; ;pic18f26k22.h: 17764: extern volatile __bit EVPOL12 @ (((unsigned) &CM2CON0)*8) + 4;
[; ;pic18f26k22.h: 17766: extern volatile __bit FERR1 @ (((unsigned) &RCSTA1)*8) + 2;
[; ;pic18f26k22.h: 17768: extern volatile __bit FERR2 @ (((unsigned) &RCSTA2)*8) + 2;
[; ;pic18f26k22.h: 17770: extern volatile __bit FLT0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f26k22.h: 17772: extern volatile __bit FREE @ (((unsigned) &EECON1)*8) + 4;
[; ;pic18f26k22.h: 17774: extern volatile __bit FVREN @ (((unsigned) &VREFCON0)*8) + 7;
[; ;pic18f26k22.h: 17776: extern volatile __bit FVRS0 @ (((unsigned) &VREFCON0)*8) + 4;
[; ;pic18f26k22.h: 17778: extern volatile __bit FVRS1 @ (((unsigned) &VREFCON0)*8) + 5;
[; ;pic18f26k22.h: 17780: extern volatile __bit FVRST @ (((unsigned) &VREFCON0)*8) + 6;
[; ;pic18f26k22.h: 17782: extern volatile __bit GCEN1 @ (((unsigned) &SSP1CON2)*8) + 7;
[; ;pic18f26k22.h: 17784: extern volatile __bit GCEN2 @ (((unsigned) &SSP2CON2)*8) + 7;
[; ;pic18f26k22.h: 17786: extern volatile __bit GIE @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f26k22.h: 17788: extern volatile __bit GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f26k22.h: 17790: extern volatile __bit GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f26k22.h: 17792: extern volatile __bit GIE_GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f26k22.h: 17794: extern volatile __bit GO @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f26k22.h: 17796: extern volatile __bit GODONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f26k22.h: 17798: extern volatile __bit GO_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f26k22.h: 17800: extern volatile __bit GO_NOT_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f26k22.h: 17802: extern volatile __bit GO_nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f26k22.h: 17804: extern volatile __bit HFIOFS @ (((unsigned) &OSCCON)*8) + 2;
[; ;pic18f26k22.h: 17806: extern volatile __bit HLVDEN @ (((unsigned) &HLVDCON)*8) + 4;
[; ;pic18f26k22.h: 17808: extern volatile __bit HLVDIE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic18f26k22.h: 17810: extern volatile __bit HLVDIF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic18f26k22.h: 17812: extern volatile __bit HLVDIN @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f26k22.h: 17814: extern volatile __bit HLVDIP @ (((unsigned) &IPR2)*8) + 2;
[; ;pic18f26k22.h: 17816: extern volatile __bit HLVDL0 @ (((unsigned) &HLVDCON)*8) + 0;
[; ;pic18f26k22.h: 17818: extern volatile __bit HLVDL1 @ (((unsigned) &HLVDCON)*8) + 1;
[; ;pic18f26k22.h: 17820: extern volatile __bit HLVDL2 @ (((unsigned) &HLVDCON)*8) + 2;
[; ;pic18f26k22.h: 17822: extern volatile __bit HLVDL3 @ (((unsigned) &HLVDCON)*8) + 3;
[; ;pic18f26k22.h: 17824: extern volatile __bit I2C_DAT @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f26k22.h: 17826: extern volatile __bit I2C_DAT2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f26k22.h: 17828: extern volatile __bit I2C_READ @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f26k22.h: 17830: extern volatile __bit I2C_READ2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f26k22.h: 17832: extern volatile __bit I2C_START @ (((unsigned) &SSP1STAT)*8) + 3;
[; ;pic18f26k22.h: 17834: extern volatile __bit I2C_START2 @ (((unsigned) &SSP2STAT)*8) + 3;
[; ;pic18f26k22.h: 17836: extern volatile __bit I2C_STOP @ (((unsigned) &SSP1STAT)*8) + 4;
[; ;pic18f26k22.h: 17838: extern volatile __bit I2C_STOP2 @ (((unsigned) &SSP2STAT)*8) + 4;
[; ;pic18f26k22.h: 17840: extern volatile __bit IDISSEN @ (((unsigned) &CTMUCONH)*8) + 1;
[; ;pic18f26k22.h: 17842: extern volatile __bit IDLEN @ (((unsigned) &OSCCON)*8) + 7;
[; ;pic18f26k22.h: 17844: extern volatile __bit INT0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f26k22.h: 17846: extern volatile __bit INT0E @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f26k22.h: 17848: extern volatile __bit INT0F @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f26k22.h: 17850: extern volatile __bit INT0IE @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f26k22.h: 17852: extern volatile __bit INT0IF @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f26k22.h: 17854: extern volatile __bit INT1 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f26k22.h: 17856: extern volatile __bit INT1E @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f26k22.h: 17858: extern volatile __bit INT1F @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f26k22.h: 17860: extern volatile __bit INT1IE @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f26k22.h: 17862: extern volatile __bit INT1IF @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f26k22.h: 17864: extern volatile __bit INT1IP @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f26k22.h: 17866: extern volatile __bit INT1P @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f26k22.h: 17868: extern volatile __bit INT2 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f26k22.h: 17870: extern volatile __bit INT2E @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f26k22.h: 17872: extern volatile __bit INT2F @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f26k22.h: 17874: extern volatile __bit INT2IE @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f26k22.h: 17876: extern volatile __bit INT2IF @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f26k22.h: 17878: extern volatile __bit INT2IP @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f26k22.h: 17880: extern volatile __bit INT2P @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f26k22.h: 17882: extern volatile __bit INTEDG0 @ (((unsigned) &INTCON2)*8) + 6;
[; ;pic18f26k22.h: 17884: extern volatile __bit INTEDG1 @ (((unsigned) &INTCON2)*8) + 5;
[; ;pic18f26k22.h: 17886: extern volatile __bit INTEDG2 @ (((unsigned) &INTCON2)*8) + 4;
[; ;pic18f26k22.h: 17888: extern volatile __bit INTSRC @ (((unsigned) &OSCTUNE)*8) + 7;
[; ;pic18f26k22.h: 17890: extern volatile __bit IOCB4 @ (((unsigned) &IOCB)*8) + 4;
[; ;pic18f26k22.h: 17892: extern volatile __bit IOCB5 @ (((unsigned) &IOCB)*8) + 5;
[; ;pic18f26k22.h: 17894: extern volatile __bit IOCB6 @ (((unsigned) &IOCB)*8) + 6;
[; ;pic18f26k22.h: 17896: extern volatile __bit IOCB7 @ (((unsigned) &IOCB)*8) + 7;
[; ;pic18f26k22.h: 17898: extern volatile __bit IOFS @ (((unsigned) &OSCCON)*8) + 2;
[; ;pic18f26k22.h: 17900: extern volatile __bit IPEN @ (((unsigned) &RCON)*8) + 7;
[; ;pic18f26k22.h: 17902: extern volatile __bit IRCF0 @ (((unsigned) &OSCCON)*8) + 4;
[; ;pic18f26k22.h: 17904: extern volatile __bit IRCF1 @ (((unsigned) &OSCCON)*8) + 5;
[; ;pic18f26k22.h: 17906: extern volatile __bit IRCF2 @ (((unsigned) &OSCCON)*8) + 6;
[; ;pic18f26k22.h: 17908: extern volatile __bit IRNG0 @ (((unsigned) &CTMUICON)*8) + 0;
[; ;pic18f26k22.h: 17910: extern volatile __bit IRNG1 @ (((unsigned) &CTMUICON)*8) + 1;
[; ;pic18f26k22.h: 17912: extern volatile __bit IRVST @ (((unsigned) &HLVDCON)*8) + 5;
[; ;pic18f26k22.h: 17914: extern volatile __bit ITRIM0 @ (((unsigned) &CTMUICON)*8) + 2;
[; ;pic18f26k22.h: 17916: extern volatile __bit ITRIM1 @ (((unsigned) &CTMUICON)*8) + 3;
[; ;pic18f26k22.h: 17918: extern volatile __bit ITRIM2 @ (((unsigned) &CTMUICON)*8) + 4;
[; ;pic18f26k22.h: 17920: extern volatile __bit ITRIM3 @ (((unsigned) &CTMUICON)*8) + 5;
[; ;pic18f26k22.h: 17922: extern volatile __bit ITRIM4 @ (((unsigned) &CTMUICON)*8) + 6;
[; ;pic18f26k22.h: 17924: extern volatile __bit ITRIM5 @ (((unsigned) &CTMUICON)*8) + 7;
[; ;pic18f26k22.h: 17926: extern volatile __bit IVRST @ (((unsigned) &HLVDCON)*8) + 5;
[; ;pic18f26k22.h: 17928: extern volatile __bit KBI0 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f26k22.h: 17930: extern volatile __bit KBI1 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f26k22.h: 17932: extern volatile __bit KBI2 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f26k22.h: 17934: extern volatile __bit KBI3 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f26k22.h: 17936: extern volatile __bit LA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f26k22.h: 17938: extern volatile __bit LA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f26k22.h: 17940: extern volatile __bit LA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f26k22.h: 17942: extern volatile __bit LA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f26k22.h: 17944: extern volatile __bit LA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic18f26k22.h: 17946: extern volatile __bit LA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f26k22.h: 17948: extern volatile __bit LA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f26k22.h: 17950: extern volatile __bit LA7 @ (((unsigned) &LATA)*8) + 7;
[; ;pic18f26k22.h: 17952: extern volatile __bit LATA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f26k22.h: 17954: extern volatile __bit LATA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f26k22.h: 17956: extern volatile __bit LATA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f26k22.h: 17958: extern volatile __bit LATA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f26k22.h: 17960: extern volatile __bit LATA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic18f26k22.h: 17962: extern volatile __bit LATA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f26k22.h: 17964: extern volatile __bit LATA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f26k22.h: 17966: extern volatile __bit LATA7 @ (((unsigned) &LATA)*8) + 7;
[; ;pic18f26k22.h: 17968: extern volatile __bit LATB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f26k22.h: 17970: extern volatile __bit LATB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f26k22.h: 17972: extern volatile __bit LATB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f26k22.h: 17974: extern volatile __bit LATB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f26k22.h: 17976: extern volatile __bit LATB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f26k22.h: 17978: extern volatile __bit LATB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f26k22.h: 17980: extern volatile __bit LATB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f26k22.h: 17982: extern volatile __bit LATB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f26k22.h: 17984: extern volatile __bit LATC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f26k22.h: 17986: extern volatile __bit LATC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f26k22.h: 17988: extern volatile __bit LATC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f26k22.h: 17990: extern volatile __bit LATC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic18f26k22.h: 17992: extern volatile __bit LATC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic18f26k22.h: 17994: extern volatile __bit LATC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic18f26k22.h: 17996: extern volatile __bit LATC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f26k22.h: 17998: extern volatile __bit LATC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f26k22.h: 18000: extern volatile __bit LB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f26k22.h: 18002: extern volatile __bit LB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f26k22.h: 18004: extern volatile __bit LB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f26k22.h: 18006: extern volatile __bit LB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f26k22.h: 18008: extern volatile __bit LB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f26k22.h: 18010: extern volatile __bit LB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f26k22.h: 18012: extern volatile __bit LB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f26k22.h: 18014: extern volatile __bit LB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f26k22.h: 18016: extern volatile __bit LC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f26k22.h: 18018: extern volatile __bit LC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f26k22.h: 18020: extern volatile __bit LC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f26k22.h: 18022: extern volatile __bit LC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic18f26k22.h: 18024: extern volatile __bit LC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic18f26k22.h: 18026: extern volatile __bit LC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic18f26k22.h: 18028: extern volatile __bit LC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f26k22.h: 18030: extern volatile __bit LC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f26k22.h: 18032: extern volatile __bit LFIOFS @ (((unsigned) &OSCCON2)*8) + 0;
[; ;pic18f26k22.h: 18034: extern volatile __bit LVDEN @ (((unsigned) &HLVDCON)*8) + 4;
[; ;pic18f26k22.h: 18036: extern volatile __bit LVDIE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic18f26k22.h: 18038: extern volatile __bit LVDIF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic18f26k22.h: 18040: extern volatile __bit LVDIN @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f26k22.h: 18042: extern volatile __bit LVDIP @ (((unsigned) &IPR2)*8) + 2;
[; ;pic18f26k22.h: 18044: extern volatile __bit LVDL0 @ (((unsigned) &HLVDCON)*8) + 0;
[; ;pic18f26k22.h: 18046: extern volatile __bit LVDL1 @ (((unsigned) &HLVDCON)*8) + 1;
[; ;pic18f26k22.h: 18048: extern volatile __bit LVDL2 @ (((unsigned) &HLVDCON)*8) + 2;
[; ;pic18f26k22.h: 18050: extern volatile __bit LVDL3 @ (((unsigned) &HLVDCON)*8) + 3;
[; ;pic18f26k22.h: 18052: extern volatile __bit LVV0 @ (((unsigned) &HLVDCON)*8) + 0;
[; ;pic18f26k22.h: 18054: extern volatile __bit LVV1 @ (((unsigned) &HLVDCON)*8) + 1;
[; ;pic18f26k22.h: 18056: extern volatile __bit LVV2 @ (((unsigned) &HLVDCON)*8) + 2;
[; ;pic18f26k22.h: 18058: extern volatile __bit LVV3 @ (((unsigned) &HLVDCON)*8) + 3;
[; ;pic18f26k22.h: 18060: extern volatile __bit MC1OUT @ (((unsigned) &CM2CON1)*8) + 7;
[; ;pic18f26k22.h: 18062: extern volatile __bit MC2OUT @ (((unsigned) &CM2CON1)*8) + 6;
[; ;pic18f26k22.h: 18064: extern volatile __bit MCLR @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f26k22.h: 18066: extern volatile __bit MFIOFS @ (((unsigned) &OSCCON2)*8) + 1;
[; ;pic18f26k22.h: 18068: extern volatile __bit MFIOSEL @ (((unsigned) &OSCCON2)*8) + 4;
[; ;pic18f26k22.h: 18070: extern volatile __bit MSK01 @ (((unsigned) &SSP1ADD)*8) + 0;
[; ;pic18f26k22.h: 18072: extern volatile __bit MSK02 @ (((unsigned) &SSP2ADD)*8) + 0;
[; ;pic18f26k22.h: 18074: extern volatile __bit MSK11 @ (((unsigned) &SSP1ADD)*8) + 1;
[; ;pic18f26k22.h: 18076: extern volatile __bit MSK12 @ (((unsigned) &SSP2ADD)*8) + 1;
[; ;pic18f26k22.h: 18078: extern volatile __bit MSK21 @ (((unsigned) &SSP1ADD)*8) + 2;
[; ;pic18f26k22.h: 18080: extern volatile __bit MSK22 @ (((unsigned) &SSP2ADD)*8) + 2;
[; ;pic18f26k22.h: 18082: extern volatile __bit MSK31 @ (((unsigned) &SSP1ADD)*8) + 3;
[; ;pic18f26k22.h: 18084: extern volatile __bit MSK32 @ (((unsigned) &SSP2ADD)*8) + 3;
[; ;pic18f26k22.h: 18086: extern volatile __bit MSK41 @ (((unsigned) &SSP1ADD)*8) + 4;
[; ;pic18f26k22.h: 18088: extern volatile __bit MSK42 @ (((unsigned) &SSP2ADD)*8) + 4;
[; ;pic18f26k22.h: 18090: extern volatile __bit MSK51 @ (((unsigned) &SSP1ADD)*8) + 5;
[; ;pic18f26k22.h: 18092: extern volatile __bit MSK52 @ (((unsigned) &SSP2ADD)*8) + 5;
[; ;pic18f26k22.h: 18094: extern volatile __bit MSK61 @ (((unsigned) &SSP1ADD)*8) + 6;
[; ;pic18f26k22.h: 18096: extern volatile __bit MSK62 @ (((unsigned) &SSP2ADD)*8) + 6;
[; ;pic18f26k22.h: 18098: extern volatile __bit MSK71 @ (((unsigned) &SSP1ADD)*8) + 7;
[; ;pic18f26k22.h: 18100: extern volatile __bit MSK72 @ (((unsigned) &SSP2ADD)*8) + 7;
[; ;pic18f26k22.h: 18102: extern volatile __bit MSSP1MD @ (((unsigned) &PMD1)*8) + 6;
[; ;pic18f26k22.h: 18104: extern volatile __bit MSSP2MD @ (((unsigned) &PMD1)*8) + 7;
[; ;pic18f26k22.h: 18106: extern volatile __bit NEGATIVE @ (((unsigned) &STATUS)*8) + 4;
[; ;pic18f26k22.h: 18108: extern volatile __bit NOT_A @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f26k22.h: 18110: extern volatile __bit NOT_BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f26k22.h: 18112: extern volatile __bit NOT_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f26k22.h: 18114: extern volatile __bit NOT_MCLR @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f26k22.h: 18116: extern volatile __bit NOT_PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f26k22.h: 18118: extern volatile __bit NOT_POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f26k22.h: 18120: extern volatile __bit NOT_RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f26k22.h: 18122: extern volatile __bit NOT_RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f26k22.h: 18124: extern volatile __bit NOT_SS @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f26k22.h: 18126: extern volatile __bit NOT_SS1 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f26k22.h: 18128: extern volatile __bit NOT_SS2 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f26k22.h: 18130: extern volatile __bit NOT_T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f26k22.h: 18132: extern volatile __bit NOT_T3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f26k22.h: 18134: extern volatile __bit NOT_T5SYNC @ (((unsigned) &T5CON)*8) + 2;
[; ;pic18f26k22.h: 18136: extern volatile __bit NOT_TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f26k22.h: 18138: extern volatile __bit NOT_W @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f26k22.h: 18140: extern volatile __bit NVCFG0 @ (((unsigned) &ADCON1)*8) + 0;
[; ;pic18f26k22.h: 18142: extern volatile __bit NVCFG1 @ (((unsigned) &ADCON1)*8) + 1;
[; ;pic18f26k22.h: 18144: extern volatile __bit OERR1 @ (((unsigned) &RCSTA1)*8) + 1;
[; ;pic18f26k22.h: 18146: extern volatile __bit OERR2 @ (((unsigned) &RCSTA2)*8) + 1;
[; ;pic18f26k22.h: 18148: extern volatile __bit OSCFIE @ (((unsigned) &PIE2)*8) + 7;
[; ;pic18f26k22.h: 18150: extern volatile __bit OSCFIF @ (((unsigned) &PIR2)*8) + 7;
[; ;pic18f26k22.h: 18152: extern volatile __bit OSCFIP @ (((unsigned) &IPR2)*8) + 7;
[; ;pic18f26k22.h: 18154: extern volatile __bit OSTS @ (((unsigned) &OSCCON)*8) + 3;
[; ;pic18f26k22.h: 18156: extern volatile __bit OV @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f26k22.h: 18158: extern volatile __bit OVERFLOW @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f26k22.h: 18160: extern volatile __bit P1A @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f26k22.h: 18162: extern volatile __bit P1B @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f26k22.h: 18164: extern volatile __bit P1C @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f26k22.h: 18166: extern volatile __bit P1D @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f26k22.h: 18168: extern volatile __bit P1DC0 @ (((unsigned) &PWM1CON)*8) + 0;
[; ;pic18f26k22.h: 18170: extern volatile __bit P1DC1 @ (((unsigned) &PWM1CON)*8) + 1;
[; ;pic18f26k22.h: 18172: extern volatile __bit P1DC2 @ (((unsigned) &PWM1CON)*8) + 2;
[; ;pic18f26k22.h: 18174: extern volatile __bit P1DC3 @ (((unsigned) &PWM1CON)*8) + 3;
[; ;pic18f26k22.h: 18176: extern volatile __bit P1DC4 @ (((unsigned) &PWM1CON)*8) + 4;
[; ;pic18f26k22.h: 18178: extern volatile __bit P1DC5 @ (((unsigned) &PWM1CON)*8) + 5;
[; ;pic18f26k22.h: 18180: extern volatile __bit P1DC6 @ (((unsigned) &PWM1CON)*8) + 6;
[; ;pic18f26k22.h: 18182: extern volatile __bit P1M0 @ (((unsigned) &CCP1CON)*8) + 6;
[; ;pic18f26k22.h: 18184: extern volatile __bit P1M1 @ (((unsigned) &CCP1CON)*8) + 7;
[; ;pic18f26k22.h: 18186: extern volatile __bit P1RSEN @ (((unsigned) &PWM1CON)*8) + 7;
[; ;pic18f26k22.h: 18188: extern volatile __bit P1SSAC0 @ (((unsigned) &ECCP1AS)*8) + 2;
[; ;pic18f26k22.h: 18190: extern volatile __bit P1SSAC1 @ (((unsigned) &ECCP1AS)*8) + 3;
[; ;pic18f26k22.h: 18192: extern volatile __bit P1SSBD0 @ (((unsigned) &ECCP1AS)*8) + 0;
[; ;pic18f26k22.h: 18194: extern volatile __bit P1SSBD1 @ (((unsigned) &ECCP1AS)*8) + 1;
[; ;pic18f26k22.h: 18196: extern volatile __bit P2 @ (((unsigned) &SSP2STAT)*8) + 4;
[; ;pic18f26k22.h: 18198: extern volatile __bit P2DC0 @ (((unsigned) &PWM2CON)*8) + 0;
[; ;pic18f26k22.h: 18200: extern volatile __bit P2DC02 @ (((unsigned) &PSTR2CON)*8) + 0;
[; ;pic18f26k22.h: 18202: extern volatile __bit P2DC0CON @ (((unsigned) &PSTR2CON)*8) + 0;
[; ;pic18f26k22.h: 18204: extern volatile __bit P2DC1 @ (((unsigned) &PWM2CON)*8) + 1;
[; ;pic18f26k22.h: 18206: extern volatile __bit P2DC12 @ (((unsigned) &PSTR2CON)*8) + 1;
[; ;pic18f26k22.h: 18208: extern volatile __bit P2DC1CON @ (((unsigned) &PSTR2CON)*8) + 1;
[; ;pic18f26k22.h: 18210: extern volatile __bit P2DC2 @ (((unsigned) &PWM2CON)*8) + 2;
[; ;pic18f26k22.h: 18212: extern volatile __bit P2DC22 @ (((unsigned) &PSTR2CON)*8) + 2;
[; ;pic18f26k22.h: 18214: extern volatile __bit P2DC2CON @ (((unsigned) &PSTR2CON)*8) + 2;
[; ;pic18f26k22.h: 18216: extern volatile __bit P2DC3 @ (((unsigned) &PWM2CON)*8) + 3;
[; ;pic18f26k22.h: 18218: extern volatile __bit P2DC32 @ (((unsigned) &PSTR2CON)*8) + 3;
[; ;pic18f26k22.h: 18220: extern volatile __bit P2DC3CON @ (((unsigned) &PSTR2CON)*8) + 3;
[; ;pic18f26k22.h: 18222: extern volatile __bit P2DC4 @ (((unsigned) &PWM2CON)*8) + 4;
[; ;pic18f26k22.h: 18224: extern volatile __bit P2DC42 @ (((unsigned) &PSTR2CON)*8) + 4;
[; ;pic18f26k22.h: 18226: extern volatile __bit P2DC4CON @ (((unsigned) &PSTR2CON)*8) + 4;
[; ;pic18f26k22.h: 18228: extern volatile __bit P2DC5 @ (((unsigned) &PWM2CON)*8) + 5;
[; ;pic18f26k22.h: 18230: extern volatile __bit P2DC6 @ (((unsigned) &PWM2CON)*8) + 6;
[; ;pic18f26k22.h: 18232: extern volatile __bit P2M0 @ (((unsigned) &CCP2CON)*8) + 6;
[; ;pic18f26k22.h: 18234: extern volatile __bit P2M1 @ (((unsigned) &CCP2CON)*8) + 7;
[; ;pic18f26k22.h: 18236: extern volatile __bit P2RSEN @ (((unsigned) &PWM2CON)*8) + 7;
[; ;pic18f26k22.h: 18238: extern volatile __bit P2SSAC0 @ (((unsigned) &ECCP2AS)*8) + 2;
[; ;pic18f26k22.h: 18240: extern volatile __bit P2SSAC1 @ (((unsigned) &ECCP2AS)*8) + 3;
[; ;pic18f26k22.h: 18242: extern volatile __bit P2SSBD0 @ (((unsigned) &ECCP2AS)*8) + 0;
[; ;pic18f26k22.h: 18244: extern volatile __bit P2SSBD1 @ (((unsigned) &ECCP2AS)*8) + 1;
[; ;pic18f26k22.h: 18246: extern volatile __bit P3B @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f26k22.h: 18248: extern volatile __bit P3DC0 @ (((unsigned) &PWM3CON)*8) + 0;
[; ;pic18f26k22.h: 18250: extern volatile __bit P3DC1 @ (((unsigned) &PWM3CON)*8) + 1;
[; ;pic18f26k22.h: 18252: extern volatile __bit P3DC2 @ (((unsigned) &PWM3CON)*8) + 2;
[; ;pic18f26k22.h: 18254: extern volatile __bit P3DC3 @ (((unsigned) &PWM3CON)*8) + 3;
[; ;pic18f26k22.h: 18256: extern volatile __bit P3DC4 @ (((unsigned) &PWM3CON)*8) + 4;
[; ;pic18f26k22.h: 18258: extern volatile __bit P3DC5 @ (((unsigned) &PWM3CON)*8) + 5;
[; ;pic18f26k22.h: 18260: extern volatile __bit P3DC6 @ (((unsigned) &PWM3CON)*8) + 6;
[; ;pic18f26k22.h: 18262: extern volatile __bit P3M0 @ (((unsigned) &CCP3CON)*8) + 6;
[; ;pic18f26k22.h: 18264: extern volatile __bit P3M1 @ (((unsigned) &CCP3CON)*8) + 7;
[; ;pic18f26k22.h: 18266: extern volatile __bit P3RSEN @ (((unsigned) &PWM3CON)*8) + 7;
[; ;pic18f26k22.h: 18268: extern volatile __bit P3SSAC0 @ (((unsigned) &ECCP3AS)*8) + 2;
[; ;pic18f26k22.h: 18270: extern volatile __bit P3SSAC1 @ (((unsigned) &ECCP3AS)*8) + 3;
[; ;pic18f26k22.h: 18272: extern volatile __bit P3SSBD0 @ (((unsigned) &ECCP3AS)*8) + 0;
[; ;pic18f26k22.h: 18274: extern volatile __bit P3SSBD1 @ (((unsigned) &ECCP3AS)*8) + 1;
[; ;pic18f26k22.h: 18276: extern volatile __bit PA1 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f26k22.h: 18278: extern volatile __bit PA2 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f26k22.h: 18280: extern volatile __bit PC3E @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f26k22.h: 18282: extern volatile __bit PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f26k22.h: 18284: extern volatile __bit PDC0 @ (((unsigned) &PWM1CON)*8) + 0;
[; ;pic18f26k22.h: 18286: extern volatile __bit PDC1 @ (((unsigned) &PWM1CON)*8) + 1;
[; ;pic18f26k22.h: 18288: extern volatile __bit PDC2 @ (((unsigned) &PWM1CON)*8) + 2;
[; ;pic18f26k22.h: 18290: extern volatile __bit PDC3 @ (((unsigned) &PWM1CON)*8) + 3;
[; ;pic18f26k22.h: 18292: extern volatile __bit PDC4 @ (((unsigned) &PWM1CON)*8) + 4;
[; ;pic18f26k22.h: 18294: extern volatile __bit PDC5 @ (((unsigned) &PWM1CON)*8) + 5;
[; ;pic18f26k22.h: 18296: extern volatile __bit PDC6 @ (((unsigned) &PWM1CON)*8) + 6;
[; ;pic18f26k22.h: 18298: extern volatile __bit PEIE @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f26k22.h: 18300: extern volatile __bit PEIE_GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f26k22.h: 18302: extern volatile __bit PEN1 @ (((unsigned) &SSP1CON2)*8) + 2;
[; ;pic18f26k22.h: 18304: extern volatile __bit PEN2 @ (((unsigned) &SSP2CON2)*8) + 2;
[; ;pic18f26k22.h: 18306: extern volatile __bit PGC @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f26k22.h: 18308: extern volatile __bit PGD @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f26k22.h: 18310: extern volatile __bit PLLEN @ (((unsigned) &OSCTUNE)*8) + 6;
[; ;pic18f26k22.h: 18312: extern volatile __bit PLLRDY @ (((unsigned) &OSCCON2)*8) + 7;
[; ;pic18f26k22.h: 18314: extern volatile __bit POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f26k22.h: 18316: extern volatile __bit PRISD @ (((unsigned) &OSCCON2)*8) + 2;
[; ;pic18f26k22.h: 18318: extern volatile __bit PRSEN @ (((unsigned) &PWM1CON)*8) + 7;
[; ;pic18f26k22.h: 18320: extern volatile __bit PSA @ (((unsigned) &T0CON)*8) + 3;
[; ;pic18f26k22.h: 18322: extern volatile __bit PSS1AC0 @ (((unsigned) &ECCP1AS)*8) + 2;
[; ;pic18f26k22.h: 18324: extern volatile __bit PSS1AC1 @ (((unsigned) &ECCP1AS)*8) + 3;
[; ;pic18f26k22.h: 18326: extern volatile __bit PSS1BD0 @ (((unsigned) &ECCP1AS)*8) + 0;
[; ;pic18f26k22.h: 18328: extern volatile __bit PSS1BD1 @ (((unsigned) &ECCP1AS)*8) + 1;
[; ;pic18f26k22.h: 18330: extern volatile __bit PSS2AC0 @ (((unsigned) &ECCP2AS)*8) + 2;
[; ;pic18f26k22.h: 18332: extern volatile __bit PSS2AC1 @ (((unsigned) &ECCP2AS)*8) + 3;
[; ;pic18f26k22.h: 18334: extern volatile __bit PSS2BD0 @ (((unsigned) &ECCP2AS)*8) + 0;
[; ;pic18f26k22.h: 18336: extern volatile __bit PSS2BD1 @ (((unsigned) &ECCP2AS)*8) + 1;
[; ;pic18f26k22.h: 18338: extern volatile __bit PSS3AC0 @ (((unsigned) &ECCP3AS)*8) + 2;
[; ;pic18f26k22.h: 18340: extern volatile __bit PSS3AC1 @ (((unsigned) &ECCP3AS)*8) + 3;
[; ;pic18f26k22.h: 18342: extern volatile __bit PSS3BD0 @ (((unsigned) &ECCP3AS)*8) + 0;
[; ;pic18f26k22.h: 18344: extern volatile __bit PSS3BD1 @ (((unsigned) &ECCP3AS)*8) + 1;
[; ;pic18f26k22.h: 18346: extern volatile __bit PSSAC0 @ (((unsigned) &ECCP1AS)*8) + 2;
[; ;pic18f26k22.h: 18348: extern volatile __bit PSSAC1 @ (((unsigned) &ECCP1AS)*8) + 3;
[; ;pic18f26k22.h: 18350: extern volatile __bit PSSBD0 @ (((unsigned) &ECCP1AS)*8) + 0;
[; ;pic18f26k22.h: 18352: extern volatile __bit PSSBD1 @ (((unsigned) &ECCP1AS)*8) + 1;
[; ;pic18f26k22.h: 18354: extern volatile __bit PVCFG0 @ (((unsigned) &ADCON1)*8) + 2;
[; ;pic18f26k22.h: 18356: extern volatile __bit PVCFG1 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f26k22.h: 18358: extern volatile __bit RBIE @ (((unsigned) &INTCON)*8) + 3;
[; ;pic18f26k22.h: 18360: extern volatile __bit RBIF @ (((unsigned) &INTCON)*8) + 0;
[; ;pic18f26k22.h: 18362: extern volatile __bit RBIP @ (((unsigned) &INTCON2)*8) + 0;
[; ;pic18f26k22.h: 18364: extern volatile __bit RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f26k22.h: 18366: extern volatile __bit RC1IE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f26k22.h: 18368: extern volatile __bit RC1IF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f26k22.h: 18370: extern volatile __bit RC1IP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f26k22.h: 18372: extern volatile __bit RC2IE @ (((unsigned) &PIE3)*8) + 5;
[; ;pic18f26k22.h: 18374: extern volatile __bit RC2IF @ (((unsigned) &PIR3)*8) + 5;
[; ;pic18f26k22.h: 18376: extern volatile __bit RC2IP @ (((unsigned) &IPR3)*8) + 5;
[; ;pic18f26k22.h: 18378: extern volatile __bit RC8_9 @ (((unsigned) &RCSTA1)*8) + 6;
[; ;pic18f26k22.h: 18380: extern volatile __bit RC8_92 @ (((unsigned) &RCSTA2)*8) + 6;
[; ;pic18f26k22.h: 18382: extern volatile __bit RC9 @ (((unsigned) &RCSTA1)*8) + 6;
[; ;pic18f26k22.h: 18384: extern volatile __bit RC92 @ (((unsigned) &RCSTA2)*8) + 6;
[; ;pic18f26k22.h: 18386: extern volatile __bit RCD8 @ (((unsigned) &RCSTA1)*8) + 0;
[; ;pic18f26k22.h: 18388: extern volatile __bit RCD82 @ (((unsigned) &RCSTA2)*8) + 0;
[; ;pic18f26k22.h: 18390: extern volatile __bit RCEN1 @ (((unsigned) &SSP1CON2)*8) + 3;
[; ;pic18f26k22.h: 18392: extern volatile __bit RCEN2 @ (((unsigned) &SSP2CON2)*8) + 3;
[; ;pic18f26k22.h: 18394: extern volatile __bit RCIDL1 @ (((unsigned) &BAUDCON1)*8) + 6;
[; ;pic18f26k22.h: 18396: extern volatile __bit RCIDL2 @ (((unsigned) &BAUDCON2)*8) + 6;
[; ;pic18f26k22.h: 18398: extern volatile __bit RCIE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f26k22.h: 18400: extern volatile __bit RCIF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f26k22.h: 18402: extern volatile __bit RCIP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f26k22.h: 18404: extern volatile __bit RCMT @ (((unsigned) &BAUDCON1)*8) + 6;
[; ;pic18f26k22.h: 18406: extern volatile __bit RCMT1 @ (((unsigned) &BAUDCON1)*8) + 6;
[; ;pic18f26k22.h: 18408: extern volatile __bit RCMT2 @ (((unsigned) &BAUDCON2)*8) + 6;
[; ;pic18f26k22.h: 18410: extern volatile __bit RD @ (((unsigned) &EECON1)*8) + 0;
[; ;pic18f26k22.h: 18412: extern volatile __bit RD16 @ (((unsigned) &T1CON)*8) + 1;
[; ;pic18f26k22.h: 18414: extern volatile __bit RD163 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18f26k22.h: 18416: extern volatile __bit RD165 @ (((unsigned) &T5CON)*8) + 1;
[; ;pic18f26k22.h: 18418: extern volatile __bit RE3 @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f26k22.h: 18420: extern volatile __bit READ_WRITE @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f26k22.h: 18422: extern volatile __bit READ_WRITE2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f26k22.h: 18424: extern volatile __bit RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f26k22.h: 18426: extern volatile __bit RJPU @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f26k22.h: 18428: extern volatile __bit RSEN1 @ (((unsigned) &SSP1CON2)*8) + 1;
[; ;pic18f26k22.h: 18430: extern volatile __bit RSEN2 @ (((unsigned) &SSP2CON2)*8) + 1;
[; ;pic18f26k22.h: 18432: extern volatile __bit RW @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f26k22.h: 18434: extern volatile __bit RW1 @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f26k22.h: 18436: extern volatile __bit RW2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f26k22.h: 18438: extern volatile __bit RX @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f26k22.h: 18440: extern volatile __bit RX1 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f26k22.h: 18442: extern volatile __bit RX2 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f26k22.h: 18444: extern volatile __bit RX91 @ (((unsigned) &RCSTA1)*8) + 6;
[; ;pic18f26k22.h: 18446: extern volatile __bit RX92 @ (((unsigned) &RCSTA2)*8) + 6;
[; ;pic18f26k22.h: 18448: extern volatile __bit RX9D1 @ (((unsigned) &RCSTA1)*8) + 0;
[; ;pic18f26k22.h: 18450: extern volatile __bit RX9D2 @ (((unsigned) &RCSTA2)*8) + 0;
[; ;pic18f26k22.h: 18452: extern volatile __bit RXB0IE @ (((unsigned) &PIE3)*8) + 0;
[; ;pic18f26k22.h: 18454: extern volatile __bit RXB1IE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic18f26k22.h: 18456: extern volatile __bit RXBNIE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic18f26k22.h: 18458: extern volatile __bit RXBNIF @ (((unsigned) &PIR3)*8) + 1;
[; ;pic18f26k22.h: 18460: extern volatile __bit RXBNIP @ (((unsigned) &IPR3)*8) + 1;
[; ;pic18f26k22.h: 18462: extern volatile __bit RXCKP @ (((unsigned) &BAUDCON1)*8) + 5;
[; ;pic18f26k22.h: 18464: extern volatile __bit RXDTP @ (((unsigned) &BAUDCON1)*8) + 5;
[; ;pic18f26k22.h: 18466: extern volatile __bit RXDTP1 @ (((unsigned) &BAUDCON1)*8) + 5;
[; ;pic18f26k22.h: 18468: extern volatile __bit RXDTP2 @ (((unsigned) &BAUDCON2)*8) + 5;
[; ;pic18f26k22.h: 18470: extern volatile __bit R_W2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f26k22.h: 18472: extern volatile __bit R_nW2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f26k22.h: 18474: extern volatile __bit S2 @ (((unsigned) &SSP2STAT)*8) + 3;
[; ;pic18f26k22.h: 18476: extern volatile __bit SBOREN @ (((unsigned) &RCON)*8) + 6;
[; ;pic18f26k22.h: 18478: extern volatile __bit SCK @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f26k22.h: 18480: extern volatile __bit SCK1 @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f26k22.h: 18482: extern volatile __bit SCK2 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f26k22.h: 18484: extern volatile __bit SCKP1 @ (((unsigned) &BAUDCON1)*8) + 4;
[; ;pic18f26k22.h: 18486: extern volatile __bit SCKP2 @ (((unsigned) &BAUDCON2)*8) + 4;
[; ;pic18f26k22.h: 18488: extern volatile __bit SCL @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f26k22.h: 18490: extern volatile __bit SCL1 @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f26k22.h: 18492: extern volatile __bit SCL2 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f26k22.h: 18494: extern volatile __bit SCS0 @ (((unsigned) &OSCCON)*8) + 0;
[; ;pic18f26k22.h: 18496: extern volatile __bit SCS1 @ (((unsigned) &OSCCON)*8) + 1;
[; ;pic18f26k22.h: 18498: extern volatile __bit SDA @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f26k22.h: 18500: extern volatile __bit SDA1 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f26k22.h: 18502: extern volatile __bit SDA2 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f26k22.h: 18504: extern volatile __bit SDI @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f26k22.h: 18506: extern volatile __bit SDI1 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f26k22.h: 18508: extern volatile __bit SDI2 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f26k22.h: 18510: extern volatile __bit SDO @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f26k22.h: 18512: extern volatile __bit SDO1 @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f26k22.h: 18514: extern volatile __bit SDO2 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f26k22.h: 18516: extern volatile __bit SEN1 @ (((unsigned) &SSP1CON2)*8) + 0;
[; ;pic18f26k22.h: 18518: extern volatile __bit SEN2 @ (((unsigned) &SSP2CON2)*8) + 0;
[; ;pic18f26k22.h: 18520: extern volatile __bit SENDB1 @ (((unsigned) &TXSTA1)*8) + 3;
[; ;pic18f26k22.h: 18522: extern volatile __bit SENDB2 @ (((unsigned) &TXSTA2)*8) + 3;
[; ;pic18f26k22.h: 18524: extern volatile __bit SLRA @ (((unsigned) &SLRCON)*8) + 0;
[; ;pic18f26k22.h: 18526: extern volatile __bit SLRB @ (((unsigned) &SLRCON)*8) + 1;
[; ;pic18f26k22.h: 18528: extern volatile __bit SLRC @ (((unsigned) &SLRCON)*8) + 2;
[; ;pic18f26k22.h: 18530: extern volatile __bit SMP1 @ (((unsigned) &SSP1STAT)*8) + 7;
[; ;pic18f26k22.h: 18532: extern volatile __bit SMP2 @ (((unsigned) &SSP2STAT)*8) + 7;
[; ;pic18f26k22.h: 18534: extern volatile __bit SOSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f26k22.h: 18536: extern volatile __bit SOSCEN3 @ (((unsigned) &T3CON)*8) + 3;
[; ;pic18f26k22.h: 18538: extern volatile __bit SOSCEN5 @ (((unsigned) &T5CON)*8) + 3;
[; ;pic18f26k22.h: 18540: extern volatile __bit SOSCGO @ (((unsigned) &OSCCON2)*8) + 3;
[; ;pic18f26k22.h: 18542: extern volatile __bit SOSCRUN @ (((unsigned) &OSCCON2)*8) + 6;
[; ;pic18f26k22.h: 18544: extern volatile __bit SP0 @ (((unsigned) &STKPTR)*8) + 0;
[; ;pic18f26k22.h: 18546: extern volatile __bit SP1 @ (((unsigned) &STKPTR)*8) + 1;
[; ;pic18f26k22.h: 18548: extern volatile __bit SP2 @ (((unsigned) &STKPTR)*8) + 2;
[; ;pic18f26k22.h: 18550: extern volatile __bit SP3 @ (((unsigned) &STKPTR)*8) + 3;
[; ;pic18f26k22.h: 18552: extern volatile __bit SP4 @ (((unsigned) &STKPTR)*8) + 4;
[; ;pic18f26k22.h: 18554: extern volatile __bit SPEN1 @ (((unsigned) &RCSTA1)*8) + 7;
[; ;pic18f26k22.h: 18556: extern volatile __bit SPEN2 @ (((unsigned) &RCSTA2)*8) + 7;
[; ;pic18f26k22.h: 18558: extern volatile __bit SPI1MD @ (((unsigned) &PMD0)*8) + 1;
[; ;pic18f26k22.h: 18560: extern volatile __bit SPI2MD @ (((unsigned) &PMD0)*8) + 2;
[; ;pic18f26k22.h: 18562: extern volatile __bit SRCLK0 @ (((unsigned) &SRCON0)*8) + 4;
[; ;pic18f26k22.h: 18564: extern volatile __bit SRCLK1 @ (((unsigned) &SRCON0)*8) + 5;
[; ;pic18f26k22.h: 18566: extern volatile __bit SRCLK2 @ (((unsigned) &SRCON0)*8) + 6;
[; ;pic18f26k22.h: 18568: extern volatile __bit SREN1 @ (((unsigned) &RCSTA1)*8) + 5;
[; ;pic18f26k22.h: 18570: extern volatile __bit SREN2 @ (((unsigned) &RCSTA2)*8) + 5;
[; ;pic18f26k22.h: 18572: extern volatile __bit SRENA @ (((unsigned) &RCSTA1)*8) + 5;
[; ;pic18f26k22.h: 18574: extern volatile __bit SRI @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f26k22.h: 18576: extern volatile __bit SRLEN @ (((unsigned) &SRCON0)*8) + 7;
[; ;pic18f26k22.h: 18578: extern volatile __bit SRNQ @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f26k22.h: 18580: extern volatile __bit SRNQEN @ (((unsigned) &SRCON0)*8) + 2;
[; ;pic18f26k22.h: 18582: extern volatile __bit SRPR @ (((unsigned) &SRCON0)*8) + 0;
[; ;pic18f26k22.h: 18584: extern volatile __bit SRPS @ (((unsigned) &SRCON0)*8) + 1;
[; ;pic18f26k22.h: 18586: extern volatile __bit SRQ @ (((unsigned) &PORTA)*8) + 4;
[; ;pic18f26k22.h: 18588: extern volatile __bit SRQEN @ (((unsigned) &SRCON0)*8) + 3;
[; ;pic18f26k22.h: 18590: extern volatile __bit SRRC1E @ (((unsigned) &SRCON1)*8) + 0;
[; ;pic18f26k22.h: 18592: extern volatile __bit SRRC2E @ (((unsigned) &SRCON1)*8) + 1;
[; ;pic18f26k22.h: 18594: extern volatile __bit SRRCKE @ (((unsigned) &SRCON1)*8) + 2;
[; ;pic18f26k22.h: 18596: extern volatile __bit SRRPE @ (((unsigned) &SRCON1)*8) + 3;
[; ;pic18f26k22.h: 18598: extern volatile __bit SRSC1E @ (((unsigned) &SRCON1)*8) + 4;
[; ;pic18f26k22.h: 18600: extern volatile __bit SRSC2E @ (((unsigned) &SRCON1)*8) + 5;
[; ;pic18f26k22.h: 18602: extern volatile __bit SRSCKE @ (((unsigned) &SRCON1)*8) + 6;
[; ;pic18f26k22.h: 18604: extern volatile __bit SRSPE @ (((unsigned) &SRCON1)*8) + 7;
[; ;pic18f26k22.h: 18606: extern volatile __bit SS @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f26k22.h: 18608: extern volatile __bit SS1 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f26k22.h: 18610: extern volatile __bit SS2 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f26k22.h: 18612: extern volatile __bit SSP1IE @ (((unsigned) &PIE1)*8) + 3;
[; ;pic18f26k22.h: 18614: extern volatile __bit SSP1IF @ (((unsigned) &PIR1)*8) + 3;
[; ;pic18f26k22.h: 18616: extern volatile __bit SSP1IP @ (((unsigned) &IPR1)*8) + 3;
[; ;pic18f26k22.h: 18618: extern volatile __bit SSP2IE @ (((unsigned) &PIE3)*8) + 7;
[; ;pic18f26k22.h: 18620: extern volatile __bit SSP2IF @ (((unsigned) &PIR3)*8) + 7;
[; ;pic18f26k22.h: 18622: extern volatile __bit SSP2IP @ (((unsigned) &IPR3)*8) + 7;
[; ;pic18f26k22.h: 18624: extern volatile __bit SSPEN1 @ (((unsigned) &SSP1CON1)*8) + 5;
[; ;pic18f26k22.h: 18626: extern volatile __bit SSPEN2 @ (((unsigned) &SSP2CON1)*8) + 5;
[; ;pic18f26k22.h: 18628: extern volatile __bit SSPIE @ (((unsigned) &PIE1)*8) + 3;
[; ;pic18f26k22.h: 18630: extern volatile __bit SSPIF @ (((unsigned) &PIR1)*8) + 3;
[; ;pic18f26k22.h: 18632: extern volatile __bit SSPIP @ (((unsigned) &IPR1)*8) + 3;
[; ;pic18f26k22.h: 18634: extern volatile __bit SSPM01 @ (((unsigned) &SSP1CON1)*8) + 0;
[; ;pic18f26k22.h: 18636: extern volatile __bit SSPM02 @ (((unsigned) &SSP2CON1)*8) + 0;
[; ;pic18f26k22.h: 18638: extern volatile __bit SSPM11 @ (((unsigned) &SSP1CON1)*8) + 1;
[; ;pic18f26k22.h: 18640: extern volatile __bit SSPM12 @ (((unsigned) &SSP2CON1)*8) + 1;
[; ;pic18f26k22.h: 18642: extern volatile __bit SSPM21 @ (((unsigned) &SSP1CON1)*8) + 2;
[; ;pic18f26k22.h: 18644: extern volatile __bit SSPM22 @ (((unsigned) &SSP2CON1)*8) + 2;
[; ;pic18f26k22.h: 18646: extern volatile __bit SSPM31 @ (((unsigned) &SSP1CON1)*8) + 3;
[; ;pic18f26k22.h: 18648: extern volatile __bit SSPM32 @ (((unsigned) &SSP2CON1)*8) + 3;
[; ;pic18f26k22.h: 18650: extern volatile __bit SSPOV1 @ (((unsigned) &SSP1CON1)*8) + 6;
[; ;pic18f26k22.h: 18652: extern volatile __bit SSPOV2 @ (((unsigned) &SSP2CON1)*8) + 6;
[; ;pic18f26k22.h: 18654: extern volatile __bit START @ (((unsigned) &SSP1STAT)*8) + 3;
[; ;pic18f26k22.h: 18656: extern volatile __bit START1 @ (((unsigned) &SSP1STAT)*8) + 3;
[; ;pic18f26k22.h: 18658: extern volatile __bit START2 @ (((unsigned) &SSP2STAT)*8) + 3;
[; ;pic18f26k22.h: 18660: extern volatile __bit STKFUL @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f26k22.h: 18662: extern volatile __bit STKOVF @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f26k22.h: 18664: extern volatile __bit STKPTR0 @ (((unsigned) &STKPTR)*8) + 0;
[; ;pic18f26k22.h: 18666: extern volatile __bit STKPTR1 @ (((unsigned) &STKPTR)*8) + 1;
[; ;pic18f26k22.h: 18668: extern volatile __bit STKPTR2 @ (((unsigned) &STKPTR)*8) + 2;
[; ;pic18f26k22.h: 18670: extern volatile __bit STKPTR3 @ (((unsigned) &STKPTR)*8) + 3;
[; ;pic18f26k22.h: 18672: extern volatile __bit STKPTR4 @ (((unsigned) &STKPTR)*8) + 4;
[; ;pic18f26k22.h: 18674: extern volatile __bit STKUNF @ (((unsigned) &STKPTR)*8) + 6;
[; ;pic18f26k22.h: 18676: extern volatile __bit STOP @ (((unsigned) &SSP1STAT)*8) + 4;
[; ;pic18f26k22.h: 18678: extern volatile __bit STOP1 @ (((unsigned) &SSP1STAT)*8) + 4;
[; ;pic18f26k22.h: 18680: extern volatile __bit STOP2 @ (((unsigned) &SSP2STAT)*8) + 4;
[; ;pic18f26k22.h: 18682: extern volatile __bit STR1A @ (((unsigned) &PSTR1CON)*8) + 0;
[; ;pic18f26k22.h: 18684: extern volatile __bit STR1B @ (((unsigned) &PSTR1CON)*8) + 1;
[; ;pic18f26k22.h: 18686: extern volatile __bit STR1C @ (((unsigned) &PSTR1CON)*8) + 2;
[; ;pic18f26k22.h: 18688: extern volatile __bit STR1D @ (((unsigned) &PSTR1CON)*8) + 3;
[; ;pic18f26k22.h: 18690: extern volatile __bit STR1SYNC @ (((unsigned) &PSTR1CON)*8) + 4;
[; ;pic18f26k22.h: 18692: extern volatile __bit STR2A @ (((unsigned) &PSTR2CON)*8) + 0;
[; ;pic18f26k22.h: 18694: extern volatile __bit STR2B @ (((unsigned) &PSTR2CON)*8) + 1;
[; ;pic18f26k22.h: 18696: extern volatile __bit STR2C @ (((unsigned) &PSTR2CON)*8) + 2;
[; ;pic18f26k22.h: 18698: extern volatile __bit STR2D @ (((unsigned) &PSTR2CON)*8) + 3;
[; ;pic18f26k22.h: 18700: extern volatile __bit STR2SYNC @ (((unsigned) &PSTR2CON)*8) + 4;
[; ;pic18f26k22.h: 18702: extern volatile __bit STR3A @ (((unsigned) &PSTR3CON)*8) + 0;
[; ;pic18f26k22.h: 18704: extern volatile __bit STR3B @ (((unsigned) &PSTR3CON)*8) + 1;
[; ;pic18f26k22.h: 18706: extern volatile __bit STR3C @ (((unsigned) &PSTR3CON)*8) + 2;
[; ;pic18f26k22.h: 18708: extern volatile __bit STR3D @ (((unsigned) &PSTR3CON)*8) + 3;
[; ;pic18f26k22.h: 18710: extern volatile __bit STR3SYNC @ (((unsigned) &PSTR3CON)*8) + 4;
[; ;pic18f26k22.h: 18712: extern volatile __bit STRA @ (((unsigned) &PSTR1CON)*8) + 0;
[; ;pic18f26k22.h: 18714: extern volatile __bit STRA2 @ (((unsigned) &PSTR2CON)*8) + 0;
[; ;pic18f26k22.h: 18716: extern volatile __bit STRA3 @ (((unsigned) &PSTR3CON)*8) + 0;
[; ;pic18f26k22.h: 18718: extern volatile __bit STRB @ (((unsigned) &PSTR1CON)*8) + 1;
[; ;pic18f26k22.h: 18720: extern volatile __bit STRB2 @ (((unsigned) &PSTR2CON)*8) + 1;
[; ;pic18f26k22.h: 18722: extern volatile __bit STRB3 @ (((unsigned) &PSTR3CON)*8) + 1;
[; ;pic18f26k22.h: 18724: extern volatile __bit STRC @ (((unsigned) &PSTR1CON)*8) + 2;
[; ;pic18f26k22.h: 18726: extern volatile __bit STRC2 @ (((unsigned) &PSTR2CON)*8) + 2;
[; ;pic18f26k22.h: 18728: extern volatile __bit STRC3 @ (((unsigned) &PSTR3CON)*8) + 2;
[; ;pic18f26k22.h: 18730: extern volatile __bit STRD @ (((unsigned) &PSTR1CON)*8) + 3;
[; ;pic18f26k22.h: 18732: extern volatile __bit STRD2 @ (((unsigned) &PSTR2CON)*8) + 3;
[; ;pic18f26k22.h: 18734: extern volatile __bit STRD3 @ (((unsigned) &PSTR3CON)*8) + 3;
[; ;pic18f26k22.h: 18736: extern volatile __bit STRSYNC @ (((unsigned) &PSTR1CON)*8) + 4;
[; ;pic18f26k22.h: 18738: extern volatile __bit STRSYNC2 @ (((unsigned) &PSTR2CON)*8) + 4;
[; ;pic18f26k22.h: 18740: extern volatile __bit STRSYNC3 @ (((unsigned) &PSTR3CON)*8) + 4;
[; ;pic18f26k22.h: 18742: extern volatile __bit SWDTE @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18f26k22.h: 18744: extern volatile __bit SWDTEN @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18f26k22.h: 18746: extern volatile __bit SYNC1 @ (((unsigned) &TXSTA1)*8) + 4;
[; ;pic18f26k22.h: 18748: extern volatile __bit SYNC2 @ (((unsigned) &TXSTA2)*8) + 4;
[; ;pic18f26k22.h: 18750: extern volatile __bit T08BIT @ (((unsigned) &T0CON)*8) + 6;
[; ;pic18f26k22.h: 18752: extern volatile __bit T0CKI @ (((unsigned) &PORTA)*8) + 4;
[; ;pic18f26k22.h: 18754: extern volatile __bit T0CS @ (((unsigned) &T0CON)*8) + 5;
[; ;pic18f26k22.h: 18756: extern volatile __bit T0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f26k22.h: 18758: extern volatile __bit T0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f26k22.h: 18760: extern volatile __bit T0PS0 @ (((unsigned) &T0CON)*8) + 0;
[; ;pic18f26k22.h: 18762: extern volatile __bit T0PS1 @ (((unsigned) &T0CON)*8) + 1;
[; ;pic18f26k22.h: 18764: extern volatile __bit T0PS2 @ (((unsigned) &T0CON)*8) + 2;
[; ;pic18f26k22.h: 18766: extern volatile __bit T0SE @ (((unsigned) &T0CON)*8) + 4;
[; ;pic18f26k22.h: 18768: extern volatile __bit T1CKI @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f26k22.h: 18770: extern volatile __bit T1CKPS0 @ (((unsigned) &T1CON)*8) + 4;
[; ;pic18f26k22.h: 18772: extern volatile __bit T1CKPS1 @ (((unsigned) &T1CON)*8) + 5;
[; ;pic18f26k22.h: 18774: extern volatile __bit T1G @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f26k22.h: 18776: extern volatile __bit T1GGO @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic18f26k22.h: 18778: extern volatile __bit T1GGO_NOT_DONE @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic18f26k22.h: 18780: extern volatile __bit T1GGO_nDONE @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic18f26k22.h: 18782: extern volatile __bit T1GPOL @ (((unsigned) &T1GCON)*8) + 6;
[; ;pic18f26k22.h: 18784: extern volatile __bit T1GSPM @ (((unsigned) &T1GCON)*8) + 4;
[; ;pic18f26k22.h: 18786: extern volatile __bit T1GSS0 @ (((unsigned) &T1GCON)*8) + 0;
[; ;pic18f26k22.h: 18788: extern volatile __bit T1GSS1 @ (((unsigned) &T1GCON)*8) + 1;
[; ;pic18f26k22.h: 18790: extern volatile __bit T1GTM @ (((unsigned) &T1GCON)*8) + 5;
[; ;pic18f26k22.h: 18792: extern volatile __bit T1GVAL @ (((unsigned) &T1GCON)*8) + 2;
[; ;pic18f26k22.h: 18794: extern volatile __bit T1G_DONE @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic18f26k22.h: 18796: extern volatile __bit T1OSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f26k22.h: 18798: extern volatile __bit T1OSI @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f26k22.h: 18800: extern volatile __bit T1OSO @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f26k22.h: 18802: extern volatile __bit T1RD16 @ (((unsigned) &T1CON)*8) + 1;
[; ;pic18f26k22.h: 18804: extern volatile __bit T1SOSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f26k22.h: 18806: extern volatile __bit T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f26k22.h: 18808: extern volatile __bit T2CKPS0 @ (((unsigned) &T2CON)*8) + 0;
[; ;pic18f26k22.h: 18810: extern volatile __bit T2CKPS1 @ (((unsigned) &T2CON)*8) + 1;
[; ;pic18f26k22.h: 18812: extern volatile __bit T2OUTPS0 @ (((unsigned) &T2CON)*8) + 3;
[; ;pic18f26k22.h: 18814: extern volatile __bit T2OUTPS1 @ (((unsigned) &T2CON)*8) + 4;
[; ;pic18f26k22.h: 18816: extern volatile __bit T2OUTPS2 @ (((unsigned) &T2CON)*8) + 5;
[; ;pic18f26k22.h: 18818: extern volatile __bit T2OUTPS3 @ (((unsigned) &T2CON)*8) + 6;
[; ;pic18f26k22.h: 18820: extern volatile __bit T3CKPS0 @ (((unsigned) &T3CON)*8) + 4;
[; ;pic18f26k22.h: 18822: extern volatile __bit T3CKPS1 @ (((unsigned) &T3CON)*8) + 5;
[; ;pic18f26k22.h: 18824: extern volatile __bit T3G @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f26k22.h: 18826: extern volatile __bit T3GGO @ (((unsigned) &T3GCON)*8) + 3;
[; ;pic18f26k22.h: 18828: extern volatile __bit T3GGO_NOT_DONE @ (((unsigned) &T3GCON)*8) + 3;
[; ;pic18f26k22.h: 18830: extern volatile __bit T3GGO_nDONE @ (((unsigned) &T3GCON)*8) + 3;
[; ;pic18f26k22.h: 18832: extern volatile __bit T3GPOL @ (((unsigned) &T3GCON)*8) + 6;
[; ;pic18f26k22.h: 18834: extern volatile __bit T3GSPM @ (((unsigned) &T3GCON)*8) + 4;
[; ;pic18f26k22.h: 18836: extern volatile __bit T3GSS0 @ (((unsigned) &T3GCON)*8) + 0;
[; ;pic18f26k22.h: 18838: extern volatile __bit T3GSS1 @ (((unsigned) &T3GCON)*8) + 1;
[; ;pic18f26k22.h: 18840: extern volatile __bit T3GTM @ (((unsigned) &T3GCON)*8) + 5;
[; ;pic18f26k22.h: 18842: extern volatile __bit T3GVAL @ (((unsigned) &T3GCON)*8) + 2;
[; ;pic18f26k22.h: 18844: extern volatile __bit T3G_DONE @ (((unsigned) &T3GCON)*8) + 3;
[; ;pic18f26k22.h: 18846: extern volatile __bit T3OSCEN @ (((unsigned) &T3CON)*8) + 3;
[; ;pic18f26k22.h: 18848: extern volatile __bit T3RD16 @ (((unsigned) &T3CON)*8) + 1;
[; ;pic18f26k22.h: 18850: extern volatile __bit T3SOSCEN @ (((unsigned) &T3CON)*8) + 3;
[; ;pic18f26k22.h: 18852: extern volatile __bit T4CKPS0 @ (((unsigned) &T4CON)*8) + 0;
[; ;pic18f26k22.h: 18854: extern volatile __bit T4CKPS1 @ (((unsigned) &T4CON)*8) + 1;
[; ;pic18f26k22.h: 18856: extern volatile __bit T4OUTPS0 @ (((unsigned) &T4CON)*8) + 3;
[; ;pic18f26k22.h: 18858: extern volatile __bit T4OUTPS1 @ (((unsigned) &T4CON)*8) + 4;
[; ;pic18f26k22.h: 18860: extern volatile __bit T4OUTPS2 @ (((unsigned) &T4CON)*8) + 5;
[; ;pic18f26k22.h: 18862: extern volatile __bit T4OUTPS3 @ (((unsigned) &T4CON)*8) + 6;
[; ;pic18f26k22.h: 18864: extern volatile __bit T5CKI @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f26k22.h: 18866: extern volatile __bit T5CKPS0 @ (((unsigned) &T5CON)*8) + 4;
[; ;pic18f26k22.h: 18868: extern volatile __bit T5CKPS1 @ (((unsigned) &T5CON)*8) + 5;
[; ;pic18f26k22.h: 18870: extern volatile __bit T5G @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f26k22.h: 18872: extern volatile __bit T5GGO @ (((unsigned) &T5GCON)*8) + 3;
[; ;pic18f26k22.h: 18874: extern volatile __bit T5GGO_NOT_DONE @ (((unsigned) &T5GCON)*8) + 3;
[; ;pic18f26k22.h: 18876: extern volatile __bit T5GGO_nDONE @ (((unsigned) &T5GCON)*8) + 3;
[; ;pic18f26k22.h: 18878: extern volatile __bit T5GPOL @ (((unsigned) &T5GCON)*8) + 6;
[; ;pic18f26k22.h: 18880: extern volatile __bit T5GSPM @ (((unsigned) &T5GCON)*8) + 4;
[; ;pic18f26k22.h: 18882: extern volatile __bit T5GSS0 @ (((unsigned) &T5GCON)*8) + 0;
[; ;pic18f26k22.h: 18884: extern volatile __bit T5GSS1 @ (((unsigned) &T5GCON)*8) + 1;
[; ;pic18f26k22.h: 18886: extern volatile __bit T5GTM @ (((unsigned) &T5GCON)*8) + 5;
[; ;pic18f26k22.h: 18888: extern volatile __bit T5GVAL @ (((unsigned) &T5GCON)*8) + 2;
[; ;pic18f26k22.h: 18890: extern volatile __bit T5G_DONE @ (((unsigned) &T5GCON)*8) + 3;
[; ;pic18f26k22.h: 18892: extern volatile __bit T5RD16 @ (((unsigned) &T5CON)*8) + 1;
[; ;pic18f26k22.h: 18894: extern volatile __bit T5SOSCEN @ (((unsigned) &T5CON)*8) + 3;
[; ;pic18f26k22.h: 18896: extern volatile __bit T5SYNC @ (((unsigned) &T5CON)*8) + 2;
[; ;pic18f26k22.h: 18898: extern volatile __bit T6CKPS0 @ (((unsigned) &T6CON)*8) + 0;
[; ;pic18f26k22.h: 18900: extern volatile __bit T6CKPS1 @ (((unsigned) &T6CON)*8) + 1;
[; ;pic18f26k22.h: 18902: extern volatile __bit T6OUTPS0 @ (((unsigned) &T6CON)*8) + 3;
[; ;pic18f26k22.h: 18904: extern volatile __bit T6OUTPS1 @ (((unsigned) &T6CON)*8) + 4;
[; ;pic18f26k22.h: 18906: extern volatile __bit T6OUTPS2 @ (((unsigned) &T6CON)*8) + 5;
[; ;pic18f26k22.h: 18908: extern volatile __bit T6OUTPS3 @ (((unsigned) &T6CON)*8) + 6;
[; ;pic18f26k22.h: 18910: extern volatile __bit TGEN @ (((unsigned) &CTMUCONH)*8) + 4;
[; ;pic18f26k22.h: 18912: extern volatile __bit TMR0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f26k22.h: 18914: extern volatile __bit TMR0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f26k22.h: 18916: extern volatile __bit TMR0IP @ (((unsigned) &INTCON2)*8) + 2;
[; ;pic18f26k22.h: 18918: extern volatile __bit TMR0ON @ (((unsigned) &T0CON)*8) + 7;
[; ;pic18f26k22.h: 18920: extern volatile __bit TMR1CS0 @ (((unsigned) &T1CON)*8) + 6;
[; ;pic18f26k22.h: 18922: extern volatile __bit TMR1CS1 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic18f26k22.h: 18924: extern volatile __bit TMR1GE @ (((unsigned) &T1GCON)*8) + 7;
[; ;pic18f26k22.h: 18926: extern volatile __bit TMR1GIE @ (((unsigned) &PIE3)*8) + 0;
[; ;pic18f26k22.h: 18928: extern volatile __bit TMR1GIF @ (((unsigned) &PIR3)*8) + 0;
[; ;pic18f26k22.h: 18930: extern volatile __bit TMR1GIP @ (((unsigned) &IPR3)*8) + 0;
[; ;pic18f26k22.h: 18932: extern volatile __bit TMR1IE @ (((unsigned) &PIE1)*8) + 0;
[; ;pic18f26k22.h: 18934: extern volatile __bit TMR1IF @ (((unsigned) &PIR1)*8) + 0;
[; ;pic18f26k22.h: 18936: extern volatile __bit TMR1IP @ (((unsigned) &IPR1)*8) + 0;
[; ;pic18f26k22.h: 18938: extern volatile __bit TMR1MD @ (((unsigned) &PMD0)*8) + 0;
[; ;pic18f26k22.h: 18940: extern volatile __bit TMR1ON @ (((unsigned) &T1CON)*8) + 0;
[; ;pic18f26k22.h: 18942: extern volatile __bit TMR2IE @ (((unsigned) &PIE1)*8) + 1;
[; ;pic18f26k22.h: 18944: extern volatile __bit TMR2IF @ (((unsigned) &PIR1)*8) + 1;
[; ;pic18f26k22.h: 18946: extern volatile __bit TMR2IP @ (((unsigned) &IPR1)*8) + 1;
[; ;pic18f26k22.h: 18948: extern volatile __bit TMR2MD @ (((unsigned) &PMD0)*8) + 1;
[; ;pic18f26k22.h: 18950: extern volatile __bit TMR2ON @ (((unsigned) &T2CON)*8) + 2;
[; ;pic18f26k22.h: 18952: extern volatile __bit TMR3CS0 @ (((unsigned) &T3CON)*8) + 6;
[; ;pic18f26k22.h: 18954: extern volatile __bit TMR3CS1 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18f26k22.h: 18956: extern volatile __bit TMR3GE @ (((unsigned) &T3GCON)*8) + 7;
[; ;pic18f26k22.h: 18958: extern volatile __bit TMR3GIE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic18f26k22.h: 18960: extern volatile __bit TMR3GIF @ (((unsigned) &PIR3)*8) + 1;
[; ;pic18f26k22.h: 18962: extern volatile __bit TMR3GIP @ (((unsigned) &IPR3)*8) + 1;
[; ;pic18f26k22.h: 18964: extern volatile __bit TMR3IE @ (((unsigned) &PIE2)*8) + 1;
[; ;pic18f26k22.h: 18966: extern volatile __bit TMR3IF @ (((unsigned) &PIR2)*8) + 1;
[; ;pic18f26k22.h: 18968: extern volatile __bit TMR3IP @ (((unsigned) &IPR2)*8) + 1;
[; ;pic18f26k22.h: 18970: extern volatile __bit TMR3MD @ (((unsigned) &PMD0)*8) + 2;
[; ;pic18f26k22.h: 18972: extern volatile __bit TMR3ON @ (((unsigned) &T3CON)*8) + 0;
[; ;pic18f26k22.h: 18974: extern volatile __bit TMR4IE @ (((unsigned) &PIE5)*8) + 0;
[; ;pic18f26k22.h: 18976: extern volatile __bit TMR4IF @ (((unsigned) &PIR5)*8) + 0;
[; ;pic18f26k22.h: 18978: extern volatile __bit TMR4IP @ (((unsigned) &IPR5)*8) + 0;
[; ;pic18f26k22.h: 18980: extern volatile __bit TMR4MD @ (((unsigned) &PMD0)*8) + 3;
[; ;pic18f26k22.h: 18982: extern volatile __bit TMR4ON @ (((unsigned) &T4CON)*8) + 2;
[; ;pic18f26k22.h: 18984: extern volatile __bit TMR5CS0 @ (((unsigned) &T5CON)*8) + 6;
[; ;pic18f26k22.h: 18986: extern volatile __bit TMR5CS1 @ (((unsigned) &T5CON)*8) + 7;
[; ;pic18f26k22.h: 18988: extern volatile __bit TMR5GE @ (((unsigned) &T5GCON)*8) + 7;
[; ;pic18f26k22.h: 18990: extern volatile __bit TMR5GIE @ (((unsigned) &PIE3)*8) + 2;
[; ;pic18f26k22.h: 18992: extern volatile __bit TMR5GIF @ (((unsigned) &PIR3)*8) + 2;
[; ;pic18f26k22.h: 18994: extern volatile __bit TMR5GIP @ (((unsigned) &IPR3)*8) + 2;
[; ;pic18f26k22.h: 18996: extern volatile __bit TMR5IE @ (((unsigned) &PIE5)*8) + 1;
[; ;pic18f26k22.h: 18998: extern volatile __bit TMR5IF @ (((unsigned) &PIR5)*8) + 1;
[; ;pic18f26k22.h: 19000: extern volatile __bit TMR5IP @ (((unsigned) &IPR5)*8) + 1;
[; ;pic18f26k22.h: 19002: extern volatile __bit TMR5MD @ (((unsigned) &PMD0)*8) + 4;
[; ;pic18f26k22.h: 19004: extern volatile __bit TMR5ON @ (((unsigned) &T5CON)*8) + 0;
[; ;pic18f26k22.h: 19006: extern volatile __bit TMR6IE @ (((unsigned) &PIE5)*8) + 2;
[; ;pic18f26k22.h: 19008: extern volatile __bit TMR6IF @ (((unsigned) &PIR5)*8) + 2;
[; ;pic18f26k22.h: 19010: extern volatile __bit TMR6IP @ (((unsigned) &IPR5)*8) + 2;
[; ;pic18f26k22.h: 19012: extern volatile __bit TMR6MD @ (((unsigned) &PMD0)*8) + 5;
[; ;pic18f26k22.h: 19014: extern volatile __bit TMR6ON @ (((unsigned) &T6CON)*8) + 2;
[; ;pic18f26k22.h: 19016: extern volatile __bit TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f26k22.h: 19018: extern volatile __bit TRIGSEL @ (((unsigned) &ADCON1)*8) + 7;
[; ;pic18f26k22.h: 19020: extern volatile __bit TRISA0 @ (((unsigned) &TRISA)*8) + 0;
[; ;pic18f26k22.h: 19022: extern volatile __bit TRISA1 @ (((unsigned) &TRISA)*8) + 1;
[; ;pic18f26k22.h: 19024: extern volatile __bit TRISA2 @ (((unsigned) &TRISA)*8) + 2;
[; ;pic18f26k22.h: 19026: extern volatile __bit TRISA3 @ (((unsigned) &TRISA)*8) + 3;
[; ;pic18f26k22.h: 19028: extern volatile __bit TRISA4 @ (((unsigned) &TRISA)*8) + 4;
[; ;pic18f26k22.h: 19030: extern volatile __bit TRISA5 @ (((unsigned) &TRISA)*8) + 5;
[; ;pic18f26k22.h: 19032: extern volatile __bit TRISA6 @ (((unsigned) &TRISA)*8) + 6;
[; ;pic18f26k22.h: 19034: extern volatile __bit TRISA7 @ (((unsigned) &TRISA)*8) + 7;
[; ;pic18f26k22.h: 19036: extern volatile __bit TRISB0 @ (((unsigned) &TRISB)*8) + 0;
[; ;pic18f26k22.h: 19038: extern volatile __bit TRISB1 @ (((unsigned) &TRISB)*8) + 1;
[; ;pic18f26k22.h: 19040: extern volatile __bit TRISB2 @ (((unsigned) &TRISB)*8) + 2;
[; ;pic18f26k22.h: 19042: extern volatile __bit TRISB3 @ (((unsigned) &TRISB)*8) + 3;
[; ;pic18f26k22.h: 19044: extern volatile __bit TRISB4 @ (((unsigned) &TRISB)*8) + 4;
[; ;pic18f26k22.h: 19046: extern volatile __bit TRISB5 @ (((unsigned) &TRISB)*8) + 5;
[; ;pic18f26k22.h: 19048: extern volatile __bit TRISB6 @ (((unsigned) &TRISB)*8) + 6;
[; ;pic18f26k22.h: 19050: extern volatile __bit TRISB7 @ (((unsigned) &TRISB)*8) + 7;
[; ;pic18f26k22.h: 19052: extern volatile __bit TRISC0 @ (((unsigned) &TRISC)*8) + 0;
[; ;pic18f26k22.h: 19054: extern volatile __bit TRISC1 @ (((unsigned) &TRISC)*8) + 1;
[; ;pic18f26k22.h: 19056: extern volatile __bit TRISC2 @ (((unsigned) &TRISC)*8) + 2;
[; ;pic18f26k22.h: 19058: extern volatile __bit TRISC3 @ (((unsigned) &TRISC)*8) + 3;
[; ;pic18f26k22.h: 19060: extern volatile __bit TRISC4 @ (((unsigned) &TRISC)*8) + 4;
[; ;pic18f26k22.h: 19062: extern volatile __bit TRISC5 @ (((unsigned) &TRISC)*8) + 5;
[; ;pic18f26k22.h: 19064: extern volatile __bit TRISC6 @ (((unsigned) &TRISC)*8) + 6;
[; ;pic18f26k22.h: 19066: extern volatile __bit TRISC7 @ (((unsigned) &TRISC)*8) + 7;
[; ;pic18f26k22.h: 19068: extern volatile __bit TRMT1 @ (((unsigned) &TXSTA1)*8) + 1;
[; ;pic18f26k22.h: 19070: extern volatile __bit TRMT2 @ (((unsigned) &TXSTA2)*8) + 1;
[; ;pic18f26k22.h: 19072: extern volatile __bit TUN0 @ (((unsigned) &OSCTUNE)*8) + 0;
[; ;pic18f26k22.h: 19074: extern volatile __bit TUN1 @ (((unsigned) &OSCTUNE)*8) + 1;
[; ;pic18f26k22.h: 19076: extern volatile __bit TUN2 @ (((unsigned) &OSCTUNE)*8) + 2;
[; ;pic18f26k22.h: 19078: extern volatile __bit TUN3 @ (((unsigned) &OSCTUNE)*8) + 3;
[; ;pic18f26k22.h: 19080: extern volatile __bit TUN4 @ (((unsigned) &OSCTUNE)*8) + 4;
[; ;pic18f26k22.h: 19082: extern volatile __bit TUN5 @ (((unsigned) &OSCTUNE)*8) + 5;
[; ;pic18f26k22.h: 19084: extern volatile __bit TX @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f26k22.h: 19086: extern volatile __bit TX1 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f26k22.h: 19088: extern volatile __bit TX1IE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f26k22.h: 19090: extern volatile __bit TX1IF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f26k22.h: 19092: extern volatile __bit TX1IP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f26k22.h: 19094: extern volatile __bit TX2 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f26k22.h: 19096: extern volatile __bit TX2IE @ (((unsigned) &PIE3)*8) + 4;
[; ;pic18f26k22.h: 19098: extern volatile __bit TX2IF @ (((unsigned) &PIR3)*8) + 4;
[; ;pic18f26k22.h: 19100: extern volatile __bit TX2IP @ (((unsigned) &IPR3)*8) + 4;
[; ;pic18f26k22.h: 19102: extern volatile __bit TX8_9 @ (((unsigned) &TXSTA1)*8) + 6;
[; ;pic18f26k22.h: 19104: extern volatile __bit TX8_92 @ (((unsigned) &TXSTA2)*8) + 6;
[; ;pic18f26k22.h: 19106: extern volatile __bit TX91 @ (((unsigned) &TXSTA1)*8) + 6;
[; ;pic18f26k22.h: 19108: extern volatile __bit TX92 @ (((unsigned) &TXSTA2)*8) + 6;
[; ;pic18f26k22.h: 19110: extern volatile __bit TX9D1 @ (((unsigned) &TXSTA1)*8) + 0;
[; ;pic18f26k22.h: 19112: extern volatile __bit TX9D2 @ (((unsigned) &TXSTA2)*8) + 0;
[; ;pic18f26k22.h: 19114: extern volatile __bit TXB0IE @ (((unsigned) &PIE3)*8) + 2;
[; ;pic18f26k22.h: 19116: extern volatile __bit TXB1IE @ (((unsigned) &PIE3)*8) + 3;
[; ;pic18f26k22.h: 19118: extern volatile __bit TXB2IE @ (((unsigned) &PIE3)*8) + 4;
[; ;pic18f26k22.h: 19120: extern volatile __bit TXBNIE @ (((unsigned) &PIE3)*8) + 4;
[; ;pic18f26k22.h: 19122: extern volatile __bit TXBNIF @ (((unsigned) &PIR3)*8) + 4;
[; ;pic18f26k22.h: 19124: extern volatile __bit TXBNIP @ (((unsigned) &IPR3)*8) + 4;
[; ;pic18f26k22.h: 19126: extern volatile __bit TXCKP @ (((unsigned) &BAUDCON1)*8) + 4;
[; ;pic18f26k22.h: 19128: extern volatile __bit TXCKP1 @ (((unsigned) &BAUDCON1)*8) + 4;
[; ;pic18f26k22.h: 19130: extern volatile __bit TXCKP2 @ (((unsigned) &BAUDCON2)*8) + 4;
[; ;pic18f26k22.h: 19132: extern volatile __bit TXD8 @ (((unsigned) &TXSTA1)*8) + 0;
[; ;pic18f26k22.h: 19134: extern volatile __bit TXD82 @ (((unsigned) &TXSTA2)*8) + 0;
[; ;pic18f26k22.h: 19136: extern volatile __bit TXEN1 @ (((unsigned) &TXSTA1)*8) + 5;
[; ;pic18f26k22.h: 19138: extern volatile __bit TXEN2 @ (((unsigned) &TXSTA2)*8) + 5;
[; ;pic18f26k22.h: 19140: extern volatile __bit TXIE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f26k22.h: 19142: extern volatile __bit TXIF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f26k22.h: 19144: extern volatile __bit TXIP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f26k22.h: 19146: extern volatile __bit UA1 @ (((unsigned) &SSP1STAT)*8) + 1;
[; ;pic18f26k22.h: 19148: extern volatile __bit UA2 @ (((unsigned) &SSP2STAT)*8) + 1;
[; ;pic18f26k22.h: 19150: extern volatile __bit UART1MD @ (((unsigned) &PMD0)*8) + 6;
[; ;pic18f26k22.h: 19152: extern volatile __bit UART2MD @ (((unsigned) &PMD0)*8) + 7;
[; ;pic18f26k22.h: 19154: extern volatile __bit ULPWUIN @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f26k22.h: 19156: extern volatile __bit VDIRMAG @ (((unsigned) &HLVDCON)*8) + 7;
[; ;pic18f26k22.h: 19158: extern volatile __bit VPP @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f26k22.h: 19160: extern volatile __bit VREFM @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f26k22.h: 19162: extern volatile __bit VREFN @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f26k22.h: 19164: extern volatile __bit VREFP @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f26k22.h: 19166: extern volatile __bit W4E @ (((unsigned) &BAUDCON1)*8) + 1;
[; ;pic18f26k22.h: 19168: extern volatile __bit WCOL1 @ (((unsigned) &SSP1CON1)*8) + 7;
[; ;pic18f26k22.h: 19170: extern volatile __bit WCOL2 @ (((unsigned) &SSP2CON1)*8) + 7;
[; ;pic18f26k22.h: 19172: extern volatile __bit WPUB0 @ (((unsigned) &WPUB)*8) + 0;
[; ;pic18f26k22.h: 19174: extern volatile __bit WPUB1 @ (((unsigned) &WPUB)*8) + 1;
[; ;pic18f26k22.h: 19176: extern volatile __bit WPUB2 @ (((unsigned) &WPUB)*8) + 2;
[; ;pic18f26k22.h: 19178: extern volatile __bit WPUB3 @ (((unsigned) &WPUB)*8) + 3;
[; ;pic18f26k22.h: 19180: extern volatile __bit WPUB4 @ (((unsigned) &WPUB)*8) + 4;
[; ;pic18f26k22.h: 19182: extern volatile __bit WPUB5 @ (((unsigned) &WPUB)*8) + 5;
[; ;pic18f26k22.h: 19184: extern volatile __bit WPUB6 @ (((unsigned) &WPUB)*8) + 6;
[; ;pic18f26k22.h: 19186: extern volatile __bit WPUB7 @ (((unsigned) &WPUB)*8) + 7;
[; ;pic18f26k22.h: 19188: extern volatile __bit WPUE3 @ (((unsigned) &TRISE)*8) + 7;
[; ;pic18f26k22.h: 19190: extern volatile __bit WR @ (((unsigned) &EECON1)*8) + 1;
[; ;pic18f26k22.h: 19192: extern volatile __bit WREN @ (((unsigned) &EECON1)*8) + 2;
[; ;pic18f26k22.h: 19194: extern volatile __bit WRERR @ (((unsigned) &EECON1)*8) + 3;
[; ;pic18f26k22.h: 19196: extern volatile __bit WUE1 @ (((unsigned) &BAUDCON1)*8) + 1;
[; ;pic18f26k22.h: 19198: extern volatile __bit WUE2 @ (((unsigned) &BAUDCON2)*8) + 1;
[; ;pic18f26k22.h: 19200: extern volatile __bit ZERO @ (((unsigned) &STATUS)*8) + 2;
[; ;pic18f26k22.h: 19202: extern volatile __bit nA2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f26k22.h: 19204: extern volatile __bit nADDRESS2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f26k22.h: 19206: extern volatile __bit nBOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f26k22.h: 19208: extern volatile __bit nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f26k22.h: 19210: extern volatile __bit nMCLR @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f26k22.h: 19212: extern volatile __bit nPD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f26k22.h: 19214: extern volatile __bit nPOR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f26k22.h: 19216: extern volatile __bit nRBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f26k22.h: 19218: extern volatile __bit nRI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f26k22.h: 19220: extern volatile __bit nSS @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f26k22.h: 19222: extern volatile __bit nSS1 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f26k22.h: 19224: extern volatile __bit nSS2 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f26k22.h: 19226: extern volatile __bit nT1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f26k22.h: 19228: extern volatile __bit nT3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f26k22.h: 19230: extern volatile __bit nT5SYNC @ (((unsigned) &T5CON)*8) + 2;
[; ;pic18f26k22.h: 19232: extern volatile __bit nTO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f26k22.h: 19234: extern volatile __bit nW2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f26k22.h: 19236: extern volatile __bit nWRITE2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18.h: 18: __attribute__((__unsupported__("The " "flash_write" " routine is no longer supported. Please use the MPLAB X MCC."))) void flash_write(const unsigned char *, unsigned int, __far unsigned char *);
[; ;pic18.h: 19: __attribute__((__unsupported__("The " "EraseFlash" " routine is no longer supported. Please use the MPLAB X MCC."))) void EraseFlash(unsigned long startaddr, unsigned long endaddr);
[; ;pic18.h: 43: extern void __nop(void);
[; ;pic18.h: 157: extern __nonreentrant void _delay(unsigned long);
[; ;pic18.h: 159: extern __nonreentrant void _delaywdt(unsigned long);
[; ;pic18.h: 161: extern __nonreentrant void _delay3(unsigned char);
[; ;__size_t.h: 4: typedef unsigned size_t;
[; ;stdarg.h: 7: typedef void * va_list[1];
[; ;stdarg.h: 10: extern void * __va_start(void);
[; ;stdarg.h: 13: extern void * __va_arg(void *, ...);
[; ;stdio.h: 43: struct __prbuf
[; ;stdio.h: 44: {
[; ;stdio.h: 45: char * ptr;
[; ;stdio.h: 46: void (* func)(char);
[; ;stdio.h: 47: };
[; ;errno.h: 29: extern int errno;
[; ;conio.h: 12: extern void init_uart(void);
[; ;conio.h: 14: extern char getch(void);
[; ;conio.h: 15: extern char getche(void);
[; ;conio.h: 16: extern void putch(char);
[; ;conio.h: 17: extern void ungetch(char);
[; ;conio.h: 19: extern __bit kbhit(void);
[; ;conio.h: 23: extern char * cgets(char *);
[; ;conio.h: 24: extern void cputs(const char *);
[; ;stdio.h: 88: extern int cprintf(char *, ...);
[; ;stdio.h: 93: extern int _doprnt(struct __prbuf *, const register char *, register va_list);
[; ;stdio.h: 183: extern char * gets(char *);
[; ;stdio.h: 184: extern int puts(const char *);
[; ;stdio.h: 185: extern int scanf(const char *, ...) __attribute__((unsupported("scanf() is not supported by this compiler")));
[; ;stdio.h: 186: extern int sscanf(const char *, const char *, ...) __attribute__((unsupported("sscanf() is not supported by this compiler")));
[; ;stdio.h: 187: extern int vprintf(const char *, va_list) __attribute__((unsupported("vprintf() is not supported by this compiler")));
[; ;stdio.h: 188: extern int vsprintf(char *, const char *, va_list) __attribute__((unsupported("vsprintf() is not supported by this compiler")));
[; ;stdio.h: 189: extern int vscanf(const char *, va_list ap) __attribute__((unsupported("vscanf() is not supported by this compiler")));
[; ;stdio.h: 190: extern int vsscanf(const char *, const char *, va_list) __attribute__((unsupported("vsscanf() is not supported by this compiler")));
[; ;stdio.h: 194: extern int sprintf(char *, const char *, ...);
[; ;stdio.h: 195: extern int printf(const char *, ...);
[; ;stdlib.h: 7: typedef unsigned short wchar_t;
[; ;stdlib.h: 15: typedef struct {
[; ;stdlib.h: 16: int rem;
[; ;stdlib.h: 17: int quot;
[; ;stdlib.h: 18: } div_t;
[; ;stdlib.h: 19: typedef struct {
[; ;stdlib.h: 20: unsigned rem;
[; ;stdlib.h: 21: unsigned quot;
[; ;stdlib.h: 22: } udiv_t;
[; ;stdlib.h: 23: typedef struct {
[; ;stdlib.h: 24: long quot;
[; ;stdlib.h: 25: long rem;
[; ;stdlib.h: 26: } ldiv_t;
[; ;stdlib.h: 27: typedef struct {
[; ;stdlib.h: 28: unsigned long quot;
[; ;stdlib.h: 29: unsigned long rem;
[; ;stdlib.h: 30: } uldiv_t;
[; ;stdlib.h: 53: extern double atof(const char *);
[; ;stdlib.h: 54: extern double strtod(const char *, const char **);
[; ;stdlib.h: 55: extern int atoi(const char *);
[; ;stdlib.h: 56: extern unsigned xtoi(const char *);
[; ;stdlib.h: 57: extern long atol(const char *);
[; ;stdlib.h: 58: extern long strtol(const char *, char **, int);
[; ;stdlib.h: 60: extern int rand(void);
[; ;stdlib.h: 61: extern void srand(unsigned int);
[; ;stdlib.h: 62: extern void * calloc(size_t, size_t);
[; ;stdlib.h: 63: extern div_t div(int numer, int denom);
[; ;stdlib.h: 64: extern udiv_t udiv(unsigned numer, unsigned denom);
[; ;stdlib.h: 65: extern ldiv_t ldiv(long numer, long denom);
[; ;stdlib.h: 66: extern uldiv_t uldiv(unsigned long numer,unsigned long denom);
[; ;stdlib.h: 67: extern unsigned long _lrotl(unsigned long value, unsigned int shift);
[; ;stdlib.h: 68: extern unsigned long _lrotr(unsigned long value, unsigned int shift);
[; ;stdlib.h: 69: extern unsigned int _rotl(unsigned int value, unsigned int shift);
[; ;stdlib.h: 70: extern unsigned int _rotr(unsigned int value, unsigned int shift);
[; ;stdlib.h: 75: extern void * malloc(size_t);
[; ;stdlib.h: 76: extern void free(void *);
[; ;stdlib.h: 77: extern void * realloc(void *, size_t);
[; ;stdlib.h: 86: extern int atexit(void (*)(void));
[; ;stdlib.h: 87: extern char * getenv(const char *);
[; ;stdlib.h: 88: extern char ** environ;
[; ;stdlib.h: 89: extern int system(char *);
[; ;stdlib.h: 90: extern void qsort(void *, size_t, size_t, int (*)(const void *, const void *));
[; ;stdlib.h: 91: extern void * bsearch(const void *, void *, size_t, size_t, int(*)(const void *, const void *));
[; ;stdlib.h: 92: extern int abs(int);
[; ;stdlib.h: 93: extern long labs(long);
[; ;stdlib.h: 95: extern char * itoa(char * buf, int val, int base);
[; ;stdlib.h: 96: extern char * utoa(char * buf, unsigned val, int base);
[; ;stdlib.h: 101: extern char * ltoa(char * buf, long val, int base);
[; ;stdlib.h: 102: extern char * ultoa(char * buf, unsigned long val, int base);
[; ;stdlib.h: 104: extern char * ftoa(float f, int * status);
[; ;math.h: 30: extern double fabs(double);
[; ;math.h: 31: extern double floor(double);
[; ;math.h: 32: extern double ceil(double);
[; ;math.h: 33: extern double modf(double, double *);
[; ;math.h: 34: extern double sqrt(double);
[; ;math.h: 35: extern double atof(const char *);
[; ;math.h: 36: extern double sin(double) ;
[; ;math.h: 37: extern double cos(double) ;
[; ;math.h: 38: extern double tan(double) ;
[; ;math.h: 39: extern double asin(double) ;
[; ;math.h: 40: extern double acos(double) ;
[; ;math.h: 41: extern double atan(double);
[; ;math.h: 42: extern double atan2(double, double) ;
[; ;math.h: 43: extern double log(double);
[; ;math.h: 44: extern double log10(double);
[; ;math.h: 45: extern double pow(double, double) ;
[; ;math.h: 46: extern double exp(double) ;
[; ;math.h: 47: extern double sinh(double) ;
[; ;math.h: 48: extern double cosh(double) ;
[; ;math.h: 49: extern double tanh(double);
[; ;math.h: 50: extern double eval_poly(double, const double *, int);
[; ;math.h: 51: extern double frexp(double, int *);
[; ;math.h: 52: extern double ldexp(double, int);
[; ;math.h: 53: extern double fmod(double, double);
[; ;math.h: 54: extern double trunc(double);
[; ;math.h: 55: extern double round(double);
[; ;string.h: 14: extern void * memcpy(void *, const void *, size_t);
[; ;string.h: 15: extern void * memmove(void *, const void *, size_t);
[; ;string.h: 16: extern void * memset(void *, int, size_t);
[; ;string.h: 34: extern char * strcat(char *, const char *);
[; ;string.h: 35: extern char * strcpy(char *, const char *);
[; ;string.h: 36: extern char * strncat(char *, const char *, size_t);
[; ;string.h: 37: extern char * strncpy(char *, const char *, size_t);
[; ;string.h: 38: extern char * strdup(const char *);
[; ;string.h: 39: extern char * strtok(char *, const char *);
[; ;string.h: 42: extern int memcmp(const void *, const void *, size_t);
[; ;string.h: 43: extern int strcmp(const char *, const char *);
[; ;string.h: 44: extern int stricmp(const char *, const char *);
[; ;string.h: 45: extern int strncmp(const char *, const char *, size_t);
[; ;string.h: 46: extern int strnicmp(const char *, const char *, size_t);
[; ;string.h: 47: extern void * memchr(const void *, int, size_t);
[; ;string.h: 48: extern size_t strcspn(const char *, const char *);
[; ;string.h: 49: extern char * strpbrk(const char *, const char *);
[; ;string.h: 50: extern size_t strspn(const char *, const char *);
[; ;string.h: 51: extern char * strstr(const char *, const char *);
[; ;string.h: 52: extern char * stristr(const char *, const char *);
[; ;string.h: 53: extern char * strerror(int);
[; ;string.h: 54: extern size_t strlen(const char *);
[; ;string.h: 55: extern char * strchr(const char *, int);
[; ;string.h: 56: extern char * strichr(const char *, int);
[; ;string.h: 57: extern char * strrchr(const char *, int);
[; ;string.h: 58: extern char * strrichr(const char *, int);
[; ;GLCD.h: 30: void GLCD_write(unsigned int c);
[; ;GLCD.h: 31: void GLCD_write2(unsigned int c);
[; ;GLCD.h: 32: void GLCD_write_buf2(unsigned int c);
[; ;GLCD.h: 33: void GLCD_write3(unsigned int c);
[; ;GLCD.h: 34: void GLCD_print(unsigned char x,unsigned char y,const far char* str);
[; ;GLCD.h: 35: void GLCD_print2(unsigned char y,const far char* str);
[; ;GLCD.h: 36: void GLCD_print8(const far char *data );
[; ;GLCD.h: 37: void GLCD_print_menu(const far char *data,char RowAdr );
[; ;GLCD.h: 38: void GLCD_print_Amps(unsigned int Amps );
[; ;GLCD.h: 39: void glcd_clrln(unsigned char ln,unsigned char data);
[; ;GLCD.h: 40: void GLCD_sendbuf(unsigned char RowAdr);
[; ;GLCD.h: 41: void GLCD_buffer_clr(void);
[; ;GLCD.h: 44: extern void GLCDHelp(void);
[; ;GLCD.h: 45: extern void GLCD(void);
[; ;GLCD.h: 46: extern void GLCDMenu(unsigned char Buttons);
[; ;GLCD.h: 47: extern void GLCD_init(void);
[; ;GLCD.h: 48: extern void GLCD_version(void);
[; ;EVSE.h: 119: extern char GLCDbuf[256];
[; ;EVSE.h: 122: extern unsigned int MaxMains;
[; ;EVSE.h: 123: extern unsigned int MaxCurrent;
[; ;EVSE.h: 124: extern unsigned int MinCurrent;
[; ;EVSE.h: 125: extern double ICal;
[; ;EVSE.h: 126: extern char Mode;
[; ;EVSE.h: 127: extern char Lock;
[; ;EVSE.h: 128: extern unsigned int CableLimit;
[; ;EVSE.h: 129: extern char Config;
[; ;EVSE.h: 130: extern char LoadBl;
[; ;EVSE.h: 131: extern char Access;
[; ;EVSE.h: 132: extern char RCmon;
[; ;EVSE.h: 138: extern double Irms[3];
[; ;EVSE.h: 140: extern unsigned int crc16;
[; ;EVSE.h: 141: extern unsigned char State;
[; ;EVSE.h: 142: extern unsigned char Error;
[; ;EVSE.h: 143: extern unsigned char NextState;
[; ;EVSE.h: 145: extern unsigned int MaxCapacity;
[; ;EVSE.h: 146: extern unsigned int Imeasured;
[; ;EVSE.h: 147: extern int Balanced[4];
[; ;EVSE.h: 149: extern unsigned char RX1byte;
[; ;EVSE.h: 150: extern unsigned char idx, idx2, ISRFLAG, ISR2FLAG;
[; ;EVSE.h: 151: extern unsigned char menu;
[; ;EVSE.h: 152: extern unsigned int locktimer, unlocktimer;
[; ;EVSE.h: 153: extern unsigned long Timer;
[; ;EVSE.h: 154: extern unsigned int ChargeTimer;
[; ;EVSE.h: 155: extern unsigned char LCDTimer;
[; ;EVSE.h: 156: extern unsigned char BacklightTimer;
[; ;EVSE.h: 157: extern unsigned char TempEVSE;
[; ;EVSE.h: 158: extern unsigned char ButtonState;
[; ;EVSE.h: 159: extern unsigned char OldButtonState;
[; ;EVSE.h: 160: extern unsigned char LCDNav;
[; ;EVSE.h: 161: extern unsigned char SubMenu;
[; ;EVSE.h: 162: extern unsigned long ScrollTimer;
[; ;EVSE.h: 163: extern unsigned char LCDpos;
[; ;EVSE.h: 164: extern unsigned char ChargeDelay;
[; ;EVSE.h: 165: extern unsigned char TestState;
[; ;EVSE.h: 166: extern unsigned char Access_bit;
[; ;EVSE.h: 168: extern const far char MenuConfig[];
[; ;EVSE.h: 169: extern const far char MenuMode[];
[; ;EVSE.h: 170: extern const far char MenuLoadBl[];
[; ;EVSE.h: 171: extern const far char MenuMains[];
[; ;EVSE.h: 172: extern const far char MenuMax[];
[; ;EVSE.h: 173: extern const far char MenuMin[];
[; ;EVSE.h: 174: extern const far char MenuCable[];
[; ;EVSE.h: 175: extern const far char MenuLock[];
[; ;EVSE.h: 176: extern const far char MenuCal[];
[; ;EVSE.h: 177: extern const far char MenuAccess[];
[; ;EVSE.h: 178: extern const far char MenuRCmon[];
[; ;EVSE.h: 180: void delay(unsigned int d);
[; ;EVSE.h: 181: void read_settings(void);
[; ;EVSE.h: 182: void write_settings(void);
[; ;EVSE.c: 76: void SetCurrent(unsigned int);
[; ;EVSE.c: 77: unsigned int CalcCurrent();
"81 EVSE.c
[p x FCMEN=OFF ]
[p x IESO=OFF ]
[p x PRICLKEN=ON ]
"82
[p x PLLCFG=OFF ]
[p x FOSC=HSMP ]
"83
[p x BORV=285 ]
[p x BOREN=ON ]
[p x PWRTEN=ON ]
"84
[p x WDTPS=2048 ]
[p x WDTEN=OFF ]
"85
[p x CCP2MX=PORTB3 ]
[p x PBADEN=OFF ]
[p x CCP3MX=PORTC6 ]
"86
[p x HFOFST=OFF ]
[p x T3CMX=PORTB5 ]
[p x P2BMX=PORTC0 ]
[p x MCLRE=INTMCLR ]
"88
[p x XINST=OFF ]
[p x DEBUG=OFF ]
[p x LVP=OFF ]
[p x STVREN=ON ]
"89
[p x CP0=OFF ]
[p x CP1=OFF ]
[p x CP2=OFF ]
[p x CP3=OFF ]
[p x CPD=OFF ]
[p x CPB=OFF ]
"90
[p x WRT0=OFF ]
[p x WRT1=OFF ]
[p x WRT2=OFF ]
[p x WRT3=OFF ]
"91
[p x WRTC=OFF ]
[p x WRTB=OFF ]
[p x WRTD=OFF ]
"92
[p x EBTR0=OFF ]
[p x EBTR1=OFF ]
[p x EBTR2=OFF ]
[p x EBTR3=OFF ]
"93
[p x EBTRB=OFF ]
"96
[v _EE_MaxMains `Cui ~T0 @X0 1 e@15728640 ]
[i _EE_MaxMains
-> -> 25 `i `ui
]
[; ;EVSE.c: 96: const unsigned int EE_MaxMains @ 0xf00000 = 25;
"97
[v _EE_MaxCurrent `Cui ~T0 @X0 1 e@15728642 ]
[i _EE_MaxCurrent
-> -> 13 `i `ui
]
[; ;EVSE.c: 97: const unsigned int EE_MaxCurrent @ 0xf00002 = 13;
"98
[v _EE_MinCurrent `Cui ~T0 @X0 1 e@15728644 ]
[i _EE_MinCurrent
-> -> 6 `i `ui
]
[; ;EVSE.c: 98: const unsigned int EE_MinCurrent @ 0xf00004 = 6;
"99
[v _EE_ICal `Cd ~T0 @X0 1 e@15728646 ]
[i _EE_ICal
.3.00
]
[; ;EVSE.c: 99: const double EE_ICal @ 0xf00006 = 3.00;
"100
[v _EE_Mode `Cui ~T0 @X0 1 e@15728650 ]
[i _EE_Mode
-> + -> 0 `i << -> 0 `i -> 8 `i `ui
]
[; ;EVSE.c: 100: const unsigned int EE_Mode @ 0xf0000a = 0 + (0<<8);
"101
[v _EE_CableLimit `Cui ~T0 @X0 1 e@15728652 ]
[i _EE_CableLimit
-> -> 13 `i `ui
]
[; ;EVSE.c: 101: const unsigned int EE_CableLimit @ 0xf0000c = 13;
"102
[v _EE_Config_LoadBl `Cui ~T0 @X0 1 e@15728654 ]
[i _EE_Config_LoadBl
-> + -> 0 `i << -> 0 `i -> 8 `i `ui
]
[; ;EVSE.c: 102: const unsigned int EE_Config_LoadBl @ 0xf0000e = 0 + (0<<8);
"103
[v _EE_Access `Cui ~T0 @X0 1 e@15728656 ]
[i _EE_Access
-> -> 0 `i `ui
]
[; ;EVSE.c: 103: const unsigned int EE_Access @ 0xf00010 = 0;
"104
[v _EE_RCmon `Cui ~T0 @X0 1 e@15728658 ]
[i _EE_RCmon
-> -> 0 `i `ui
]
[; ;EVSE.c: 104: const unsigned int EE_RCmon @ 0xf00012 = 0;
"107
[v _U1buffer `uc ~T0 @X0 -> 50 `i e ]
[; ;EVSE.c: 107: char U1buffer[50];
"108
[v _U1TXbuffer `uc ~T0 @X0 -> 50 `i e ]
[; ;EVSE.c: 108: char U1TXbuffer[50];
"109
[v _U2buffer `uc ~T0 @X0 -> 50 `i e ]
[; ;EVSE.c: 109: char U2buffer[50];
"110
[v _Tbuffer `uc ~T0 @X0 -> 50 `i e ]
[; ;EVSE.c: 110: char Tbuffer[50];
"111
[v _GLCDbuf `uc ~T0 @X0 -> 256 `i e ]
[; ;EVSE.c: 111: char GLCDbuf[256];
"115
[v _MaxMains `ui ~T0 @X0 1 e ]
[; ;EVSE.c: 115: unsigned int MaxMains;
"116
[v _MaxCurrent `ui ~T0 @X0 1 e ]
[; ;EVSE.c: 116: unsigned int MaxCurrent;
"117
[v _MinCurrent `ui ~T0 @X0 1 e ]
[; ;EVSE.c: 117: unsigned int MinCurrent;
"118
[v _ICal `d ~T0 @X0 1 e ]
[; ;EVSE.c: 118: double ICal;
"119
[v _Mode `uc ~T0 @X0 1 e ]
[; ;EVSE.c: 119: char Mode;
"120
[v _Lock `uc ~T0 @X0 1 e ]
[; ;EVSE.c: 120: char Lock;
"121
[v _CableLimit `ui ~T0 @X0 1 e ]
[; ;EVSE.c: 121: unsigned int CableLimit;
"122
[v _Config `uc ~T0 @X0 1 e ]
[; ;EVSE.c: 122: char Config;
"123
[v _LoadBl `uc ~T0 @X0 1 e ]
[; ;EVSE.c: 123: char LoadBl;
"124
[v _Access `uc ~T0 @X0 1 e ]
[; ;EVSE.c: 124: char Access;
"125
[v _RCmon `uc ~T0 @X0 1 e ]
[; ;EVSE.c: 125: char RCmon;
"129
[v _Irms `d ~T0 @X0 -> 3 `i e ]
[i _Irms
:U ..
-> -> 0 `i `d
-> -> 0 `i `d
-> -> 0 `i `d
..
]
[; ;EVSE.c: 129: double Irms[3]={0,0,0};
"132
[v _crc16 `ui ~T0 @X0 1 e ]
[; ;EVSE.c: 132: unsigned int crc16;
"133
[v _State `uc ~T0 @X0 1 e ]
[i _State
-> -> 1 `i `uc
]
[; ;EVSE.c: 133: unsigned char State = 1;
"134
[v _Error `uc ~T0 @X0 1 e ]
[i _Error
-> -> 0 `i `uc
]
[; ;EVSE.c: 134: unsigned char Error = 0;
"135
[v _NextState `uc ~T0 @X0 1 e ]
[; ;EVSE.c: 135: unsigned char NextState;
"137
[v _MaxCapacity `ui ~T0 @X0 1 e ]
[; ;EVSE.c: 137: unsigned int MaxCapacity;
"138
[v _ChargeCurrent `ui ~T0 @X0 1 e ]
[; ;EVSE.c: 138: unsigned int ChargeCurrent;
"139
[v _Imeasured `ui ~T0 @X0 1 e ]
[i _Imeasured
-> -> 0 `i `ui
]
[; ;EVSE.c: 139: unsigned int Imeasured=0;
"141
[v _IsetBalanced `i ~T0 @X0 1 e ]
[i _IsetBalanced
-> 0 `i
]
[; ;EVSE.c: 141: int IsetBalanced=0;
"142
[v _Balanced `i ~T0 @X0 -> 4 `i e ]
[i _Balanced
:U ..
-> 0 `i
-> 0 `i
-> 0 `i
-> 0 `i
..
]
[; ;EVSE.c: 142: int Balanced[4]={0,0,0,0};
"143
[v _BalancedMax `i ~T0 @X0 -> 4 `i e ]
[i _BalancedMax
:U ..
-> 0 `i
-> 0 `i
-> 0 `i
-> 0 `i
..
]
[; ;EVSE.c: 143: int BalancedMax[4]={0,0,0,0};
"144
[v _BalancedState `uc ~T0 @X0 -> 4 `i e ]
[i _BalancedState
:U ..
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 0 `i `uc
..
]
[; ;EVSE.c: 144: char BalancedState[4]={0,0,0,0};
"146
[v _RX1byte `uc ~T0 @X0 1 e ]
[v _TX1byte `uc ~T0 @X0 1 e ]
[; ;EVSE.c: 146: unsigned char RX1byte, TX1byte;
"147
[v _idx `uc ~T0 @X0 1 e ]
[i _idx
-> -> 0 `i `uc
]
[v _idx2 `uc ~T0 @X0 1 e ]
[i _idx2
-> -> 0 `i `uc
]
[v _ISRFLAG `uc ~T0 @X0 1 e ]
[i _ISRFLAG
-> -> 0 `i `uc
]
[v _ISR2FLAG `uc ~T0 @X0 1 e ]
[i _ISR2FLAG
-> -> 0 `i `uc
]
[v _ISRTXFLAG `uc ~T0 @X0 1 e ]
[i _ISRTXFLAG
-> -> 0 `i `uc
]
[; ;EVSE.c: 147: unsigned char idx=0,idx2=0,ISRFLAG=0,ISR2FLAG=0,ISRTXFLAG=0;
"148
[v _menu `uc ~T0 @X0 1 e ]
[i _menu
-> -> 0 `i `uc
]
[; ;EVSE.c: 148: unsigned char menu=0;
"149
[v _locktimer `ui ~T0 @X0 1 e ]
[i _locktimer
-> -> 0 `i `ui
]
[v _unlocktimer `ui ~T0 @X0 1 e ]
[i _unlocktimer
-> -> 0 `i `ui
]
[; ;EVSE.c: 149: unsigned int locktimer=0,unlocktimer=0;
"150
[v _Timer `ul ~T0 @X0 1 e ]
[i _Timer
-> -> -> 0 `i `l `ul
]
[; ;EVSE.c: 150: unsigned long Timer=0;
"151
[v _BacklightTimer `uc ~T0 @X0 1 e ]
[i _BacklightTimer
-> -> 0 `i `uc
]
[; ;EVSE.c: 151: unsigned char BacklightTimer=0;
"152
[v _ChargeTimer `ui ~T0 @X0 1 e ]
[i _ChargeTimer
-> -> 0 `i `ui
]
[; ;EVSE.c: 152: unsigned int ChargeTimer=0;
"153
[v _LCDTimer `uc ~T0 @X0 1 e ]
[i _LCDTimer
-> -> 0 `i `uc
]
[; ;EVSE.c: 153: unsigned char LCDTimer=0;
"154
[v _TempEVSE `uc ~T0 @X0 1 e ]
[i _TempEVSE
-> -> 0 `i `uc
]
[; ;EVSE.c: 154: unsigned char TempEVSE=0;
"155
[v _ButtonState `uc ~T0 @X0 1 e ]
[i _ButtonState
-> -> 15 `i `uc
]
[; ;EVSE.c: 155: unsigned char ButtonState=0x0f;
"156
[v _OldButtonState `uc ~T0 @X0 1 e ]
[i _OldButtonState
-> -> 15 `i `uc
]
[; ;EVSE.c: 156: unsigned char OldButtonState=0x0f;
"157
[v _LCDNav `uc ~T0 @X0 1 e ]
[i _LCDNav
-> -> 0 `i `uc
]
[; ;EVSE.c: 157: unsigned char LCDNav=0;
"158
[v _SubMenu `uc ~T0 @X0 1 e ]
[i _SubMenu
-> -> 0 `i `uc
]
[; ;EVSE.c: 158: unsigned char SubMenu=0;
"159
[v _ScrollTimer `ul ~T0 @X0 1 e ]
[i _ScrollTimer
-> -> -> 0 `i `l `ul
]
[; ;EVSE.c: 159: unsigned long ScrollTimer=0;
"160
[v _LCDpos `uc ~T0 @X0 1 e ]
[i _LCDpos
-> -> 8 `i `uc
]
[; ;EVSE.c: 160: unsigned char LCDpos=8;
"161
[v _ChargeDelay `uc ~T0 @X0 1 e ]
[i _ChargeDelay
-> -> 0 `i `uc
]
[; ;EVSE.c: 161: unsigned char ChargeDelay=0;
"162
[v _NoCurrent `uc ~T0 @X0 1 e ]
[i _NoCurrent
-> -> 0 `i `uc
]
[; ;EVSE.c: 162: unsigned char NoCurrent=0;
"163
[v _TestState `uc ~T0 @X0 1 e ]
[i _TestState
-> -> 0 `i `uc
]
[; ;EVSE.c: 163: unsigned char TestState=0;
"164
[v _LedTimer `uc ~T0 @X0 1 e ]
[i _LedTimer
-> -> 0 `i `uc
]
[; ;EVSE.c: 164: unsigned char LedTimer=0;
"165
[v _LedUpdate `uc ~T0 @X0 1 e ]
[i _LedUpdate
-> -> 0 `i `uc
]
[; ;EVSE.c: 165: unsigned char LedUpdate=0;
"166
[v _LedCount `uc ~T0 @X0 1 e ]
[i _LedCount
-> -> 0 `i `uc
]
[; ;EVSE.c: 166: unsigned char LedCount=0;
"167
[v _LedPwm `uc ~T0 @X0 1 e ]
[i _LedPwm
-> -> 0 `i `uc
]
[; ;EVSE.c: 167: unsigned char LedPwm=0;
"169
[v _Access_bit `uc ~T0 @X0 1 e ]
[i _Access_bit
-> -> 0 `i `uc
]
[; ;EVSE.c: 169: unsigned char Access_bit=0;
"170
[v _AccessTimer `ui ~T0 @X0 1 e ]
[i _AccessTimer
-> -> 0 `i `ui
]
[; ;EVSE.c: 170: unsigned int AccessTimer=0;
"171
[v _PP `ui ~T0 @X0 1 e ]
[i _PP
-> -> 1023 `i `ui
]
[; ;EVSE.c: 171: unsigned int PP = 1023;
"172
[v _Charging `uc ~T0 @X0 1 e ]
[i _Charging
-> -> 0 `i `uc
]
[; ;EVSE.c: 172: unsigned char Charging = 0;
"173
[v _WasCharging `uc ~T0 @X0 1 e ]
[i _WasCharging
-> -> 0 `i `uc
]
[; ;EVSE.c: 173: unsigned char WasCharging =0;
"174
[v _Min `uc ~T0 @X0 1 e ]
[i _Min
-> -> 6 `i `uc
]
[; ;EVSE.c: 174: unsigned char Min =6;
"175
[v _MenuConfig `CFuc ~T0 @X0 -> 0 `x e ]
[i _MenuConfig
:U ..
-> 67 `c
-> 79 `c
-> 78 `c
-> 70 `c
-> 73 `c
-> 71 `c
-> 32 `c
-> 45 `c
-> 32 `c
-> 83 `c
-> 101 `c
-> 116 `c
-> 32 `c
-> 116 `c
-> 111 `c
-> 32 `c
-> 70 `c
-> 105 `c
-> 120 `c
-> 101 `c
-> 100 `c
-> 32 `c
-> 67 `c
-> 97 `c
-> 98 `c
-> 108 `c
-> 101 `c
-> 32 `c
-> 111 `c
-> 114 `c
-> 32 `c
-> 84 `c
-> 121 `c
-> 112 `c
-> 101 `c
-> 32 `c
-> 50 `c
-> 32 `c
-> 83 `c
-> 111 `c
-> 99 `c
-> 107 `c
-> 101 `c
-> 116 `c
-> 0 `c
..
]
[; ;EVSE.c: 175: const far char MenuConfig[] = "CONFIG - Set to Fixed Cable or Type 2 Socket";
"176
[v _MenuMode `CFuc ~T0 @X0 -> 0 `x e ]
[i _MenuMode
:U ..
-> 77 `c
-> 79 `c
-> 68 `c
-> 69 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 45 `c
-> 32 `c
-> 83 `c
-> 101 `c
-> 116 `c
-> 32 `c
-> 116 `c
-> 111 `c
-> 32 `c
-> 83 `c
-> 109 `c
-> 97 `c
-> 114 `c
-> 116 `c
-> 32 `c
-> 109 `c
-> 111 `c
-> 100 `c
-> 101 `c
-> 32 `c
-> 111 `c
-> 114 `c
-> 32 `c
-> 78 `c
-> 111 `c
-> 114 `c
-> 109 `c
-> 97 `c
-> 108 `c
-> 32 `c
-> 69 `c
-> 86 `c
-> 83 `c
-> 69 `c
-> 32 `c
-> 109 `c
-> 111 `c
-> 100 `c
-> 101 `c
-> 0 `c
..
]
[; ;EVSE.c: 176: const far char MenuMode[] = "MODE   - Set to Smart mode or Normal EVSE mode";
"177
[v _MenuLoadBl `CFuc ~T0 @X0 -> 0 `x e ]
[i _MenuLoadBl
:U ..
-> 76 `c
-> 79 `c
-> 65 `c
-> 68 `c
-> 66 `c
-> 76 `c
-> 32 `c
-> 45 `c
-> 32 `c
-> 83 `c
-> 101 `c
-> 116 `c
-> 32 `c
-> 76 `c
-> 111 `c
-> 97 `c
-> 100 `c
-> 32 `c
-> 66 `c
-> 97 `c
-> 108 `c
-> 97 `c
-> 110 `c
-> 99 `c
-> 105 `c
-> 110 `c
-> 103 `c
-> 32 `c
-> 109 `c
-> 111 `c
-> 100 `c
-> 101 `c
-> 0 `c
..
]
[; ;EVSE.c: 177: const far char MenuLoadBl[] = "LOADBL - Set Load Balancing mode";
"178
[v _MenuMains `CFuc ~T0 @X0 -> 0 `x e ]
[i _MenuMains
:U ..
-> 77 `c
-> 65 `c
-> 73 `c
-> 78 `c
-> 83 `c
-> 32 `c
-> 32 `c
-> 45 `c
-> 32 `c
-> 83 `c
-> 101 `c
-> 116 `c
-> 32 `c
-> 77 `c
-> 97 `c
-> 120 `c
-> 32 `c
-> 77 `c
-> 65 `c
-> 73 `c
-> 78 `c
-> 83 `c
-> 32 `c
-> 67 `c
-> 117 `c
-> 114 `c
-> 114 `c
-> 101 `c
-> 110 `c
-> 116 `c
-> 0 `c
..
]
[; ;EVSE.c: 178: const far char MenuMains[] = "MAINS  - Set Max MAINS Current";
"179
[v _MenuMax `CFuc ~T0 @X0 -> 0 `x e ]
[i _MenuMax
:U ..
-> 77 `c
-> 65 `c
-> 88 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 45 `c
-> 32 `c
-> 83 `c
-> 101 `c
-> 116 `c
-> 32 `c
-> 77 `c
-> 65 `c
-> 88 `c
-> 32 `c
-> 67 `c
-> 104 `c
-> 97 `c
-> 114 `c
-> 103 `c
-> 101 `c
-> 32 `c
-> 67 `c
-> 117 `c
-> 114 `c
-> 114 `c
-> 101 `c
-> 110 `c
-> 116 `c
-> 32 `c
-> 102 `c
-> 111 `c
-> 114 `c
-> 32 `c
-> 116 `c
-> 104 `c
-> 101 `c
-> 32 `c
-> 69 `c
-> 86 `c
-> 0 `c
..
]
[; ;EVSE.c: 179: const far char MenuMax[] = "MAX    - Set MAX Charge Current for the EV";
"180
[v _MenuMin `CFuc ~T0 @X0 -> 0 `x e ]
[i _MenuMin
:U ..
-> 77 `c
-> 73 `c
-> 78 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 45 `c
-> 32 `c
-> 83 `c
-> 101 `c
-> 116 `c
-> 32 `c
-> 77 `c
-> 73 `c
-> 78 `c
-> 32 `c
-> 67 `c
-> 104 `c
-> 97 `c
-> 114 `c
-> 103 `c
-> 101 `c
-> 32 `c
-> 67 `c
-> 117 `c
-> 114 `c
-> 114 `c
-> 101 `c
-> 110 `c
-> 116 `c
-> 32 `c
-> 116 `c
-> 104 `c
-> 101 `c
-> 32 `c
-> 69 `c
-> 86 `c
-> 32 `c
-> 119 `c
-> 105 `c
-> 108 `c
-> 108 `c
-> 32 `c
-> 97 `c
-> 99 `c
-> 99 `c
-> 101 `c
-> 112 `c
-> 116 `c
-> 0 `c
..
]
[; ;EVSE.c: 180: const far char MenuMin[] = "MIN    - Set MIN Charge Current the EV will accept";
"181
[v _MenuCable `CFuc ~T0 @X0 -> 0 `x e ]
[i _MenuCable
:U ..
-> 67 `c
-> 65 `c
-> 66 `c
-> 76 `c
-> 69 `c
-> 32 `c
-> 32 `c
-> 45 `c
-> 32 `c
-> 83 `c
-> 101 `c
-> 116 `c
-> 32 `c
-> 70 `c
-> 105 `c
-> 120 `c
-> 101 `c
-> 100 `c
-> 32 `c
-> 67 `c
-> 97 `c
-> 98 `c
-> 108 `c
-> 101 `c
-> 32 `c
-> 67 `c
-> 117 `c
-> 114 `c
-> 114 `c
-> 101 `c
-> 110 `c
-> 116 `c
-> 32 `c
-> 108 `c
-> 105 `c
-> 109 `c
-> 105 `c
-> 116 `c
-> 0 `c
..
]
[; ;EVSE.c: 181: const far char MenuCable[] = "CABLE  - Set Fixed Cable Current limit";
"182
[v _MenuLock `CFuc ~T0 @X0 -> 0 `x e ]
[i _MenuLock
:U ..
-> 76 `c
-> 79 `c
-> 67 `c
-> 75 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 45 `c
-> 32 `c
-> 67 `c
-> 97 `c
-> 98 `c
-> 108 `c
-> 101 `c
-> 32 `c
-> 108 `c
-> 111 `c
-> 99 `c
-> 107 `c
-> 105 `c
-> 110 `c
-> 103 `c
-> 32 `c
-> 97 `c
-> 99 `c
-> 116 `c
-> 117 `c
-> 97 `c
-> 116 `c
-> 111 `c
-> 114 `c
-> 32 `c
-> 116 `c
-> 121 `c
-> 112 `c
-> 101 `c
-> 0 `c
..
]
[; ;EVSE.c: 182: const far char MenuLock[] = "LOCK   - Cable locking actuator type";
"183
[v _MenuCal `CFuc ~T0 @X0 -> 0 `x e ]
[i _MenuCal
:U ..
-> 67 `c
-> 65 `c
-> 76 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 45 `c
-> 32 `c
-> 67 `c
-> 97 `c
-> 108 `c
-> 105 `c
-> 98 `c
-> 114 `c
-> 97 `c
-> 116 `c
-> 101 `c
-> 32 `c
-> 67 `c
-> 84 `c
-> 49 `c
-> 32 `c
-> 40 `c
-> 67 `c
-> 84 `c
-> 50 `c
-> 43 `c
-> 51 `c
-> 32 `c
-> 119 `c
-> 105 `c
-> 108 `c
-> 108 `c
-> 32 `c
-> 97 `c
-> 108 `c
-> 115 `c
-> 111 `c
-> 32 `c
-> 99 `c
-> 104 `c
-> 97 `c
-> 110 `c
-> 103 `c
-> 101 `c
-> 41 `c
-> 0 `c
..
]
[; ;EVSE.c: 183: const far char MenuCal[] = "CAL    - Calibrate CT1 (CT2+3 will also change)";
"184
[v _MenuAccess `CFuc ~T0 @X0 -> 0 `x e ]
[i _MenuAccess
:U ..
-> 65 `c
-> 67 `c
-> 67 `c
-> 69 `c
-> 83 `c
-> 83 `c
-> 32 `c
-> 45 `c
-> 32 `c
-> 65 `c
-> 99 `c
-> 99 `c
-> 101 `c
-> 115 `c
-> 115 `c
-> 32 `c
-> 99 `c
-> 111 `c
-> 110 `c
-> 116 `c
-> 114 `c
-> 111 `c
-> 108 `c
-> 32 `c
-> 111 `c
-> 110 `c
-> 32 `c
-> 73 `c
-> 79 `c
-> 50 `c
-> 0 `c
..
]
[; ;EVSE.c: 184: const far char MenuAccess[] = "ACCESS - Access control on IO2";
"185
[v _MenuRCmon `CFuc ~T0 @X0 -> 0 `x e ]
[i _MenuRCmon
:U ..
-> 82 `c
-> 67 `c
-> 77 `c
-> 79 `c
-> 78 `c
-> 32 `c
-> 32 `c
-> 45 `c
-> 32 `c
-> 82 `c
-> 101 `c
-> 115 `c
-> 105 `c
-> 100 `c
-> 117 `c
-> 97 `c
-> 108 `c
-> 32 `c
-> 67 `c
-> 117 `c
-> 114 `c
-> 114 `c
-> 101 `c
-> 110 `c
-> 116 `c
-> 32 `c
-> 77 `c
-> 111 `c
-> 110 `c
-> 105 `c
-> 116 `c
-> 111 `c
-> 114 `c
-> 32 `c
-> 111 `c
-> 110 `c
-> 32 `c
-> 73 `c
-> 79 `c
-> 51 `c
-> 0 `c
..
]
[; ;EVSE.c: 185: const far char MenuRCmon[] = "RCMON  - Residual Current Monitor on IO3";
[v F7820 `(v ~T0 @X0 1 tf ]
"188
[v _high_isr `IF7820 ~T0 @X0 1 e ]
"189
{
[; ;EVSE.c: 188: void interrupt high_isr(void)
[; ;EVSE.c: 189: {
[e :U _high_isr ]
[f ]
[; ;EVSE.c: 191: while (PIR1bits.RC1IF)
"191
[e $U 1090  ]
[e :U 1091 ]
[; ;EVSE.c: 192: {
"192
{
[; ;EVSE.c: 193: RX1byte = RCREG1;
"193
[e = _RX1byte _RCREG1 ]
[; ;EVSE.c: 195: if (idx == 50) idx--;
"195
[e $ ! == -> _idx `i -> 50 `i 1093  ]
[e -- _idx -> -> 1 `i `uc ]
[e :U 1093 ]
[; ;EVSE.c: 196: if (RX1byte == 0x7E)
"196
[e $ ! == -> _RX1byte `i -> 126 `i 1094  ]
[; ;EVSE.c: 197: {
"197
{
[; ;EVSE.c: 198: if (idx > 7)
"198
[e $ ! > -> _idx `i -> 7 `i 1095  ]
[; ;EVSE.c: 199: {
"199
{
[; ;EVSE.c: 200: ISRFLAG = idx;
"200
[e = _ISRFLAG _idx ]
"201
}
[e :U 1095 ]
[; ;EVSE.c: 201: }
[; ;EVSE.c: 202: idx = 0;
"202
[e = _idx -> -> 0 `i `uc ]
"203
}
[; ;EVSE.c: 203: } else if (RX1byte == 0x7D)
[e $U 1096  ]
[e :U 1094 ]
[e $ ! == -> _RX1byte `i -> 125 `i 1097  ]
[; ;EVSE.c: 204: {
"204
{
[; ;EVSE.c: 205: ISRFLAG = 1;
"205
[e = _ISRFLAG -> -> 1 `i `uc ]
"206
}
[; ;EVSE.c: 206: } else
[e $U 1098  ]
[e :U 1097 ]
[; ;EVSE.c: 207: {
"207
{
[; ;EVSE.c: 208: if (ISRFLAG == 1)
"208
[e $ ! == -> _ISRFLAG `i -> 1 `i 1099  ]
[; ;EVSE.c: 209: {
"209
{
[; ;EVSE.c: 210: ISRFLAG = 0;
"210
[e = _ISRFLAG -> -> 0 `i `uc ]
[; ;EVSE.c: 211: RX1byte = 0x20 ^ RX1byte;
"211
[e = _RX1byte -> ^ -> 32 `i -> _RX1byte `i `uc ]
"212
}
[e :U 1099 ]
[; ;EVSE.c: 212: }
[; ;EVSE.c: 213: U1buffer[idx++] = RX1byte;
"213
[e = *U + &U _U1buffer * -> ++ _idx -> -> 1 `i `uc `ux -> -> # *U &U _U1buffer `ui `ux _RX1byte ]
"214
}
[e :U 1098 ]
[e :U 1096 ]
"215
}
[e :U 1090 ]
"191
[e $ != -> . . _PIR1bits 0 5 `i -> -> -> 0 `i `Vuc `i 1091  ]
[e :U 1092 ]
[; ;EVSE.c: 214: }
[; ;EVSE.c: 215: }
[; ;EVSE.c: 217: if (PIR1bits.TX1IF && PIE1bits.TX1IE)
"217
[e $ ! && != -> . . _PIR1bits 0 4 `i -> -> -> 0 `i `Vuc `i != -> . . _PIE1bits 0 4 `i -> -> -> 0 `i `Vuc `i 1100  ]
[; ;EVSE.c: 218: {
"218
{
[; ;EVSE.c: 219: TX1byte = U1TXbuffer[ISRTXFLAG];
"219
[e = _TX1byte *U + &U _U1TXbuffer * -> _ISRTXFLAG `ux -> -> # *U &U _U1TXbuffer `ui `ux ]
[; ;EVSE.c: 220: TXREG1 = TX1byte;
"220
[e = _TXREG1 _TX1byte ]
[; ;EVSE.c: 221: if ((ISRTXFLAG && TX1byte == 0x7E) || ISRTXFLAG == 49)
"221
[e $ ! || && != -> _ISRTXFLAG `i -> -> -> 0 `i `uc `i == -> _TX1byte `i -> 126 `i == -> _ISRTXFLAG `i -> 49 `i 1101  ]
[; ;EVSE.c: 222: {
"222
{
[; ;EVSE.c: 223: PIE1bits.TX1IE = 0;
"223
[e = . . _PIE1bits 0 4 -> -> 0 `i `uc ]
[; ;EVSE.c: 224: ISRTXFLAG = 0;
"224
[e = _ISRTXFLAG -> -> 0 `i `uc ]
"226
}
[; ;EVSE.c: 226: } else ISRTXFLAG++;
[e $U 1102  ]
[e :U 1101 ]
[e ++ _ISRTXFLAG -> -> 1 `i `uc ]
[e :U 1102 ]
"227
}
[e :U 1100 ]
[; ;EVSE.c: 227: }
[; ;EVSE.c: 230: while (PIR3bits.RC2IF)
"230
[e $U 1103  ]
[e :U 1104 ]
[; ;EVSE.c: 231: {
"231
{
[; ;EVSE.c: 234: if (RCSTA2bits.FERR && RCONbits.POR && State == 1 && ButtonState == 0x03) {
"234
[e $ ! && && && != -> . . _RCSTA2bits 0 2 `i -> -> -> 0 `i `Vuc `i != -> . . _RCONbits 6 1 `i -> -> -> 0 `i `Vuc `i == -> _State `i -> 1 `i == -> _ButtonState `i -> 3 `i 1106  ]
{
[; ;EVSE.c: 237: RX1byte = RCREG2;
"237
[e = _RX1byte _RCREG2 ]
[; ;EVSE.c: 238: if (!RX1byte) asm(" reset");
"238
[e $ ! ! != -> _RX1byte `i -> -> -> 0 `i `uc `i 1107  ]
[; <"  reset ;# ">
[e :U 1107 ]
"239
}
[; ;EVSE.c: 239: } else RX1byte = RCREG2;
[e $U 1108  ]
[e :U 1106 ]
[e = _RX1byte _RCREG2 ]
[e :U 1108 ]
[; ;EVSE.c: 241: TXREG2 = RX1byte;
"241
[e = _TXREG2 _RX1byte ]
[; ;EVSE.c: 242: if (idx2 == 50) idx2--;
"242
[e $ ! == -> _idx2 `i -> 50 `i 1109  ]
[e -- _idx2 -> -> 1 `i `uc ]
[e :U 1109 ]
[; ;EVSE.c: 243: if ((RX1byte == 0x08) && (idx2 > 0)) {
"243
[e $ ! && == -> _RX1byte `i -> 8 `i > -> _idx2 `i -> 0 `i 1110  ]
{
[; ;EVSE.c: 244: idx2--;
"244
[e -- _idx2 -> -> 1 `i `uc ]
"245
}
[; ;EVSE.c: 245: } else {
[e $U 1111  ]
[e :U 1110 ]
{
[; ;EVSE.c: 246: if (RX1byte == 0x0d || RX1byte == 0x0a)
"246
[e $ ! || == -> _RX1byte `i -> 13 `i == -> _RX1byte `i -> 10 `i 1112  ]
[; ;EVSE.c: 247: {
"247
{
[; ;EVSE.c: 248: RX1byte = 0;
"248
[e = _RX1byte -> -> 0 `i `uc ]
[; ;EVSE.c: 249: ISR2FLAG = idx2 + 1;
"249
[e = _ISR2FLAG -> + -> _idx2 `i -> 1 `i `uc ]
"250
}
[e :U 1112 ]
[; ;EVSE.c: 250: }
[; ;EVSE.c: 251: U2buffer[idx2++] = RX1byte;
"251
[e = *U + &U _U2buffer * -> ++ _idx2 -> -> 1 `i `uc `ux -> -> # *U &U _U2buffer `ui `ux _RX1byte ]
"252
}
[e :U 1111 ]
"253
}
[e :U 1103 ]
"230
[e $ != -> . . _PIR3bits 0 5 `i -> -> -> 0 `i `Vuc `i 1104  ]
[e :U 1105 ]
[; ;EVSE.c: 252: }
[; ;EVSE.c: 253: }
[; ;EVSE.c: 256: while (PIR5bits.TMR4IF)
"256
[e $U 1113  ]
[e :U 1114 ]
[; ;EVSE.c: 257: {
"257
{
[; ;EVSE.c: 258: if (Lock == 1)
"258
[e $ ! == -> _Lock `i -> 1 `i 1116  ]
[; ;EVSE.c: 259: {
"259
{
[; ;EVSE.c: 260: if (Error || (State != 3)) {
"260
[e $ ! || != -> _Error `i -> -> -> 0 `i `uc `i != -> _State `i -> 3 `i 1117  ]
{
[; ;EVSE.c: 261: if (unlocktimer < 300)
"261
[e $ ! < _unlocktimer -> -> 300 `i `ui 1118  ]
[; ;EVSE.c: 262: {
"262
{
[; ;EVSE.c: 263: {LATAbits.LATA4 = 0;LATAbits.LATA5 = 1;};
"263
{
[e = . . _LATAbits 0 4 -> -> 0 `i `uc ]
[e = . . _LATAbits 0 5 -> -> 1 `i `uc ]
}
"264
}
[; ;EVSE.c: 264: } else {LATAbits.LATA4 = 1;LATAbits.LATA5 = 1;};
[e $U 1119  ]
[e :U 1118 ]
{
[e = . . _LATAbits 0 4 -> -> 1 `i `uc ]
[e = . . _LATAbits 0 5 -> -> 1 `i `uc ]
}
[e :U 1119 ]
[; ;EVSE.c: 265: if (unlocktimer++ > 400) {
"265
[e $ ! > ++ _unlocktimer -> -> 1 `i `ui -> -> 400 `i `ui 1120  ]
{
[; ;EVSE.c: 266: if (PORTCbits.RC1 == 0)
"266
[e $ ! == -> . . _PORTCbits 0 1 `i -> 0 `i 1121  ]
[; ;EVSE.c: 267: {
"267
{
[; ;EVSE.c: 268: if (unlocktimer > 5000) unlocktimer = 0;
"268
[e $ ! > _unlocktimer -> -> 5000 `i `ui 1122  ]
[e = _unlocktimer -> -> 0 `i `ui ]
[e :U 1122 ]
"269
}
[; ;EVSE.c: 269: } else unlocktimer = 400;
[e $U 1123  ]
[e :U 1121 ]
[e = _unlocktimer -> -> 400 `i `ui ]
[e :U 1123 ]
"270
}
[e :U 1120 ]
[; ;EVSE.c: 270: }
[; ;EVSE.c: 271: locktimer = 0;
"271
[e = _locktimer -> -> 0 `i `ui ]
"272
}
[; ;EVSE.c: 272: }
[e $U 1124  ]
"273
[e :U 1117 ]
[; ;EVSE.c: 273: else
[; ;EVSE.c: 274: {
"274
{
[; ;EVSE.c: 275: if (locktimer < 300)
"275
[e $ ! < _locktimer -> -> 300 `i `ui 1125  ]
[; ;EVSE.c: 276: {
"276
{
[; ;EVSE.c: 277: {LATAbits.LATA4 = 1;LATAbits.LATA5 = 0;};
"277
{
[e = . . _LATAbits 0 4 -> -> 1 `i `uc ]
[e = . . _LATAbits 0 5 -> -> 0 `i `uc ]
}
"278
}
[; ;EVSE.c: 278: }
[e $U 1126  ]
"279
[e :U 1125 ]
[; ;EVSE.c: 279: else {LATAbits.LATA4 = 1;LATAbits.LATA5 = 1;};
{
[e = . . _LATAbits 0 4 -> -> 1 `i `uc ]
[e = . . _LATAbits 0 5 -> -> 1 `i `uc ]
}
[e :U 1126 ]
[; ;EVSE.c: 280: if (locktimer++ > 400) {
"280
[e $ ! > ++ _locktimer -> -> 1 `i `ui -> -> 400 `i `ui 1127  ]
{
[; ;EVSE.c: 281: if (PORTCbits.RC1 == 1)
"281
[e $ ! == -> . . _PORTCbits 0 1 `i -> 1 `i 1128  ]
[; ;EVSE.c: 282: {
"282
{
[; ;EVSE.c: 283: if (locktimer > 5000) locktimer = 0;
"283
[e $ ! > _locktimer -> -> 5000 `i `ui 1129  ]
[e = _locktimer -> -> 0 `i `ui ]
[e :U 1129 ]
"284
}
[; ;EVSE.c: 284: } else locktimer = 400;
[e $U 1130  ]
[e :U 1128 ]
[e = _locktimer -> -> 400 `i `ui ]
[e :U 1130 ]
"285
}
[e :U 1127 ]
[; ;EVSE.c: 285: }
[; ;EVSE.c: 286: unlocktimer = 0;
"286
[e = _unlocktimer -> -> 0 `i `ui ]
"287
}
[e :U 1124 ]
"288
}
[; ;EVSE.c: 287: }
[; ;EVSE.c: 288: }
[e $U 1131  ]
"289
[e :U 1116 ]
[; ;EVSE.c: 289: else if (Lock == 2)
[e $ ! == -> _Lock `i -> 2 `i 1132  ]
[; ;EVSE.c: 290: {
"290
{
[; ;EVSE.c: 291: if (Error || (State != 3)) {
"291
[e $ ! || != -> _Error `i -> -> -> 0 `i `uc `i != -> _State `i -> 3 `i 1133  ]
{
[; ;EVSE.c: 292: if (unlocktimer < 600)
"292
[e $ ! < _unlocktimer -> -> 600 `i `ui 1134  ]
[; ;EVSE.c: 293: {
"293
{
[; ;EVSE.c: 294: {LATAbits.LATA4 = 0;LATAbits.LATA5 = 1;};
"294
{
[e = . . _LATAbits 0 4 -> -> 0 `i `uc ]
[e = . . _LATAbits 0 5 -> -> 1 `i `uc ]
}
"295
}
[; ;EVSE.c: 295: } else {LATAbits.LATA4 = 1;LATAbits.LATA5 = 1;};
[e $U 1135  ]
[e :U 1134 ]
{
[e = . . _LATAbits 0 4 -> -> 1 `i `uc ]
[e = . . _LATAbits 0 5 -> -> 1 `i `uc ]
}
[e :U 1135 ]
[; ;EVSE.c: 296: if (unlocktimer++ > 700) {
"296
[e $ ! > ++ _unlocktimer -> -> 1 `i `ui -> -> 700 `i `ui 1136  ]
{
[; ;EVSE.c: 297: if (PORTCbits.RC1 == 1)
"297
[e $ ! == -> . . _PORTCbits 0 1 `i -> 1 `i 1137  ]
[; ;EVSE.c: 298: {
"298
{
[; ;EVSE.c: 299: if (unlocktimer > 5000) unlocktimer = 0;
"299
[e $ ! > _unlocktimer -> -> 5000 `i `ui 1138  ]
[e = _unlocktimer -> -> 0 `i `ui ]
[e :U 1138 ]
"300
}
[; ;EVSE.c: 300: } else unlocktimer = 700;
[e $U 1139  ]
[e :U 1137 ]
[e = _unlocktimer -> -> 700 `i `ui ]
[e :U 1139 ]
"301
}
[e :U 1136 ]
[; ;EVSE.c: 301: }
[; ;EVSE.c: 302: locktimer = 0;
"302
[e = _locktimer -> -> 0 `i `ui ]
"303
}
[; ;EVSE.c: 303: }
[e $U 1140  ]
"304
[e :U 1133 ]
[; ;EVSE.c: 304: else
[; ;EVSE.c: 305: {
"305
{
[; ;EVSE.c: 306: if (locktimer < 600)
"306
[e $ ! < _locktimer -> -> 600 `i `ui 1141  ]
[; ;EVSE.c: 307: {
"307
{
[; ;EVSE.c: 308: {LATAbits.LATA4 = 1;LATAbits.LATA5 = 0;};
"308
{
[e = . . _LATAbits 0 4 -> -> 1 `i `uc ]
[e = . . _LATAbits 0 5 -> -> 0 `i `uc ]
}
"309
}
[; ;EVSE.c: 309: }
[e $U 1142  ]
"310
[e :U 1141 ]
[; ;EVSE.c: 310: else {LATAbits.LATA4 = 1;LATAbits.LATA5 = 1;};
{
[e = . . _LATAbits 0 4 -> -> 1 `i `uc ]
[e = . . _LATAbits 0 5 -> -> 1 `i `uc ]
}
[e :U 1142 ]
[; ;EVSE.c: 311: if (locktimer++ > 700) {
"311
[e $ ! > ++ _locktimer -> -> 1 `i `ui -> -> 700 `i `ui 1143  ]
{
[; ;EVSE.c: 312: if (PORTCbits.RC1 == 0)
"312
[e $ ! == -> . . _PORTCbits 0 1 `i -> 0 `i 1144  ]
[; ;EVSE.c: 313: {
"313
{
[; ;EVSE.c: 314: if (locktimer > 5000) locktimer = 0;
"314
[e $ ! > _locktimer -> -> 5000 `i `ui 1145  ]
[e = _locktimer -> -> 0 `i `ui ]
[e :U 1145 ]
"315
}
[; ;EVSE.c: 315: } else locktimer = 700;
[e $U 1146  ]
[e :U 1144 ]
[e = _locktimer -> -> 700 `i `ui ]
[e :U 1146 ]
"316
}
[e :U 1143 ]
[; ;EVSE.c: 316: }
[; ;EVSE.c: 317: unlocktimer = 0;
"317
[e = _unlocktimer -> -> 0 `i `ui ]
"318
}
[e :U 1140 ]
"319
}
[e :U 1132 ]
"322
[e :U 1131 ]
[; ;EVSE.c: 318: }
[; ;EVSE.c: 319: }
[; ;EVSE.c: 322: Timer++;
[e ++ _Timer -> -> -> 1 `i `l `ul ]
[; ;EVSE.c: 323: if (AccessTimer) AccessTimer--;
"323
[e $ ! != _AccessTimer -> -> 0 `i `ui 1147  ]
[e -- _AccessTimer -> -> 1 `i `ui ]
[e :U 1147 ]
[; ;EVSE.c: 325: if (LedTimer-- == 0) {
"325
[e $ ! == -> -- _LedTimer -> -> 1 `i `uc `i -> 0 `i 1148  ]
{
[; ;EVSE.c: 326: CCPR2L = LedPwm;
"326
[e = _CCPR2L _LedPwm ]
[; ;EVSE.c: 328: LedTimer = 10;
"328
[e = _LedTimer -> -> 10 `i `uc ]
[; ;EVSE.c: 329: LedUpdate = 1;
"329
[e = _LedUpdate -> -> 1 `i `uc ]
"330
}
[e :U 1148 ]
[; ;EVSE.c: 330: }
[; ;EVSE.c: 331: PIR5bits.TMR4IF = 0;
"331
[e = . . _PIR5bits 0 0 -> -> 0 `i `uc ]
"332
}
[e :U 1113 ]
"256
[e $ != -> . . _PIR5bits 0 0 `i -> -> -> 0 `i `Vuc `i 1114  ]
[e :U 1115 ]
[; ;EVSE.c: 332: }
[; ;EVSE.c: 334: }
"334
[e :UE 1089 ]
}
"344
[v _triwave8 `(uc ~T0 @X0 1 ef1`uc ]
{
[; ;EVSE.c: 344: unsigned char triwave8(unsigned char in) {
[e :U _triwave8 ]
[v _in `uc ~T0 @X0 1 r1 ]
[f ]
[; ;EVSE.c: 345: if (in & 0x80) {
"345
[e $ ! != & -> _in `i -> 128 `i -> 0 `i 1150  ]
{
[; ;EVSE.c: 346: in = 255 - in;
"346
[e = _in -> - -> 255 `i -> _in `i `uc ]
"347
}
[e :U 1150 ]
"348
[v _out `uc ~T0 @X0 1 a ]
[; ;EVSE.c: 347: }
[; ;EVSE.c: 348: unsigned char out = in << 1;
[e = _out -> << -> _in `i -> 1 `i `uc ]
[; ;EVSE.c: 349: return out;
"349
[e ) _out ]
[e $UE 1149  ]
[; ;EVSE.c: 350: }
"350
[e :UE 1149 ]
}
"352
[v _scale8 `(uc ~T0 @X0 1 ef2`uc`uc ]
{
[; ;EVSE.c: 352: unsigned char scale8(unsigned char i, unsigned char scale) {
[e :U _scale8 ]
[v _i `uc ~T0 @X0 1 r1 ]
[v _scale `uc ~T0 @X0 1 r2 ]
[f ]
[; ;EVSE.c: 353: return (((unsigned int) i) * (1 + (unsigned int) (scale))) >> 8;
"353
[e ) -> >> * -> _i `ui + -> -> 1 `i `ui -> _scale `ui -> 8 `i `uc ]
[e $UE 1151  ]
[; ;EVSE.c: 354: }
"354
[e :UE 1151 ]
}
"360
[v _ease8InOutQuad `(uc ~T0 @X0 1 ef1`uc ]
{
[; ;EVSE.c: 360: unsigned char ease8InOutQuad(unsigned char i) {
[e :U _ease8InOutQuad ]
[v _i `uc ~T0 @X0 1 r1 ]
[f ]
"361
[v _j `uc ~T0 @X0 1 a ]
[; ;EVSE.c: 361: unsigned char j = i;
[e = _j _i ]
[; ;EVSE.c: 362: if (j & 0x80) {
"362
[e $ ! != & -> _j `i -> 128 `i -> 0 `i 1153  ]
{
[; ;EVSE.c: 363: j = 255 - j;
"363
[e = _j -> - -> 255 `i -> _j `i `uc ]
"364
}
[e :U 1153 ]
"365
[v _jj `uc ~T0 @X0 1 a ]
[; ;EVSE.c: 364: }
[; ;EVSE.c: 365: unsigned char jj = scale8(j, j);
[e = _jj ( _scale8 (2 , _j _j ]
"366
[v _jj2 `uc ~T0 @X0 1 a ]
[; ;EVSE.c: 366: unsigned char jj2 = jj << 1;
[e = _jj2 -> << -> _jj `i -> 1 `i `uc ]
[; ;EVSE.c: 367: if (i & 0x80) {
"367
[e $ ! != & -> _i `i -> 128 `i -> 0 `i 1154  ]
{
[; ;EVSE.c: 368: jj2 = 255 - jj2;
"368
[e = _jj2 -> - -> 255 `i -> _jj2 `i `uc ]
"369
}
[e :U 1154 ]
[; ;EVSE.c: 369: }
[; ;EVSE.c: 370: return jj2;
"370
[e ) _jj2 ]
[e $UE 1152  ]
[; ;EVSE.c: 371: }
"371
[e :UE 1152 ]
}
"379
[v _calc_crc16 `(ui ~T0 @X0 1 ef2`*uc`uc ]
{
[; ;EVSE.c: 379: unsigned int calc_crc16(char* start, char len) {
[e :U _calc_crc16 ]
[v _start `*uc ~T0 @X0 1 r1 ]
[v _len `uc ~T0 @X0 1 r2 ]
[f ]
"380
[v _crc `ui ~T0 @X0 1 a ]
[; ;EVSE.c: 380: unsigned int crc = 0xffff, c;
[e = _crc -> 65535 `ui ]
[v _c `ui ~T0 @X0 1 a ]
"381
[v _i `i ~T0 @X0 1 a ]
[; ;EVSE.c: 381: int i;
[; ;EVSE.c: 382: while (len--) {
"382
[e $U 1156  ]
[e :U 1157 ]
{
[; ;EVSE.c: 383: c = *start;
"383
[e = _c -> *U _start `ui ]
[; ;EVSE.c: 384: for (i = 0; i < 8; i++) {
"384
{
[e = _i -> 0 `i ]
[e $ < _i -> 8 `i 1159  ]
[e $U 1160  ]
[e :U 1159 ]
{
[; ;EVSE.c: 385: if ((crc ^ c) & 1) crc = (crc >> 1)^0x8408;
"385
[e $ ! != & ^ _crc _c -> -> 1 `i `ui -> -> 0 `i `ui 1162  ]
[e = _crc ^ >> _crc -> 1 `i -> 33800 `ui ]
[e $U 1163  ]
"386
[e :U 1162 ]
[; ;EVSE.c: 386: else crc >>= 1;
[e =>> _crc -> 1 `i ]
[e :U 1163 ]
[; ;EVSE.c: 387: c >>= 1;
"387
[e =>> _c -> 1 `i ]
"388
}
"384
[e ++ _i -> 1 `i ]
[e $ < _i -> 8 `i 1159  ]
[e :U 1160 ]
"388
}
[; ;EVSE.c: 388: }
[; ;EVSE.c: 389: start++;
"389
[e ++ _start * -> -> 1 `i `x -> -> # *U _start `i `x ]
"390
}
[e :U 1156 ]
"382
[e $ != -> -- _len -> -> 1 `i `uc `i -> -> -> 0 `i `uc `i 1157  ]
[e :U 1158 ]
[; ;EVSE.c: 390: }
[; ;EVSE.c: 391: crc = (unsigned int) (crc ^ 0xFFFF);
"391
[e = _crc ^ _crc -> 65535 `ui ]
[; ;EVSE.c: 392: return (crc);
"392
[e ) _crc ]
[e $UE 1155  ]
[; ;EVSE.c: 393: }
"393
[e :UE 1155 ]
}
"395
[v _eeprom_read_object `(v ~T0 @X0 1 ef2`*v`ui ]
{
[; ;EVSE.c: 395: void eeprom_read_object(void *obj_p, size_t obj_size) {
[e :U _eeprom_read_object ]
[v _obj_p `*v ~T0 @X0 1 r1 ]
[v _obj_size `ui ~T0 @X0 1 r2 ]
[f ]
"396
[v _p `*uc ~T0 @X0 1 a ]
[; ;EVSE.c: 396: unsigned char *p = obj_p;
[e = _p -> _obj_p `*uc ]
[; ;EVSE.c: 398: EECON1 = 0;
"398
[e = _EECON1 -> -> 0 `i `uc ]
[; ;EVSE.c: 400: while (obj_size--) {
"400
[e $U 1165  ]
[e :U 1166 ]
{
[; ;EVSE.c: 401: EECON1bits.RD = 1;
"401
[e = . . _EECON1bits 0 0 -> -> 1 `i `uc ]
[; ;EVSE.c: 402: *p++ = EEDATA;
"402
[e = *U ++ _p * -> -> 1 `i `x -> -> # *U _p `i `x _EEDATA ]
[; ;EVSE.c: 403: EEADR++;
"403
[e ++ _EEADR -> -> 1 `i `uc ]
"404
}
[e :U 1165 ]
"400
[e $ != -- _obj_size -> -> 1 `i `ui -> -> 0 `i `ui 1166  ]
[e :U 1167 ]
[; ;EVSE.c: 404: }
[; ;EVSE.c: 405: }
"405
[e :UE 1164 ]
}
"407
[v _eeprom_write_object `(v ~T0 @X0 1 ef2`*v`ui ]
{
[; ;EVSE.c: 407: void eeprom_write_object(void *obj_p, size_t obj_size) {
[e :U _eeprom_write_object ]
[v _obj_p `*v ~T0 @X0 1 r1 ]
[v _obj_size `ui ~T0 @X0 1 r2 ]
[f ]
"408
[v _p `*uc ~T0 @X0 1 a ]
[; ;EVSE.c: 408: unsigned char *p = obj_p;
[e = _p -> _obj_p `*uc ]
[; ;EVSE.c: 410: while (obj_size--) {
"410
[e $U 1169  ]
[e :U 1170 ]
{
[; ;EVSE.c: 411: EECON1 = 0;
"411
[e = _EECON1 -> -> 0 `i `uc ]
[; ;EVSE.c: 412: EECON1bits.WREN = 1;
"412
[e = . . _EECON1bits 0 2 -> -> 1 `i `uc ]
[; ;EVSE.c: 414: EEDATA = *p++;
"414
[e = _EEDATA *U ++ _p * -> -> 1 `i `x -> -> # *U _p `i `x ]
[; ;EVSE.c: 415: if (!INTCONbits.GIE)
"415
[e $ ! ! != -> . . _INTCONbits 1 7 `i -> -> -> 0 `i `Vuc `i 1172  ]
[; ;EVSE.c: 416: {
"416
{
[; ;EVSE.c: 417: EECON2 = 0x55;
"417
[e = _EECON2 -> -> 85 `i `uc ]
[; ;EVSE.c: 418: EECON2 = 0xAA;
"418
[e = _EECON2 -> -> 170 `i `uc ]
[; ;EVSE.c: 419: EECON1bits.WR = 1;
"419
[e = . . _EECON1bits 0 1 -> -> 1 `i `uc ]
[; ;EVSE.c: 420: while (EECON1bits.WR);
"420
[e $U 1173  ]
[e :U 1174 ]
[e :U 1173 ]
[e $ != -> . . _EECON1bits 0 1 `i -> -> -> 0 `i `Vuc `i 1174  ]
[e :U 1175 ]
"421
}
[e :U 1172 ]
[; ;EVSE.c: 421: }
[; ;EVSE.c: 422: EECON1bits.WREN = 0;
"422
[e = . . _EECON1bits 0 2 -> -> 0 `i `uc ]
[; ;EVSE.c: 423: EEADR++;
"423
[e ++ _EEADR -> -> 1 `i `uc ]
"424
}
[e :U 1169 ]
"410
[e $ != -- _obj_size -> -> 1 `i `ui -> -> 0 `i `ui 1170  ]
[e :U 1171 ]
[; ;EVSE.c: 424: }
[; ;EVSE.c: 425: }
"425
[e :UE 1168 ]
}
"427
[v _read_settings `(v ~T0 @X0 1 ef ]
{
[; ;EVSE.c: 427: void read_settings(void) {
[e :U _read_settings ]
[f ]
"428
[v _savint `uc ~T0 @X0 1 a ]
[; ;EVSE.c: 428: char savint;
[; ;EVSE.c: 430: savint = INTCON;
"430
[e = _savint _INTCON ]
[; ;EVSE.c: 431: INTCONbits.GIE = 0;
"431
[e = . . _INTCONbits 1 7 -> -> 0 `i `uc ]
[; ;EVSE.c: 433: EEADR = 0;
"433
[e = _EEADR -> -> 0 `i `uc ]
[; ;EVSE.c: 434: EEADRH = 0;
"434
[e = _EEADRH -> -> 0 `i `uc ]
[; ;EVSE.c: 436: eeprom_read_object(&MaxMains, sizeof MaxMains);
"436
[e ( _eeprom_read_object (2 , -> &U _MaxMains `*v -> # _MaxMains `ui ]
[; ;EVSE.c: 437: eeprom_read_object(&MaxCurrent, sizeof MaxCurrent);
"437
[e ( _eeprom_read_object (2 , -> &U _MaxCurrent `*v -> # _MaxCurrent `ui ]
[; ;EVSE.c: 438: eeprom_read_object(&MinCurrent, sizeof MinCurrent);
"438
[e ( _eeprom_read_object (2 , -> &U _MinCurrent `*v -> # _MinCurrent `ui ]
[; ;EVSE.c: 439: eeprom_read_object(&ICal, sizeof ICal);
"439
[e ( _eeprom_read_object (2 , -> &U _ICal `*v -> # _ICal `ui ]
[; ;EVSE.c: 440: eeprom_read_object(&Mode, sizeof Mode);
"440
[e ( _eeprom_read_object (2 , -> &U _Mode `*v -> # _Mode `ui ]
[; ;EVSE.c: 441: eeprom_read_object(&Lock, sizeof Lock);
"441
[e ( _eeprom_read_object (2 , -> &U _Lock `*v -> # _Lock `ui ]
[; ;EVSE.c: 442: eeprom_read_object(&CableLimit, sizeof CableLimit);
"442
[e ( _eeprom_read_object (2 , -> &U _CableLimit `*v -> # _CableLimit `ui ]
[; ;EVSE.c: 443: eeprom_read_object(&Config, sizeof Config);
"443
[e ( _eeprom_read_object (2 , -> &U _Config `*v -> # _Config `ui ]
[; ;EVSE.c: 444: eeprom_read_object(&LoadBl, sizeof LoadBl);
"444
[e ( _eeprom_read_object (2 , -> &U _LoadBl `*v -> # _LoadBl `ui ]
[; ;EVSE.c: 445: eeprom_read_object(&Access, sizeof Access);
"445
[e ( _eeprom_read_object (2 , -> &U _Access `*v -> # _Access `ui ]
[; ;EVSE.c: 446: eeprom_read_object(&RCmon, sizeof RCmon);
"446
[e ( _eeprom_read_object (2 , -> &U _RCmon `*v -> # _RCmon `ui ]
[; ;EVSE.c: 448: INTCON = savint;
"448
[e = _INTCON _savint ]
[; ;EVSE.c: 449: }
"449
[e :UE 1176 ]
}
"451
[v _write_settings `(v ~T0 @X0 1 ef ]
{
[; ;EVSE.c: 451: void write_settings(void) {
[e :U _write_settings ]
[f ]
"452
[v _savint `uc ~T0 @X0 1 a ]
[; ;EVSE.c: 452: char savint;
[; ;EVSE.c: 454: savint = INTCON;
"454
[e = _savint _INTCON ]
[; ;EVSE.c: 455: INTCONbits.GIE = 0;
"455
[e = . . _INTCONbits 1 7 -> -> 0 `i `uc ]
[; ;EVSE.c: 457: EEADR = 0;
"457
[e = _EEADR -> -> 0 `i `uc ]
[; ;EVSE.c: 458: EEADRH = 0;
"458
[e = _EEADRH -> -> 0 `i `uc ]
[; ;EVSE.c: 460: eeprom_write_object(&MaxMains, sizeof MaxMains);
"460
[e ( _eeprom_write_object (2 , -> &U _MaxMains `*v -> # _MaxMains `ui ]
[; ;EVSE.c: 461: eeprom_write_object(&MaxCurrent, sizeof MaxCurrent);
"461
[e ( _eeprom_write_object (2 , -> &U _MaxCurrent `*v -> # _MaxCurrent `ui ]
[; ;EVSE.c: 462: eeprom_write_object(&MinCurrent, sizeof MinCurrent);
"462
[e ( _eeprom_write_object (2 , -> &U _MinCurrent `*v -> # _MinCurrent `ui ]
[; ;EVSE.c: 463: eeprom_write_object(&ICal, sizeof ICal);
"463
[e ( _eeprom_write_object (2 , -> &U _ICal `*v -> # _ICal `ui ]
[; ;EVSE.c: 464: eeprom_write_object(&Mode, sizeof Mode);
"464
[e ( _eeprom_write_object (2 , -> &U _Mode `*v -> # _Mode `ui ]
[; ;EVSE.c: 465: eeprom_write_object(&Lock, sizeof Lock);
"465
[e ( _eeprom_write_object (2 , -> &U _Lock `*v -> # _Lock `ui ]
[; ;EVSE.c: 466: eeprom_write_object(&CableLimit, sizeof CableLimit);
"466
[e ( _eeprom_write_object (2 , -> &U _CableLimit `*v -> # _CableLimit `ui ]
[; ;EVSE.c: 467: eeprom_write_object(&Config, sizeof Config);
"467
[e ( _eeprom_write_object (2 , -> &U _Config `*v -> # _Config `ui ]
[; ;EVSE.c: 468: eeprom_write_object(&LoadBl, sizeof LoadBl);
"468
[e ( _eeprom_write_object (2 , -> &U _LoadBl `*v -> # _LoadBl `ui ]
[; ;EVSE.c: 469: eeprom_write_object(&Access, sizeof Access);
"469
[e ( _eeprom_write_object (2 , -> &U _Access `*v -> # _Access `ui ]
[; ;EVSE.c: 470: eeprom_write_object(&RCmon, sizeof RCmon);
"470
[e ( _eeprom_write_object (2 , -> &U _RCmon `*v -> # _RCmon `ui ]
[; ;EVSE.c: 472: INTCON = savint;
"472
[e = _INTCON _savint ]
[; ;EVSE.c: 473: printf("\r\nsettings saved\r\n");
"473
[e ( _printf :s 1C ]
[; ;EVSE.c: 475: }
"475
[e :UE 1177 ]
}
"477
[v _putch `(v ~T0 @X0 1 ef1`uc ]
"478
{
[; ;EVSE.c: 477: void putch(unsigned char byte)
[; ;EVSE.c: 478: {
[e :U _putch ]
"477
[v _byte `uc ~T0 @X0 1 r1 ]
"478
[f ]
[; ;EVSE.c: 480: while (!PIR3bits.TX2IF)
"480
[e $U 1179  ]
[e :U 1180 ]
[; ;EVSE.c: 481: continue;
"481
[e $U 1179  ]
[e :U 1179 ]
"480
[e $ ! != -> . . _PIR3bits 0 4 `i -> -> -> 0 `i `Vuc `i 1180  ]
[e :U 1181 ]
[; ;EVSE.c: 482: TXREG2 = byte;
"482
[e = _TXREG2 _byte ]
[; ;EVSE.c: 484: }
"484
[e :UE 1178 ]
}
"490
[v _RS485SendBuf `(v ~T0 @X0 1 ef2`*uc`uc ]
{
[; ;EVSE.c: 490: void RS485SendBuf(char* buffer, unsigned char len) {
[e :U _RS485SendBuf ]
[v _buffer `*uc ~T0 @X0 1 r1 ]
[v _len `uc ~T0 @X0 1 r2 ]
[f ]
"491
[v _ch `uc ~T0 @X0 1 a ]
[v _index `uc ~T0 @X0 1 a ]
[; ;EVSE.c: 491: char ch, index = 0;
[e = _index -> -> 0 `i `uc ]
"492
[v _tmr `ul ~T0 @X0 1 a ]
[; ;EVSE.c: 492: unsigned long tmr;
[; ;EVSE.c: 494: while (ISRTXFLAG) {
"494
[e $U 1183  ]
[e :U 1184 ]
{
"495
}
[e :U 1183 ]
"494
[e $ != -> _ISRTXFLAG `i -> -> -> 0 `i `uc `i 1184  ]
[e :U 1185 ]
[; ;EVSE.c: 495: }
[; ;EVSE.c: 497: U1TXbuffer[index++] = 0x7E;
"497
[e = *U + &U _U1TXbuffer * -> ++ _index -> -> 1 `i `uc `ux -> -> # *U &U _U1TXbuffer `ui `ux -> -> 126 `i `uc ]
[; ;EVSE.c: 498: while (len--) {
"498
[e $U 1186  ]
[e :U 1187 ]
{
[; ;EVSE.c: 499: ch = *buffer++;
"499
[e = _ch *U ++ _buffer * -> -> 1 `i `x -> -> # *U _buffer `i `x ]
[; ;EVSE.c: 500: if ((ch == 0x11) || (ch == 0x12) || (ch == 0x13) || (ch == 0x7E) || (ch == 0x7D))
"500
[e $ ! || || || || == -> _ch `i -> 17 `i == -> _ch `i -> 18 `i == -> _ch `i -> 19 `i == -> _ch `i -> 126 `i == -> _ch `i -> 125 `i 1189  ]
[; ;EVSE.c: 501: {
"501
{
[; ;EVSE.c: 502: ch = ch^0x20;
"502
[e = _ch -> ^ -> _ch `i -> 32 `i `uc ]
[; ;EVSE.c: 503: U1TXbuffer[index++] = 0x7D;
"503
[e = *U + &U _U1TXbuffer * -> ++ _index -> -> 1 `i `uc `ux -> -> # *U &U _U1TXbuffer `ui `ux -> -> 125 `i `uc ]
"504
}
[e :U 1189 ]
[; ;EVSE.c: 504: }
[; ;EVSE.c: 505: U1TXbuffer[index++] = ch;
"505
[e = *U + &U _U1TXbuffer * -> ++ _index -> -> 1 `i `uc `ux -> -> # *U &U _U1TXbuffer `ui `ux _ch ]
"506
}
[e :U 1186 ]
"498
[e $ != -> -- _len -> -> 1 `i `uc `i -> -> -> 0 `i `uc `i 1187  ]
[e :U 1188 ]
[; ;EVSE.c: 506: }
[; ;EVSE.c: 507: U1TXbuffer[index++] = 0x7E;
"507
[e = *U + &U _U1TXbuffer * -> ++ _index -> -> 1 `i `uc `ux -> -> # *U &U _U1TXbuffer `ui `ux -> -> 126 `i `uc ]
[; ;EVSE.c: 509: tmr = Timer + 1000;
"509
[e = _tmr + _Timer -> -> -> 1000 `i `l `ul ]
[; ;EVSE.c: 510: while (idx && (tmr > Timer)) {
"510
[e $U 1190  ]
[e :U 1191 ]
{
"511
}
[e :U 1190 ]
"510
[e $ && != -> _idx `i -> -> -> 0 `i `uc `i > _tmr _Timer 1191  ]
[e :U 1192 ]
[; ;EVSE.c: 511: }
[; ;EVSE.c: 513: LATBbits.LATB5 = 1;
"513
[e = . . _LATBbits 0 5 -> -> 1 `i `uc ]
[; ;EVSE.c: 514: PIE1bits.TX1IE = 1;
"514
[e = . . _PIE1bits 0 4 -> -> 1 `i `uc ]
[; ;EVSE.c: 515: }
"515
[e :UE 1182 ]
}
"517
[v _ReadPilot `(uc ~T0 @X0 1 ef ]
"518
{
[; ;EVSE.c: 517: unsigned char ReadPilot(void)
[; ;EVSE.c: 518: {
[e :U _ReadPilot ]
[f ]
[; ;EVSE.c: 519: ADCON0bits.GO = 1;
"519
[e = . . _ADCON0bits 2 1 -> -> 1 `i `uc ]
[; ;EVSE.c: 520: while (ADCON0bits.GO);
"520
[e $U 1194  ]
[e :U 1195 ]
[e :U 1194 ]
[e $ != -> . . _ADCON0bits 2 1 `i -> -> -> 0 `i `Vuc `i 1195  ]
[e :U 1196 ]
[; ;EVSE.c: 521: if (ADRES > 980) return 1;
"521
[e $ ! > -> _ADRES `ui -> -> 980 `i `ui 1197  ]
[e ) -> -> 1 `i `uc ]
[e $UE 1193  ]
[e :U 1197 ]
[; ;EVSE.c: 522: if ((ADRES > 860) && (ADRES < 915)) return 2;
"522
[e $ ! && > -> _ADRES `ui -> -> 860 `i `ui < -> _ADRES `ui -> -> 915 `i `ui 1198  ]
[e ) -> -> 2 `i `uc ]
[e $UE 1193  ]
[e :U 1198 ]
[; ;EVSE.c: 523: if ((ADRES > 720) && (ADRES < 800)) return 3;
"523
[e $ ! && > -> _ADRES `ui -> -> 720 `i `ui < -> _ADRES `ui -> -> 800 `i `ui 1199  ]
[e ) -> -> 3 `i `uc ]
[e $UE 1193  ]
[e :U 1199 ]
[; ;EVSE.c: 524: if ((ADRES > 25) && (ADRES < 95)) return 4;
"524
[e $ ! && > -> _ADRES `ui -> -> 25 `i `ui < -> _ADRES `ui -> -> 95 `i `ui 1200  ]
[e ) -> -> 4 `i `uc ]
[e $UE 1193  ]
[e :U 1200 ]
[; ;EVSE.c: 525: return 0;
"525
[e ) -> -> 0 `i `uc ]
[e $UE 1193  ]
[; ;EVSE.c: 526: }
"526
[e :UE 1193 ]
}
"528
[v _ReadPP `(v ~T0 @X0 1 ef ]
{
[; ;EVSE.c: 528: void ReadPP(void) {
[e :U _ReadPP ]
[f ]
[; ;EVSE.c: 529: ADCON0 = 0b00000101;
"529
[e = _ADCON0 -> -> 5 `i `uc ]
[; ;EVSE.c: 530: ADCON2 = 0b10100101;
"530
[e = _ADCON2 -> -> 165 `i `uc ]
[; ;EVSE.c: 531: delay(100);
"531
[e ( _delay (1 -> -> 100 `i `ui ]
[; ;EVSE.c: 532: ADCON0bits.GO = 1;
"532
[e = . . _ADCON0bits 2 1 -> -> 1 `i `uc ]
[; ;EVSE.c: 533: while (ADCON0bits.GO);
"533
[e $U 1202  ]
[e :U 1203 ]
[e :U 1202 ]
[e $ != -> . . _ADCON0bits 2 1 `i -> -> -> 0 `i `Vuc `i 1203  ]
[e :U 1204 ]
[; ;EVSE.c: 534: PP= ADRES;
"534
[e = _PP -> _ADRES `ui ]
[; ;EVSE.c: 535: ADCON0 = 0b00000001;
"535
[e = _ADCON0 -> -> 1 `i `uc ]
[; ;EVSE.c: 536: ADCON2 = 0b10000101;
"536
[e = _ADCON2 -> -> 133 `i `uc ]
[; ;EVSE.c: 537: }
"537
[e :UE 1201 ]
}
"539
[v _ProximityPin `(v ~T0 @X0 1 ef ]
{
[; ;EVSE.c: 539: void ProximityPin(void) {
[e :U _ProximityPin ]
[f ]
[; ;EVSE.c: 545: ReadPP();
"545
[e ( _ReadPP ..  ]
[; ;EVSE.c: 546: MaxCapacity = 13;
"546
[e = _MaxCapacity -> -> 13 `i `ui ]
[; ;EVSE.c: 547: if ((ADRES > 394) && (ADRES < 434)) MaxCapacity = 16;
"547
[e $ ! && > -> _ADRES `ui -> -> 394 `i `ui < -> _ADRES `ui -> -> 434 `i `ui 1206  ]
[e = _MaxCapacity -> -> 16 `i `ui ]
[e :U 1206 ]
[; ;EVSE.c: 548: if ((ADRES > 175) && (ADRES < 193)) MaxCapacity = 32;
"548
[e $ ! && > -> _ADRES `ui -> -> 175 `i `ui < -> _ADRES `ui -> -> 193 `i `ui 1207  ]
[e = _MaxCapacity -> -> 32 `i `ui ]
[e :U 1207 ]
[; ;EVSE.c: 549: if ((ADRES > 88) && (ADRES < 98)) MaxCapacity = 63;
"549
[e $ ! && > -> _ADRES `ui -> -> 88 `i `ui < -> _ADRES `ui -> -> 98 `i `ui 1208  ]
[e = _MaxCapacity -> -> 63 `i `ui ]
[e :U 1208 ]
[; ;EVSE.c: 551: if (Config) MaxCapacity = CableLimit;
"551
[e $ ! != -> _Config `i -> -> -> 0 `i `uc `i 1209  ]
[e = _MaxCapacity _CableLimit ]
[e :U 1209 ]
[; ;EVSE.c: 553: ADCON0 = 0b00000001;
"553
[e = _ADCON0 -> -> 1 `i `uc ]
[; ;EVSE.c: 554: ADCON2 = 0b10000101;
"554
[e = _ADCON2 -> -> 133 `i `uc ]
[; ;EVSE.c: 555: }
"555
[e :UE 1205 ]
}
"557
[v _Temp `(v ~T0 @X0 1 ef ]
"558
{
[; ;EVSE.c: 557: void Temp(void)
[; ;EVSE.c: 558: {
[e :U _Temp ]
[f ]
"559
[v _temp `ui ~T0 @X0 1 a ]
[; ;EVSE.c: 559: unsigned int temp;
[; ;EVSE.c: 561: ADCON0 = 0b00001001;
"561
[e = _ADCON0 -> -> 9 `i `uc ]
[; ;EVSE.c: 562: ADCON1 = 0b00001000;
"562
[e = _ADCON1 -> -> 8 `i `uc ]
[; ;EVSE.c: 563: ADCON2 = 0b10111101;
"563
[e = _ADCON2 -> -> 189 `i `uc ]
[; ;EVSE.c: 564: ADCON0bits.GO = 1;
"564
[e = . . _ADCON0bits 2 1 -> -> 1 `i `uc ]
[; ;EVSE.c: 565: while (ADCON0bits.GO);
"565
[e $U 1211  ]
[e :U 1212 ]
[e :U 1211 ]
[e $ != -> . . _ADCON0bits 2 1 `i -> -> -> 0 `i `Vuc `i 1212  ]
[e :U 1213 ]
[; ;EVSE.c: 567: temp = ADRES / 5;
"567
[e = _temp / -> _ADRES `ui -> -> 5 `i `ui ]
[; ;EVSE.c: 569: ADCON0 = 0b00000001;
"569
[e = _ADCON0 -> -> 1 `i `uc ]
[; ;EVSE.c: 570: ADCON1 = 0b00000000;
"570
[e = _ADCON1 -> -> 0 `i `uc ]
[; ;EVSE.c: 571: ADCON2 = 0b10000101;
"571
[e = _ADCON2 -> -> 133 `i `uc ]
[; ;EVSE.c: 573: if (temp < 50) TempEVSE = 0;
"573
[e $ ! < _temp -> -> 50 `i `ui 1214  ]
[e = _TempEVSE -> -> 0 `i `uc ]
[e $U 1215  ]
"574
[e :U 1214 ]
[; ;EVSE.c: 574: else TempEVSE = temp - 50;
[e = _TempEVSE -> - _temp -> -> 50 `i `ui `uc ]
[e :U 1215 ]
[; ;EVSE.c: 575: }
"575
[e :UE 1210 ]
}
"577
[v _BlinkLed `(v ~T0 @X0 1 ef ]
{
[; ;EVSE.c: 577: void BlinkLed(void) {
[e :U _BlinkLed ]
[f ]
[; ;EVSE.c: 578: if (Error || ChargeDelay) {
"578
[e $ ! || != -> _Error `i -> -> -> 0 `i `uc `i != -> _ChargeDelay `i -> -> -> 0 `i `uc `i 1217  ]
{
[; ;EVSE.c: 579: if (LedUpdate) {
"579
[e $ ! != -> _LedUpdate `i -> -> -> 0 `i `uc `i 1218  ]
{
[; ;EVSE.c: 580: if (Error == 5) LedCount += 20;
"580
[e $ ! == -> _Error `i -> 5 `i 1219  ]
[e =+ _LedCount -> -> 20 `i `uc ]
[e $U 1220  ]
"581
[e :U 1219 ]
[; ;EVSE.c: 581: else if (Error && ChargeDelay) LedCount += 10;
[e $ ! && != -> _Error `i -> -> -> 0 `i `uc `i != -> _ChargeDelay `i -> -> -> 0 `i `uc `i 1221  ]
[e =+ _LedCount -> -> 10 `i `uc ]
[e $U 1222  ]
"582
[e :U 1221 ]
[; ;EVSE.c: 582: else LedCount = LedCount + 3;
[e = _LedCount -> + -> _LedCount `i -> 3 `i `uc ]
[e :U 1222 ]
[e :U 1220 ]
[; ;EVSE.c: 584: if (Error && LedCount > 128) LedPwm = 255;
"584
[e $ ! && != -> _Error `i -> -> -> 0 `i `uc `i > -> _LedCount `i -> 128 `i 1223  ]
[e = _LedPwm -> -> 255 `i `uc ]
[e $U 1224  ]
"585
[e :U 1223 ]
[; ;EVSE.c: 585: else if (ChargeDelay && LedCount > 200) LedPwm = 255;
[e $ ! && != -> _ChargeDelay `i -> -> -> 0 `i `uc `i > -> _LedCount `i -> 200 `i 1225  ]
[e = _LedPwm -> -> 255 `i `uc ]
[e $U 1226  ]
"586
[e :U 1225 ]
[; ;EVSE.c: 586: else LedPwm = 0;
[e = _LedPwm -> -> 0 `i `uc ]
[e :U 1226 ]
[e :U 1224 ]
[; ;EVSE.c: 587: LedUpdate = 0;
"587
[e = _LedUpdate -> -> 0 `i `uc ]
"588
}
[e :U 1218 ]
"589
}
[; ;EVSE.c: 588: }
[; ;EVSE.c: 589: } else if (Access && Access_bit == 0) LedPwm = 0;
[e $U 1227  ]
[e :U 1217 ]
[e $ ! && != -> _Access `i -> -> -> 0 `i `uc `i == -> _Access_bit `i -> 0 `i 1228  ]
[e = _LedPwm -> -> 0 `i `uc ]
[e $U 1229  ]
"590
[e :U 1228 ]
[; ;EVSE.c: 590: else if (State == 1) LedPwm = 40;
[e $ ! == -> _State `i -> 1 `i 1230  ]
[e = _LedPwm -> -> 40 `i `uc ]
[e $U 1231  ]
"591
[e :U 1230 ]
[; ;EVSE.c: 591: else if (State == 2) {
[e $ ! == -> _State `i -> 2 `i 1232  ]
{
[; ;EVSE.c: 592: LedPwm = 255;
"592
[e = _LedPwm -> -> 255 `i `uc ]
[; ;EVSE.c: 593: LedCount = 128;
"593
[e = _LedCount -> -> 128 `i `uc ]
"594
}
[; ;EVSE.c: 594: } else if (State == 3 && LedUpdate)
[e $U 1233  ]
[e :U 1232 ]
[e $ ! && == -> _State `i -> 3 `i != -> _LedUpdate `i -> -> -> 0 `i `uc `i 1234  ]
[; ;EVSE.c: 595: {
"595
{
[; ;EVSE.c: 596: LedCount = LedCount + 2;
"596
[e = _LedCount -> + -> _LedCount `i -> 2 `i `uc ]
[; ;EVSE.c: 597: LedPwm = ease8InOutQuad(triwave8(LedCount));
"597
[e = _LedPwm ( _ease8InOutQuad (1 ( _triwave8 (1 _LedCount ]
[; ;EVSE.c: 598: LedUpdate = 0;
"598
[e = _LedUpdate -> -> 0 `i `uc ]
"599
}
[e :U 1234 ]
"600
[e :U 1233 ]
[e :U 1231 ]
[e :U 1229 ]
[e :U 1227 ]
[; ;EVSE.c: 599: }
[; ;EVSE.c: 600: }
[e :UE 1216 ]
}
"602
[v _SetCurrent `(v ~T0 @X0 1 ef1`ui ]
"603
{
[; ;EVSE.c: 602: void SetCurrent(unsigned int current)
[; ;EVSE.c: 603: {
[e :U _SetCurrent ]
"602
[v _current `ui ~T0 @X0 1 r1 ]
"603
[f ]
"604
[v _DutyCycle `ui ~T0 @X0 1 a ]
"605
[v _demandcurrent `ui ~T0 @X0 1 a ]
[; ;EVSE.c: 604: unsigned int DutyCycle;
[; ;EVSE.c: 605: unsigned int demandcurrent;
[; ;EVSE.c: 608: demandcurrent= current * 10;
"608
[e = _demandcurrent * _current -> -> 10 `i `ui ]
[; ;EVSE.c: 609: if (Config) {
"609
[e $ ! != -> _Config `i -> -> -> 0 `i `uc `i 1236  ]
{
[; ;EVSE.c: 610: ReadPP();
"610
[e ( _ReadPP ..  ]
[; ;EVSE.c: 612: current=160uL*PP/1023;
"612
[e = _current -> / * -> 160 `ul -> _PP `ul -> -> -> 1023 `i `l `ul `ui ]
[; ;EVSE.c: 613: printf ("demandcurrent:%3u PP:%4i currentul:%3u  ", demandcurrent, PP, current);
"613
[e ( _printf , , , (. :s 2C _demandcurrent _PP _current ]
[; ;EVSE.c: 614: if (current > demandcurrent) current = demandcurrent;
"614
[e $ ! > _current _demandcurrent 1237  ]
[e = _current _demandcurrent ]
[e :U 1237 ]
[; ;EVSE.c: 615: printf ("  current:%3u ", current);
"615
[e ( _printf , (. :s 3C _current ]
"616
}
[; ;EVSE.c: 616: }
[e $U 1238  ]
"617
[e :U 1236 ]
[; ;EVSE.c: 617: else current = 10 * current;
[e = _current * -> -> 10 `i `ui _current ]
[e :U 1238 ]
[; ;EVSE.c: 618: if (MinCurrent == 5) Min=50; else Min=60;
"618
[e $ ! == _MinCurrent -> -> 5 `i `ui 1239  ]
[e = _Min -> -> 50 `i `uc ]
[e $U 1240  ]
[e :U 1239 ]
[e = _Min -> -> 60 `i `uc ]
[e :U 1240 ]
[; ;EVSE.c: 619: Charging = 1;
"619
[e = _Charging -> -> 1 `i `uc ]
[; ;EVSE.c: 621: if ((current >= Min) && (current <= 510)) DutyCycle = (current * 10 / 6);
"621
[e $ ! && >= _current -> _Min `ui <= _current -> -> 510 `i `ui 1241  ]
[e = _DutyCycle / * _current -> -> 10 `i `ui -> -> 6 `i `ui ]
[e $U 1242  ]
"624
[e :U 1241 ]
[; ;EVSE.c: 624: else if ((current > 510) && (current <= 800)) DutyCycle = (current * 10 / 25) + 640;
[e $ ! && > _current -> -> 510 `i `ui <= _current -> -> 800 `i `ui 1243  ]
[e = _DutyCycle + / * _current -> -> 10 `i `ui -> -> 25 `i `ui -> -> 640 `i `ui ]
[e $U 1244  ]
"627
[e :U 1243 ]
[; ;EVSE.c: 627: else if ((WasCharging) && (current > 20) && (current < Min)) DutyCycle = Min * 10/6;
[e $ ! && && != -> _WasCharging `i -> -> -> 0 `i `uc `i > _current -> -> 20 `i `ui < _current -> _Min `ui 1245  ]
[e = _DutyCycle -> / * -> _Min `i -> 10 `i -> 6 `i `ui ]
[e $U 1246  ]
"628
[e :U 1245 ]
[; ;EVSE.c: 628: else if ((!WasCharging) && (current > 30) && (current < Min)) DutyCycle = Min * 10/6;
[e $ ! && && ! != -> _WasCharging `i -> -> -> 0 `i `uc `i > _current -> -> 30 `i `ui < _current -> _Min `ui 1247  ]
[e = _DutyCycle -> / * -> _Min `i -> 10 `i -> 6 `i `ui ]
[e $U 1248  ]
"630
[e :U 1247 ]
[; ;EVSE.c: 630: else if ((current+1 >= 1)&&(current < Min))
[e $ ! && >= + _current -> -> 1 `i `ui -> -> 1 `i `ui < _current -> _Min `ui 1249  ]
[; ;EVSE.c: 631: {
"631
{
[; ;EVSE.c: 633: if (MinCurrent == 5 )DutyCycle = 78;
"633
[e $ ! == _MinCurrent -> -> 5 `i `ui 1250  ]
[e = _DutyCycle -> -> 78 `i `ui ]
[e $U 1251  ]
"636
[e :U 1250 ]
[; ;EVSE.c: 636: else Error = 4 ;
[e = _Error -> -> 4 `i `uc ]
[e :U 1251 ]
[; ;EVSE.c: 637: Charging = 0;
"637
[e = _Charging -> -> 0 `i `uc ]
"638
}
[e :U 1249 ]
"639
[e :U 1248 ]
[e :U 1246 ]
[e :U 1244 ]
[e :U 1242 ]
[; ;EVSE.c: 638: }
[; ;EVSE.c: 639: WasCharging = Charging;
[e = _WasCharging _Charging ]
[; ;EVSE.c: 641: printf ("  DutyCycle:%3u  Charging:%1u ", DutyCycle, Charging);
"641
[e ( _printf , , (. :s 4C _DutyCycle -> _Charging `i ]
[; ;EVSE.c: 646: CCPR1L = DutyCycle >> 2;
"646
[e = _CCPR1L -> >> _DutyCycle -> 2 `i `uc ]
[; ;EVSE.c: 648: CCP1CON = (((DutyCycle & 0x03) << 4) | 0x0C);
"648
[e = _CCP1CON -> | << & _DutyCycle -> -> 3 `i `ui -> 4 `i -> -> 12 `i `ui `uc ]
[; ;EVSE.c: 649: }
"649
[e :UE 1235 ]
}
"653
[v _IsCurrentAvailable `(uc ~T0 @X0 1 ef ]
{
[; ;EVSE.c: 653: char IsCurrentAvailable(void) {
[e :U _IsCurrentAvailable ]
[f ]
"654
[v _n `uc ~T0 @X0 1 a ]
[v _ActiveEVSE `uc ~T0 @X0 1 a ]
[; ;EVSE.c: 654: unsigned char n, ActiveEVSE = 0;
[e = _ActiveEVSE -> -> 0 `i `uc ]
"655
[v _Baseload `i ~T0 @X0 1 a ]
[v _TotalCurrent `i ~T0 @X0 1 a ]
[; ;EVSE.c: 655: int Baseload, TotalCurrent = 0;
[e = _TotalCurrent -> 0 `i ]
[; ;EVSE.c: 657: for (n = 0; n < 4; n++) if (BalancedState[n] == 2)
"657
{
[e = _n -> -> 0 `i `uc ]
[e $ < -> _n `i -> 4 `i 1253  ]
[e $U 1254  ]
[e :U 1253 ]
[e $ ! == -> *U + &U _BalancedState * -> _n `ux -> -> # *U &U _BalancedState `ui `ux `i -> 2 `i 1256  ]
[; ;EVSE.c: 658: {
"658
{
[; ;EVSE.c: 659: ActiveEVSE++;
"659
[e ++ _ActiveEVSE -> -> 1 `i `uc ]
[; ;EVSE.c: 660: TotalCurrent += Balanced[n];
"660
[e =+ _TotalCurrent *U + &U _Balanced * -> _n `ux -> -> # *U &U _Balanced `ui `ux ]
"661
}
[e :U 1256 ]
"657
[e ++ _n -> -> 1 `i `uc ]
[e $ < -> _n `i -> 4 `i 1253  ]
[e :U 1254 ]
"662
}
[; ;EVSE.c: 661: }
[; ;EVSE.c: 662: if (ActiveEVSE == 0) {
[e $ ! == -> _ActiveEVSE `i -> 0 `i 1257  ]
{
[; ;EVSE.c: 663: if (Imeasured > ((MaxMains - MinCurrent)*10)) {
"663
[e $ ! > _Imeasured * - _MaxMains _MinCurrent -> -> 10 `i `ui 1258  ]
{
[; ;EVSE.c: 664: return 1;
"664
[e ) -> -> 1 `i `uc ]
[e $UE 1252  ]
"665
}
[e :U 1258 ]
"666
}
[; ;EVSE.c: 665: }
[; ;EVSE.c: 666: } else {
[e $U 1259  ]
[e :U 1257 ]
{
[; ;EVSE.c: 667: ActiveEVSE++;
"667
[e ++ _ActiveEVSE -> -> 1 `i `uc ]
[; ;EVSE.c: 668: Baseload = Imeasured - (TotalCurrent * 10);
"668
[e = _Baseload -> - _Imeasured -> * _TotalCurrent -> 10 `i `ui `i ]
[; ;EVSE.c: 669: if (Baseload < 0) Baseload = 0;
"669
[e $ ! < _Baseload -> 0 `i 1260  ]
[e = _Baseload -> 0 `i ]
[e :U 1260 ]
[; ;EVSE.c: 671: if (ActiveEVSE > 4) ActiveEVSE = 4;
"671
[e $ ! > -> _ActiveEVSE `i -> 4 `i 1261  ]
[e = _ActiveEVSE -> -> 4 `i `uc ]
[e :U 1261 ]
[; ;EVSE.c: 672: if ((ActiveEVSE * (MinCurrent * 10) + Baseload) > (MaxMains * 10)) {
"672
[e $ ! > + * -> _ActiveEVSE `ui * _MinCurrent -> -> 10 `i `ui -> _Baseload `ui * _MaxMains -> -> 10 `i `ui 1262  ]
{
[; ;EVSE.c: 673: return 1;
"673
[e ) -> -> 1 `i `uc ]
[e $UE 1252  ]
"674
}
[e :U 1262 ]
"675
}
[e :U 1259 ]
[; ;EVSE.c: 674: }
[; ;EVSE.c: 675: }
[; ;EVSE.c: 676: return 0;
"676
[e ) -> -> 0 `i `uc ]
[e $UE 1252  ]
[; ;EVSE.c: 677: }
"677
[e :UE 1252 ]
}
"684
[v _CalcBalancedCurrent `(v ~T0 @X0 1 ef1`uc ]
{
[; ;EVSE.c: 684: void CalcBalancedCurrent(char mod) {
[e :U _CalcBalancedCurrent ]
[v _mod `uc ~T0 @X0 1 r1 ]
[f ]
"685
[v _Average `i ~T0 @X0 1 a ]
[v _MaxBalanced `i ~T0 @X0 1 a ]
[v _Idifference `i ~T0 @X0 1 a ]
"686
[v _BalancedLeft `i ~T0 @X0 1 a ]
[; ;EVSE.c: 685: int Average, MaxBalanced, Idifference;
[; ;EVSE.c: 686: int BalancedLeft = 0;
[e = _BalancedLeft -> 0 `i ]
"687
[v _ActiveMax `i ~T0 @X0 1 a ]
[; ;EVSE.c: 687: int ActiveMax = 0, TotalCurrent = 0, Baseload;
[e = _ActiveMax -> 0 `i ]
[v _TotalCurrent `i ~T0 @X0 1 a ]
[e = _TotalCurrent -> 0 `i ]
[v _Baseload `i ~T0 @X0 1 a ]
[v F7890 `uc ~T0 @X0 -> 4 `i s ]
[i F7890
:U ..
"688
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 0 `i `uc
..
]
[v _CurrentSet `uc ~T0 @X0 -> 4 `i a ]
[; ;EVSE.c: 688: char CurrentSet[4] = {0, 0, 0, 0};
[e = _CurrentSet F7890 ]
"689
[v _n `uc ~T0 @X0 1 a ]
[; ;EVSE.c: 689: char n;
[; ;EVSE.c: 691: if (!LoadBl)
"691
[e $ ! ! != -> _LoadBl `i -> -> -> 0 `i `uc `i 1264  ]
[; ;EVSE.c: 692: {
"692
{
[; ;EVSE.c: 693: for (n = 1; n < 4; n++) BalancedState[n] = 0;
"693
{
[e = _n -> -> 1 `i `uc ]
[e $ < -> _n `i -> 4 `i 1265  ]
[e $U 1266  ]
[e :U 1265 ]
[e = *U + &U _BalancedState * -> _n `ux -> -> # *U &U _BalancedState `ui `ux -> -> 0 `i `uc ]
[e ++ _n -> -> 1 `i `uc ]
[e $ < -> _n `i -> 4 `i 1265  ]
[e :U 1266 ]
}
"694
}
[e :U 1264 ]
[; ;EVSE.c: 694: }
[; ;EVSE.c: 696: if (BalancedState[0] == 2 && MaxCurrent > MaxCapacity) ChargeCurrent = MaxCapacity;
"696
[e $ ! && == -> *U + &U _BalancedState * -> -> -> 0 `i `ui `ux -> -> # *U &U _BalancedState `ui `ux `i -> 2 `i > _MaxCurrent _MaxCapacity 1268  ]
[e = _ChargeCurrent _MaxCapacity ]
[e $U 1269  ]
"697
[e :U 1268 ]
[; ;EVSE.c: 697: else ChargeCurrent = MaxCurrent;
[e = _ChargeCurrent _MaxCurrent ]
[e :U 1269 ]
[; ;EVSE.c: 699: if (LoadBl < 2) BalancedMax[0] = ChargeCurrent;
"699
[e $ ! < -> _LoadBl `i -> 2 `i 1270  ]
[e = *U + &U _BalancedMax * -> -> -> 0 `i `ui `ux -> -> # *U &U _BalancedMax `ui `ux -> _ChargeCurrent `i ]
[e :U 1270 ]
[; ;EVSE.c: 702: for (n = 0; n < 4; n++) if (BalancedState[n] == 2) {
"702
{
[e = _n -> -> 0 `i `uc ]
[e $ < -> _n `i -> 4 `i 1271  ]
[e $U 1272  ]
[e :U 1271 ]
[e $ ! == -> *U + &U _BalancedState * -> _n `ux -> -> # *U &U _BalancedState `ui `ux `i -> 2 `i 1274  ]
{
[; ;EVSE.c: 703: BalancedLeft++;
"703
[e ++ _BalancedLeft -> 1 `i ]
[; ;EVSE.c: 704: ActiveMax += BalancedMax[n];
"704
[e =+ _ActiveMax *U + &U _BalancedMax * -> _n `ux -> -> # *U &U _BalancedMax `ui `ux ]
[; ;EVSE.c: 705: TotalCurrent += Balanced[n];
"705
[e =+ _TotalCurrent *U + &U _Balanced * -> _n `ux -> -> # *U &U _Balanced `ui `ux ]
"706
}
[e :U 1274 ]
"702
[e ++ _n -> -> 1 `i `uc ]
[e $ < -> _n `i -> 4 `i 1271  ]
[e :U 1272 ]
"708
}
[; ;EVSE.c: 706: }
[; ;EVSE.c: 708: if (!mod) {
[e $ ! ! != -> _mod `i -> -> -> 0 `i `uc `i 1275  ]
{
[; ;EVSE.c: 709: Idifference = (MaxMains * 10) - Imeasured;
"709
[e = _Idifference -> - * _MaxMains -> -> 10 `i `ui _Imeasured `i ]
[; ;EVSE.c: 711: if (Idifference > 0) IsetBalanced += (Idifference / 4);
"711
[e $ ! > _Idifference -> 0 `i 1276  ]
[e =+ _IsetBalanced / _Idifference -> 4 `i ]
[e $U 1277  ]
"712
[e :U 1276 ]
[; ;EVSE.c: 712: else IsetBalanced += Idifference;
[e =+ _IsetBalanced _Idifference ]
[e :U 1277 ]
[; ;EVSE.c: 713: if (IsetBalanced < 0) IsetBalanced = 0;
"713
[e $ ! < _IsetBalanced -> 0 `i 1278  ]
[e = _IsetBalanced -> 0 `i ]
[e :U 1278 ]
"714
}
[e :U 1275 ]
[; ;EVSE.c: 714: }
[; ;EVSE.c: 716: Baseload = Imeasured - (TotalCurrent * 10);
"716
[e = _Baseload -> - _Imeasured -> * _TotalCurrent -> 10 `i `ui `i ]
[; ;EVSE.c: 717: if (Baseload < 0) Baseload = 0;
"717
[e $ ! < _Baseload -> 0 `i 1279  ]
[e = _Baseload -> 0 `i ]
[e :U 1279 ]
[; ;EVSE.c: 719: if (!Mode)
"719
[e $ ! ! != -> _Mode `i -> -> -> 0 `i `uc `i 1280  ]
[; ;EVSE.c: 720: {
"720
{
[; ;EVSE.c: 721: if (LoadBl) IsetBalanced = MaxMains * 10;
"721
[e $ ! != -> _LoadBl `i -> -> -> 0 `i `uc `i 1281  ]
[e = _IsetBalanced -> * _MaxMains -> -> 10 `i `ui `i ]
[e $U 1282  ]
"722
[e :U 1281 ]
[; ;EVSE.c: 722: else IsetBalanced = ChargeCurrent * 10;
[e = _IsetBalanced -> * _ChargeCurrent -> -> 10 `i `ui `i ]
[e :U 1282 ]
"723
}
[e :U 1280 ]
[; ;EVSE.c: 723: }
[; ;EVSE.c: 725: if (BalancedLeft)
"725
[e $ ! != _BalancedLeft -> 0 `i 1283  ]
[; ;EVSE.c: 726: {
"726
{
[; ;EVSE.c: 728: if (mod) IsetBalanced = (MaxMains * 10) - Baseload;
"728
[e $ ! != -> _mod `i -> -> -> 0 `i `uc `i 1284  ]
[e = _IsetBalanced -> - * _MaxMains -> -> 10 `i `ui -> _Baseload `ui `i ]
[e :U 1284 ]
[; ;EVSE.c: 730: if (IsetBalanced < 0 || IsetBalanced < (BalancedLeft * (MinCurrent * 10))) {
"730
[e $ ! || < _IsetBalanced -> 0 `i < -> _IsetBalanced `ui * -> _BalancedLeft `ui * _MinCurrent -> -> 10 `i `ui 1285  ]
{
[; ;EVSE.c: 731: NoCurrent++;
"731
[e ++ _NoCurrent -> -> 1 `i `uc ]
[; ;EVSE.c: 732: printf("No Current!!\n\r");
"732
[e ( _printf :s 5C ]
[; ;EVSE.c: 733: IsetBalanced = (BalancedLeft * (MinCurrent * 10));
"733
[e = _IsetBalanced -> * -> _BalancedLeft `ui * _MinCurrent -> -> 10 `i `ui `i ]
"734
}
[; ;EVSE.c: 734: } else NoCurrent = 0;
[e $U 1286  ]
[e :U 1285 ]
[e = _NoCurrent -> -> 0 `i `uc ]
[e :U 1286 ]
[; ;EVSE.c: 736: if (IsetBalanced > (ActiveMax * 10)) IsetBalanced = ActiveMax * 10;
"736
[e $ ! > _IsetBalanced * _ActiveMax -> 10 `i 1287  ]
[e = _IsetBalanced * _ActiveMax -> 10 `i ]
[e :U 1287 ]
[; ;EVSE.c: 738: MaxBalanced = (IsetBalanced / 10);
"738
[e = _MaxBalanced / _IsetBalanced -> 10 `i ]
[; ;EVSE.c: 740: printf ("Imeasured:%3u IsetBalanced:%3i Baseload:%3u ", Imeasured, IsetBalanced, Baseload);
"740
[e ( _printf , , , (. :s 6C _Imeasured _IsetBalanced _Baseload ]
[; ;EVSE.c: 743: n = 0;
"743
[e = _n -> -> 0 `i `uc ]
[; ;EVSE.c: 744: do {
"744
[e :U 1290 ]
{
[; ;EVSE.c: 745: Average = MaxBalanced / BalancedLeft;
"745
[e = _Average / _MaxBalanced _BalancedLeft ]
[; ;EVSE.c: 748: if ((BalancedState[n] == 2) && (!CurrentSet[n]) && (Average >= BalancedMax[n]))
"748
[e $ ! && && == -> *U + &U _BalancedState * -> _n `ux -> -> # *U &U _BalancedState `ui `ux `i -> 2 `i ! != -> *U + &U _CurrentSet * -> _n `ux -> -> # *U &U _CurrentSet `ui `ux `i -> -> -> 0 `i `uc `i >= _Average *U + &U _BalancedMax * -> _n `ux -> -> # *U &U _BalancedMax `ui `ux 1291  ]
[; ;EVSE.c: 749: {
"749
{
[; ;EVSE.c: 750: Balanced[n] = BalancedMax[n];
"750
[e = *U + &U _Balanced * -> _n `ux -> -> # *U &U _Balanced `ui `ux *U + &U _BalancedMax * -> _n `ux -> -> # *U &U _BalancedMax `ui `ux ]
[; ;EVSE.c: 751: CurrentSet[n] = 1;
"751
[e = *U + &U _CurrentSet * -> _n `ux -> -> # *U &U _CurrentSet `ui `ux -> -> 1 `i `uc ]
[; ;EVSE.c: 752: BalancedLeft--;
"752
[e -- _BalancedLeft -> 1 `i ]
[; ;EVSE.c: 753: MaxBalanced -= Balanced[n];
"753
[e =- _MaxBalanced *U + &U _Balanced * -> _n `ux -> -> # *U &U _Balanced `ui `ux ]
[; ;EVSE.c: 754: n = 0;
"754
[e = _n -> -> 0 `i `uc ]
"755
}
[; ;EVSE.c: 755: } else n++;
[e $U 1292  ]
[e :U 1291 ]
[e ++ _n -> -> 1 `i `uc ]
[e :U 1292 ]
"756
}
[; ;EVSE.c: 756: } while (n < 4 && BalancedLeft);
[e $ && < -> _n `i -> 4 `i != _BalancedLeft -> 0 `i 1290  ]
[e :U 1289 ]
[; ;EVSE.c: 760: n = 0;
"760
[e = _n -> -> 0 `i `uc ]
[; ;EVSE.c: 761: if (BalancedLeft)
"761
[e $ ! != _BalancedLeft -> 0 `i 1293  ]
[; ;EVSE.c: 762: {
"762
{
[; ;EVSE.c: 763: do {
"763
[e :U 1296 ]
{
[; ;EVSE.c: 764: if ((BalancedState[n] == 2) && (!CurrentSet[n]))
"764
[e $ ! && == -> *U + &U _BalancedState * -> _n `ux -> -> # *U &U _BalancedState `ui `ux `i -> 2 `i ! != -> *U + &U _CurrentSet * -> _n `ux -> -> # *U &U _CurrentSet `ui `ux `i -> -> -> 0 `i `uc `i 1297  ]
[; ;EVSE.c: 765: {
"765
{
[; ;EVSE.c: 766: Balanced[n] = MaxBalanced / BalancedLeft;
"766
[e = *U + &U _Balanced * -> _n `ux -> -> # *U &U _Balanced `ui `ux / _MaxBalanced _BalancedLeft ]
[; ;EVSE.c: 767: CurrentSet[n] = 1;
"767
[e = *U + &U _CurrentSet * -> _n `ux -> -> # *U &U _CurrentSet `ui `ux -> -> 1 `i `uc ]
[; ;EVSE.c: 768: BalancedLeft--;
"768
[e -- _BalancedLeft -> 1 `i ]
[; ;EVSE.c: 769: MaxBalanced -= Balanced[n];
"769
[e =- _MaxBalanced *U + &U _Balanced * -> _n `ux -> -> # *U &U _Balanced `ui `ux ]
"770
}
[e :U 1297 ]
"771
}
[; ;EVSE.c: 770: }
[; ;EVSE.c: 771: } while (++n < 4 && BalancedLeft);
[e $ && < -> =+ _n -> -> 1 `i `uc `i -> 4 `i != _BalancedLeft -> 0 `i 1296  ]
[e :U 1295 ]
"772
}
[e :U 1293 ]
[; ;EVSE.c: 772: }
[; ;EVSE.c: 774: for (n = 0; n < 4; n++) printf ("EVSE%u[%u]:%2uA  ", n, BalancedState[n], Balanced[n]);
"774
{
[e = _n -> -> 0 `i `uc ]
[e $ < -> _n `i -> 4 `i 1298  ]
[e $U 1299  ]
[e :U 1298 ]
[e ( _printf , , , (. :s 7C -> _n `i -> *U + &U _BalancedState * -> _n `ux -> -> # *U &U _BalancedState `ui `ux `i *U + &U _Balanced * -> _n `ux -> -> # *U &U _Balanced `ui `ux ]
[e ++ _n -> -> 1 `i `uc ]
[e $ < -> _n `i -> 4 `i 1298  ]
[e :U 1299 ]
}
[; ;EVSE.c: 775: printf ("\n\r");
"775
[e ( _printf :s 8C ]
"776
}
[e :U 1283 ]
[; ;EVSE.c: 776: }
[; ;EVSE.c: 778: }
"778
[e :UE 1263 ]
}
"782
[v _BroadcastCurrent `(v ~T0 @X0 1 ef ]
"783
{
[; ;EVSE.c: 782: void BroadcastCurrent(void)
[; ;EVSE.c: 783: {
[e :U _BroadcastCurrent ]
[f ]
"784
[v _n `uc ~T0 @X0 1 a ]
[v _x `uc ~T0 @X0 1 a ]
"785
[v _cs `ui ~T0 @X0 1 a ]
[; ;EVSE.c: 784: char n, x;
[; ;EVSE.c: 785: unsigned int cs;
[; ;EVSE.c: 787: Tbuffer[0] = 0xff;
"787
[e = *U + &U _Tbuffer * -> -> -> 0 `i `ui `ux -> -> # *U &U _Tbuffer `ui `ux -> -> 255 `i `uc ]
[; ;EVSE.c: 788: Tbuffer[1] = 0x03;
"788
[e = *U + &U _Tbuffer * -> -> -> 1 `i `ui `ux -> -> # *U &U _Tbuffer `ui `ux -> -> 3 `i `uc ]
[; ;EVSE.c: 789: Tbuffer[2] = 0x50;
"789
[e = *U + &U _Tbuffer * -> -> -> 2 `i `ui `ux -> -> # *U &U _Tbuffer `ui `ux -> -> 80 `i `uc ]
[; ;EVSE.c: 790: Tbuffer[3] = 0x02;
"790
[e = *U + &U _Tbuffer * -> -> -> 3 `i `ui `ux -> -> # *U &U _Tbuffer `ui `ux -> -> 2 `i `uc ]
[; ;EVSE.c: 791: Tbuffer[4] = 0x01;
"791
[e = *U + &U _Tbuffer * -> -> -> 4 `i `ui `ux -> -> # *U &U _Tbuffer `ui `ux -> -> 1 `i `uc ]
[; ;EVSE.c: 792: Tbuffer[5] = 0x00;
"792
[e = *U + &U _Tbuffer * -> -> -> 5 `i `ui `ux -> -> # *U &U _Tbuffer `ui `ux -> -> 0 `i `uc ]
[; ;EVSE.c: 793: Tbuffer[6] = 0x01;
"793
[e = *U + &U _Tbuffer * -> -> -> 6 `i `ui `ux -> -> # *U &U _Tbuffer `ui `ux -> -> 1 `i `uc ]
[; ;EVSE.c: 795: n = 7;
"795
[e = _n -> -> 7 `i `uc ]
[; ;EVSE.c: 796: for (x = 1; x < 4; x++) {
"796
{
[e = _x -> -> 1 `i `uc ]
[e $ < -> _x `i -> 4 `i 1302  ]
[e $U 1303  ]
[e :U 1302 ]
{
[; ;EVSE.c: 797: Tbuffer[n++] = 0x00;
"797
[e = *U + &U _Tbuffer * -> ++ _n -> -> 1 `i `uc `ux -> -> # *U &U _Tbuffer `ui `ux -> -> 0 `i `uc ]
[; ;EVSE.c: 798: Tbuffer[n++] = Balanced[x];
"798
[e = *U + &U _Tbuffer * -> ++ _n -> -> 1 `i `uc `ux -> -> # *U &U _Tbuffer `ui `ux -> *U + &U _Balanced * -> _x `ux -> -> # *U &U _Balanced `ui `ux `uc ]
"799
}
"796
[e ++ _x -> -> 1 `i `uc ]
[e $ < -> _x `i -> 4 `i 1302  ]
[e :U 1303 ]
"799
}
[; ;EVSE.c: 799: }
[; ;EVSE.c: 801: cs = calc_crc16(Tbuffer, n);
"801
[e = _cs ( _calc_crc16 (2 , &U _Tbuffer _n ]
[; ;EVSE.c: 802: Tbuffer[n++] = ((unsigned char) (cs));
"802
[e = *U + &U _Tbuffer * -> ++ _n -> -> 1 `i `uc `ux -> -> # *U &U _Tbuffer `ui `ux -> _cs `uc ]
[; ;EVSE.c: 803: Tbuffer[n++] = ((unsigned char) (cs >> 8));
"803
[e = *U + &U _Tbuffer * -> ++ _n -> -> 1 `i `uc `ux -> -> # *U &U _Tbuffer `ui `ux -> >> _cs -> 8 `i `uc ]
[; ;EVSE.c: 805: RS485SendBuf(Tbuffer, n);
"805
[e ( _RS485SendBuf (2 , &U _Tbuffer _n ]
[; ;EVSE.c: 806: }
"806
[e :UE 1301 ]
}
"808
[v _SendRS485 `(v ~T0 @X0 1 ef4`uc`uc`uc`uc ]
"809
{
[; ;EVSE.c: 808: void SendRS485(char address, char command, char data, char data2)
[; ;EVSE.c: 809: {
[e :U _SendRS485 ]
"808
[v _address `uc ~T0 @X0 1 r1 ]
[v _command `uc ~T0 @X0 1 r2 ]
[v _data `uc ~T0 @X0 1 r3 ]
[v _data2 `uc ~T0 @X0 1 r4 ]
"809
[f ]
"810
[v _cs `ui ~T0 @X0 1 a ]
[; ;EVSE.c: 810: unsigned int cs;
[; ;EVSE.c: 812: Tbuffer[0] = 0xff;
"812
[e = *U + &U _Tbuffer * -> -> -> 0 `i `ui `ux -> -> # *U &U _Tbuffer `ui `ux -> -> 255 `i `uc ]
[; ;EVSE.c: 813: Tbuffer[1] = 0x03;
"813
[e = *U + &U _Tbuffer * -> -> -> 1 `i `ui `ux -> -> # *U &U _Tbuffer `ui `ux -> -> 3 `i `uc ]
[; ;EVSE.c: 814: Tbuffer[2] = 0x50;
"814
[e = *U + &U _Tbuffer * -> -> -> 2 `i `ui `ux -> -> # *U &U _Tbuffer `ui `ux -> -> 80 `i `uc ]
[; ;EVSE.c: 815: Tbuffer[3] = 0x02;
"815
[e = *U + &U _Tbuffer * -> -> -> 3 `i `ui `ux -> -> # *U &U _Tbuffer `ui `ux -> -> 2 `i `uc ]
[; ;EVSE.c: 816: Tbuffer[4] = 0x01;
"816
[e = *U + &U _Tbuffer * -> -> -> 4 `i `ui `ux -> -> # *U &U _Tbuffer `ui `ux -> -> 1 `i `uc ]
[; ;EVSE.c: 817: Tbuffer[5] = address;
"817
[e = *U + &U _Tbuffer * -> -> -> 5 `i `ui `ux -> -> # *U &U _Tbuffer `ui `ux _address ]
[; ;EVSE.c: 818: Tbuffer[6] = command;
"818
[e = *U + &U _Tbuffer * -> -> -> 6 `i `ui `ux -> -> # *U &U _Tbuffer `ui `ux _command ]
[; ;EVSE.c: 820: Tbuffer[7] = data;
"820
[e = *U + &U _Tbuffer * -> -> -> 7 `i `ui `ux -> -> # *U &U _Tbuffer `ui `ux _data ]
[; ;EVSE.c: 821: Tbuffer[8] = data2;
"821
[e = *U + &U _Tbuffer * -> -> -> 8 `i `ui `ux -> -> # *U &U _Tbuffer `ui `ux _data2 ]
[; ;EVSE.c: 823: cs = calc_crc16(Tbuffer, 9);
"823
[e = _cs ( _calc_crc16 (2 , &U _Tbuffer -> -> 9 `i `uc ]
[; ;EVSE.c: 824: Tbuffer[9] = ((unsigned char) (cs));
"824
[e = *U + &U _Tbuffer * -> -> -> 9 `i `ui `ux -> -> # *U &U _Tbuffer `ui `ux -> _cs `uc ]
[; ;EVSE.c: 825: Tbuffer[10] = ((unsigned char) (cs >> 8));
"825
[e = *U + &U _Tbuffer * -> -> -> 10 `i `ui `ux -> -> # *U &U _Tbuffer `ui `ux -> >> _cs -> 8 `i `uc ]
[; ;EVSE.c: 827: RS485SendBuf(Tbuffer, 11);
"827
[e ( _RS485SendBuf (2 , &U _Tbuffer -> -> 11 `i `uc ]
[; ;EVSE.c: 828: }
"828
[e :UE 1305 ]
}
"850
[v _RS232cli `(v ~T0 @X0 1 ef ]
"851
{
[; ;EVSE.c: 850: void RS232cli(void)
[; ;EVSE.c: 851: {
[e :U _RS232cli ]
[f ]
"852
[v _n `ui ~T0 @X0 1 a ]
"853
[v _Inew `d ~T0 @X0 1 a ]
[v _Iold `d ~T0 @X0 1 a ]
[; ;EVSE.c: 852: unsigned int n;
[; ;EVSE.c: 853: double Inew, Iold;
[; ;EVSE.c: 855: printf("\r\n");
"855
[e ( _printf :s 9C ]
[; ;EVSE.c: 856: if (menu == 0)
"856
[e $ ! == -> _menu `i -> 0 `i 1307  ]
[; ;EVSE.c: 857: {
"857
{
[; ;EVSE.c: 858: if ((strcmp(U2buffer, (const far char *) "MAINS") == 0) && (Mode || (LoadBl == 1))) menu = 1;
"858
[e $ ! && == ( _strcmp (2 , -> &U _U2buffer `*Cuc -> -> :s 10C `*CFuc `*Cuc -> 0 `i || != -> _Mode `i -> -> -> 0 `i `uc `i == -> _LoadBl `i -> 1 `i 1308  ]
[e = _menu -> -> 1 `i `uc ]
[e :U 1308 ]
[; ;EVSE.c: 859: if (strcmp(U2buffer, (const far char *) "MAX") == 0) menu = 2;
"859
[e $ ! == ( _strcmp (2 , -> &U _U2buffer `*Cuc -> -> :s 11C `*CFuc `*Cuc -> 0 `i 1309  ]
[e = _menu -> -> 2 `i `uc ]
[e :U 1309 ]
[; ;EVSE.c: 860: if ((strcmp(U2buffer, (const far char *) "MIN") == 0) && (Mode || (LoadBl == 1))) menu = 3;
"860
[e $ ! && == ( _strcmp (2 , -> &U _U2buffer `*Cuc -> -> :s 12C `*CFuc `*Cuc -> 0 `i || != -> _Mode `i -> -> -> 0 `i `uc `i == -> _LoadBl `i -> 1 `i 1310  ]
[e = _menu -> -> 3 `i `uc ]
[e :U 1310 ]
[; ;EVSE.c: 861: if ((strcmp(U2buffer, (const far char *) "CAL") == 0) && Mode) menu = 4;
"861
[e $ ! && == ( _strcmp (2 , -> &U _U2buffer `*Cuc -> -> :s 13C `*CFuc `*Cuc -> 0 `i != -> _Mode `i -> -> -> 0 `i `uc `i 1311  ]
[e = _menu -> -> 4 `i `uc ]
[e :U 1311 ]
[; ;EVSE.c: 862: if (strcmp(U2buffer, (const far char *) "MODE") == 0) menu = 5;
"862
[e $ ! == ( _strcmp (2 , -> &U _U2buffer `*Cuc -> -> :s 14C `*CFuc `*Cuc -> 0 `i 1312  ]
[e = _menu -> -> 5 `i `uc ]
[e :U 1312 ]
[; ;EVSE.c: 863: if ((strcmp(U2buffer, (const far char *) "LOCK") == 0) && !Config) menu = 6;
"863
[e $ ! && == ( _strcmp (2 , -> &U _U2buffer `*Cuc -> -> :s 15C `*CFuc `*Cuc -> 0 `i ! != -> _Config `i -> -> -> 0 `i `uc `i 1313  ]
[e = _menu -> -> 6 `i `uc ]
[e :U 1313 ]
[; ;EVSE.c: 864: if (strcmp(U2buffer, (const far char *) "CONFIG") == 0) menu = 7;
"864
[e $ ! == ( _strcmp (2 , -> &U _U2buffer `*Cuc -> -> :s 16C `*CFuc `*Cuc -> 0 `i 1314  ]
[e = _menu -> -> 7 `i `uc ]
[e :U 1314 ]
[; ;EVSE.c: 865: if ((strcmp(U2buffer, (const far char *) "CABLE") == 0) && Config) menu = 8;
"865
[e $ ! && == ( _strcmp (2 , -> &U _U2buffer `*Cuc -> -> :s 17C `*CFuc `*Cuc -> 0 `i != -> _Config `i -> -> -> 0 `i `uc `i 1315  ]
[e = _menu -> -> 8 `i `uc ]
[e :U 1315 ]
[; ;EVSE.c: 866: if (strcmp(U2buffer, (const far char *) "LOADBL") == 0) menu = 9;
"866
[e $ ! == ( _strcmp (2 , -> &U _U2buffer `*Cuc -> -> :s 18C `*CFuc `*Cuc -> 0 `i 1316  ]
[e = _menu -> -> 9 `i `uc ]
[e :U 1316 ]
[; ;EVSE.c: 867: if (strcmp(U2buffer, (const far char *) "ACCESS") == 0) menu = 10;
"867
[e $ ! == ( _strcmp (2 , -> &U _U2buffer `*Cuc -> -> :s 19C `*CFuc `*Cuc -> 0 `i 1317  ]
[e = _menu -> -> 10 `i `uc ]
[e :U 1317 ]
[; ;EVSE.c: 868: if (strcmp(U2buffer, (const far char *) "RCMON") == 0) menu = 11;
"868
[e $ ! == ( _strcmp (2 , -> &U _U2buffer `*Cuc -> -> :s 20C `*CFuc `*Cuc -> 0 `i 1318  ]
[e = _menu -> -> 11 `i `uc ]
[e :U 1318 ]
"869
}
[; ;EVSE.c: 869: } else if (U2buffer[0] == 0) menu = 0;
[e $U 1319  ]
[e :U 1307 ]
[e $ ! == -> *U + &U _U2buffer * -> -> -> 0 `i `ui `ux -> -> # *U &U _U2buffer `ui `ux `i -> 0 `i 1320  ]
[e = _menu -> -> 0 `i `uc ]
[e $U 1321  ]
"870
[e :U 1320 ]
[; ;EVSE.c: 870: else
[; ;EVSE.c: 871: {
"871
{
[; ;EVSE.c: 872: if (menu == 1 || menu == 2 || menu == 3 || menu == 8) {
"872
[e $ ! || || || == -> _menu `i -> 1 `i == -> _menu `i -> 2 `i == -> _menu `i -> 3 `i == -> _menu `i -> 8 `i 1322  ]
{
[; ;EVSE.c: 873: n = (unsigned int) atoi(U2buffer);
"873
[e = _n -> ( _atoi (1 -> &U _U2buffer `*Cuc `ui ]
[; ;EVSE.c: 874: if ((menu == 1) && (n > 9) && (n < 101)) {
"874
[e $ ! && && == -> _menu `i -> 1 `i > _n -> -> 9 `i `ui < _n -> -> 101 `i `ui 1323  ]
{
[; ;EVSE.c: 875: MaxMains = n;
"875
[e = _MaxMains _n ]
[; ;EVSE.c: 876: write_settings();
"876
[e ( _write_settings ..  ]
"877
}
[; ;EVSE.c: 877: } else if ((menu == 2) && (n > 9) && (n < 81)) {
[e $U 1324  ]
[e :U 1323 ]
[e $ ! && && == -> _menu `i -> 2 `i > _n -> -> 9 `i `ui < _n -> -> 81 `i `ui 1325  ]
{
[; ;EVSE.c: 878: MaxCurrent = n;
"878
[e = _MaxCurrent _n ]
[; ;EVSE.c: 879: write_settings();
"879
[e ( _write_settings ..  ]
"880
}
[; ;EVSE.c: 880: } else if ((menu == 3) && (n > 4) && (n < 17)) {
[e $U 1326  ]
[e :U 1325 ]
[e $ ! && && == -> _menu `i -> 3 `i > _n -> -> 4 `i `ui < _n -> -> 17 `i `ui 1327  ]
{
[; ;EVSE.c: 881: MinCurrent = n;
"881
[e = _MinCurrent _n ]
[; ;EVSE.c: 882: write_settings();
"882
[e ( _write_settings ..  ]
"883
}
[; ;EVSE.c: 883: } else if ((menu == 8) && (n > 12) && (n < 81)) {
[e $U 1328  ]
[e :U 1327 ]
[e $ ! && && == -> _menu `i -> 8 `i > _n -> -> 12 `i `ui < _n -> -> 81 `i `ui 1329  ]
{
[; ;EVSE.c: 884: CableLimit = n;
"884
[e = _CableLimit _n ]
[; ;EVSE.c: 885: write_settings();
"885
[e ( _write_settings ..  ]
"886
}
[; ;EVSE.c: 886: } else printf("\r\nError! please check limits\r\n");
[e $U 1330  ]
[e :U 1329 ]
[e ( _printf :s 21C ]
[e :U 1330 ]
[e :U 1328 ]
[e :U 1326 ]
[e :U 1324 ]
"887
}
[; ;EVSE.c: 887: } else if (menu == 4) {
[e $U 1331  ]
[e :U 1322 ]
[e $ ! == -> _menu `i -> 4 `i 1332  ]
{
[; ;EVSE.c: 888: Inew = atof(U2buffer);
"888
[e = _Inew ( _atof (1 -> &U _U2buffer `*Cuc ]
[; ;EVSE.c: 889: if ((Inew < 6) || (Inew > 80)) printf("\r\nError! please calibrate with atleast 6A\r\n");
"889
[e $ ! || < _Inew -> -> 6 `i `d > _Inew -> -> 80 `i `d 1333  ]
[e ( _printf :s 22C ]
[e $U 1334  ]
"890
[e :U 1333 ]
[; ;EVSE.c: 890: else {
{
[; ;EVSE.c: 891: Iold = Irms[0] / ICal;
"891
[e = _Iold / *U + &U _Irms * -> -> -> 0 `i `ui `ux -> -> # *U &U _Irms `ui `ux _ICal ]
[; ;EVSE.c: 892: ICal = (Inew * 10) / Iold;
"892
[e = _ICal / * _Inew -> -> 10 `i `d _Iold ]
[; ;EVSE.c: 893: write_settings();
"893
[e ( _write_settings ..  ]
"894
}
[e :U 1334 ]
"895
}
[; ;EVSE.c: 894: }
[; ;EVSE.c: 895: } else if (menu == 5)
[e $U 1335  ]
[e :U 1332 ]
[e $ ! == -> _menu `i -> 5 `i 1336  ]
[; ;EVSE.c: 896: {
"896
{
[; ;EVSE.c: 897: if (strcmp(U2buffer, (const far char *) "SMART") == 0) {
"897
[e $ ! == ( _strcmp (2 , -> &U _U2buffer `*Cuc -> -> :s 23C `*CFuc `*Cuc -> 0 `i 1337  ]
{
[; ;EVSE.c: 898: Mode = 1;
"898
[e = _Mode -> -> 1 `i `uc ]
[; ;EVSE.c: 899: write_settings();
"899
[e ( _write_settings ..  ]
"900
}
[; ;EVSE.c: 900: } else if (strcmp(U2buffer, (const far char *) "NORMAL") == 0) {
[e $U 1338  ]
[e :U 1337 ]
[e $ ! == ( _strcmp (2 , -> &U _U2buffer `*Cuc -> -> :s 24C `*CFuc `*Cuc -> 0 `i 1339  ]
{
[; ;EVSE.c: 901: Mode = 0;
"901
[e = _Mode -> -> 0 `i `uc ]
[; ;EVSE.c: 902: write_settings();
"902
[e ( _write_settings ..  ]
[; ;EVSE.c: 903: Error = 0;
"903
[e = _Error -> -> 0 `i `uc ]
"904
}
[e :U 1339 ]
"906
[e :U 1338 ]
}
[; ;EVSE.c: 904: }
[; ;EVSE.c: 906: } else if (menu == 6)
[e $U 1340  ]
[e :U 1336 ]
[e $ ! == -> _menu `i -> 6 `i 1341  ]
[; ;EVSE.c: 907: {
"907
{
[; ;EVSE.c: 908: if (strcmp(U2buffer, (const far char *) "SOLENOID") == 0) {
"908
[e $ ! == ( _strcmp (2 , -> &U _U2buffer `*Cuc -> -> :s 25C `*CFuc `*Cuc -> 0 `i 1342  ]
{
[; ;EVSE.c: 909: Lock = 1;
"909
[e = _Lock -> -> 1 `i `uc ]
[; ;EVSE.c: 910: write_settings();
"910
[e ( _write_settings ..  ]
"911
}
[; ;EVSE.c: 911: } else if (strcmp(U2buffer, (const far char *) "MOTOR") == 0) {
[e $U 1343  ]
[e :U 1342 ]
[e $ ! == ( _strcmp (2 , -> &U _U2buffer `*Cuc -> -> :s 26C `*CFuc `*Cuc -> 0 `i 1344  ]
{
[; ;EVSE.c: 912: Lock = 2;
"912
[e = _Lock -> -> 2 `i `uc ]
[; ;EVSE.c: 913: write_settings();
"913
[e ( _write_settings ..  ]
"914
}
[; ;EVSE.c: 914: } else if (strcmp(U2buffer, (const far char *) "DISABLE") == 0) {
[e $U 1345  ]
[e :U 1344 ]
[e $ ! == ( _strcmp (2 , -> &U _U2buffer `*Cuc -> -> :s 27C `*CFuc `*Cuc -> 0 `i 1346  ]
{
[; ;EVSE.c: 915: Lock = 0;
"915
[e = _Lock -> -> 0 `i `uc ]
[; ;EVSE.c: 916: write_settings();
"916
[e ( _write_settings ..  ]
"917
}
[e :U 1346 ]
"918
[e :U 1345 ]
[e :U 1343 ]
}
[; ;EVSE.c: 917: }
[; ;EVSE.c: 918: } else if (menu == 7)
[e $U 1347  ]
[e :U 1341 ]
[e $ ! == -> _menu `i -> 7 `i 1348  ]
[; ;EVSE.c: 919: {
"919
{
[; ;EVSE.c: 920: if (strcmp(U2buffer, (const far char *) "FIXED") == 0) {
"920
[e $ ! == ( _strcmp (2 , -> &U _U2buffer `*Cuc -> -> :s 28C `*CFuc `*Cuc -> 0 `i 1349  ]
{
[; ;EVSE.c: 921: Config = 1;
"921
[e = _Config -> -> 1 `i `uc ]
[; ;EVSE.c: 922: write_settings();
"922
[e ( _write_settings ..  ]
"923
}
[; ;EVSE.c: 923: } else if (strcmp(U2buffer, (const far char *) "SOCKET") == 0) {
[e $U 1350  ]
[e :U 1349 ]
[e $ ! == ( _strcmp (2 , -> &U _U2buffer `*Cuc -> -> :s 29C `*CFuc `*Cuc -> 0 `i 1351  ]
{
[; ;EVSE.c: 924: Config = 0;
"924
[e = _Config -> -> 0 `i `uc ]
[; ;EVSE.c: 925: write_settings();
"925
[e ( _write_settings ..  ]
"926
}
[e :U 1351 ]
"927
[e :U 1350 ]
}
[; ;EVSE.c: 926: }
[; ;EVSE.c: 927: } else if (menu == 9)
[e $U 1352  ]
[e :U 1348 ]
[e $ ! == -> _menu `i -> 9 `i 1353  ]
[; ;EVSE.c: 928: {
"928
{
[; ;EVSE.c: 929: if (strcmp(U2buffer, (const far char *) "DISABLE") == 0) {
"929
[e $ ! == ( _strcmp (2 , -> &U _U2buffer `*Cuc -> -> :s 30C `*CFuc `*Cuc -> 0 `i 1354  ]
{
[; ;EVSE.c: 930: LoadBl = 0;
"930
[e = _LoadBl -> -> 0 `i `uc ]
[; ;EVSE.c: 931: write_settings();
"931
[e ( _write_settings ..  ]
"932
}
[; ;EVSE.c: 932: } else if (strcmp(U2buffer, (const far char *) "MASTER") == 0) {
[e $U 1355  ]
[e :U 1354 ]
[e $ ! == ( _strcmp (2 , -> &U _U2buffer `*Cuc -> -> :s 31C `*CFuc `*Cuc -> 0 `i 1356  ]
{
[; ;EVSE.c: 933: LoadBl = 1;
"933
[e = _LoadBl -> -> 1 `i `uc ]
[; ;EVSE.c: 934: write_settings();
"934
[e ( _write_settings ..  ]
"935
}
[; ;EVSE.c: 935: } else if (strcmp(U2buffer, (const far char *) "SLAVE1") == 0) {
[e $U 1357  ]
[e :U 1356 ]
[e $ ! == ( _strcmp (2 , -> &U _U2buffer `*Cuc -> -> :s 32C `*CFuc `*Cuc -> 0 `i 1358  ]
{
[; ;EVSE.c: 936: LoadBl = 2;
"936
[e = _LoadBl -> -> 2 `i `uc ]
[; ;EVSE.c: 937: write_settings();
"937
[e ( _write_settings ..  ]
"938
}
[; ;EVSE.c: 938: } else if (strcmp(U2buffer, (const far char *) "SLAVE2") == 0) {
[e $U 1359  ]
[e :U 1358 ]
[e $ ! == ( _strcmp (2 , -> &U _U2buffer `*Cuc -> -> :s 33C `*CFuc `*Cuc -> 0 `i 1360  ]
{
[; ;EVSE.c: 939: LoadBl = 3;
"939
[e = _LoadBl -> -> 3 `i `uc ]
[; ;EVSE.c: 940: write_settings();
"940
[e ( _write_settings ..  ]
"941
}
[; ;EVSE.c: 941: } else if (strcmp(U2buffer, (const far char *) "SLAVE3") == 0) {
[e $U 1361  ]
[e :U 1360 ]
[e $ ! == ( _strcmp (2 , -> &U _U2buffer `*Cuc -> -> :s 34C `*CFuc `*Cuc -> 0 `i 1362  ]
{
[; ;EVSE.c: 942: LoadBl = 4;
"942
[e = _LoadBl -> -> 4 `i `uc ]
[; ;EVSE.c: 943: write_settings();
"943
[e ( _write_settings ..  ]
"944
}
[e :U 1362 ]
"945
[e :U 1361 ]
[e :U 1359 ]
[e :U 1357 ]
[e :U 1355 ]
}
[; ;EVSE.c: 944: }
[; ;EVSE.c: 945: } else if (menu == 10)
[e $U 1363  ]
[e :U 1353 ]
[e $ ! == -> _menu `i -> 10 `i 1364  ]
[; ;EVSE.c: 946: {
"946
{
[; ;EVSE.c: 947: if (strcmp(U2buffer, (const far char *) "DISABLE") == 0) {
"947
[e $ ! == ( _strcmp (2 , -> &U _U2buffer `*Cuc -> -> :s 35C `*CFuc `*Cuc -> 0 `i 1365  ]
{
[; ;EVSE.c: 948: Access = 0;
"948
[e = _Access -> -> 0 `i `uc ]
[; ;EVSE.c: 949: write_settings();
"949
[e ( _write_settings ..  ]
"950
}
[; ;EVSE.c: 950: } else if (strcmp(U2buffer, (const far char *) "SWITCH") == 0) {
[e $U 1366  ]
[e :U 1365 ]
[e $ ! == ( _strcmp (2 , -> &U _U2buffer `*Cuc -> -> :s 36C `*CFuc `*Cuc -> 0 `i 1367  ]
{
[; ;EVSE.c: 951: Access = 1;
"951
[e = _Access -> -> 1 `i `uc ]
[; ;EVSE.c: 952: write_settings();
"952
[e ( _write_settings ..  ]
"953
}
[e :U 1367 ]
"954
[e :U 1366 ]
}
[; ;EVSE.c: 953: }
[; ;EVSE.c: 954: } else if (menu == 11)
[e $U 1368  ]
[e :U 1364 ]
[e $ ! == -> _menu `i -> 11 `i 1369  ]
[; ;EVSE.c: 955: {
"955
{
[; ;EVSE.c: 956: if (strcmp(U2buffer, (const far char *) "DISABLE") == 0) {
"956
[e $ ! == ( _strcmp (2 , -> &U _U2buffer `*Cuc -> -> :s 37C `*CFuc `*Cuc -> 0 `i 1370  ]
{
[; ;EVSE.c: 957: RCmon = 0;
"957
[e = _RCmon -> -> 0 `i `uc ]
[; ;EVSE.c: 958: write_settings();
"958
[e ( _write_settings ..  ]
"959
}
[; ;EVSE.c: 959: } else if (strcmp(U2buffer, (const far char *) "ENABLE") == 0) {
[e $U 1371  ]
[e :U 1370 ]
[e $ ! == ( _strcmp (2 , -> &U _U2buffer `*Cuc -> -> :s 38C `*CFuc `*Cuc -> 0 `i 1372  ]
{
[; ;EVSE.c: 960: RCmon = 1;
"960
[e = _RCmon -> -> 1 `i `uc ]
[; ;EVSE.c: 961: write_settings();
"961
[e ( _write_settings ..  ]
"962
}
[e :U 1372 ]
"963
[e :U 1371 ]
}
[e :U 1369 ]
"965
[e :U 1368 ]
[e :U 1363 ]
[e :U 1352 ]
[e :U 1347 ]
[e :U 1340 ]
[e :U 1335 ]
[e :U 1331 ]
[; ;EVSE.c: 962: }
[; ;EVSE.c: 963: }
[; ;EVSE.c: 965: menu = 0;
[e = _menu -> -> 0 `i `uc ]
"966
}
[e :U 1321 ]
[e :U 1319 ]
[; ;EVSE.c: 966: }
[; ;EVSE.c: 969: if (menu == 0) {
"969
[e $ ! == -> _menu `i -> 0 `i 1373  ]
{
[; ;EVSE.c: 970: printf("\r\n---------------------- SMART EVSE  ----------------------\r\n v");
"970
[e ( _printf :s 39C ]
[; ;EVSE.c: 971: printf("2.07.VarPV");
"971
[e ( _printf :s 40C ]
[; ;EVSE.c: 972: printf(" for detailed instructions, see www.smartevse.org\r\n");
"972
[e ( _printf :s 41C ]
[; ;EVSE.c: 973: printf(" Internal Temperature: %2u C\r\n", TempEVSE);
"973
[e ( _printf , (. :s 42C -> _TempEVSE `i ]
[; ;EVSE.c: 974: printf("---------------------------------------------------------\r\n");
"974
[e ( _printf :s 43C ]
[; ;EVSE.c: 976: printf(MenuConfig);
"976
[e ( _printf -> &U _MenuConfig `*Cuc ]
[; ;EVSE.c: 977: printf("      - ");
"977
[e ( _printf :s 44C ]
[; ;EVSE.c: 978: if (Config) printf("Fixed Cable\r\n");
"978
[e $ ! != -> _Config `i -> -> -> 0 `i `uc `i 1374  ]
[e ( _printf :s 45C ]
[e $U 1375  ]
"979
[e :U 1374 ]
[; ;EVSE.c: 979: else printf("Type 2 Socket\r\n");
[e ( _printf :s 46C ]
[e :U 1375 ]
[; ;EVSE.c: 981: printf(MenuMode);
"981
[e ( _printf -> &U _MenuMode `*Cuc ]
[; ;EVSE.c: 982: printf("    - ");
"982
[e ( _printf :s 47C ]
[; ;EVSE.c: 983: if (Mode) printf("Smart\r\n");
"983
[e $ ! != -> _Mode `i -> -> -> 0 `i `uc `i 1376  ]
[e ( _printf :s 48C ]
[e $U 1377  ]
"984
[e :U 1376 ]
[; ;EVSE.c: 984: else printf("Normal\r\n");
[e ( _printf :s 49C ]
[e :U 1377 ]
[; ;EVSE.c: 986: printf(MenuLoadBl);
"986
[e ( _printf -> &U _MenuLoadBl `*Cuc ]
[; ;EVSE.c: 987: printf("                  - ");
"987
[e ( _printf :s 50C ]
[; ;EVSE.c: 988: if (LoadBl == 0) printf("Disabled\r\n");
"988
[e $ ! == -> _LoadBl `i -> 0 `i 1378  ]
[e ( _printf :s 51C ]
[e $U 1379  ]
"989
[e :U 1378 ]
[; ;EVSE.c: 989: else if (LoadBl == 1) printf("Master\r\n");
[e $ ! == -> _LoadBl `i -> 1 `i 1380  ]
[e ( _printf :s 52C ]
[e $U 1381  ]
"990
[e :U 1380 ]
[; ;EVSE.c: 990: else if (LoadBl == 2) printf("Slave1\r\n");
[e $ ! == -> _LoadBl `i -> 2 `i 1382  ]
[e ( _printf :s 53C ]
[e $U 1383  ]
"991
[e :U 1382 ]
[; ;EVSE.c: 991: else if (LoadBl == 3) printf("Slave2\r\n");
[e $ ! == -> _LoadBl `i -> 3 `i 1384  ]
[e ( _printf :s 54C ]
[e $U 1385  ]
"992
[e :U 1384 ]
[; ;EVSE.c: 992: else printf("Slave3\r\n");
[e ( _printf :s 55C ]
[e :U 1385 ]
[e :U 1383 ]
[e :U 1381 ]
[e :U 1379 ]
[; ;EVSE.c: 995: if (Mode || LoadBl == 1) {
"995
[e $ ! || != -> _Mode `i -> -> -> 0 `i `uc `i == -> _LoadBl `i -> 1 `i 1386  ]
{
[; ;EVSE.c: 997: printf(MenuMains);
"997
[e ( _printf -> &U _MenuMains `*Cuc ]
[; ;EVSE.c: 998: printf("                    - %3u A\r\n", MaxMains);
"998
[e ( _printf , (. :s 56C _MaxMains ]
"999
}
[e :U 1386 ]
[; ;EVSE.c: 999: }
[; ;EVSE.c: 1001: printf(MenuMax);
"1001
[e ( _printf -> &U _MenuMax `*Cuc ]
[; ;EVSE.c: 1002: printf("        -  %2u A\r\n", MaxCurrent);
"1002
[e ( _printf , (. :s 57C _MaxCurrent ]
[; ;EVSE.c: 1003: if (Mode || (LoadBl == 1)) {
"1003
[e $ ! || != -> _Mode `i -> -> -> 0 `i `uc `i == -> _LoadBl `i -> 1 `i 1387  ]
{
[; ;EVSE.c: 1005: printf(MenuMin);
"1005
[e ( _printf -> &U _MenuMin `*Cuc ]
[; ;EVSE.c: 1006: printf("-  %2u A\r\n", MinCurrent);
"1006
[e ( _printf , (. :s 58C _MinCurrent ]
"1007
}
[e :U 1387 ]
[; ;EVSE.c: 1007: }
[; ;EVSE.c: 1008: if (Config) {
"1008
[e $ ! != -> _Config `i -> -> -> 0 `i `uc `i 1388  ]
{
[; ;EVSE.c: 1010: printf(MenuCable);
"1010
[e ( _printf -> &U _MenuCable `*Cuc ]
[; ;EVSE.c: 1011: printf("            -  %2u A\r\n", CableLimit);
"1011
[e ( _printf , (. :s 59C _CableLimit ]
"1012
}
[; ;EVSE.c: 1012: } else {
[e $U 1389  ]
[e :U 1388 ]
{
[; ;EVSE.c: 1014: printf(MenuLock);
"1014
[e ( _printf -> &U _MenuLock `*Cuc ]
[; ;EVSE.c: 1015: printf("              - ");
"1015
[e ( _printf :s 60C ]
[; ;EVSE.c: 1016: if (Lock == 1) printf("Solenoid\r\n");
"1016
[e $ ! == -> _Lock `i -> 1 `i 1390  ]
[e ( _printf :s 61C ]
[e $U 1391  ]
"1017
[e :U 1390 ]
[; ;EVSE.c: 1017: else if (Lock == 2) printf("Motor\r\n");
[e $ ! == -> _Lock `i -> 2 `i 1392  ]
[e ( _printf :s 62C ]
[e $U 1393  ]
"1018
[e :U 1392 ]
[; ;EVSE.c: 1018: else printf("Disabled\r\n");
[e ( _printf :s 63C ]
[e :U 1393 ]
[e :U 1391 ]
"1019
}
[e :U 1389 ]
[; ;EVSE.c: 1019: }
[; ;EVSE.c: 1020: if (Mode) printf("CAL    - Calibrate CT1  (CT1:%3u.%01uA CT2:%3u.%01uA CT3:%3u.%01uA)\r\n", (unsigned int) Irms[0] / 10, (unsigned int) Irms[0] % 10, (unsigned int) Irms[1] / 10, (unsigned int) Irms[1] % 10, (unsigned int) Irms[2] / 10, (unsigned int
"1020
[e $ ! != -> _Mode `i -> -> -> 0 `i `uc `i 1394  ]
[e ( _printf , , , , , , (. :s 64C / -> *U + &U _Irms * -> -> -> 0 `i `ui `ux -> -> # *U &U _Irms `ui `ux `ui -> -> 10 `i `ui % -> *U + &U _Irms * -> -> -> 0 `i `ui `ux -> -> # *U &U _Irms `ui `ux `ui -> -> 10 `i `ui / -> *U + &U _Irms * -> -> -> 1 `i `ui `ux -> -> # *U &U _Irms `ui `ux `ui -> -> 10 `i `ui % -> *U + &U _Irms * -> -> -> 1 `i `ui `ux -> -> # *U &U _Irms `ui `ux `ui -> -> 10 `i `ui / -> *U + &U _Irms * -> -> -> 2 `i `ui `ux -> -> # *U &U _Irms `ui `ux `ui -> -> 10 `i `ui % -> *U + &U _Irms * -> -> -> 2 `i `ui `ux -> -> # *U &U _Irms `ui `ux `ui -> -> 10 `i `ui ]
[e :U 1394 ]
[; ;EVSE.c: 1022: printf(MenuAccess);
"1022
[e ( _printf -> &U _MenuAccess `*Cuc ]
[; ;EVSE.c: 1023: printf("                    - ");
"1023
[e ( _printf :s 65C ]
[; ;EVSE.c: 1024: if (Access == 0) printf("Disabled\r\n");
"1024
[e $ ! == -> _Access `i -> 0 `i 1395  ]
[e ( _printf :s 66C ]
[e $U 1396  ]
"1025
[e :U 1395 ]
[; ;EVSE.c: 1025: else printf("Switch\r\n");
[e ( _printf :s 67C ]
[e :U 1396 ]
[; ;EVSE.c: 1027: printf(MenuRCmon);
"1027
[e ( _printf -> &U _MenuRCmon `*Cuc ]
[; ;EVSE.c: 1028: printf("          - ");
"1028
[e ( _printf :s 68C ]
[; ;EVSE.c: 1029: if (RCmon == 0) printf("Disabled\r\n");
"1029
[e $ ! == -> _RCmon `i -> 0 `i 1397  ]
[e ( _printf :s 69C ]
[e $U 1398  ]
"1030
[e :U 1397 ]
[; ;EVSE.c: 1030: else printf("Enabled\r\n");
[e ( _printf :s 70C ]
[e :U 1398 ]
[; ;EVSE.c: 1032: printf(">");
"1032
[e ( _printf :s 71C ]
"1033
}
[; ;EVSE.c: 1033: } else if (menu == 1) {
[e $U 1399  ]
[e :U 1373 ]
[e $ ! == -> _menu `i -> 1 `i 1400  ]
{
[; ;EVSE.c: 1034: printf("WARNING - DO NOT SET CURRENT HIGHER THAN YOUR CIRCUIT BREAKER\r\n");
"1034
[e ( _printf :s 72C ]
[; ;EVSE.c: 1035: printf("OR GREATER THAN THE RATED VALUE OF THE EVSE\r\n");
"1035
[e ( _printf :s 73C ]
[; ;EVSE.c: 1036: printf("MAINS Current set to: %u A\r\nEnter new max MAINS Current (10-100): ", MaxMains);
"1036
[e ( _printf , (. :s 74C _MaxMains ]
"1037
}
[; ;EVSE.c: 1037: } else if (menu == 2) {
[e $U 1401  ]
[e :U 1400 ]
[e $ ! == -> _menu `i -> 2 `i 1402  ]
{
[; ;EVSE.c: 1038: printf("WARNING - DO NOT SET CURRENT HIGHER THAN YOUR CIRCUIT BREAKER\r\n");
"1038
[e ( _printf :s 75C ]
[; ;EVSE.c: 1039: printf("OR GREATER THAN THE RATED VALUE OF THE EVSE\r\n");
"1039
[e ( _printf :s 76C ]
[; ;EVSE.c: 1040: printf("MAX Current set to: %u A\r\nEnter new MAX Charge Current (10-80): ", MaxCurrent);
"1040
[e ( _printf , (. :s 77C _MaxCurrent ]
"1041
}
[; ;EVSE.c: 1041: }
[e $U 1403  ]
"1042
[e :U 1402 ]
[; ;EVSE.c: 1042: else if (menu == 3) {
[e $ ! == -> _menu `i -> 3 `i 1404  ]
{
[; ;EVSE.c: 1043: printf("MIN Charge Current set to: %u A\r\nEnter new MIN Charge Current (6-16): ", MinCurrent);
"1043
[e ( _printf , (. :s 78C _MinCurrent ]
"1044
}
[; ;EVSE.c: 1044: } else if (menu == 4) {
[e $U 1405  ]
[e :U 1404 ]
[e $ ! == -> _menu `i -> 4 `i 1406  ]
{
[; ;EVSE.c: 1045: printf("CT1 reads: %3u.%01u A\r\nEnter new Measured Current for CT1: ", (unsigned int) Irms[0] / 10, (unsigned int) Irms[0] % 10);
"1045
[e ( _printf , , (. :s 79C / -> *U + &U _Irms * -> -> -> 0 `i `ui `ux -> -> # *U &U _Irms `ui `ux `ui -> -> 10 `i `ui % -> *U + &U _Irms * -> -> -> 0 `i `ui `ux -> -> # *U &U _Irms `ui `ux `ui -> -> 10 `i `ui ]
"1046
}
[; ;EVSE.c: 1046: } else if (menu == 5) {
[e $U 1407  ]
[e :U 1406 ]
[e $ ! == -> _menu `i -> 5 `i 1408  ]
{
[; ;EVSE.c: 1047: printf("EVSE set to : ");
"1047
[e ( _printf :s 80C ]
[; ;EVSE.c: 1048: if (Mode) printf("Smart mode\r\n");
"1048
[e $ ! != -> _Mode `i -> -> -> 0 `i `uc `i 1409  ]
[e ( _printf :s 81C ]
[e $U 1410  ]
"1049
[e :U 1409 ]
[; ;EVSE.c: 1049: else printf("Normal mode\r\n");
[e ( _printf :s 82C ]
[e :U 1410 ]
[; ;EVSE.c: 1050: printf("Enter new EVSE Mode (SMART/NORMAL): ");
"1050
[e ( _printf :s 83C ]
"1051
}
[; ;EVSE.c: 1051: } else if (menu == 6) {
[e $U 1411  ]
[e :U 1408 ]
[e $ ! == -> _menu `i -> 6 `i 1412  ]
{
[; ;EVSE.c: 1052: printf("Cable lock set to : ");
"1052
[e ( _printf :s 84C ]
[; ;EVSE.c: 1053: if (Lock == 2) printf("Motor\r\n");
"1053
[e $ ! == -> _Lock `i -> 2 `i 1413  ]
[e ( _printf :s 85C ]
[e $U 1414  ]
"1054
[e :U 1413 ]
[; ;EVSE.c: 1054: else if (Lock == 1) printf("Solenoid\r\n");
[e $ ! == -> _Lock `i -> 1 `i 1415  ]
[e ( _printf :s 86C ]
[e $U 1416  ]
"1055
[e :U 1415 ]
[; ;EVSE.c: 1055: else printf("Disable\r\n");
[e ( _printf :s 87C ]
[e :U 1416 ]
[e :U 1414 ]
[; ;EVSE.c: 1056: printf("Enter new Cable lock mode (DISABLE/SOLENOID/MOTOR): ");
"1056
[e ( _printf :s 88C ]
"1057
}
[; ;EVSE.c: 1057: } else if (menu == 7) {
[e $U 1417  ]
[e :U 1412 ]
[e $ ! == -> _menu `i -> 7 `i 1418  ]
{
[; ;EVSE.c: 1058: printf("Configuration : ");
"1058
[e ( _printf :s 89C ]
[; ;EVSE.c: 1059: if (Config) printf("Fixed Cable\r\n");
"1059
[e $ ! != -> _Config `i -> -> -> 0 `i `uc `i 1419  ]
[e ( _printf :s 90C ]
[e $U 1420  ]
"1060
[e :U 1419 ]
[; ;EVSE.c: 1060: else printf("Type 2 Socket\r\n");
[e ( _printf :s 91C ]
[e :U 1420 ]
[; ;EVSE.c: 1061: printf("Enter new Configuration (FIXED/SOCKET): ");
"1061
[e ( _printf :s 92C ]
"1062
}
[; ;EVSE.c: 1062: } else if (menu == 8) {
[e $U 1421  ]
[e :U 1418 ]
[e $ ! == -> _menu `i -> 8 `i 1422  ]
{
[; ;EVSE.c: 1063: printf("WARNING - DO NOT SET CURRENT HIGHER THAN YOUR CIRCUIT BREAKER\r\n");
"1063
[e ( _printf :s 93C ]
[; ;EVSE.c: 1064: printf("OR GREATER THAN THE RATED VALUE OF THE CHARGING CABLE\r\n");
"1064
[e ( _printf :s 94C ]
[; ;EVSE.c: 1065: printf("Fixed Cable Current limit set to: %u A\r\nEnter new limit (13-80): ", CableLimit);
"1065
[e ( _printf , (. :s 95C _CableLimit ]
"1066
}
[; ;EVSE.c: 1066: } else if (menu == 9) {
[e $U 1423  ]
[e :U 1422 ]
[e $ ! == -> _menu `i -> 9 `i 1424  ]
{
[; ;EVSE.c: 1067: printf("Load Balancing set to : ");
"1067
[e ( _printf :s 96C ]
[; ;EVSE.c: 1068: if (LoadBl == 0) printf("Disabled\r\n");
"1068
[e $ ! == -> _LoadBl `i -> 0 `i 1425  ]
[e ( _printf :s 97C ]
[e $U 1426  ]
"1069
[e :U 1425 ]
[; ;EVSE.c: 1069: else if (LoadBl == 1) printf("Master\r\n");
[e $ ! == -> _LoadBl `i -> 1 `i 1427  ]
[e ( _printf :s 98C ]
[e $U 1428  ]
"1070
[e :U 1427 ]
[; ;EVSE.c: 1070: else printf("Slave%u\r\n", LoadBl - 1);
[e ( _printf , (. :s 99C - -> _LoadBl `i -> 1 `i ]
[e :U 1428 ]
[e :U 1426 ]
[; ;EVSE.c: 1071: printf("Enter Load Balancing mode (DISABLE/MASTER/SLAVE1/SLAVE2/SLAVE3): ");
"1071
[e ( _printf :s 100C ]
"1072
}
[; ;EVSE.c: 1072: } else if (menu == 10) {
[e $U 1429  ]
[e :U 1424 ]
[e $ ! == -> _menu `i -> 10 `i 1430  ]
{
[; ;EVSE.c: 1073: printf("Access Control on I/O 2 set to : ");
"1073
[e ( _printf :s 101C ]
[; ;EVSE.c: 1074: if (Access == 0) printf("Disabled\r\n");
"1074
[e $ ! == -> _Access `i -> 0 `i 1431  ]
[e ( _printf :s 102C ]
[e $U 1432  ]
"1075
[e :U 1431 ]
[; ;EVSE.c: 1075: else printf("Switch\r\n");
[e ( _printf :s 103C ]
[e :U 1432 ]
[; ;EVSE.c: 1076: printf("Access Control on IO2 (DISABLE/SWITCH): ");
"1076
[e ( _printf :s 104C ]
"1077
}
[; ;EVSE.c: 1077: } else if (menu == 11) {
[e $U 1433  ]
[e :U 1430 ]
[e $ ! == -> _menu `i -> 11 `i 1434  ]
{
[; ;EVSE.c: 1078: printf("Residual Current Monitor on I/O 3 set to : ");
"1078
[e ( _printf :s 105C ]
[; ;EVSE.c: 1079: if (RCmon == 0) printf("Disabled\r\n");
"1079
[e $ ! == -> _RCmon `i -> 0 `i 1435  ]
[e ( _printf :s 106C ]
[e $U 1436  ]
"1080
[e :U 1435 ]
[; ;EVSE.c: 1080: else printf("Enabled\r\n");
[e ( _printf :s 107C ]
[e :U 1436 ]
[; ;EVSE.c: 1081: printf("Residual Current Monitor on IO3 (DISABLE/ENABLE): ");
"1081
[e ( _printf :s 108C ]
"1082
}
[e :U 1434 ]
"1084
[e :U 1433 ]
[e :U 1429 ]
[e :U 1423 ]
[e :U 1421 ]
[e :U 1417 ]
[e :U 1411 ]
[e :U 1407 ]
[e :U 1405 ]
[e :U 1403 ]
[e :U 1401 ]
[e :U 1399 ]
[; ;EVSE.c: 1082: }
[; ;EVSE.c: 1084: ISR2FLAG = 0;
[e = _ISR2FLAG -> -> 0 `i `uc ]
[; ;EVSE.c: 1085: idx2 = 0;
"1085
[e = _idx2 -> -> 0 `i `uc ]
[; ;EVSE.c: 1087: }
"1087
[e :UE 1306 ]
}
"1089
[v _delay `(v ~T0 @X0 1 ef1`ui ]
{
[; ;EVSE.c: 1089: void delay(unsigned int d) {
[e :U _delay ]
[v _d `ui ~T0 @X0 1 r1 ]
[f ]
"1090
[v _x `ul ~T0 @X0 1 a ]
[; ;EVSE.c: 1090: unsigned long x;
[; ;EVSE.c: 1091: x = Timer;
"1091
[e = _x _Timer ]
[; ;EVSE.c: 1092: while (Timer < (x + d)) {
"1092
[e $U 1438  ]
[e :U 1439 ]
{
"1093
}
[e :U 1438 ]
"1092
[e $ < _Timer + _x -> _d `ul 1439  ]
[e :U 1440 ]
[; ;EVSE.c: 1093: }
[; ;EVSE.c: 1094: }
"1094
[e :UE 1437 ]
}
"1100
[v _TestIO `(v ~T0 @X0 1 ef ]
"1101
{
[; ;EVSE.c: 1100: void TestIO(void)
[; ;EVSE.c: 1101: {
[e :U _TestIO ]
[f ]
"1102
[v _error `uc ~T0 @X0 1 a ]
[; ;EVSE.c: 1102: unsigned char error = 0;
[e = _error -> -> 0 `i `uc ]
[; ;EVSE.c: 1104: if (TestState == 1) {
"1104
[e $ ! == -> _TestState `i -> 1 `i 1442  ]
{
[; ;EVSE.c: 1105: CCP2CON = 0;
"1105
[e = _CCP2CON -> -> 0 `i `uc ]
[; ;EVSE.c: 1106: LATBbits.LATB3 = 0;
"1106
[e = . . _LATBbits 0 3 -> -> 0 `i `uc ]
[; ;EVSE.c: 1108: {LATAbits.LATA4 = 1;LATAbits.LATA5 = 1;};
"1108
{
[e = . . _LATAbits 0 4 -> -> 1 `i `uc ]
[e = . . _LATAbits 0 5 -> -> 1 `i `uc ]
}
[; ;EVSE.c: 1109: delay(2000);
"1109
[e ( _delay (1 -> -> 2000 `i `ui ]
[; ;EVSE.c: 1111: CCP1CON = 0;
"1111
[e = _CCP1CON -> -> 0 `i `uc ]
[; ;EVSE.c: 1112: PORTCbits.RC2 = 0;
"1112
[e = . . _PORTCbits 0 2 -> -> 0 `i `uc ]
[; ;EVSE.c: 1113: delay(100);
"1113
[e ( _delay (1 -> -> 100 `i `ui ]
[; ;EVSE.c: 1114: if (ReadPilot() == 4) TestState = 2;
"1114
[e $ ! == -> ( _ReadPilot ..  `i -> 4 `i 1443  ]
[e = _TestState -> -> 2 `i `uc ]
[e $U 1444  ]
"1115
[e :U 1443 ]
[; ;EVSE.c: 1115: else error = 1;
[e = _error -> -> 1 `i `uc ]
[e :U 1444 ]
"1116
}
[; ;EVSE.c: 1116: } else if (TestState == 2 && State == 2)
[e $U 1445  ]
[e :U 1442 ]
[e $ ! && == -> _TestState `i -> 2 `i == -> _State `i -> 2 `i 1446  ]
[; ;EVSE.c: 1117: {
"1117
{
[; ;EVSE.c: 1118: ProximityPin();
"1118
[e ( _ProximityPin ..  ]
[; ;EVSE.c: 1119: if (MaxCapacity != 32) error ^= 2;
"1119
[e $ ! != _MaxCapacity -> -> 32 `i `ui 1447  ]
[e =^ _error -> -> 2 `i `uc ]
[e :U 1447 ]
[; ;EVSE.c: 1120: TestState = 3;
"1120
[e = _TestState -> -> 3 `i `uc ]
[; ;EVSE.c: 1121: LATBbits.LATB3 = 1;
"1121
[e = . . _LATBbits 0 3 -> -> 1 `i `uc ]
"1122
}
[; ;EVSE.c: 1122: } else if (TestState == 3 && State == 3)
[e $U 1448  ]
[e :U 1446 ]
[e $ ! && == -> _TestState `i -> 3 `i == -> _State `i -> 3 `i 1449  ]
[; ;EVSE.c: 1123: {
"1123
{
[; ;EVSE.c: 1124: Lock = 1;
"1124
[e = _Lock -> -> 1 `i `uc ]
[; ;EVSE.c: 1125: TRISB = 0b10000101;
"1125
[e = _TRISB -> -> 133 `i `uc ]
[; ;EVSE.c: 1126: LATBbits.LATB1 = 1;
"1126
[e = . . _LATBbits 0 1 -> -> 1 `i `uc ]
[; ;EVSE.c: 1127: delay(5000);
"1127
[e ( _delay (1 -> -> 5000 `i `ui ]
[; ;EVSE.c: 1128: if (PORTCbits.RC1 == 1) error ^= 4;
"1128
[e $ ! == -> . . _PORTCbits 0 1 `i -> 1 `i 1450  ]
[e =^ _error -> -> 4 `i `uc ]
[e :U 1450 ]
[; ;EVSE.c: 1130: delay(10);
"1130
[e ( _delay (1 -> -> 10 `i `ui ]
[; ;EVSE.c: 1132: if (PORTBbits.RB2 == 1)
"1132
[e $ ! == -> . . _PORTBbits 0 2 `i -> 1 `i 1451  ]
[; ;EVSE.c: 1133: {
"1133
{
[; ;EVSE.c: 1134: LATBbits.LATB1 = 0;
"1134
[e = . . _LATBbits 0 1 -> -> 0 `i `uc ]
[; ;EVSE.c: 1135: delay(10);
"1135
[e ( _delay (1 -> -> 10 `i `ui ]
[; ;EVSE.c: 1136: if (PORTBbits.RB2 != 0) error ^= 8;
"1136
[e $ ! != -> . . _PORTBbits 0 2 `i -> 0 `i 1452  ]
[e =^ _error -> -> 8 `i `uc ]
[e :U 1452 ]
"1137
}
[; ;EVSE.c: 1137: } else error ^= 8;
[e $U 1453  ]
[e :U 1451 ]
[e =^ _error -> -> 8 `i `uc ]
[e :U 1453 ]
[; ;EVSE.c: 1139: TestState = 10;
"1139
[e = _TestState -> -> 10 `i `uc ]
[; ;EVSE.c: 1140: LATBbits.LATB3 = 0;
"1140
[e = . . _LATBbits 0 3 -> -> 0 `i `uc ]
"1141
}
[; ;EVSE.c: 1141: } else if (TestState == 10 && State == 2) {
[e $U 1454  ]
[e :U 1449 ]
[e $ ! && == -> _TestState `i -> 10 `i == -> _State `i -> 2 `i 1455  ]
{
[; ;EVSE.c: 1142: TRISB = 0b10000001;
"1142
[e = _TRISB -> -> 129 `i `uc ]
[; ;EVSE.c: 1143: delay(1000);
"1143
[e ( _delay (1 -> -> 1000 `i `ui ]
[; ;EVSE.c: 1144: if (PORTCbits.RC1 == 0) error ^= 4;
"1144
[e $ ! == -> . . _PORTCbits 0 1 `i -> 0 `i 1456  ]
[e =^ _error -> -> 4 `i `uc ]
[e $U 1457  ]
"1145
[e :U 1456 ]
[; ;EVSE.c: 1145: else if (!error) {
[e $ ! ! != -> _error `i -> -> -> 0 `i `uc `i 1458  ]
{
[; ;EVSE.c: 1146: TestState = 80;
"1146
[e = _TestState -> -> 80 `i `uc ]
[; ;EVSE.c: 1147: Lock = 0;
"1147
[e = _Lock -> -> 0 `i `uc ]
[; ;EVSE.c: 1148: GLCD();
"1148
[e ( _GLCD ..  ]
"1149
}
[e :U 1458 ]
"1150
[e :U 1457 ]
}
[e :U 1455 ]
"1152
[e :U 1454 ]
[e :U 1448 ]
[e :U 1445 ]
[; ;EVSE.c: 1149: }
[; ;EVSE.c: 1150: }
[; ;EVSE.c: 1152: if (error) {
[e $ ! != -> _error `i -> -> -> 0 `i `uc `i 1459  ]
{
[; ;EVSE.c: 1153: TRISB = 0b10000001;
"1153
[e = _TRISB -> -> 129 `i `uc ]
[; ;EVSE.c: 1154: LATBbits.LATB1 = 0;
"1154
[e = . . _LATBbits 0 1 -> -> 0 `i `uc ]
[; ;EVSE.c: 1155: LATBbits.LATB2 = 0;
"1155
[e = . . _LATBbits 0 2 -> -> 0 `i `uc ]
[; ;EVSE.c: 1156: LATBbits.LATB3 = 0;
"1156
[e = . . _LATBbits 0 3 -> -> 0 `i `uc ]
[; ;EVSE.c: 1157: Lock = 0;
"1157
[e = _Lock -> -> 0 `i `uc ]
[; ;EVSE.c: 1158: Error = 6;
"1158
[e = _Error -> -> 6 `i `uc ]
[; ;EVSE.c: 1159: TestState = error;
"1159
[e = _TestState _error ]
[; ;EVSE.c: 1160: State = 1;
"1160
[e = _State -> -> 1 `i `uc ]
"1161
}
[e :U 1459 ]
[; ;EVSE.c: 1161: }
[; ;EVSE.c: 1162: }
"1162
[e :UE 1441 ]
}
"1164
[v _init `(v ~T0 @X0 1 ef ]
{
[; ;EVSE.c: 1164: void init(void) {
[e :U _init ]
[f ]
[; ;EVSE.c: 1165: OSCCON = 0b01101100;
"1165
[e = _OSCCON -> -> 108 `i `uc ]
[; ;EVSE.c: 1166: OSCCON2 = 0b00000100;
"1166
[e = _OSCCON2 -> -> 4 `i `uc ]
[; ;EVSE.c: 1168: RCON = 0b10011111;
"1168
[e = _RCON -> -> 159 `i `uc ]
[; ;EVSE.c: 1170: PMD0 = 0b00000000;
"1170
[e = _PMD0 -> -> 0 `i `uc ]
[; ;EVSE.c: 1171: PMD1 = 0b00000000;
"1171
[e = _PMD1 -> -> 0 `i `uc ]
[; ;EVSE.c: 1172: PMD2 = 0b00000000;
"1172
[e = _PMD2 -> -> 0 `i `uc ]
[; ;EVSE.c: 1174: PORTA = 0;
"1174
[e = _PORTA -> -> 0 `i `uc ]
[; ;EVSE.c: 1175: ANSELA = 0b00000111;
"1175
[e = _ANSELA -> -> 7 `i `uc ]
[; ;EVSE.c: 1176: TRISA = 0b00000111;
"1176
[e = _TRISA -> -> 7 `i `uc ]
[; ;EVSE.c: 1178: PORTB = 0;
"1178
[e = _PORTB -> -> 0 `i `uc ]
[; ;EVSE.c: 1179: ANSELB = 0;
"1179
[e = _ANSELB -> -> 0 `i `uc ]
[; ;EVSE.c: 1180: TRISB = 0b10000111;
"1180
[e = _TRISB -> -> 135 `i `uc ]
[; ;EVSE.c: 1181: WPUB = 0b10000111;
"1181
[e = _WPUB -> -> 135 `i `uc ]
[; ;EVSE.c: 1182: INTCON2bits.RBPU = 0;
"1182
[e = . . _INTCON2bits 2 1 -> -> 0 `i `uc ]
[; ;EVSE.c: 1184: PORTC = 0;
"1184
[e = _PORTC -> -> 0 `i `uc ]
[; ;EVSE.c: 1185: ANSELC = 0;
"1185
[e = _ANSELC -> -> 0 `i `uc ]
[; ;EVSE.c: 1186: TRISC = 0b10000010;
"1186
[e = _TRISC -> -> 130 `i `uc ]
[; ;EVSE.c: 1188: SPBRGH1 = 13;
"1188
[e = _SPBRGH1 -> -> 13 `i `uc ]
[; ;EVSE.c: 1189: SPBRG1 = 4;
"1189
[e = _SPBRG1 -> -> 4 `i `uc ]
[; ;EVSE.c: 1190: BAUDCON1 = 0b00001000;
"1190
[e = _BAUDCON1 -> -> 8 `i `uc ]
[; ;EVSE.c: 1191: TXSTA1 = 0b00100100;
"1191
[e = _TXSTA1 -> -> 36 `i `uc ]
[; ;EVSE.c: 1192: RCSTA1 = 0b10010000;
"1192
[e = _RCSTA1 -> -> 144 `i `uc ]
[; ;EVSE.c: 1194: SPBRGH2 = 0;
"1194
[e = _SPBRGH2 -> -> 0 `i `uc ]
[; ;EVSE.c: 1195: SPBRG2 = 34;
"1195
[e = _SPBRG2 -> -> 34 `i `uc ]
[; ;EVSE.c: 1197: BAUDCON2 = 0b00001000;
"1197
[e = _BAUDCON2 -> -> 8 `i `uc ]
[; ;EVSE.c: 1198: TXSTA2 = 0b00100100;
"1198
[e = _TXSTA2 -> -> 36 `i `uc ]
[; ;EVSE.c: 1199: RCSTA2 = 0b10010000;
"1199
[e = _RCSTA2 -> -> 144 `i `uc ]
[; ;EVSE.c: 1201: VREFCON0 = 0b10100000;
"1201
[e = _VREFCON0 -> -> 160 `i `uc ]
[; ;EVSE.c: 1203: ADCON0 = 0b00000001;
"1203
[e = _ADCON0 -> -> 1 `i `uc ]
[; ;EVSE.c: 1204: ADCON1 = 0;
"1204
[e = _ADCON1 -> -> 0 `i `uc ]
[; ;EVSE.c: 1205: ADCON2 = 0b10000101;
"1205
[e = _ADCON2 -> -> 133 `i `uc ]
[; ;EVSE.c: 1207: T0CON = 0b10000111;
"1207
[e = _T0CON -> -> 135 `i `uc ]
[; ;EVSE.c: 1209: PR2 = 249;
"1209
[e = _PR2 -> -> 249 `i `uc ]
[; ;EVSE.c: 1210: T2CON = 0b00000110;
"1210
[e = _T2CON -> -> 6 `i `uc ]
[; ;EVSE.c: 1211: CCP1CON = 0;
"1211
[e = _CCP1CON -> -> 0 `i `uc ]
[; ;EVSE.c: 1212: CCP2CON = 0;
"1212
[e = _CCP2CON -> -> 0 `i `uc ]
[; ;EVSE.c: 1214: PR4 = 249;
"1214
[e = _PR4 -> -> 249 `i `uc ]
[; ;EVSE.c: 1215: T4CON = 0b00000110;
"1215
[e = _T4CON -> -> 6 `i `uc ]
[; ;EVSE.c: 1218: SSP1STAT = 0b00000000;
"1218
[e = _SSP1STAT -> -> 0 `i `uc ]
[; ;EVSE.c: 1220: SSP1CON1 = 0b00010000;
"1220
[e = _SSP1CON1 -> -> 16 `i `uc ]
[; ;EVSE.c: 1221: SSP1CON1 = 0b00110000;
"1221
[e = _SSP1CON1 -> -> 48 `i `uc ]
[; ;EVSE.c: 1223: PIE1bits.RC1IE = 1;
"1223
[e = . . _PIE1bits 0 5 -> -> 1 `i `uc ]
[; ;EVSE.c: 1224: PIE3bits.RC2IE = 1;
"1224
[e = . . _PIE3bits 0 5 -> -> 1 `i `uc ]
[; ;EVSE.c: 1225: PIE5bits.TMR4IE = 1;
"1225
[e = . . _PIE5bits 0 0 -> -> 1 `i `uc ]
[; ;EVSE.c: 1228: INTCONbits.GIEH = 1;
"1228
[e = . . _INTCONbits 2 2 -> -> 1 `i `uc ]
[; ;EVSE.c: 1229: INTCONbits.GIEL = 0;
"1229
[e = . . _INTCONbits 2 1 -> -> 0 `i `uc ]
[; ;EVSE.c: 1231: {LATAbits.LATA4 = 1;LATAbits.LATA5 = 1;};
"1231
{
[e = . . _LATAbits 0 4 -> -> 1 `i `uc ]
[e = . . _LATAbits 0 5 -> -> 1 `i `uc ]
}
[; ;EVSE.c: 1233: CCPR2L = 0;
"1233
[e = _CCPR2L -> -> 0 `i `uc ]
[; ;EVSE.c: 1234: CCP2CON = 0x0C;
"1234
[e = _CCP2CON -> -> 12 `i `uc ]
[; ;EVSE.c: 1236: printf("\r\nSmart EVSE powerup.\r\n");
"1236
[e ( _printf :s 109C ]
[; ;EVSE.c: 1238: }
"1238
[e :UE 1460 ]
}
"1240
[v _main `(v ~T0 @X0 1 ef ]
{
[; ;EVSE.c: 1240: void main(void) {
[e :U _main ]
[f ]
"1241
[v _pBytes `*uc ~T0 @X0 1 a ]
"1242
[v _x `uc ~T0 @X0 1 a ]
[v _n `uc ~T0 @X0 1 a ]
"1243
[v _pilot `uc ~T0 @X0 1 a ]
[v _count `uc ~T0 @X0 1 a ]
[; ;EVSE.c: 1241: char *pBytes;
[; ;EVSE.c: 1242: char x, n;
[; ;EVSE.c: 1243: unsigned char pilot, count = 0, timeout = 5;
[e = _count -> -> 0 `i `uc ]
[v _timeout `uc ~T0 @X0 1 a ]
[e = _timeout -> -> 5 `i `uc ]
"1244
[v _DiodeCheck `uc ~T0 @X0 1 a ]
[; ;EVSE.c: 1244: char DiodeCheck = 0;
[e = _DiodeCheck -> -> 0 `i `uc ]
"1245
[v _SlaveAdr `uc ~T0 @X0 1 a ]
[v _Command `uc ~T0 @X0 1 a ]
[v _Broadcast `uc ~T0 @X0 1 a ]
[; ;EVSE.c: 1245: char SlaveAdr, Command, Broadcast = 0, Switch_count = 0;
[e = _Broadcast -> -> 0 `i `uc ]
[v _Switch_count `uc ~T0 @X0 1 a ]
[e = _Switch_count -> -> 0 `i `uc ]
"1246
[v _Current `ui ~T0 @X0 1 a ]
[; ;EVSE.c: 1246: unsigned int Current =5;
[e = _Current -> -> 5 `i `ui ]
[; ;EVSE.c: 1248: init();
"1248
[e ( _init ..  ]
[; ;EVSE.c: 1250: read_settings();
"1250
[e ( _read_settings ..  ]
[; ;EVSE.c: 1251: IsetBalanced = MaxMains * 10;
"1251
[e = _IsetBalanced -> * _MaxMains -> -> 10 `i `ui `i ]
[; ;EVSE.c: 1253: GLCD_init();
"1253
[e ( _GLCD_init ..  ]
[; ;EVSE.c: 1254: GLCD_version();
"1254
[e ( _GLCD_version ..  ]
[; ;EVSE.c: 1256: RCONbits.POR = 1;
"1256
[e = . . _RCONbits 6 1 -> -> 1 `i `uc ]
[; ;EVSE.c: 1258: while (1)
"1258
[e :U 1463 ]
[; ;EVSE.c: 1259: {
"1259
{
[; ;EVSE.c: 1262: if (TestState) TestIO();
"1262
[e $ ! != -> _TestState `i -> -> -> 0 `i `uc `i 1465  ]
[e ( _TestIO ..  ]
[e :U 1465 ]
[; ;EVSE.c: 1264: if (ISR2FLAG) RS232cli();
"1264
[e $ ! != -> _ISR2FLAG `i -> -> -> 0 `i `uc `i 1466  ]
[e ( _RS232cli ..  ]
[e :U 1466 ]
[; ;EVSE.c: 1266: if (!ISRTXFLAG && TXSTA1bits.TRMT) LATBbits.LATB5 = 0;
"1266
[e $ ! && ! != -> _ISRTXFLAG `i -> -> -> 0 `i `uc `i != -> . . _TXSTA1bits 0 1 `i -> -> -> 0 `i `Vuc `i 1467  ]
[e = . . _LATBbits 0 5 -> -> 0 `i `uc ]
[e :U 1467 ]
[; ;EVSE.c: 1268: BlinkLed();
"1268
[e ( _BlinkLed ..  ]
[; ;EVSE.c: 1270: TRISC = 0b10100011;
"1270
[e = _TRISC -> -> 163 `i `uc ]
[; ;EVSE.c: 1271: __nop();
"1271
[e ( ___nop ..  ]
[; ;EVSE.c: 1272: __nop();
"1272
[e ( ___nop ..  ]
[; ;EVSE.c: 1273: x = (PORTC & 0b00100001);
"1273
[e = _x -> & -> _PORTC `i -> 33 `i `uc ]
[; ;EVSE.c: 1274: ButtonState = (x >> 3);
"1274
[e = _ButtonState -> >> -> _x `i -> 3 `i `uc ]
[; ;EVSE.c: 1275: ButtonState = ButtonState | ((x << 1) & 0x02);
"1275
[e = _ButtonState -> | -> _ButtonState `i & << -> _x `i -> 1 `i -> 2 `i `uc ]
[; ;EVSE.c: 1276: ButtonState = ButtonState | (PORTB & 0x01);
"1276
[e = _ButtonState -> | -> _ButtonState `i & -> _PORTB `i -> 1 `i `uc ]
[; ;EVSE.c: 1277: TRISC = 0b10000010;
"1277
[e = _TRISC -> -> 130 `i `uc ]
[; ;EVSE.c: 1281: if ((ButtonState != 0x07) || (ButtonState != OldButtonState)) GLCDMenu(ButtonState);
"1281
[e $ ! || != -> _ButtonState `i -> 7 `i != -> _ButtonState `i -> _OldButtonState `i 1468  ]
[e ( _GLCDMenu (1 _ButtonState ]
[e :U 1468 ]
[; ;EVSE.c: 1283: if (LCDNav && (ScrollTimer + 5000 < Timer) && (!SubMenu)) GLCDHelp();
"1283
[e $ ! && && != -> _LCDNav `i -> -> -> 0 `i `uc `i < + _ScrollTimer -> -> -> 5000 `i `l `ul _Timer ! != -> _SubMenu `i -> -> -> 0 `i `uc `i 1469  ]
[e ( _GLCDHelp ..  ]
[e :U 1469 ]
[; ;EVSE.c: 1286: if (PORTBbits.RB2 == 0)
"1286
[e $ ! == -> . . _PORTBbits 0 2 `i -> 0 `i 1470  ]
[; ;EVSE.c: 1287: {
"1287
{
[; ;EVSE.c: 1288: if (Switch_count++ > 5) {
"1288
[e $ ! > -> ++ _Switch_count -> -> 1 `i `uc `i -> 5 `i 1471  ]
{
[; ;EVSE.c: 1289: if (AccessTimer == 0) {
"1289
[e $ ! == _AccessTimer -> -> 0 `i `ui 1472  ]
{
[; ;EVSE.c: 1290: if (Access)
"1290
[e $ ! != -> _Access `i -> -> -> 0 `i `uc `i 1473  ]
[; ;EVSE.c: 1291: {
"1291
{
[; ;EVSE.c: 1292: if (Access_bit) {
"1292
[e $ ! != -> _Access_bit `i -> -> -> 0 `i `uc `i 1474  ]
{
[; ;EVSE.c: 1293: Access_bit = 0;
"1293
[e = _Access_bit -> -> 0 `i `uc ]
[; ;EVSE.c: 1294: State = 1;
"1294
[e = _State -> -> 1 `i `uc ]
"1295
}
[; ;EVSE.c: 1295: } else Access_bit = 1;
[e $U 1475  ]
[e :U 1474 ]
[e = _Access_bit -> -> 1 `i `uc ]
[e :U 1475 ]
[; ;EVSE.c: 1297: printf("access: %d ", Access_bit);
"1297
[e ( _printf , (. :s 110C -> _Access_bit `i ]
"1298
}
[; ;EVSE.c: 1298: } else if (State == 3)
[e $U 1476  ]
[e :U 1473 ]
[e $ ! == -> _State `i -> 3 `i 1477  ]
[; ;EVSE.c: 1299: {
"1299
{
[; ;EVSE.c: 1300: State = 1;
"1300
[e = _State -> -> 1 `i `uc ]
[; ;EVSE.c: 1301: if (!TestState) ChargeDelay = 15;
"1301
[e $ ! ! != -> _TestState `i -> -> -> 0 `i `uc `i 1478  ]
[e = _ChargeDelay -> -> 15 `i `uc ]
[e :U 1478 ]
"1302
}
[e :U 1477 ]
"1304
[e :U 1476 ]
[; ;EVSE.c: 1302: }
[; ;EVSE.c: 1304: if (RCmon == 1 && Error == 5 && PORTBbits.RB1 == 0)
[e $ ! && && == -> _RCmon `i -> 1 `i == -> _Error `i -> 5 `i == -> . . _PORTBbits 0 1 `i -> 0 `i 1479  ]
[; ;EVSE.c: 1305: {
"1305
{
[; ;EVSE.c: 1306: Error = 0;
"1306
[e = _Error -> -> 0 `i `uc ]
"1307
}
[e :U 1479 ]
"1308
}
[e :U 1472 ]
[; ;EVSE.c: 1307: }
[; ;EVSE.c: 1308: }
[; ;EVSE.c: 1309: AccessTimer = 200;
"1309
[e = _AccessTimer -> -> 200 `i `ui ]
[; ;EVSE.c: 1310: Switch_count = 0;
"1310
[e = _Switch_count -> -> 0 `i `uc ]
"1311
}
[e :U 1471 ]
"1312
}
[; ;EVSE.c: 1311: }
[; ;EVSE.c: 1312: } else Switch_count = 0;
[e $U 1480  ]
[e :U 1470 ]
[e = _Switch_count -> -> 0 `i `uc ]
[e :U 1480 ]
[; ;EVSE.c: 1314: if (RCmon == 1 && PORTBbits.RB1 == 1)
"1314
[e $ ! && == -> _RCmon `i -> 1 `i == -> . . _PORTBbits 0 1 `i -> 1 `i 1481  ]
[; ;EVSE.c: 1315: { delay(2);
"1315
{
[e ( _delay (1 -> -> 2 `i `ui ]
[; ;EVSE.c: 1316: if (PORTBbits.RB1 == 1) {
"1316
[e $ ! == -> . . _PORTBbits 0 1 `i -> 1 `i 1482  ]
{
[; ;EVSE.c: 1317: State = 1;
"1317
[e = _State -> -> 1 `i `uc ]
[; ;EVSE.c: 1318: Error = 5;
"1318
[e = _Error -> -> 5 `i `uc ]
[; ;EVSE.c: 1319: LCDTimer = 0;
"1319
[e = _LCDTimer -> -> 0 `i `uc ]
"1320
}
[e :U 1482 ]
"1321
}
[e :U 1481 ]
[; ;EVSE.c: 1320: }
[; ;EVSE.c: 1321: }
[; ;EVSE.c: 1324: if ((State == 5) && (Timer > 1000))
"1324
[e $ ! && == -> _State `i -> 5 `i > _Timer -> -> -> 1000 `i `l `ul 1483  ]
[; ;EVSE.c: 1325: {
"1325
{
[; ;EVSE.c: 1326: SendRS485(LoadBl - 1, 0x01, 0x00, 0x00);
"1326
[e ( _SendRS485 (4 , , , -> - -> _LoadBl `i -> 1 `i `uc -> -> 1 `i `uc -> -> 0 `i `uc -> -> 0 `i `uc ]
[; ;EVSE.c: 1327: printf("01 sent to Master, charging stopped\r\n");
"1327
[e ( _printf :s 111C ]
[; ;EVSE.c: 1328: Timer = 0;
"1328
[e = _Timer -> -> -> 0 `i `l `ul ]
"1329
}
[e :U 1483 ]
[; ;EVSE.c: 1329: }
[; ;EVSE.c: 1331: if (State == 1)
"1331
[e $ ! == -> _State `i -> 1 `i 1484  ]
[; ;EVSE.c: 1332: {
"1332
{
[; ;EVSE.c: 1333: CCP1CON = 0;
"1333
[e = _CCP1CON -> -> 0 `i `uc ]
[; ;EVSE.c: 1334: PORTCbits.RC2 = 1;
"1334
[e = . . _PORTCbits 0 2 -> -> 1 `i `uc ]
[; ;EVSE.c: 1335: LATBbits.LATB4 = 0;;
"1335
[e = . . _LATBbits 0 4 -> -> 0 `i `uc ]
[; ;EVSE.c: 1336: BalancedState[0] = 0;
"1336
[e = *U + &U _BalancedState * -> -> -> 0 `i `ui `ux -> -> # *U &U _BalancedState `ui `ux -> -> 0 `i `uc ]
[; ;EVSE.c: 1338: pilot = ReadPilot();
"1338
[e = _pilot ( _ReadPilot ..  ]
[; ;EVSE.c: 1339: if (pilot == 1)
"1339
[e $ ! == -> _pilot `i -> 1 `i 1485  ]
[; ;EVSE.c: 1340: {
"1340
{
[; ;EVSE.c: 1341: ChargeDelay = 0;
"1341
[e = _ChargeDelay -> -> 0 `i `uc ]
"1342
}
[e :U 1485 ]
[; ;EVSE.c: 1342: }
[; ;EVSE.c: 1343: if (pilot == 2 || pilot == 3)
"1343
[e $ ! || == -> _pilot `i -> 2 `i == -> _pilot `i -> 3 `i 1486  ]
[; ;EVSE.c: 1344: {
"1344
{
[; ;EVSE.c: 1345: if ((NextState == 2) && (Access_bit || Access == 0))
"1345
[e $ ! && == -> _NextState `i -> 2 `i || != -> _Access_bit `i -> -> -> 0 `i `uc `i == -> _Access `i -> 0 `i 1487  ]
[; ;EVSE.c: 1346: {
"1346
{
[; ;EVSE.c: 1347: if (count++ > 25)
"1347
[e $ ! > -> ++ _count -> -> 1 `i `uc `i -> 25 `i 1488  ]
[; ;EVSE.c: 1348: {
"1348
{
[; ;EVSE.c: 1349: if (IsCurrentAvailable() == 1) Error = 4;
"1349
[e $ ! == -> ( _IsCurrentAvailable ..  `i -> 1 `i 1489  ]
[e = _Error -> -> 4 `i `uc ]
[e :U 1489 ]
[; ;EVSE.c: 1351: if (ChargeDelay == 0 && Error == 0) {
"1351
[e $ ! && == -> _ChargeDelay `i -> 0 `i == -> _Error `i -> 0 `i 1490  ]
{
[; ;EVSE.c: 1352: DiodeCheck = 0;
"1352
[e = _DiodeCheck -> -> 0 `i `uc ]
[; ;EVSE.c: 1353: ProximityPin();
"1353
[e ( _ProximityPin ..  ]
[; ;EVSE.c: 1354: printf("Cable limit: %uA  Max: %uA \r\n", MaxCapacity, MaxCurrent);
"1354
[e ( _printf , , (. :s 112C _MaxCapacity _MaxCurrent ]
[; ;EVSE.c: 1355: if (MaxCurrent > MaxCapacity) ChargeCurrent = MaxCapacity;
"1355
[e $ ! > _MaxCurrent _MaxCapacity 1491  ]
[e = _ChargeCurrent _MaxCapacity ]
[e $U 1492  ]
"1356
[e :U 1491 ]
[; ;EVSE.c: 1356: else ChargeCurrent = MaxCurrent;
[e = _ChargeCurrent _MaxCurrent ]
[e :U 1492 ]
[; ;EVSE.c: 1358: if (LoadBl > 1)
"1358
[e $ ! > -> _LoadBl `i -> 1 `i 1493  ]
[; ;EVSE.c: 1359: {
"1359
{
[; ;EVSE.c: 1360: SendRS485(LoadBl - 1, 0x02, 0x00, ChargeCurrent);
"1360
[e ( _SendRS485 (4 , , , -> - -> _LoadBl `i -> 1 `i `uc -> -> 2 `i `uc -> -> 0 `i `uc -> _ChargeCurrent `uc ]
[; ;EVSE.c: 1361: printf("02 sent to Master, requested %uA\r\n", ChargeCurrent);
"1361
[e ( _printf , (. :s 113C _ChargeCurrent ]
[; ;EVSE.c: 1362: State = 6;
"1362
[e = _State -> -> 6 `i `uc ]
[; ;EVSE.c: 1363: Timer = 0;
"1363
[e = _Timer -> -> -> 0 `i `l `ul ]
"1364
}
[; ;EVSE.c: 1364: } else {
[e $U 1494  ]
[e :U 1493 ]
{
[; ;EVSE.c: 1365: BalancedMax[0] = MaxCapacity;
"1365
[e = *U + &U _BalancedMax * -> -> -> 0 `i `ui `ux -> -> # *U &U _BalancedMax `ui `ux -> _MaxCapacity `i ]
[; ;EVSE.c: 1366: BalancedState[0] = 1;
"1366
[e = *U + &U _BalancedState * -> -> -> 0 `i `ui `ux -> -> # *U &U _BalancedState `ui `ux -> -> 1 `i `uc ]
[; ;EVSE.c: 1367: State = 2;
"1367
[e = _State -> -> 2 `i `uc ]
[; ;EVSE.c: 1368: BacklightTimer = 30;
"1368
[e = _BacklightTimer -> -> 30 `i `uc ]
[; ;EVSE.c: 1369: LATAbits.LATA3 = 1;;
"1369
[e = . . _LATAbits 0 3 -> -> 1 `i `uc ]
[; ;EVSE.c: 1370: printf("STATE A->B\r\n");
"1370
[e ( _printf :s 114C ]
"1371
}
[e :U 1494 ]
"1372
}
[e :U 1490 ]
"1373
}
[e :U 1488 ]
"1374
}
[; ;EVSE.c: 1371: }
[; ;EVSE.c: 1372: }
[; ;EVSE.c: 1373: }
[; ;EVSE.c: 1374: } else {
[e $U 1495  ]
[e :U 1487 ]
{
[; ;EVSE.c: 1375: NextState = 2;
"1375
[e = _NextState -> -> 2 `i `uc ]
[; ;EVSE.c: 1376: count = 0;
"1376
[e = _count -> -> 0 `i `uc ]
"1377
}
[e :U 1495 ]
"1379
}
[e :U 1486 ]
"1380
}
[e :U 1484 ]
[; ;EVSE.c: 1377: }
[; ;EVSE.c: 1379: }
[; ;EVSE.c: 1380: }
[; ;EVSE.c: 1382: if (State == 6)
"1382
[e $ ! == -> _State `i -> 6 `i 1496  ]
[; ;EVSE.c: 1383: {
"1383
{
[; ;EVSE.c: 1384: if (Timer > 1000) State = 1;
"1384
[e $ ! > _Timer -> -> -> 1000 `i `l `ul 1497  ]
[e = _State -> -> 1 `i `uc ]
[e :U 1497 ]
"1385
}
[e :U 1496 ]
[; ;EVSE.c: 1385: }
[; ;EVSE.c: 1388: if (State == 2)
"1388
[e $ ! == -> _State `i -> 2 `i 1498  ]
[; ;EVSE.c: 1389: {
"1389
{
[; ;EVSE.c: 1392: if ((TMR2 > 7) && (TMR2 < 17))
"1392
[e $ ! && > -> _TMR2 `i -> 7 `i < -> _TMR2 `i -> 17 `i 1499  ]
[; ;EVSE.c: 1394: {
"1394
{
[; ;EVSE.c: 1395: pilot = ReadPilot();
"1395
[e = _pilot ( _ReadPilot ..  ]
[; ;EVSE.c: 1396: if (pilot == 1)
"1396
[e $ ! == -> _pilot `i -> 1 `i 1500  ]
[; ;EVSE.c: 1397: {
"1397
{
[; ;EVSE.c: 1398: if (NextState == 1) {
"1398
[e $ ! == -> _NextState `i -> 1 `i 1501  ]
{
[; ;EVSE.c: 1399: if (count++ > 25)
"1399
[e $ ! > -> ++ _count -> -> 1 `i `uc `i -> 25 `i 1502  ]
[; ;EVSE.c: 1400: {
"1400
{
[; ;EVSE.c: 1401: State = 1;
"1401
[e = _State -> -> 1 `i `uc ]
[; ;EVSE.c: 1402: printf("STATE B->A\r\n");
"1402
[e ( _printf :s 115C ]
[; ;EVSE.c: 1403: if (LoadBl > 1)
"1403
[e $ ! > -> _LoadBl `i -> 1 `i 1503  ]
[; ;EVSE.c: 1404: {
"1404
{
[; ;EVSE.c: 1405: State = 5;
"1405
[e = _State -> -> 5 `i `uc ]
[; ;EVSE.c: 1406: Timer = 1000 + 1;
"1406
[e = _Timer -> -> + -> 1000 `i -> 1 `i `l `ul ]
"1407
}
[e :U 1503 ]
"1408
}
[e :U 1502 ]
"1409
}
[; ;EVSE.c: 1407: }
[; ;EVSE.c: 1408: }
[; ;EVSE.c: 1409: } else {
[e $U 1504  ]
[e :U 1501 ]
{
[; ;EVSE.c: 1410: NextState = 1;
"1410
[e = _NextState -> -> 1 `i `uc ]
[; ;EVSE.c: 1411: count = 0;
"1411
[e = _count -> -> 0 `i `uc ]
"1412
}
[e :U 1504 ]
"1413
}
[; ;EVSE.c: 1412: }
[; ;EVSE.c: 1413: } else if (pilot == 3) {
[e $U 1505  ]
[e :U 1500 ]
[e $ ! == -> _pilot `i -> 3 `i 1506  ]
{
[; ;EVSE.c: 1414: if ((NextState == 3) && (DiodeCheck == 1)) {
"1414
[e $ ! && == -> _NextState `i -> 3 `i == -> _DiodeCheck `i -> 1 `i 1507  ]
{
[; ;EVSE.c: 1415: if (count++ > 25)
"1415
[e $ ! > -> ++ _count -> -> 1 `i `uc `i -> 25 `i 1508  ]
[; ;EVSE.c: 1416: {
"1416
{
[; ;EVSE.c: 1417: if ((Error == 0) && (ChargeDelay == 0)) {
"1417
[e $ ! && == -> _Error `i -> 0 `i == -> _ChargeDelay `i -> 0 `i 1509  ]
{
[; ;EVSE.c: 1418: if (LoadBl > 1)
"1418
[e $ ! > -> _LoadBl `i -> 1 `i 1510  ]
[; ;EVSE.c: 1419: {
"1419
{
[; ;EVSE.c: 1420: SendRS485(LoadBl - 1, 0x03, 0x00, ChargeCurrent);
"1420
[e ( _SendRS485 (4 , , , -> - -> _LoadBl `i -> 1 `i `uc -> -> 3 `i `uc -> -> 0 `i `uc -> _ChargeCurrent `uc ]
[; ;EVSE.c: 1421: printf("03 sent to Master, requested %uA\r\n", ChargeCurrent);
"1421
[e ( _printf , (. :s 116C _ChargeCurrent ]
[; ;EVSE.c: 1422: State = 7;
"1422
[e = _State -> -> 7 `i `uc ]
[; ;EVSE.c: 1423: Timer = 0;
"1423
[e = _Timer -> -> -> 0 `i `l `ul ]
"1424
}
[; ;EVSE.c: 1424: } else {
[e $U 1511  ]
[e :U 1510 ]
{
[; ;EVSE.c: 1425: BalancedMax[0] = ChargeCurrent;
"1425
[e = *U + &U _BalancedMax * -> -> -> 0 `i `ui `ux -> -> # *U &U _BalancedMax `ui `ux -> _ChargeCurrent `i ]
[; ;EVSE.c: 1426: if (IsCurrentAvailable() == 0) {
"1426
[e $ ! == -> ( _IsCurrentAvailable ..  `i -> 0 `i 1512  ]
{
[; ;EVSE.c: 1427: BalancedState[0] = 2;
"1427
[e = *U + &U _BalancedState * -> -> -> 0 `i `ui `ux -> -> # *U &U _BalancedState `ui `ux -> -> 2 `i `uc ]
[; ;EVSE.c: 1428: Balanced[0] = 0;
"1428
[e = *U + &U _Balanced * -> -> -> 0 `i `ui `ux -> -> # *U &U _Balanced `ui `ux -> 0 `i ]
[; ;EVSE.c: 1429: CalcBalancedCurrent(1);
"1429
[e ( _CalcBalancedCurrent (1 -> -> 1 `i `uc ]
[; ;EVSE.c: 1431: LATBbits.LATB4 = 1;;
"1431
[e = . . _LATBbits 0 4 -> -> 1 `i `uc ]
[; ;EVSE.c: 1432: DiodeCheck = 0;
"1432
[e = _DiodeCheck -> -> 0 `i `uc ]
[; ;EVSE.c: 1433: State = 3;
"1433
[e = _State -> -> 3 `i `uc ]
[; ;EVSE.c: 1434: LCDTimer = 0;
"1434
[e = _LCDTimer -> -> 0 `i `uc ]
[; ;EVSE.c: 1435: Timer = 0;
"1435
[e = _Timer -> -> -> 0 `i `l `ul ]
[; ;EVSE.c: 1436: if (!LCDNav)
"1436
[e $ ! ! != -> _LCDNav `i -> -> -> 0 `i `uc `i 1513  ]
[; ;EVSE.c: 1437: {
"1437
{
[; ;EVSE.c: 1438: GLCD();
"1438
[e ( _GLCD ..  ]
"1439
}
[e :U 1513 ]
[; ;EVSE.c: 1439: }
[; ;EVSE.c: 1440: printf("STATE B->C\r\n");
"1440
[e ( _printf :s 117C ]
"1441
}
[; ;EVSE.c: 1441: }
[e $U 1514  ]
"1442
[e :U 1512 ]
[; ;EVSE.c: 1442: else Error = 4;
[e = _Error -> -> 4 `i `uc ]
[e :U 1514 ]
"1443
}
[e :U 1511 ]
"1444
}
[e :U 1509 ]
"1445
}
[e :U 1508 ]
"1446
}
[; ;EVSE.c: 1443: }
[; ;EVSE.c: 1444: }
[; ;EVSE.c: 1445: }
[; ;EVSE.c: 1446: } else {
[e $U 1515  ]
[e :U 1507 ]
{
[; ;EVSE.c: 1447: NextState = 3;
"1447
[e = _NextState -> -> 3 `i `uc ]
[; ;EVSE.c: 1448: count = 0;
"1448
[e = _count -> -> 0 `i `uc ]
"1449
}
[e :U 1515 ]
"1450
}
[; ;EVSE.c: 1449: }
[; ;EVSE.c: 1450: } else
[e $U 1516  ]
[e :U 1506 ]
[; ;EVSE.c: 1451: {
"1451
{
[; ;EVSE.c: 1452: if (NextState == 2)
"1452
[e $ ! == -> _NextState `i -> 2 `i 1517  ]
[; ;EVSE.c: 1453: {
"1453
{
"1455
}
[; ;EVSE.c: 1455: } else NextState = 0;
[e $U 1518  ]
[e :U 1517 ]
[e = _NextState -> -> 0 `i `uc ]
[e :U 1518 ]
"1456
}
[e :U 1516 ]
[e :U 1505 ]
"1457
}
[e :U 1499 ]
[; ;EVSE.c: 1456: }
[; ;EVSE.c: 1457: }
[; ;EVSE.c: 1458: if (TMR2 > 230)
"1458
[e $ ! > -> _TMR2 `i -> 230 `i 1519  ]
[; ;EVSE.c: 1459: {
"1459
{
[; ;EVSE.c: 1460: while (TMR2 < 242);
"1460
[e $U 1520  ]
[e :U 1521 ]
[e :U 1520 ]
[e $ < -> _TMR2 `i -> 242 `i 1521  ]
[e :U 1522 ]
[; ;EVSE.c: 1461: if ((TMR2 > 241) && (TMR2 < 249));
"1461
[e $ ! && > -> _TMR2 `i -> 241 `i < -> _TMR2 `i -> 249 `i 1523  ]
[e :U 1523 ]
[; ;EVSE.c: 1462: {
"1462
{
[; ;EVSE.c: 1463: pilot = ReadPilot();
"1463
[e = _pilot ( _ReadPilot ..  ]
[; ;EVSE.c: 1464: if (pilot == 4) DiodeCheck = 1;
"1464
[e $ ! == -> _pilot `i -> 4 `i 1524  ]
[e = _DiodeCheck -> -> 1 `i `uc ]
[e $U 1525  ]
"1465
[e :U 1524 ]
[; ;EVSE.c: 1465: else DiodeCheck = 0;
[e = _DiodeCheck -> -> 0 `i `uc ]
[e :U 1525 ]
"1466
}
"1467
}
[e :U 1519 ]
"1468
}
[e :U 1498 ]
[; ;EVSE.c: 1466: }
[; ;EVSE.c: 1467: }
[; ;EVSE.c: 1468: }
[; ;EVSE.c: 1470: if ((State == 7) && (Timer > 1000)) {
"1470
[e $ ! && == -> _State `i -> 7 `i > _Timer -> -> -> 1000 `i `l `ul 1526  ]
{
[; ;EVSE.c: 1471: DiodeCheck = 0;
"1471
[e = _DiodeCheck -> -> 0 `i `uc ]
[; ;EVSE.c: 1472: State = 2;
"1472
[e = _State -> -> 2 `i `uc ]
[; ;EVSE.c: 1473: printf("No ack, STATE C->B\r\n");
"1473
[e ( _printf :s 118C ]
"1474
}
[e :U 1526 ]
[; ;EVSE.c: 1474: }
[; ;EVSE.c: 1477: if (State == 3)
"1477
[e $ ! == -> _State `i -> 3 `i 1527  ]
[; ;EVSE.c: 1478: {
"1478
{
[; ;EVSE.c: 1481: if ((TMR2 > 7) && (TMR2 < 17))
"1481
[e $ ! && > -> _TMR2 `i -> 7 `i < -> _TMR2 `i -> 17 `i 1528  ]
[; ;EVSE.c: 1483: {
"1483
{
[; ;EVSE.c: 1484: pilot = ReadPilot();
"1484
[e = _pilot ( _ReadPilot ..  ]
[; ;EVSE.c: 1485: if ((pilot == 1) || (pilot == 0))
"1485
[e $ ! || == -> _pilot `i -> 1 `i == -> _pilot `i -> 0 `i 1529  ]
[; ;EVSE.c: 1486: {
"1486
{
[; ;EVSE.c: 1487: if (NextState == 1) {
"1487
[e $ ! == -> _NextState `i -> 1 `i 1530  ]
{
[; ;EVSE.c: 1488: if (count++ > 25)
"1488
[e $ ! > -> ++ _count -> -> 1 `i `uc `i -> 25 `i 1531  ]
[; ;EVSE.c: 1489: {
"1489
{
[; ;EVSE.c: 1490: State = 1;
"1490
[e = _State -> -> 1 `i `uc ]
[; ;EVSE.c: 1491: printf("STATE C->A\r\n");
"1491
[e ( _printf :s 119C ]
[; ;EVSE.c: 1492: GLCD_init();
"1492
[e ( _GLCD_init ..  ]
[; ;EVSE.c: 1493: if (LoadBl > 1)
"1493
[e $ ! > -> _LoadBl `i -> 1 `i 1532  ]
[; ;EVSE.c: 1494: {
"1494
{
[; ;EVSE.c: 1495: State = 5;
"1495
[e = _State -> -> 5 `i `uc ]
[; ;EVSE.c: 1496: Timer = 1000 + 1;
"1496
[e = _Timer -> -> + -> 1000 `i -> 1 `i `l `ul ]
"1497
}
[; ;EVSE.c: 1497: }
[e $U 1533  ]
"1498
[e :U 1532 ]
[; ;EVSE.c: 1498: else BalancedState[0] = 0;
[e = *U + &U _BalancedState * -> -> -> 0 `i `ui `ux -> -> # *U &U _BalancedState `ui `ux -> -> 0 `i `uc ]
[e :U 1533 ]
"1500
}
[e :U 1531 ]
"1501
}
[; ;EVSE.c: 1500: }
[; ;EVSE.c: 1501: } else {
[e $U 1534  ]
[e :U 1530 ]
{
[; ;EVSE.c: 1502: NextState = 1;
"1502
[e = _NextState -> -> 1 `i `uc ]
[; ;EVSE.c: 1503: count = 0;
"1503
[e = _count -> -> 0 `i `uc ]
"1504
}
[e :U 1534 ]
"1505
}
[; ;EVSE.c: 1504: }
[; ;EVSE.c: 1505: } else if (pilot == 2) {
[e $U 1535  ]
[e :U 1529 ]
[e $ ! == -> _pilot `i -> 2 `i 1536  ]
{
[; ;EVSE.c: 1506: if (NextState == 2) {
"1506
[e $ ! == -> _NextState `i -> 2 `i 1537  ]
{
[; ;EVSE.c: 1507: if (count++ > 25)
"1507
[e $ ! > -> ++ _count -> -> 1 `i `uc `i -> 25 `i 1538  ]
[; ;EVSE.c: 1508: {
"1508
{
[; ;EVSE.c: 1510: LATBbits.LATB4 = 0;;
"1510
[e = . . _LATBbits 0 4 -> -> 0 `i `uc ]
[; ;EVSE.c: 1511: GLCD_init();
"1511
[e ( _GLCD_init ..  ]
[; ;EVSE.c: 1512: DiodeCheck = 0;
"1512
[e = _DiodeCheck -> -> 0 `i `uc ]
[; ;EVSE.c: 1513: State = 2;
"1513
[e = _State -> -> 2 `i `uc ]
[; ;EVSE.c: 1514: if (LoadBl > 1)
"1514
[e $ ! > -> _LoadBl `i -> 1 `i 1539  ]
[; ;EVSE.c: 1515: {
"1515
{
[; ;EVSE.c: 1516: State = 8;
"1516
[e = _State -> -> 8 `i `uc ]
[; ;EVSE.c: 1517: Timer = 1000 + 1;
"1517
[e = _Timer -> -> + -> 1000 `i -> 1 `i `l `ul ]
"1518
}
[; ;EVSE.c: 1518: } else BalancedState[0] = 0;
[e $U 1540  ]
[e :U 1539 ]
[e = *U + &U _BalancedState * -> -> -> 0 `i `ui `ux -> -> # *U &U _BalancedState `ui `ux -> -> 0 `i `uc ]
[e :U 1540 ]
[; ;EVSE.c: 1520: printf("STATE C->B\r\n");
"1520
[e ( _printf :s 120C ]
"1521
}
[e :U 1538 ]
"1522
}
[; ;EVSE.c: 1521: }
[; ;EVSE.c: 1522: } else {
[e $U 1541  ]
[e :U 1537 ]
{
[; ;EVSE.c: 1523: NextState = 2;
"1523
[e = _NextState -> -> 2 `i `uc ]
[; ;EVSE.c: 1524: count = 0;
"1524
[e = _count -> -> 0 `i `uc ]
"1525
}
[e :U 1541 ]
"1526
}
[; ;EVSE.c: 1525: }
[; ;EVSE.c: 1526: } else
[e $U 1542  ]
[e :U 1536 ]
[; ;EVSE.c: 1527: {
"1527
{
[; ;EVSE.c: 1528: NextState = 0;
"1528
[e = _NextState -> -> 0 `i `uc ]
"1529
}
[e :U 1542 ]
[e :U 1535 ]
"1530
}
[e :U 1528 ]
"1532
}
[e :U 1527 ]
[; ;EVSE.c: 1529: }
[; ;EVSE.c: 1530: }
[; ;EVSE.c: 1532: }
[; ;EVSE.c: 1534: if ((State == 8) && (Timer > 1000)) {
"1534
[e $ ! && == -> _State `i -> 8 `i > _Timer -> -> -> 1000 `i `l `ul 1543  ]
{
[; ;EVSE.c: 1535: SendRS485(LoadBl - 1, 0x04, 0x00, 0x00);
"1535
[e ( _SendRS485 (4 , , , -> - -> _LoadBl `i -> 1 `i `uc -> -> 4 `i `uc -> -> 0 `i `uc -> -> 0 `i `uc ]
[; ;EVSE.c: 1536: printf("04 sent to Master, charging stopped\r\n");
"1536
[e ( _printf :s 121C ]
[; ;EVSE.c: 1537: Timer = 0;
"1537
[e = _Timer -> -> -> 0 `i `l `ul ]
"1538
}
[e :U 1543 ]
[; ;EVSE.c: 1538: }
[; ;EVSE.c: 1540: if (Error == 4) {
"1540
[e $ ! == -> _Error `i -> 4 `i 1544  ]
{
[; ;EVSE.c: 1541: if (ChargeDelay == 0) printf("Not enough current available!\r\n");
"1541
[e $ ! == -> _ChargeDelay `i -> 0 `i 1545  ]
[e ( _printf :s 122C ]
[e :U 1545 ]
[; ;EVSE.c: 1542: Error = 1;
"1542
[e = _Error -> -> 1 `i `uc ]
[; ;EVSE.c: 1543: State = 1;
"1543
[e = _State -> -> 1 `i `uc ]
[; ;EVSE.c: 1544: ChargeDelay = 60;
"1544
[e = _ChargeDelay -> -> 60 `i `uc ]
"1545
}
[e :U 1544 ]
[; ;EVSE.c: 1545: }
[; ;EVSE.c: 1547: if (RCSTA1bits.OERR)
"1547
[e $ ! != -> . . _RCSTA1bits 0 1 `i -> -> -> 0 `i `Vuc `i 1546  ]
[; ;EVSE.c: 1548: {
"1548
{
[; ;EVSE.c: 1549: RCSTA1bits.CREN = 0;
"1549
[e = . . _RCSTA1bits 0 4 -> -> 0 `i `uc ]
[; ;EVSE.c: 1550: RCSTA1bits.CREN = 1;
"1550
[e = . . _RCSTA1bits 0 4 -> -> 1 `i `uc ]
"1551
}
[e :U 1546 ]
[; ;EVSE.c: 1551: }
[; ;EVSE.c: 1552: if (RCSTA2bits.OERR)
"1552
[e $ ! != -> . . _RCSTA2bits 0 1 `i -> -> -> 0 `i `Vuc `i 1547  ]
[; ;EVSE.c: 1553: {
"1553
{
[; ;EVSE.c: 1554: RCSTA2bits.CREN = 0;
"1554
[e = . . _RCSTA2bits 0 4 -> -> 0 `i `uc ]
[; ;EVSE.c: 1555: RCSTA2bits.CREN = 1;
"1555
[e = . . _RCSTA2bits 0 4 -> -> 1 `i `uc ]
"1556
}
[e :U 1547 ]
[; ;EVSE.c: 1556: }
[; ;EVSE.c: 1558: x = TMR0L;
"1558
[e = _x _TMR0L ]
[; ;EVSE.c: 1559: if (TMR0H >= 0x3d)
"1559
[e $ ! >= -> _TMR0H `i -> 61 `i 1548  ]
[; ;EVSE.c: 1560: {
"1560
{
[; ;EVSE.c: 1561: TMR0H = 0;
"1561
[e = _TMR0H -> -> 0 `i `uc ]
[; ;EVSE.c: 1562: TMR0L = 0;
"1562
[e = _TMR0L -> -> 0 `i `uc ]
[; ;EVSE.c: 1564: Temp();
"1564
[e ( _Temp ..  ]
[; ;EVSE.c: 1566: if (ChargeDelay > 0) ChargeDelay--;
"1566
[e $ ! > -> _ChargeDelay `i -> 0 `i 1549  ]
[e -- _ChargeDelay -> -> 1 `i `uc ]
[e :U 1549 ]
[; ;EVSE.c: 1568: if ((TempEVSE < 55) && (Error == 3))
"1568
[e $ ! && < -> _TempEVSE `i -> 55 `i == -> _Error `i -> 3 `i 1550  ]
[; ;EVSE.c: 1569: {
"1569
{
[; ;EVSE.c: 1570: Error = 0;
"1570
[e = _Error -> -> 0 `i `uc ]
"1571
}
[e :U 1550 ]
[; ;EVSE.c: 1571: }
[; ;EVSE.c: 1573: if ((Error == 1) && (LoadBl < 2) && (IsCurrentAvailable() == 0)) {
"1573
[e $ ! && && == -> _Error `i -> 1 `i < -> _LoadBl `i -> 2 `i == -> ( _IsCurrentAvailable ..  `i -> 0 `i 1551  ]
{
[; ;EVSE.c: 1574: Error = 0;
"1574
[e = _Error -> -> 0 `i `uc ]
"1575
}
[e :U 1551 ]
[; ;EVSE.c: 1575: }
[; ;EVSE.c: 1577: if ((timeout == 0) && (Error == 0))
"1577
[e $ ! && == -> _timeout `i -> 0 `i == -> _Error `i -> 0 `i 1552  ]
[; ;EVSE.c: 1578: {
"1578
{
[; ;EVSE.c: 1579: Error = 2;
"1579
[e = _Error -> -> 2 `i `uc ]
[; ;EVSE.c: 1580: State = 1;
"1580
[e = _State -> -> 1 `i `uc ]
[; ;EVSE.c: 1581: printf("Error, communication error!\r\n");
"1581
[e ( _printf :s 123C ]
[; ;EVSE.c: 1582: for (x = 0; x < 4; x++) BalancedState[x] = 0;
"1582
{
[e = _x -> -> 0 `i `uc ]
[e $ < -> _x `i -> 4 `i 1553  ]
[e $U 1554  ]
[e :U 1553 ]
[e = *U + &U _BalancedState * -> _x `ux -> -> # *U &U _BalancedState `ui `ux -> -> 0 `i `uc ]
[e ++ _x -> -> 1 `i `uc ]
[e $ < -> _x `i -> 4 `i 1553  ]
[e :U 1554 ]
}
"1583
}
[; ;EVSE.c: 1583: } else if (timeout) timeout--;
[e $U 1556  ]
[e :U 1552 ]
[e $ ! != -> _timeout `i -> -> -> 0 `i `uc `i 1557  ]
[e -- _timeout -> -> 1 `i `uc ]
[e :U 1557 ]
"1585
[e :U 1556 ]
[; ;EVSE.c: 1585: if (TempEVSE >= 65)
[e $ ! >= -> _TempEVSE `i -> 65 `i 1558  ]
[; ;EVSE.c: 1586: {
"1586
{
[; ;EVSE.c: 1587: Error = 3;
"1587
[e = _Error -> -> 3 `i `uc ]
[; ;EVSE.c: 1588: State = 1;
"1588
[e = _State -> -> 1 `i `uc ]
[; ;EVSE.c: 1589: printf("Temperature too High!\r\n");
"1589
[e ( _printf :s 124C ]
[; ;EVSE.c: 1590: for (x = 0; x < 4; x++) BalancedState[x] = 0;
"1590
{
[e = _x -> -> 0 `i `uc ]
[e $ < -> _x `i -> 4 `i 1559  ]
[e $U 1560  ]
[e :U 1559 ]
[e = *U + &U _BalancedState * -> _x `ux -> -> # *U &U _BalancedState `ui `ux -> -> 0 `i `uc ]
[e ++ _x -> -> 1 `i `uc ]
[e $ < -> _x `i -> 4 `i 1559  ]
[e :U 1560 ]
}
"1591
}
[e :U 1558 ]
[; ;EVSE.c: 1591: }
[; ;EVSE.c: 1593: GLCD();
"1593
[e ( _GLCD ..  ]
[; ;EVSE.c: 1598: if (!Mode)
"1598
[e $ ! ! != -> _Mode `i -> -> -> 0 `i `uc `i 1562  ]
[; ;EVSE.c: 1599: {
"1599
{
[; ;EVSE.c: 1600: Imeasured = 0;
"1600
[e = _Imeasured -> -> 0 `i `ui ]
[; ;EVSE.c: 1601: if (Broadcast) Broadcast--;
"1601
[e $ ! != -> _Broadcast `i -> -> -> 0 `i `uc `i 1563  ]
[e -- _Broadcast -> -> 1 `i `uc ]
[e :U 1563 ]
[; ;EVSE.c: 1603: if (LoadBl < 2 && !Broadcast)
"1603
[e $ ! && < -> _LoadBl `i -> 2 `i ! != -> _Broadcast `i -> -> -> 0 `i `uc `i 1564  ]
[; ;EVSE.c: 1604: {
"1604
{
[; ;EVSE.c: 1605: CalcBalancedCurrent(0);
"1605
[e ( _CalcBalancedCurrent (1 -> -> 0 `i `uc ]
[; ;EVSE.c: 1606: if (LoadBl == 1) BroadcastCurrent();
"1606
[e $ ! == -> _LoadBl `i -> 1 `i 1565  ]
[e ( _BroadcastCurrent ..  ]
[e :U 1565 ]
[; ;EVSE.c: 1607: printf ("  Balanced[0]current:%u   ",Balanced[0]);
"1607
[e ( _printf , (. :s 125C *U + &U _Balanced * -> -> -> 0 `i `ui `ux -> -> # *U &U _Balanced `ui `ux ]
[; ;EVSE.c: 1608: if ((State == 2) || (State == 3)) SetCurrent(Balanced[0]);
"1608
[e $ ! || == -> _State `i -> 2 `i == -> _State `i -> 3 `i 1566  ]
[e ( _SetCurrent (1 -> *U + &U _Balanced * -> -> -> 0 `i `ui `ux -> -> # *U &U _Balanced `ui `ux `ui ]
[e :U 1566 ]
[; ;EVSE.c: 1609: Broadcast = 2;
"1609
[e = _Broadcast -> -> 2 `i `uc ]
[; ;EVSE.c: 1610: timeout = 10;
"1610
[e = _timeout -> -> 10 `i `uc ]
"1611
}
[e :U 1564 ]
"1612
}
[e :U 1562 ]
"1614
}
[e :U 1548 ]
[; ;EVSE.c: 1611: }
[; ;EVSE.c: 1612: }
[; ;EVSE.c: 1614: }
[; ;EVSE.c: 1659: if (ISRFLAG > 1)
"1659
[e $ ! > -> _ISRFLAG `i -> 1 `i 1567  ]
[; ;EVSE.c: 1660: {
"1660
{
[; ;EVSE.c: 1661: crc16 = calc_crc16(U1buffer, ISRFLAG);
"1661
[e = _crc16 ( _calc_crc16 (2 , &U _U1buffer _ISRFLAG ]
[; ;EVSE.c: 1663: if (ISRFLAG > 10 && U1buffer[2] == 0x50 && U1buffer[3] == 0x01 && crc16 == 0x0f47)
"1663
[e $ ! && && && > -> _ISRFLAG `i -> 10 `i == -> *U + &U _U1buffer * -> -> -> 2 `i `ui `ux -> -> # *U &U _U1buffer `ui `ux `i -> 80 `i == -> *U + &U _U1buffer * -> -> -> 3 `i `ui `ux -> -> # *U &U _U1buffer `ui `ux `i -> 1 `i == _crc16 -> -> 3911 `i `ui 1568  ]
[; ;EVSE.c: 1664: {
"1664
{
[; ;EVSE.c: 1665: n = 6;
"1665
[e = _n -> -> 6 `i `uc ]
[; ;EVSE.c: 1666: Imeasured = 0;
"1666
[e = _Imeasured -> -> 0 `i `ui ]
[; ;EVSE.c: 1667: if (U1buffer[5] > 3) U1buffer[5] = 3;
"1667
[e $ ! > -> *U + &U _U1buffer * -> -> -> 5 `i `ui `ux -> -> # *U &U _U1buffer `ui `ux `i -> 3 `i 1569  ]
[e = *U + &U _U1buffer * -> -> -> 5 `i `ui `ux -> -> # *U &U _U1buffer `ui `ux -> -> 3 `i `uc ]
[e :U 1569 ]
[; ;EVSE.c: 1668: for (x = 0; x < U1buffer[5]; x++)
"1668
{
[e = _x -> -> 0 `i `uc ]
[e $U 1573  ]
"1669
[e :U 1570 ]
[; ;EVSE.c: 1669: {
{
[; ;EVSE.c: 1670: pBytes = (char*) &Irms[x];
"1670
[e = _pBytes -> &U *U + &U _Irms * -> _x `ux -> -> # *U &U _Irms `ui `ux `*uc ]
[; ;EVSE.c: 1671: *pBytes++ = (unsigned char) U1buffer[n++];
"1671
[e = *U ++ _pBytes * -> -> 1 `i `x -> -> # *U _pBytes `i `x *U + &U _U1buffer * -> ++ _n -> -> 1 `i `uc `ux -> -> # *U &U _U1buffer `ui `ux ]
[; ;EVSE.c: 1672: *pBytes++ = (unsigned char) U1buffer[n++];
"1672
[e = *U ++ _pBytes * -> -> 1 `i `x -> -> # *U _pBytes `i `x *U + &U _U1buffer * -> ++ _n -> -> 1 `i `uc `ux -> -> # *U &U _U1buffer `ui `ux ]
[; ;EVSE.c: 1673: *pBytes++ = (unsigned char) U1buffer[n++];
"1673
[e = *U ++ _pBytes * -> -> 1 `i `x -> -> # *U _pBytes `i `x *U + &U _U1buffer * -> ++ _n -> -> 1 `i `uc `ux -> -> # *U &U _U1buffer `ui `ux ]
[; ;EVSE.c: 1674: *pBytes = (unsigned char) U1buffer[n++];
"1674
[e = *U _pBytes *U + &U _U1buffer * -> ++ _n -> -> 1 `i `uc `ux -> -> # *U &U _U1buffer `ui `ux ]
[; ;EVSE.c: 1675: Irms[x] = Irms[x] * ICal;
"1675
[e = *U + &U _Irms * -> _x `ux -> -> # *U &U _Irms `ui `ux * *U + &U _Irms * -> _x `ux -> -> # *U &U _Irms `ui `ux _ICal ]
[; ;EVSE.c: 1676: if (Irms[x] > Imeasured) Imeasured = (unsigned int) Irms[x];
"1676
[e $ ! > *U + &U _Irms * -> _x `ux -> -> # *U &U _Irms `ui `ux -> _Imeasured `d 1574  ]
[e = _Imeasured -> *U + &U _Irms * -> _x `ux -> -> # *U &U _Irms `ui `ux `ui ]
[e :U 1574 ]
"1677
}
"1668
[e ++ _x -> -> 1 `i `uc ]
[e :U 1573 ]
[e $ < -> _x `i -> *U + &U _U1buffer * -> -> -> 5 `i `ui `ux -> -> # *U &U _U1buffer `ui `ux `i 1570  ]
[e :U 1571 ]
"1677
}
[; ;EVSE.c: 1677: }
[; ;EVSE.c: 1678: if (U1buffer[4] == 0xA5 && !TestState) TestState = 1;
"1678
[e $ ! && == -> *U + &U _U1buffer * -> -> -> 4 `i `ui `ux -> -> # *U &U _U1buffer `ui `ux `i -> 165 `i ! != -> _TestState `i -> -> -> 0 `i `uc `i 1575  ]
[e = _TestState -> -> 1 `i `uc ]
[e :U 1575 ]
[; ;EVSE.c: 1680: if (Mode && LoadBl < 2)
"1680
[e $ ! && != -> _Mode `i -> -> -> 0 `i `uc `i < -> _LoadBl `i -> 2 `i 1576  ]
[; ;EVSE.c: 1681: {
"1681
{
[; ;EVSE.c: 1682: CalcBalancedCurrent(0);
"1682
[e ( _CalcBalancedCurrent (1 -> -> 0 `i `uc ]
[; ;EVSE.c: 1684: if (NoCurrent > 2 || (Imeasured > (MaxMains * 20)))
"1684
[e $ ! || > -> _NoCurrent `i -> 2 `i > _Imeasured * _MaxMains -> -> 20 `i `ui 1577  ]
[; ;EVSE.c: 1685: {
"1685
{
[; ;EVSE.c: 1686: Error = 4;
"1686
[e = _Error -> -> 4 `i `uc ]
[; ;EVSE.c: 1687: for (x = 0; x < 4; x++) BalancedState[x] = 0;
"1687
{
[e = _x -> -> 0 `i `uc ]
[e $ < -> _x `i -> 4 `i 1578  ]
[e $U 1579  ]
[e :U 1578 ]
[e = *U + &U _BalancedState * -> _x `ux -> -> # *U &U _BalancedState `ui `ux -> -> 0 `i `uc ]
[e ++ _x -> -> 1 `i `uc ]
[e $ < -> _x `i -> 4 `i 1578  ]
[e :U 1579 ]
}
[; ;EVSE.c: 1689: SendRS485(0x00, 0x02, 1, ChargeDelay);
"1689
[e ( _SendRS485 (4 , , , -> -> 0 `i `uc -> -> 2 `i `uc -> -> 1 `i `uc _ChargeDelay ]
[; ;EVSE.c: 1690: NoCurrent = 0;
"1690
[e = _NoCurrent -> -> 0 `i `uc ]
"1691
}
[; ;EVSE.c: 1691: } else if (LoadBl) BroadcastCurrent();
[e $U 1581  ]
[e :U 1577 ]
[e $ ! != -> _LoadBl `i -> -> -> 0 `i `uc `i 1582  ]
[e ( _BroadcastCurrent ..  ]
[e :U 1582 ]
"1693
[e :U 1581 ]
[; ;EVSE.c: 1693: if ((State == 2) || (State == 3)) {
[e $ ! || == -> _State `i -> 2 `i == -> _State `i -> 3 `i 1583  ]
{
[; ;EVSE.c: 1694: SetCurrent(Balanced[0]);
"1694
[e ( _SetCurrent (1 -> *U + &U _Balanced * -> -> -> 0 `i `ui `ux -> -> # *U &U _Balanced `ui `ux `ui ]
"1695
}
[e :U 1583 ]
[; ;EVSE.c: 1695: }
[; ;EVSE.c: 1698: timeout = 10;
"1698
[e = _timeout -> -> 10 `i `uc ]
"1699
}
[; ;EVSE.c: 1699: } else Imeasured = 0;
[e $U 1584  ]
[e :U 1576 ]
[e = _Imeasured -> -> 0 `i `ui ]
[e :U 1584 ]
"1701
}
[; ;EVSE.c: 1701: } else if (ISRFLAG > 6 && U1buffer[2] == 0x50 && U1buffer[3] == 0x02 && crc16 == 0x0f47)
[e $U 1585  ]
[e :U 1568 ]
[e $ ! && && && > -> _ISRFLAG `i -> 6 `i == -> *U + &U _U1buffer * -> -> -> 2 `i `ui `ux -> -> # *U &U _U1buffer `ui `ux `i -> 80 `i == -> *U + &U _U1buffer * -> -> -> 3 `i `ui `ux -> -> # *U &U _U1buffer `ui `ux `i -> 2 `i == _crc16 -> -> 3911 `i `ui 1586  ]
[; ;EVSE.c: 1702: {
"1702
{
[; ;EVSE.c: 1703: SlaveAdr = U1buffer[5];
"1703
[e = _SlaveAdr *U + &U _U1buffer * -> -> -> 5 `i `ui `ux -> -> # *U &U _U1buffer `ui `ux ]
[; ;EVSE.c: 1704: Command = U1buffer[6];
"1704
[e = _Command *U + &U _U1buffer * -> -> -> 6 `i `ui `ux -> -> # *U &U _U1buffer `ui `ux ]
[; ;EVSE.c: 1705: Current = U1buffer[8];
"1705
[e = _Current -> *U + &U _U1buffer * -> -> -> 8 `i `ui `ux -> -> # *U &U _U1buffer `ui `ux `ui ]
[; ;EVSE.c: 1707: timeout = 10;
"1707
[e = _timeout -> -> 10 `i `uc ]
[; ;EVSE.c: 1709: if (SlaveAdr == 0x00 && Command == 0x01 && LoadBl > 1)
"1709
[e $ ! && && == -> _SlaveAdr `i -> 0 `i == -> _Command `i -> 1 `i > -> _LoadBl `i -> 1 `i 1587  ]
[; ;EVSE.c: 1710: {
"1710
{
[; ;EVSE.c: 1711: Balanced[0] = U1buffer[4 + (LoadBl * 2)];
"1711
[e = *U + &U _Balanced * -> -> -> 0 `i `ui `ux -> -> # *U &U _Balanced `ui `ux -> *U + &U _U1buffer * -> -> + -> 4 `i * -> _LoadBl `i -> 2 `i `ui `ux -> -> # *U &U _U1buffer `ui `ux `i ]
[; ;EVSE.c: 1712: if ((State == 2) || (State == 3)) SetCurrent(Balanced[0]);
"1712
[e $ ! || == -> _State `i -> 2 `i == -> _State `i -> 3 `i 1588  ]
[e ( _SetCurrent (1 -> *U + &U _Balanced * -> -> -> 0 `i `ui `ux -> -> # *U &U _Balanced `ui `ux `ui ]
[e :U 1588 ]
[; ;EVSE.c: 1713: printf ("Broadcast received, Slave %uA \r\n", Balanced[0]);
"1713
[e ( _printf , (. :s 126C *U + &U _Balanced * -> -> -> 0 `i `ui `ux -> -> # *U &U _Balanced `ui `ux ]
"1714
}
[; ;EVSE.c: 1714: }
[e $U 1589  ]
"1715
[e :U 1587 ]
[; ;EVSE.c: 1715: else if (SlaveAdr == 0x00 && Command == 0x02 && LoadBl > 1)
[e $ ! && && == -> _SlaveAdr `i -> 0 `i == -> _Command `i -> 2 `i > -> _LoadBl `i -> 1 `i 1590  ]
[; ;EVSE.c: 1716: {
"1716
{
[; ;EVSE.c: 1717: State = 1;
"1717
[e = _State -> -> 1 `i `uc ]
[; ;EVSE.c: 1718: Error = U1buffer[7];
"1718
[e = _Error *U + &U _U1buffer * -> -> -> 7 `i `ui `ux -> -> # *U &U _U1buffer `ui `ux ]
[; ;EVSE.c: 1719: ChargeDelay = 60;
"1719
[e = _ChargeDelay -> -> 60 `i `uc ]
[; ;EVSE.c: 1720: printf ("Broadcast Error message received!\r\n");
"1720
[e ( _printf :s 127C ]
"1721
}
[e :U 1590 ]
"1723
[e :U 1589 ]
[; ;EVSE.c: 1721: }
[; ;EVSE.c: 1723: if (SlaveAdr == (LoadBl - 1))
[e $ ! == -> _SlaveAdr `i - -> _LoadBl `i -> 1 `i 1591  ]
[; ;EVSE.c: 1724: {
"1724
{
[; ;EVSE.c: 1725: if (Command == 0x81)
"1725
[e $ ! == -> _Command `i -> 129 `i 1592  ]
[; ;EVSE.c: 1726: {
"1726
{
[; ;EVSE.c: 1727: State = 1;
"1727
[e = _State -> -> 1 `i `uc ]
[; ;EVSE.c: 1728: printf ("81 ACK State A\r\n");
"1728
[e ( _printf :s 128C ]
"1729
}
[; ;EVSE.c: 1729: } else if (Command == 0x82)
[e $U 1593  ]
[e :U 1592 ]
[e $ ! == -> _Command `i -> 130 `i 1594  ]
[; ;EVSE.c: 1730: {
"1730
{
[; ;EVSE.c: 1731: if (Current == 0)
"1731
[e $ ! == _Current -> -> 0 `i `ui 1595  ]
[; ;EVSE.c: 1732: {
"1732
{
[; ;EVSE.c: 1733: Error = 4;
"1733
[e = _Error -> -> 4 `i `uc ]
[; ;EVSE.c: 1734: printf ("82 ACK ");
"1734
[e ( _printf :s 129C ]
"1735
}
[; ;EVSE.c: 1735: } else {
[e $U 1596  ]
[e :U 1595 ]
{
[; ;EVSE.c: 1736: SetCurrent(Current);
"1736
[e ( _SetCurrent (1 _Current ]
[; ;EVSE.c: 1737: State = 2;
"1737
[e = _State -> -> 2 `i `uc ]
[; ;EVSE.c: 1738: printf ("82 ACK State A->B, charge current: %uA\r\n", Current);
"1738
[e ( _printf , (. :s 130C _Current ]
"1739
}
[e :U 1596 ]
"1740
}
[; ;EVSE.c: 1739: }
[; ;EVSE.c: 1740: } else if (Command == 0x83)
[e $U 1597  ]
[e :U 1594 ]
[e $ ! == -> _Command `i -> 131 `i 1598  ]
[; ;EVSE.c: 1741: {
"1741
{
[; ;EVSE.c: 1742: if (Current == 0)
"1742
[e $ ! == _Current -> -> 0 `i `ui 1599  ]
[; ;EVSE.c: 1743: {
"1743
{
[; ;EVSE.c: 1744: Error = 4;
"1744
[e = _Error -> -> 4 `i `uc ]
[; ;EVSE.c: 1745: printf ("83 ACK ");
"1745
[e ( _printf :s 131C ]
"1746
}
[; ;EVSE.c: 1746: } else {
[e $U 1600  ]
[e :U 1599 ]
{
[; ;EVSE.c: 1747: SetCurrent(Current);
"1747
[e ( _SetCurrent (1 _Current ]
[; ;EVSE.c: 1748: LATBbits.LATB4 = 1;;
"1748
[e = . . _LATBbits 0 4 -> -> 1 `i `uc ]
[; ;EVSE.c: 1749: DiodeCheck = 0;
"1749
[e = _DiodeCheck -> -> 0 `i `uc ]
[; ;EVSE.c: 1750: State = 3;
"1750
[e = _State -> -> 3 `i `uc ]
[; ;EVSE.c: 1751: LCDTimer = 0;
"1751
[e = _LCDTimer -> -> 0 `i `uc ]
[; ;EVSE.c: 1752: Timer = 0;
"1752
[e = _Timer -> -> -> 0 `i `l `ul ]
[; ;EVSE.c: 1753: if (!LCDNav)
"1753
[e $ ! ! != -> _LCDNav `i -> -> -> 0 `i `uc `i 1601  ]
[; ;EVSE.c: 1754: {
"1754
{
[; ;EVSE.c: 1755: GLCD();
"1755
[e ( _GLCD ..  ]
"1756
}
[e :U 1601 ]
[; ;EVSE.c: 1756: }
[; ;EVSE.c: 1757: printf ("83 ACK State C charge current: %uA\r\n", Current);
"1757
[e ( _printf , (. :s 132C _Current ]
[; ;EVSE.c: 1758: printf("STATE B->C\r\n");
"1758
[e ( _printf :s 133C ]
"1759
}
[e :U 1600 ]
"1760
}
[; ;EVSE.c: 1759: }
[; ;EVSE.c: 1760: } else if (Command == 0x84)
[e $U 1602  ]
[e :U 1598 ]
[e $ ! == -> _Command `i -> 132 `i 1603  ]
[; ;EVSE.c: 1761: {
"1761
{
[; ;EVSE.c: 1762: State = 2;
"1762
[e = _State -> -> 2 `i `uc ]
[; ;EVSE.c: 1763: printf ("84 ACK State C->B, charging stopped\r\n");
"1763
[e ( _printf :s 134C ]
"1764
}
[e :U 1603 ]
"1766
[e :U 1602 ]
[e :U 1597 ]
[e :U 1593 ]
}
[e :U 1591 ]
[; ;EVSE.c: 1764: }
[; ;EVSE.c: 1766: }
[; ;EVSE.c: 1769: if (LoadBl == 1)
"1769
[e $ ! == -> _LoadBl `i -> 1 `i 1604  ]
[; ;EVSE.c: 1770: {
"1770
{
[; ;EVSE.c: 1771: if (Command == 0x01)
"1771
[e $ ! == -> _Command `i -> 1 `i 1605  ]
[; ;EVSE.c: 1772: {
"1772
{
[; ;EVSE.c: 1773: BalancedState[SlaveAdr] = 0;
"1773
[e = *U + &U _BalancedState * -> _SlaveAdr `ux -> -> # *U &U _BalancedState `ui `ux -> -> 0 `i `uc ]
[; ;EVSE.c: 1774: CalcBalancedCurrent(0);
"1774
[e ( _CalcBalancedCurrent (1 -> -> 0 `i `uc ]
[; ;EVSE.c: 1775: printf("01 Slave %u State A\r\n", SlaveAdr);
"1775
[e ( _printf , (. :s 135C -> _SlaveAdr `i ]
[; ;EVSE.c: 1776: SendRS485(SlaveAdr, 0x81, 0x00, 0x00);
"1776
[e ( _SendRS485 (4 , , , _SlaveAdr -> -> 129 `i `uc -> -> 0 `i `uc -> -> 0 `i `uc ]
"1777
}
[; ;EVSE.c: 1777: } else if (Command == 0x02)
[e $U 1606  ]
[e :U 1605 ]
[e $ ! == -> _Command `i -> 2 `i 1607  ]
[; ;EVSE.c: 1778: {
"1778
{
[; ;EVSE.c: 1779: if (IsCurrentAvailable() == 0)
"1779
[e $ ! == -> ( _IsCurrentAvailable ..  `i -> 0 `i 1608  ]
[; ;EVSE.c: 1780: {
"1780
{
[; ;EVSE.c: 1781: BalancedState[SlaveAdr] = 1;
"1781
[e = *U + &U _BalancedState * -> _SlaveAdr `ux -> -> # *U &U _BalancedState `ui `ux -> -> 1 `i `uc ]
[; ;EVSE.c: 1782: BalancedMax[SlaveAdr] = Current;
"1782
[e = *U + &U _BalancedMax * -> _SlaveAdr `ux -> -> # *U &U _BalancedMax `ui `ux -> _Current `i ]
[; ;EVSE.c: 1783: Balanced[SlaveAdr] = MinCurrent;
"1783
[e = *U + &U _Balanced * -> _SlaveAdr `ux -> -> # *U &U _Balanced `ui `ux -> _MinCurrent `i ]
"1784
}
[; ;EVSE.c: 1784: } else Balanced[SlaveAdr] = 0;
[e $U 1609  ]
[e :U 1608 ]
[e = *U + &U _Balanced * -> _SlaveAdr `ux -> -> # *U &U _Balanced `ui `ux -> 0 `i ]
[e :U 1609 ]
[; ;EVSE.c: 1785: printf("02 Slave %u requested:%uA\r\n", SlaveAdr, Current);
"1785
[e ( _printf , , (. :s 136C -> _SlaveAdr `i _Current ]
[; ;EVSE.c: 1786: SendRS485(SlaveAdr, 0x82, 0x00, Balanced[SlaveAdr]);
"1786
[e ( _SendRS485 (4 , , , _SlaveAdr -> -> 130 `i `uc -> -> 0 `i `uc -> *U + &U _Balanced * -> _SlaveAdr `ux -> -> # *U &U _Balanced `ui `ux `uc ]
"1787
}
[; ;EVSE.c: 1787: } else if (Command == 0x03)
[e $U 1610  ]
[e :U 1607 ]
[e $ ! == -> _Command `i -> 3 `i 1611  ]
[; ;EVSE.c: 1788: {
"1788
{
[; ;EVSE.c: 1789: if (IsCurrentAvailable() == 0)
"1789
[e $ ! == -> ( _IsCurrentAvailable ..  `i -> 0 `i 1612  ]
[; ;EVSE.c: 1790: {
"1790
{
[; ;EVSE.c: 1791: BalancedState[SlaveAdr] = 2;
"1791
[e = *U + &U _BalancedState * -> _SlaveAdr `ux -> -> # *U &U _BalancedState `ui `ux -> -> 2 `i `uc ]
[; ;EVSE.c: 1792: BalancedMax[SlaveAdr] = Current;
"1792
[e = *U + &U _BalancedMax * -> _SlaveAdr `ux -> -> # *U &U _BalancedMax `ui `ux -> _Current `i ]
[; ;EVSE.c: 1793: Balanced[SlaveAdr] = 0;
"1793
[e = *U + &U _Balanced * -> _SlaveAdr `ux -> -> # *U &U _Balanced `ui `ux -> 0 `i ]
[; ;EVSE.c: 1794: CalcBalancedCurrent(1);
"1794
[e ( _CalcBalancedCurrent (1 -> -> 1 `i `uc ]
"1795
}
[; ;EVSE.c: 1795: } else Balanced[SlaveAdr] = 0;
[e $U 1613  ]
[e :U 1612 ]
[e = *U + &U _Balanced * -> _SlaveAdr `ux -> -> # *U &U _Balanced `ui `ux -> 0 `i ]
[e :U 1613 ]
[; ;EVSE.c: 1796: printf("03 Slave %u charging: %uA\r\n", SlaveAdr, Balanced[SlaveAdr]);
"1796
[e ( _printf , , (. :s 137C -> _SlaveAdr `i *U + &U _Balanced * -> _SlaveAdr `ux -> -> # *U &U _Balanced `ui `ux ]
[; ;EVSE.c: 1797: SendRS485(SlaveAdr, 0x83, 0x00, Balanced[SlaveAdr]);
"1797
[e ( _SendRS485 (4 , , , _SlaveAdr -> -> 131 `i `uc -> -> 0 `i `uc -> *U + &U _Balanced * -> _SlaveAdr `ux -> -> # *U &U _Balanced `ui `ux `uc ]
"1798
}
[; ;EVSE.c: 1798: } else if (Command == 0x04)
[e $U 1614  ]
[e :U 1611 ]
[e $ ! == -> _Command `i -> 4 `i 1615  ]
[; ;EVSE.c: 1799: {
"1799
{
[; ;EVSE.c: 1800: BalancedState[SlaveAdr] = 0;
"1800
[e = *U + &U _BalancedState * -> _SlaveAdr `ux -> -> # *U &U _BalancedState `ui `ux -> -> 0 `i `uc ]
[; ;EVSE.c: 1801: CalcBalancedCurrent(0);
"1801
[e ( _CalcBalancedCurrent (1 -> -> 0 `i `uc ]
[; ;EVSE.c: 1802: printf("04 C->B Slave %u inactive\r\n", SlaveAdr);
"1802
[e ( _printf , (. :s 138C -> _SlaveAdr `i ]
[; ;EVSE.c: 1803: SendRS485(SlaveAdr, 0x84, 0x00, 0x00);
"1803
[e ( _SendRS485 (4 , , , _SlaveAdr -> -> 132 `i `uc -> -> 0 `i `uc -> -> 0 `i `uc ]
"1804
}
[e :U 1615 ]
"1806
[e :U 1614 ]
[e :U 1610 ]
[e :U 1606 ]
}
[e :U 1604 ]
"1808
}
[e :U 1586 ]
"1809
[e :U 1585 ]
[; ;EVSE.c: 1804: }
[; ;EVSE.c: 1806: }
[; ;EVSE.c: 1808: }
[; ;EVSE.c: 1809: ISRFLAG = 0;
[e = _ISRFLAG -> -> 0 `i `uc ]
[; ;EVSE.c: 1810: if (Error == 2 && timeout == 10) Error = 0;
"1810
[e $ ! && == -> _Error `i -> 2 `i == -> _timeout `i -> 10 `i 1616  ]
[e = _Error -> -> 0 `i `uc ]
[e :U 1616 ]
[; ;EVSE.c: 1811: if (Error == 1 && ChargeDelay == 0 && LoadBl > 1)
"1811
[e $ ! && && == -> _Error `i -> 1 `i == -> _ChargeDelay `i -> 0 `i > -> _LoadBl `i -> 1 `i 1617  ]
[; ;EVSE.c: 1812: Error = 0;
"1812
[e = _Error -> -> 0 `i `uc ]
[e :U 1617 ]
"1814
}
[e :U 1567 ]
"1817
}
[e :U 1462 ]
"1258
[e $U 1463  ]
[e :U 1464 ]
[; ;EVSE.c: 1814: }
[; ;EVSE.c: 1817: }
[; ;EVSE.c: 1818: }
"1818
[e :UE 1461 ]
}
[p f _printf 9471620 ]
[a 39C 13 10 45 45 45 45 45 45 45 45 45 45 45 45 45 45 45 45 45 45 45 45 45 45 32 83 77 65 82 84 32 69 86 83 69 32 32 45 45 45 45 45 45 45 45 45 45 45 45 45 45 45 45 45 45 45 45 45 45 13 10 32 118 0 ]
[a 11C 77 65 88 0 ]
[a 40C 50 46 48 55 46 86 97 114 80 86 0 ]
[a 23C 83 77 65 82 84 0 ]
[a 29C 83 79 67 75 69 84 0 ]
[a 19C 65 67 67 69 83 83 0 ]
[a 10C 77 65 73 78 83 0 ]
[a 26C 77 79 84 79 82 0 ]
[a 31C 77 65 83 84 69 82 0 ]
[a 20C 82 67 77 79 78 0 ]
[a 12C 77 73 78 0 ]
[a 18C 76 79 65 68 66 76 0 ]
[a 24C 78 79 82 77 65 76 0 ]
[a 13C 67 65 76 0 ]
[a 15C 76 79 67 75 0 ]
[a 36C 83 87 73 84 67 72 0 ]
[a 16C 67 79 78 70 73 71 0 ]
[a 27C 68 73 83 65 66 76 69 0 ]
[a 30C 68 73 83 65 66 76 69 0 ]
[a 35C 68 73 83 65 66 76 69 0 ]
[a 37C 68 73 83 65 66 76 69 0 ]
[a 38C 69 78 65 66 76 69 0 ]
[a 17C 67 65 66 76 69 0 ]
[a 14C 77 79 68 69 0 ]
[a 25C 83 79 76 69 78 79 73 68 0 ]
[a 28C 70 73 88 69 68 0 ]
[a 71C 62 0 ]
[a 34C 83 76 65 86 69 51 0 ]
[a 33C 83 76 65 86 69 50 0 ]
[a 32C 83 76 65 86 69 49 0 ]
[a 3C 32 32 99 117 114 114 101 110 116 58 37 51 117 32 0 ]
[a 6C 73 109 101 97 115 117 114 101 100 58 37 51 117 32 73 115 101 116 66 97 108 97 110 99 101 100 58 37 51 105 32 66 97 115 101 108 111 97 100 58 37 51 117 32 0 ]
[a 4C 32 32 68 117 116 121 67 121 99 108 101 58 37 51 117 32 32 67 104 97 114 103 105 110 103 58 37 49 117 32 0 ]
[a 110C 97 99 99 101 115 115 58 32 37 100 32 0 ]
[a 131C 56 51 32 65 67 75 32 0 ]
[a 129C 56 50 32 65 67 75 32 0 ]
[a 79C 67 84 49 32 114 101 97 100 115 58 32 37 51 117 46 37 48 49 117 32 65 13 10 69 110 116 101 114 32 110 101 119 32 77 101 97 115 117 114 101 100 32 67 117 114 114 101 110 116 32 102 111 114 32 67 84 49 58 32 0 ]
[a 92C 69 110 116 101 114 32 110 101 119 32 67 111 110 102 105 103 117 114 97 116 105 111 110 32 40 70 73 88 69 68 47 83 79 67 75 69 84 41 58 32 0 ]
[a 88C 69 110 116 101 114 32 110 101 119 32 67 97 98 108 101 32 108 111 99 107 32 109 111 100 101 32 40 68 73 83 65 66 76 69 47 83 79 76 69 78 79 73 68 47 77 79 84 79 82 41 58 32 0 ]
[a 83C 69 110 116 101 114 32 110 101 119 32 69 86 83 69 32 77 111 100 101 32 40 83 77 65 82 84 47 78 79 82 77 65 76 41 58 32 0 ]
[a 104C 65 99 99 101 115 115 32 67 111 110 116 114 111 108 32 111 110 32 73 79 50 32 40 68 73 83 65 66 76 69 47 83 87 73 84 67 72 41 58 32 0 ]
[a 108C 82 101 115 105 100 117 97 108 32 67 117 114 114 101 110 116 32 77 111 110 105 116 111 114 32 111 110 32 73 79 51 32 40 68 73 83 65 66 76 69 47 69 78 65 66 76 69 41 58 32 0 ]
[a 78C 77 73 78 32 67 104 97 114 103 101 32 67 117 114 114 101 110 116 32 115 101 116 32 116 111 58 32 37 117 32 65 13 10 69 110 116 101 114 32 110 101 119 32 77 73 78 32 67 104 97 114 103 101 32 67 117 114 114 101 110 116 32 40 54 45 49 54 41 58 32 0 ]
[a 100C 69 110 116 101 114 32 76 111 97 100 32 66 97 108 97 110 99 105 110 103 32 109 111 100 101 32 40 68 73 83 65 66 76 69 47 77 65 83 84 69 82 47 83 76 65 86 69 49 47 83 76 65 86 69 50 47 83 76 65 86 69 51 41 58 32 0 ]
[a 95C 70 105 120 101 100 32 67 97 98 108 101 32 67 117 114 114 101 110 116 32 108 105 109 105 116 32 115 101 116 32 116 111 58 32 37 117 32 65 13 10 69 110 116 101 114 32 110 101 119 32 108 105 109 105 116 32 40 49 51 45 56 48 41 58 32 0 ]
[a 77C 77 65 88 32 67 117 114 114 101 110 116 32 115 101 116 32 116 111 58 32 37 117 32 65 13 10 69 110 116 101 114 32 110 101 119 32 77 65 88 32 67 104 97 114 103 101 32 67 117 114 114 101 110 116 32 40 49 48 45 56 48 41 58 32 0 ]
[a 74C 77 65 73 78 83 32 67 117 114 114 101 110 116 32 115 101 116 32 116 111 58 32 37 117 32 65 13 10 69 110 116 101 114 32 110 101 119 32 109 97 120 32 77 65 73 78 83 32 67 117 114 114 101 110 116 32 40 49 48 45 49 48 48 41 58 32 0 ]
[a 84C 67 97 98 108 101 32 108 111 99 107 32 115 101 116 32 116 111 32 58 32 0 ]
[a 96C 76 111 97 100 32 66 97 108 97 110 99 105 110 103 32 115 101 116 32 116 111 32 58 32 0 ]
[a 80C 69 86 83 69 32 115 101 116 32 116 111 32 58 32 0 ]
[a 105C 82 101 115 105 100 117 97 108 32 67 117 114 114 101 110 116 32 77 111 110 105 116 111 114 32 111 110 32 73 47 79 32 51 32 115 101 116 32 116 111 32 58 32 0 ]
[a 101C 65 99 99 101 115 115 32 67 111 110 116 114 111 108 32 111 110 32 73 47 79 32 50 32 115 101 116 32 116 111 32 58 32 0 ]
[a 89C 67 111 110 102 105 103 117 114 97 116 105 111 110 32 58 32 0 ]
[a 65C 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 45 32 0 ]
[a 50C 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 45 32 0 ]
[a 60C 32 32 32 32 32 32 32 32 32 32 32 32 32 32 45 32 0 ]
[a 68C 32 32 32 32 32 32 32 32 32 32 45 32 0 ]
[a 44C 32 32 32 32 32 32 45 32 0 ]
[a 47C 32 32 32 32 45 32 0 ]
[a 2C 100 101 109 97 110 100 99 117 114 114 101 110 116 58 37 51 117 32 80 80 58 37 52 105 32 99 117 114 114 101 110 116 117 108 58 37 51 117 32 32 0 ]
[a 7C 69 86 83 69 37 117 91 37 117 93 58 37 50 117 65 32 32 0 ]
[a 125C 32 32 66 97 108 97 110 99 101 100 91 48 93 99 117 114 114 101 110 116 58 37 117 32 32 32 0 ]
[a 5C 78 111 32 67 117 114 114 101 110 116 33 33 10 13 0 ]
[a 8C 10 13 0 ]
[a 99C 83 108 97 118 101 37 117 13 10 0 ]
[a 48C 83 109 97 114 116 13 10 0 ]
[a 46C 84 121 112 101 32 50 32 83 111 99 107 101 116 13 10 0 ]
[a 91C 84 121 112 101 32 50 32 83 111 99 107 101 116 13 10 0 ]
[a 21C 13 10 69 114 114 111 114 33 32 112 108 101 97 115 101 32 99 104 101 99 107 32 108 105 109 105 116 115 13 10 0 ]
[a 62C 77 111 116 111 114 13 10 0 ]
[a 85C 77 111 116 111 114 13 10 0 ]
[a 52C 77 97 115 116 101 114 13 10 0 ]
[a 98C 77 97 115 116 101 114 13 10 0 ]
[a 49C 78 111 114 109 97 108 13 10 0 ]
[a 67C 83 119 105 116 99 104 13 10 0 ]
[a 103C 83 119 105 116 99 104 13 10 0 ]
[a 41C 32 102 111 114 32 100 101 116 97 105 108 101 100 32 105 110 115 116 114 117 99 116 105 111 110 115 44 32 115 101 101 32 119 119 119 46 115 109 97 114 116 101 118 115 101 46 111 114 103 13 10 0 ]
[a 138C 48 52 32 67 45 62 66 32 83 108 97 118 101 32 37 117 32 105 110 97 99 116 105 118 101 13 10 0 ]
[a 87C 68 105 115 97 98 108 101 13 10 0 ]
[a 45C 70 105 120 101 100 32 67 97 98 108 101 13 10 0 ]
[a 90C 70 105 120 101 100 32 67 97 98 108 101 13 10 0 ]
[a 81C 83 109 97 114 116 32 109 111 100 101 13 10 0 ]
[a 82C 78 111 114 109 97 108 32 109 111 100 101 13 10 0 ]
[a 61C 83 111 108 101 110 111 105 100 13 10 0 ]
[a 86C 83 111 108 101 110 111 105 100 13 10 0 ]
[a 1C 13 10 115 101 116 116 105 110 103 115 32 115 97 118 101 100 13 10 0 ]
[a 121C 48 52 32 115 101 110 116 32 116 111 32 77 97 115 116 101 114 44 32 99 104 97 114 103 105 110 103 32 115 116 111 112 112 101 100 13 10 0 ]
[a 111C 48 49 32 115 101 110 116 32 116 111 32 77 97 115 116 101 114 44 32 99 104 97 114 103 105 110 103 32 115 116 111 112 112 101 100 13 10 0 ]
[a 134C 56 52 32 65 67 75 32 83 116 97 116 101 32 67 45 62 66 44 32 99 104 97 114 103 105 110 103 32 115 116 111 112 112 101 100 13 10 0 ]
[a 51C 68 105 115 97 98 108 101 100 13 10 0 ]
[a 63C 68 105 115 97 98 108 101 100 13 10 0 ]
[a 66C 68 105 115 97 98 108 101 100 13 10 0 ]
[a 69C 68 105 115 97 98 108 101 100 13 10 0 ]
[a 97C 68 105 115 97 98 108 101 100 13 10 0 ]
[a 102C 68 105 115 97 98 108 101 100 13 10 0 ]
[a 106C 68 105 115 97 98 108 101 100 13 10 0 ]
[a 70C 69 110 97 98 108 101 100 13 10 0 ]
[a 107C 69 110 97 98 108 101 100 13 10 0 ]
[a 72C 87 65 82 78 73 78 71 32 45 32 68 79 32 78 79 84 32 83 69 84 32 67 85 82 82 69 78 84 32 72 73 71 72 69 82 32 84 72 65 78 32 89 79 85 82 32 67 73 82 67 85 73 84 32 66 82 69 65 75 69 82 13 10 0 ]
[a 75C 87 65 82 78 73 78 71 32 45 32 68 79 32 78 79 84 32 83 69 84 32 67 85 82 82 69 78 84 32 72 73 71 72 69 82 32 84 72 65 78 32 89 79 85 82 32 67 73 82 67 85 73 84 32 66 82 69 65 75 69 82 13 10 0 ]
[a 93C 87 65 82 78 73 78 71 32 45 32 68 79 32 78 79 84 32 83 69 84 32 67 85 82 82 69 78 84 32 72 73 71 72 69 82 32 84 72 65 78 32 89 79 85 82 32 67 73 82 67 85 73 84 32 66 82 69 65 75 69 82 13 10 0 ]
[a 73C 79 82 32 71 82 69 65 84 69 82 32 84 72 65 78 32 84 72 69 32 82 65 84 69 68 32 86 65 76 85 69 32 79 70 32 84 72 69 32 69 86 83 69 13 10 0 ]
[a 76C 79 82 32 71 82 69 65 84 69 82 32 84 72 65 78 32 84 72 69 32 82 65 84 69 68 32 86 65 76 85 69 32 79 70 32 84 72 69 32 69 86 83 69 13 10 0 ]
[a 94C 79 82 32 71 82 69 65 84 69 82 32 84 72 65 78 32 84 72 69 32 82 65 84 69 68 32 86 65 76 85 69 32 79 70 32 84 72 69 32 67 72 65 82 71 73 78 71 32 67 65 66 76 69 13 10 0 ]
[a 117C 83 84 65 84 69 32 66 45 62 67 13 10 0 ]
[a 133C 83 84 65 84 69 32 66 45 62 67 13 10 0 ]
[a 42C 32 73 110 116 101 114 110 97 108 32 84 101 109 112 101 114 97 116 117 114 101 58 32 37 50 117 32 67 13 10 0 ]
[a 118C 78 111 32 97 99 107 44 32 83 84 65 84 69 32 67 45 62 66 13 10 0 ]
[a 120C 83 84 65 84 69 32 67 45 62 66 13 10 0 ]
[a 114C 83 84 65 84 69 32 65 45 62 66 13 10 0 ]
[a 136C 48 50 32 83 108 97 118 101 32 37 117 32 114 101 113 117 101 115 116 101 100 58 37 117 65 13 10 0 ]
[a 116C 48 51 32 115 101 110 116 32 116 111 32 77 97 115 116 101 114 44 32 114 101 113 117 101 115 116 101 100 32 37 117 65 13 10 0 ]
[a 113C 48 50 32 115 101 110 116 32 116 111 32 77 97 115 116 101 114 44 32 114 101 113 117 101 115 116 101 100 32 37 117 65 13 10 0 ]
[a 132C 56 51 32 65 67 75 32 83 116 97 116 101 32 67 32 99 104 97 114 103 101 32 99 117 114 114 101 110 116 58 32 37 117 65 13 10 0 ]
[a 130C 56 50 32 65 67 75 32 83 116 97 116 101 32 65 45 62 66 44 32 99 104 97 114 103 101 32 99 117 114 114 101 110 116 58 32 37 117 65 13 10 0 ]
[a 137C 48 51 32 83 108 97 118 101 32 37 117 32 99 104 97 114 103 105 110 103 58 32 37 117 65 13 10 0 ]
[a 119C 83 84 65 84 69 32 67 45 62 65 13 10 0 ]
[a 115C 83 84 65 84 69 32 66 45 62 65 13 10 0 ]
[a 22C 13 10 69 114 114 111 114 33 32 112 108 101 97 115 101 32 99 97 108 105 98 114 97 116 101 32 119 105 116 104 32 97 116 108 101 97 115 116 32 54 65 13 10 0 ]
[a 56C 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 45 32 37 51 117 32 65 13 10 0 ]
[a 59C 32 32 32 32 32 32 32 32 32 32 32 32 45 32 32 37 50 117 32 65 13 10 0 ]
[a 57C 32 32 32 32 32 32 32 32 45 32 32 37 50 117 32 65 13 10 0 ]
[a 58C 45 32 32 37 50 117 32 65 13 10 0 ]
[a 135C 48 49 32 83 108 97 118 101 32 37 117 32 83 116 97 116 101 32 65 13 10 0 ]
[a 128C 56 49 32 65 67 75 32 83 116 97 116 101 32 65 13 10 0 ]
[a 55C 83 108 97 118 101 51 13 10 0 ]
[a 54C 83 108 97 118 101 50 13 10 0 ]
[a 53C 83 108 97 118 101 49 13 10 0 ]
[a 109C 13 10 83 109 97 114 116 32 69 86 83 69 32 112 111 119 101 114 117 112 46 13 10 0 ]
[a 43C 45 45 45 45 45 45 45 45 45 45 45 45 45 45 45 45 45 45 45 45 45 45 45 45 45 45 45 45 45 45 45 45 45 45 45 45 45 45 45 45 45 45 45 45 45 45 45 45 45 45 45 45 45 45 45 45 45 13 10 0 ]
[a 64C 67 65 76 32 32 32 32 45 32 67 97 108 105 98 114 97 116 101 32 67 84 49 32 32 40 67 84 49 58 37 51 117 46 37 48 49 117 65 32 67 84 50 58 37 51 117 46 37 48 49 117 65 32 67 84 51 58 37 51 117 46 37 48 49 117 65 41 13 10 0 ]
[a 123C 69 114 114 111 114 44 32 99 111 109 109 117 110 105 99 97 116 105 111 110 32 101 114 114 111 114 33 13 10 0 ]
[a 124C 84 101 109 112 101 114 97 116 117 114 101 32 116 111 111 32 72 105 103 104 33 13 10 0 ]
[a 122C 78 111 116 32 101 110 111 117 103 104 32 99 117 114 114 101 110 116 32 97 118 97 105 108 97 98 108 101 33 13 10 0 ]
[a 127C 66 114 111 97 100 99 97 115 116 32 69 114 114 111 114 32 109 101 115 115 97 103 101 32 114 101 99 101 105 118 101 100 33 13 10 0 ]
[a 126C 66 114 111 97 100 99 97 115 116 32 114 101 99 101 105 118 101 100 44 32 83 108 97 118 101 32 37 117 65 32 13 10 0 ]
[a 112C 67 97 98 108 101 32 108 105 109 105 116 58 32 37 117 65 32 32 77 97 120 58 32 37 117 65 32 13 10 0 ]
[a 9C 13 10 0 ]
