===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 0.9883 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2091 ( 16.4%)    0.2091 ( 21.2%)  FIR Parser
    0.8485 ( 66.5%)    0.5603 ( 56.7%)  'firrtl.circuit' Pipeline
    0.1142 (  8.9%)    0.0624 (  6.3%)    'firrtl.module' Pipeline
    0.1004 (  7.9%)    0.0547 (  5.5%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0138 (  1.1%)    0.0076 (  0.8%)      LowerCHIRRTL
    0.0104 (  0.8%)    0.0104 (  1.1%)    InferWidths
    0.0439 (  3.4%)    0.0439 (  4.4%)    InferResets
    0.0013 (  0.1%)    0.0013 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0016 (  0.1%)    0.0016 (  0.2%)    PrefixModules
    0.0490 (  3.8%)    0.0490 (  5.0%)    LowerFIRRTLTypes
    0.4942 ( 38.7%)    0.2579 ( 26.1%)    'firrtl.module' Pipeline
    0.0715 (  5.6%)    0.0391 (  4.0%)      ExpandWhens
    0.4227 ( 33.1%)    0.2188 ( 22.1%)      Canonicalizer
    0.0181 (  1.4%)    0.0181 (  1.8%)    Inliner
    0.0240 (  1.9%)    0.0240 (  2.4%)    IMConstProp
    0.0004 (  0.0%)    0.0004 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.0928 (  7.3%)    0.0928 (  9.4%)    'firrtl.module' Pipeline
    0.0928 (  7.3%)    0.0928 (  9.4%)      Canonicalizer
    0.0720 (  5.6%)    0.0720 (  7.3%)  LowerFIRRTLToHW
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.0910 (  7.1%)    0.0910 (  9.2%)  'hw.module' Pipeline
    0.0010 (  0.1%)    0.0010 (  0.1%)    HWCleanup
    0.0233 (  1.8%)    0.0233 (  2.4%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0521 (  4.1%)    0.0521 (  5.3%)    Canonicalizer
    0.0010 (  0.1%)    0.0010 (  0.1%)    HWLegalizeModules
    0.0135 (  1.1%)    0.0135 (  1.4%)    PrettifyVerilog
    0.0550 (  4.3%)    0.0550 (  5.6%)  ExportVerilog
    0.0009 (  0.1%)    0.0009 (  0.1%)  Rest
    1.2765 (100.0%)    0.9883 (100.0%)  Total

{
  totalTime: 0.998,
  maxMemory: 66891776
}
