<BaliSimProject version="1.3" path="sync_controller" stage="1" language="0" name="sim_sync_controller_wb_wrapper_postmap" simType="Active-HDL">
    <Source worklib="" path="sync_controller/sync_controller_sync_controller_mapvho.vho" type="VHDL" include="none"/>
    <Source worklib="" path="../../../../my_designs/sync_controller/sync_controller_rtl/src/TestBench/sync_controller_wb_wrapper_TB.vhd" type="none" include="none"/>
    <Source worklib="" path="sync_controller/sync_controller_sync_controller_mapvho.sdf" type="VHDL" include="none"/>
    <Sdf path="sync_controller/sync_controller_sync_controller_mapvho.sdf"/>
    <SimLib value="pmi_work ovi_machxo2"/>
    <GlbInc value="&quot;sync_controller&quot; &quot;sync_controller/soc&quot; &quot;sw/uart_test&quot;"/>
    <Macro value=""/>
    <TopModule instance="/UUT" language="VHDL" name="TESTBENCH_FOR_sync_controller_wb_wrapper"/>
</BaliSimProject>
