{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1445820417171 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus II 64-Bit " "Running Quartus II 64-Bit Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1445820417171 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 25 20:46:57 2015 " "Processing started: Sun Oct 25 20:46:57 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1445820417171 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1445820417171 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc --read_settings_files=off --write_settings_files=off Project2 -c Debug " "Command: quartus_drc --read_settings_files=off --write_settings_files=off Project2 -c Debug" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1445820417171 ""}
{ "Info" "ISTA_SDC_FOUND" "Timing.sdc " "Reading SDC File: 'Timing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1445820417471 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Timing.sdc 1 CLOCK_50 port " "Ignored filter at Timing.sdc(1): CLOCK_50 could not be matched with a port" {  } { { "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Timing.sdc" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Timing.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1445820417475 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Timing.sdc 1 Argument <targets> is an empty collection " "Ignored create_clock at Timing.sdc(1): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \"Clock10\" -period 100.000ns \[get_ports \{CLOCK_50\}\] " "create_clock -name \"Clock10\" -period 100.000ns \[get_ports \{CLOCK_50\}\]" {  } { { "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Timing.sdc" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Timing.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1445820417476 ""}  } { { "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Timing.sdc" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Timing.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1445820417476 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Timing.sdc 5 Clock10 clock " "Ignored filter at Timing.sdc(5): Clock10 could not be matched with a clock" {  } { { "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Timing.sdc" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Timing.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1445820417476 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Timing.sdc 5 Argument -clock is not an object ID " "Ignored set_input_delay at Timing.sdc(5): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \"Clock10\" -max -100ns \[all_inputs\]  " "set_input_delay -clock \"Clock10\" -max -100ns \[all_inputs\] " {  } { { "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Timing.sdc" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Timing.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1445820417476 ""}  } { { "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Timing.sdc" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Timing.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1445820417476 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Timing.sdc 6 Argument -clock is not an object ID " "Ignored set_input_delay at Timing.sdc(6): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \"Clock10\" -min 0ns \[all_inputs\]  " "set_input_delay -clock \"Clock10\" -min 0ns \[all_inputs\] " {  } { { "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Timing.sdc" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Timing.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1445820417477 ""}  } { { "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Timing.sdc" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Timing.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1445820417477 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Timing.sdc 8 Argument -clock is not an object ID " "Ignored set_output_delay at Timing.sdc(8): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \"Clock10\" -max -100ns \[all_outputs\]  " "set_output_delay -clock \"Clock10\" -max -100ns \[all_outputs\] " {  } { { "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Timing.sdc" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Timing.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1445820417477 ""}  } { { "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Timing.sdc" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Timing.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1445820417477 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Timing.sdc 9 Argument -clock is not an object ID " "Ignored set_output_delay at Timing.sdc(9): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \"Clock10\" -min 0ns \[all_outputs\]  " "set_output_delay -clock \"Clock10\" -min 0ns \[all_outputs\] " {  } { { "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Timing.sdc" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Timing.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1445820417477 ""}  } { { "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Timing.sdc" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Timing.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1445820417477 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Design Assistant" 0 -1 1445820417478 ""}
{ "Critical Warning" "WDRC_CLOCK_SPINES" "Rule C105: Clock signal should be a global signal 25 1 " "(High) Rule C105: Clock signal should be a global signal. (Value defined:25). Found 1 node(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " KEY\[0\] " "Node  \"KEY\[0\]\"" {  } { { "Project2.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Project2.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445820417603 ""}  } {  } 1 308042 "(High) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1445820417603 ""}
{ "Warning" "WDRC_MIXED_CLK_EDGE" "Rule C106: Clock signal source should not drive registers triggered by different clock edges 1 " "(Medium) Rule C106: Clock signal source should not drive registers triggered by different clock edges. Found 1 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " KEY\[0\] " "Node  \"KEY\[0\]\"" {  } { { "Project2.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Project2.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445820417614 ""}  } {  } 0 308022 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1445820417614 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 13 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 13 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " Register:pc\|dataOut\[2\] " "Node  \"Register:pc\|dataOut\[2\]\"" {  } { { "Register.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Register.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/" { { 0 { 0 ""} 0 438 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445820417615 ""} { "Info" "IDRC_NODES_INFO" " KEY\[0\] " "Node  \"KEY\[0\]\"" {  } { { "Project2.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Project2.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445820417615 ""} { "Info" "IDRC_NODES_INFO" " SCProcController:contr\|Mux2~1 " "Node  \"SCProcController:contr\|Mux2~1\"" {  } { { "scproccontroller.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/scproccontroller.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/" { { 0 { 0 ""} 0 746 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445820417615 ""} { "Info" "IDRC_NODES_INFO" " InstMemory:instMem\|data~5 " "Node  \"InstMemory:instMem\|data~5\"" {  } { { "InstMemory.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/InstMemory.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/" { { 0 { 0 ""} 0 737 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445820417615 ""} { "Info" "IDRC_NODES_INFO" " RF:regFile\|regData~708 " "Node  \"RF:regFile\|regData~708\"" {  } { { "RF.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/RF.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/" { { 0 { 0 ""} 0 1290 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445820417615 ""} { "Info" "IDRC_NODES_INFO" " SCProcController:contr\|Mux3~0 " "Node  \"SCProcController:contr\|Mux3~0\"" {  } { { "scproccontroller.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/scproccontroller.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/" { { 0 { 0 ""} 0 747 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445820417615 ""} { "Info" "IDRC_NODES_INFO" " RF:regFile\|regData~706 " "Node  \"RF:regFile\|regData~706\"" {  } { { "RF.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/RF.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/" { { 0 { 0 ""} 0 1288 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445820417615 ""} { "Info" "IDRC_NODES_INFO" " InstMemory:instMem\|data~11 " "Node  \"InstMemory:instMem\|data~11\"" {  } { { "InstMemory.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/InstMemory.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/" { { 0 { 0 ""} 0 755 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445820417615 ""} { "Info" "IDRC_NODES_INFO" " SCProcController:contr\|Mux9~0 " "Node  \"SCProcController:contr\|Mux9~0\"" {  } { { "scproccontroller.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/scproccontroller.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/" { { 0 { 0 ""} 0 751 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445820417615 ""} { "Info" "IDRC_NODES_INFO" " RF:regFile\|regData~707 " "Node  \"RF:regFile\|regData~707\"" {  } { { "RF.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/RF.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/" { { 0 { 0 ""} 0 1289 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445820417615 ""} { "Info" "IDRC_NODES_INFO" " RF:regFile\|regData~705 " "Node  \"RF:regFile\|regData~705\"" {  } { { "RF.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/RF.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/" { { 0 { 0 ""} 0 1287 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445820417615 ""} { "Info" "IDRC_NODES_INFO" " newALU:alu1\|Mux3~0 " "Node  \"newALU:alu1\|Mux3~0\"" {  } { { "newALU.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/newALU.v" 53 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/" { { 0 { 0 ""} 0 1276 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445820417615 ""} { "Info" "IDRC_NODES_INFO" " RF:regFile\|regData~594 " "Node  \"RF:regFile\|regData~594\"" {  } { { "RF.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/RF.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/" { { 0 { 0 ""} 0 854 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445820417615 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1445820417615 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " KEY\[0\] " "Node  \"KEY\[0\]\"" {  } { { "Project2.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Project2.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445820417618 ""} { "Info" "IDRC_NODES_INFO" " InstMemory:instMem\|data~5 " "Node  \"InstMemory:instMem\|data~5\"" {  } { { "InstMemory.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/InstMemory.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/" { { 0 { 0 ""} 0 737 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445820417618 ""} { "Info" "IDRC_NODES_INFO" " SCProcController:contr\|Mux9~0 " "Node  \"SCProcController:contr\|Mux9~0\"" {  } { { "scproccontroller.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/scproccontroller.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/" { { 0 { 0 ""} 0 751 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445820417618 ""} { "Info" "IDRC_NODES_INFO" " InstMemory:instMem\|data~11 " "Node  \"InstMemory:instMem\|data~11\"" {  } { { "InstMemory.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/InstMemory.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/" { { 0 { 0 ""} 0 755 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445820417618 ""} { "Info" "IDRC_NODES_INFO" " Register:pc\|dataOut\[2\] " "Node  \"Register:pc\|dataOut\[2\]\"" {  } { { "Register.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Register.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/" { { 0 { 0 ""} 0 438 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445820417618 ""} { "Info" "IDRC_NODES_INFO" " SCProcController:contr\|Mux3~0 " "Node  \"SCProcController:contr\|Mux3~0\"" {  } { { "scproccontroller.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/scproccontroller.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/" { { 0 { 0 ""} 0 747 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445820417618 ""} { "Info" "IDRC_NODES_INFO" " newALU:alu1\|Mux3~0 " "Node  \"newALU:alu1\|Mux3~0\"" {  } { { "newALU.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/newALU.v" 53 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/" { { 0 { 0 ""} 0 1276 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445820417618 ""} { "Info" "IDRC_NODES_INFO" " RF:regFile\|regData~708 " "Node  \"RF:regFile\|regData~708\"" {  } { { "RF.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/RF.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/" { { 0 { 0 ""} 0 1290 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445820417618 ""} { "Info" "IDRC_NODES_INFO" " RF:regFile\|regData~705 " "Node  \"RF:regFile\|regData~705\"" {  } { { "RF.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/RF.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/" { { 0 { 0 ""} 0 1287 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445820417618 ""} { "Info" "IDRC_NODES_INFO" " RF:regFile\|regData~594 " "Node  \"RF:regFile\|regData~594\"" {  } { { "RF.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/RF.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/" { { 0 { 0 ""} 0 854 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445820417618 ""} { "Info" "IDRC_NODES_INFO" " RF:regFile\|regData~707 " "Node  \"RF:regFile\|regData~707\"" {  } { { "RF.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/RF.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/" { { 0 { 0 ""} 0 1289 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445820417618 ""} { "Info" "IDRC_NODES_INFO" " RF:regFile\|regData~706 " "Node  \"RF:regFile\|regData~706\"" {  } { { "RF.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/RF.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/" { { 0 { 0 ""} 0 1288 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445820417618 ""} { "Info" "IDRC_NODES_INFO" " SCProcController:contr\|Mux2~1 " "Node  \"SCProcController:contr\|Mux2~1\"" {  } { { "scproccontroller.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/scproccontroller.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/" { { 0 { 0 ""} 0 746 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445820417618 ""} { "Info" "IDRC_NODES_INFO" " SCProcController:contr\|Mux6~0 " "Node  \"SCProcController:contr\|Mux6~0\"" {  } { { "scproccontroller.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/scproccontroller.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/" { { 0 { 0 ""} 0 758 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445820417618 ""} { "Info" "IDRC_NODES_INFO" " newALU:alu1\|out\[2\]~2 " "Node  \"newALU:alu1\|out\[2\]~2\"" {  } { { "newALU.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/newALU.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/" { { 0 { 0 ""} 0 1221 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445820417618 ""} { "Info" "IDRC_NODES_INFO" " Register:pc\|dataOut\[3\] " "Node  \"Register:pc\|dataOut\[3\]\"" {  } { { "Register.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Register.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/" { { 0 { 0 ""} 0 439 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445820417618 ""} { "Info" "IDRC_NODES_INFO" " newALU:alu1\|out\[9\]~8 " "Node  \"newALU:alu1\|out\[9\]~8\"" {  } { { "newALU.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/newALU.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/" { { 0 { 0 ""} 0 1309 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445820417618 ""} { "Info" "IDRC_NODES_INFO" " newALU:alu1\|out\[8\]~7 " "Node  \"newALU:alu1\|out\[8\]~7\"" {  } { { "newALU.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/newALU.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/" { { 0 { 0 ""} 0 1305 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445820417618 ""} { "Info" "IDRC_NODES_INFO" " newALU:alu1\|out\[7\]~4 " "Node  \"newALU:alu1\|out\[7\]~4\"" {  } { { "newALU.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/newALU.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/" { { 0 { 0 ""} 0 1293 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445820417618 ""} { "Info" "IDRC_NODES_INFO" " newALU:alu1\|out\[4\]~5 " "Node  \"newALU:alu1\|out\[4\]~5\"" {  } { { "newALU.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/newALU.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/" { { 0 { 0 ""} 0 1295 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445820417618 ""} { "Info" "IDRC_NODES_INFO" " newALU:alu1\|out\[6\]~3 " "Node  \"newALU:alu1\|out\[6\]~3\"" {  } { { "newALU.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/newALU.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/" { { 0 { 0 ""} 0 1285 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445820417618 ""} { "Info" "IDRC_NODES_INFO" " newALU:alu1\|out\[3\]~9 " "Node  \"newALU:alu1\|out\[3\]~9\"" {  } { { "newALU.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/newALU.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/" { { 0 { 0 ""} 0 1418 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445820417618 ""} { "Info" "IDRC_NODES_INFO" " newALU:alu1\|out\[5\]~6 " "Node  \"newALU:alu1\|out\[5\]~6\"" {  } { { "newALU.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/newALU.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/" { { 0 { 0 ""} 0 1301 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445820417618 ""} { "Info" "IDRC_NODES_INFO" " SCProcController:contr\|Mux10~0 " "Node  \"SCProcController:contr\|Mux10~0\"" {  } { { "scproccontroller.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/scproccontroller.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/" { { 0 { 0 ""} 0 752 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445820417618 ""} { "Info" "IDRC_NODES_INFO" " newALU:alu1\|out\[12\]~12 " "Node  \"newALU:alu1\|out\[12\]~12\"" {  } { { "newALU.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/newALU.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/" { { 0 { 0 ""} 0 1430 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445820417618 ""} { "Info" "IDRC_NODES_INFO" " bounceCount\[2\]~26 " "Node  \"bounceCount\[2\]~26\"" {  } { { "Project2.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Project2.v" 106 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/" { { 0 { 0 ""} 0 1473 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445820417618 ""} { "Info" "IDRC_NODES_INFO" " DataMemory:dataMem\|always1~8 " "Node  \"DataMemory:dataMem\|always1~8\"" {  } { { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/" { { 0 { 0 ""} 0 1529 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445820417618 ""} { "Info" "IDRC_NODES_INFO" " newALU:alu1\|out\[11\]~11 " "Node  \"newALU:alu1\|out\[11\]~11\"" {  } { { "newALU.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/newALU.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/" { { 0 { 0 ""} 0 1429 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445820417618 ""} { "Info" "IDRC_NODES_INFO" " InstMemory:instMem\|data~15 " "Node  \"InstMemory:instMem\|data~15\"" {  } { { "InstMemory.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/InstMemory.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/" { { 0 { 0 ""} 0 1066 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445820417618 ""} { "Info" "IDRC_NODES_INFO" " newALU:alu1\|out\[10\]~10 " "Node  \"newALU:alu1\|out\[10\]~10\"" {  } { { "newALU.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/newALU.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/" { { 0 { 0 ""} 0 1428 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445820417618 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Quartus II" 0 -1 1445820417618 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1445820417618 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "63 2 " "Design Assistant information: finished post-fitting analysis of current design -- generated 63 information messages and 2 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1445820417621 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Design Assistant was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "435 " "Peak virtual memory: 435 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1445820417791 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 25 20:46:57 2015 " "Processing ended: Sun Oct 25 20:46:57 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1445820417791 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1445820417791 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1445820417791 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1445820417791 ""}
