
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -179.66

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.34

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.34

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_dscratch1_csr.rdata_q[26]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3473.59    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.43    1.17    1.61 ^ cs_registers_i.u_dscratch1_csr.rdata_q[26]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.61   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cs_registers_i.u_dscratch1_csr.rdata_q[26]$_DFFE_PN0P_/CK (DFFR_X1)
                          1.98    1.98   library removal time
                                  1.98   data required time
-----------------------------------------------------------------------------
                                  1.98   data required time
                                 -1.61   data arrival time
-----------------------------------------------------------------------------
                                 -0.36   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.08    0.01    0.05    1.15 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.15 ^ _29919_/A2 (AND2_X1)
                                  1.15   data arrival time

                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                          0.00    1.10   clock reconvergence pessimism
                                  1.10 v _29919_/A1 (AND2_X1)
                          0.00    1.10   clock gating hold time
                                  1.10   data required time
-----------------------------------------------------------------------------
                                  1.10   data required time
                                 -1.15   data arrival time
-----------------------------------------------------------------------------
                                  0.05   slack (MET)


Startpoint: load_store_unit_i.data_we_q$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: id_stage_i.controller_i.store_err_q$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/CK (DFFR_X1)
     2    2.85    0.01    0.07    0.07 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/QN (DFFR_X1)
                                         _01159_ (net)
                  0.01    0.00    0.07 ^ _20134_/A1 (NOR3_X1)
     2    3.58    0.01    0.01    0.08 v _20134_/ZN (NOR3_X1)
                                         id_stage_i.controller_i.store_err_d (net)
                  0.01    0.00    0.08 v id_stage_i.controller_i.store_err_q$_DFF_PN0_/D (DFFR_X1)
                                  0.08   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ id_stage_i.controller_i.store_err_q$_DFF_PN0_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.08   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_dscratch1_csr.rdata_q[26]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3473.59    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.43    1.17    1.61 ^ cs_registers_i.u_dscratch1_csr.rdata_q[26]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.61   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ cs_registers_i.u_dscratch1_csr.rdata_q[26]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.29    1.91   library recovery time
                                  1.91   data required time
-----------------------------------------------------------------------------
                                  1.91   data required time
                                 -1.61   data arrival time
-----------------------------------------------------------------------------
                                  0.30   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.00    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[701]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    4.12    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.01    0.00    0.09 ^ _16515_/A (BUF_X4)
     4   18.85    0.01    0.03    0.12 ^ _16515_/Z (BUF_X4)
                                         _10699_ (net)
                  0.01    0.00    0.12 ^ _16516_/A (BUF_X16)
    10   38.63    0.01    0.02    0.14 ^ _16516_/Z (BUF_X16)
                                         _10700_ (net)
                  0.01    0.00    0.15 ^ _16517_/A (BUF_X16)
    10   59.99    0.01    0.02    0.17 ^ _16517_/Z (BUF_X16)
                                         _10701_ (net)
                  0.01    0.01    0.17 ^ _16518_/A (BUF_X32)
    10   41.67    0.01    0.02    0.19 ^ _16518_/Z (BUF_X32)
                                         _10702_ (net)
                  0.01    0.01    0.20 ^ _16519_/A (BUF_X16)
    10   37.23    0.01    0.02    0.22 ^ _16519_/Z (BUF_X16)
                                         _10703_ (net)
                  0.01    0.00    0.23 ^ _16520_/A (BUF_X8)
    10   28.11    0.01    0.03    0.25 ^ _16520_/Z (BUF_X8)
                                         _10704_ (net)
                  0.01    0.00    0.25 ^ _16566_/A (BUF_X4)
    19   48.90    0.03    0.04    0.30 ^ _16566_/Z (BUF_X4)
                                         _10750_ (net)
                  0.03    0.01    0.30 ^ _18259_/A (BUF_X2)
    10   30.14    0.04    0.06    0.36 ^ _18259_/Z (BUF_X2)
                                         _12376_ (net)
                  0.04    0.00    0.36 ^ _18260_/A (BUF_X1)
    10   24.53    0.06    0.08    0.45 ^ _18260_/Z (BUF_X1)
                                         _12377_ (net)
                  0.06    0.00    0.45 ^ _18261_/A (BUF_X2)
    10   28.01    0.03    0.06    0.51 ^ _18261_/Z (BUF_X2)
                                         _12378_ (net)
                  0.03    0.00    0.51 ^ _18432_/S (MUX2_X1)
     1    1.70    0.01    0.06    0.57 v _18432_/Z (MUX2_X1)
                                         _12541_ (net)
                  0.01    0.00    0.57 v _18433_/A2 (NOR2_X1)
     1    1.99    0.02    0.03    0.60 ^ _18433_/ZN (NOR2_X1)
                                         _12542_ (net)
                  0.02    0.00    0.60 ^ _18436_/A2 (NOR3_X1)
     1    2.75    0.02    0.02    0.61 v _18436_/ZN (NOR3_X1)
                                         _12545_ (net)
                  0.02    0.00    0.61 v _18442_/A2 (NOR3_X1)
     1    1.76    0.03    0.05    0.66 ^ _18442_/ZN (NOR3_X1)
                                         _12551_ (net)
                  0.03    0.00    0.66 ^ _18453_/A2 (NOR3_X1)
     1    2.44    0.02    0.02    0.68 v _18453_/ZN (NOR3_X1)
                                         _12562_ (net)
                  0.02    0.00    0.68 v _18471_/A (AOI21_X1)
     8   32.35    0.16    0.19    0.87 ^ _18471_/ZN (AOI21_X1)
                                         _12580_ (net)
                  0.16    0.01    0.88 ^ _20600_/A (MUX2_X1)
     7   17.47    0.04    0.10    0.98 ^ _20600_/Z (MUX2_X1)
                                         _03909_ (net)
                  0.04    0.00    0.98 ^ _20998_/A (BUF_X1)
    10   22.04    0.05    0.08    1.06 ^ _20998_/Z (BUF_X1)
                                         _04142_ (net)
                  0.05    0.00    1.06 ^ _21067_/A2 (NAND2_X1)
     1    3.49    0.02    0.03    1.08 v _21067_/ZN (NAND2_X1)
                                         _15009_ (net)
                  0.02    0.00    1.08 v _30197_/B (FA_X1)
     1    5.42    0.02    0.13    1.21 ^ _30197_/S (FA_X1)
                                         _15012_ (net)
                  0.02    0.00    1.21 ^ _30199_/A (FA_X1)
     1    3.85    0.02    0.09    1.31 v _30199_/S (FA_X1)
                                         _15020_ (net)
                  0.02    0.00    1.31 v _30202_/B (FA_X1)
     1    5.11    0.02    0.13    1.44 ^ _30202_/S (FA_X1)
                                         _15031_ (net)
                  0.02    0.00    1.44 ^ _30207_/A (FA_X1)
     1    4.37    0.02    0.09    1.53 v _30207_/S (FA_X1)
                                         _15049_ (net)
                  0.02    0.00    1.53 v _30211_/A (FA_X1)
     1    4.04    0.02    0.12    1.65 ^ _30211_/S (FA_X1)
                                         _15064_ (net)
                  0.02    0.00    1.65 ^ _30212_/A (FA_X1)
     1    1.71    0.01    0.09    1.74 v _30212_/S (FA_X1)
                                         _15067_ (net)
                  0.01    0.00    1.74 v _21502_/A (INV_X1)
     1    3.35    0.01    0.02    1.76 ^ _21502_/ZN (INV_X1)
                                         _16138_ (net)
                  0.01    0.00    1.76 ^ _30538_/A (HA_X1)
     1    1.10    0.02    0.04    1.80 ^ _30538_/S (HA_X1)
                                         _16141_ (net)
                  0.02    0.00    1.80 ^ _23588_/A (BUF_X1)
     5    8.77    0.02    0.04    1.85 ^ _23588_/Z (BUF_X1)
                                         _06098_ (net)
                  0.02    0.00    1.85 ^ _23632_/A2 (NAND3_X1)
     1    1.61    0.02    0.02    1.87 v _23632_/ZN (NAND3_X1)
                                         _06140_ (net)
                  0.02    0.00    1.87 v _23633_/A3 (NOR3_X1)
     2    4.47    0.05    0.07    1.94 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.05    0.00    1.94 ^ _23682_/A2 (NOR2_X1)
     1    3.11    0.01    0.02    1.96 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    1.96 v _23683_/B2 (AOI21_X2)
     5   15.02    0.05    0.06    2.02 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.05    0.00    2.03 ^ _23908_/A3 (AND4_X1)
     2    3.58    0.02    0.07    2.10 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.10 ^ _23912_/A2 (NOR3_X1)
     1    2.53    0.01    0.01    2.11 v _23912_/ZN (NOR3_X1)
                                         _06409_ (net)
                  0.01    0.00    2.11 v _23913_/B (XOR2_X1)
     1    3.45    0.03    0.04    2.15 ^ _23913_/Z (XOR2_X1)
                                         _06410_ (net)
                  0.03    0.00    2.15 ^ _23914_/B (MUX2_X1)
     2    6.11    0.02    0.05    2.21 ^ _23914_/Z (MUX2_X1)
                                         _06411_ (net)
                  0.02    0.00    2.21 ^ _23915_/A2 (NAND2_X1)
     1    3.46    0.02    0.02    2.23 v _23915_/ZN (NAND2_X1)
                                         _06412_ (net)
                  0.02    0.00    2.23 v _23924_/B2 (AOI221_X1)
     1    4.40    0.06    0.10    2.33 ^ _23924_/ZN (AOI221_X1)
                                         _06421_ (net)
                  0.06    0.00    2.33 ^ _23925_/B1 (AOI21_X1)
     4   11.27    0.03    0.05    2.38 v _23925_/ZN (AOI21_X1)
                                         _06422_ (net)
                  0.03    0.00    2.38 v _24289_/A (BUF_X1)
    10   16.02    0.02    0.06    2.44 v _24289_/Z (BUF_X1)
                                         _06679_ (net)
                  0.02    0.00    2.44 v _25166_/B (MUX2_X1)
     1    1.45    0.01    0.06    2.50 v _25166_/Z (MUX2_X1)
                                         _01948_ (net)
                  0.01    0.00    2.50 v gen_regfile_ff.register_file_i.rf_reg_q[701]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.50   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[701]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.50   data arrival time
-----------------------------------------------------------------------------
                                 -0.34   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_dscratch1_csr.rdata_q[26]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3473.59    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.43    1.17    1.61 ^ cs_registers_i.u_dscratch1_csr.rdata_q[26]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.61   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ cs_registers_i.u_dscratch1_csr.rdata_q[26]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.29    1.91   library recovery time
                                  1.91   data required time
-----------------------------------------------------------------------------
                                  1.91   data required time
                                 -1.61   data arrival time
-----------------------------------------------------------------------------
                                  0.30   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.00    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[701]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    4.12    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.01    0.00    0.09 ^ _16515_/A (BUF_X4)
     4   18.85    0.01    0.03    0.12 ^ _16515_/Z (BUF_X4)
                                         _10699_ (net)
                  0.01    0.00    0.12 ^ _16516_/A (BUF_X16)
    10   38.63    0.01    0.02    0.14 ^ _16516_/Z (BUF_X16)
                                         _10700_ (net)
                  0.01    0.00    0.15 ^ _16517_/A (BUF_X16)
    10   59.99    0.01    0.02    0.17 ^ _16517_/Z (BUF_X16)
                                         _10701_ (net)
                  0.01    0.01    0.17 ^ _16518_/A (BUF_X32)
    10   41.67    0.01    0.02    0.19 ^ _16518_/Z (BUF_X32)
                                         _10702_ (net)
                  0.01    0.01    0.20 ^ _16519_/A (BUF_X16)
    10   37.23    0.01    0.02    0.22 ^ _16519_/Z (BUF_X16)
                                         _10703_ (net)
                  0.01    0.00    0.23 ^ _16520_/A (BUF_X8)
    10   28.11    0.01    0.03    0.25 ^ _16520_/Z (BUF_X8)
                                         _10704_ (net)
                  0.01    0.00    0.25 ^ _16566_/A (BUF_X4)
    19   48.90    0.03    0.04    0.30 ^ _16566_/Z (BUF_X4)
                                         _10750_ (net)
                  0.03    0.01    0.30 ^ _18259_/A (BUF_X2)
    10   30.14    0.04    0.06    0.36 ^ _18259_/Z (BUF_X2)
                                         _12376_ (net)
                  0.04    0.00    0.36 ^ _18260_/A (BUF_X1)
    10   24.53    0.06    0.08    0.45 ^ _18260_/Z (BUF_X1)
                                         _12377_ (net)
                  0.06    0.00    0.45 ^ _18261_/A (BUF_X2)
    10   28.01    0.03    0.06    0.51 ^ _18261_/Z (BUF_X2)
                                         _12378_ (net)
                  0.03    0.00    0.51 ^ _18432_/S (MUX2_X1)
     1    1.70    0.01    0.06    0.57 v _18432_/Z (MUX2_X1)
                                         _12541_ (net)
                  0.01    0.00    0.57 v _18433_/A2 (NOR2_X1)
     1    1.99    0.02    0.03    0.60 ^ _18433_/ZN (NOR2_X1)
                                         _12542_ (net)
                  0.02    0.00    0.60 ^ _18436_/A2 (NOR3_X1)
     1    2.75    0.02    0.02    0.61 v _18436_/ZN (NOR3_X1)
                                         _12545_ (net)
                  0.02    0.00    0.61 v _18442_/A2 (NOR3_X1)
     1    1.76    0.03    0.05    0.66 ^ _18442_/ZN (NOR3_X1)
                                         _12551_ (net)
                  0.03    0.00    0.66 ^ _18453_/A2 (NOR3_X1)
     1    2.44    0.02    0.02    0.68 v _18453_/ZN (NOR3_X1)
                                         _12562_ (net)
                  0.02    0.00    0.68 v _18471_/A (AOI21_X1)
     8   32.35    0.16    0.19    0.87 ^ _18471_/ZN (AOI21_X1)
                                         _12580_ (net)
                  0.16    0.01    0.88 ^ _20600_/A (MUX2_X1)
     7   17.47    0.04    0.10    0.98 ^ _20600_/Z (MUX2_X1)
                                         _03909_ (net)
                  0.04    0.00    0.98 ^ _20998_/A (BUF_X1)
    10   22.04    0.05    0.08    1.06 ^ _20998_/Z (BUF_X1)
                                         _04142_ (net)
                  0.05    0.00    1.06 ^ _21067_/A2 (NAND2_X1)
     1    3.49    0.02    0.03    1.08 v _21067_/ZN (NAND2_X1)
                                         _15009_ (net)
                  0.02    0.00    1.08 v _30197_/B (FA_X1)
     1    5.42    0.02    0.13    1.21 ^ _30197_/S (FA_X1)
                                         _15012_ (net)
                  0.02    0.00    1.21 ^ _30199_/A (FA_X1)
     1    3.85    0.02    0.09    1.31 v _30199_/S (FA_X1)
                                         _15020_ (net)
                  0.02    0.00    1.31 v _30202_/B (FA_X1)
     1    5.11    0.02    0.13    1.44 ^ _30202_/S (FA_X1)
                                         _15031_ (net)
                  0.02    0.00    1.44 ^ _30207_/A (FA_X1)
     1    4.37    0.02    0.09    1.53 v _30207_/S (FA_X1)
                                         _15049_ (net)
                  0.02    0.00    1.53 v _30211_/A (FA_X1)
     1    4.04    0.02    0.12    1.65 ^ _30211_/S (FA_X1)
                                         _15064_ (net)
                  0.02    0.00    1.65 ^ _30212_/A (FA_X1)
     1    1.71    0.01    0.09    1.74 v _30212_/S (FA_X1)
                                         _15067_ (net)
                  0.01    0.00    1.74 v _21502_/A (INV_X1)
     1    3.35    0.01    0.02    1.76 ^ _21502_/ZN (INV_X1)
                                         _16138_ (net)
                  0.01    0.00    1.76 ^ _30538_/A (HA_X1)
     1    1.10    0.02    0.04    1.80 ^ _30538_/S (HA_X1)
                                         _16141_ (net)
                  0.02    0.00    1.80 ^ _23588_/A (BUF_X1)
     5    8.77    0.02    0.04    1.85 ^ _23588_/Z (BUF_X1)
                                         _06098_ (net)
                  0.02    0.00    1.85 ^ _23632_/A2 (NAND3_X1)
     1    1.61    0.02    0.02    1.87 v _23632_/ZN (NAND3_X1)
                                         _06140_ (net)
                  0.02    0.00    1.87 v _23633_/A3 (NOR3_X1)
     2    4.47    0.05    0.07    1.94 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.05    0.00    1.94 ^ _23682_/A2 (NOR2_X1)
     1    3.11    0.01    0.02    1.96 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    1.96 v _23683_/B2 (AOI21_X2)
     5   15.02    0.05    0.06    2.02 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.05    0.00    2.03 ^ _23908_/A3 (AND4_X1)
     2    3.58    0.02    0.07    2.10 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.10 ^ _23912_/A2 (NOR3_X1)
     1    2.53    0.01    0.01    2.11 v _23912_/ZN (NOR3_X1)
                                         _06409_ (net)
                  0.01    0.00    2.11 v _23913_/B (XOR2_X1)
     1    3.45    0.03    0.04    2.15 ^ _23913_/Z (XOR2_X1)
                                         _06410_ (net)
                  0.03    0.00    2.15 ^ _23914_/B (MUX2_X1)
     2    6.11    0.02    0.05    2.21 ^ _23914_/Z (MUX2_X1)
                                         _06411_ (net)
                  0.02    0.00    2.21 ^ _23915_/A2 (NAND2_X1)
     1    3.46    0.02    0.02    2.23 v _23915_/ZN (NAND2_X1)
                                         _06412_ (net)
                  0.02    0.00    2.23 v _23924_/B2 (AOI221_X1)
     1    4.40    0.06    0.10    2.33 ^ _23924_/ZN (AOI221_X1)
                                         _06421_ (net)
                  0.06    0.00    2.33 ^ _23925_/B1 (AOI21_X1)
     4   11.27    0.03    0.05    2.38 v _23925_/ZN (AOI21_X1)
                                         _06422_ (net)
                  0.03    0.00    2.38 v _24289_/A (BUF_X1)
    10   16.02    0.02    0.06    2.44 v _24289_/Z (BUF_X1)
                                         _06679_ (net)
                  0.02    0.00    2.44 v _25166_/B (MUX2_X1)
     1    1.45    0.01    0.06    2.50 v _25166_/Z (MUX2_X1)
                                         _01948_ (net)
                  0.01    0.00    2.50 v gen_regfile_ff.register_file_i.rf_reg_q[701]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.50   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[701]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.50   data arrival time
-----------------------------------------------------------------------------
                                 -0.34   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
_20440_/ZN                              0.20    0.22   -0.03 (VIOLATED)
_22284_/ZN                              0.20    0.20   -0.00 (VIOLATED)
_22217_/ZN                              0.20    0.20   -0.00 (VIOLATED)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_22284_/ZN                             23.23   39.59  -16.36 (VIOLATED)
_22217_/ZN                             23.23   39.50  -16.27 (VIOLATED)
_22344_/ZN                             23.23   38.76  -15.53 (VIOLATED)
_22176_/ZN                             23.23   38.40  -15.17 (VIOLATED)
_17048_/Z                              25.33   39.36  -14.03 (VIOLATED)
_27512_/ZN                             23.23   36.46  -13.22 (VIOLATED)
_22089_/ZN                             23.23   34.55  -11.32 (VIOLATED)
_20440_/ZN                             10.47   21.77  -11.30 (VIOLATED)
_22133_/ZN                             23.23   34.45  -11.22 (VIOLATED)
_22073_/ZN                             23.23   34.43  -11.20 (VIOLATED)
_24776_/ZN                             16.02   26.95  -10.93 (VIOLATED)
_27504_/ZN                             23.23   33.22   -9.99 (VIOLATED)
_27522_/ZN                             23.23   33.21   -9.98 (VIOLATED)
_20328_/ZN                             16.02   25.88   -9.85 (VIOLATED)
_22052_/ZN                             23.23   32.65   -9.42 (VIOLATED)
_19731_/ZN                             26.02   35.11   -9.10 (VIOLATED)
_20319_/Z                              25.33   34.28   -8.95 (VIOLATED)
_19924_/ZN                             25.33   33.96   -8.63 (VIOLATED)
_22911_/ZN                             10.47   18.78   -8.31 (VIOLATED)
_25831_/ZN                             10.47   18.57   -8.10 (VIOLATED)
_19370_/ZN                             26.02   34.07   -8.06 (VIOLATED)
_18615_/ZN                             28.99   36.84   -7.85 (VIOLATED)
_19553_/ZN                             26.02   33.56   -7.55 (VIOLATED)
_20318_/Z                              25.33   32.65   -7.32 (VIOLATED)
_23322_/ZN                             10.47   17.74   -7.27 (VIOLATED)
_19183_/ZN                             26.70   33.80   -7.09 (VIOLATED)
_18471_/ZN                             25.33   32.35   -7.02 (VIOLATED)
_19384_/ZN                             26.70   33.61   -6.91 (VIOLATED)
_18358_/ZN                             25.33   31.99   -6.66 (VIOLATED)
_20890_/ZN                             16.02   22.60   -6.58 (VIOLATED)
_18977_/ZN                             26.02   31.88   -5.87 (VIOLATED)
_19863_/ZN                             25.33   30.79   -5.46 (VIOLATED)
_17534_/ZN                             13.81   19.13   -5.32 (VIOLATED)
_22301_/ZN                             10.47   15.78   -5.30 (VIOLATED)
_22360_/ZN                             10.47   15.25   -4.78 (VIOLATED)
_18303_/ZN                             25.33   30.01   -4.68 (VIOLATED)
_20147_/ZN                             10.47   14.52   -4.04 (VIOLATED)
_18429_/ZN                             26.02   29.96   -3.94 (VIOLATED)
_19781_/ZN                             25.33   29.22   -3.89 (VIOLATED)
_18417_/ZN                             26.02   29.83   -3.82 (VIOLATED)
_18215_/ZN                             26.02   29.50   -3.48 (VIOLATED)
_20352_/ZN                             16.02   19.42   -3.40 (VIOLATED)
_17872_/ZN                             25.33   28.51   -3.18 (VIOLATED)
_18028_/ZN                             26.02   29.13   -3.12 (VIOLATED)
_22363_/ZN                             26.05   29.10   -3.04 (VIOLATED)
_18055_/ZN                             28.99   31.90   -2.91 (VIOLATED)
_19965_/ZN                             25.33   28.11   -2.78 (VIOLATED)
_22831_/ZN                             10.47   12.79   -2.32 (VIOLATED)
_21844_/ZN                             10.47   12.61   -2.14 (VIOLATED)
_22195_/ZN                             16.02   18.04   -2.02 (VIOLATED)
_21836_/ZN                             10.47   12.41   -1.94 (VIOLATED)
_17229_/ZN                             16.02   17.67   -1.64 (VIOLATED)
_18603_/ZN                             26.02   27.23   -1.22 (VIOLATED)
_18225_/ZN                             26.02   27.06   -1.04 (VIOLATED)
_27740_/ZN                             10.47   11.29   -0.82 (VIOLATED)
_23367_/ZN                             16.02   16.73   -0.71 (VIOLATED)
_22868_/ZN                             10.47   10.89   -0.42 (VIOLATED)
_20148_/ZN                             10.47   10.81   -0.34 (VIOLATED)
_27336_/ZN                             25.33   25.64   -0.31 (VIOLATED)
_28321_/ZN                             16.02   16.25   -0.22 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
-0.025484837591648102

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
-0.1284

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-16.35900115966797

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
23.23150062561035

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.7042

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 3

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 60

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 1127

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 1096

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[701]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
   0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
   0.03    0.12 ^ _16515_/Z (BUF_X4)
   0.02    0.14 ^ _16516_/Z (BUF_X16)
   0.02    0.17 ^ _16517_/Z (BUF_X16)
   0.03    0.19 ^ _16518_/Z (BUF_X32)
   0.03    0.22 ^ _16519_/Z (BUF_X16)
   0.03    0.25 ^ _16520_/Z (BUF_X8)
   0.04    0.30 ^ _16566_/Z (BUF_X4)
   0.06    0.36 ^ _18259_/Z (BUF_X2)
   0.08    0.45 ^ _18260_/Z (BUF_X1)
   0.06    0.51 ^ _18261_/Z (BUF_X2)
   0.06    0.57 v _18432_/Z (MUX2_X1)
   0.03    0.60 ^ _18433_/ZN (NOR2_X1)
   0.02    0.61 v _18436_/ZN (NOR3_X1)
   0.05    0.66 ^ _18442_/ZN (NOR3_X1)
   0.02    0.68 v _18453_/ZN (NOR3_X1)
   0.19    0.87 ^ _18471_/ZN (AOI21_X1)
   0.11    0.98 ^ _20600_/Z (MUX2_X1)
   0.08    1.06 ^ _20998_/Z (BUF_X1)
   0.03    1.08 v _21067_/ZN (NAND2_X1)
   0.13    1.21 ^ _30197_/S (FA_X1)
   0.09    1.31 v _30199_/S (FA_X1)
   0.13    1.44 ^ _30202_/S (FA_X1)
   0.09    1.53 v _30207_/S (FA_X1)
   0.12    1.65 ^ _30211_/S (FA_X1)
   0.09    1.74 v _30212_/S (FA_X1)
   0.02    1.76 ^ _21502_/ZN (INV_X1)
   0.04    1.80 ^ _30538_/S (HA_X1)
   0.04    1.85 ^ _23588_/Z (BUF_X1)
   0.02    1.87 v _23632_/ZN (NAND3_X1)
   0.07    1.94 ^ _23633_/ZN (NOR3_X1)
   0.02    1.96 v _23682_/ZN (NOR2_X1)
   0.06    2.02 ^ _23683_/ZN (AOI21_X2)
   0.07    2.10 ^ _23908_/ZN (AND4_X1)
   0.01    2.11 v _23912_/ZN (NOR3_X1)
   0.04    2.15 ^ _23913_/Z (XOR2_X1)
   0.05    2.21 ^ _23914_/Z (MUX2_X1)
   0.02    2.23 v _23915_/ZN (NAND2_X1)
   0.10    2.33 ^ _23924_/ZN (AOI221_X1)
   0.05    2.38 v _23925_/ZN (AOI21_X1)
   0.06    2.44 v _24289_/Z (BUF_X1)
   0.06    2.50 v _25166_/Z (MUX2_X1)
   0.00    2.50 v gen_regfile_ff.register_file_i.rf_reg_q[701]$_DFFE_PN0P_/D (DFFR_X1)
           2.50   data arrival time

   2.20    2.20   clock core_clock (rise edge)
   0.00    2.20   clock network delay (ideal)
   0.00    2.20   clock reconvergence pessimism
           2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[701]$_DFFE_PN0P_/CK (DFFR_X1)
  -0.04    2.16   library setup time
           2.16   data required time
---------------------------------------------------------
           2.16   data required time
          -2.50   data arrival time
---------------------------------------------------------
          -0.34   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: load_store_unit_i.data_we_q$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: id_stage_i.controller_i.store_err_q$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/CK (DFFR_X1)
   0.07    0.07 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/QN (DFFR_X1)
   0.01    0.08 v _20134_/ZN (NOR3_X1)
   0.00    0.08 v id_stage_i.controller_i.store_err_q$_DFF_PN0_/D (DFFR_X1)
           0.08   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ id_stage_i.controller_i.store_err_q$_DFF_PN0_/CK (DFFR_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.08   data arrival time
---------------------------------------------------------
           0.08   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
2.5017

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.3427

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-13.698685

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.12e-02   1.45e-03   1.56e-04   1.28e-02  16.6%
Combinational          2.98e-02   3.38e-02   4.29e-04   6.41e-02  83.0%
Clock                  1.63e-06   3.75e-04   2.97e-08   3.76e-04   0.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.10e-02   3.57e-02   5.85e-04   7.73e-02 100.0%
                          53.1%      46.1%       0.8%
