# do /home/gustavoeso/.local/lib/python3.8/site-packages/vunit/sim_if/tcl_read_eval_loop.tcl
# vsim -modelsimini /home/gustavoeso/Documents/insper/trancando/elementos/Z01.1-Boolean/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini -wlf /home/gustavoeso/Documents/insper/trancando/elementos/Z01.1-Boolean/Projetos/D-LogicaSequencial/vunit_out/test_output/lib.tb_counterdown.all_92483fd4930d8b25d924ed0af92eeb99bc84f54c/modelsim/vsim.wlf -quiet -t ps -onfinish stop lib.tb_counterdown(tb) -L vunit_lib -L lib -g/tb_counterdown/runner_cfg="active python runner : true,enabled_test_cases : ,output path : /home/gustavoeso/Documents/insper/trancando/elementos/Z01.1-Boolean/Projetos/D-LogicaSequencial/vunit_out/test_output/lib.tb_counterdown.all_92483fd4930d8b25d924ed0af92eeb99bc84f54c/,tb path : /home/gustavoeso/Documents/insper/trancando/elementos/Z01.1-Boolean/Projetos/D-LogicaSequencial/testes/,use_color : true" 
# Start time: 14:27:42 on Mar 26,2022
# ** Warning: Design size of 21509 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Error: Precisa fazer os testes
#    Time: 200 ps  Iteration: 0  Process: /tb_counterdown/main File: /home/gustavoeso/Documents/insper/trancando/elementos/Z01.1-Boolean/Projetos/D-LogicaSequencial/testes/tb_CounterDown.vhd
# Break in Process main at /home/gustavoeso/Documents/insper/trancando/elementos/Z01.1-Boolean/Projetos/D-LogicaSequencial/testes/tb_CounterDown.vhd line 38
# Stopped at /home/gustavoeso/Documents/insper/trancando/elementos/Z01.1-Boolean/Projetos/D-LogicaSequencial/testes/tb_CounterDown.vhd line 38
# 
# Test Run Failed!
# 
# Stack trace result from 'tb' command
#  /home/gustavoeso/Documents/insper/trancando/elementos/Z01.1-Boolean/Projetos/D-LogicaSequencial/testes/tb_CounterDown.vhd 38 return [address 0xf6d73949] Process main
# 
# 
# Surrounding code from 'see' command
#   33 :   begin
#   34 :     test_runner_setup(runner, runner_cfg);
#   35 : 
#   36 :     -- IMPLEMENTE AQUI!
#   37 :     wait until clk'event and clk='0';
# ->38 : 		assert(Q = "111")  report "Precisa fazer os testes" severity error;
#   39 : 
#   40 : 
#   41 :     -- finish
#   42 :     wait until clk'event and clk='0';
# 
# End time: 14:27:42 on Mar 26,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
