"A Gotsman, H Yang, C Ferreira, M Najafzadeh, ...",Cause I'm strong enough: Reasoning about consistency choices in distributed systems,2016
"C Flanagan, S Graf, M Parthasarathy, ...",09361 Abstracts Collection--Design and Validation of Concurrent Systems,2010
"R Hähnle, M Huisman",24 Challenges in Deductive Software Verification.,2017
R Bedbur,5. Oktober 2011,2011
"K Asanovic, V Arvind, S Devadas, JC Hoe","6.823 Computer System Architecture, Spring 2002",2002
"A Blanchard, N Kosmatov, F Loulergue",A CHR-Based Solver for Weak Memory Behaviors.,2016
"M Teragni, G Zabala, S Blanco",A Cloud Powered Relaxed Heterogeneous Distributed Shared Memory System,2018
"S Brookes, R Kavanagh",A Denotational Semantics for SPARC TSO,2019
"B Van Assche, EH D'Hollander",A Framework for the Investigation of Shared Memory Systems1,2000
"J Alglave, A Mahboubi",A Generic Formalised Framework for Reasoning About Weak Memory Models,2011
"M Lobosco, C Amorim, O Loques",A Java environment for high-performance computing,2001
"S Bijo, EB Johnsen, KI Pun, SLT Tarifa",A Maude framework for cache coherent multicore architectures,2016
"RN Zuckery, JL Baer",A Performance Study of Memory Consistency Models3,1992
"V Nagarajan, DJ Sorin, MD Hill, ...",A Primer on Memory Consistency and Cache Coherence,2020
"G Li, G Gopalakrishnan, K Slind",A SAT-BASED BOUNDED MODEL CHECKER FOR CONCURRENT ASSEMBLY PROGRAMS,
"J Pichon-Pharabod, F Sieczkowski, L Birkedal, ...",A Separation Logic for Fictional Sequential Consistency,2019
V Vafeiadis,A Separation Logic for a Promising Semantics,2018
T Matsumoto,A Study on Memory-Based Communications and Synchronization in Distributed-Memory Systems,1994
G Cong,A Study on the Impact of Memory Consistency Models on Parallel Algorithms for Shared-Memory Multiprocessors,2005
"A Shukla, A Biere, L Pulina, ...",A Survey on Applications of Quantified Boolean Formulas,2019
"LM Inria, S Sarkar, P Sewell",A Tutorial Introduction to the ARM and POWER Relaxed Memory Models,2012
"P Maleehuan, Y Chiba, T Aoki",A Verification Framework for Assembly Programs Under Relaxed Memory Model Using SMT Solver,2018
"S Owens, S Sarkar, P Sewell",A better x86 memory model: x86-TSO,2009
"S Owens, S Sarkar, P Sewell",A better x86 memory model: x86-TSO (extended version),2009
"K Crary, MJ Sullivan",A calculus for relaxed memory,2015
"D Marino, A Singh, T Millstein, M Musuvathi, ...",A case for an SC-preserving compiler,2011
"A Blanchard, N Kosmatov, M Lemerre, ...",A case study on formal verification of the anaxagoros hypervisor paging system with frama-C,2015
"Y Yi, T Park, HY Yeom",A causal logging scheme for lazy release consistent distributed shared memory systems,1998
"S Karlsson, M Brorsson",A comparative characterization of communication patterns in applications using MPI and shared memory on an IBM SP2,1998
"SV Adve, AL Cox, S Dwarkadas, ...",A comparison of entry consistency and lazy release consistency implementations,1996
"J Pichon-Pharabod, P Sewell",A concurrency semantics for relaxed atomics that permits optimisation and avoids thin-air executions,2016
"W Mansky, E Gunter",A cross-language framework for verifying compiler optimizations,2014
"R Kavanagh, S Brookes",A denotational semantics for SPARC TSO,2018
S Brookes,A denotational semantics for weak memory concurrency,2016
"B Wilkinson, T Pai, M Miraj",A distributed shared memory programming course,2001
J Alglave,A formal hierarchy of weak memory models,2012
"S Bijo, EB Johnsen, KI Pun, SLT Tarifa",A formal model of data access for multicore architectures with multilevel caches,2019
"S Bijo, EB Johnsen, KI Pun, SLT Tarifa",A formal model of parallel execution on multicore architectures with multilevel caches,2017
"Z Hou, D Sanan, A Tiu, Y Liu, JS Dong",A formalisation of the SPARC TSO memory model for multi-core machine code,2019
"J Derrick, G Smith",A framework for correctness criteria on weak memory models,2015
"T Abe, T Maeda",A general model checking framework for various memory consistency models,2017
"Y Yang, G Gopalakrishnan, G Lindstrom",A generic operational memory model specification framework for multithreaded program verification,2003
"RJ Colvin, G Smith",A high-level operational semantics for hardware weak memory models,2018
"B Dongol, O Travkin, J Derrick, H Wehrheim",A high-level semantics for program execution under total store order memory,2013
"K Matsumoto, T Ugawa, T Abe",A library of memory access instructions under relaxed memory models for SPIN,2016
"PA Abdulla, MF Atig, A Bouajjani, TP Ngo",A load-buffer semantics for total store ordering,2017
M Takesue,A model of pipelined mutual exclusion on cache-coherent multiprocessors,2003
"F Pong, M Dubois",A new approach for the verification of cache coherence protocols,1995
"M Lobosco, A Silva, O Loques, ...",A new distributed JVM for cluster computing,2003
"CC Wu, C Chen",A new relaxed memory consistency model for shared-memory multiprocessors with parallel-multithreaded processing elements,1998
JYA Pichon-Pharabod,A no-thin-air memory model for programming languages,2018
"A Boukerche, ACMA de Melo, ...",A performance evaluation of a local DNA sequence alignment algorithm on a cluster of workstations,2004
"RN Zucker, JL Baer",A performance study of memory consistency models,1992
"P Pirkelbauer, R Milewicz, JF Gonzalez",A portable lock-free bounded queue,2016
"B Norris, B Demsky",A practical approach for model checking C/C++ 11 code,2016
TL Harris,A pragmatic implementation of non-blocking linked-lists,2001
"DJ Sorin, MD Hill, DA Wood",A primer on memory consistency and cache coherence,2011
"J Kang, CK Hur, O Lahav, V Vafeiadis, ...",A promising semantics for relaxed-memory concurrency,2017
"J Derrick, G Smith, L Groves, B Dongol",A proof method for linearizability on TSO architectures,2017
T Ridge,A rely-guarantee proof system for x86-TSO,2010
"K Svendsen, J Pichon-Pharabod, M Doko, ...",A separation logic for a promising semantics,2018
"J Pichon-Pharabod, K Svendsen, M Doko, O Lahav, ...",A separation logic for a promising semantics,2019
"F Sieczkowski, K Svendsen, L Birkedal, ...",A separation logic for fictional sequential consistency,2015
J Oberhauser,A simpler reduction theorem for x86-TSO,2015
"P Chatterjee, G Gopalakrishnan",A specification and verification framework for developing weak shared memory consistency protocols,2002
"MD Hill, AE Condon, M Plakal, DJ Sorin",A system-level specification framework for I/O architectures,1999
"VA Saraswat, R Jagadeesan, M Michael, ...",A theory of memory models,2007
"G Calin, E Derevenetc, R Majumdar, ...",A theory of partitioned global address spaces,2013
"G Boudol, G Petri",A theory of speculative computation,2010
"J Bhadra, E Trofimova, LJ Giordano, ...",A trace-driven validation methodology for multi-processor SoCs,2006
"L Maranget, S Sarkar, P Sewell",A tutorial introduction to the ARM and POWER relaxed memory models,2012
"L Maranget, S Sarkar, P Sewell",A tutorial introduction to the ARM and POWER relaxed memory models (version 120),2012
"L Maranget, S Sarkar, P Sewell","A tutorial introduction to the ARM and POWER relaxed memory models, 2012",2015
"L Maranget, S Sarkar, P Sewell",A tutorial introduction to the ARM and POWER relaxed memory models. October 2012,
"V Awhad, C Wallace",A unified formal specification and analysis of the new Java memory models,2003
"WC Kwon, LS Pehy",A universal ordered NoC design platform for shared-memory MPSoC,2015
"A Linden, P Wolper",A verification-based approach to memory fence insertion in PSO memory systems,2013
"A Linden, P Wolper",A verification-based approach to memory fence insertion in relaxed memory systems,2011
"B Simner, S Flur, C Pulte, A Armstrong, ...",ARMv8-A system semantics: instruction fetch in relaxed architectures,2020
"B Simner, S Flur, C Pulte, A Armstrong, ...",ARMv8-A system semantics: instruction fetch in relaxed architectures (extended version)⋆,
"K Vora, SC Koduru, R Gupta",ASPIRE: exploiting asynchronous parallelism in iterative algorithms using a relaxed consistency based DSM,2014
"R Bornat, M Dodds",Abducing memory barriers,2012
DR Hower,Acoherent shared memory,2012
"C Lin, V Nagarajan, R Gupta",Address-aware fences,2013
"C Flanagan, SN Freund",Adversarial memory for detecting destructive races,2010
PW O'Hearn,"Algebra, logic, locality, concurrency",2011
"M Zhang, S Biswas, MD Bond",All That Glitters Is Not Gold: Improving Availability and Practicality of Exception-Based Memory Models,2016
B Selfridge,An ACL2 Mechanization of an Axiomatic Framework for Weak Memory,2014
"M Botincan, P Glavan, D Runje",An ASM-based Approach to Modeling Memory Models,
"C Wallace, G Tremblay, JN Amaral",An Abstract State Machine specification and verification of the location consistency memory model and cache protocol,2001
"PA Melliès, L Stefanesco",An Asynchronous soundness theorem for concurrent separation logic,2018
G Cong,An Evaluation of Parallel Algorithms on Current Memory Consistency Models,2006
WY Chen,An Evaluation of the Cost of Sequential Consistency for Titanium,2002
"G Cabon, D Cachera, D Pichardie",An Extended Buffered Memory Model With Full Reorderings,2016
J Prasad,An Immediate Need for A Complete and Precise Memory Model in the wake of Multicore Processing,2012
BA Gandhi,An Implementation of Distributed Shared Memory on Network Of Workstations,1997
P Ou,An Initial Study of Two Approaches to Eliminating Out-of-Thin-Air Results,2018
"Z Hóu, D Sanan, A Tiu, Y Liu, KC Hoa, ...",An Isabelle/HOL Formalisation of the SPARC Instruction Set Architecture and the TSO Memory Model,2020
"S Zhang, M Vijayaraghavan",An Operational Framework for Specifying Memory Models using Instantaneous Instruction Execution,2017
"S Joshi, S Prasad",An Operational Model for Multiprocessors with Caches,2010
"A Linden, P Wolper",An automata-based symbolic approach for verifying programs on relaxed memory models,2010
"W Mansky, D Garbuzov, S Zdancewic",An axiomatic specification for sequential memory models,2015
"AL Cox, S Dwarkadas, P Keleher, ...",An evaluation of software distributed shared memory for next-generation processors and networks,1993
"P Keleher, AL Cox, S Dwarkadas, ...",An evaluation of software-based release consistent protocols,1995
"MD Marino, GL de Campos, LM Sato",An evaluation of the speedup of Nautilus DSM system,1999
"A Shriraman, MF Spear, H Hossain, ...",An integrated hardware-software approach to flexible transactional memory,2007
"J Derrick, G Smith",An observational approach to defining linearizability on weak memory models,2017
"Y Zhang, X Feng",An operational approach to happens-before memory model,2013
"Y Zhang, X Feng",An operational happens-before memory model,2016
"Y Zhang, X Feng",An operational happens-before memory model (extended version),
"K Nienhuis, K Memarian, P Sewell",An operational semantics for C/C++ 11 concurrency,2016
"S Bijo, EB Johnsen, KI Pun, SLT Tarifa",An operational semantics of cache coherent multicore architectures,2016
DAW Clarke,Analyses of Java programs over weak memory,2018
"Y Yang, G Gopalakrishnan, ...",Analyzing the CRF Java memory model,2001
"DS Fava, M Steffen, V Stolz",Anything goes unless forbidden,
VY Trifanov,Applying synchronization contracts approach for dynamic detection of data races in industrial applications,2018
"V Vojdani, K Apinis, S Saan",Approaches to Thread-Modular Static Analysis,
"DLCTM Pellauer, M Martonosi",ArMOR: Defending Against Memory Consistency Model Mismatches in Heterogeneous Architectures,
"D Lustig, C Trippel, M Pellauer, ...",ArMOR: defending against memory consistency model mismatches in heterogeneous architectures,2015
"U Ramachandran, G Shah, ...",Architectural mechanisms for explicit communication in shared memory multiprocessors,1995
A Naeem,Architecture Support and Scalability Analysis of Memory Consistency Models in Network-on-Chip based Systems,2013
"K Gharachorloo, M Sharma, S Steely, ...",Architecture and design of AlphaServer GS320,2000
"A Naeem, A Jantsch, Z Lu",Architecture support and comparison of three memory consistency models in NoC based systems,2012
"KV Manjunath, R Govindarajan",Array Bloating: A Novel Method to Reduce False Sharing E ects in DVSMs,
"P Maleehuan, Y Chiba, T Aoki",Assembly program verification for multiprocessors with relaxed memory model using smt solver,2017
"BA Sanders, KH Kim",Assertional reasoning about data races in relaxed memory models,2008
"D Dice, H Huang, M Yang",Asymmetric dekker synchronization,2001
"Y Duan, N Honarmand, J Torrellas",Asymmetric memory fences: Optimizing both performance and implementability,2015
J Thomas,Asynchronous validity resolution in sequentially consistent shared virtual memory,2001
"B Lucia, J Devietti, L Ceze, K Strauss",Atom-Aid: Detecting and surviving atomicity violations,2009
"B Lucia, J Devietti, K Strauss, ...",Atom-aid: Detecting and surviving atomicity violations,2008
"D Gope, MH Lipasti",Atomic SC for simple in-order processors,2014
"S Jagannathan, V Laporte, G Petri, ...",Atomicity refinement for verified compilation,2014
C Leonardsson,"August 2, 2012",2012
A Yushkovskiy,Automated Analysis of Weak Memory Models,2018
"F Cassez, JF Raskin",Automated Technology for Verification and Analysis,
"F Cassez, JF Raskin","Automated Technology for Verification and Analysis: 12th International Symposium, ATVA 2014, Sydney, Australia, November 3-7, 2014, Proceedings",2014
S Burckhardt,Automated Verification of Concurrent Data Types,2006
"B Kasikci, C Zamfir, G Candea",Automated classification of data races under both strong and weak memory models,2015
"C Baumann, AM Dan, Y Meshman, T Hoefler, ...",Automatic Verification of RMA Programs via Abstraction Extrapolation,2018
"PA Abdulla, MF Atig, YF Chen, C Leonardsson, ...",Automatic fence insertion in integer programs via predicate abstraction,2012
"M Kuperstein, M Vechev, E Yahav",Automatic inference of memory fences,2012
"M Kuperstein, M Vechev, E Yahav",Automatic verification and synthesis for weak memory models,2015
"AJ Summers, P Müller",Automating deductive verification for weak-memory programs (extended version),2020
"P Ou, B Demsky",Automo: Automatic inference of memory order parameters for c/c++ 11,2015
"T Ta, X Zhang, A Gutierrez, ...",Autonomous Data-Race-Free GPU Testing,2019
"M Zhang, S Biswas, MD Bond",Avoiding consistency exceptions under strong memory models,2017
"N Gavrilenko, H Ponce-de-León, F Furbach, ...",BMC for weak memory models: Relation analysis for compact SMT encodings,2019
"H Ponce-de-León, F Furbach, ...",BMC with memory models as modules,2018
"C Wang, Y Lv, P Wu",Bounded TSO-to-SC linearizability is decidable,2016
"S Burckhardt, R Alur, MMK Martin",Bounded model checking of concurrent data types on relaxed memory models: A case study,2006
"S Dolan, KC Sivaramakrishnan, ...",Bounding data races in space and time,2018
"DF Bacon, X Shen",Braids and fibers: Language constructs with architectural support for adaptive responses to memory latencies,2006
M Lesani,Brief announcement: Fence insertion for straight-line programs is in P,2017
"R Jagadeesan, G Petri, J Riely","Brookes is relaxed, almost!",2012
"MM Islam, A Muzahid",Bugaroo: Exposing Memory Model Bugs in Many-Core Systems,2018
W Ahn,BulkCompiler: High-Performance Sequential Consistency through Cooperative Compiler Consistency through Cooperative Compiler and Hardware Support,
"W Ahn, S Qi, M Nicolaides, J Torrellas, JW Lee, ...",BulkCompiler: High-performance sequential consistency through cooperative compiler and hardware support,2009
"ML Goodstein, E Vlachos, S Chen, ...",Butterfly analysis: Adapting dataflow analysis to dynamic parallel monitoring,2010
"H Barendregt, M Gehrke, H Geuvers, G Manzonetto, ...",CALMOC: Categorical and Algebraic Models of Computation,
P Ou,CDSSPEC: Testing Concurrent Data Structures Under the C/C++ 11 Memory Model,2014
"B Norris, B Demsky",CDSchecker: checking concurrent data structures written with C/C++ atomics,2013
"J Huang, C Zhang, J Dolby",CLAP: recording local executions to reproduce concurrency failures,2013
N Dave,CSAIL,2004
"X Shen, LR Arvind",CSAIL,1999
N Dave,CSAIL Massachusetts Institute of Technology,2004
"BP Biswal, A Singh, B Singh",Cache coherency controller verification IP using SystemVerilog Assertions (SVA) and Universal Verification Methodologies (UVM),2017
Y Zhu,"Caches, Transactions and Memories: Models, Coherence and Consistency",2018
"MP Ferguson, D Buettner",Caching Puts and Gets in a PGAS language runtime,2015
"Y Abd Alrahman, M Andric, A Beggiato, ...",Can We Efficiently Check Concurrent Programs Under Relaxed Memory Models in Maude?,2014
"H Maarand, T Uustalu",Certified Foata normalization for generalized traces,2018
"H Maarand, T Uustalu",Certified normalization of generalized traces,2019
"MM Islam, A Muzahid",Characterizing real world bugs causing sequential consistency violations,2013
"S Burckhardt, R Alur, MMK Martin",CheckFence: checking consistency of concurrent data types on relaxed memory models,2007
"A Bouajjani, E Derevenetc, R Meyer",Checking Robustness against TSO,2012
"A Bouajjani, E Derevenetc, R Meyer",Checking and enforcing robustness against TSO,2013
J Dubrovin,Checking bounded reachability in asynchronous systems by symbolic event tracing,2010
"P Ou, B Demsky",Checking concurrent data structures under the C/C++ 11 memory model,2017
"SM Beillahi, A Bouajjani, C Enea",Checking robustness against snapshot isolation,2019
"C Dern, R Simha",Checking transactional memory implementations,2012
"M Batty, K Memarian, S Owens, S Sarkar, ...",Clarifying and compiling C/C++ concurrency: from C++ 11 to POWER,2012
"D Leijen, S Burckhardt, BP Wood, M Fahndrich",Cloud Types for Eventual Consistency,2012
"A Meixner, DJ Sorin",Clouseau: Probabilistic dynamic verification of multithreaded memory systems,2004
"C DISSELKOEN, R JAGADEESAN, A JEFFREY, ...",Code that never ran,2018
"P Godefroid, K Sen",Combining model checking and testing,2018
"X Shen, LR Arvind",Commit-reconcile and fences (CRF): a new memory model for architects and compiler writers,1999
"V VAFEIADIS, FZ NARDELLI",CompCertTSO: A Verified Compiler for Relaxed-Memory Concurrency,
"J Ševčík, V Vafeiadis, F Zappa Nardelli, ...",CompCertTSO: A verified compiler for relaxed-memory concurrency,2013
"K Gharachorloo, L Kontothanassis, DJ Scales, M Scott, ...",Comparative Evaluation of Fine-and Coarse-Grain Approaches for Software Distributed Shared Memory,1999
"S Dwarkadas, K Gharachorloo, ...",Comparative evaluation of fine-and coarse-grain approaches for software distributed shared memory,1999
"IJ Hayes, A Burns, B Dongol, CB Jones",Comparing models of nondeterministic expression evaluation,2011
"RCF Melo, MET Walter, ACMA Melo, R Batista, ...",Comparing two long biological sequences using a dsm system,2003
N ten Dijke,Comparison of Verification Methods for Weak Memory Models,2014
"H Jiang, V Chaudhary",Compile/run-time support for thread migration,2001
"S Cuellar, N Giannarakis, JM Madiot, W Mansky, ...",Compiler correctness for concurrency: from comncurrent separation logic to shared memory assembly language,2020
"S Dwarkadas, A Cox, H Lu, W Zwaenepoel",Compiler-Directed Selective Update Mechanisms for Software Distributed Shared Memory,1995
"S Conchon, D Declerck, F Zaïdi",Compiling Parameterized X86-TSO Concurrent Programs to Cubicle-,2017
"L Birkedal, D Dreyer, P Gardner, Z Shao",Compositional Verification Methods for Next-Generation Concurrency (Dagstuhl Seminar 15191),2015
M Batty,Compositional relaxed concurrency,2017
"M Dodds, M Batty, A Gotsman",Compositional verification of compiler optimisations on relaxed memory,2018
"M Dodds, M Batty, A Gotsman",Compositional verification of relaxed-memory program transformations,2016
"M Frigo, V Luchangco",Computation-centric memory models,1998
"D Hutchison, T Kanade, J Kittler, JM Kleinberg, ...",Computer Aided Verification,2008
AGS Malik,Computer Aided Verification,2008
TBRB Jones,Computer Aided Verification,2002
"T Ball, RB Jones","Computer Aided Verification: 18th International Conference, CAV 2006, Seattle, WA, USA, August 17-20, 2006, Proceedings",2006
"A Gupta, S Malik","Computer Aided Verification: 20th International Conference, CAV 2008 Princeton, NJ, USA, July 7-14, 2008, Proceedings",2008
"A Bouajjani, O Maler","Computer Aided Verification: 21st International Conference, CAV 2009, Grenoble, France, June 26-July 2, 2009, Proceedings",2009
O Maler,Computer aided verification,1996
"S Park, DL Dill",Computer assisted analysis of multiprocessor memory systems,1996
"DF Bacon, X Shen","Computer program instruction architecture, system and process using partial ordering for adaptive response to memory latencies",2009
"DF Bacon, X Shen","Computer program instruction architecture, system and process using partial ordering for adaptive response to memory latencies",2009
"RB Batista, ALAC Correa, ...",Computing binary space partition trees using a scope consistent DSM system in a cluster of workstations,2003
M Dobiasch,Concolic testing of concurrent software in the context of weak memory models,2014
"Q Yi, J Huang",Concurrency verification with maximal path causality,2018
"J Alglave, P Cousot, C Urban",Concurrency with Weak Memory Models (Dagstuhl Seminar 16471),2017
S Cuellar,Concurrent Permission Machine for modular proofs of optimizing compilers with shared memory concurrency.,2020
"E Börger, KD Schewe",Concurrent abstract state machines,2016
"T Abe, T Maeda",Concurrent program logic for relaxed memory consistency models with dependencies across loop iterations,2017
"TL Nguyen, B Fischer, S La Torre, G Parlato",Concurrent program verification with lazy sequentialization and interval analysis,2017
"BLLCK Strauss, S Qadeer, H Boehm",Conflict Exceptions: Providing Simple Parallel Language Semantics with Precise Hardware Exceptions,2009
"B Lucia, L Ceze, K Strauss, S Qadeer, ...",Conflict exceptions: simplifying concurrent language semantics with precise hardware exceptions for data-races,2010
"DS Dhaliwal, PS Sandhu, SN Panda",Consistency Model and Synchronization Primitives in SDSMS,2009
MH Lipasti,Constraint Graph Analysis of Multithreaded Programs,
"HW Cain, MH Lipasti, R Nair",Constraint Graph Analysis of Multithreaded Programs.,2003
"A Bouajjani, M Sighireanu",Constructing optimally robust concurrent programs wrt relaxed memory models and program transformations.,
"PA Abdulla, MF Atig, A Bouajjani, TP Ngo",Context-bounded analysis for POWER,2017
"MF Atig, A Bouajjani, G Parlato",Context-bounded analysis of TSO systems,2014
"B Dongol, L Groves",Contextual trace refinement for concurrent objects: Safety and progress,2016
"A Velykis, G Grov, L Freitas",Contributions to AI4FM 2015,2015
"T Bergan, O Anderson, J Devietti, L Ceze, ...",CoreDet: a compiler and runtime system for deterministic multithreaded execution,2010
S Chakraborty,Correct Compilation of Relaxed Memory Concurrency,2019
"NM Lê, A Guatto, A Cohen, A Pop",Correct and efficient bounded FIFO queues,2013
"NM Lê, A Pop, A Cohen, F Zappa Nardelli",Correct and efficient work-stealing for weak memory models,2013
C Sakalis,Correctly Synchronised POSIX-threads Benchmark Applications,2015
"MMK Martin, DJ Sorin, HW Cain, ...",Correctly implementing value prediction in microprocessors that support multithreading or multiprocessing,2001
"M Hemmatpour, R Ferrero, F Gandino, ...",Cost Evaluation of Synchronization Algorithms for Multicore Architectures,2019
"PA Abdulla, MF Atig, YF Chen, C Leonardsson, ...",Counter-example guided fence insertion under TSO,2012
"L Petrucci, C Seceleanu, A Cavalcanti",Critical Systems: Formal Methods and Automated Verification,
"L Petrucci, C Seceleanu, A Cavalcanti",Critical Systems: Formal Methods and Automated Verification: Joint 22nd International Workshop on Formal Methods for Industrial Critical Systems and 17th …,2017
RJJ Riely,DRAFT1/22,
"D Marino, A Singh, T Millstein, M Musuvathi, ...","DRFx An Understandable, High Performance, and Flexible Memory Model for Concurrent Languages",2016
"C Amza, AL Cox, S Dwarkadas, P Keleher, H Lu, ...",DSM OVERVIEW,
"B Gopal, P Kumar",DSM framework with processor consistency and Write-update coherence protocol: implementation,2009
W Puffitsch,"Data caching, garbage collection, and the Java memory model",2009
"B Kasikci, C Zamfir, G Candea",Data races vs. data race bugs: telling the difference with portend,2012
ML Goodstein,Dataflow Analysis-Based Dynamic Parallel Monitoring,2014
"A De, D D'Souza, R Nasre",Dataflow analysis for datarace-free programs,2011
"J Huang, C Zhang",Debugging concurrent software: Advances and challenges,2016
"O Lahav, U Boker",Decidable verification under a causally consistent shared memory.,2020
"A Bouajjani, R Meyer, E Möhlmann",Deciding robustness against total store ordering,2011
"J Bender, M Lesani, J Palsberg",Declarative fence insertion,2015
G Friedrich,Decoupled Strong Stubborn Sets,2016
"B Dongol, J Derrick, L Groves, G Smith",Defining correctness conditions for concurrent objects in multicore architectures,2015
ACMA de Melo,Defining uniform and hybrid memory consistency models on a unified framework,1999
"A Kolli, J Rosen, S Diestelhorst, A Saidi, ...",Delegated persist ordering,2016
"L Bocchi, H Melgratti",Deliverable no.: 5.4/2 Title of Deliverable: On the behaviour of general-purpose applications on cloud storages,2014
"C Williams, PF Reynolds, BR de Supinski",Delta coherence protocols,2000
A Gefﬂaut,Design and Evaluation of a Software-Controlled COMA,
BH Yu,Design and Implementation of an Efficient and Scalable Software Distributed Shared Memory System,2012
V Roostaie,Design and analysis of a coherent memory sub-system for FPGA-based embedded systems,2011
"DJ Scales, K Gharachorloo",Design and performance of the Shasta distributed shared memory protocol,1997
X Shen,Design and verification of adaptive cache coherence protocols,2000
"S Yang, S Jeong, B Min, Y Kim, B Burgstaller, ...","Design-space evaluation for non-blocking synchronization in Ada: lock elision of protected objects, concurrent objects, and low-level atomics",2020
N Dave,Designing a reorder buffer in Bluespec,2004
SV Adve,Designing memory consistency models for shared-memory multiprocessors,1993
MM Islam,Detecting Memory Model Bugs in Multi-Core and Many-Core Systems,2017
"Y Duan, X Feng, L Wang, C Zhang, ...",Detecting and eliminating potential violations of sequential consistency for concurrent C/C++ programs,2009
HW Cain,Detecting and exploiting causal relationships in hardware shared-memory multiprocessors,2004
"MM Islam, A Muzahid","Detecting, exposing, and classifying sequential consistency violations",2016
"T Hoare, S van Staden, B Möller, G Struth, ...",Developments in concurrent Kleene algebra,2016
"FS Zakkak, P Pratikakis","DiSquawk: 512 cores, 512 memories, 1 JVM",2016
I Keidar,Distributed Computing Column 43,
I Keidar,Distributed computing column 46: synthesizing distributed and concurrent programs,2012
O Ostrovsky,Don't Sit on the Fence,2018
"J Alglave, D Kroening, V Nimal, D Poetzl",Don't sit on the fence,2014
"J Alglave, D Kroening, V Nimal, D Poetzl",Don't sit on the fence: A static analysis approach to automatic fence insertion,2017
"K Wang, Y Lin, SM Blackburn, M Norrish, ...",Draining the swamp: Micro virtual machines as solid foundation for language development,2015
"PA Abdulla, MF Atig, B Jonsson, TP Ngo",Dynamic Partial Order Reduction Under the Release-Acquire Semantics (Tutorial),2019
TP Ngo,Dynamic Partial Order Reduction Under the Release-Acquire Semantics (Tutorial),2019
"N Zhang, M Kusano, C Wang",Dynamic partial order reduction for relaxed memory models,2015
"C Lidbury, AF Donaldson",Dynamic race detection for C++ 11,2017
"M Abadi, A Birrell, T Harris, J Hsieh, M Isard",Dynamic separation for transactional memory,2008
"F Liu, N Nedev, N Prisadnikov, M Vechev, ...",Dynamic synthesis for relaxed memory models,2012
"A Meixner, DJ Sorin",Dynamic verification of memory consistency in cache-coherent multithreaded computer architectures,2008
"A Meixner, DJ Sorin",Dynamic verification of sequential consistency,2005
"C Mattarei, C Barrett, S Guo, B Nelson, ...",EMME: a formal tool for ECMAScript Memory Model Evaluation,2018
"M Luo, K Seager, KS Murthy, CJ Archer, S Sur, ...",Early evaluation of scalable fabric interface for PGAS programming models,2014
"HW Cain, MH Lipasti",Edge chasing delayed consistency: pushing the limits of weak memory models,2012
S Aronis,Effective Techniques for Stateless Model Checking,2018
"A Dan, Y Meshman, M Vechev, E Yahav",Effective abstractions for verification under relaxed memory models,2017
"AM Dan, Y Meshman, MT Vechev, E Yahav","Effective abstractions for verification under relaxed memory models. VMCAI 2015, LNCS 8931, 449–466",2015
"S Burckhardt, M Musuvathi",Effective program verification for relaxed memory models,2008
"C Narayan, S Sharma, S Arun-Kumar",Efficient Bounded Verification for TSO,
"MD Sinclair, J Alsop, SV Adve",Efficient GPU synchronization without scopes: Saying no to complex consistency models,2015
"C Narayan, S Sharma, S Arun-Kumar",Efficient Verification of Concurrent Programs Over TSO Memory Model,2016
"P Metzler, H Saissi, P Bokor, R Hesse, ...",Efficient Verification of Program Fragments: Eager POR,2016
"C Manovit, S Hangal",Efficient algorithms for verifying memory consistency,2005
MD Sinclair,Efficient coherence and consistency for specialized memory hierarchies,2017
"CS Park, K Sen, P Hargrove, C Iancu",Efficient data race detection for distributed memory parallel programs,2011
"K Lu, X Zhou, T Bergan, X Wang",Efficient deterministic multithreading without global barriers,2014
"D Baudisch, J Brandt, ...",Efficient handling of arrays in dataflow process networks,2012
R Barik,Efficient optimization of memory accesses in parallel programs,2010
"C Lin, V Nagarajan, R Gupta",Efficient sequential consistency using conditional fences,2012
"C Lin, V Nagarajan, R Gupta, B Rajaram",Efficient sequential consistency via conflict ordering,2012
M Cao,"Efficient, Practical Dynamic Program Analyses for Concurrency Correctness",2017
B Rajaram,"Efficient, scalable, and fair read-modify-writes",2015
"Y Lv, L Sun, X Ye, D Fan, P Wu",Efficiently and completely verifying synchronized consistency models,2014
"A Singh, S Aga, S Narayanasamy",Efficiently enforcing strong memory ordering in GPUs,2015
"FM Sleiman, TF Wenisch",Efficiently scaling out-of-order cores for simultaneous multithreading,2016
"N Ventroux, T Sassolas",Electronic system level parallel simulation method with detection of conflicts of access to a shared memory,2019
"T Selker, L Koved",Elements of visual language,1988
"E Tomasco, T Nguyen Lam, B Fischer, S La Torre, ...",Embedding weak memory models within eager sequentialization,2016
"S Dwarkadas, P Keleher, AL Cox, W Zwaenepoel",Emerging Network Technology,
"A Singh, S Narayanasamy, D Marino, ...",End-to-end sequential consistency,2012
"CL Bates, L Helgeson, JK King, MA Schlicht",Enhancing weak consistency,2017
TP Ngo,Ensuring The Correctness of Concurrent Programs under TSO Memory Models,2013
AJ McPherson,Ensuring performance and correctness for legacy parallel programs,2015
"C Chen, W Chen, V Sreedhar, R Barik, V Sarkar, G Gao",Establishing causality as a desideratum for memory models and transformations of parallel programs,2010
"CL Wong, Z Sura, X Fang, K Lee, SP Midkiff, ...",Evaluating the impact of thread escape analysis on a memory consistency model-aware compiler,2005
"S Dwarkadas, P Keleher, AL Cox, W Zwaenepoel",Evaluation of Release Consistent,
S Dwarkadas,"Evaluation of Release Consistent Software Distributed Shared Memory on Emerging Network Technology Sandhya Dwarkadas, Pete Keleher, Alan L. Cox …",
"S Dwarkadas, P Keleher, AL Cox, ...",Evaluation of release consistent software distributed shared memory on emerging network technology,1993
"PG de Massas, F Pétrot",Evaluation of the implementation cost of cache coherence protocols using omniscient actions,2010
"S Burckhardt, D Leijen, M Fähndrich, ...",Eventually consistent transactions,2012
"M Vechev, E Yahav, G Yorsh",Experience with model checking linearizability,2009
"O Lahav, V Vafeiadis",Explaining relaxed memory models with program transformations,2016
K Vora,Exploiting asynchrony for performance and fault tolerance in distributed graph processing,2017
"J Dubrovin, T Junttila, K Heljanko",Exploiting step semantics for efficient bounded model checking of asynchronous systems,2012
"S Potluri, D Rossetti, D Becker, D Poole, ...",Exploring OpenSHMEM model to program GPU-based extreme-scale systems,2014
"T Sorensen, AF Donaldson",Exposing errors related to weak memory in GPU applications,2016
C Noël,Extensible software transactional memory,2010
"D Harmanci, V Gramoli, P Felber, C Fetzer",Extensible transactional memory testbed,2010
"Y Meshman, E Yahav",Extrapolation and Synthesis for Relaxed Memory Models,2017
"Z Zhang, S Sarukkai, K Keeton, DA Patterson, ...",FIRST WORKSHOP ON COMPUTER ARCHITECTURE EVALUATION USING COMMERCIAL WORKLOADS,
"M Agrawal, TA Henzinger, V Singh",FOIL: Checking Invariants in Concurrent Programs under Relaxed Memory Models,
"W Hasselbring, NC Ehmke","Fachtagung des GI-Fachbereichs Softwaretechnik 25. Februar–28. Februar 2014 in Kiel, Deutschland",2014
"DA Averill, AD Drumm, CT Phan, ...","Fairness, Performance, and Livelock Assessment Using a Loop Manager With Comparative Parallel Looping",2009
S Huang,Fast and Effective Approaches for Verifying and Debugging Concurrent Programs,2019
"A Ros, S Kaxiras",Fast&furious: A tool for detecting covert racing,2015
"J Giacomoni, T Moseley, ...",Fastforward for efficient pipeline parallelism,2007
"AJ McPherson, V Nagarajan, S Sarkar, ...",Fence placement for legacy data-race-free programs via synchronization read detection,2015
"C Lin, V Nagarajan, R Gupta",Fence scoping,2014
"Y Hong, Y Zheng, H Guan, B Zang, ...",Fence-Free Synchronization with Dynamically Serialized Synchronization Variables,2016
"J Alglave, L Maranget",Fences and Synchronisation Idioms in Weak Memory Models,2009
"J Alglave, L Maranget, S Sarkar, P Sewell",Fences in weak memory models,2010
"J Alglave, L Maranget, S Sarkar, P Sewell",Fences in weak memory models (extended version),2012
"PA Abdulla, MF Atig, S Kaxiras, C Leonardsson, ...",Fencing programs with self-invalidation and self-downgrade,2016
"DAW Clarke, T Miller, ...",Finding Data Races in Java programs,2016
"A Darbari, I Singleton, M Butler, J Colley","Formal Modelling, Testing and Verification of HSA Memory Models using Event-B",2016
"F Pong, M Dubois",Formal automatic verification of cache coherence in multiprocessors with relaxed memory models,2000
"RP Nalumasu, G Gopalakrishnan",Formal design and verification methods for shared memory systems,1999
A Roychoudhury,Formal reasoning about hardware and software memory models,2002
P Chatterjee,Formal specification and verification of memory consistency models of shared memory multiprocessors,2002
U Degenbaev,Formal specification of the x86 instruction set architecture,2012
"E Albert, A Banerjee, S Drossopoulou, ...",Formal techniques for Java-Like programs,2008
"F Pong, M Dubois",Formal verification of delayed consistency protocols,1996
"D Aspinall, J Ševčík",Formalising Java's data race free guarantee,2007
V Singh,Formalizing and verifying transactional memories,2010
Y Yang,Formalizing shared memory consistency models for program analysis,2005
"Y Yang, G Gopalakrishnan, ...",Formalizing the Java memory model for multithreaded program correctness and optimization,2002
"S Chakraborty, V Vafeiadis",Formalizing the concurrency semantics of an LLVM fragment,2017
"J Mellor-Crummey, K Murthy",Foundations of the C++ Concurrency Memory Model,
"B Dongol, J Derrick, IJ Hayes",Fractional permissions and non-deterministic evaluators in interval temporal logic,2013
"J Alglave, L Maranget, PE McKenney, A Parri, ...",Frightening small children and disconcerting grown-ups: Concurrency in the Linux kernel,2018
"T Suzanne, A Miné",From array domains to abstract interpretation under store-buffer-based memory models,2016
"E Cohen, B Schirmer",From total store order to sequential consistency: A practical reduction theorem,2010
"HH Su, D Bonachea, A Leko, H Sherburne, ...",GASP! A standardized performance analysis tool interface for global address space programming models,2006
"JY Liou, X Wang, S Forrest, CJ Wu",GEVO: GPU Code Optimization using EvolutionaryComputation,2020
"M He, V Vafeiadis, S Qin, JF Ferreira",GPS $$$$: Reasoning About Fences and Relaxed Atomics,2018
"S Potluri, A Goswami, D Rossetti, ...",GPU-centric communication on NVIDIA GPU clusters with InfiniBand: A case study with OpenSHMEM,2017
N GPUs,GPUs are fueling HPC advances!,
"S Mador-Haim, R Alur, MMK Martin",Generating litmus tests for contrasting memory consistency models,2010
"S Mador-Haim, R Alur, MMK Martin",Generating litmus tests for contrasting memory consistency models-extended version,2010
"H Maarand, T Uustalu",Generating representative executions,2017
"RJC Pitcher, J Riely",Generative Operational Semantics for Relaxed Memory Models,
"R Jagadeesan, C Pitcher, J Riely",Generative operational semantics for relaxed memory models,2010
"MF Atig, A Bouajjani, G Parlato",Getting rid of store-buffers in TSO analysis,2011
"C Sakalis, M Alipour, A Ros, A Jimborean, ...",Ghost loads: what is the cost of invisible speculation?,2019
"G Lee, B Quattlebaum, S Cho, ...",Global bus design of a bus-based COMA multiprocessor DICE,1996
R Cox,Go's Memory Model,
J Hayman,Granularity and concurrent separation logic,2011
"CC Wu, C Chen",Grouping memory consistency model for parallel-multithreaded shared-memory multiprocessor systems,1999
"M Kokologiannakis, V Vafeiadis",HMC: Model Checking for Hardware Memory Models,2020
"X Ren, D Lustig, E Bolotin, A Jaleel, ...",HMG: Extending Cache Coherence Protocols Across Modern Hierarchical Multi-GPU Systems,2020
"O Travkin, H Wehrheim",Handling TSO in mechanized linearizability proofs,2014
JBLCS Jhon,Hardware Support for Release Consistency with Queue-based Synchronization,1997
J Bobba,Hardware support for efficient transactional and supervised memory systems,2010
"SK Reinhardt, RW Pfile, ...",Hardware support for flexible distributed shared memory,1998
"JB Lee, CS Jhon",Hardware support for release consistency with queue-based synchronization,1997
"N Ramanathan, ST Fleming, J Wickerson, ...",Hardware synthesis of weakly consistent C concurrency,2017
"S Mandyam, BW O'krafka, R Raghavan, ...",Hardware verification tool for multiprocessors,2001
"MM Islam, R Akram, A Muzahid",Hardware-Based Sequential Consistency Violation Detection Made Simpler,2016
A David,Hiding Relaxed Memory Consistency with a Compiler,
"J Lee, DA Padua",Hiding relaxed memory consistency with compilers,2000
J Lee,Hiding the Java Memory Model with Compilers,
"M Chabbi, M Fagan, J Mellor-Crummey",High performance locks for multi-level NUMA systems,2015
"KF Moore, D Grossman",High-level small-step operational semantics for transactions,2008
"T Merrifield, J Devietti, J Eriksson",High-performance determinism with total store order consistency,2015
JH Kelm,Hybrid coherence for scalable multicore architectures,2011
"JH Choi, KH Park",Hybrid full map directory scheme for distributed shared memory multiprocessors,1997
"A Sengupta, S Biswas, M Zhang, MD Bond, ...",Hybrid static–dynamic analysis for statically bounded region serializability,2015
"A Armstrong, C Pulte, S Flur, I Stark, N Krishnaswami, ...","ISA semantics for ARMv8-a, RISC-v, and CHERI-MIPS",2019
S Kaxiras,Identification and optimization of sharing patterns for scalable shared-memory multiprocessors,1998
"T Mitra, A Roychoudhury, Q Shen",Impact of Java memory model on out-of-order multiprocessors,2004
"T Mitra, A Roychoudhury, Q Shen",Impact of Java memory model on out-of-order multiprocessors,2004
S QINGHUA,Impact of Java memory model on out-of-order multiprocessors,2004
"H Grahn, P Stenström, M Dubois",Implementation and evaluation of update-based cache protocols under relaxed memory consistency models,1995
P Simonsson,Implementation of a Distributed Shared Memory using MPI,2004
"MF Spear, M Silverman, L Dalessandro, ...",Implementing and exploiting inevitability in software transactional memory,2008
C Lin,Imposing minimal memory ordering on multiprocessors,2013
"C Blundell, MMK Martin, T Wenisch",Improved Sequence-based Speculation Techniques for Implementing Memory Consistency,2008
"K Matsumoto, T Ugawa, T Abe",Improvement of a library for model checking under weakly ordered memory model with spin,2018
I Singh,Improving GPU programming models through hardware cache coherence,2013
"RH Saavedra, D Park",Improving the effectiveness of software prefetching with adaptive executions,1996
"JB Lee, CS Jhon",Improving the execution efficiency of barrier synchronization in software DSM through static analysis,2000
BT Gold,Increasing processor dependability in distributed shared-memory servers,2009
"C Narayan, S Guha, S Arun-Kumar",Inferring Fences in a Concurrent Program Using SC proof of Correctness,2013
V Nimal,Inferring memory fences for Power and ARM in a fully static manner,
S Antipolis-Méditerranée,Informatique Diffuse et Sécurisée,
I WG,Institute of,
"S Dalvandi, B Dongol, S Doherty",Integrating Owicki-Gries for C11-Style Memory Models into Isabelle/HOL,2020
"A Boukerche, ACMA De Melo",Integrating coordinated checkpointing and recovery mechanisms into DSM synchronization barriers,2007
"A Boukerche, J Koch, ACMA de Melo",Integrating coordinated checkpointing and recovery mechanisms into DSM synchronization barriers,2005
"A Verma, PK Kalita, A Pandey, S Roy",Interactive debugging of concurrent programs under relaxed memory models,2020
"D Gratzer, A Bizjak, R Krebbers, L Birkedal",Iron: Managing obligations in higher-order concurrent separation logic,2017
"C Gniady, B Falsafi, TN Vijaykumar",Is sc+ ilp= rc?,1999
A Mycroft,Isolation types and multi-core architectures,2011
"FS Zakkak, P Pratikakis",JDMM: a java memory model for non-cache-coherent memory architectures,2014
"KH Kim, T Yavuz-Kahveci, BA Sanders",JRF-E: using model checking to give advice on eliminating memory model-related bugs,2012
AGSPA Schuster,Java Consistency: A Real-Life Exercise in Non-Operational Specification?,
"TH Lee, GH Kwon",Java Memory Model Simulation using SMT Solver,2009
"A De, A Roychoudhury, D D'Souza",Java memory model aware software validation,2008
"A De, A Roychoudhury, D D'Souza",Java memory model aware software verification,
"D Aspinall, J Sevcik","Java memory model examples: Good, bad and ugly",2007
"H Jin, T Yavuz-Kahveci, BA Sanders",Java memory model-aware model checking,2012
"CD Cavanna, TS Abdelrahman, A Bilas, ...",Jupiter/SVM: a JVM-based Single System Image for Clusters of Workstations,2004
"D Marinov, J Meseguer, M Parthasarathy",K: A Rewriting Approach to Concurrent Programming Language Design and Semantics,
NM Lê,"Kahn process networks as concurrent data structures: lock freedom, parallelism, relaxation in shared memory",2016
P Fotouhi,LC-Sim: a simulation framework for evaluating location consistency based cache protocols,2017
"J Barnat, L Brim, V Havel",LTL model checking of parallel programs with under-approximated TSO memory model,2013
"Y Zhangy, W Zhu, F Chen, Z Hu, GR Gao",Lamport Order Revisit: A Study on How to E ciently Achieve Sequential Consistency on a Modern Multiprocessor-on-a-chip Architecture,2004
N Alam,Language independent modelling of parallelism,2014
"A Bouajjani, G Calin, E Derevenetc, R Meyer",Lazy TSO reachability,2015
B Lampson,Lazy and Speculative Execution,2006
BW Lampson,Lazy and speculative execution in computer systems,2008
"T Merrifield, S Roghanchi, J Devietti, ...",Lazy determinism for faster deterministic multithreading,2019
"BH Yu, P Werstein, M Purvis, S Cranefield",Lazy home-based protocol: Combining homeless and home-based distributed shared memory protocols,2005
"E Tomasco, TL Nguyen, O Inverso, ...",Lazy sequentialization for TSO and PSO via shared memory abstractions,2016
"A Sengupta, M Cao, MD Bond, ...",Legato: end-to-end bounded region serializability using commodity hardware transactional memory,2017
R Natarajan,Leveraging Hardware Support For Transactional Execution To Address Correctness And Performance Challenges In Software,2015
A Pop,"Leveraging streaming for deterministic parallelization: an integrated language, compiler and runtime approach",2011
"R Natarajan, A Zhai",Leveraging transactional execution for memory consistency model emulation,2015
"M Batty, M Dodds, A Gotsman",Library abstraction for C/C++ concurrency,2013
"H Eberle, L Dennison",Light-weight protocols for wire-speed ordering,2018
"M Costa, P Guedes, M Sequeira, N Neves, ...",Lightweight logging for lazy release consistent distributed shared memory,1996
"S Burckhardt, C Dern, M Musuvathi, R Tan",Line-up: a complete and automatic linearizability checker,2010
"W Hu, Y Chen, T Chen, C Qian, ...",Linear time memory consistency verification,2011
"S Mador-Haim, R Alur, ...",Litmus tests for comparing memory consistency models: How long do they need to be?,2011
"ACMA Melo, MEMT Walter, RCF Melo, ...",Local DNA sequence alignment in a cluster of workstations: algorithms and tools,2004
"V Štill, J Barnat",Local Nontermination Detection for Parallel C++ Programs,2019
"E Derevenetc, R Meyer, S Schweizer",Locality and singularity for store-atomic memory models,2017
"AF Farahani, N Jayasena",Locality-aware and sharing-aware cache coherence for collections of processors,2018
"GR Gao, V Sarkar",Location consistency-a new memory model and cache consistency protocol,2000
"CC Wu, DL Pean, C Chen",Look-ahead memory consistency model,1998
R Elhorst,Lowering C11 atomics for ARM in LLVM,2014
"D Lee, V Bertacco",MTraceCheck: Validating non-deterministic behavior of memory consistency models in post-silicon validation,2017
"X Yuan, D Williams-King, J Yang, ...",Making lock-free data structures verifiable with artificial transactions,2016
"C Yang, K Murthy, ...",Managing asynchronous operations in Coarray Fortran 2.0,2013
"M Batty, S Owens, S Sarkar, P Sewell, T Weber",Mathematizing C++ concurrency,2011
"TF Șerbănuță, F Chen, G Rosu",Maximal Causal Models for Sequentially Consistent Systems,2011
"S Huang, J Huang",Maximal causality reduction for TSO and PSO,2016
A Huang,Maximally stateless model checking for concurrent bugs under relaxed memory models,2016
C Leonardsson,"May 8, 2018",2018
"K Watanabe, S Nishimura",May&must-equivalence of shared variable parallel programs in game semantics,2012
"M Elver, V Nagarajan",McVerSi: A test generation framework for fast memory consistency verification in simulation,2016
X Shen,Mechanisms and methods of using self-reconciled data to reduce cache coherence overhead in multiprocessor systems,2008
"E Torlak, M Vaziri, J Dolby",MemSAT: checking axiomatic specifications of memory models,2010
"PA Abdulla, MF Atig, YF Chen, C Leonardsson, ...","Memorax, a Precise and Sound Tool for Automatic Fence Insertion under TSO",2013
J Mellor-Crummey,Memory Consistency Models,
"A Sharma, D Basora, A Sharma",Memory Consistency Models,2013
S Adve,Memory Consistency Models,
G Georgopoulos,Memory Consistency Models of Modern CPUs,
R Šebek,Memory Consistency and Cache Coherency in Network-on-Chip Based Multi-Core Systems,2012
V Singh,Memory Model Relaxations to Boost TM Performance,
HW Relaxed,Memory Model Sensitive Bytecode Verification,
"LI Kontothanassis, ML Scott",Memory Models,1994
NB Panchal,Memory Models in Current Programming Languages,
L Ego,Memory Synchronization Techniques,
M Streaming,Memory System Research,
"S Somogyi, TF Wenisch, N Hardavellas, J Kim, ...",Memory coherence activity prediction in commercial workloads,2004
R Ferreira,Memory consistency and program verification,2010
K Gharachorloo,Memory consistency models for shared-memory multiprocessors,1996
"S Burckhardt, M Musuvathi",Memory model safety of programs,2008
S Burckhardt,Memory model sensitive analysis of concurrent data types,2007
"TQ Huynh, A Roychoudhury",Memory model sensitive bytecode verification,2007
C Narayan,Memory model specific verification of safety properties of concurrent programs,2017
"A Arvind, JW Maessen",Memory model= instruction reordering+ store atomicity,2006
"M Pöter, JL Träff",Memory models for C/C++ programmers,2018
P Sewell,"Memory, an elusive abstraction",2010
V Štill,Memory-Model-Aware Analysis of Parallel Programs,
"F Furbach, R Meyer, K Schneider, ...",Memory-model-aware testing: A unified complexity analysis,2015
"PA Abdulla, MF Atig, S Kaxiras, C Leonardsson, ...",Mending fences with self-invalidation and self-downgrade,2016
L Maranget,Mixed size memory model for the x86 processor,
"S Flur, S Sarkar, C Pulte, K Nienhuis, L Maranget, ...","Mixed-size concurrency: ARM, Power, C/C++ 11, and SC",2017
B Boigelot,MoVES Newsletter,2011
P Parízek,Model Checking Programs,
M Weber,Model Checking Software,2010
"J van der Pol, M Weber","Model Checking Software: 17th International SPIN Workshop, Enschede, the Netherlands, September 27-29, 2010, Proceedings",2010
"T Ugawa, R Jones",Model Checking Transactional Sapphire,2018
"Z Baranová, J Barnat, K Kejstová, T Kučera, ...",Model Checking of C and C++ with DIVINE 4,2017
FI Berg,Model checking LLVM IR using LTSmin: using relaxed memory model semantics,2013
"J Pang, W Fokkink, R Hofman, ...",Model checking a cache coherence protocol for a Java DSM implementation,2003
"A Gupta, V Kahlon, S Qadeer, T Touili",Model checking concurrent programs,2018
"T Ugawa, T Abe, T Maeda",Model checking copy phases of concurrent copying garbage collection with various memory models,2017
"M Kokologiannakis, A Raad, V Vafeiadis",Model checking for weakly consistent libraries,2019
"V Štill, J Barnat",Model checking of C++ programs under the x86-TSO memory model,2018
"R Guerraoui, TA Henzinger, B Jobstmann, ...",Model checking transactional memories,2008
"J O'Leary, B Saha, MR Tuttle",Model checking transactional memory with Spin,2009
"T Abe, T Maeda",Model checking with user-definable memory consistency models,2013
"AM Dan, P Lam, T Hoefler, M Vechev",Modeling and analysis of remote memory access programming,2016
"C Wang, Y Wu",Modeling and performance evaluation of TSO-preserving binary optimization,2011
"M Ganai, A Gupta",Modeling and verification of concurrent systems using SMT-based BMC,2011
M Senftleben,Modelling Memory Consistency Models for Formal Verification,2019
"S Flur, KE Gray, C Pulte, S Sarkar, A Sezgin, ...","Modelling the ARMv8 architecture, operationally: Concurrency and ISA",2016
"M Vijayaraghavan, A Chlipala, N Dave",Modular deductive verification of multiprocessor hardware designs,2015
"L Effinger-Dean, D Grossman",Modular metatheory for memory consistency models,2011
"B Dongol, R Jagadeesan, J Riely",Modular transactions: bounding mixed races in space and time,2019
"A Sezgin, S Tasiran",Moving Around: Lipton's Reduction for TSO,2015
"HJ Boehm, U Goltz, H Hermanns, P Sewell",Multi-Core Memory Models and Concurrency Theory (Dagstuhl Seminar 11011),2011
"M Desnoyers, PE McKenney, ...",Multi-core systems modeling for formal verification of parallel algorithms,2013
"EE Bilir, RM Dickson, Y Hu, M Plakal, ...",Multicast snooping: a new coherence method using a multicast address network,1999
"A Boukerche, ACMA Melo, JG Koch, ...",Multiple coherence and coordinated checkpointing protocols for DSM systems,2005
P Jakubik,Multiprocessor Safety and Java,
"PN Loewenstein, S Chaudhry, R Cypher, ...",Multiprocessor memory model verification,2006
MD Hill,Multiprocessors should support simple memory consistency models,1998
M Hill,Multiprocessors should support simple memory consistency models,1997
"M Batty, K Memarian, K Nienhuis, J Pichon, P Sewell",N4136–C Concurrency Challenges Draft 2014-10-13,2014
"JC Blanchette, T Weber, M Batty, S Owens, ...",Nitpicking C++ concurrency,2011
"N Liu, B Zang, H Chen",No barrier in the road: a comprehensive study and optimization of ARM barriers,2020
"S Xiao, H Jiang, H Liang, X Feng",Non-Preemptive Semantics for Data-Race-Free Programs,2018
"S Kaxiras, TE Carlson, M Alipour, A Ros",Non-Speculative Load Reordering in TSO,
"S Kaxiras, TE Carlson, M Alipour, A Ros",Non-speculative load reordering in total store ordering,2018
"H Mantel, M Perner, J Sauer",Noninterference under Weak Memory Models (Progress Report),2014
"H Mantel, M Perner, J Sauer",Noninterference under weak memory models,2014
"T Abe, T Maeda",Observation-based concurrent program logic for relaxed memory consistency models,2016
"K Winter, G Smith, J Derrick",Observational models for linearizability checking on weak memory models,2018
C Leonardsson,"October 22, 2012",2012
"D Lee, M Said, S Narayanasamy, Z Yang, ...",Offline symbolic analysis for multi-processor execution replay,2009
"D Lee, M Said, S Narayanasamy, ...",Offline symbolic analysis to infer total store order,2011
"J Alglave, P Cousot",Ogre and Pythia: an invariance proof method for weak consistency models,2017
S Chakraborty,On Architecture to Architecture Mapping for Concurrency,2020
Z Snyder,On Fuzzing Concurrent Programs With C++ Atomics,2019
GBG Petri,On Speculative Computation and Thread Safe Programming,2009
M Grysla,On The Verification Problem For Weak Memory Models,2011
"A Bouajjani, C Enea, M Mukund, R Roy",On Verifying TSO Robustness for Event-Driven Asynchronous Programs,2018
"B Dongol, R Jagadeesan, J Riely, ...",On abstraction and compositionality for weak-memory linearisability,2018
"C Enea, A Farzan",On atomicity in presence of non-atomic writes,2016
"AV Podkopaev, L Ori, V Viktor",On compilation correctness for a subset of a promising memory model to the ARMv8. 3 memory model,2017
"N Sinha, C Wang",On interference abstractions,2011
"ML Scott, L Dalessandro",On the Orthogonality of Speculation and Atomicity,2010
"C Wallace, G Tremblay, JN Amaral",On the Tamability of the Location Consistency Memory Model.,2002
"L Bocchi, H Melgratti",On the behaviour of general purpose applications on cloud storages,2015
"P Kuznetsov, S Ravi",On the cost of concurrency in transactional memory,2011
"GR Gao, V Sarkar",On the importance of an end-to-end view of memory consistency in future computer systems,1997
"P Fraigniaud, S Rajsbaum, C Travers",On the number of opinions needed for fault-tolerant run-time monitoring in distributed systems,2014
E Vlachos,On the road to a defense,
A Linden,On the verification of programs on relaxed memory models,2013
"MF Atig, A Bouajjani, S Burckhardt, ...",On the verification problem for weak memory models,2010
"A Jeffrey, J Riely",On thin air reads towards an event structures model of relaxed memory,2016
G Georgopoulos,Operational Semantics of Memory System Implementations,2018
H MAARAND,Operational Semantics of Weak Sequential Composition,
"DS Fava, M Steffen, V Stolz, S Valle",Operational Semantics of a Weak Memory Model,
"DS Fava, V Stolz, S Valle",Operational Semantics of a Weak Memory Model inspired by Go,2017
"H Maarand, T Uustalu",Operational Semantics with Semicommutations,
"A Podkopaev, I Sergey, A Nanevski",Operational aspects of C/C++ concurrency,2016
T Ridge,Operational reasoning for concurrent Caml programs and weak memory models,2007
"DS Fava, M Steffen, V Stolz",Operational semantics of a weak memory model with channel synchronization,2019
G Petri,Operational semantics of relaxed memory models,2010
"S Aronis, B Jonsson, M Lång, K Sagonas",Optimal dynamic partial order reduction with observers,2018
"M Factor, A Schuster, K Shagin, T Zamir",Optimistic concurrency for clusters via speculative locking,2009
"T Abe, T Maeda",Optimization of a general model checking framework for various memory consistency models,2014
SH Hung,Optimizing parallel applications,1998
J Bornholt,Optimizing the Automated Programming Stack,2019
"K Keutzer, T Mattson",Our Pattern Language (OPL): A design pattern language for engineering (parallel) software,2009
"HJ Boehm, B Demsky",Outlawing ghosts: Avoiding out-of-thin-air results,2014
"J Chung, C Wang, Y Wu",Overlapping atomic regions in a processor,2017
"O Lahav, V Vafeiadis",Owicki-Gries reasoning for weak memory models,2015
F Liu,"PUBLICATIONS (Citations: 415, H-index: 12) ISCA'15 Feng Liu, Heejin Ahn, Stephen R. Beard, Taewook Oh, and David I. August,“Symbiote: Dynamic …",2009
"X Qian, B Sahelices, D Qian",Pacifier: Record and replay for relaxed-consistency multiprocessors with distributed directory protocol,2014
"J Burnim, T Elmas, CS Park, K Sen",Par Lab Progress on Correctness Tools for Parallel Programs,
"G Malhotra, R Kalayappan, S Goel, ...",ParTejas: A parallel simulator for multicore processors,2017
"TCP vrstva pro verifikační nástroj DIVINE, ...",ParaDiSe–Parallel & Distributed Systems Laboratory,
"TCP vrstva pro verifikační nástroj DIVINE, ...",ParaDiSe–Parallel & Distributed Systems Laboratory,2009
"TCP vrstva pro verifikační nástroj DIVINE, ...",ParaDiSe–Parallel & Distributed Systems Laboratory,
"R Kumar, D Marinov, D Padua, M Parthasarathy, ...",Parallel Computing Research at Illinois The UPCRC Agenda,2008
"A McLaughlin, D Merrill, M Garland, ...",Parallel Methods for Verifying the Consistency of Weakly-Ordered Architectures,2015
"D Schwartz-Narbonne, G Weissenbacher, ...",Parallel assertions for architectures with weak memory models,2012
C Dubs,Parallel computing focussing on multiprocessing with shared memory; problems when developing parallel programs with respect to different memory …,2012
"RCF Melo, MET Walter, ACMA de Melo, ...",Parallel dna sequence alignment using a dsm system in a cluster of workstations,2003
M Drocco,"Parallel programming with global asynchronous memory: Models, C++ APIs and implementations",2017
"R Ferreira, X Feng, Z Shao",Parameterized memory models and concurrent separation logic,2010
"R Ferreira, X Feng, Z Shao",Parameterized memory models and concurrent separation logic (extended version),2009
"M Emmi, R Majumdar, R Manevich",Parameterized verification of transactional memories,2010
"J Alglave, D Kroening, M Tautschnig",Partial orders for efficient bmc of concurrent software,2013
"J Alglave, D Kroening, M Tautschnig",Partial orders for efficient bounded model checking of concurrent software,2013
"M Kuperstein, M Vechev, E Yahav",Partial-coherence abstractions for relaxed memory models,2011
"R Morisset, F Zappa Nardelli","Partially redundant fence elimination for x86, ARM, and Power processors",2017
"S Cheng, L Higham, J Kawash",Partition Consistency: A Case Study in Modeling Systems with Weak Memory Consistency and Proving Correctness of their Implementations,2013
"S Cheng, L Higham, J Kawash",Partition consistency,2014
"Y Meshman, N Rinetzky, E Yahav",Pattern-based synthesis of synchronization for the C++ memory model,2015
"P Gupta, G Verma",Performance Analysis of Shared Memory Model in a Multiprocessor Environment,
W Shi,Performance Optimization of Software Distributed Shared Memory Systems,2004
"YK Chong, K Hwang",Performance analysis of four memory consistency models for multithreaded multiprocessors,1995
"RH Saavedra, WH Mao, K Hwang",Performance and optimization of data prefetching strategies in scalable multiprocessors,1994
"F Dahlgren, M Dubois, ...",Performance evaluation and cost analysis of cache protocol extensions for shared-memory multiprocessors,1998
"R Chandra, K Gharachorloo, V Soundararajan, ...",Performance evaluation of hybrid hardware and software distributed shared memory protocols,1994
"XIE Lei, A Roychoudhury, T Mitra",Performance impact of multithreaded Java semantics on multiprocessor memory consistency models,2003
"A Mukkara, N Beckmann, D Sanchez",Phi: Architectural support for synchronization-and bandwidth-efficient commutative scatter updates,2019
"D Lustig, M Pellauer, ...",PipeCheck: Specifying and verifying microarchitectural enforcement of memory consistency models,2014
"DDV Laporte, LZSJD Pichardie, J Vitek",Plan B: A Buffered Memory Model for Java,2013
"D Demange, V Laporte, L Zhao, ...",Plan B: A buffered memory model for Java,2013
"S Mador-Haim, R Alur, M Martin",Plug and play components for the exploration of memory consistency models,2010
"M Taheri, A Pourdamghani, ...",Polynomial-Time Fence Insertion for Structured Programs,2019
R Meyer,Portability Analysis for Weak Memory Models,2017
"H Ponce-de-León, F Furbach, K Heljanko, ...",Portability Analysis for Weak Memory Models porthos: OneToolfor allModels,2017
"H Ponce de León, F Furbach, K Heljanko, ...",Portability analysis for axiomatic memory models,2017
"AW Appel, L Beringer, A Chlipala, ...",Position paper: the science of deep specification,2017
"M Flatt, HF Guo","Practical Aspects of Declarative Languages: 16th International Symposium, PADL 2014, San Diego, CA, USA, January 19-20, 2014, Proceedings",2013
E Yahav,Practical Program Analysis and Synthesis,
E Yahav,Practical Software Synthesis.,2014
"J Huang, AK Rajagopalan",Precise and maximal race detection from incomplete traces,2016
"PA Abdulla, MF Atig, M Lång, TP Ngo",Precise and sound automatic fence insertion procedure under PSO,2015
"K Kim, T Yavuz-Kahveci, BA Sanders",Precise data race detection in a relaxed memory model using model checking,2009
"KH Kim, BA Sanders, N Rungta, EG Mercer",Precondition-based Modular Verification to Guarantee Data Race Freedom in Java Programs,
"AM Dan, Y Meshman, M Vechev, E Yahav",Predicate abstraction for relaxed memory models,2013
"E Sifakis, L Mounier",Predictive Taint Analysis for Extended Testing of Parallel Executions,2013
"B Finkbeiner, G Pu, L Zhang",Preface for the special issue for ATVA 2015,2018
"MD Hill, AE Condon, M Plakal, DJ Sorin",Preliminary Draft of SPAA'99 Submission A System-Level Specification Framework for I/O Architectures,
"M Cao, J Roemer, A Sengupta, MD Bond",Prescient memory: exposing weak memory model behavior by looking into the future,2016
"M Kuperstein, E Yahav, M Vechev",Preserving correctness under relaxed memory models,2012
"S Cooksey, S Harris, M Batty, R Grigore, ...",Pridemm: A solver for relaxed memory models,2018
"C Eidt, K Frei, KS Gatlin, V Grover, P Lucido",Prism: A Principle-Based Sequential Memory Model for Microsoft Native Code Platforms,2006
"PL Grover, B Smith",Prism: A Principle-Based Sequential Memory Model for Microsoft Native Code Platforms,
"L Effinger-Dean, A Jaffe",Probabilistic Analysis of Data Races and Relaxed Memory Models CSE 548 Project Report,2008
"A Kristensen, C Low",Problem-oriented object memory: customizing consistency,1995
"D Peled, S Schewe",Proceedings First Workshop on Synthesis,2012
"S Karlsson, M Brorsson",Producer-push-a protocol enhancement to page-based software distributed shared memory systems,1999
AM Dan,Program Analysis for Weak Memory Models,2018
S Prasad,Program Execution on Reconfigurable Multicore Architectures,2016
"Y Zhang, X Feng",Program Logic for Local Reasoning in TSO,
"Y Chen, L Li, T Chen, L Li, L Wang, ...",Program regularization in memory consistency verification,2012
J Sevcik,Program transformations in weak memory models,2009
AD Gordon,Programming Languages and Systems,2010
S Ryu,"Programming Languages and Systems: 16th Asian Symposium, APLAS 2018, Wellington, New Zealand, December 2–6, 2018, Proceedings",2018
"M Felleisen, P Gardner","Programming Languages and Systems: 22nd European Symposium on Programming, ESOP 2013, Held as Part of the European Joint Conferences on …",2013
"K Gharachorloo, SV Adve, A Gupta, ...",Programming for different memory consistency models,1992
P de Kahn Synchrone,Project-Team PARKAS,
"A Podkopaev, O Lahav, V Vafeiadis",Promising Compilation to ARMv8 POP,
"A Podkopaev, O Lahav, ...",Promising compilation to ARMv8 POP,2017
"C Pulte, J Pichon-Pharabod, J Kang, SH Lee, ...",Promising-ARM/RISC-V: a simpler and faster operational concurrency model,2019
"J Stoy, X Shen",Proofs of correctness of cache-coherence protocols,2001
"S Joshi, D Kroening",Property-driven fence insertion using reorder bounded model checking,2015
"E Kamburjan, R Hähnle",Prototyping formal system models with active objects,2018
"A Bieniusa, P Thiemann",Proving isolation properties for software transactional memory,2011
"G Li, G Gopalakrishnan, RM Kirby, D Quinlan",Pug: A symbolic verifier of gpu programs,
"G Gopalakrishnan, Y Yang, H Sivaraj",QB or not QB: An efficient execution verification tool for memory orderings,2004
R Singh,Quantitative Synthesis for Concurrent Programs⋆,
TA Henzinger,Quantitative reactive modeling and verification,2013
"R Jagadeesan, G Petri, C Pitcher, J Riely",Quarantining Weakness,
"R Jagadeesan, G Petri, C Pitcher, J Riely",Quarantining weakness,2013
"P Metzler, H Saissi, P Bokor, ...",Quick verification of concurrent programs by iteratively relaxed scheduling,2017
"JDJNT Bergan, LCD Grossman",RCDC: A Relaxed Consistency Deterministic Computer,2011
"J Devietti, J Nelson, T Bergan, L Ceze, ...",RCDC: a relaxed consistency deterministic computer,2011
A Muzahid,RESEARCH STATEMENT: MAKING PARALLEL PROGRAMMING EASIER,2011
V Vafeiadis,RGSep action inference,2010
"YAMD Lustig, MMM Pellauer",RTLCheck: Verifying the Memory Consistency of RTL Designs,2017
"YA Manerkar, D Lustig, M Martonosi, ...",RTLCheck: Verifying the memory consistency of RTL designs,2017
P Panangaden,Radhakrishnan Jagadeesan,1987
"R Meyer, S Wolff",Reasoning About Weak Semantics via Strong Semantics,2018
"M He, V Vafeiadis, S Qin, JF Ferreira",Reasoning about Fences and Relaxed Atomics (Technical Report),
W Mansky,Reasoning about Memory for Program Correctness Research Statement,
"A Bouajjani, C Enea, SO Mutluergil, ...",Reasoning about TSO programs using reduction and abstraction,2018
"M He, V Vafeiadis, S Qin, ...",Reasoning about fences and relaxed atomics,2016
S Owens,Reasoning about the implementation of concurrency abstractions on x86-TSO,2010
"B Dongol, J Derrick, G Smith",Reasoning algebraically about refinement on TSO architectures,2014
FZ Nardelli,Reasoning between Programming Languages and Architectures,2014
N Honarmand,Record and deterministic replay of parallel programs on multiprocessors,2015
"JB Lee, CS Jhon",Reducing coherence overhead of barrier synchronization in software DSMs,1998
"MF Spear, MM Michael, ML Scott, ...",Reducing memory ordering overheads in software transactional memory,2009
"M Lobosco, O Loques, CL de Amorim",Reducing memory sharing overheads in distributed JVMs,2005
"S Ha, C Jhon",Reducing multithreaded frame cache miss ratio by prefetching and working frame set scheduling,1996
"A Armstrong, B Dongol, S Doherty",Reducing opacity to linearizability: a sound and complete method,2016
"J Nilsson, F Dahlgren",Reducing ownership overhead for Load-Store sequences in cache-coherent multiprocessors,2000
"T Abe, T Ugawa, T Maeda, K Matsumoto",Reducing state explosion for software model checking with relaxed memory consistency models,2016
MD Hill,Reflections and Research Advice Upon Receiving the 2019 Eckert-Mauchly Award,2019
"T Suzanne, A Miné",Relational thread-modular abstract interpretation under relaxed memory models,2018
"N Honarmand, J Torrellas",RelaxReplay: record and replay for relaxed-consistency multiprocessors,2014
"AE Condon, D Mark",Relaxed Memory Models,
V HAVEL,Relaxed Memory Models in DiVinE,2012
RN Zucker,Relaxed consistency and synchronization in parallel processors,1992
"FZ Nardelli, P Sewell, J Sevcik, S Sarkar, ...",Relaxed memory models must be rigorous,2009
"G Boudol, G Petri",Relaxed memory models: an operational approach,2009
GBG Petri,Relaxed memory models: an operational approach,2009
"G Boudol, G Petri, B Serpette",Relaxed operational semantics of concurrent programming languages,2012
"V Vafeiadis, C Narayan",Relaxed separation logic: A program logic for C11 concurrency,2013
"J Ŝevčik, V Vafeiadis, F Zappa Nardelli, ...",Relaxed-memory concurrency and verified compilation,2011
"V Vafeiadis, C Jones",Rely/Guarantee-thinking and Separation Logic,2011
"T Abe, T Ugawa, T Maeda",Reordering control approaches to state explosion in model checking with memory consistency models,2017
"C Watt, C Pulte, A Podkopaev, G Barbier, ...",Repairing and mechanising the JavaScript relaxed memory model,2020
"O Lahav, V Vafeiadis, J Kang, CK Hur, ...",Repairing sequential consistency in C/C++ 11,2017
TP Ngo,Replacing Store Buffers by Load Buffers in TSO,2018
"PA Abdulla, MF Atig, A Bouajjani, TP Ngo",Replacing store buffers by load buffers in TSO,2018
"LP Miret, FDM Escoí",Replica divergence in data-centric consistency models,2016
"S Burckhardt, A Gotsman, H Yang, M Zawirski","Replicated data types: specification, verification, optimality",2014
V Sawant,Report-3: Programmer-Centric Memory Consistency Models,
"C Pereira, H Patil, B Calder",Reproducible simulation of multi-threaded workloads for architecture design exploration,2008
"S Flur, S Sarkar, C Pulte, K Nienhuis, L Maranget, ...","Research data supporting “Mixed-size Concurrency: ARM, POWER, C/C++ 11, and SC”",2016
"E Vlachos, S Fytraki, PB Gibbons, MA Kozuch, B Falsafi",Resolve: Enabling Accurate Parallel Monitoring under Relaxed Memory Models,2014
"T Karthik, MK Sudha",Review on Cache-Coherent Algorithms with Multithreaded Computer Architectures,
S Escobar,"Rewriting Logic and Its Applications: 10th International Workshop, WRLA 2014, Held as a Satellite Event of ETAPS, Grenoble, France, April 5-6, 2014 …",2014
S Escobar,Rewriting Logic and its Applications,
TF Şerbănuţă,Rewriting semantics and analysis of concurrency features for a C-like language,2014
"MF Spear, MM Michael, C Von Praun",RingSTM: scalable transactions with a single atomic instruction,2008
"E Derevenetc, R Meyer",Robustness against Power is PSpace-complete,2014
E Derevenetc,Robustness against relaxed memory models,2015
"A Bouajjani, E Derevenetc, R Meyer",Robustness against relaxed memory models,2014
"SM Beillahi, A Bouajjani, C Enea",Robustness against transactional causal consistency,2019
"YC Hu, W Yu, AL Cox, DS Wallach, ...",Run-time support for distributed sharing in typed languages,2000
"K Chen, S Malik, P Patra",Runtime validation of memory ordering using constraint graph checking,2008
"K Chen, S Malik, P Patra",Runtime validation of transactional memory systems,2008
V Singh,Runtime verification for software transactional memories,2010
"HH Dang, JH Jourdan, JO Kaiser, ...",RustBelt meets relaxed memory,2019
"B Demsky, P Lam",SATCheck: SAT-directed stateless model checking for SC and TSO,2015
"Y Duan, D Koufaty, J Torrellas",SCsafe: Logging sequential consistency violations continuously and precisely,2016
"O Travkin, A Mütze, H Wehrheim",SPIN as a linearizability checker under weak memory models,2013
"X Qian, K Sen, P Hargrove, C Iancu",SReplay: Deterministic sub-group replay for one-sided communication,2016
"P Metzler, H Saissi, P Bokor, N Suri",Safe Execution of Concurrent Programs by Enforcement of Scheduling Constraints,2018
L Liu,Safe and Efficient Concurrency for Modern Programming Languages,2020
"J Bobba, M Lupon, MD Hill, ...",Safe and efficient supervised memory systems,2011
J Ševčík,Safe optimisations for shared-memory concurrent programs,2011
"M Luc, S Inria","Sarkar, and P",2012
"M Vollmer, RG Scott, M Musuvathi, RR Newton",Sc-haskell: Sequential consistency in languages that minimize mutable shared heap,2017
"A Naeem, A Jantsch, Z Lu",Scalability analysis of memory consistency models in NoC-based distributed shared memory SoCs,2013
"G Li, G Gopalakrishnan",Scalable SMT-based verification of GPU kernel functions,2010
"S Novakovic, A Daglis, E Bugnion, B Falsafi, ...",Scale-out NUMA,2014
"S Novakovic, A Daglis, BR Grot, E Bugnion, ...",Scale-out non-uniform memory access,2017
"CS Park, K Sen, C Iancu",Scaling data race detection for partitioned global address space programs,2013
"N Ramanathan, J Wickerson, ...",Scheduling Weakly Consistent C Concurrency for Reconfigurable Hardware,2017
"L Yin, W Dong, W Liu, J Wang",Scheduling constraint based abstraction refinement for weak memory models,2018
B Keegan,School of Computer Science Research Colloquium Fall 2010,
"C Gniady, B Falsafi, TN Vijaykumar","School of Electrical & Computer Engineering Purdue University 1285 EE Building West Lafayette, IN 47907",
S Wasly,Scratchpad Memory Management For Multicore Real-Time Embedded Systems,2018
"JA Vaughan, T Millstein",Secure information flow for concurrent programs under total store order,2012
"AC Lai, B Falsafi","Selective, accurate, and timely self-invalidation using last-touch prediction",2000
"M Abadi, A Birrell, T Harris, M Isard",Semantics of transactional memory and automatic mutual exclusion,2008
"M Abadi, A Birrell, T Harris, M Isard",Semantics of transactional memory and automatic mutual exclusion,2011
"E Tomasco, T Nguyen Lam, B Fischer, S La Torre, ...",Separating computation from communication: a design approach for concurrent program verification,2016
"SV Adve, HJ Boehm",Sequential Consistency,
"Y Zhang, W Zhu, F Chen, Z Hu, ...",Sequential Consistency Revisit: The Sufficient Condition and Method to Reason the Consistency Model of a Multiprocessor-on-a-Chip Architecture.,2005
"A Yeolekar, K Madhukar, D Bhutada, ...",Sequentialization using timestamps,2017
J Cleary,"Shared Memory Concurrency and Fast, Biased Locks",
A Naeem,Shared Memory Consistency Models Evaluation in NoC based Multicore Systems,2012
"SV Adve, K Gharachorloo",Shared Memory Consistency Models: A Tutorial,1995
S Karlsson,Shared Memory and OpenMP on Clusters,2004
Κ Καραντάσης,Shared memory abstraction: new approach under high concurrency conditions,2011
"K Kavi, HS Kim, B Lee, AR Hurson",Shared memory and distributed shared memory systems: A survey,2000
"L Kontothanassis, R Stets, G Hunt, ...",Shared memory computing on clusters with symmetric multiprocessors and system area networks,2005
"SV Adve, K Gharachorloo",Shared memory consistency models,1995
"SV Adve, K Gharachorloo",Shared memory consistency models: A tutorial,1996
"P Chatterjee, H Sivaraj, G Gopalakrishnan",Shared memory consistency protocol verification against weak memory models: Refinement via model-checking,2002
"S Nürnberger, G Drescher, R Rotta, J Nolte, ...",Shared memory in the many-core age,2014
"DJ Scales, K Gharachorloo, CA Thekkath","Shasta: A low overhead, software-only approach for supporting fine-grain shared memory",1996
L Yen,Signatures in transactional memory systems,2009
M Janota,"Simon Cooksey1, Sarah Harris1, Mark Batty1, Radu Grigore1, and",
"C Pulte, S Flur, W Deacon, J French, S Sarkar, ...",Simplifying ARM concurrency: multicopy-atomic axiomatic and operational models for ARMv8,2017
"A Solar-Lezama, CG Jones, R Bodik",Sketching concurrent data structures,2008
"V Iosevich, A Schuster",Software Distributed Shared Memory: a VIA‐based implementation and comparison of sequential consistency with home‐based lazy release consistency,2005
"W Hasselbring, NC Ehmke",Software Engineering 2014: Fachtagung des GI-Fachbereichs Softwaretechnik,2014
S Mannarswamy,Software Transactional Memory,2017
X Fang,Software support for ordering memory operations in parallel systems,2012
"R Guerraoui, TA Henzinger, V Singh",Software transactional memory on relaxed memory models,2009
"J Alglave, D Kroening, V Nimal, ...",Software verification for weak memory via program transformation,2013
"C Baier, C Tinelli",Some advances in tools and algorithms for the construction and analysis of systems,2017
M Lång,Sound and Complete Reachability Analysis under PSO,2013
"J Burnim, K Sen, C Stergiou",Sound and complete monitoring of sequential consistency for relaxed memory models,2011
"J Burnim, K Sen, C Stergiou",Sound and complete monitoring of sequential consistency for relaxed memory models. TACAS'11,
"J Alglave, D Kroening, J Lugton, V Nimal, ...",Soundness of data flow analyses for weak memory models,2011
"PA Abdulla, S Aronis, B Jonsson, ...",Source sets: a foundation for optimal dynamic partial order reduction,2017
J Goodman,Source snooping cache coherence protocols,2009
"C Baier, C Tinelli",Special issue of the 21st International Conference on Tools and Algorithms for the Construction and Analysis of Systems (TACAS 2015),2017
"ACJ Fox, MJC Gordon, MO Myreen",Specification and verification of ARM hardware and software,2010
"Y Yang, G Gopalakrishnan, G Lindstrom",Specifying Java thread semantics using a uniform memory model,2002
"A Guptal, JL Hennessyl, MD Hill",Specifying System Requirements for Memory Consistency Models,1993
"JBAKJ Li, AKETX Wang",Specifying and Checking File System Crash-Consistency Models,2016
"J Bornholt, A Kaufmann, J Li, A Krishnamurthy, ...",Specifying and checking file system crash-consistency models,2016
"W Mansky, D Griffith, EL Gunter",Specifying and executing optimizations for parallel programs,2014
"DJ Sorin, M Plakal, AE Condon, MD Hill, ...",Specifying and verifying a broadcast and a multicast snooping cache coherence protocol,2002
W Mansky,Specifying and verifying program transformations with PTRANS,2014
"S Mador-Haim, R Alur, MMK Martin",Specifying relaxed memory models for state exploration tools,2009
"K Gharachorloo, SV Adve, A Gupta, JL Hennessy, ...",Specifying system requirements for memory consistency models,1993
"ACJ Fox, MJC Gordon, MO Myreen",Speciﬁcation and Veriﬁcation of ARM Hardware and Software,2010
"J Alglave, L Maranget",Stability in Weak Memory Models With Proofs,
"J Alglave, L Maranget",Stability in weak memory models,2011
"N Sinha, C Wang",Staged concurrent program analysis,2010
"D Gnad, P Dubbert, AL Lafuente, ...",Star-Topology Decoupling in SPIN,2018
B Jonsson,State-space exploration for concurrent algorithms under weak memory orderings: (preliminary version),2009
"I Jaju, BP Rao",Stateless Model Checking for the C/C++ 11 Memory Model,
"PA Abdulla, MF Atig, B Jonsson, ...",Stateless model checking for POWER,2016
"PA Abdulla, S Aronis, MF Atig, B Jonsson, ...",Stateless model checking for TSO and PSO,2017
"F Logozzo, M Fähndrich",Static Analysis LNCS 7935,
"F Logozzo, M Fähndrich","Static Analysis: 20th International Symposium, SAS 2013, Seattle, WA, USA, June 20-22, 2012, Proceedings",2013
JW Maessen,Store Atomicity for Transactional Memory,2007
"A Antonov, P Kustarev",Strategies of Computational Process Synthesis—a System-Level Model of HW/SW (Micro) Architectural Mechanisms,2020
A Cohen,Streaming Task Parallelism,2015
"D Marino, A Singh, T Millstein, M Musuvathi, ...",Strengthening Language-Level Memory Models with Compiler-Directed Interference Checks,
"L Dalessandro, ML Scott",Strong isolation is a weak idea,2009
"JO Kaiser, HH Dang, D Dreyer, O Lahav, ...",Strong logic for weak memory: Reasoning about release-acquire consistency in Iris,2017
G Petri,Studying operational models of relaxed concurrency,2013
P Karandikar,"Subwords: automata, embedding problems, and verification",2015
"B Rajaram, V Nagarajan, AJ McPherson, ...","Supercop: a general, correct, and performance-efficient supervised memory system",2012
H Venkataraman,Supporting Sequential Consistency through Ordered Network in Many-Core Systems,2017
"F Yu, SC Yang, F Wang, GC Chen, ...",Symbolic consistency checking of OpenMp parallel programs,2012
"C Wang, S Kundu, M Ganai, A Gupta",Symbolic predictive analysis for concurrent programs,2009
"C Wang, S Kundu, R Limaye, M Ganai, ...",Symbolic predictive analysis for concurrent programs,2011
P Fong,Symbolic state model: A new approach for the verification of cache coherence protocols.,1997
"S Sarkar, K Memarian, S Owens, M Batty, ...",Synchronising c/c++ and power,2012
M Vechev,Synthesis for Concurrency,
"M Kuperstein, M Vechev, E Yahav",Synthesis of memory barriers,2014
"Y Meshman, A Dan, M Vechev, E Yahav",Synthesis of memory fences via refinement propagation,2014
"J Bornholt, E Torlak",Synthesizing Memory Models from Litmus Tests,2016
"J Bornholt, E Torlak",Synthesizing memory models from framework sketches and litmus tests,2017
"J Dolby, E Torlak, M Vaziri",System and method for debugging memory consistency models,2011
"C Manovit, SG Hangal, RE Cypher",System and method for efficient verification of memory consistency model compliance,2010
"DS Nussbaum, MS Moir",System and method for supporting phased transactional memory modes,2011
A Kasuya,System and method for thread creation and memory management in an object-oriented programming environment,2007
"M Walker, C Runciman",Systematic testing for distributed systems,2016
"Y Yao, W Chen, T Mitra, Y Xiang",TC-Release++: An Efficient Timestamp-Based Coherence Protocol for Many-Core Architectures,2017
M Kovalev,TLB virtualization in the context of hypervisor verification,2013
"C DeLozier, A Eizenberg, S Hu, G Pokam, ...",TMI: thread memory isolation for false sharing repair,2017
"H Wehrheim, O Travkin",TSO to SC via symbolic execution,2015
"C Wang, Y Wu, J Chung",TSO-Atomicity: Efficient TSO Enforcement for Aggressive Program Optimization,
"C Wang, Y Lv, P Wu",TSO-to-TSO linearizability is undecidable,2018
"C Wang, Y Wu",TSO_ATOMICITY: efficient hardware primitive for TSO-preserving region optimizations,2013
"S Hangal, D Vahia, C Manovit, JYJ Lu, ...",TSOtool: A program for verifying memory systems using the memory consistency model,2004
C Jones,Tackling concurrency by reasoning explicitly about inference,2010
"S Zhang, M Vijayaraghavan",Taming Weak Memory Models,2016
"O Lahav, N Giannarakis, V Vafeiadis",Taming release-acquire consistency,2016
JLM Valero,Task Superscalar: Using Processors as Functional Units,
"S Bijo, KI Pun, SLT Tarifa",Technical Report: Modelling Data Access Patterns with Atomic Sections for Multicore Architectures,2017
"S Burckhardt, M Musuvathi",Technique for finding relaxed memory model vulnerabilities,2013
"JB Carter, JK Bennett, W Zwaenepoel",Techniques for reducing consistency-related communication in distributed shared-memory systems,1995
"SR Sarangi, R Kalayappan, P Kallurkar, ...",Tejas: A java based versatile micro-architectural simulator,2015
S Somogyi,Temporal Streaming of Distributed Shared Memory,
"J Burnim, K Sen, C Stergiou",Testing concurrent programs on relaxed memory models,2011
"C Manovit, OA Olukotun",Testing memory consistency of shared-memory multiprocessors,2006
"A Adir, S Asaf",Testing the compliance of a design with the synchronization requirements of a memory model,2013
"M Goodstein, E Vlachos, S Chen, P Gibbons, M Kozuch, ...",The Butterfly Model: Theoretical Foundations,2009
"J Manson, W Pugh, SV Adve",The Java memory model,2005
"C Wallace, G Tremblay, JN Amaral",The Location Consistency memory model and cache protocol: Specification and verification,2001
W Mansky,The PTRANS Specification Language,2014
"S de Putter, A Wijs, D Zhang","The SLCO framework for verified, model-driven construction of component software",2018
C Pulte,The Semantics of Multicopy Atomic ARMv8 and RISC-V,2019
"HC Hsiao, CT King",The Thread-Based Protocol Engines for CC-NUMA Multiprocessors,
"PA Abdulla, MF Atig, A Bouajjani, ...",The benefits of duality in verifying concurrent programs under TSO,2016
"PA Abdulla, MF Atig, TP Ngo",The best of both worlds: Trading efficiency and optimality in fence insertion for TSO,2015
"C Disselkoen, R Jagadeesan, ...",The code that never ran: Modeling attacks on speculative evaluation,2019
"RH Saavedra, W Mao, D Park, ...","The combined effectiveness of unimodular transformations, tiling, and software prefetching",1996
"V D'Silva, M Payer, D Song",The correctness-security gap in compiler optimization,2015
"A Jaffe, T Moscibroda, L Effinger-Dean, L Ceze, ...",The impact of memory models on software reliability in multiprocessors,2011
"V Gramoli, R Guerraoui, M Letia",The many faces of transactional software composition,2010
"M Batty, K Memarian, K Nienhuis, ...",The problem of programming language concurrency semantics,2015
"AK Karna, Y Chen, H Yu, H Zhong, J Zhao",The role of model checking in software engineering,2018
"J Alglave, A Fox, S Ishtiaq, MO Myreen, ...",The semantics of Power and ARM multiprocessor machine code,2009
"S Sarkar, P Sewell, FZ Nardelli, S Owens, ...",The semantics of x86-CC multiprocessor machine code,2009
"X Qiu, M Dubois",The synonym lookaside buffer: A solution to the synonym problem in virtual caches,2008
"HC Hsiao, CT King",The thread-based protocol engines for CC-NUMA multiprocessors,2000
"G Narayanaswamy, S Joshi, D Kroening",The virtues of conflict: analysing modern concurrency,2016
L Jensen,Theoretical Comparison of Partial Order Reduction: Java Pathfinder vs. Moonwalker,2017
CL Wong,Thread escape analysis for a memory consistency-aware compiler,2005
C Leonardsson,Thread-Modular Model Checking of Concurrent Programs under TSO using Code Rewriting,2010
"M Kusano, C Wang",Thread-modular static analysis for relaxed memory models,2017
P Abdulla,Thursday Afternoon Program Verification Seminars (TAPVES),2007
"K Hammond, C Brown, S Sarkar",Timing Properties and Correctness for Structured Parallel Programs on x86-64 Multicores,2015
"BT Gold, B Falsafi, JC Hoe",Tolerating Processor Failures in a Distributed Shared-Memory Multiprocessor,2006
"X Qiu, M Dubois",Tolerating late memory traps in dynamically scheduled processors,2004
"PA Abdulla, KRM Leino",Tools and Algorithms for the Construction and Analysis of Systems,2011
"PA Abdulla, KRM Leino","Tools and Algorithms for the Construction and Analysis of Systems: 17th International Conference, TACAS 2011, Held as Part of the Joint European …",2011
"ML Scott, L Lu",Toward a formal semantic framework for deterministic parallel programming,2011
"L Lu, ML Scott",Toward a formal semantic framework for deterministic parallel programming,2011
"D Abts, DJ Lilja, S Scott",Toward complexity-effective verification: a case study of the cray SV2 cache coherence protocol,2000
R Samanta,Towards Algorithmic Synthesis of Synchronization for Shared-Memory Concurrent Programs,2012
"J Barnat, L Brim, P Ročkai",Towards LTL model checking of unmodified thread-based C & C++ programs,2012
"M He, S Qin, J Ferreira",Towards a Program Logic for C11 Release-Sequences,2018
"H Jiang, H Liang, S Xiao, J Zha, X Feng",Towards certified separate compilation for concurrent programs,2019
"M Dalvandi, B Dongol",Towards deductive verification of C11 programs with Event-B and ProB,2019
E Sifakis,Towards efficient and secure shared memory applications,2013
"MR Groz, MK Havelund, MG Muller, MA Bouajjani, ...",Towards efficient and secure shared memory applications,2013
"S Doherty, L Groves, V Luchangco, M Moir",Towards formally specifying and verifying transactional memory,2009
"S Doherty, L Groves, V Luchangco, M Moir",Towards formally specifying and verifying transactional memory,2013
"U Ramachandran, H Venkateswaran",Towards realizing scalable high performance parallel systems,1994
"DJ Scales, K Gharachorloo",Towards transparent and efficient software distributed shared memory,1997
"C Wang, R Limaye, M Ganai, A Gupta",Trace-based symbolic analysis for atomicity violations,2010
"Z Yang, K Sakallah",Trace-driven verification of multithreaded programs,2010
"GA Pokam, CL Pereira, AR Adl-Tabatabai",Tracing mechanism for recording shared memory interleavings on multi-core processors,2017
"N Hossain, C Trippel, M Martonosi",TransForm: Formally Specifying Transistency Models and Synthesizing Enhanced Litmus Tests,
M Lesani,Transaction Protocol Verification with Labeled Synchronization Logic,2019
B Blum,Transactional memory concurrency verification with Landslide,2018
"D BRIJESH, R JAGADEESAN, J RIELY",Transactions in Relaxed Memory Architectures,2018
"B Dongol, R Jagadeesan, J Riely",Transactions in relaxed memory architectures,2017
"R Guerraoui, TA Henzinger, M Kapalka, ...",Transactions in the Jungle,2010
"C Amza, AL Cox, S Dwarkadas, P Keleher, H Lu, ...",Treadmarks: Shared memory computing on networks of workstations,1996
"T Maeda, A Yonezawa",Typed Assembly Language for Implementing OS Kernels in SMP/Multi-Core Environments with Interrupts.,2010
"MGRJC Pitcher, J Riely",Types for Relaxed Memory Models,2012
"M Goto, R Jagadeesan, C Ptcher, J Riely",Types for relaxed memory models,2012
"M Goto, R Jagadeesan, C Pitcher, J Riely",Types for relaxed memory models using correspondence assertions,
"Y Yang, G Gopalakrishnan, ...",UMM: an operational memory model specification framework with integrated model checking capability,2005
P Abdulla,UPMARC Seminars,2018
R Grönroos,"UPMARC Summer School on Multicore Computing, June 21-24, 2010",2010
"S Sarkar, P Sewell, J Alglave, L Maranget, ...",Understanding POWER multiprocessors,2011
PJ Keleher,Update protocols and cluster-based shared memory,1999
"RB Batista, DN Silva, ACMA de Melo, ...",Using a dsm application to locally align dna sequences,2004
"J Derrick, G Smith, L Groves, B Dongol",Using coarse-grained abstractions to verify linearizability on TSO architectures,2014
"M Biberstein, E Farchi, S Ur",Using code motion and write and read delays to increase the probability of bug detection in concurrent systems,2010
N Anssari,Using hybrid shared and distributed caching for mixed-coherency GPU workloads,2013
"AE Condon, MD Hill, M Plakal, ...",Using lamport clocks to reason about relaxed memory models,1999
DJ Sorin,Using lightweight checkpoint/recovery to improve the availability and designability of shared memory multiprocessors,2002
"A Schuster, L Shalev",Using remote access histories for thread scheduling in distributed shared memory systems,1998
"E Tomasco, TL Nguyen, B Fischer, S La Torre, ...",Using shared memory abstractions to design eager sequentializations for weak memory models,2017
"M Senftleben, K Schneider",Using temporal logics for specifying weak memory consistency models,2018
T Arons,Using timestamping and history variables to verify sequential consistency,2001
"N Jarymowycz, P Kearns",Valid Debugging for Distributed Shared Memory.,2002
"J Bhadra, E Trofimova, ...",Validating power architecture™ technology-based MPSoCs through executable specifications,2008
"S Liu, Y Jiang",Value-passing CCS for trees: a theory for concurrent systems,2016
"HW Cain, MH Lipasti","Vector Clocks, Constraint Graphs, and the Verification of Memory Consistency Models",
GI Calin,Verification Techniques for TSO-Relaxed Programs,2016
A Bouajjani,"Verification of Concurrent Programs: Decidability, Complexity, Reductions",
"R Ghughal, A Mokkedem, R Nalumasu, ...","Verification of Runway-PA8000 memory model using\Test model-checking"" technique",
"R Guerraoui, TA Henzinger, V Singh",Verification of STM on relaxed memory models,2011
C Leonardsson,Verification of Software under Relaxed Memory,2016
"CJ Banks, M Elver, R Hoffmann, ...",Verification of a lazy cache coherence protocol against a weak memory model,2017
"O Shacham, M Wachs, A Solomatnikov, ...",Verification of chip multiprocessor memory systems using a relaxed scoreboard,2008
"A Bouajjani, G Parlato",Verification of concurrent programs for relaxed memory models.,
"O Travkin, H Wehrheim",Verification of concurrent programs on weak memory models,2016
"C Manovit, SG Hangal",Verification of memory consistency and transactional memory,2010
"F Pong, M Dubois",Verification techniques for cache coherence protocols,1997
O Lahav,Verification under causally consistent shared memory,2019
"DDSA Lal, KG Larsen","Verification, Model Checking, and Abstract Interpretation LNCS 8931",
"D D'Souza, A Lal, KG Larsen","Verification, Model Checking, and Abstract Interpretation: 16th International Conference, VMCAI 2015, Mumbai, India, January 12-14, 2015, Proceedings",2014
"S Jagannathan, J Vitek",Verified compilation of Concurrent Managed Languages,2017
AW Appel,Verified software toolchain,2011
"S Doherty, B Dongol, H Wehrheim, ...",Verifying C11 programs operationally,2019
A Linden,Verifying Programs on Relaxed Memory Models with a Focus on x86-TSO,2011
N Evans,Verifying Qthreads: Is Model Checking Viable for User Level Tasking Runtimes?,2018
A Gupta,Verifying concurrent programs,
O Travkin,Verifying concurrent programs under weak memory models.,2017
"V Vafeiadis, FZ Nardelli",Verifying fence elimination optimisations,2011
"S Burckhardt, M Musuvathi, V Singh",Verifying local transformations of concurrent programs,2010
"S Burckhardt, M Musuvathi, V Singh",Verifying local transformations on relaxed memory models,2010
"W Mansky, EL Gunter",Verifying optimizations for concurrent programs,2014
"TA Henzinger, S Qadeer, SK Rajamani",Verifying sequential consistency on shared-memory multiprocessor systems,1999
"C Pereira, G Pokam, K Danne, R Devarajan, ...",Virtues and obstacles of hardware-assisted multi-processor execution replay,2010
S Biswas,Viser: providing serializability in hardware with simplified cache coherence,2015
"AC Melo, SC Chagas",Visual-MCM: Visualising execution histories on multiple memory consistency models,1999
"K Matsumoto, T Ugawa",Visualization of Counterexamples of Memory Model-aware Model Checking Using SPIN,2019
"X Qian, J Torrellas, B Sahelices, D Qian",Volition: scalable and precise sequential consistency violation detection,2013
"A Muzahid, S Qi, J Torrellas",Vulcan: Hardware support for detecting sequential consistency violations dynamically,2012
S Zhang,WMM: a Resilient Weak Memory Model,2016
"A De, A Roychoudhury, D D'Souza",WOMM: a weak operational memory model,2010
S Memory,WRL Research Report 96/2,
SM Protocol,WRL Research Report 97/2,
"V Štill, P Ročkai, J Barnat",Weak Memory Models as LLVM-to-LLVM Transformations,2015
"S Zhang, M Vijayaraghavan, D Lustig",Weak Memory Models with Matching Axiomatic and Operational Definitions,2017
SZMV Arvind,Weak Memory Models: Balancing Definitional Simplicity and Implementation Flexibility,
S Castellan,Weak memory models using event structures,2016
"S Zhang, M Vijayaraghavan",Weak memory models: Balancing definitional simplicity and implementation flexibility,2017
"C WATT, A ROSSBERG, J PICHON-PHARABOD",Weakening WebAssembly (Extended Draft),2019
J Alglave,Weakness is a virtue,2013
"Y Duan, A Muzahid, J Torrellas",WeeFence: toward making fences free in TSO,2013
J Yi,What is a Memory Model?,2008
"ORI LAHAV, UDI BOKER",What's Decidable about Causally Consistent Memory Models?,
"MF Atig, A Bouajjani, S Burckhardt, ...",What's Decidable about Weak Memory Models?,2012
"TC Lee, MA Boéchat",When the ARM weakly consistent memory model meets speculation: is it necessary?,2012
"L BAJCZI, A VÖRÖS, V MOLNÁR",Will My Program Break on This Faulty Processor?,2019
"L Bajczi, A Vörös, V Molnár",Will My Program Break on This Faulty Processor? Formal Analysis of Hardware Fault Activations in Concurrent Embedded Software,2019
G Lindstrom,"Yue Yang, Ganesh Gopalakrishnan, and",2002
"M Felleisen, P Gardner",and Systems,
CF Grammar,automated theorem proving 472,2013
"D Mark, AEC Hill, M Plakal, DJ Sorin",for I/O Architectures,1921
"C Amza, AL Cox, S Dwarkadass, P Keleher, H Lu, ...",lYeadMarks: Shared emorw,
"S Dwarkadas, P Keleher, H Lu, R Rajamony, W Yu, ...",omputing on,
"P Sewell, S Sarkar, S Owens, FZ Nardelli, ...",x86-TSO: a rigorous and usable programmer's model for x86 multiprocessors,2010
"S Aga, A Singh, S Narayanasamy",zfence: Data-less coherence for efficient fences,2015
ΙΠ Σαχίνογλου,Τεχνικές περιορισμού στην αναγωγή σε δυναμικές σχέσεις μερικής διάταξης,2018
ВЮ Трифанов,Вопросы индустриального применения синхронизационных контрактов при динамическом поиске гонок в Java-программах,2018
"АВ Подкопаев, Л Ори, В Вафеядис",О корректности компиляции подмножествa обещающей модели памяти в аксиоматическую модель ARMv8. 3,2017
"АВ Подкопаев, О Лахав, В Вафеядис",Обещающая компиляция в ARMv8. 3,2017
"KC Sivaramakrishnan, L Ziarek, ...",℞CML: A Prescription for Safely Relaxing Synchrony,2014
松元稿如,メモリモデルを考慮したメモリアクセスを提供する SPIN 用ライブラリ,2017
이재범,공유메모리 다중 프로세서 시스템에서 약화된 메모리 모델의 효율적 지원,1999