# RV_pipelined_processor
RISC-V ISA Pipelined Processor Implementation

/img folder contains waveform diagrams showing pipeline/bypassing/stalling cases working  <br />
/txt folder hold outputs of the test benched  <br />
/v folder holds all the verilog source code for the processor  <br />
/vcd folder has all the vcd files of the test benches  <br />
