<profile>

<section name = "Vivado HLS Report for 'doGain'" level="0">
<item name = "Date">Mon Jul 10 02:34:20 2023
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">Lab_7</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">10.00</item>
<item name = "Clock uncertainty (ns)">1.25</item>
<item name = "Estimated clock period (ns)">8.510</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">1003, 1003, 1003, 1003, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">1001, 1001, 3, 1, 1, 1000, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, 3, 0, 231</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">0, -, 74, 104</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 402</column>
<column name="Register">-, -, 322, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 1, ~0, 1</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="doGain_CRTL_BUS_s_axi_U">doGain_CRTL_BUS_s_axi, 0, 0, 74, 104</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="valOut_data_V_fu_184_p2">*, 3, 0, 20, 32, 32</column>
<column name="i_1_fu_144_p2">+, 0, 0, 14, 10, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_io">and, 0, 0, 2, 1, 1</column>
<column name="inStream_V_data_V_0_load_A">and, 0, 0, 2, 1, 1</column>
<column name="inStream_V_data_V_0_load_B">and, 0, 0, 2, 1, 1</column>
<column name="inStream_V_dest_V_0_load_A">and, 0, 0, 2, 1, 1</column>
<column name="inStream_V_dest_V_0_load_B">and, 0, 0, 2, 1, 1</column>
<column name="inStream_V_id_V_0_load_A">and, 0, 0, 2, 1, 1</column>
<column name="inStream_V_id_V_0_load_B">and, 0, 0, 2, 1, 1</column>
<column name="inStream_V_keep_V_0_load_A">and, 0, 0, 2, 1, 1</column>
<column name="inStream_V_keep_V_0_load_B">and, 0, 0, 2, 1, 1</column>
<column name="inStream_V_last_V_0_load_A">and, 0, 0, 2, 1, 1</column>
<column name="inStream_V_last_V_0_load_B">and, 0, 0, 2, 1, 1</column>
<column name="inStream_V_strb_V_0_load_A">and, 0, 0, 2, 1, 1</column>
<column name="inStream_V_strb_V_0_load_B">and, 0, 0, 2, 1, 1</column>
<column name="inStream_V_user_V_0_load_A">and, 0, 0, 2, 1, 1</column>
<column name="inStream_V_user_V_0_load_B">and, 0, 0, 2, 1, 1</column>
<column name="outStream_V_data_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="outStream_V_data_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="outStream_V_dest_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="outStream_V_dest_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="outStream_V_id_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="outStream_V_id_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="outStream_V_keep_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="outStream_V_keep_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="outStream_V_last_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="outStream_V_last_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="outStream_V_strb_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="outStream_V_strb_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="outStream_V_user_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="outStream_V_user_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="exitcond_fu_138_p2">icmp, 0, 0, 13, 10, 6</column>
<column name="inStream_V_data_V_0_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="inStream_V_dest_V_0_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="inStream_V_id_V_0_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="inStream_V_keep_V_0_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="inStream_V_last_V_0_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="inStream_V_strb_V_0_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="inStream_V_user_V_0_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="outStream_V_data_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="outStream_V_dest_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="outStream_V_id_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="outStream_V_keep_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="outStream_V_last_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="outStream_V_strb_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="outStream_V_user_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="i_reg_127">9, 2, 10, 20</column>
<column name="inStream_TDATA_blk_n">9, 2, 1, 2</column>
<column name="inStream_V_data_V_0_data_out">9, 2, 32, 64</column>
<column name="inStream_V_data_V_0_state">15, 3, 2, 6</column>
<column name="inStream_V_dest_V_0_data_out">9, 2, 6, 12</column>
<column name="inStream_V_dest_V_0_state">15, 3, 2, 6</column>
<column name="inStream_V_id_V_0_data_out">9, 2, 5, 10</column>
<column name="inStream_V_id_V_0_state">15, 3, 2, 6</column>
<column name="inStream_V_keep_V_0_data_out">9, 2, 4, 8</column>
<column name="inStream_V_keep_V_0_state">15, 3, 2, 6</column>
<column name="inStream_V_last_V_0_data_out">9, 2, 1, 2</column>
<column name="inStream_V_last_V_0_state">15, 3, 2, 6</column>
<column name="inStream_V_strb_V_0_data_out">9, 2, 4, 8</column>
<column name="inStream_V_strb_V_0_state">15, 3, 2, 6</column>
<column name="inStream_V_user_V_0_data_out">9, 2, 2, 4</column>
<column name="inStream_V_user_V_0_state">15, 3, 2, 6</column>
<column name="outStream_TDATA_blk_n">9, 2, 1, 2</column>
<column name="outStream_V_data_V_1_data_out">9, 2, 32, 64</column>
<column name="outStream_V_data_V_1_state">15, 3, 2, 6</column>
<column name="outStream_V_dest_V_1_data_out">9, 2, 6, 12</column>
<column name="outStream_V_dest_V_1_state">15, 3, 2, 6</column>
<column name="outStream_V_id_V_1_data_out">9, 2, 5, 10</column>
<column name="outStream_V_id_V_1_state">15, 3, 2, 6</column>
<column name="outStream_V_keep_V_1_data_out">9, 2, 4, 8</column>
<column name="outStream_V_keep_V_1_state">15, 3, 2, 6</column>
<column name="outStream_V_last_V_1_data_out">9, 2, 1, 2</column>
<column name="outStream_V_last_V_1_state">15, 3, 2, 6</column>
<column name="outStream_V_strb_V_1_data_out">9, 2, 4, 8</column>
<column name="outStream_V_strb_V_1_state">15, 3, 2, 6</column>
<column name="outStream_V_user_V_1_data_out">9, 2, 2, 4</column>
<column name="outStream_V_user_V_1_state">15, 3, 2, 6</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="exitcond_reg_195">1, 0, 1, 0</column>
<column name="exitcond_reg_195_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="gain_read_reg_190">32, 0, 32, 0</column>
<column name="i_reg_127">10, 0, 10, 0</column>
<column name="inStream_V_data_V_0_payload_A">32, 0, 32, 0</column>
<column name="inStream_V_data_V_0_payload_B">32, 0, 32, 0</column>
<column name="inStream_V_data_V_0_sel_rd">1, 0, 1, 0</column>
<column name="inStream_V_data_V_0_sel_wr">1, 0, 1, 0</column>
<column name="inStream_V_data_V_0_state">2, 0, 2, 0</column>
<column name="inStream_V_dest_V_0_payload_A">6, 0, 6, 0</column>
<column name="inStream_V_dest_V_0_payload_B">6, 0, 6, 0</column>
<column name="inStream_V_dest_V_0_sel_rd">1, 0, 1, 0</column>
<column name="inStream_V_dest_V_0_sel_wr">1, 0, 1, 0</column>
<column name="inStream_V_dest_V_0_state">2, 0, 2, 0</column>
<column name="inStream_V_id_V_0_payload_A">5, 0, 5, 0</column>
<column name="inStream_V_id_V_0_payload_B">5, 0, 5, 0</column>
<column name="inStream_V_id_V_0_sel_rd">1, 0, 1, 0</column>
<column name="inStream_V_id_V_0_sel_wr">1, 0, 1, 0</column>
<column name="inStream_V_id_V_0_state">2, 0, 2, 0</column>
<column name="inStream_V_keep_V_0_payload_A">4, 0, 4, 0</column>
<column name="inStream_V_keep_V_0_payload_B">4, 0, 4, 0</column>
<column name="inStream_V_keep_V_0_sel_rd">1, 0, 1, 0</column>
<column name="inStream_V_keep_V_0_sel_wr">1, 0, 1, 0</column>
<column name="inStream_V_keep_V_0_state">2, 0, 2, 0</column>
<column name="inStream_V_last_V_0_payload_A">1, 0, 1, 0</column>
<column name="inStream_V_last_V_0_payload_B">1, 0, 1, 0</column>
<column name="inStream_V_last_V_0_sel_rd">1, 0, 1, 0</column>
<column name="inStream_V_last_V_0_sel_wr">1, 0, 1, 0</column>
<column name="inStream_V_last_V_0_state">2, 0, 2, 0</column>
<column name="inStream_V_strb_V_0_payload_A">4, 0, 4, 0</column>
<column name="inStream_V_strb_V_0_payload_B">4, 0, 4, 0</column>
<column name="inStream_V_strb_V_0_sel_rd">1, 0, 1, 0</column>
<column name="inStream_V_strb_V_0_sel_wr">1, 0, 1, 0</column>
<column name="inStream_V_strb_V_0_state">2, 0, 2, 0</column>
<column name="inStream_V_user_V_0_payload_A">2, 0, 2, 0</column>
<column name="inStream_V_user_V_0_payload_B">2, 0, 2, 0</column>
<column name="inStream_V_user_V_0_sel_rd">1, 0, 1, 0</column>
<column name="inStream_V_user_V_0_sel_wr">1, 0, 1, 0</column>
<column name="inStream_V_user_V_0_state">2, 0, 2, 0</column>
<column name="outStream_V_data_V_1_payload_A">32, 0, 32, 0</column>
<column name="outStream_V_data_V_1_payload_B">32, 0, 32, 0</column>
<column name="outStream_V_data_V_1_sel_rd">1, 0, 1, 0</column>
<column name="outStream_V_data_V_1_sel_wr">1, 0, 1, 0</column>
<column name="outStream_V_data_V_1_state">2, 0, 2, 0</column>
<column name="outStream_V_dest_V_1_payload_A">6, 0, 6, 0</column>
<column name="outStream_V_dest_V_1_payload_B">6, 0, 6, 0</column>
<column name="outStream_V_dest_V_1_sel_rd">1, 0, 1, 0</column>
<column name="outStream_V_dest_V_1_sel_wr">1, 0, 1, 0</column>
<column name="outStream_V_dest_V_1_state">2, 0, 2, 0</column>
<column name="outStream_V_id_V_1_payload_A">5, 0, 5, 0</column>
<column name="outStream_V_id_V_1_payload_B">5, 0, 5, 0</column>
<column name="outStream_V_id_V_1_sel_rd">1, 0, 1, 0</column>
<column name="outStream_V_id_V_1_sel_wr">1, 0, 1, 0</column>
<column name="outStream_V_id_V_1_state">2, 0, 2, 0</column>
<column name="outStream_V_keep_V_1_payload_A">4, 0, 4, 0</column>
<column name="outStream_V_keep_V_1_payload_B">4, 0, 4, 0</column>
<column name="outStream_V_keep_V_1_sel_rd">1, 0, 1, 0</column>
<column name="outStream_V_keep_V_1_sel_wr">1, 0, 1, 0</column>
<column name="outStream_V_keep_V_1_state">2, 0, 2, 0</column>
<column name="outStream_V_last_V_1_payload_A">1, 0, 1, 0</column>
<column name="outStream_V_last_V_1_payload_B">1, 0, 1, 0</column>
<column name="outStream_V_last_V_1_sel_rd">1, 0, 1, 0</column>
<column name="outStream_V_last_V_1_sel_wr">1, 0, 1, 0</column>
<column name="outStream_V_last_V_1_state">2, 0, 2, 0</column>
<column name="outStream_V_strb_V_1_payload_A">4, 0, 4, 0</column>
<column name="outStream_V_strb_V_1_payload_B">4, 0, 4, 0</column>
<column name="outStream_V_strb_V_1_sel_rd">1, 0, 1, 0</column>
<column name="outStream_V_strb_V_1_sel_wr">1, 0, 1, 0</column>
<column name="outStream_V_strb_V_1_state">2, 0, 2, 0</column>
<column name="outStream_V_user_V_1_payload_A">2, 0, 2, 0</column>
<column name="outStream_V_user_V_1_payload_B">2, 0, 2, 0</column>
<column name="outStream_V_user_V_1_sel_rd">1, 0, 1, 0</column>
<column name="outStream_V_user_V_1_sel_wr">1, 0, 1, 0</column>
<column name="outStream_V_user_V_1_state">2, 0, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_CRTL_BUS_AWVALID">in, 1, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_AWREADY">out, 1, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_AWADDR">in, 5, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_WVALID">in, 1, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_WREADY">out, 1, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_WDATA">in, 32, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_WSTRB">in, 4, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_ARVALID">in, 1, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_ARREADY">out, 1, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_ARADDR">in, 5, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_RVALID">out, 1, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_RREADY">in, 1, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_RDATA">out, 32, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_RRESP">out, 2, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_BVALID">out, 1, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_BREADY">in, 1, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_BRESP">out, 2, s_axi, CRTL_BUS, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, doGain, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, doGain, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, doGain, return value</column>
<column name="inStream_TDATA">in, 32, axis, inStream_V_data_V, pointer</column>
<column name="inStream_TVALID">in, 1, axis, inStream_V_dest_V, pointer</column>
<column name="inStream_TREADY">out, 1, axis, inStream_V_dest_V, pointer</column>
<column name="inStream_TDEST">in, 6, axis, inStream_V_dest_V, pointer</column>
<column name="inStream_TKEEP">in, 4, axis, inStream_V_keep_V, pointer</column>
<column name="inStream_TSTRB">in, 4, axis, inStream_V_strb_V, pointer</column>
<column name="inStream_TUSER">in, 2, axis, inStream_V_user_V, pointer</column>
<column name="inStream_TLAST">in, 1, axis, inStream_V_last_V, pointer</column>
<column name="inStream_TID">in, 5, axis, inStream_V_id_V, pointer</column>
<column name="outStream_TDATA">out, 32, axis, outStream_V_data_V, pointer</column>
<column name="outStream_TVALID">out, 1, axis, outStream_V_dest_V, pointer</column>
<column name="outStream_TREADY">in, 1, axis, outStream_V_dest_V, pointer</column>
<column name="outStream_TDEST">out, 6, axis, outStream_V_dest_V, pointer</column>
<column name="outStream_TKEEP">out, 4, axis, outStream_V_keep_V, pointer</column>
<column name="outStream_TSTRB">out, 4, axis, outStream_V_strb_V, pointer</column>
<column name="outStream_TUSER">out, 2, axis, outStream_V_user_V, pointer</column>
<column name="outStream_TLAST">out, 1, axis, outStream_V_last_V, pointer</column>
<column name="outStream_TID">out, 5, axis, outStream_V_id_V, pointer</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">8.51</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'empty_2', Lab_7/core.cpp:14">read, 0.00, 0.00, -, -, -, axis, read, &apos;inStream_V_data_V&apos;, -, -, -, -, -</column>
<column name="'tmp.data.V', Lab_7/core.cpp:14">extractvalue, 0.00, 0.00, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'valOut.data.V', Lab_7/core.cpp:16">mul, 8.51, 8.51, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="Lab_7/core.cpp:25">write, 0.00, 8.51, -, -, -, axis, write, &apos;outStream_V_data_V&apos;, -, -, -, -, -</column>
</table>
</item>
</section>
</profile>
