# Reading E:/Programas/Quartus/modelsim_ase/tcl/vsim/pref.tcl 
# do ex3_7_run_msim_gate_verilog.do 
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Copying E:\Programas\Quartus\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied E:\Programas\Quartus\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+. {ex3_7.vo}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ex3_7
# 
# Top level modules:
# 	ex3_7
# 
# vlog -vlog01compat -work work +incdir+e:/Users/Guilherme/Documents/Github/INOVAME/INOVAME/Verilog/ex3_7 {e:/Users/Guilherme/Documents/Github/INOVAME/INOVAME/Verilog/ex3_7/tb_absolutesum.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module tb_absolutesum
# 
# Top level modules:
# 	tb_absolutesum
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_mf_ver -L altera_ver -L lpm_ver -L sgate_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L gate_work -L work -voptargs="+acc"  tb_absolutesum
# vsim +transport_int_delays +transport_path_delays -L altera_mf_ver -L altera_ver -L lpm_ver -L sgate_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L gate_work -L work -voptargs=\"+acc\" -t 1ps tb_absolutesum 
# Loading work.tb_absolutesum
# Loading work.ex3_7
# Loading cycloneiv_ver.cycloneiv_io_obuf
# ** Error: (vsim-3009) [TSCALE] - Module 'tb_absolutesum' does not have a timeunit/timeprecision specification in effect, but other modules do.
# 
#         Region: /tb_absolutesum/uut/\S[0]~output 
# Loading cycloneiv_ver.cycloneiv_io_ibuf
# Loading cycloneiv_ver.cycloneiv_lcell_comb
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./ex3_7_run_msim_gate_verilog.do PAUSED at line 12
