Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado_2015/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 1d2242b0594f442cbe5c557f7d5fd9f9 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot simFSM_func_impl xil_defaultlib.simFSM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.button_signal
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT5
Compiling module xil_defaultlib.choose_mode
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.Divider
Compiling module xil_defaultlib.button_signal_0
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.button_signal_1
Compiling module xil_defaultlib.time_dec
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.simFSM
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot simFSM_func_impl
