Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Sep 13 00:55:27 2020
| Host         : DESKTOP-9GBQU5S running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.548    -1729.859                    568                  935        0.180        0.000                      0                  935        3.750        0.000                       0                   401  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -5.548    -1729.859                    568                  935        0.180        0.000                      0                  935        3.750        0.000                       0                   401  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :          568  Failing Endpoints,  Worst Slack       -5.548ns,  Total Violation    -1729.859ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.548ns  (required time - arrival time)
  Source:                 memory_unit/instruction_memory/read_data_reg[28]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile_system/M_registers_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        15.428ns  (logic 9.519ns (61.699%)  route 5.909ns (38.301%))
  Logic Levels:           17  (CARRY4=6 DSP48E1=2 LUT2=1 LUT5=4 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.549     5.133    memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X49Y67         FDRE                                         r  memory_unit/instruction_memory/read_data_reg[28]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         FDRE (Prop_fdre_C_Q)         0.456     5.589 r  memory_unit/instruction_memory/read_data_reg[28]_replica/Q
                         net (fo=3, routed)           0.634     6.223    memory_unit/instruction_memory/Q[6]_repN
    SLICE_X52Y67         LUT2 (Prop_lut2_I0_O)        0.124     6.347 r  memory_unit/instruction_memory/M_registers_q[967]_i_21/O
                         net (fo=1, routed)           0.000     6.347    beta/control_system/S[2]
    SLICE_X52Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.723 r  beta/control_system/M_registers_q_reg[967]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.723    beta/control_system/M_registers_q_reg[967]_i_12_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.942 r  beta/control_system/M_registers_q_reg[967]_i_5/O[0]
                         net (fo=105, routed)         0.822     7.764    beta/control_system/read_data_reg[31][0]
    SLICE_X53Y68         LUT6 (Prop_lut6_I0_O)        0.295     8.059 r  beta/control_system/io_led_OBUF[23]_inst_i_17/O
                         net (fo=1, routed)           0.000     8.059    beta/control_system/io_led_OBUF[23]_inst_i_17_n_0
    SLICE_X53Y68         MUXF7 (Prop_muxf7_I0_O)      0.212     8.271 r  beta/control_system/io_led_OBUF[23]_inst_i_13/O
                         net (fo=1, routed)           0.630     8.900    memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_7_1
    SLICE_X54Y68         LUT6 (Prop_lut6_I3_O)        0.299     9.199 r  memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6/O
                         net (fo=4, routed)           0.436     9.636    memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6_n_0
    SLICE_X55Y66         LUT5 (Prop_lut5_I3_O)        0.124     9.760 r  memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_7/O
                         net (fo=64, routed)          0.846    10.606    beta/regfile_system/M_regfile_system_read_address_2[1]
    SLICE_X54Y62         LUT5 (Prop_lut5_I1_O)        0.124    10.730 r  beta/regfile_system/io_led_OBUF[20]_inst_i_3/O
                         net (fo=1, routed)           0.000    10.730    beta/regfile_system/io_led_OBUF[20]_inst_i_3_n_0
    SLICE_X54Y62         MUXF7 (Prop_muxf7_I1_O)      0.247    10.977 r  beta/regfile_system/io_led_OBUF[20]_inst_i_1/O
                         net (fo=4, routed)           0.510    11.487    memory_unit/instruction_memory/io_led_OBUF[3]
    SLICE_X57Y66         LUT5 (Prop_lut5_I4_O)        0.298    11.785 r  memory_unit/instruction_memory/out0_i_28/O
                         net (fo=3, routed)           0.419    12.204    beta/alu_system/B[4]
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      3.851    16.055 r  beta/alu_system/out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.057    beta/alu_system/out0__0_n_106
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    17.575 r  beta/alu_system/out0__1/P[0]
                         net (fo=2, routed)           0.671    18.246    beta/alu_system/out0__1_n_105
    SLICE_X54Y70         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.766 r  beta/alu_system/out0_carry/CO[3]
                         net (fo=1, routed)           0.000    18.766    beta/alu_system/out0_carry_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.883 r  beta/alu_system/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.883    beta/alu_system/out0_carry__0_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.000 r  beta/alu_system/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.000    beta/alu_system/out0_carry__1_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.315 r  beta/alu_system/out0_carry__2/O[3]
                         net (fo=1, routed)           0.527    19.842    memory_unit/instruction_memory/M_registers_q_reg[959]_1[3]
    SLICE_X54Y75         LUT5 (Prop_lut5_I3_O)        0.307    20.149 r  memory_unit/instruction_memory/M_registers_q[991]_i_2_comp/O
                         net (fo=7, routed)           0.412    20.561    beta/regfile_system/M_registers_q_reg[959]_0
    SLICE_X57Y74         FDRE                                         r  beta/regfile_system/M_registers_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.426    14.830    beta/regfile_system/clk_IBUF_BUFG
    SLICE_X57Y74         FDRE                                         r  beta/regfile_system/M_registers_q_reg[31]/C
                         clock pessimism              0.258    15.088    
                         clock uncertainty           -0.035    15.053    
    SLICE_X57Y74         FDRE (Setup_fdre_C_D)       -0.040    15.013    beta/regfile_system/M_registers_q_reg[31]
  -------------------------------------------------------------------
                         required time                         15.013    
                         arrival time                         -20.561    
  -------------------------------------------------------------------
                         slack                                 -5.548    

Slack (VIOLATED) :        -5.535ns  (required time - arrival time)
  Source:                 memory_unit/instruction_memory/read_data_reg[28]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile_system/M_registers_q_reg[925]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        15.407ns  (logic 9.526ns (61.829%)  route 5.881ns (38.171%))
  Logic Levels:           17  (CARRY4=6 DSP48E1=2 LUT2=1 LUT5=4 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.549     5.133    memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X49Y67         FDRE                                         r  memory_unit/instruction_memory/read_data_reg[28]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         FDRE (Prop_fdre_C_Q)         0.456     5.589 r  memory_unit/instruction_memory/read_data_reg[28]_replica/Q
                         net (fo=3, routed)           0.634     6.223    memory_unit/instruction_memory/Q[6]_repN
    SLICE_X52Y67         LUT2 (Prop_lut2_I0_O)        0.124     6.347 r  memory_unit/instruction_memory/M_registers_q[967]_i_21/O
                         net (fo=1, routed)           0.000     6.347    beta/control_system/S[2]
    SLICE_X52Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.723 r  beta/control_system/M_registers_q_reg[967]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.723    beta/control_system/M_registers_q_reg[967]_i_12_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.942 r  beta/control_system/M_registers_q_reg[967]_i_5/O[0]
                         net (fo=105, routed)         0.822     7.764    beta/control_system/read_data_reg[31][0]
    SLICE_X53Y68         LUT6 (Prop_lut6_I0_O)        0.295     8.059 r  beta/control_system/io_led_OBUF[23]_inst_i_17/O
                         net (fo=1, routed)           0.000     8.059    beta/control_system/io_led_OBUF[23]_inst_i_17_n_0
    SLICE_X53Y68         MUXF7 (Prop_muxf7_I0_O)      0.212     8.271 r  beta/control_system/io_led_OBUF[23]_inst_i_13/O
                         net (fo=1, routed)           0.630     8.900    memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_7_1
    SLICE_X54Y68         LUT6 (Prop_lut6_I3_O)        0.299     9.199 r  memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6/O
                         net (fo=4, routed)           0.436     9.636    memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6_n_0
    SLICE_X55Y66         LUT5 (Prop_lut5_I3_O)        0.124     9.760 r  memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_7/O
                         net (fo=64, routed)          0.846    10.606    beta/regfile_system/M_regfile_system_read_address_2[1]
    SLICE_X54Y62         LUT5 (Prop_lut5_I1_O)        0.124    10.730 r  beta/regfile_system/io_led_OBUF[20]_inst_i_3/O
                         net (fo=1, routed)           0.000    10.730    beta/regfile_system/io_led_OBUF[20]_inst_i_3_n_0
    SLICE_X54Y62         MUXF7 (Prop_muxf7_I1_O)      0.247    10.977 r  beta/regfile_system/io_led_OBUF[20]_inst_i_1/O
                         net (fo=4, routed)           0.510    11.487    memory_unit/instruction_memory/io_led_OBUF[3]
    SLICE_X57Y66         LUT5 (Prop_lut5_I4_O)        0.298    11.785 r  memory_unit/instruction_memory/out0_i_28/O
                         net (fo=3, routed)           0.419    12.204    beta/alu_system/B[4]
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      3.851    16.055 r  beta/alu_system/out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.057    beta/alu_system/out0__0_n_106
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    17.575 r  beta/alu_system/out0__1/P[0]
                         net (fo=2, routed)           0.671    18.246    beta/alu_system/out0__1_n_105
    SLICE_X54Y70         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.766 r  beta/alu_system/out0_carry/CO[3]
                         net (fo=1, routed)           0.000    18.766    beta/alu_system/out0_carry_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.883 r  beta/alu_system/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.883    beta/alu_system/out0_carry__0_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.000 r  beta/alu_system/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.000    beta/alu_system/out0_carry__1_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.323 r  beta/alu_system/out0_carry__2/O[1]
                         net (fo=1, routed)           0.461    19.784    memory_unit/instruction_memory/M_registers_q_reg[959]_1[1]
    SLICE_X52Y73         LUT5 (Prop_lut5_I3_O)        0.306    20.090 r  memory_unit/instruction_memory/M_registers_q[989]_i_1_comp/O
                         net (fo=7, routed)           0.450    20.540    beta/regfile_system/M_registers_q_reg[957]_0
    SLICE_X53Y75         FDRE                                         r  beta/regfile_system/M_registers_q_reg[925]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.425    14.829    beta/regfile_system/clk_IBUF_BUFG
    SLICE_X53Y75         FDRE                                         r  beta/regfile_system/M_registers_q_reg[925]/C
                         clock pessimism              0.258    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X53Y75         FDRE (Setup_fdre_C_D)       -0.047    15.005    beta/regfile_system/M_registers_q_reg[925]
  -------------------------------------------------------------------
                         required time                         15.005    
                         arrival time                         -20.540    
  -------------------------------------------------------------------
                         slack                                 -5.535    

Slack (VIOLATED) :        -5.533ns  (required time - arrival time)
  Source:                 memory_unit/instruction_memory/read_data_reg[28]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile_system/M_registers_q_reg[959]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        15.410ns  (logic 9.519ns (61.773%)  route 5.891ns (38.227%))
  Logic Levels:           17  (CARRY4=6 DSP48E1=2 LUT2=1 LUT5=4 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.549     5.133    memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X49Y67         FDRE                                         r  memory_unit/instruction_memory/read_data_reg[28]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         FDRE (Prop_fdre_C_Q)         0.456     5.589 r  memory_unit/instruction_memory/read_data_reg[28]_replica/Q
                         net (fo=3, routed)           0.634     6.223    memory_unit/instruction_memory/Q[6]_repN
    SLICE_X52Y67         LUT2 (Prop_lut2_I0_O)        0.124     6.347 r  memory_unit/instruction_memory/M_registers_q[967]_i_21/O
                         net (fo=1, routed)           0.000     6.347    beta/control_system/S[2]
    SLICE_X52Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.723 r  beta/control_system/M_registers_q_reg[967]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.723    beta/control_system/M_registers_q_reg[967]_i_12_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.942 r  beta/control_system/M_registers_q_reg[967]_i_5/O[0]
                         net (fo=105, routed)         0.822     7.764    beta/control_system/read_data_reg[31][0]
    SLICE_X53Y68         LUT6 (Prop_lut6_I0_O)        0.295     8.059 r  beta/control_system/io_led_OBUF[23]_inst_i_17/O
                         net (fo=1, routed)           0.000     8.059    beta/control_system/io_led_OBUF[23]_inst_i_17_n_0
    SLICE_X53Y68         MUXF7 (Prop_muxf7_I0_O)      0.212     8.271 r  beta/control_system/io_led_OBUF[23]_inst_i_13/O
                         net (fo=1, routed)           0.630     8.900    memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_7_1
    SLICE_X54Y68         LUT6 (Prop_lut6_I3_O)        0.299     9.199 r  memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6/O
                         net (fo=4, routed)           0.436     9.636    memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6_n_0
    SLICE_X55Y66         LUT5 (Prop_lut5_I3_O)        0.124     9.760 r  memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_7/O
                         net (fo=64, routed)          0.846    10.606    beta/regfile_system/M_regfile_system_read_address_2[1]
    SLICE_X54Y62         LUT5 (Prop_lut5_I1_O)        0.124    10.730 r  beta/regfile_system/io_led_OBUF[20]_inst_i_3/O
                         net (fo=1, routed)           0.000    10.730    beta/regfile_system/io_led_OBUF[20]_inst_i_3_n_0
    SLICE_X54Y62         MUXF7 (Prop_muxf7_I1_O)      0.247    10.977 r  beta/regfile_system/io_led_OBUF[20]_inst_i_1/O
                         net (fo=4, routed)           0.510    11.487    memory_unit/instruction_memory/io_led_OBUF[3]
    SLICE_X57Y66         LUT5 (Prop_lut5_I4_O)        0.298    11.785 r  memory_unit/instruction_memory/out0_i_28/O
                         net (fo=3, routed)           0.419    12.204    beta/alu_system/B[4]
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      3.851    16.055 r  beta/alu_system/out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.057    beta/alu_system/out0__0_n_106
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    17.575 r  beta/alu_system/out0__1/P[0]
                         net (fo=2, routed)           0.671    18.246    beta/alu_system/out0__1_n_105
    SLICE_X54Y70         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.766 r  beta/alu_system/out0_carry/CO[3]
                         net (fo=1, routed)           0.000    18.766    beta/alu_system/out0_carry_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.883 r  beta/alu_system/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.883    beta/alu_system/out0_carry__0_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.000 r  beta/alu_system/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.000    beta/alu_system/out0_carry__1_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.315 r  beta/alu_system/out0_carry__2/O[3]
                         net (fo=1, routed)           0.527    19.842    memory_unit/instruction_memory/M_registers_q_reg[959]_1[3]
    SLICE_X54Y75         LUT5 (Prop_lut5_I3_O)        0.307    20.149 r  memory_unit/instruction_memory/M_registers_q[991]_i_2_comp/O
                         net (fo=7, routed)           0.393    20.543    beta/regfile_system/M_registers_q_reg[959]_0
    SLICE_X57Y75         FDRE                                         r  beta/regfile_system/M_registers_q_reg[959]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.426    14.830    beta/regfile_system/clk_IBUF_BUFG
    SLICE_X57Y75         FDRE                                         r  beta/regfile_system/M_registers_q_reg[959]/C
                         clock pessimism              0.258    15.088    
                         clock uncertainty           -0.035    15.053    
    SLICE_X57Y75         FDRE (Setup_fdre_C_D)       -0.043    15.010    beta/regfile_system/M_registers_q_reg[959]
  -------------------------------------------------------------------
                         required time                         15.010    
                         arrival time                         -20.543    
  -------------------------------------------------------------------
                         slack                                 -5.533    

Slack (VIOLATED) :        -5.532ns  (required time - arrival time)
  Source:                 memory_unit/instruction_memory/read_data_reg[28]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile_system/M_registers_q_reg[989]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        15.410ns  (logic 9.526ns (61.816%)  route 5.884ns (38.184%))
  Logic Levels:           17  (CARRY4=6 DSP48E1=2 LUT2=1 LUT5=4 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.549     5.133    memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X49Y67         FDRE                                         r  memory_unit/instruction_memory/read_data_reg[28]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         FDRE (Prop_fdre_C_Q)         0.456     5.589 r  memory_unit/instruction_memory/read_data_reg[28]_replica/Q
                         net (fo=3, routed)           0.634     6.223    memory_unit/instruction_memory/Q[6]_repN
    SLICE_X52Y67         LUT2 (Prop_lut2_I0_O)        0.124     6.347 r  memory_unit/instruction_memory/M_registers_q[967]_i_21/O
                         net (fo=1, routed)           0.000     6.347    beta/control_system/S[2]
    SLICE_X52Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.723 r  beta/control_system/M_registers_q_reg[967]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.723    beta/control_system/M_registers_q_reg[967]_i_12_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.942 r  beta/control_system/M_registers_q_reg[967]_i_5/O[0]
                         net (fo=105, routed)         0.822     7.764    beta/control_system/read_data_reg[31][0]
    SLICE_X53Y68         LUT6 (Prop_lut6_I0_O)        0.295     8.059 r  beta/control_system/io_led_OBUF[23]_inst_i_17/O
                         net (fo=1, routed)           0.000     8.059    beta/control_system/io_led_OBUF[23]_inst_i_17_n_0
    SLICE_X53Y68         MUXF7 (Prop_muxf7_I0_O)      0.212     8.271 r  beta/control_system/io_led_OBUF[23]_inst_i_13/O
                         net (fo=1, routed)           0.630     8.900    memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_7_1
    SLICE_X54Y68         LUT6 (Prop_lut6_I3_O)        0.299     9.199 r  memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6/O
                         net (fo=4, routed)           0.436     9.636    memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6_n_0
    SLICE_X55Y66         LUT5 (Prop_lut5_I3_O)        0.124     9.760 r  memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_7/O
                         net (fo=64, routed)          0.846    10.606    beta/regfile_system/M_regfile_system_read_address_2[1]
    SLICE_X54Y62         LUT5 (Prop_lut5_I1_O)        0.124    10.730 r  beta/regfile_system/io_led_OBUF[20]_inst_i_3/O
                         net (fo=1, routed)           0.000    10.730    beta/regfile_system/io_led_OBUF[20]_inst_i_3_n_0
    SLICE_X54Y62         MUXF7 (Prop_muxf7_I1_O)      0.247    10.977 r  beta/regfile_system/io_led_OBUF[20]_inst_i_1/O
                         net (fo=4, routed)           0.510    11.487    memory_unit/instruction_memory/io_led_OBUF[3]
    SLICE_X57Y66         LUT5 (Prop_lut5_I4_O)        0.298    11.785 r  memory_unit/instruction_memory/out0_i_28/O
                         net (fo=3, routed)           0.419    12.204    beta/alu_system/B[4]
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      3.851    16.055 r  beta/alu_system/out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.057    beta/alu_system/out0__0_n_106
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    17.575 r  beta/alu_system/out0__1/P[0]
                         net (fo=2, routed)           0.671    18.246    beta/alu_system/out0__1_n_105
    SLICE_X54Y70         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.766 r  beta/alu_system/out0_carry/CO[3]
                         net (fo=1, routed)           0.000    18.766    beta/alu_system/out0_carry_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.883 r  beta/alu_system/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.883    beta/alu_system/out0_carry__0_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.000 r  beta/alu_system/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.000    beta/alu_system/out0_carry__1_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.323 r  beta/alu_system/out0_carry__2/O[1]
                         net (fo=1, routed)           0.461    19.784    memory_unit/instruction_memory/M_registers_q_reg[959]_1[1]
    SLICE_X52Y73         LUT5 (Prop_lut5_I3_O)        0.306    20.090 r  memory_unit/instruction_memory/M_registers_q[989]_i_1_comp/O
                         net (fo=7, routed)           0.453    20.543    beta/regfile_system/M_registers_q_reg[957]_0
    SLICE_X53Y74         FDRE                                         r  beta/regfile_system/M_registers_q_reg[989]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.425    14.829    beta/regfile_system/clk_IBUF_BUFG
    SLICE_X53Y74         FDRE                                         r  beta/regfile_system/M_registers_q_reg[989]/C
                         clock pessimism              0.258    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X53Y74         FDRE (Setup_fdre_C_D)       -0.040    15.012    beta/regfile_system/M_registers_q_reg[989]
  -------------------------------------------------------------------
                         required time                         15.012    
                         arrival time                         -20.543    
  -------------------------------------------------------------------
                         slack                                 -5.532    

Slack (VIOLATED) :        -5.521ns  (required time - arrival time)
  Source:                 memory_unit/instruction_memory/read_data_reg[28]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile_system/M_registers_q_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        15.412ns  (logic 9.519ns (61.763%)  route 5.893ns (38.237%))
  Logic Levels:           17  (CARRY4=6 DSP48E1=2 LUT2=1 LUT5=4 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.549     5.133    memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X49Y67         FDRE                                         r  memory_unit/instruction_memory/read_data_reg[28]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         FDRE (Prop_fdre_C_Q)         0.456     5.589 r  memory_unit/instruction_memory/read_data_reg[28]_replica/Q
                         net (fo=3, routed)           0.634     6.223    memory_unit/instruction_memory/Q[6]_repN
    SLICE_X52Y67         LUT2 (Prop_lut2_I0_O)        0.124     6.347 r  memory_unit/instruction_memory/M_registers_q[967]_i_21/O
                         net (fo=1, routed)           0.000     6.347    beta/control_system/S[2]
    SLICE_X52Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.723 r  beta/control_system/M_registers_q_reg[967]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.723    beta/control_system/M_registers_q_reg[967]_i_12_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.942 r  beta/control_system/M_registers_q_reg[967]_i_5/O[0]
                         net (fo=105, routed)         0.822     7.764    beta/control_system/read_data_reg[31][0]
    SLICE_X53Y68         LUT6 (Prop_lut6_I0_O)        0.295     8.059 r  beta/control_system/io_led_OBUF[23]_inst_i_17/O
                         net (fo=1, routed)           0.000     8.059    beta/control_system/io_led_OBUF[23]_inst_i_17_n_0
    SLICE_X53Y68         MUXF7 (Prop_muxf7_I0_O)      0.212     8.271 r  beta/control_system/io_led_OBUF[23]_inst_i_13/O
                         net (fo=1, routed)           0.630     8.900    memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_7_1
    SLICE_X54Y68         LUT6 (Prop_lut6_I3_O)        0.299     9.199 r  memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6/O
                         net (fo=4, routed)           0.436     9.636    memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6_n_0
    SLICE_X55Y66         LUT5 (Prop_lut5_I3_O)        0.124     9.760 r  memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_7/O
                         net (fo=64, routed)          0.846    10.606    beta/regfile_system/M_regfile_system_read_address_2[1]
    SLICE_X54Y62         LUT5 (Prop_lut5_I1_O)        0.124    10.730 r  beta/regfile_system/io_led_OBUF[20]_inst_i_3/O
                         net (fo=1, routed)           0.000    10.730    beta/regfile_system/io_led_OBUF[20]_inst_i_3_n_0
    SLICE_X54Y62         MUXF7 (Prop_muxf7_I1_O)      0.247    10.977 r  beta/regfile_system/io_led_OBUF[20]_inst_i_1/O
                         net (fo=4, routed)           0.510    11.487    memory_unit/instruction_memory/io_led_OBUF[3]
    SLICE_X57Y66         LUT5 (Prop_lut5_I4_O)        0.298    11.785 r  memory_unit/instruction_memory/out0_i_28/O
                         net (fo=3, routed)           0.419    12.204    beta/alu_system/B[4]
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      3.851    16.055 r  beta/alu_system/out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.057    beta/alu_system/out0__0_n_106
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    17.575 r  beta/alu_system/out0__1/P[0]
                         net (fo=2, routed)           0.671    18.246    beta/alu_system/out0__1_n_105
    SLICE_X54Y70         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.766 r  beta/alu_system/out0_carry/CO[3]
                         net (fo=1, routed)           0.000    18.766    beta/alu_system/out0_carry_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.883 r  beta/alu_system/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.883    beta/alu_system/out0_carry__0_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.000 r  beta/alu_system/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.000    beta/alu_system/out0_carry__1_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.315 r  beta/alu_system/out0_carry__2/O[3]
                         net (fo=1, routed)           0.527    19.842    memory_unit/instruction_memory/M_registers_q_reg[959]_1[3]
    SLICE_X54Y75         LUT5 (Prop_lut5_I3_O)        0.307    20.149 r  memory_unit/instruction_memory/M_registers_q[991]_i_2_comp/O
                         net (fo=7, routed)           0.396    20.545    beta/regfile_system/M_registers_q_reg[959]_0
    SLICE_X56Y76         FDRE                                         r  beta/regfile_system/M_registers_q_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.428    14.832    beta/regfile_system/clk_IBUF_BUFG
    SLICE_X56Y76         FDRE                                         r  beta/regfile_system/M_registers_q_reg[95]/C
                         clock pessimism              0.258    15.090    
                         clock uncertainty           -0.035    15.055    
    SLICE_X56Y76         FDRE (Setup_fdre_C_D)       -0.030    15.025    beta/regfile_system/M_registers_q_reg[95]
  -------------------------------------------------------------------
                         required time                         15.025    
                         arrival time                         -20.545    
  -------------------------------------------------------------------
                         slack                                 -5.521    

Slack (VIOLATED) :        -5.508ns  (required time - arrival time)
  Source:                 memory_unit/instruction_memory/read_data_reg[28]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile_system/M_registers_q_reg[919]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        15.392ns  (logic 9.285ns (60.325%)  route 6.107ns (39.675%))
  Logic Levels:           15  (CARRY4=4 DSP48E1=2 LUT2=1 LUT5=4 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.549     5.133    memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X49Y67         FDRE                                         r  memory_unit/instruction_memory/read_data_reg[28]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         FDRE (Prop_fdre_C_Q)         0.456     5.589 r  memory_unit/instruction_memory/read_data_reg[28]_replica/Q
                         net (fo=3, routed)           0.634     6.223    memory_unit/instruction_memory/Q[6]_repN
    SLICE_X52Y67         LUT2 (Prop_lut2_I0_O)        0.124     6.347 r  memory_unit/instruction_memory/M_registers_q[967]_i_21/O
                         net (fo=1, routed)           0.000     6.347    beta/control_system/S[2]
    SLICE_X52Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.723 r  beta/control_system/M_registers_q_reg[967]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.723    beta/control_system/M_registers_q_reg[967]_i_12_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.942 r  beta/control_system/M_registers_q_reg[967]_i_5/O[0]
                         net (fo=105, routed)         0.822     7.764    beta/control_system/read_data_reg[31][0]
    SLICE_X53Y68         LUT6 (Prop_lut6_I0_O)        0.295     8.059 r  beta/control_system/io_led_OBUF[23]_inst_i_17/O
                         net (fo=1, routed)           0.000     8.059    beta/control_system/io_led_OBUF[23]_inst_i_17_n_0
    SLICE_X53Y68         MUXF7 (Prop_muxf7_I0_O)      0.212     8.271 r  beta/control_system/io_led_OBUF[23]_inst_i_13/O
                         net (fo=1, routed)           0.630     8.900    memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_7_1
    SLICE_X54Y68         LUT6 (Prop_lut6_I3_O)        0.299     9.199 r  memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6/O
                         net (fo=4, routed)           0.436     9.636    memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6_n_0
    SLICE_X55Y66         LUT5 (Prop_lut5_I3_O)        0.124     9.760 r  memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_7/O
                         net (fo=64, routed)          0.846    10.606    beta/regfile_system/M_regfile_system_read_address_2[1]
    SLICE_X54Y62         LUT5 (Prop_lut5_I1_O)        0.124    10.730 r  beta/regfile_system/io_led_OBUF[20]_inst_i_3/O
                         net (fo=1, routed)           0.000    10.730    beta/regfile_system/io_led_OBUF[20]_inst_i_3_n_0
    SLICE_X54Y62         MUXF7 (Prop_muxf7_I1_O)      0.247    10.977 r  beta/regfile_system/io_led_OBUF[20]_inst_i_1/O
                         net (fo=4, routed)           0.510    11.487    memory_unit/instruction_memory/io_led_OBUF[3]
    SLICE_X57Y66         LUT5 (Prop_lut5_I4_O)        0.298    11.785 r  memory_unit/instruction_memory/out0_i_28/O
                         net (fo=3, routed)           0.419    12.204    beta/alu_system/B[4]
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      3.851    16.055 r  beta/alu_system/out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.057    beta/alu_system/out0__0_n_106
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    17.575 r  beta/alu_system/out0__1/P[0]
                         net (fo=2, routed)           0.671    18.246    beta/alu_system/out0__1_n_105
    SLICE_X54Y70         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.766 r  beta/alu_system/out0_carry/CO[3]
                         net (fo=1, routed)           0.000    18.766    beta/alu_system/out0_carry_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.081 r  beta/alu_system/out0_carry__0/O[3]
                         net (fo=1, routed)           0.453    19.534    memory_unit/instruction_memory/M_registers_q_reg[951][3]
    SLICE_X57Y71         LUT5 (Prop_lut5_I3_O)        0.307    19.841 r  memory_unit/instruction_memory/M_registers_q[983]_i_1_comp/O
                         net (fo=7, routed)           0.683    20.525    beta/regfile_system/M_registers_q_reg[951]_0
    SLICE_X55Y71         FDRE                                         r  beta/regfile_system/M_registers_q_reg[919]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.430    14.834    beta/regfile_system/clk_IBUF_BUFG
    SLICE_X55Y71         FDRE                                         r  beta/regfile_system/M_registers_q_reg[919]/C
                         clock pessimism              0.258    15.092    
                         clock uncertainty           -0.035    15.057    
    SLICE_X55Y71         FDRE (Setup_fdre_C_D)       -0.040    15.017    beta/regfile_system/M_registers_q_reg[919]
  -------------------------------------------------------------------
                         required time                         15.017    
                         arrival time                         -20.525    
  -------------------------------------------------------------------
                         slack                                 -5.508    

Slack (VIOLATED) :        -5.504ns  (required time - arrival time)
  Source:                 memory_unit/instruction_memory/read_data_reg[28]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile_system/M_registers_q_reg[927]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        15.395ns  (logic 9.519ns (61.831%)  route 5.876ns (38.169%))
  Logic Levels:           17  (CARRY4=6 DSP48E1=2 LUT2=1 LUT5=4 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.549     5.133    memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X49Y67         FDRE                                         r  memory_unit/instruction_memory/read_data_reg[28]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         FDRE (Prop_fdre_C_Q)         0.456     5.589 r  memory_unit/instruction_memory/read_data_reg[28]_replica/Q
                         net (fo=3, routed)           0.634     6.223    memory_unit/instruction_memory/Q[6]_repN
    SLICE_X52Y67         LUT2 (Prop_lut2_I0_O)        0.124     6.347 r  memory_unit/instruction_memory/M_registers_q[967]_i_21/O
                         net (fo=1, routed)           0.000     6.347    beta/control_system/S[2]
    SLICE_X52Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.723 r  beta/control_system/M_registers_q_reg[967]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.723    beta/control_system/M_registers_q_reg[967]_i_12_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.942 r  beta/control_system/M_registers_q_reg[967]_i_5/O[0]
                         net (fo=105, routed)         0.822     7.764    beta/control_system/read_data_reg[31][0]
    SLICE_X53Y68         LUT6 (Prop_lut6_I0_O)        0.295     8.059 r  beta/control_system/io_led_OBUF[23]_inst_i_17/O
                         net (fo=1, routed)           0.000     8.059    beta/control_system/io_led_OBUF[23]_inst_i_17_n_0
    SLICE_X53Y68         MUXF7 (Prop_muxf7_I0_O)      0.212     8.271 r  beta/control_system/io_led_OBUF[23]_inst_i_13/O
                         net (fo=1, routed)           0.630     8.900    memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_7_1
    SLICE_X54Y68         LUT6 (Prop_lut6_I3_O)        0.299     9.199 r  memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6/O
                         net (fo=4, routed)           0.436     9.636    memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6_n_0
    SLICE_X55Y66         LUT5 (Prop_lut5_I3_O)        0.124     9.760 r  memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_7/O
                         net (fo=64, routed)          0.846    10.606    beta/regfile_system/M_regfile_system_read_address_2[1]
    SLICE_X54Y62         LUT5 (Prop_lut5_I1_O)        0.124    10.730 r  beta/regfile_system/io_led_OBUF[20]_inst_i_3/O
                         net (fo=1, routed)           0.000    10.730    beta/regfile_system/io_led_OBUF[20]_inst_i_3_n_0
    SLICE_X54Y62         MUXF7 (Prop_muxf7_I1_O)      0.247    10.977 r  beta/regfile_system/io_led_OBUF[20]_inst_i_1/O
                         net (fo=4, routed)           0.510    11.487    memory_unit/instruction_memory/io_led_OBUF[3]
    SLICE_X57Y66         LUT5 (Prop_lut5_I4_O)        0.298    11.785 r  memory_unit/instruction_memory/out0_i_28/O
                         net (fo=3, routed)           0.419    12.204    beta/alu_system/B[4]
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      3.851    16.055 r  beta/alu_system/out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.057    beta/alu_system/out0__0_n_106
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    17.575 r  beta/alu_system/out0__1/P[0]
                         net (fo=2, routed)           0.671    18.246    beta/alu_system/out0__1_n_105
    SLICE_X54Y70         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.766 r  beta/alu_system/out0_carry/CO[3]
                         net (fo=1, routed)           0.000    18.766    beta/alu_system/out0_carry_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.883 r  beta/alu_system/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.883    beta/alu_system/out0_carry__0_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.000 r  beta/alu_system/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.000    beta/alu_system/out0_carry__1_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.315 r  beta/alu_system/out0_carry__2/O[3]
                         net (fo=1, routed)           0.527    19.842    memory_unit/instruction_memory/M_registers_q_reg[959]_1[3]
    SLICE_X54Y75         LUT5 (Prop_lut5_I3_O)        0.307    20.149 r  memory_unit/instruction_memory/M_registers_q[991]_i_2_comp/O
                         net (fo=7, routed)           0.379    20.528    beta/regfile_system/M_registers_q_reg[959]_0
    SLICE_X54Y77         FDRE                                         r  beta/regfile_system/M_registers_q_reg[927]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.428    14.832    beta/regfile_system/clk_IBUF_BUFG
    SLICE_X54Y77         FDRE                                         r  beta/regfile_system/M_registers_q_reg[927]/C
                         clock pessimism              0.258    15.090    
                         clock uncertainty           -0.035    15.055    
    SLICE_X54Y77         FDRE (Setup_fdre_C_D)       -0.030    15.025    beta/regfile_system/M_registers_q_reg[927]
  -------------------------------------------------------------------
                         required time                         15.025    
                         arrival time                         -20.528    
  -------------------------------------------------------------------
                         slack                                 -5.504    

Slack (VIOLATED) :        -5.503ns  (required time - arrival time)
  Source:                 memory_unit/instruction_memory/read_data_reg[28]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile_system/M_registers_q_reg[991]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        15.410ns  (logic 9.519ns (61.773%)  route 5.891ns (38.227%))
  Logic Levels:           17  (CARRY4=6 DSP48E1=2 LUT2=1 LUT5=4 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.549     5.133    memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X49Y67         FDRE                                         r  memory_unit/instruction_memory/read_data_reg[28]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         FDRE (Prop_fdre_C_Q)         0.456     5.589 r  memory_unit/instruction_memory/read_data_reg[28]_replica/Q
                         net (fo=3, routed)           0.634     6.223    memory_unit/instruction_memory/Q[6]_repN
    SLICE_X52Y67         LUT2 (Prop_lut2_I0_O)        0.124     6.347 r  memory_unit/instruction_memory/M_registers_q[967]_i_21/O
                         net (fo=1, routed)           0.000     6.347    beta/control_system/S[2]
    SLICE_X52Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.723 r  beta/control_system/M_registers_q_reg[967]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.723    beta/control_system/M_registers_q_reg[967]_i_12_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.942 r  beta/control_system/M_registers_q_reg[967]_i_5/O[0]
                         net (fo=105, routed)         0.822     7.764    beta/control_system/read_data_reg[31][0]
    SLICE_X53Y68         LUT6 (Prop_lut6_I0_O)        0.295     8.059 r  beta/control_system/io_led_OBUF[23]_inst_i_17/O
                         net (fo=1, routed)           0.000     8.059    beta/control_system/io_led_OBUF[23]_inst_i_17_n_0
    SLICE_X53Y68         MUXF7 (Prop_muxf7_I0_O)      0.212     8.271 r  beta/control_system/io_led_OBUF[23]_inst_i_13/O
                         net (fo=1, routed)           0.630     8.900    memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_7_1
    SLICE_X54Y68         LUT6 (Prop_lut6_I3_O)        0.299     9.199 r  memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6/O
                         net (fo=4, routed)           0.436     9.636    memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6_n_0
    SLICE_X55Y66         LUT5 (Prop_lut5_I3_O)        0.124     9.760 r  memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_7/O
                         net (fo=64, routed)          0.846    10.606    beta/regfile_system/M_regfile_system_read_address_2[1]
    SLICE_X54Y62         LUT5 (Prop_lut5_I1_O)        0.124    10.730 r  beta/regfile_system/io_led_OBUF[20]_inst_i_3/O
                         net (fo=1, routed)           0.000    10.730    beta/regfile_system/io_led_OBUF[20]_inst_i_3_n_0
    SLICE_X54Y62         MUXF7 (Prop_muxf7_I1_O)      0.247    10.977 r  beta/regfile_system/io_led_OBUF[20]_inst_i_1/O
                         net (fo=4, routed)           0.510    11.487    memory_unit/instruction_memory/io_led_OBUF[3]
    SLICE_X57Y66         LUT5 (Prop_lut5_I4_O)        0.298    11.785 r  memory_unit/instruction_memory/out0_i_28/O
                         net (fo=3, routed)           0.419    12.204    beta/alu_system/B[4]
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      3.851    16.055 r  beta/alu_system/out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.057    beta/alu_system/out0__0_n_106
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    17.575 r  beta/alu_system/out0__1/P[0]
                         net (fo=2, routed)           0.671    18.246    beta/alu_system/out0__1_n_105
    SLICE_X54Y70         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.766 r  beta/alu_system/out0_carry/CO[3]
                         net (fo=1, routed)           0.000    18.766    beta/alu_system/out0_carry_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.883 r  beta/alu_system/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.883    beta/alu_system/out0_carry__0_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.000 r  beta/alu_system/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.000    beta/alu_system/out0_carry__1_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.315 r  beta/alu_system/out0_carry__2/O[3]
                         net (fo=1, routed)           0.527    19.842    memory_unit/instruction_memory/M_registers_q_reg[959]_1[3]
    SLICE_X54Y75         LUT5 (Prop_lut5_I3_O)        0.307    20.149 r  memory_unit/instruction_memory/M_registers_q[991]_i_2_comp/O
                         net (fo=7, routed)           0.393    20.543    beta/regfile_system/M_registers_q_reg[959]_0
    SLICE_X56Y75         FDRE                                         r  beta/regfile_system/M_registers_q_reg[991]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.426    14.830    beta/regfile_system/clk_IBUF_BUFG
    SLICE_X56Y75         FDRE                                         r  beta/regfile_system/M_registers_q_reg[991]/C
                         clock pessimism              0.258    15.088    
                         clock uncertainty           -0.035    15.053    
    SLICE_X56Y75         FDRE (Setup_fdre_C_D)       -0.013    15.040    beta/regfile_system/M_registers_q_reg[991]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                         -20.543    
  -------------------------------------------------------------------
                         slack                                 -5.503    

Slack (VIOLATED) :        -5.499ns  (required time - arrival time)
  Source:                 memory_unit/instruction_memory/read_data_reg[28]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile_system/M_registers_q_reg[952]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        15.407ns  (logic 9.294ns (60.324%)  route 6.113ns (39.676%))
  Logic Levels:           16  (CARRY4=5 DSP48E1=2 LUT2=1 LUT5=4 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.549     5.133    memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X49Y67         FDRE                                         r  memory_unit/instruction_memory/read_data_reg[28]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         FDRE (Prop_fdre_C_Q)         0.456     5.589 r  memory_unit/instruction_memory/read_data_reg[28]_replica/Q
                         net (fo=3, routed)           0.634     6.223    memory_unit/instruction_memory/Q[6]_repN
    SLICE_X52Y67         LUT2 (Prop_lut2_I0_O)        0.124     6.347 r  memory_unit/instruction_memory/M_registers_q[967]_i_21/O
                         net (fo=1, routed)           0.000     6.347    beta/control_system/S[2]
    SLICE_X52Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.723 r  beta/control_system/M_registers_q_reg[967]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.723    beta/control_system/M_registers_q_reg[967]_i_12_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.942 r  beta/control_system/M_registers_q_reg[967]_i_5/O[0]
                         net (fo=105, routed)         0.822     7.764    beta/control_system/read_data_reg[31][0]
    SLICE_X53Y68         LUT6 (Prop_lut6_I0_O)        0.295     8.059 r  beta/control_system/io_led_OBUF[23]_inst_i_17/O
                         net (fo=1, routed)           0.000     8.059    beta/control_system/io_led_OBUF[23]_inst_i_17_n_0
    SLICE_X53Y68         MUXF7 (Prop_muxf7_I0_O)      0.212     8.271 r  beta/control_system/io_led_OBUF[23]_inst_i_13/O
                         net (fo=1, routed)           0.630     8.900    memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_7_1
    SLICE_X54Y68         LUT6 (Prop_lut6_I3_O)        0.299     9.199 r  memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6/O
                         net (fo=4, routed)           0.436     9.636    memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6_n_0
    SLICE_X55Y66         LUT5 (Prop_lut5_I3_O)        0.124     9.760 r  memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_7/O
                         net (fo=64, routed)          0.846    10.606    beta/regfile_system/M_regfile_system_read_address_2[1]
    SLICE_X54Y62         LUT5 (Prop_lut5_I1_O)        0.124    10.730 r  beta/regfile_system/io_led_OBUF[20]_inst_i_3/O
                         net (fo=1, routed)           0.000    10.730    beta/regfile_system/io_led_OBUF[20]_inst_i_3_n_0
    SLICE_X54Y62         MUXF7 (Prop_muxf7_I1_O)      0.247    10.977 r  beta/regfile_system/io_led_OBUF[20]_inst_i_1/O
                         net (fo=4, routed)           0.510    11.487    memory_unit/instruction_memory/io_led_OBUF[3]
    SLICE_X57Y66         LUT5 (Prop_lut5_I4_O)        0.298    11.785 r  memory_unit/instruction_memory/out0_i_28/O
                         net (fo=3, routed)           0.419    12.204    beta/alu_system/B[4]
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      3.851    16.055 r  beta/alu_system/out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.057    beta/alu_system/out0__0_n_106
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    17.575 r  beta/alu_system/out0__1/P[0]
                         net (fo=2, routed)           0.671    18.246    beta/alu_system/out0__1_n_105
    SLICE_X54Y70         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.766 r  beta/alu_system/out0_carry/CO[3]
                         net (fo=1, routed)           0.000    18.766    beta/alu_system/out0_carry_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.883 r  beta/alu_system/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.883    beta/alu_system/out0_carry__0_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.102 r  beta/alu_system/out0_carry__1/O[0]
                         net (fo=1, routed)           0.452    19.554    memory_unit/instruction_memory/M_registers_q_reg[955][0]
    SLICE_X53Y71         LUT5 (Prop_lut5_I3_O)        0.295    19.849 r  memory_unit/instruction_memory/M_registers_q[984]_i_1_comp/O
                         net (fo=7, routed)           0.691    20.540    beta/regfile_system/M_registers_q_reg[952]_0
    SLICE_X50Y71         FDRE                                         r  beta/regfile_system/M_registers_q_reg[952]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.430    14.834    beta/regfile_system/clk_IBUF_BUFG
    SLICE_X50Y71         FDRE                                         r  beta/regfile_system/M_registers_q_reg[952]/C
                         clock pessimism              0.258    15.092    
                         clock uncertainty           -0.035    15.057    
    SLICE_X50Y71         FDRE (Setup_fdre_C_D)       -0.016    15.041    beta/regfile_system/M_registers_q_reg[952]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                         -20.540    
  -------------------------------------------------------------------
                         slack                                 -5.499    

Slack (VIOLATED) :        -5.463ns  (required time - arrival time)
  Source:                 memory_unit/instruction_memory/read_data_reg[28]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile_system/M_registers_q_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        15.372ns  (logic 9.409ns (61.209%)  route 5.963ns (38.791%))
  Logic Levels:           16  (CARRY4=5 DSP48E1=2 LUT2=1 LUT5=4 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.549     5.133    memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X49Y67         FDRE                                         r  memory_unit/instruction_memory/read_data_reg[28]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         FDRE (Prop_fdre_C_Q)         0.456     5.589 r  memory_unit/instruction_memory/read_data_reg[28]_replica/Q
                         net (fo=3, routed)           0.634     6.223    memory_unit/instruction_memory/Q[6]_repN
    SLICE_X52Y67         LUT2 (Prop_lut2_I0_O)        0.124     6.347 r  memory_unit/instruction_memory/M_registers_q[967]_i_21/O
                         net (fo=1, routed)           0.000     6.347    beta/control_system/S[2]
    SLICE_X52Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.723 r  beta/control_system/M_registers_q_reg[967]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.723    beta/control_system/M_registers_q_reg[967]_i_12_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.942 r  beta/control_system/M_registers_q_reg[967]_i_5/O[0]
                         net (fo=105, routed)         0.822     7.764    beta/control_system/read_data_reg[31][0]
    SLICE_X53Y68         LUT6 (Prop_lut6_I0_O)        0.295     8.059 r  beta/control_system/io_led_OBUF[23]_inst_i_17/O
                         net (fo=1, routed)           0.000     8.059    beta/control_system/io_led_OBUF[23]_inst_i_17_n_0
    SLICE_X53Y68         MUXF7 (Prop_muxf7_I0_O)      0.212     8.271 r  beta/control_system/io_led_OBUF[23]_inst_i_13/O
                         net (fo=1, routed)           0.630     8.900    memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_7_1
    SLICE_X54Y68         LUT6 (Prop_lut6_I3_O)        0.299     9.199 r  memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6/O
                         net (fo=4, routed)           0.436     9.636    memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6_n_0
    SLICE_X55Y66         LUT5 (Prop_lut5_I3_O)        0.124     9.760 r  memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_7/O
                         net (fo=64, routed)          0.846    10.606    beta/regfile_system/M_regfile_system_read_address_2[1]
    SLICE_X54Y62         LUT5 (Prop_lut5_I1_O)        0.124    10.730 r  beta/regfile_system/io_led_OBUF[20]_inst_i_3/O
                         net (fo=1, routed)           0.000    10.730    beta/regfile_system/io_led_OBUF[20]_inst_i_3_n_0
    SLICE_X54Y62         MUXF7 (Prop_muxf7_I1_O)      0.247    10.977 r  beta/regfile_system/io_led_OBUF[20]_inst_i_1/O
                         net (fo=4, routed)           0.510    11.487    memory_unit/instruction_memory/io_led_OBUF[3]
    SLICE_X57Y66         LUT5 (Prop_lut5_I4_O)        0.298    11.785 r  memory_unit/instruction_memory/out0_i_28/O
                         net (fo=3, routed)           0.419    12.204    beta/alu_system/B[4]
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      3.851    16.055 r  beta/alu_system/out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.057    beta/alu_system/out0__0_n_106
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    17.575 r  beta/alu_system/out0__1/P[0]
                         net (fo=2, routed)           0.671    18.246    beta/alu_system/out0__1_n_105
    SLICE_X54Y70         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.766 r  beta/alu_system/out0_carry/CO[3]
                         net (fo=1, routed)           0.000    18.766    beta/alu_system/out0_carry_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.883 r  beta/alu_system/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.883    beta/alu_system/out0_carry__0_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.206 r  beta/alu_system/out0_carry__1/O[1]
                         net (fo=1, routed)           0.463    19.669    memory_unit/instruction_memory/M_registers_q_reg[955][1]
    SLICE_X53Y73         LUT5 (Prop_lut5_I3_O)        0.306    19.975 r  memory_unit/instruction_memory/M_registers_q[985]_i_1_comp/O
                         net (fo=7, routed)           0.530    20.505    beta/regfile_system/M_registers_q_reg[953]_0
    SLICE_X50Y72         FDRE                                         r  beta/regfile_system/M_registers_q_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.428    14.832    beta/regfile_system/clk_IBUF_BUFG
    SLICE_X50Y72         FDRE                                         r  beta/regfile_system/M_registers_q_reg[57]/C
                         clock pessimism              0.258    15.090    
                         clock uncertainty           -0.035    15.055    
    SLICE_X50Y72         FDRE (Setup_fdre_C_D)       -0.013    15.042    beta/regfile_system/M_registers_q_reg[57]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                         -20.505    
  -------------------------------------------------------------------
                         slack                                 -5.463    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclockedge/M_last_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.989%)  route 0.136ns (49.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.588     1.532    slowclock/clk_IBUF_BUFG
    SLICE_X61Y63         FDRE                                         r  slowclock/M_ctr_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y63         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  slowclock/M_ctr_q_reg[28]/Q
                         net (fo=3, routed)           0.136     1.808    slowclockedge/S[0]
    SLICE_X64Y63         FDRE                                         r  slowclockedge/M_last_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.858     2.048    slowclockedge/clk_IBUF_BUFG
    SLICE_X64Y63         FDRE                                         r  slowclockedge/M_last_q_reg/C
                         clock pessimism             -0.480     1.569    
    SLICE_X64Y63         FDRE (Hold_fdre_C_D)         0.060     1.629    slowclockedge/M_last_q_reg
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 slowclockedge/M_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/FSM_sequential_M_read_state_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.589     1.533    slowclockedge/clk_IBUF_BUFG
    SLICE_X64Y63         FDRE                                         r  slowclockedge/M_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDRE (Prop_fdre_C_Q)         0.148     1.681 f  slowclockedge/M_last_q_reg/Q
                         net (fo=1, routed)           0.059     1.740    slowclock/M_last_q
    SLICE_X64Y63         LUT3 (Prop_lut3_I1_O)        0.098     1.838 r  slowclock/FSM_sequential_M_read_state_q_i_1/O
                         net (fo=1, routed)           0.000     1.838    beta/FSM_sequential_M_read_state_q_reg_0
    SLICE_X64Y63         FDRE                                         r  beta/FSM_sequential_M_read_state_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.858     2.048    beta/clk_IBUF_BUFG
    SLICE_X64Y63         FDRE                                         r  beta/FSM_sequential_M_read_state_q_reg/C
                         clock pessimism             -0.516     1.533    
    SLICE_X64Y63         FDRE (Hold_fdre_C_D)         0.120     1.653    beta/FSM_sequential_M_read_state_q_reg
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 M_writer_counter_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_M_code_writer_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.187ns (50.186%)  route 0.186ns (49.814%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.580     1.524    clk_IBUF_BUFG
    SLICE_X65Y75         FDRE                                         r  M_writer_counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y75         FDRE (Prop_fdre_C_Q)         0.141     1.665 f  M_writer_counter_q_reg[0]/Q
                         net (fo=17, routed)          0.186     1.850    in1[2]
    SLICE_X64Y75         LUT5 (Prop_lut5_I2_O)        0.046     1.896 r  FSM_onehot_M_code_writer_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.896    FSM_onehot_M_code_writer_q[1]_i_1_n_0
    SLICE_X64Y75         FDRE                                         r  FSM_onehot_M_code_writer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.847     2.037    clk_IBUF_BUFG
    SLICE_X64Y75         FDRE                                         r  FSM_onehot_M_code_writer_q_reg[1]/C
                         clock pessimism             -0.501     1.537    
    SLICE_X64Y75         FDRE (Hold_fdre_C_D)         0.131     1.668    FSM_onehot_M_code_writer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 M_writer_counter_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_writer_counter_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.188ns (50.454%)  route 0.185ns (49.546%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.580     1.524    clk_IBUF_BUFG
    SLICE_X65Y75         FDRE                                         r  M_writer_counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y75         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  M_writer_counter_q_reg[0]/Q
                         net (fo=17, routed)          0.185     1.849    in1[2]
    SLICE_X64Y75         LUT4 (Prop_lut4_I1_O)        0.047     1.896 r  M_writer_counter_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.896    M_writer_counter_q[2]_i_1_n_0
    SLICE_X64Y75         FDRE                                         r  M_writer_counter_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.847     2.037    clk_IBUF_BUFG
    SLICE_X64Y75         FDRE                                         r  M_writer_counter_q_reg[2]/C
                         clock pessimism             -0.501     1.537    
    SLICE_X64Y75         FDRE (Hold_fdre_C_D)         0.131     1.668    M_writer_counter_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 M_writer_counter_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_writer_counter_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.187%)  route 0.185ns (49.813%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.580     1.524    clk_IBUF_BUFG
    SLICE_X65Y75         FDRE                                         r  M_writer_counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y75         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  M_writer_counter_q_reg[0]/Q
                         net (fo=17, routed)          0.185     1.849    in1[2]
    SLICE_X64Y75         LUT3 (Prop_lut3_I0_O)        0.045     1.894 r  M_writer_counter_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.894    M_writer_counter_q[1]_i_1_n_0
    SLICE_X64Y75         FDRE                                         r  M_writer_counter_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.847     2.037    clk_IBUF_BUFG
    SLICE_X64Y75         FDRE                                         r  M_writer_counter_q_reg[1]/C
                         clock pessimism             -0.501     1.537    
    SLICE_X64Y75         FDRE (Hold_fdre_C_D)         0.121     1.658    M_writer_counter_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 M_writer_counter_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_M_code_writer_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (50.052%)  route 0.186ns (49.948%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.580     1.524    clk_IBUF_BUFG
    SLICE_X65Y75         FDRE                                         r  M_writer_counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y75         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  M_writer_counter_q_reg[0]/Q
                         net (fo=17, routed)          0.186     1.850    in1[2]
    SLICE_X64Y75         LUT4 (Prop_lut4_I2_O)        0.045     1.895 r  FSM_onehot_M_code_writer_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.895    FSM_onehot_M_code_writer_q[0]_i_1_n_0
    SLICE_X64Y75         FDRE                                         r  FSM_onehot_M_code_writer_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.847     2.037    clk_IBUF_BUFG
    SLICE_X64Y75         FDRE                                         r  FSM_onehot_M_code_writer_q_reg[0]/C
                         clock pessimism             -0.501     1.537    
    SLICE_X64Y75         FDRE (Hold_fdre_C_D)         0.120     1.657    FSM_onehot_M_code_writer_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.592     1.536    slowclock/clk_IBUF_BUFG
    SLICE_X61Y56         FDRE                                         r  slowclock/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y56         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  slowclock/M_ctr_q_reg[3]/Q
                         net (fo=1, routed)           0.108     1.785    slowclock/M_ctr_q_reg_n_0_[3]
    SLICE_X61Y56         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.893 r  slowclock/M_ctr_q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.893    slowclock/M_ctr_q_reg[0]_i_1_n_4
    SLICE_X61Y56         FDRE                                         r  slowclock/M_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.861     2.051    slowclock/clk_IBUF_BUFG
    SLICE_X61Y56         FDRE                                         r  slowclock/M_ctr_q_reg[3]/C
                         clock pessimism             -0.516     1.536    
    SLICE_X61Y56         FDRE (Hold_fdre_C_D)         0.105     1.641    slowclock/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.591     1.535    slowclock/clk_IBUF_BUFG
    SLICE_X61Y58         FDRE                                         r  slowclock/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y58         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  slowclock/M_ctr_q_reg[11]/Q
                         net (fo=1, routed)           0.108     1.784    slowclock/M_ctr_q_reg_n_0_[11]
    SLICE_X61Y58         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.892 r  slowclock/M_ctr_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.892    slowclock/M_ctr_q_reg[8]_i_1_n_4
    SLICE_X61Y58         FDRE                                         r  slowclock/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.860     2.050    slowclock/clk_IBUF_BUFG
    SLICE_X61Y58         FDRE                                         r  slowclock/M_ctr_q_reg[11]/C
                         clock pessimism             -0.516     1.535    
    SLICE_X61Y58         FDRE (Hold_fdre_C_D)         0.105     1.640    slowclock/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.591     1.535    slowclock/clk_IBUF_BUFG
    SLICE_X61Y59         FDRE                                         r  slowclock/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  slowclock/M_ctr_q_reg[15]/Q
                         net (fo=1, routed)           0.108     1.784    slowclock/M_ctr_q_reg_n_0_[15]
    SLICE_X61Y59         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.892 r  slowclock/M_ctr_q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.892    slowclock/M_ctr_q_reg[12]_i_1_n_4
    SLICE_X61Y59         FDRE                                         r  slowclock/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.860     2.050    slowclock/clk_IBUF_BUFG
    SLICE_X61Y59         FDRE                                         r  slowclock/M_ctr_q_reg[15]/C
                         clock pessimism             -0.516     1.535    
    SLICE_X61Y59         FDRE (Hold_fdre_C_D)         0.105     1.640    slowclock/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.590     1.534    slowclock/clk_IBUF_BUFG
    SLICE_X61Y60         FDRE                                         r  slowclock/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  slowclock/M_ctr_q_reg[19]/Q
                         net (fo=1, routed)           0.108     1.783    slowclock/M_ctr_q_reg_n_0_[19]
    SLICE_X61Y60         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.891 r  slowclock/M_ctr_q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.891    slowclock/M_ctr_q_reg[16]_i_1_n_4
    SLICE_X61Y60         FDRE                                         r  slowclock/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.860     2.049    slowclock/clk_IBUF_BUFG
    SLICE_X61Y60         FDRE                                         r  slowclock/M_ctr_q_reg[19]/C
                         clock pessimism             -0.516     1.534    
    SLICE_X61Y60         FDRE (Hold_fdre_C_D)         0.105     1.639    slowclock/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X64Y75   FSM_onehot_M_code_writer_q_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X64Y75   FSM_onehot_M_code_writer_q_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X65Y75   FSM_onehot_M_code_writer_q_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X65Y75   M_writer_counter_q_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X64Y75   M_writer_counter_q_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X64Y75   M_writer_counter_q_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X64Y63   beta/FSM_sequential_M_read_state_q_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X51Y66   memory_unit/instruction_memory/read_data_reg[26]_replica/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X55Y67   memory_unit/instruction_memory/read_data_reg[26]_replica_1/C
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y65   memory_unit/data_memory/mem_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y65   memory_unit/data_memory/mem_reg_0_15_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y65   memory_unit/data_memory/mem_reg_0_15_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y65   memory_unit/data_memory/mem_reg_0_15_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y63   memory_unit/data_memory/mem_reg_0_15_17_17/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y63   memory_unit/data_memory/mem_reg_0_15_18_18/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y63   memory_unit/data_memory/mem_reg_0_15_19_19/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y63   memory_unit/data_memory/mem_reg_0_15_1_1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y65   memory_unit/data_memory/mem_reg_0_15_28_28/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y65   memory_unit/data_memory/mem_reg_0_15_29_29/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y63   memory_unit/data_memory/mem_reg_0_15_17_17/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y63   memory_unit/data_memory/mem_reg_0_15_18_18/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y63   memory_unit/data_memory/mem_reg_0_15_19_19/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y63   memory_unit/data_memory/mem_reg_0_15_1_1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y69   memory_unit/data_memory/mem_reg_0_15_20_20/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y69   memory_unit/data_memory/mem_reg_0_15_21_21/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y69   memory_unit/data_memory/mem_reg_0_15_22_22/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y69   memory_unit/data_memory/mem_reg_0_15_23_23/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y71   memory_unit/data_memory/mem_reg_0_15_24_24/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y71   memory_unit/data_memory/mem_reg_0_15_25_25/SP/CLK



