================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Tue May 06 19:56:42 +0800 2025
    * Version:         2024.2 (Build 5238294 on Nov  8 2024)
    * Project:         hls_test
    * Solution:        hls (Vitis Kernel Flow Target)
    * Product family:  virtexuplusHBM
    * Target device:   xcu50-fsvh2104-2-e


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  3.333 ns
    * C-Synthesis target clock:    3.333 ns
    * C-Synthesis uncertainty:     0.4 ns

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              161
FF:               199
DSP:              6
BRAM:             0
URAM:             0
SRL:              8


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 3.333       |
| Post-Synthesis | 2.230       |
+----------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+----------------------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                             | LUT | FF  | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+----------------------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                             | 161 | 199 | 6   |      |      |     |        |      |         |          |        |
|   (inst)                         | 73  | 135 |     |      |      |     |        |      |         |          |        |
|   control_s_axi_U                | 26  | 28  |     |      |      |     |        |      |         |          |        |
|   flow_control_loop_delay_pipe_U | 31  | 2   |     |      |      |     |        |      |         |          |        |
|   mul_32s_32s_32_2_1_U1          | 15  | 17  | 3   |      |      |     |        |      |         |          |        |
|   mul_32s_32s_32_2_1_U2          | 16  | 17  | 3   |      |      |     |        |      |         |          |        |
+----------------------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 0.02%  | OK     |
| FD                                                        | 50%       | 0.01%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.01%  | OK     |
| CARRY8                                                    | 25%       | 0.01%  | OK     |
| MUXF7                                                     | 15%       | 0.00%  | OK     |
| DSP                                                       | 80%       | 0.10%  | OK     |
| RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
| URAM                                                      | 80%       | 0.00%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 0.10%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 16344     | 11     | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 0.93   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.300ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.208ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                                             | ENDPOINT PIN                                                | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                                            |                                                             |              |            |                |          DELAY |        DELAY |
+-------+-------+------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 1.103 | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_A_B_DATA_INST/CLK | mul_32s_32s_32_2_1_U1/buff0_reg/DSP_OUTPUT_INST/ALU_OUT[0]  |            6 |          1 |          2.193 |          2.179 |        0.014 |
| Path2 | 1.103 | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_A_B_DATA_INST/CLK | mul_32s_32s_32_2_1_U1/buff0_reg/DSP_OUTPUT_INST/ALU_OUT[10] |            6 |          1 |          2.193 |          2.179 |        0.014 |
| Path3 | 1.103 | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_A_B_DATA_INST/CLK | mul_32s_32s_32_2_1_U1/buff0_reg/DSP_OUTPUT_INST/ALU_OUT[11] |            6 |          1 |          2.193 |          2.179 |        0.014 |
| Path4 | 1.103 | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_A_B_DATA_INST/CLK | mul_32s_32s_32_2_1_U1/buff0_reg/DSP_OUTPUT_INST/ALU_OUT[12] |            6 |          1 |          2.193 |          2.179 |        0.014 |
| Path5 | 1.103 | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_A_B_DATA_INST/CLK | mul_32s_32s_32_2_1_U1/buff0_reg/DSP_OUTPUT_INST/ALU_OUT[13] |            6 |          1 |          2.193 |          2.179 |        0.014 |
+-------+-------+------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +-----------------------------------------------------------+------------------------+
    | Path1 Cells                                               | Primitive Type         |
    +-----------------------------------------------------------+------------------------+
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/buff0_reg/DSP_ALU_INST              | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/buff0_reg/DSP_OUTPUT_INST           | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/buff0_reg/DSP_ALU_INST              | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/buff0_reg/DSP_OUTPUT_INST           | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/buff0_reg/DSP_ALU_INST              | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/buff0_reg/DSP_OUTPUT_INST           | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/buff0_reg/DSP_ALU_INST              | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/buff0_reg/DSP_OUTPUT_INST           | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/buff0_reg/DSP_ALU_INST              | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/buff0_reg/DSP_OUTPUT_INST           | ARITHMETIC.DSP.DSP48E2 |
    +-----------------------------------------------------------+------------------------+

    +-----------------------------------------------------------+------------------------+
    | Path2 Cells                                               | Primitive Type         |
    +-----------------------------------------------------------+------------------------+
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/buff0_reg/DSP_ALU_INST              | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/buff0_reg/DSP_OUTPUT_INST           | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/buff0_reg/DSP_ALU_INST              | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/buff0_reg/DSP_OUTPUT_INST           | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/buff0_reg/DSP_ALU_INST              | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/buff0_reg/DSP_OUTPUT_INST           | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/buff0_reg/DSP_ALU_INST              | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/buff0_reg/DSP_OUTPUT_INST           | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/buff0_reg/DSP_ALU_INST              | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/buff0_reg/DSP_OUTPUT_INST           | ARITHMETIC.DSP.DSP48E2 |
    +-----------------------------------------------------------+------------------------+

    +-----------------------------------------------------------+------------------------+
    | Path3 Cells                                               | Primitive Type         |
    +-----------------------------------------------------------+------------------------+
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/buff0_reg/DSP_ALU_INST              | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/buff0_reg/DSP_OUTPUT_INST           | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/buff0_reg/DSP_ALU_INST              | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/buff0_reg/DSP_OUTPUT_INST           | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/buff0_reg/DSP_ALU_INST              | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/buff0_reg/DSP_OUTPUT_INST           | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/buff0_reg/DSP_ALU_INST              | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/buff0_reg/DSP_OUTPUT_INST           | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/buff0_reg/DSP_ALU_INST              | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/buff0_reg/DSP_OUTPUT_INST           | ARITHMETIC.DSP.DSP48E2 |
    +-----------------------------------------------------------+------------------------+

    +-----------------------------------------------------------+------------------------+
    | Path4 Cells                                               | Primitive Type         |
    +-----------------------------------------------------------+------------------------+
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/buff0_reg/DSP_ALU_INST              | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/buff0_reg/DSP_OUTPUT_INST           | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/buff0_reg/DSP_ALU_INST              | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/buff0_reg/DSP_OUTPUT_INST           | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/buff0_reg/DSP_ALU_INST              | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/buff0_reg/DSP_OUTPUT_INST           | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/buff0_reg/DSP_ALU_INST              | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/buff0_reg/DSP_OUTPUT_INST           | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/buff0_reg/DSP_ALU_INST              | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/buff0_reg/DSP_OUTPUT_INST           | ARITHMETIC.DSP.DSP48E2 |
    +-----------------------------------------------------------+------------------------+

    +-----------------------------------------------------------+------------------------+
    | Path5 Cells                                               | Primitive Type         |
    +-----------------------------------------------------------+------------------------+
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/buff0_reg/DSP_ALU_INST              | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/buff0_reg/DSP_OUTPUT_INST           | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/buff0_reg/DSP_ALU_INST              | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/buff0_reg/DSP_OUTPUT_INST           | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/buff0_reg/DSP_ALU_INST              | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/buff0_reg/DSP_OUTPUT_INST           | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/buff0_reg/DSP_ALU_INST              | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/buff0_reg/DSP_OUTPUT_INST           | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/tmp_product__0/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/buff0_reg/DSP_ALU_INST              | ARITHMETIC.DSP.DSP48E2 |
    | mul_32s_32s_32_2_1_U1/buff0_reg/DSP_OUTPUT_INST           | ARITHMETIC.DSP.DSP48E2 |
    +-----------------------------------------------------------+------------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+----------------------------------------------------------------+
| Report Type              | Report Location                                                |
+--------------------------+----------------------------------------------------------------+
| design_analysis          | impl/verilog/report/mat_mul_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/mat_mul_failfast_synth.rpt                 |
| power                    | impl/verilog/report/mat_mul_power_synth.rpt                    |
| timing                   | impl/verilog/report/mat_mul_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/mat_mul_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/mat_mul_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/mat_mul_utilization_hierarchical_synth.rpt |
+--------------------------+----------------------------------------------------------------+


