--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml TopLevel.twx TopLevel.ncd -o TopLevel.twr TopLevel.pcf
-ucf Nexys4_Master.ucf

Design file:              TopLevel.ncd
Physical constraint file: TopLevel.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3100 paths analyzed, 258 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.503ns.
--------------------------------------------------------------------------------

Paths for end point decoder/dout2_0 (SLICE_X60Y70.SR), 126 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.497ns (requirement - (data path - clock path skew + uncertainty))
  Source:               radd_2 (FF)
  Destination:          decoder/dout2_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.350ns (Levels of Logic = 3)
  Clock Path Skew:      -0.118ns (1.022 - 1.140)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: radd_2 to decoder/dout2_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y57.CQ      Tcko                  0.393   radd<3>
                                                       radd_2
    SLICE_X38Y52.A3      net (fanout=19)       1.294   radd<2>
    SLICE_X38Y52.AMUX    Tilo                  0.375   N11
                                                       ram/Mram_my_ram1/DP.HIGH
                                                       ram/Mram_my_ram1/F7.DP
    SLICE_X30Y54.D4      net (fanout=1)        0.561   N11
    SLICE_X30Y54.CMUX    Topdc                 0.397   ram_out
                                                       inst_LPM_MUX_4
                                                       inst_LPM_MUX_2_f7
    SLICE_X39Y71.A5      net (fanout=10)       0.876   ram_out
    SLICE_X39Y71.A       Tilo                  0.097   decoder/temp_add<4>
                                                       decoder/_n00521
    SLICE_X60Y70.SR      net (fanout=3)        0.984   decoder/_n0052
    SLICE_X60Y70.CLK     Tsrck                 0.373   vgaram/ram2/n0000_0_inv
                                                       decoder/dout2_0
    -------------------------------------------------  ---------------------------
    Total                                      5.350ns (1.635ns logic, 3.715ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.499ns (requirement - (data path - clock path skew + uncertainty))
  Source:               radd_2 (FF)
  Destination:          decoder/dout2_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.348ns (Levels of Logic = 3)
  Clock Path Skew:      -0.118ns (1.022 - 1.140)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: radd_2 to decoder/dout2_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y57.CQ      Tcko                  0.393   radd<3>
                                                       radd_2
    SLICE_X38Y52.B3      net (fanout=19)       1.296   radd<2>
    SLICE_X38Y52.AMUX    Topba                 0.371   N11
                                                       ram/Mram_my_ram1/DP.LOW
                                                       ram/Mram_my_ram1/F7.DP
    SLICE_X30Y54.D4      net (fanout=1)        0.561   N11
    SLICE_X30Y54.CMUX    Topdc                 0.397   ram_out
                                                       inst_LPM_MUX_4
                                                       inst_LPM_MUX_2_f7
    SLICE_X39Y71.A5      net (fanout=10)       0.876   ram_out
    SLICE_X39Y71.A       Tilo                  0.097   decoder/temp_add<4>
                                                       decoder/_n00521
    SLICE_X60Y70.SR      net (fanout=3)        0.984   decoder/_n0052
    SLICE_X60Y70.CLK     Tsrck                 0.373   vgaram/ram2/n0000_0_inv
                                                       decoder/dout2_0
    -------------------------------------------------  ---------------------------
    Total                                      5.348ns (1.631ns logic, 3.717ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.525ns (requirement - (data path - clock path skew + uncertainty))
  Source:               radd_0 (FF)
  Destination:          decoder/dout2_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.322ns (Levels of Logic = 3)
  Clock Path Skew:      -0.118ns (1.022 - 1.140)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: radd_0 to decoder/dout2_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y57.AQ      Tcko                  0.393   radd<3>
                                                       radd_0
    SLICE_X34Y52.A1      net (fanout=19)       1.108   radd<0>
    SLICE_X34Y52.AMUX    Tilo                  0.375   N15
                                                       ram/Mram_my_ram3/DP.HIGH
                                                       ram/Mram_my_ram3/F7.DP
    SLICE_X30Y54.D2      net (fanout=1)        0.719   N15
    SLICE_X30Y54.CMUX    Topdc                 0.397   ram_out
                                                       inst_LPM_MUX_4
                                                       inst_LPM_MUX_2_f7
    SLICE_X39Y71.A5      net (fanout=10)       0.876   ram_out
    SLICE_X39Y71.A       Tilo                  0.097   decoder/temp_add<4>
                                                       decoder/_n00521
    SLICE_X60Y70.SR      net (fanout=3)        0.984   decoder/_n0052
    SLICE_X60Y70.CLK     Tsrck                 0.373   vgaram/ram2/n0000_0_inv
                                                       decoder/dout2_0
    -------------------------------------------------  ---------------------------
    Total                                      5.322ns (1.635ns logic, 3.687ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------

Paths for end point decoder/dout2_1 (SLICE_X60Y70.SR), 126 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.497ns (requirement - (data path - clock path skew + uncertainty))
  Source:               radd_2 (FF)
  Destination:          decoder/dout2_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.350ns (Levels of Logic = 3)
  Clock Path Skew:      -0.118ns (1.022 - 1.140)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: radd_2 to decoder/dout2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y57.CQ      Tcko                  0.393   radd<3>
                                                       radd_2
    SLICE_X38Y52.A3      net (fanout=19)       1.294   radd<2>
    SLICE_X38Y52.AMUX    Tilo                  0.375   N11
                                                       ram/Mram_my_ram1/DP.HIGH
                                                       ram/Mram_my_ram1/F7.DP
    SLICE_X30Y54.D4      net (fanout=1)        0.561   N11
    SLICE_X30Y54.CMUX    Topdc                 0.397   ram_out
                                                       inst_LPM_MUX_4
                                                       inst_LPM_MUX_2_f7
    SLICE_X39Y71.A5      net (fanout=10)       0.876   ram_out
    SLICE_X39Y71.A       Tilo                  0.097   decoder/temp_add<4>
                                                       decoder/_n00521
    SLICE_X60Y70.SR      net (fanout=3)        0.984   decoder/_n0052
    SLICE_X60Y70.CLK     Tsrck                 0.373   vgaram/ram2/n0000_0_inv
                                                       decoder/dout2_1
    -------------------------------------------------  ---------------------------
    Total                                      5.350ns (1.635ns logic, 3.715ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.499ns (requirement - (data path - clock path skew + uncertainty))
  Source:               radd_2 (FF)
  Destination:          decoder/dout2_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.348ns (Levels of Logic = 3)
  Clock Path Skew:      -0.118ns (1.022 - 1.140)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: radd_2 to decoder/dout2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y57.CQ      Tcko                  0.393   radd<3>
                                                       radd_2
    SLICE_X38Y52.B3      net (fanout=19)       1.296   radd<2>
    SLICE_X38Y52.AMUX    Topba                 0.371   N11
                                                       ram/Mram_my_ram1/DP.LOW
                                                       ram/Mram_my_ram1/F7.DP
    SLICE_X30Y54.D4      net (fanout=1)        0.561   N11
    SLICE_X30Y54.CMUX    Topdc                 0.397   ram_out
                                                       inst_LPM_MUX_4
                                                       inst_LPM_MUX_2_f7
    SLICE_X39Y71.A5      net (fanout=10)       0.876   ram_out
    SLICE_X39Y71.A       Tilo                  0.097   decoder/temp_add<4>
                                                       decoder/_n00521
    SLICE_X60Y70.SR      net (fanout=3)        0.984   decoder/_n0052
    SLICE_X60Y70.CLK     Tsrck                 0.373   vgaram/ram2/n0000_0_inv
                                                       decoder/dout2_1
    -------------------------------------------------  ---------------------------
    Total                                      5.348ns (1.631ns logic, 3.717ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.525ns (requirement - (data path - clock path skew + uncertainty))
  Source:               radd_0 (FF)
  Destination:          decoder/dout2_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.322ns (Levels of Logic = 3)
  Clock Path Skew:      -0.118ns (1.022 - 1.140)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: radd_0 to decoder/dout2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y57.AQ      Tcko                  0.393   radd<3>
                                                       radd_0
    SLICE_X34Y52.A1      net (fanout=19)       1.108   radd<0>
    SLICE_X34Y52.AMUX    Tilo                  0.375   N15
                                                       ram/Mram_my_ram3/DP.HIGH
                                                       ram/Mram_my_ram3/F7.DP
    SLICE_X30Y54.D2      net (fanout=1)        0.719   N15
    SLICE_X30Y54.CMUX    Topdc                 0.397   ram_out
                                                       inst_LPM_MUX_4
                                                       inst_LPM_MUX_2_f7
    SLICE_X39Y71.A5      net (fanout=10)       0.876   ram_out
    SLICE_X39Y71.A       Tilo                  0.097   decoder/temp_add<4>
                                                       decoder/_n00521
    SLICE_X60Y70.SR      net (fanout=3)        0.984   decoder/_n0052
    SLICE_X60Y70.CLK     Tsrck                 0.373   vgaram/ram2/n0000_0_inv
                                                       decoder/dout2_1
    -------------------------------------------------  ---------------------------
    Total                                      5.322ns (1.635ns logic, 3.687ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------

Paths for end point decoder/dout2_2 (SLICE_X60Y70.SR), 126 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.497ns (requirement - (data path - clock path skew + uncertainty))
  Source:               radd_2 (FF)
  Destination:          decoder/dout2_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.350ns (Levels of Logic = 3)
  Clock Path Skew:      -0.118ns (1.022 - 1.140)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: radd_2 to decoder/dout2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y57.CQ      Tcko                  0.393   radd<3>
                                                       radd_2
    SLICE_X38Y52.A3      net (fanout=19)       1.294   radd<2>
    SLICE_X38Y52.AMUX    Tilo                  0.375   N11
                                                       ram/Mram_my_ram1/DP.HIGH
                                                       ram/Mram_my_ram1/F7.DP
    SLICE_X30Y54.D4      net (fanout=1)        0.561   N11
    SLICE_X30Y54.CMUX    Topdc                 0.397   ram_out
                                                       inst_LPM_MUX_4
                                                       inst_LPM_MUX_2_f7
    SLICE_X39Y71.A5      net (fanout=10)       0.876   ram_out
    SLICE_X39Y71.A       Tilo                  0.097   decoder/temp_add<4>
                                                       decoder/_n00521
    SLICE_X60Y70.SR      net (fanout=3)        0.984   decoder/_n0052
    SLICE_X60Y70.CLK     Tsrck                 0.373   vgaram/ram2/n0000_0_inv
                                                       decoder/dout2_2
    -------------------------------------------------  ---------------------------
    Total                                      5.350ns (1.635ns logic, 3.715ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.499ns (requirement - (data path - clock path skew + uncertainty))
  Source:               radd_2 (FF)
  Destination:          decoder/dout2_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.348ns (Levels of Logic = 3)
  Clock Path Skew:      -0.118ns (1.022 - 1.140)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: radd_2 to decoder/dout2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y57.CQ      Tcko                  0.393   radd<3>
                                                       radd_2
    SLICE_X38Y52.B3      net (fanout=19)       1.296   radd<2>
    SLICE_X38Y52.AMUX    Topba                 0.371   N11
                                                       ram/Mram_my_ram1/DP.LOW
                                                       ram/Mram_my_ram1/F7.DP
    SLICE_X30Y54.D4      net (fanout=1)        0.561   N11
    SLICE_X30Y54.CMUX    Topdc                 0.397   ram_out
                                                       inst_LPM_MUX_4
                                                       inst_LPM_MUX_2_f7
    SLICE_X39Y71.A5      net (fanout=10)       0.876   ram_out
    SLICE_X39Y71.A       Tilo                  0.097   decoder/temp_add<4>
                                                       decoder/_n00521
    SLICE_X60Y70.SR      net (fanout=3)        0.984   decoder/_n0052
    SLICE_X60Y70.CLK     Tsrck                 0.373   vgaram/ram2/n0000_0_inv
                                                       decoder/dout2_2
    -------------------------------------------------  ---------------------------
    Total                                      5.348ns (1.631ns logic, 3.717ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.525ns (requirement - (data path - clock path skew + uncertainty))
  Source:               radd_0 (FF)
  Destination:          decoder/dout2_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.322ns (Levels of Logic = 3)
  Clock Path Skew:      -0.118ns (1.022 - 1.140)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: radd_0 to decoder/dout2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y57.AQ      Tcko                  0.393   radd<3>
                                                       radd_0
    SLICE_X34Y52.A1      net (fanout=19)       1.108   radd<0>
    SLICE_X34Y52.AMUX    Tilo                  0.375   N15
                                                       ram/Mram_my_ram3/DP.HIGH
                                                       ram/Mram_my_ram3/F7.DP
    SLICE_X30Y54.D2      net (fanout=1)        0.719   N15
    SLICE_X30Y54.CMUX    Topdc                 0.397   ram_out
                                                       inst_LPM_MUX_4
                                                       inst_LPM_MUX_2_f7
    SLICE_X39Y71.A5      net (fanout=10)       0.876   ram_out
    SLICE_X39Y71.A       Tilo                  0.097   decoder/temp_add<4>
                                                       decoder/_n00521
    SLICE_X60Y70.SR      net (fanout=3)        0.984   decoder/_n0052
    SLICE_X60Y70.CLK     Tsrck                 0.373   vgaram/ram2/n0000_0_inv
                                                       decoder/dout2_2
    -------------------------------------------------  ---------------------------
    Total                                      5.322ns (1.635ns logic, 3.687ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point vgaram/ram0/Mram_my_ram (RAMB18_X0Y29.ADDRBWRADDR12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.090ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vgaram/radd0_9 (FF)
  Destination:          vgaram/ram0/Mram_my_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.161ns (Levels of Logic = 0)
  Clock Path Skew:      0.071ns (0.343 - 0.272)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: vgaram/radd0_9 to vgaram/ram0/Mram_my_ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X11Y72.DQ            Tcko                  0.141   vgaram/radd0<9>
                                                             vgaram/radd0_9
    RAMB18_X0Y29.ADDRBWRADDR12 net (fanout=1)        0.203   vgaram/radd0<9>
    RAMB18_X0Y29.CLKBWRCLK     Trckc_ADDRB (-Th)     0.183   vgaram/ram0/Mram_my_ram
                                                             vgaram/ram0/Mram_my_ram
    -------------------------------------------------------  ---------------------------
    Total                                            0.161ns (-0.042ns logic, 0.203ns route)
                                                             (-26.1% logic, 126.1% route)

--------------------------------------------------------------------------------

Paths for end point vgaram/ram0/Mram_my_ram (RAMB18_X0Y29.ADDRBWRADDR10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.103ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vgaram/radd0_7 (FF)
  Destination:          vgaram/ram0/Mram_my_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.174ns (Levels of Logic = 0)
  Clock Path Skew:      0.071ns (0.343 - 0.272)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: vgaram/radd0_7 to vgaram/ram0/Mram_my_ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X11Y72.BQ            Tcko                  0.141   vgaram/radd0<9>
                                                             vgaram/radd0_7
    RAMB18_X0Y29.ADDRBWRADDR10 net (fanout=1)        0.216   vgaram/radd0<7>
    RAMB18_X0Y29.CLKBWRCLK     Trckc_ADDRB (-Th)     0.183   vgaram/ram0/Mram_my_ram
                                                             vgaram/ram0/Mram_my_ram
    -------------------------------------------------------  ---------------------------
    Total                                            0.174ns (-0.042ns logic, 0.216ns route)
                                                             (-24.1% logic, 124.1% route)

--------------------------------------------------------------------------------

Paths for end point vgaram/ram0/Mram_my_ram (RAMB18_X0Y29.ADDRBWRADDR7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.105ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vgaram/radd0_4 (FF)
  Destination:          vgaram/ram0/Mram_my_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.176ns (Levels of Logic = 0)
  Clock Path Skew:      0.071ns (0.343 - 0.272)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: vgaram/radd0_4 to vgaram/ram0/Mram_my_ram
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X11Y71.CQ           Tcko                  0.141   vgaram/radd0<5>
                                                            vgaram/radd0_4
    RAMB18_X0Y29.ADDRBWRADDR7 net (fanout=1)        0.218   vgaram/radd0<4>
    RAMB18_X0Y29.CLKBWRCLK    Trckc_ADDRB (-Th)     0.183   vgaram/ram0/Mram_my_ram
                                                            vgaram/ram0/Mram_my_ram
    ------------------------------------------------------  ---------------------------
    Total                                           0.176ns (-0.042ns logic, 0.218ns route)
                                                            (-23.9% logic, 123.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.766ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.234ns (447.628MHz) (Trper_CLKA)
  Physical resource: vgaram/ram1/Mram_my_ram/CLKARDCLK
  Logical resource: vgaram/ram1/Mram_my_ram/CLKARDCLK
  Location pin: RAMB18_X1Y29.CLKARDCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.766ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.234ns (447.628MHz) (Trper_CLKA)
  Physical resource: vgaram/ram3/Mram_my_ram/CLKARDCLK
  Logical resource: vgaram/ram3/Mram_my_ram/CLKARDCLK
  Location pin: RAMB18_X0Y28.RDCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.766ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.234ns (447.628MHz) (Trper_CLKA)
  Physical resource: vgaram/ram2/Mram_my_ram/CLKARDCLK
  Logical resource: vgaram/ram2/Mram_my_ram/CLKARDCLK
  Location pin: RAMB18_X1Y28.RDCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.503|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3100 paths, 0 nets, and 413 connections

Design statistics:
   Minimum period:   5.503ns{1}   (Maximum frequency: 181.719MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Apr 26 15:48:04 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 617 MB



