--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml Scheme.twx Scheme.ncd -o Scheme.twr Scheme.pcf -ucf
Config.ucf

Design file:              Scheme.ncd
Physical constraint file: Scheme.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock ENABLE
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
DIGIT<0>    |   -0.184(F)|      FAST  |    1.928(F)|      SLOW  |ENABLE_BUFGP      |   0.000|
DIGIT<1>    |   -0.297(F)|      FAST  |    2.244(F)|      SLOW  |ENABLE_BUFGP      |   0.000|
NUMBER<0>   |   -1.052(F)|      FAST  |    2.753(F)|      SLOW  |ENABLE_BUFGP      |   0.000|
NUMBER<1>   |   -0.828(F)|      FAST  |    2.402(F)|      SLOW  |ENABLE_BUFGP      |   0.000|
NUMBER<2>   |   -0.958(F)|      FAST  |    2.648(F)|      SLOW  |ENABLE_BUFGP      |   0.000|
NUMBER<3>   |   -0.714(F)|      FAST  |    2.517(F)|      SLOW  |ENABLE_BUFGP      |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock ENABLE to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
C<1>        |        12.017(F)|      SLOW  |         6.385(F)|      FAST  |ENABLE_BUFGP      |   0.000|
C<2>        |        12.451(F)|      SLOW  |         6.479(F)|      FAST  |ENABLE_BUFGP      |   0.000|
C<3>        |        12.619(F)|      SLOW  |         6.627(F)|      FAST  |ENABLE_BUFGP      |   0.000|
C<4>        |        12.493(F)|      SLOW  |         6.530(F)|      FAST  |ENABLE_BUFGP      |   0.000|
C<5>        |        12.092(F)|      SLOW  |         6.400(F)|      FAST  |ENABLE_BUFGP      |   0.000|
C<6>        |        11.698(F)|      SLOW  |         6.095(F)|      FAST  |ENABLE_BUFGP      |   0.000|
C<7>        |        12.364(F)|      SLOW  |         6.423(F)|      FAST  |ENABLE_BUFGP      |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock Oxyllirator to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
ANOD<0>     |         8.423(R)|      SLOW  |         4.313(R)|      FAST  |Oxyllirator_BUFGP |   0.000|
ANOD<1>     |         8.456(R)|      SLOW  |         4.329(R)|      FAST  |Oxyllirator_BUFGP |   0.000|
ANOD<2>     |         8.292(R)|      SLOW  |         4.191(R)|      FAST  |Oxyllirator_BUFGP |   0.000|
ANOD<3>     |         8.325(R)|      SLOW  |         4.207(R)|      FAST  |Oxyllirator_BUFGP |   0.000|
C<1>        |         9.904(R)|      SLOW  |         5.051(R)|      FAST  |Oxyllirator_BUFGP |   0.000|
C<2>        |        10.303(R)|      SLOW  |         5.145(R)|      FAST  |Oxyllirator_BUFGP |   0.000|
C<3>        |        10.551(R)|      SLOW  |         5.233(R)|      FAST  |Oxyllirator_BUFGP |   0.000|
C<4>        |        10.425(R)|      SLOW  |         5.136(R)|      FAST  |Oxyllirator_BUFGP |   0.000|
C<5>        |         9.979(R)|      SLOW  |         5.066(R)|      FAST  |Oxyllirator_BUFGP |   0.000|
C<6>        |         9.630(R)|      SLOW  |         4.732(R)|      FAST  |Oxyllirator_BUFGP |   0.000|
C<7>        |        10.216(R)|      SLOW  |         5.089(R)|      FAST  |Oxyllirator_BUFGP |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock Oxyllirator
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Oxyllirator    |    3.829|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Dec 15 15:13:50 2025 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4554 MB



