/*
 * Macros.h
 *
 *  Created on: 03-May-2014
 *      Author: ravivarman
 */

#ifndef MACROS_H_
#define MACROS_H_

//DAC8563 Macros

#define	WR_DACA_INP_REG								0x00
#define	WR_DACB_INP_REG								0x01
#define	WR_DACAB_INP_REG							0x07
#define	WR_DACA_INP_REG_UPDATE_DAC_ALL				0x10
#define	WR_DACB_INP_REG_UPDATE_DAC_ALL				0x11
#define	WR_DACAB_INP_REG_UPDATE_DAC_ALL				0x17
#define	WR_DACA_INP_REG_UPDATE_DACA					0x18
#define	WR_DACB_INP_REG_UPDATE_DACB					0x19
#define	WR_DACAB_INP_REG_UPDATE_DAC_ALL2			0x1F

#define	UPDATE_DACA_CMD_ADDR						0x08
#define	UPDATE_DACA_DATA							0x0000

#define	UPDATE_DACB_CMD_ADDR						0x09
#define	UPDATE_DACB_DATA							0x0000

#define	UPDATE_DAC_ALL_CMD_ADDR						0x0F
#define	UPDATE_DAC_ALL_DATA							0x0000

#define	DACA_GAIN2_DACB_GAIN2_CMD_ADDR				0x02
#define	DACA_GAIN2_DACB_GAIN2_DATA					0x0000

#define	DACA_GAIN1_DACB_GAIN2_CMD_ADDR				0x02
#define	DACA_GAIN1_DACB_GAIN2_DATA					0x0001

#define	DACA_GAIN2_DACB_GAIN1_CMD_ADDR				0x02
#define	DACA_GAIN2_DACB_GAIN1_DATA					0x0002

#define	DACA_GAIN1_DACB_GAIN1_CMD_ADDR				0x02
#define	DACA_GAIN1_DACB_GAIN1_DATA					0x0003

#define	POWERUP_DACA_CMD_ADDR						0x20
#define	POWERUP_DACA_DATA							0x0001

#define	POWERUP_DACB_CMD_ADDR						0x20
#define	POWERUP_DACB_DATA							0x0002

#define	POWERUP_DACAB_CMD_ADDR						0x20
#define	POWERUP_DACAB_DATA							0x0003

#define	POWERDWN_DACA_1K_GND_CMD_ADDR				0x20
#define	POWERDWN_DACA_1K_GND_DATA					0x0011

#define	POWERDWN_DACB_1K_GND_CMD_ADDR				0x20
#define	POWERDWN_DACB_1K_GND_DATA					0x0012

#define	POWERDWN_DACAB_1K_GND_CMD_ADDR				0x20
#define	POWERDWN_DACAB_1K_GND_DATA					0x0013

#define	POWERDWN_DACA_100K_GND_CMD_ADDR				0x20
#define	POWERDWN_DACA_100K_GND_DATA					0x0021

#define	POWERDWN_DACB_100K_GND_CMD_ADDR				0x20
#define	POWERDWN_DACB_100K_GND_DATA					0x0022

#define	POWERDWN_DACAB_100K_GND_CMD_ADDR			0x20
#define	POWERDWN_DACAB_100K_GND_DATA				0x0023

#define	POWERDWN_DACA_HIZ_CMD_ADDR					0x20
#define	POWERDWN_DACA_HIZ_DATA						0x0031

#define	POWERDWN_DACB_HIZ_CMD_ADDR					0x20
#define	POWERDWN_DACB_HIZ_DATA						0x0032

#define	POWERDWN_DACAB_HIZ_CMD_ADDR					0x20
#define	POWERDWN_DACAB_HIZ_DATA						0x0033

#define	RESET_DACAB_UPDATE_ALL_CMD_ADDR				0x28
#define	RESET_DACAB_UPDATE_ALL_DATA					0x0000

#define	RESET_ALL_REG_UPDATE_ALL_CMD_ADDR			0x28
#define	RESET_ALL_REG_UPDATE_ALL_DATA				0x0001

#define	LDAC_PIN_DACA_ACTIVE_DACB_ACTIVE_CMD_ADDR	0x30
#define	LDAC_PIN_DACA_ACTIVE_DACB_ACTIVE_DATA		0x0000

#define	LDAC_PIN_DACA_INACTIVE_DACB_ACTIVE_CMD_ADDR	0x30
#define	LDAC_PIN_DACA_INACTIVE_DACB_ACTIVE_DATA		0x0001

#define	LDAC_PIN_DACA_ACTIVE_DACB_INACTIVE_CMD_ADDR	0x30
#define	LDAC_PIN_DACA_ACTIVE_DACB_INACTIVE_DATA		0x0002

#define	LDAC_PIN_DACA_INACTIVE_DACB_INACTIVE_CMD_ADDR	0x30
#define	LDAC_PIN_DACA_INACTIVE_DACB_INACTIVE_DATA	0x0003

#define	DIS_INT_REF_RES_DAC_GAIN1_CMD_ADDR			0x38
#define	DIS_INT_REF_RES_DAC_GAIN1_DATA				0x00

#define	EN_INT_REF_RES_DAC_GAIN2_CMD_ADDR			0x38
#define	EN_INT_REF_RES_DAC_GAIN2_DATA				0x01


//DSO PSOC SPI Enums & Macros

enum FUNSEL{
	DSO=0x00,TRIGGER=0x01,AWG=0x10
};
enum CHSEL{
	CH1=0x00,CH2=0x01,EXT=0x10
};
enum COUPLING{
	DC_COUPLING=0x00,AC_COUPLING=0x01
};
enum FRONT_ATTN{
	DIV_100=0x00,DIV_10=0x10,DIV_5=0x00,DIV_1=0x01
};
enum SMODE{
	NORMAL=0x0,INTERLACED=0x1
};
enum FSEL{
	BEZZEL=0x0,ELIPTICAL=0x1
};
enum ATTN_SEL{
	_0dB=0x0000,_6dB=0x1100,_12dB=0x0110,_18dB=0x1001,_24dB=0x0011,_30dB=0x1111
};

#endif /* MACROS_H_ */
