{"Source Block": ["hdl/library/axi_ad7616/axi_ad7616_control.v@140:177@HdlStmProcess", "  assign up_read_valid_s = (IF_TYPE == PARALLEL) ? up_read_valid : 1'b1;\n  assign up_read_data_s = (IF_TYPE == PARALLEL) ? {16'h0, up_read_data} : {2{16'hDEAD}};\n\n  // processor write interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n      up_wack <= 1'h0;\n      up_scratch <= 32'b0;\n      up_resetn <= 1'b0;\n      up_cnvst_en <= 1'b0;\n      up_conv_rate <= 32'b0;\n      up_burst_length <= 5'h0;\n    end else begin\n      up_wack <= up_wreq_s;\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h02)) begin\n        up_scratch <= up_wdata;\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h10)) begin\n        up_resetn <= up_wdata[0];\n        up_cnvst_en <= up_wdata[1];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h11)) begin\n        up_conv_rate <= up_wdata;\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h12)) begin\n        up_burst_length <= up_wdata;\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h14)) begin\n        up_write_data <= up_wdata;\n      end\n    end\n  end\n\n  assign up_write_req = (up_waddr[7:0] == 8'h14) ? up_wreq_s : 1'h0;\n\n  // processor read interface\n\n"], "Clone Blocks": [], "Diff Content": {"Delete": [], "Add": [[152, "      up_write_data <= 16'h0;\n"]]}}