block/ADC:
  description: Analog to Digital Converter instance 1
  items:
  - name: ISR
    description: ADC interrupt and status register
    byte_offset: 0
    fieldset: ISR
  - name: IER
    description: ADC interrupt enable register
    byte_offset: 4
    fieldset: IER
  - name: CR
    description: ADC control register
    byte_offset: 8
    fieldset: CR
  - name: CFGR1
    description: ADC configuration register 1
    byte_offset: 12
    fieldset: CFGR1
  - name: CFGR2
    description: ADC configuration register 2
    byte_offset: 16
    fieldset: CFGR2
  - name: SMPR
    description: ADC sampling time register
    byte_offset: 20
    fieldset: SMPR
  - name: AWD1TR
    description: watchdog threshold register
    byte_offset: 32
    fieldset: AWD1TR
  - name: AWD2TR
    description: watchdog threshold register
    byte_offset: 36
    fieldset: AWD2TR
  - name: CHSELR
    description: channel selection register
    byte_offset: 40
    fieldset: CHSELR
  - name: CHSELR_1
    description: channel selection register CHSELRMOD = 1 in ADC_CFGR1
    byte_offset: 40
    fieldset: CHSELR_1
  - name: AWD3TR
    description: watchdog threshold register
    byte_offset: 44
    fieldset: AWD3TR
  - name: DR
    description: ADC group regular conversion data register
    byte_offset: 64
    access: Read
    fieldset: DR
  - name: AWD2CR
    description: ADC analog watchdog 2 configuration register
    byte_offset: 160
    fieldset: AWD2CR
  - name: AWD3CR
    description: ADC analog watchdog 3 configuration register
    byte_offset: 164
    fieldset: AWD3CR
  - name: CALFACT
    description: ADC calibration factors register
    byte_offset: 180
    fieldset: CALFACT
  - name: CCR
    description: ADC common control register
    byte_offset: 776
    fieldset: CCR
fieldset/AWD1TR:
  description: watchdog threshold register
  fields:
  - name: LT1
    description: ADC analog watchdog 1 threshold low
    bit_offset: 0
    bit_size: 12
  - name: HT1
    description: ADC analog watchdog 1 threshold high
    bit_offset: 16
    bit_size: 12
fieldset/AWD2CR:
  description: ADC analog watchdog 2 configuration register
  fields:
  - name: AWD2CH
    description: ADC analog watchdog 2 monitored channel selection
    bit_offset: 0
    bit_size: 19
fieldset/AWD2TR:
  description: watchdog threshold register
  fields:
  - name: LT2
    description: ADC analog watchdog 2 threshold low
    bit_offset: 0
    bit_size: 12
  - name: HT2
    description: ADC analog watchdog 2 threshold high
    bit_offset: 16
    bit_size: 12
fieldset/AWD3CR:
  description: ADC analog watchdog 3 configuration register
  fields:
  - name: AWD3CH
    description: ADC analog watchdog 3 monitored channel selection
    bit_offset: 0
    bit_size: 19
fieldset/AWD3TR:
  description: watchdog threshold register
  fields:
  - name: LT3
    description: ADC analog watchdog 3 threshold high
    bit_offset: 0
    bit_size: 12
  - name: HT3
    description: ADC analog watchdog 3 threshold high
    bit_offset: 16
    bit_size: 12
fieldset/CALFACT:
  description: ADC calibration factors register
  fields:
  - name: CALFACT
    description: ADC calibration factor in single-ended mode
    bit_offset: 0
    bit_size: 7
fieldset/CCR:
  description: ADC common control register
  fields:
  - name: PRESC
    description: ADC prescaler
    bit_offset: 18
    bit_size: 4
    enum: PRESC
  - name: VREFEN
    description: VREFINT enable
    bit_offset: 22
    bit_size: 1
  - name: TSEN
    description: Temperature sensor enable
    bit_offset: 23
    bit_size: 1
  - name: VBATEN
    description: VBAT enable
    bit_offset: 24
    bit_size: 1
fieldset/CFGR1:
  description: ADC configuration register 1
  fields:
  - name: DMAEN
    description: ADC DMA transfer enable
    bit_offset: 0
    bit_size: 1
  - name: DMACFG
    description: Direct memory access configuration
    bit_offset: 1
    bit_size: 1
    enum: DMACFG
  - name: SCANDIR
    description: Scan sequence direction
    bit_offset: 2
    bit_size: 1
    enum: SCANDIR
  - name: RES
    description: ADC data resolution
    bit_offset: 3
    bit_size: 2
    enum: RES
  - name: ALIGN
    description: ADC data alignement
    bit_offset: 5
    bit_size: 1
    enum: ALIGN
  - name: EXTSEL
    description: ADC group regular external trigger source
    bit_offset: 6
    bit_size: 3
    enum: EXTSEL
  - name: EXTEN
    description: ADC group regular external trigger polarity
    bit_offset: 10
    bit_size: 2
    enum: EXTEN
  - name: OVRMOD
    description: ADC group regular overrun configuration
    bit_offset: 12
    bit_size: 1
  - name: CONT
    description: Continuous conversion
    bit_offset: 13
    bit_size: 1
  - name: WAIT
    description: Wait conversion mode
    bit_offset: 14
    bit_size: 1
  - name: AUTOFF
    description: Auto-off mode
    bit_offset: 15
    bit_size: 1
  - name: DISCEN
    description: ADC group regular sequencer discontinuous mode
    bit_offset: 16
    bit_size: 1
  - name: CHSELRMOD
    description: Mode selection of the ADC_CHSELR register
    bit_offset: 21
    bit_size: 1
  - name: AWD1SGL
    description: ADC analog watchdog 1 monitoring a single channel or all channels
    bit_offset: 22
    bit_size: 1
  - name: AWD1EN
    description: ADC analog watchdog 1 enable on scope ADC group regular
    bit_offset: 23
    bit_size: 1
  - name: AWD1CH
    description: ADC analog watchdog 1 monitored channel selection
    bit_offset: 26
    bit_size: 5
fieldset/CFGR2:
  description: ADC configuration register 2
  fields:
  - name: OVSE
    description: ADC oversampler enable on scope ADC group regular
    bit_offset: 0
    bit_size: 1
  - name: OVSR
    description: ADC oversampling ratio
    bit_offset: 2
    bit_size: 3
    enum: OVSR
  - name: OVSS
    description: ADC oversampling shift
    bit_offset: 5
    bit_size: 4
    enum: OVSS
  - name: TOVS
    description: ADC oversampling discontinuous mode (triggered mode) for ADC group regular
    bit_offset: 9
    bit_size: 1
  - name: LFTRIG
    description: Low frequency trigger mode enable
    bit_offset: 29
    bit_size: 1
  - name: CKMODE
    description: ADC clock mode
    bit_offset: 30
    bit_size: 2
    enum: CKMODE
fieldset/CHSELR:
  description: channel selection register
  fields:
  - name: CHSEL
    description: Channel-x selection
    bit_offset: 0
    bit_size: 1
    array:
      len: 19
      stride: 1
fieldset/CHSELR_1:
  description: channel selection register CHSELRMOD = 1 in ADC_CFGR1
  fields:
  - name: SQ
    description: conversion of the sequence
    bit_offset: 0
    bit_size: 4
    array:
      len: 8
      stride: 4
    enum: SQ
fieldset/CR:
  description: ADC control register
  fields:
  - name: ADEN
    description: ADC enable
    bit_offset: 0
    bit_size: 1
  - name: ADDIS
    description: ADC disable
    bit_offset: 1
    bit_size: 1
  - name: ADSTART
    description: ADC group regular conversion start
    bit_offset: 2
    bit_size: 1
  - name: ADSTP
    description: ADC group regular conversion stop
    bit_offset: 4
    bit_size: 1
  - name: ADVREGEN
    description: ADC voltage regulator enable
    bit_offset: 28
    bit_size: 1
  - name: ADCAL
    description: ADC calibration
    bit_offset: 31
    bit_size: 1
fieldset/DR:
  description: ADC group regular conversion data register
  fields:
  - name: DATA
    description: ADC group regular conversion data
    bit_offset: 0
    bit_size: 16
fieldset/IER:
  description: ADC interrupt enable register
  fields:
  - name: ADRDYIE
    description: ADC ready interrupt
    bit_offset: 0
    bit_size: 1
  - name: EOSMPIE
    description: ADC group regular end of sampling interrupt
    bit_offset: 1
    bit_size: 1
  - name: EOCIE
    description: ADC group regular end of unitary conversion interrupt
    bit_offset: 2
    bit_size: 1
  - name: EOSIE
    description: ADC group regular end of sequence conversions interrupt
    bit_offset: 3
    bit_size: 1
  - name: OVRIE
    description: ADC group regular overrun interrupt
    bit_offset: 4
    bit_size: 1
  - name: AWD1IE
    description: ADC analog watchdog 1 interrupt
    bit_offset: 7
    bit_size: 1
  - name: AWD2IE
    description: ADC analog watchdog 2 interrupt
    bit_offset: 8
    bit_size: 1
  - name: AWD3IE
    description: ADC analog watchdog 3 interrupt
    bit_offset: 9
    bit_size: 1
  - name: EOCALIE
    description: End of calibration interrupt enable
    bit_offset: 11
    bit_size: 1
  - name: CCRDYIE
    description: Channel Configuration Ready Interrupt enable
    bit_offset: 13
    bit_size: 1
fieldset/ISR:
  description: ADC interrupt and status register
  fields:
  - name: ADRDY
    description: ADC ready flag
    bit_offset: 0
    bit_size: 1
  - name: EOSMP
    description: ADC group regular end of sampling flag
    bit_offset: 1
    bit_size: 1
  - name: EOC
    description: ADC group regular end of unitary conversion flag
    bit_offset: 2
    bit_size: 1
  - name: EOS
    description: ADC group regular end of sequence conversions flag
    bit_offset: 3
    bit_size: 1
  - name: OVR
    description: ADC group regular overrun flag
    bit_offset: 4
    bit_size: 1
  - name: AWD1
    description: ADC analog watchdog 1 flag
    bit_offset: 7
    bit_size: 1
  - name: AWD2
    description: ADC analog watchdog 2 flag
    bit_offset: 8
    bit_size: 1
  - name: AWD3
    description: ADC analog watchdog 3 flag
    bit_offset: 9
    bit_size: 1
  - name: EOCAL
    description: End Of Calibration flag
    bit_offset: 11
    bit_size: 1
  - name: CCRDY
    description: Channel Configuration Ready flag
    bit_offset: 13
    bit_size: 1
fieldset/SMPR:
  description: ADC sampling time register
  fields:
  - name: SAMPLE_TIME
    description: Sampling time selection
    bit_offset: 0
    bit_size: 3
    array:
      len: 2
      stride: 4
    enum: SAMPLE_TIME
  - name: SMPSEL
    description: Channel sampling time selection
    bit_offset: 8
    bit_size: 1
    array:
      len: 19
      stride: 1
    enum: SMPSEL
enum/ALIGN:
  bit_size: 1
  variants:
  - name: Right
    description: Right alignment
    value: 0
  - name: Left
    description: Left alignment
    value: 1
enum/CKMODE:
  bit_size: 2
  variants:
  - name: ADCLK
    description: ADCCLK (Asynchronous clock mode)
    value: 0
  - name: PCLK_Div2
    description: PCLK/2 (Synchronous clock mode)
    value: 1
  - name: PCLK_Div4
    description: PCLK/4 (Synchronous clock mode)
    value: 2
  - name: PCLK
    description: PCLK (Synchronous clock mode)
    value: 3
enum/DMACFG:
  bit_size: 1
  variants:
  - name: OneShot
    description: DMA one shot mode selected
    value: 0
  - name: Circular
    description: DMA circular mode selected
    value: 1
enum/EXTEN:
  bit_size: 2
  variants:
  - name: Disabled
    description: Hardware trigger detection disabled
    value: 0
  - name: RisingEdge
    description: Hardware trigger detection on the rising edge
    value: 1
  - name: FallingEdge
    description: Hardware trigger detection on the falling edge
    value: 2
  - name: BothEdges
    description: Hardware trigger detection on both the rising and falling edges
    value: 3
enum/EXTSEL:
  bit_size: 3
  variants:
  - name: TIM1_TRGO
    description: Timer 1 TRGO event
    value: 0
  - name: TIM1_CC4
    description: Timer 1 CC4 event
    value: 1
  - name: TIM2_TRGO
    description: Timer 2 TRGO event
    value: 2
  - name: TIM2_CH4
    description: Timer 2 CH4 event
    value: 3
  - name: TIM2_CH3
    description: Timer 2 CH3 event
    value: 5
  - name: EXTI_LINE11
    description: EXTI line 11 event
    value: 7
enum/OVSR:
  bit_size: 3
  variants:
  - name: Mul2
    description: 2x
    value: 0
  - name: Mul4
    description: 4x
    value: 1
  - name: Mul8
    description: 8x
    value: 2
  - name: Mul16
    description: 16x
    value: 3
  - name: Mul32
    description: 32x
    value: 4
  - name: Mul64
    description: 64x
    value: 5
  - name: Mul128
    description: 128x
    value: 6
  - name: Mul256
    description: 256x
    value: 7
enum/OVSS:
  bit_size: 4
  variants:
  - name: NoShift
    description: No shift
    value: 0
  - name: Shift1
    description: Shift 1-bit
    value: 1
  - name: Shift2
    description: Shift 2-bits
    value: 2
  - name: Shift3
    description: Shift 3-bits
    value: 3
  - name: Shift4
    description: Shift 4-bits
    value: 4
  - name: Shift5
    description: Shift 5-bits
    value: 5
  - name: Shift6
    description: Shift 6-bits
    value: 6
  - name: Shift7
    description: Shift 7-bits
    value: 7
  - name: Shift8
    description: Shift 8-bits
    value: 8
enum/PRESC:
  bit_size: 4
  variants:
  - name: Div1
    description: Input ADC clock not divided
    value: 0
  - name: Div2
    description: Input ADC clock divided by 2
    value: 1
  - name: Div4
    description: Input ADC clock divided by 4
    value: 2
  - name: Div6
    description: Input ADC clock divided by 6
    value: 3
  - name: Div8
    description: Input ADC clock divided by 8
    value: 4
  - name: Div10
    description: Input ADC clock divided by 10
    value: 5
  - name: Div12
    description: Input ADC clock divided by 12
    value: 6
  - name: Div16
    description: Input ADC clock divided by 16
    value: 7
  - name: Div32
    description: Input ADC clock divided by 32
    value: 8
  - name: Div64
    description: Input ADC clock divided by 64
    value: 9
  - name: Div128
    description: Input ADC clock divided by 128
    value: 10
  - name: Div256
    description: Input ADC clock divided by 256
    value: 11
enum/RES:
  bit_size: 2
  variants:
  - name: Bits12
    description: 12 bits
    value: 0
  - name: Bits10
    description: 10 bits
    value: 1
  - name: Bits8
    description: 8 bits
    value: 2
  - name: Bits6
    description: 6 bits
    value: 3
enum/SCANDIR:
  bit_size: 1
  variants:
  - name: Upward
    description: Upward scan (from CHSEL0 to CHSEL17)
    value: 0
  - name: Backward
    description: Backward scan (from CHSEL17 to CHSEL0)
    value: 1
enum/SAMPLE_TIME:
  bit_size: 3
  variants:
  - name: Cycles1_5
    description: 1.5 ADC clock cycles
    value: 0
  - name: Cycles3_5
    description: 3.5 ADC clock cycles
    value: 1
  - name: Cycles7_5
    description: 7.5 ADC clock cycles
    value: 2
  - name: Cycles12_5
    description: 12.5 ADC clock cycles
    value: 3
  - name: Cycles19_5
    description: 19.5 ADC clock cycles
    value: 4
  - name: Cycles39_5
    description: 39.5 ADC clock cycles
    value: 5
  - name: Cycles79_5
    description: 79.5 ADC clock cycles
    value: 6
  - name: Cycles160_5
    description: 160.5 ADC clock cycles
    value: 7
enum/SMPSEL:
  bit_size: 1
  variants:
  - name: Smp1
    description: Sampling time of CHANNELx use the setting of SMP1 register
    value: 0
  - name: Smp2
    description: Sampling time of CHANNELx use the setting of SMP2 register
    value: 1
enum/SQ:
  bit_size: 4
  variants:
  - name: Ch0
    description: Channel 0 selected for the Nth conversion
    value: 0
  - name: Ch1
    description: Channel 1 selected for the Nth conversion
    value: 1
  - name: Ch2
    description: Channel 2 selected for the Nth conversion
    value: 2
  - name: Ch3
    description: Channel 3 selected for the Nth conversion
    value: 3
  - name: Ch4
    description: Channel 4 selected for the Nth conversion
    value: 4
  - name: Ch5
    description: Channel 5 selected for the Nth conversion
    value: 5
  - name: Ch6
    description: Channel 6 selected for the Nth conversion
    value: 6
  - name: Ch7
    description: Channel 7 selected for the Nth conversion
    value: 7
  - name: Ch8
    description: Channel 8 selected for the Nth conversion
    value: 8
  - name: Ch9
    description: Channel 9 selected for the Nth conversion
    value: 9
  - name: Ch10
    description: Channel 10 selected for the Nth conversion
    value: 10
  - name: Ch11
    description: Channel 11 selected for the Nth conversion
    value: 11
  - name: Ch12
    description: Channel 12 selected for the Nth conversion
    value: 12
  - name: Ch13
    description: Channel 13 selected for the Nth conversion
    value: 13
  - name: Ch14
    description: Channel 14 selected for the Nth conversion
    value: 14
  - name: EOS
    description: End of sequence
    value: 15
