$date
	Sun Aug 10 23:27:07 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench_simple $end
$scope module uut $end
$var wire 1 ! MemWrite_safe $end
$var wire 1 " RegWrite_safe $end
$var wire 1 # branch_taken $end
$var wire 1 $ clock $end
$var wire 1 % pc_write $end
$var wire 1 & raw_hazard $end
$var wire 1 ' reset $end
$var wire 1 ( zero $end
$var wire 32 ) write_back_data [31:0] $end
$var wire 5 * rs2 [4:0] $end
$var wire 5 + rs1 [4:0] $end
$var wire 32 , read_data2 [31:0] $end
$var wire 32 - read_data1 [31:0] $end
$var wire 5 . rd [4:0] $end
$var wire 32 / pc_prox [31:0] $end
$var wire 32 0 pc_plus4 [31:0] $end
$var wire 32 1 pc [31:0] $end
$var wire 7 2 opcode [6:0] $end
$var wire 32 3 instrucao [31:0] $end
$var wire 32 4 immediate [31:0] $end
$var wire 7 5 funct7 [6:0] $end
$var wire 3 6 funct3 [2:0] $end
$var wire 32 7 branch_alvo [31:0] $end
$var wire 32 8 alu_result [31:0] $end
$var wire 32 9 alu_entrada2 [31:0] $end
$var wire 4 : alu_control [3:0] $end
$var wire 1 ; RegWrite $end
$var wire 1 < MemtoReg $end
$var wire 1 = MemWrite $end
$var wire 32 > MemRead_data [31:0] $end
$var wire 1 ? MemRead $end
$var wire 1 @ Branch $end
$var wire 1 A ALUSrc $end
$var wire 2 B ALUOp [1:0] $end
$var reg 1 C prev_RegWrite $end
$var reg 5 D prev_rd [4:0] $end
$var reg 1 E stall_cycle $end
$scope module InstMem $end
$var wire 32 F instrucao [31:0] $end
$var wire 32 G endereco [31:0] $end
$var integer 32 H i [31:0] $end
$upscope $end
$scope module alu $end
$var wire 32 I entrada2 [31:0] $end
$var wire 1 ( zero $end
$var wire 32 J entrada1 [31:0] $end
$var wire 4 K alu_control [3:0] $end
$var reg 32 L resultado [31:0] $end
$upscope $end
$scope module aluCtrl $end
$var wire 3 M funct3 [2:0] $end
$var wire 7 N funct7 [6:0] $end
$var wire 2 O ALUOp [1:0] $end
$var reg 4 P alu_control [3:0] $end
$upscope $end
$scope module ctrl $end
$var wire 7 Q opcode [6:0] $end
$var reg 2 R ALUOp [1:0] $end
$var reg 1 A ALUSrc $end
$var reg 1 @ Branch $end
$var reg 1 ? MemRead $end
$var reg 1 = MemWrite $end
$var reg 1 < MemtoReg $end
$var reg 1 ; RegWrite $end
$upscope $end
$scope module dataMem $end
$var wire 1 ? MemRead $end
$var wire 1 ! MemWrite $end
$var wire 1 $ clock $end
$var wire 32 S endereco [31:0] $end
$var wire 32 T write_data [31:0] $end
$var wire 32 U read_data [31:0] $end
$scope begin $ivl_for_loop0 $end
$var integer 32 V i [31:0] $end
$upscope $end
$upscope $end
$scope module immGen $end
$var wire 32 W instrucao [31:0] $end
$var wire 7 X opcode [6:0] $end
$var reg 32 Y imm_out [31:0] $end
$upscope $end
$scope module pc_mux $end
$var wire 32 Z entrada1 [31:0] $end
$var wire 32 [ entrada2 [31:0] $end
$var wire 1 # seletor $end
$var wire 32 \ saida [31:0] $end
$upscope $end
$scope module pc_reg $end
$var wire 1 $ clock $end
$var wire 32 ] pc_prox [31:0] $end
$var wire 1 % pc_write $end
$var wire 1 ' reset $end
$var reg 32 ^ pc [31:0] $end
$upscope $end
$scope module registradores $end
$var wire 1 " RegWrite $end
$var wire 1 $ clock $end
$var wire 5 _ rd [4:0] $end
$var wire 5 ` rs1 [4:0] $end
$var wire 5 a rs2 [4:0] $end
$var wire 32 b write_data [31:0] $end
$var reg 32 c read_data1 [31:0] $end
$var reg 32 d read_data2 [31:0] $end
$var integer 32 e i [31:0] $end
$upscope $end
$scope module write_back_mux $end
$var wire 32 f entrada1 [31:0] $end
$var wire 32 g entrada2 [31:0] $end
$var wire 1 < seletor $end
$var wire 32 h saida [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b111 h
b0 g
b111 f
b100000 e
b0 d
b0 c
b111 b
b111 a
b0 `
b10 _
b0 ^
b100 ]
b100 \
b111 [
b100 Z
b111 Y
b10011 X
b11100000000000100010011 W
b100000000 V
b0 U
b0 T
b111 S
b0 R
b10011 Q
b0 P
b0 O
b0 N
b0 M
b111 L
b0 K
b0 J
b111 I
b1111 H
b0 G
b11100000000000100010011 F
0E
b0 D
0C
b0 B
1A
0@
0?
b0 >
0=
0<
1;
b0 :
b111 9
b111 8
b111 7
b0 6
b0 5
b111 4
b11100000000000100010011 3
b10011 2
b0 1
b100 0
b100 /
b10 .
b0 -
b0 ,
b0 +
b111 *
b111 )
0(
1'
0&
1%
0$
0#
1"
0!
$end
#5000
1$
#10000
0$
0'
#15000
1(
b0 8
b0 L
b0 S
b0 f
b0 )
b0 b
b0 h
b0 9
b0 I
b1000 :
b1000 K
b1000 P
1<
1?
1;
1A
b0 4
b0 Y
b11 X
b0 *
b0 a
b1 6
b1 M
b11 2
b11 Q
b1000100000011 3
b1000100000011 F
b1000100000011 W
b1000 /
b1000 \
b1000 ]
b100 7
b100 [
b1000 0
b1000 Z
b100 1
b100 G
b100 ^
1C
b10 D
1$
#20000
0$
#25000
0%
1&
0!
0"
b100 9
b100 I
1=
0<
0;
1A
0?
b100 4
b100 Y
b100011 X
b10 *
b10 a
b100 .
b100 _
b100011 2
b100011 Q
b1000000001001000100011 3
b1000000001001000100011 F
b1000000001001000100011 W
b1100 /
b1100 \
b1100 ]
b1100 7
b1100 [
b1100 0
b1100 Z
b1000 1
b1000 G
b1000 ^
1$
#30000
0$
#35000
1!
1%
0&
1E
0C
1$
#40000
0$
#45000
1"
0!
1<
1?
1;
1A
0=
b11 X
b100 *
b100 a
b1 .
b1 _
b11 2
b11 Q
b10000000001000010000011 3
b10000000001000010000011 F
b10000000001000010000011 W
b10000 /
b10000 \
b10000 ]
0E
b100 D
b10000 7
b10000 [
b10000 0
b10000 Z
b1100 1
b1100 G
b1100 ^
1$
#50000
0$
#55000
0"
0%
1&
b0 9
b0 I
b1 :
b1 K
b1 P
b10 B
b10 O
b10 R
0<
1;
0A
0?
b0 4
b0 Y
b110011 X
b100000 5
b100000 N
b10 *
b10 a
b1 +
b1 `
b0 6
b0 M
b11 .
b11 _
b110011 2
b110011 Q
b1000000001000001000000110110011 3
b1000000001000001000000110110011 F
b1000000001000001000000110110011 W
b10100 /
b10100 \
b10100 ]
b10000 7
b10000 [
b10100 0
b10100 Z
b10000 1
b10000 G
b10000 ^
1C
b1 D
1$
#60000
0$
#65000
1"
1%
0&
1E
0C
1$
#70000
0$
#75000
0"
0%
1&
b11 :
b11 K
b11 P
b0 5
b0 N
b11 +
b11 `
b110 6
b110 M
b1 .
b1 _
b1000011110000010110011 3
b1000011110000010110011 F
b1000011110000010110011 W
b11000 /
b11000 \
b11000 ]
b10100 7
b10100 [
b11000 0
b11000 Z
b10100 1
b10100 G
b10100 ^
0E
1C
b11 D
1$
#80000
0$
#85000
1"
1%
0&
1E
0C
1$
#90000
0$
#95000
0"
0%
1&
b1111 9
b1111 I
b10 :
b10 K
b10 P
1A
b0 B
b0 O
b0 R
1;
b1111 4
b1111 Y
b10011 X
b1111 *
b1111 a
b1 +
b1 `
b111 6
b111 M
b10011 2
b10011 Q
b111100001111000010010011 3
b111100001111000010010011 F
b111100001111000010010011 W
b11100 /
b11100 \
b11100 ]
b100111 7
b100111 [
b11100 0
b11100 Z
b11000 1
b11000 G
b11000 ^
0E
1C
b1 D
1$
#100000
0$
#105000
1"
1%
0&
1E
0C
1$
#110000
0$
#115000
0"
b0 9
b0 I
b1001 :
b1001 K
b1001 P
b10 B
b10 O
b10 R
1;
0A
0%
b0 4
b0 Y
b110011 X
b10 *
b10 a
b101 6
b101 M
b110011 2
b110011 Q
1&
b1000001101000010110011 3
b1000001101000010110011 F
b1000001101000010110011 W
b100000 /
b100000 \
b100000 ]
b11100 7
b11100 [
b100000 0
b100000 Z
b11100 1
b11100 G
b11100 ^
0E
1C
1$
#120000
0$
#125000
1"
1%
0&
1E
0C
1$
#130000
0$
#135000
1#
0"
b1 :
b1 K
b1 P
1@
b1 B
b1 O
b1 R
0;
0%
b1100 4
b1100 Y
b1100011 X
b0 6
b0 M
b1100 .
b1100 _
b1100011 2
b1100011 Q
1&
b1000001000011001100011 3
b1000001000011001100011 F
b1000001000011001100011 W
b101100 /
b101100 \
b101100 ]
b101100 7
b101100 [
b100100 0
b100100 Z
b100000 1
b100000 G
b100000 ^
0E
1C
1$
#140000
0$
#145000
1%
0&
1E
0C
1$
#150000
0$
#155000
b11 9
b11 I
1"
0#
b10 :
b10 K
b10 P
1A
1;
b0 B
b0 O
b0 R
0@
b11 4
b11 Y
b10011 X
b11 *
b11 a
b111 6
b111 M
b1 .
b1 _
b10011 2
b10011 Q
b1100001111000010010011 3
b1100001111000010010011 F
b1100001111000010010011 W
b110000 /
b110000 \
b110000 ]
b101111 7
b101111 [
b110000 0
b110000 Z
b101100 1
b101100 G
b101100 ^
0E
b1100 D
1$
#160000
0$
#165000
0"
0%
b0 9
b0 I
b11 :
b11 K
b11 P
b10 B
b10 O
b10 R
1;
0A
1&
b0 4
b0 Y
b110011 X
b0 *
b0 a
b110 6
b110 M
b110011 2
b110011 Q
b1110000010110011 3
b1110000010110011 F
b1110000010110011 W
b110100 /
b110100 \
b110100 ]
1C
b1 D
b110000 7
b110000 [
b110100 0
b110100 Z
b110000 1
b110000 G
b110000 ^
1$
#170000
0$
#175000
1"
1%
0&
1E
0C
1$
#180000
0$
#185000
0"
0%
b1000 :
b1000 K
b1000 P
1A
1=
b0 B
b0 O
b0 R
0;
1&
b100011 X
b1 *
b1 a
b0 +
b0 `
b1 6
b1 M
b0 .
b0 _
b100011 2
b100011 Q
b100000001000000100011 3
b100000001000000100011 F
b100000001000000100011 W
b111000 /
b111000 \
b111000 ]
0E
1C
b110100 7
b110100 [
b111000 0
b111000 Z
b110100 1
b110100 G
b110100 ^
1$
#190000
0$
#195000
1!
1%
0&
1E
0C
1$
#200000
0$
#205000
bx )
bx b
bx h
x(
bx 8
bx L
bx S
bx f
bx 9
bx I
0!
bx ,
bx T
bx d
bx -
bx J
bx c
b0 :
b0 K
b0 P
0A
0=
bx X
bx 5
bx N
bx *
bx a
bx +
bx `
bx 6
bx M
bx .
bx _
bx 2
bx Q
bx 3
bx F
bx W
b111100 /
b111100 \
b111100 ]
0E
b0 D
b111000 7
b111000 [
b111100 0
b111100 Z
b111000 1
b111000 G
b111000 ^
1$
#210000
0$
#215000
b1000000 /
b1000000 \
b1000000 ]
b111100 7
b111100 [
b1000000 0
b1000000 Z
b111100 1
b111100 G
b111100 ^
bx D
1$
#220000
0$
#225000
b1000100 /
b1000100 \
b1000100 ]
b1000000 7
b1000000 [
b1000100 0
b1000100 Z
b1000000 1
b1000000 G
b1000000 ^
1$
#230000
0$
#235000
b1001000 /
b1001000 \
b1001000 ]
b1000100 7
b1000100 [
b1001000 0
b1001000 Z
b1000100 1
b1000100 G
b1000100 ^
1$
#240000
0$
#245000
b1001100 /
b1001100 \
b1001100 ]
b1001000 7
b1001000 [
b1001100 0
b1001100 Z
b1001000 1
b1001000 G
b1001000 ^
1$
#250000
0$
#255000
b1010000 /
b1010000 \
b1010000 ]
b1001100 7
b1001100 [
b1010000 0
b1010000 Z
b1001100 1
b1001100 G
b1001100 ^
1$
#260000
0$
#265000
b1010100 /
b1010100 \
b1010100 ]
b1010000 7
b1010000 [
b1010100 0
b1010100 Z
b1010000 1
b1010000 G
b1010000 ^
1$
#270000
0$
#275000
b1011000 /
b1011000 \
b1011000 ]
b1010100 7
b1010100 [
b1011000 0
b1011000 Z
b1010100 1
b1010100 G
b1010100 ^
1$
#280000
0$
#285000
b1011100 /
b1011100 \
b1011100 ]
b1011000 7
b1011000 [
b1011100 0
b1011100 Z
b1011000 1
b1011000 G
b1011000 ^
1$
#290000
0$
#295000
b1100000 /
b1100000 \
b1100000 ]
b1011100 7
b1011100 [
b1100000 0
b1100000 Z
b1011100 1
b1011100 G
b1011100 ^
1$
#300000
0$
#305000
b1100100 /
b1100100 \
b1100100 ]
b1100000 7
b1100000 [
b1100100 0
b1100100 Z
b1100000 1
b1100000 G
b1100000 ^
1$
#310000
0$
