# Half_Adder
Made a simple half adder and simulated it in Quartus to help learn Verilog
