# do div_freq_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet work rtl_work 
# Copying C:/altera/15.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:/altera/15.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/joben/personal_dev/disd/2021-1/codigo/div-freq-10/div_freq.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 15:48:14 on May 17,2021
# vcom -reportprogress 300 -93 -work work C:/Users/joben/personal_dev/disd/2021-1/codigo/div-freq-10/div_freq.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity div_freq
# -- Compiling architecture ejemplo of div_freq
# End time: 15:48:14 on May 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/joben/personal_dev/disd/2021-1/codigo/div-freq-10/simulation/modelsim/div_freq.vht}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 15:48:14 on May 17,2021
# vcom -reportprogress 300 -93 -work work C:/Users/joben/personal_dev/disd/2021-1/codigo/div-freq-10/simulation/modelsim/div_freq.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity div_freq_vhd_tst
# -- Compiling architecture div_freq_arch of div_freq_vhd_tst
# ** Warning: C:/Users/joben/personal_dev/disd/2021-1/codigo/div-freq-10/simulation/modelsim/div_freq.vht(58): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/joben/personal_dev/disd/2021-1/codigo/div-freq-10/simulation/modelsim/div_freq.vht(68): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/joben/personal_dev/disd/2021-1/codigo/div-freq-10/simulation/modelsim/div_freq.vht(70): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 15:48:14 on May 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  div_freq_vhd_tst
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" div_freq_vhd_tst 
# Start time: 15:48:14 on May 17,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.div_freq_vhd_tst(div_freq_arch)
# Loading ieee.numeric_std(body)
# Loading work.div_freq(ejemplo)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 350 ns
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /div_freq_vhd_tst/i1
add wave -position 2  sim:/div_freq_vhd_tst/i1/cuenta_actual
restart
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /div_freq_vhd_tst/i1
