Analysis & Synthesis report for arria_v_two_sfp_link
Sat Jun 27 21:58:18 2020
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state
 11. State Machine - |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state
 12. State Machine - |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state
 13. State Machine - |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|state
 14. State Machine - |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|state
 15. State Machine - |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|state
 16. State Machine - |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|state
 17. State Machine - |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xreconf_cif:inst_alt_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state
 18. State Machine - |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|state_done
 19. State Machine - |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|state
 20. State Machine - |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|manual_state
 21. State Machine - |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state
 22. State Machine - |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm|state
 23. State Machine - |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state
 24. State Machine - |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|ret_state
 25. State Machine - |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|state
 26. Registers Protected by Synthesis
 27. Registers Removed During Synthesis
 28. Removed Registers Triggering Further Register Optimizations
 29. General Register Statistics
 30. Inverted Register Statistics
 31. Registers Packed Into Inferred Megafunctions
 32. Multiplexer Restructuring Statistics (Restructuring Performed)
 33. Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_resync:inst_reconfig_reset_sync
 34. Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|altera_wait_generate:wait_gen|alt_xcvr_resync:rst_sync
 35. Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst
 36. Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_uif:inst_xreconf_uif|altera_wait_generate:wait_gen|alt_xcvr_resync:rst_sync
 37. Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xreconf_uif:inst_alt_xreconf_uif|altera_wait_generate:wait_gen|alt_xcvr_resync:rst_sync
 38. Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5
 39. Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if
 40. Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr
 41. Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch
 42. Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker
 43. Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|altera_std_synchronizer:ctrl_to_data_synchronizer
 44. Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|altera_std_synchronizer:data_to_ctrl_synchronizer
 45. Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|altera_reset_controller:reset_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 46. Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|altera_reset_controller:reset_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 47. Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|altera_std_synchronizer:locked_synchronizer
 48. Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|altera_std_synchronizer:enable_register_synchronizer
 49. Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|altera_std_synchronizer:enabled_synchronizer
 50. Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|altera_std_synchronizer:ready_synchronizer
 51. Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|altera_std_synchronizer:valid_synchronizer
 52. Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|altera_reset_controller:clock_sensor_reset_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 53. Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|altera_reset_controller:clock_sensor_reset_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 54. Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|altera_reset_synchronizer:asi_reset_controller
 55. Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|altera_reset_controller:counter_reset_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 56. Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|altera_reset_controller:counter_reset_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 57. Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker
 58. Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|altera_std_synchronizer:ctrl_to_data_synchronizer
 59. Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|altera_std_synchronizer:data_to_ctrl_synchronizer
 60. Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|altera_reset_controller:reset_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 61. Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|altera_reset_controller:reset_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 62. Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|altera_std_synchronizer:locked_synchronizer
 63. Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|altera_std_synchronizer:enable_register_synchronizer
 64. Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|altera_std_synchronizer:enabled_synchronizer
 65. Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|altera_std_synchronizer:ready_synchronizer
 66. Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|altera_std_synchronizer:valid_synchronizer
 67. Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|altera_reset_controller:clock_sensor_reset_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 68. Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|altera_reset_controller:clock_sensor_reset_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 69. Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|altera_reset_synchronizer:asi_reset_controller
 70. Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|altera_reset_controller:counter_reset_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 71. Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|altera_reset_controller:counter_reset_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 72. Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator
 73. Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|altera_std_synchronizer:enable_register_synchronizer
 74. Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|altera_std_synchronizer:enabled_synchronizer
 75. Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|altera_std_synchronizer:aso_ready_synchronizer
 76. Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|altera_std_synchronizer:asi_valid_synchronizer
 77. Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|altera_reset_synchronizer:asi_reset_controller
 78. Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|pulse_handshake_clock_crosser:pulser|pulse_clock_crosser:mm_to_st_pulser|altera_std_synchronizer:synchronizer
 79. Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|pulse_handshake_clock_crosser:pulser|pulse_clock_crosser:st_to_mm_pulser|altera_std_synchronizer:synchronizer
 80. Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator
 81. Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|altera_std_synchronizer:enable_register_synchronizer
 82. Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|altera_std_synchronizer:enabled_synchronizer
 83. Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|altera_std_synchronizer:aso_ready_synchronizer
 84. Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|altera_std_synchronizer:asi_valid_synchronizer
 85. Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|altera_reset_synchronizer:asi_reset_controller
 86. Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|pulse_handshake_clock_crosser:pulser|pulse_clock_crosser:mm_to_st_pulser|altera_std_synchronizer:synchronizer
 87. Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|pulse_handshake_clock_crosser:pulser|pulse_clock_crosser:st_to_mm_pulser|altera_std_synchronizer:synchronizer
 88. Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer
 89. Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming
 90. Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer
 91. Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer
 92. Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer
 93. Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer
 94. Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer
 95. Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer
 96. Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser
 97. Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer
 98. Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 99. Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
100. Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|av_xcvr_avmm_csr:pll[0].avmm.av_xcvr_avmm_csr_inst|alt_xcvr_resync:gen_status_reg_pll.alt_xcvr_resync_inst
101. Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst|alt_xcvr_resync:gen_status_reg_tx.alt_xcvr_resync_inst
102. Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst|alt_xcvr_resync:gen_status_reg_rx.alt_xcvr_resync_inst
103. Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls|av_xcvr_avmm_csr:pll[0].avmm.av_xcvr_avmm_csr_inst|alt_xcvr_resync:gen_status_reg_pll.alt_xcvr_resync_inst
104. Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst|alt_xcvr_resync:gen_status_reg_tx.alt_xcvr_resync_inst
105. Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst|alt_xcvr_resync:gen_status_reg_rx.alt_xcvr_resync_inst
106. Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_wait_generate:top_wait|alt_xcvr_resync:rst_sync
107. Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller
108. Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_pll.counter_pll_powerdown
109. Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_resync:g_tx.g_tx[0].g_tx.resync_tx_cal_busy
110. Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset
111. Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_ready
112. Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_resync:g_rx.g_rx[0].g_rx.resync_rx_cal_busy
113. Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_rx.g_rx[0].g_rx.counter_rx_analogreset
114. Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_rx.g_rx[0].g_rx.counter_rx_digitalreset
115. Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_rx.g_rx[0].g_rx.counter_rx_ready
116. Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_resync:g_rx.g_rx[1].g_rx.resync_rx_cal_busy
117. Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_rx.g_rx[1].g_rx.counter_rx_analogreset
118. Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_rx.g_rx[1].g_rx.counter_rx_digitalreset
119. Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_rx.g_rx[1].g_rx.counter_rx_ready
120. Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|low_latency_10g_1ch_mm_interconnect_0_cmd_demux:cmd_demux
121. Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|low_latency_10g_1ch_mm_interconnect_0_rsp_demux:rsp_demux
122. Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|low_latency_10g_1ch_mm_interconnect_0_rsp_demux:rsp_demux_001
123. Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|low_latency_10g_1ch_mm_interconnect_0_rsp_demux:rsp_demux_002
124. Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|low_latency_10g_1ch_mm_interconnect_0_rsp_demux:rsp_demux_003
125. Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|low_latency_10g_1ch_mm_interconnect_0_rsp_demux:rsp_demux_004
126. Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|low_latency_10g_1ch_mm_interconnect_0_rsp_demux:rsp_demux_005
127. Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
128. Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
129. Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
130. Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
131. Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
132. Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
133. Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1
134. Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_req_sync_uq1
135. Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1
136. Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_req_sync_uq1
137. Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_ipm1:auto_generated
138. Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0|altsyncram_0132:auto_generated
139. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0
140. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_resync:inst_reconfig_reset_sync
141. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_arbiter:arbiter
142. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset
143. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av
144. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|altera_wait_generate:wait_gen|alt_xcvr_resync:rst_sync
145. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst
146. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_arbiter_acq:mutex_inst
147. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog
148. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av
149. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_uif:inst_xreconf_uif
150. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_uif:inst_xreconf_uif|altera_wait_generate:wait_gen|alt_xcvr_resync:rst_sync
151. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_analog_datactrl_av:inst_analog_datactrl
152. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm
153. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_cif:inst_xreconf_cif
154. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq
155. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_cif:inst_xreconf_cif|alt_arbiter_acq:mutex_inst
156. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_eyemon:eyemon.sc_eyemon
157. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dfe:dfe.sc_dfe
158. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_direct:direct.sc_direct
159. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_direct:direct.sc_direct|alt_arbiter_acq:mutex_inst
160. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_adce:adce.sc_adce
161. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd
162. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av
163. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xreconf_uif:inst_alt_xreconf_uif
164. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xreconf_uif:inst_alt_xreconf_uif|altera_wait_generate:wait_gen|alt_xcvr_resync:rst_sync
165. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal
166. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control
167. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xreconf_cif:inst_alt_xreconf_cif
168. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xreconf_cif:inst_alt_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq
169. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xreconf_cif:inst_alt_xreconf_cif|alt_arbiter_acq:mutex_inst
170. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_cal_seq:cal_seq
171. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic
172. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5
173. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if
174. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr
175. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch
176. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_addr:l2paddr
177. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux
178. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|alt_xcvr_arbiter:pif[0].pif_arb
179. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|alt_xcvr_arbiter:pif[1].pif_arb
180. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|alt_xcvr_arbiter:pif[2].pif_arb
181. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|alt_xcvr_arbiter:pif[3].pif_arb
182. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_reconfig_bundle_to_basic:bundle
183. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a
184. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker
185. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper
186. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|altera_std_synchronizer:ctrl_to_data_synchronizer
187. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|altera_std_synchronizer:data_to_ctrl_synchronizer
188. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|altera_reset_controller:reset_controller
189. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|altera_reset_controller:reset_controller|altera_reset_synchronizer:alt_rst_sync_uq1
190. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|altera_reset_controller:reset_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
191. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|altera_std_synchronizer:locked_synchronizer
192. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|altera_std_synchronizer:enable_register_synchronizer
193. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|altera_std_synchronizer:enabled_synchronizer
194. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|altera_std_synchronizer:ready_synchronizer
195. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|altera_std_synchronizer:valid_synchronizer
196. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|altera_reset_controller:clock_sensor_reset_controller
197. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|altera_reset_controller:clock_sensor_reset_controller|altera_reset_synchronizer:alt_rst_sync_uq1
198. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|altera_reset_controller:clock_sensor_reset_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
199. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|altera_reset_synchronizer:asi_reset_controller
200. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|altera_reset_controller:counter_reset_controller
201. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|altera_reset_controller:counter_reset_controller|altera_reset_synchronizer:alt_rst_sync_uq1
202. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|altera_reset_controller:counter_reset_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
203. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|ones_counter:my_ones_counter
204. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b
205. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker
206. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper
207. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|altera_std_synchronizer:ctrl_to_data_synchronizer
208. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|altera_std_synchronizer:data_to_ctrl_synchronizer
209. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|altera_reset_controller:reset_controller
210. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|altera_reset_controller:reset_controller|altera_reset_synchronizer:alt_rst_sync_uq1
211. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|altera_reset_controller:reset_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
212. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|altera_std_synchronizer:locked_synchronizer
213. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|altera_std_synchronizer:enable_register_synchronizer
214. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|altera_std_synchronizer:enabled_synchronizer
215. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|altera_std_synchronizer:ready_synchronizer
216. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|altera_std_synchronizer:valid_synchronizer
217. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|altera_reset_controller:clock_sensor_reset_controller
218. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|altera_reset_controller:clock_sensor_reset_controller|altera_reset_synchronizer:alt_rst_sync_uq1
219. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|altera_reset_controller:clock_sensor_reset_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
220. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|altera_reset_synchronizer:asi_reset_controller
221. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|altera_reset_controller:counter_reset_controller
222. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|altera_reset_controller:counter_reset_controller|altera_reset_synchronizer:alt_rst_sync_uq1
223. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|altera_reset_controller:counter_reset_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
224. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|ones_counter:my_ones_counter
225. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a
226. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator
227. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|altera_std_synchronizer:enable_register_synchronizer
228. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|altera_std_synchronizer:enabled_synchronizer
229. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|altera_std_synchronizer:aso_ready_synchronizer
230. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|altera_std_synchronizer:asi_valid_synchronizer
231. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|altera_reset_synchronizer:asi_reset_controller
232. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|pulse_handshake_clock_crosser:pulser
233. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|pulse_handshake_clock_crosser:pulser|pulse_clock_crosser:mm_to_st_pulser
234. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|pulse_handshake_clock_crosser:pulser|pulse_clock_crosser:mm_to_st_pulser|altera_std_synchronizer:synchronizer
235. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|pulse_handshake_clock_crosser:pulser|pulse_clock_crosser:st_to_mm_pulser
236. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|pulse_handshake_clock_crosser:pulser|pulse_clock_crosser:st_to_mm_pulser|altera_std_synchronizer:synchronizer
237. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b
238. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator
239. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|altera_std_synchronizer:enable_register_synchronizer
240. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|altera_std_synchronizer:enabled_synchronizer
241. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|altera_std_synchronizer:aso_ready_synchronizer
242. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|altera_std_synchronizer:asi_valid_synchronizer
243. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|altera_reset_synchronizer:asi_reset_controller
244. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|pulse_handshake_clock_crosser:pulser
245. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|pulse_handshake_clock_crosser:pulser|pulse_clock_crosser:mm_to_st_pulser
246. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|pulse_handshake_clock_crosser:pulser|pulse_clock_crosser:mm_to_st_pulser|altera_std_synchronizer:synchronizer
247. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|pulse_handshake_clock_crosser:pulser|pulse_clock_crosser:st_to_mm_pulser
248. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|pulse_handshake_clock_crosser:pulser|pulse_clock_crosser:st_to_mm_pulser|altera_std_synchronizer:synchronizer
249. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0
250. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master
251. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node
252. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component
253. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming
254. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer
255. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming
256. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer
257. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer
258. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer
259. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer
260. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser
261. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer
262. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer
263. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage
264. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser
265. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser
266. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer
267. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_sc_fifo:fifo
268. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p
269. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b
270. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto
271. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m
272. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_reset_controller:rst_controller
273. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
274. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
275. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_pll_0:pll_0|altera_pll:altera_pll_i
276. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0
277. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5
278. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core
279. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls
280. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|av_reconfig_bundle_to_xcvr:pll[0].avmm.av_reconfig_bundle_to_xcvr_inst
281. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|av_xcvr_avmm_csr:pll[0].avmm.av_xcvr_avmm_csr_inst
282. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|av_xcvr_avmm_csr:pll[0].avmm.av_xcvr_avmm_csr_inst|alt_xcvr_resync:gen_status_reg_pll.alt_xcvr_resync_inst
283. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst
284. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma
285. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma
286. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma
287. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst
288. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs
289. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch
290. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_rx_pld_pcs_interface_rbc:inst_av_hssi_rx_pld_pcs_interface
291. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_common_pcs_pma_interface_rbc:inst_av_hssi_common_pcs_pma_interface
292. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs
293. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface
294. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_rx_pcs_pma_interface_rbc:inst_av_hssi_rx_pcs_pma_interface
295. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs
296. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface
297. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface
298. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm
299. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|av_reconfig_bundle_to_xcvr:avmm_interface_insts[0].av_reconfig_bundle_to_xcvr_inst
300. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst
301. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst|alt_xcvr_resync:gen_status_reg_tx.alt_xcvr_resync_inst
302. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst|alt_xcvr_resync:gen_status_reg_rx.alt_xcvr_resync_inst
303. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls
304. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls|av_reconfig_bundle_to_xcvr:pll[0].avmm.av_reconfig_bundle_to_xcvr_inst
305. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls|av_xcvr_avmm_csr:pll[0].avmm.av_xcvr_avmm_csr_inst
306. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls|av_xcvr_avmm_csr:pll[0].avmm.av_xcvr_avmm_csr_inst|alt_xcvr_resync:gen_status_reg_pll.alt_xcvr_resync_inst
307. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst
308. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma
309. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma
310. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma
311. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst
312. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs
313. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch
314. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_rx_pld_pcs_interface_rbc:inst_av_hssi_rx_pld_pcs_interface
315. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_common_pcs_pma_interface_rbc:inst_av_hssi_common_pcs_pma_interface
316. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs
317. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface
318. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_rx_pcs_pma_interface_rbc:inst_av_hssi_rx_pcs_pma_interface
319. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs
320. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface
321. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface
322. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm
323. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|av_reconfig_bundle_to_xcvr:avmm_interface_insts[0].av_reconfig_bundle_to_xcvr_inst
324. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst
325. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst|alt_xcvr_resync:gen_status_reg_tx.alt_xcvr_resync_inst
326. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst|alt_xcvr_resync:gen_status_reg_rx.alt_xcvr_resync_inst
327. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst
328. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_data_adapter:av_xcvr_data_adapter_inst
329. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_common:csr
330. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_wait_generate:top_wait|alt_xcvr_resync:rst_sync
331. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs
332. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_write_mux:wmux_tx_invpolarity
333. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_write_mux:wmux_tx_invpolarity|csr_mux:o_narrow
334. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_write_mux:wmux_tx_bitslipboundaryselect
335. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_write_mux:wmux_tx_bitslipboundaryselect|csr_mux:o_narrow
336. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_write_mux:wmux_rx_invpolarity
337. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_write_mux:wmux_rx_invpolarity|csr_mux:o_narrow
338. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_write_mux:wmux_rx_enapatternalign
339. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_write_mux:wmux_rx_enapatternalign|csr_mux:o_narrow
340. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_write_mux:wmux_rx_bitreversalenable
341. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_write_mux:wmux_rx_bitreversalenable|csr_mux:o_narrow
342. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_write_mux:wmux_rx_bytereversalenable
343. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_write_mux:wmux_rx_bytereversalenable|csr_mux:o_narrow
344. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_write_mux:wmux_rx_bitslip
345. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_write_mux:wmux_rx_bitslip|csr_mux:o_narrow
346. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_write_mux:wmux_rx_a1a2size
347. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_write_mux:wmux_rx_a1a2size|csr_mux:o_narrow
348. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_read_only_reg:mux_rx_patterndetect
349. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_read_only_reg:mux_rx_patterndetect|csr_mux:o_narrow
350. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_read_only_reg:mux_rx_syncstatus
351. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_read_only_reg:mux_rx_syncstatus|csr_mux:o_narrow
352. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_read_only_reg:mux_rx_errdetect
353. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_read_only_reg:mux_rx_errdetect|csr_mux:o_narrow
354. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_read_only_reg:mux_rx_disperr
355. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_read_only_reg:mux_rx_disperr|csr_mux:o_narrow
356. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_read_only_reg:mux_rx_a1a2sizeout
357. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_read_only_reg:mux_rx_a1a2sizeout|csr_mux:o_narrow
358. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_read_only_reg:mux_rx_phase_comp_fifo_error
359. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_read_only_reg:mux_rx_phase_comp_fifo_error|csr_mux:o_narrow
360. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_read_only_reg:mux_rx_bitslipboundaryselectout
361. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_read_only_reg:mux_rx_bitslipboundaryselectout|csr_mux:o_narrow
362. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_read_only_reg:mux_tx_phase_comp_fifo_error
363. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_read_only_reg:mux_tx_phase_comp_fifo_error|csr_mux:o_narrow
364. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_read_only_reg:mux_rlv
365. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_read_only_reg:mux_rlv|csr_mux:o_narrow
366. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller
367. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_pll.counter_pll_powerdown
368. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_resync:g_tx.g_tx[0].g_tx.resync_tx_cal_busy
369. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset
370. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_ready
371. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_resync:g_rx.g_rx[0].g_rx.resync_rx_cal_busy
372. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_rx.g_rx[0].g_rx.counter_rx_analogreset
373. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_rx.g_rx[0].g_rx.counter_rx_digitalreset
374. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_rx.g_rx[0].g_rx.counter_rx_ready
375. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_resync:g_rx.g_rx[1].g_rx.resync_rx_cal_busy
376. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_rx.g_rx[1].g_rx.counter_rx_analogreset
377. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_rx.g_rx[1].g_rx.counter_rx_digitalreset
378. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_rx.g_rx[1].g_rx.counter_rx_ready
379. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator
380. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_pattern_check_sfp_a_csr_slave_translator
381. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_pattern_check_sfp_b_csr_slave_translator
382. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_pattern_gen_sfp_a_csr_slave_translator
383. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_pattern_gen_sfp_b_csr_slave_translator
384. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:xcvr_custom_phy_0_phy_mgmt_translator
385. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:alt_xcvr_reconfig_0_reconfig_mgmt_translator
386. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent
387. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_pattern_check_sfp_a_csr_slave_agent
388. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_pattern_check_sfp_a_csr_slave_agent|altera_merlin_burst_uncompressor:uncompressor
389. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_check_sfp_a_csr_slave_agent_rsp_fifo
390. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_pattern_check_sfp_b_csr_slave_agent
391. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_pattern_check_sfp_b_csr_slave_agent|altera_merlin_burst_uncompressor:uncompressor
392. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_check_sfp_b_csr_slave_agent_rsp_fifo
393. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_pattern_gen_sfp_a_csr_slave_agent
394. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_pattern_gen_sfp_a_csr_slave_agent|altera_merlin_burst_uncompressor:uncompressor
395. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_gen_sfp_a_csr_slave_agent_rsp_fifo
396. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_pattern_gen_sfp_b_csr_slave_agent
397. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_pattern_gen_sfp_b_csr_slave_agent|altera_merlin_burst_uncompressor:uncompressor
398. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_gen_sfp_b_csr_slave_agent_rsp_fifo
399. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:xcvr_custom_phy_0_phy_mgmt_agent
400. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:xcvr_custom_phy_0_phy_mgmt_agent|altera_merlin_burst_uncompressor:uncompressor
401. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:xcvr_custom_phy_0_phy_mgmt_agent_rsp_fifo
402. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:alt_xcvr_reconfig_0_reconfig_mgmt_agent
403. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:alt_xcvr_reconfig_0_reconfig_mgmt_agent|altera_merlin_burst_uncompressor:uncompressor
404. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_xcvr_reconfig_0_reconfig_mgmt_agent_rsp_fifo
405. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|low_latency_10g_1ch_mm_interconnect_0_router:router|low_latency_10g_1ch_mm_interconnect_0_router_default_decode:the_default_decode
406. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|low_latency_10g_1ch_mm_interconnect_0_router_001:router_001|low_latency_10g_1ch_mm_interconnect_0_router_001_default_decode:the_default_decode
407. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|low_latency_10g_1ch_mm_interconnect_0_router_001:router_002|low_latency_10g_1ch_mm_interconnect_0_router_001_default_decode:the_default_decode
408. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|low_latency_10g_1ch_mm_interconnect_0_router_001:router_003|low_latency_10g_1ch_mm_interconnect_0_router_001_default_decode:the_default_decode
409. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|low_latency_10g_1ch_mm_interconnect_0_router_001:router_004|low_latency_10g_1ch_mm_interconnect_0_router_001_default_decode:the_default_decode
410. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|low_latency_10g_1ch_mm_interconnect_0_router_001:router_005|low_latency_10g_1ch_mm_interconnect_0_router_001_default_decode:the_default_decode
411. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|low_latency_10g_1ch_mm_interconnect_0_router_001:router_006|low_latency_10g_1ch_mm_interconnect_0_router_001_default_decode:the_default_decode
412. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter
413. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|low_latency_10g_1ch_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
414. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|low_latency_10g_1ch_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
415. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|low_latency_10g_1ch_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
416. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|low_latency_10g_1ch_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
417. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|low_latency_10g_1ch_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
418. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|low_latency_10g_1ch_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
419. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|low_latency_10g_1ch_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
420. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|low_latency_10g_1ch_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
421. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_reset_controller:rst_controller
422. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
423. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
424. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_reset_controller:rst_controller_001
425. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
426. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
427. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_reset_controller:rst_controller_002
428. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
429. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
430. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_reset_controller:rst_controller_003
431. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1
432. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_req_sync_uq1
433. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_reset_controller:rst_controller_004
434. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1
435. Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_req_sync_uq1
436. Parameter Settings for Inferred Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0
437. Parameter Settings for Inferred Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0
438. altsyncram Parameter Settings by Entity Instance
439. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_reset_controller:rst_controller_004"
440. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_reset_controller:rst_controller_003"
441. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_reset_controller:rst_controller_002"
442. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_reset_controller:rst_controller_001"
443. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_reset_controller:rst_controller"
444. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|low_latency_10g_1ch_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
445. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|low_latency_10g_1ch_mm_interconnect_0_router_001:router_001|low_latency_10g_1ch_mm_interconnect_0_router_001_default_decode:the_default_decode"
446. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|low_latency_10g_1ch_mm_interconnect_0_router:router|low_latency_10g_1ch_mm_interconnect_0_router_default_decode:the_default_decode"
447. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_xcvr_reconfig_0_reconfig_mgmt_agent_rsp_fifo"
448. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:alt_xcvr_reconfig_0_reconfig_mgmt_agent"
449. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:xcvr_custom_phy_0_phy_mgmt_agent_rsp_fifo"
450. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:xcvr_custom_phy_0_phy_mgmt_agent"
451. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_gen_sfp_b_csr_slave_agent_rsp_fifo"
452. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_pattern_gen_sfp_b_csr_slave_agent"
453. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_gen_sfp_a_csr_slave_agent_rsp_fifo"
454. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_pattern_gen_sfp_a_csr_slave_agent"
455. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_check_sfp_b_csr_slave_agent_rsp_fifo"
456. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_pattern_check_sfp_b_csr_slave_agent"
457. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_check_sfp_a_csr_slave_agent_rsp_fifo"
458. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_pattern_check_sfp_a_csr_slave_agent"
459. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent"
460. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:alt_xcvr_reconfig_0_reconfig_mgmt_translator"
461. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:xcvr_custom_phy_0_phy_mgmt_translator"
462. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_pattern_gen_sfp_b_csr_slave_translator"
463. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_pattern_gen_sfp_a_csr_slave_translator"
464. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_pattern_check_sfp_b_csr_slave_translator"
465. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_pattern_check_sfp_a_csr_slave_translator"
466. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator"
467. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_rx.g_rx[1].g_rx.counter_rx_ready"
468. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_rx.g_rx[1].g_rx.counter_rx_digitalreset"
469. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_rx.g_rx[1].g_rx.counter_rx_analogreset"
470. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_rx.g_rx[0].g_rx.counter_rx_ready"
471. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_rx.g_rx[0].g_rx.counter_rx_digitalreset"
472. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_rx.g_rx[0].g_rx.counter_rx_analogreset"
473. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_ready"
474. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset"
475. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_resync:g_tx.g_tx[0].g_tx.resync_tx_cal_busy"
476. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_pll.counter_pll_powerdown"
477. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller"
478. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs"
479. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_common:csr"
480. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst"
481. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls"
482. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst"
483. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm"
484. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface"
485. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface"
486. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs"
487. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_rx_pcs_pma_interface_rbc:inst_av_hssi_rx_pcs_pma_interface"
488. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface"
489. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs"
490. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_common_pcs_pma_interface_rbc:inst_av_hssi_common_pcs_pma_interface"
491. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_rx_pld_pcs_interface_rbc:inst_av_hssi_rx_pld_pcs_interface"
492. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch"
493. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst"
494. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma"
495. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma"
496. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst"
497. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|av_xcvr_avmm_csr:pll[0].avmm.av_xcvr_avmm_csr_inst"
498. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|av_reconfig_bundle_to_xcvr:pll[0].avmm.av_reconfig_bundle_to_xcvr_inst"
499. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls"
500. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core"
501. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5"
502. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0"
503. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_pll_0:pll_0|altera_pll:altera_pll_i"
504. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
505. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_reset_controller:rst_controller"
506. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_sc_fifo:fifo"
507. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser"
508. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter"
509. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover"
510. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer"
511. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer"
512. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer"
513. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer"
514. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer"
515. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component"
516. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"
517. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master"
518. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0"
519. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|pulse_handshake_clock_crosser:pulser|pulse_clock_crosser:st_to_mm_pulser"
520. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|pulse_handshake_clock_crosser:pulser|pulse_clock_crosser:mm_to_st_pulser"
521. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator"
522. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|ones_counter:my_ones_counter"
523. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|altera_reset_controller:counter_reset_controller"
524. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|altera_reset_controller:clock_sensor_reset_controller"
525. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|altera_reset_controller:reset_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
526. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|altera_reset_controller:reset_controller"
527. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper"
528. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker"
529. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic"
530. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_cal_seq:cal_seq"
531. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xreconf_cif:inst_alt_xreconf_cif|alt_arbiter_acq:mutex_inst"
532. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xreconf_cif:inst_alt_xreconf_cif"
533. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal"
534. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xreconf_uif:inst_alt_xreconf_uif"
535. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd"
536. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_adce:adce.sc_adce"
537. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_direct:direct.sc_direct|alt_arbiter_acq:mutex_inst"
538. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dfe:dfe.sc_dfe"
539. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_eyemon:eyemon.sc_eyemon"
540. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_cif:inst_xreconf_cif|alt_arbiter_acq:mutex_inst"
541. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm"
542. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_uif:inst_xreconf_uif"
543. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog"
544. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_arbiter_acq:mutex_inst"
545. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst"
546. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|altera_wait_generate:wait_gen|alt_xcvr_resync:rst_sync"
547. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset"
548. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_arbiter:arbiter"
549. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_resync:inst_reconfig_reset_sync"
550. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0"
551. Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0"
552. Post-Synthesis Netlist Statistics for Top Partition
553. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
554. Elapsed Time Per Partition
555. Analysis & Synthesis Messages
556. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sat Jun 27 21:58:18 2020           ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Standard Edition ;
; Revision Name                   ; arria_v_two_sfp_link                            ;
; Top-level Entity Name           ; arria_v_two_sfp_link                            ;
; Family                          ; Arria V                                         ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 3738                                            ;
; Total pins                      ; 15                                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 4,608                                           ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 2                                               ;
; Total HSSI PMA RX Deserializers ; 2                                               ;
; Total HSSI TX PCSs              ; 2                                               ;
; Total HSSI PMA TX Serializers   ; 2                                               ;
; Total PLLs                      ; 5                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                 ;
+---------------------------------------------------------------------------------+----------------------+----------------------+
; Option                                                                          ; Setting              ; Default Value        ;
+---------------------------------------------------------------------------------+----------------------+----------------------+
; Device                                                                          ; 5AGTFC7H3F35I3       ;                      ;
; Top-level entity name                                                           ; arria_v_two_sfp_link ; arria_v_two_sfp_link ;
; Family name                                                                     ; Arria V              ; Cyclone V            ;
; Use smart compilation                                                           ; On                   ; Off                  ;
; Maximum processors allowed for parallel compilation                             ; All                  ;                      ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                   ; On                   ;
; Enable compact report table                                                     ; Off                  ; Off                  ;
; Restructure Multiplexers                                                        ; Auto                 ; Auto                 ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                  ; Off                  ;
; Create Debugging Nodes for IP Cores                                             ; Off                  ; Off                  ;
; Preserve fewer node names                                                       ; On                   ; On                   ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable               ; Enable               ;
; Verilog Version                                                                 ; Verilog_2001         ; Verilog_2001         ;
; VHDL Version                                                                    ; VHDL_1993            ; VHDL_1993            ;
; State Machine Processing                                                        ; Auto                 ; Auto                 ;
; Safe State Machine                                                              ; Off                  ; Off                  ;
; Extract Verilog State Machines                                                  ; On                   ; On                   ;
; Extract VHDL State Machines                                                     ; On                   ; On                   ;
; Ignore Verilog initial constructs                                               ; Off                  ; Off                  ;
; Iteration limit for constant Verilog loops                                      ; 5000                 ; 5000                 ;
; Iteration limit for non-constant Verilog loops                                  ; 250                  ; 250                  ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                   ; On                   ;
; Infer RAMs from Raw Logic                                                       ; On                   ; On                   ;
; Parallel Synthesis                                                              ; On                   ; On                   ;
; DSP Block Balancing                                                             ; Auto                 ; Auto                 ;
; NOT Gate Push-Back                                                              ; On                   ; On                   ;
; Power-Up Don't Care                                                             ; On                   ; On                   ;
; Remove Redundant Logic Cells                                                    ; Off                  ; Off                  ;
; Remove Duplicate Registers                                                      ; On                   ; On                   ;
; Ignore CARRY Buffers                                                            ; Off                  ; Off                  ;
; Ignore CASCADE Buffers                                                          ; Off                  ; Off                  ;
; Ignore GLOBAL Buffers                                                           ; Off                  ; Off                  ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                  ; Off                  ;
; Ignore LCELL Buffers                                                            ; Off                  ; Off                  ;
; Ignore SOFT Buffers                                                             ; On                   ; On                   ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                  ; Off                  ;
; Optimization Technique                                                          ; Balanced             ; Balanced             ;
; Carry Chain Length                                                              ; 70                   ; 70                   ;
; Auto Carry Chains                                                               ; On                   ; On                   ;
; Auto Open-Drain Pins                                                            ; On                   ; On                   ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                  ; Off                  ;
; Auto ROM Replacement                                                            ; On                   ; On                   ;
; Auto RAM Replacement                                                            ; On                   ; On                   ;
; Auto DSP Block Replacement                                                      ; On                   ; On                   ;
; Auto Shift Register Replacement                                                 ; Auto                 ; Auto                 ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                 ; Auto                 ;
; Auto Clock Enable Replacement                                                   ; On                   ; On                   ;
; Strict RAM Replacement                                                          ; Off                  ; Off                  ;
; Allow Synchronous Control Signals                                               ; On                   ; On                   ;
; Force Use of Synchronous Clear Signals                                          ; Off                  ; Off                  ;
; Auto Resource Sharing                                                           ; Off                  ; Off                  ;
; Allow Any RAM Size For Recognition                                              ; Off                  ; Off                  ;
; Allow Any ROM Size For Recognition                                              ; Off                  ; Off                  ;
; Allow Any Shift Register Size For Recognition                                   ; Off                  ; Off                  ;
; Use LogicLock Constraints during Resource Balancing                             ; On                   ; On                   ;
; Ignore translate_off and synthesis_off directives                               ; Off                  ; Off                  ;
; Timing-Driven Synthesis                                                         ; On                   ; On                   ;
; Report Parameter Settings                                                       ; On                   ; On                   ;
; Report Source Assignments                                                       ; On                   ; On                   ;
; Report Connectivity Checks                                                      ; On                   ; On                   ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                  ; Off                  ;
; Synchronization Register Chain Length                                           ; 3                    ; 3                    ;
; Power Optimization During Synthesis                                             ; Normal compilation   ; Normal compilation   ;
; HDL message level                                                               ; Level2               ; Level2               ;
; Suppress Register Optimization Related Messages                                 ; Off                  ; Off                  ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                 ; 5000                 ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                 ; 5000                 ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                  ; 100                  ;
; Clock MUX Protection                                                            ; On                   ; On                   ;
; Auto Gated Clock Conversion                                                     ; Off                  ; Off                  ;
; Block Design Naming                                                             ; Auto                 ; Auto                 ;
; SDC constraint protection                                                       ; Off                  ; Off                  ;
; Synthesis Effort                                                                ; Auto                 ; Auto                 ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                   ; On                   ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                  ; Off                  ;
; Analysis & Synthesis Message Level                                              ; Medium               ; Medium               ;
; Disable Register Merging Across Hierarchies                                     ; Auto                 ; Auto                 ;
; Resource Aware Inference For Block RAM                                          ; On                   ; On                   ;
; Automatic Parallel Synthesis                                                    ; On                   ; On                   ;
; Partial Reconfiguration Bitstream ID                                            ; Off                  ; Off                  ;
+---------------------------------------------------------------------------------+----------------------+----------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
; File Name with User-Entered Path                                                                                                                                                 ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                                                                     ; Library             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
; src/arria_v_two_sfp_link.v                                                                                                                                                       ; yes             ; User Verilog HDL File                                 ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/src/arria_v_two_sfp_link.v                                                                                      ;                     ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/low_latency_10g_1ch.v                                                                 ; yes             ; Auto-Found Verilog HDL File                           ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/low_latency_10g_1ch.v                                                                 ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_arbiter_acq.sv                                                         ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_arbiter_acq.sv                                                         ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_arbiter.sv                                                        ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_arbiter.sv                                                        ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_csr_common.sv                                                     ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_csr_common.sv                                                     ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_csr_common_h.sv                                                   ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_csr_common_h.sv                                                   ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_csr_pcs8g.sv                                                      ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_csr_pcs8g.sv                                                      ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_csr_pcs8g_h.sv                                                    ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_csr_pcs8g_h.sv                                                    ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_csr_selector.sv                                                   ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_csr_selector.sv                                                   ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig.sv                                                       ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig.sv                                                       ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_adce.sv                                                  ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_adce.sv                                                  ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_analog.sv                                                ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_analog.sv                                                ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_analog_av.sv                                             ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_analog_av.sv                                             ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_basic.sv                                                 ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_basic.sv                                                 ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_cal_seq.sv                                               ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_cal_seq.sv                                               ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_dcd.sv                                                   ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_dcd.sv                                                   ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_dcd_av.sv                                                ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_dcd_av.sv                                                ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_dcd_cal_av.sv                                            ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_dcd_cal_av.sv                                            ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_dcd_control_av.sv                                        ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_dcd_control_av.sv                                        ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_dfe.sv                                                   ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_dfe.sv                                                   ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_direct.sv                                                ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_direct.sv                                                ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_eyemon.sv                                                ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_eyemon.sv                                                ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_h.sv                                                     ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_h.sv                                                     ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_offset_cancellation.sv                                   ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_offset_cancellation.sv                                   ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_offset_cancellation_av.sv                                ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_offset_cancellation_av.sv                                ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reset_counter.sv                                                  ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reset_counter.sv                                                  ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_resync.sv                                                         ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_resync.sv                                                         ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xreconf_analog_ctrlsm.sv                                               ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xreconf_analog_ctrlsm.sv                                               ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xreconf_analog_datactrl_av.sv                                          ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xreconf_analog_datactrl_av.sv                                          ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xreconf_analog_rmw_av.sv                                               ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xreconf_analog_rmw_av.sv                                               ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xreconf_basic_acq.sv                                                   ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xreconf_basic_acq.sv                                                   ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xreconf_cif.sv                                                         ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xreconf_cif.sv                                                         ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xreconf_uif.sv                                                         ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xreconf_uif.sv                                                         ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_avalon_data_pattern_checker.v                                       ; yes             ; Auto-Found Verilog HDL File                           ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_avalon_data_pattern_checker.v                                       ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_avalon_data_pattern_generator.v                                     ; yes             ; Auto-Found Verilog HDL File                           ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_avalon_data_pattern_generator.v                                     ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_avalon_packets_to_master.v                                          ; yes             ; Auto-Found Verilog HDL File                           ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_avalon_packets_to_master.v                                          ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_avalon_sc_fifo.v                                                    ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_avalon_sc_fifo.v                                                    ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_avalon_st_bytes_to_packets.v                                        ; yes             ; Auto-Found Verilog HDL File                           ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_avalon_st_bytes_to_packets.v                                        ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_avalon_st_clock_crosser.v                                           ; yes             ; Auto-Found Verilog HDL File                           ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_avalon_st_clock_crosser.v                                           ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_avalon_st_idle_inserter.v                                           ; yes             ; Auto-Found Verilog HDL File                           ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_avalon_st_idle_inserter.v                                           ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_avalon_st_idle_remover.v                                            ; yes             ; Auto-Found Verilog HDL File                           ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_avalon_st_idle_remover.v                                            ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_avalon_st_jtag_interface.v                                          ; yes             ; Auto-Found Verilog HDL File                           ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_avalon_st_jtag_interface.v                                          ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_avalon_st_packets_to_bytes.v                                        ; yes             ; Auto-Found Verilog HDL File                           ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_avalon_st_packets_to_bytes.v                                        ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_avalon_st_pipeline_base.v                                           ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_avalon_st_pipeline_base.v                                           ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_jtag_dc_streaming.v                                                 ; yes             ; Auto-Found Verilog HDL File                           ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_jtag_dc_streaming.v                                                 ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_jtag_sld_node.v                                                     ; yes             ; Auto-Found Verilog HDL File                           ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_jtag_sld_node.v                                                     ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_jtag_streaming.v                                                    ; yes             ; Auto-Found Verilog HDL File                           ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_jtag_streaming.v                                                    ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_merlin_arbitrator.sv                                                ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_merlin_arbitrator.sv                                                ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_merlin_burst_uncompressor.sv                                        ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_merlin_burst_uncompressor.sv                                        ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_merlin_master_agent.sv                                              ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_merlin_master_agent.sv                                              ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_merlin_master_translator.sv                                         ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_merlin_master_translator.sv                                         ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_merlin_slave_agent.sv                                               ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_merlin_slave_agent.sv                                               ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_merlin_slave_translator.sv                                          ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_merlin_slave_translator.sv                                          ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_merlin_traffic_limiter.sv                                           ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_merlin_traffic_limiter.sv                                           ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_reset_controller.v                                                  ; yes             ; Auto-Found Verilog HDL File                           ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_reset_controller.v                                                  ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_reset_synchronizer.v                                                ; yes             ; Auto-Found Verilog HDL File                           ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_reset_synchronizer.v                                                ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_std_synchronizer_nocut.v                                            ; yes             ; Auto-Found Verilog HDL File                           ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_std_synchronizer_nocut.v                                            ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_wait_generate.v                                                     ; yes             ; Auto-Found Verilog HDL File                           ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_wait_generate.v                                                     ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_xcvr_custom.sv                                                      ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_xcvr_custom.sv                                                      ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_xcvr_functions.sv                                                   ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_xcvr_functions.sv                                                   ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_xcvr_reset_control.sv                                               ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_xcvr_reset_control.sv                                               ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_hssi_8g_rx_pcs_rbc.sv                                                   ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_hssi_8g_rx_pcs_rbc.sv                                                   ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_hssi_8g_tx_pcs_rbc.sv                                                   ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_hssi_8g_tx_pcs_rbc.sv                                                   ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_hssi_common_pcs_pma_interface_rbc.sv                                    ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_hssi_common_pcs_pma_interface_rbc.sv                                    ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_hssi_common_pld_pcs_interface_rbc.sv                                    ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_hssi_common_pld_pcs_interface_rbc.sv                                    ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_hssi_rx_pcs_pma_interface_rbc.sv                                        ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_hssi_rx_pcs_pma_interface_rbc.sv                                        ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_hssi_rx_pld_pcs_interface_rbc.sv                                        ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_hssi_rx_pld_pcs_interface_rbc.sv                                        ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_hssi_tx_pcs_pma_interface_rbc.sv                                        ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_hssi_tx_pcs_pma_interface_rbc.sv                                        ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_hssi_tx_pld_pcs_interface_rbc.sv                                        ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_hssi_tx_pld_pcs_interface_rbc.sv                                        ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_pcs.sv                                                                  ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_pcs.sv                                                                  ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_pcs_ch.sv                                                               ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_pcs_ch.sv                                                               ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_pma.sv                                                                  ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_pma.sv                                                                  ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_reconfig_bundle_to_basic.sv                                             ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_reconfig_bundle_to_basic.sv                                             ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_reconfig_bundle_to_xcvr.sv                                              ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_reconfig_bundle_to_xcvr.sv                                              ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_rx_pma.sv                                                               ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_rx_pma.sv                                                               ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_tx_pma.sv                                                               ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_tx_pma.sv                                                               ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_tx_pma_ch.sv                                                            ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_tx_pma_ch.sv                                                            ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_xcvr_avmm.sv                                                            ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_xcvr_avmm.sv                                                            ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_xcvr_avmm_csr.sv                                                        ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_xcvr_avmm_csr.sv                                                        ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_xcvr_custom_native.sv                                                   ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_xcvr_custom_native.sv                                                   ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_xcvr_custom_nr.sv                                                       ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_xcvr_custom_nr.sv                                                       ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_xcvr_data_adapter.sv                                                    ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_xcvr_data_adapter.sv                                                    ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_xcvr_h.sv                                                               ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_xcvr_h.sv                                                               ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_xcvr_native.sv                                                          ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_xcvr_native.sv                                                          ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_xcvr_plls.sv                                                            ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_xcvr_plls.sv                                                            ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_xcvr_reconfig_basic.sv                                                  ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_xcvr_reconfig_basic.sv                                                  ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_xrbasic_l2p_addr.sv                                                     ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_xrbasic_l2p_addr.sv                                                     ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_xrbasic_l2p_rom.sv                                                      ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_xrbasic_l2p_rom.sv                                                      ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_xrbasic_lif.sv                                                          ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_xrbasic_lif.sv                                                          ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_xrbasic_lif_csr.sv                                                      ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_xrbasic_lif_csr.sv                                                      ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_data_pattern_check_sfp_a.v                             ; yes             ; Auto-Found Verilog HDL File                           ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_data_pattern_check_sfp_a.v                             ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_data_pattern_gen_sfp_a.v                               ; yes             ; Auto-Found Verilog HDL File                           ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_data_pattern_gen_sfp_a.v                               ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_master_0.v                                             ; yes             ; Auto-Found Verilog HDL File                           ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_master_0.v                                             ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_master_0_b2p_adapter.sv                                ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_master_0_b2p_adapter.sv                                ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_master_0_p2b_adapter.sv                                ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_master_0_p2b_adapter.sv                                ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_master_0_timing_adt.sv                                 ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_master_0_timing_adt.sv                                 ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_mm_interconnect_0.v                                    ; yes             ; Auto-Found Verilog HDL File                           ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_mm_interconnect_0.v                                    ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; Auto-Found Verilog HDL File                           ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_mm_interconnect_0_avalon_st_adapter.v                  ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_mm_interconnect_0_cmd_demux.sv                         ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_mm_interconnect_0_cmd_demux.sv                         ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_mm_interconnect_0_cmd_mux.sv                           ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_mm_interconnect_0_cmd_mux.sv                           ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_mm_interconnect_0_router.sv                            ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_mm_interconnect_0_router.sv                            ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_mm_interconnect_0_router_001.sv                        ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_mm_interconnect_0_router_001.sv                        ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_mm_interconnect_0_rsp_demux.sv                         ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_mm_interconnect_0_rsp_demux.sv                         ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_mm_interconnect_0_rsp_mux.sv                           ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_mm_interconnect_0_rsp_mux.sv                           ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_pll_0.v                                                ; yes             ; Auto-Found Verilog HDL File                           ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_pll_0.v                                                ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_timing_adapter_sfp_a_rx.sv                             ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_timing_adapter_sfp_a_rx.sv                             ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_timing_adapter_sfp_a_tx.sv                             ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_timing_adapter_sfp_a_tx.sv                             ; low_latency_10g_1ch ;
; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/sv_reconfig_bundle_merger.sv                                               ; yes             ; Auto-Found SystemVerilog HDL File                     ; c:/users/briansunez/desktop/airrav_prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/sv_reconfig_bundle_merger.sv                                               ; low_latency_10g_1ch ;
; alt_cal_av.v                                                                                                                                                                     ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/alt_cal_av.v                                                                                                                   ;                     ;
; altera_std_synchronizer.v                                                                                                                                                        ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                                                      ;                     ;
; sld_virtual_jtag_basic.v                                                                                                                                                         ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                                                       ;                     ;
; sld_jtag_endpoint_adapter.vhd                                                                                                                                                    ; yes             ; Encrypted Megafunction                                ; c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                                  ;                     ;
; sld_jtag_endpoint_adapter_impl.sv                                                                                                                                                ; yes             ; Encrypted Megafunction                                ; c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                                              ;                     ;
; altera_pll.v                                                                                                                                                                     ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_pll.v                                                                                                                   ;                     ;
; sld_hub.vhd                                                                                                                                                                      ; yes             ; Encrypted Megafunction                                ; c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                                    ; altera_sld          ;
; db/ip/sldeb377ba0/alt_sld_fab.v                                                                                                                                                  ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/sldeb377ba0/alt_sld_fab.v                                                                                 ; alt_sld_fab         ;
; db/ip/sldeb377ba0/submodules/alt_sld_fab_alt_sld_fab.v                                                                                                                           ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/sldeb377ba0/submodules/alt_sld_fab_alt_sld_fab.v                                                          ; alt_sld_fab         ;
; db/ip/sldeb377ba0/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                                                                                    ; yes             ; Auto-Found SystemVerilog HDL File                     ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/sldeb377ba0/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                   ; alt_sld_fab         ;
; db/ip/sldeb377ba0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                                                                                 ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/sldeb377ba0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                ; alt_sld_fab         ;
; db/ip/sldeb377ba0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                                                                                               ; yes             ; Encrypted Auto-Found VHDL File                        ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/sldeb377ba0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                              ; alt_sld_fab         ;
; db/ip/sldeb377ba0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                                                                                 ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/sldeb377ba0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                ; alt_sld_fab         ;
; sld_jtag_hub.vhd                                                                                                                                                                 ; yes             ; Encrypted Megafunction                                ; c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                                               ;                     ;
; sld_rom_sr.vhd                                                                                                                                                                   ; yes             ; Encrypted Megafunction                                ; c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                                 ;                     ;
; altsyncram.tdf                                                                                                                                                                   ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                                 ;                     ;
; stratix_ram_block.inc                                                                                                                                                            ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                                          ;                     ;
; lpm_mux.inc                                                                                                                                                                      ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                                    ;                     ;
; lpm_decode.inc                                                                                                                                                                   ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                                 ;                     ;
; aglobal171.inc                                                                                                                                                                   ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/aglobal171.inc                                                                                                                 ;                     ;
; a_rdenreg.inc                                                                                                                                                                    ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                                  ;                     ;
; altrom.inc                                                                                                                                                                       ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altrom.inc                                                                                                                     ;                     ;
; altram.inc                                                                                                                                                                       ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altram.inc                                                                                                                     ;                     ;
; altdpram.inc                                                                                                                                                                     ; yes             ; Megafunction                                          ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altdpram.inc                                                                                                                   ;                     ;
; db/altsyncram_ipm1.tdf                                                                                                                                                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/altsyncram_ipm1.tdf                                                                                          ;                     ;
; db/altsyncram_0132.tdf                                                                                                                                                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/altsyncram_0132.tdf                                                                                          ;                     ;
; db/arria_v_two_sfp_link.ram0_av_xrbasic_l2p_rom_7965580d.hdl.mif                                                                                                                 ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/arria_v_two_sfp_link.ram0_av_xrbasic_l2p_rom_7965580d.hdl.mif                                                ;                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                        ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                                ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 2956                                                                                                                 ;
;                                             ;                                                                                                                      ;
; Combinational ALUT usage for logic          ; 4532                                                                                                                 ;
;     -- 7 input functions                    ; 211                                                                                                                  ;
;     -- 6 input functions                    ; 867                                                                                                                  ;
;     -- 5 input functions                    ; 976                                                                                                                  ;
;     -- 4 input functions                    ; 917                                                                                                                  ;
;     -- <=3 input functions                  ; 1561                                                                                                                 ;
;                                             ;                                                                                                                      ;
; Dedicated logic registers                   ; 3738                                                                                                                 ;
;                                             ;                                                                                                                      ;
; I/O pins                                    ; 15                                                                                                                   ;
; Total MLAB memory bits                      ; 0                                                                                                                    ;
; Total block memory bits                     ; 4608                                                                                                                 ;
;                                             ;                                                                                                                      ;
; Total DSP Blocks                            ; 0                                                                                                                    ;
;                                             ;                                                                                                                      ;
; Total PLLs                                  ; 5                                                                                                                    ;
;     -- PLLs                                 ; 1                                                                                                                    ;
;     -- Channel PLLs                         ; 4                                                                                                                    ;
;                                             ;                                                                                                                      ;
; HSSI RX PCSs                                ; 2                                                                                                                    ;
; HSSI PMA RX Deserializers                   ; 2                                                                                                                    ;
; HSSI TX PCSs                                ; 2                                                                                                                    ;
; HSSI PMA TX Serializers                     ; 2                                                                                                                    ;
; Maximum fan-out node                        ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 2176                                                                                                                 ;
; Total fan-out                               ; 32924                                                                                                                ;
; Average fan-out                             ; 3.92                                                                                                                 ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+---------------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                       ; Entity Name                                     ; Library Name        ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+---------------------+
; |arria_v_two_sfp_link                                                                                                                   ; 4532 (1)            ; 3738 (0)                  ; 4608              ; 0          ; 15   ; 0            ; |arria_v_two_sfp_link                                                                                                                                                                                                                                                                                                                                                                                     ; arria_v_two_sfp_link                            ; work                ;
;    |low_latency_10g_1ch:low_latency_10g_1ch_inst0|                                                                                      ; 4439 (0)            ; 3660 (0)                  ; 4608              ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0                                                                                                                                                                                                                                                                                                                                       ; low_latency_10g_1ch                             ; low_latency_10g_1ch ;
;       |alt_xcvr_reconfig:alt_xcvr_reconfig_0|                                                                                           ; 1444 (88)           ; 949 (5)                   ; 4096              ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0                                                                                                                                                                                                                                                                                                 ; alt_xcvr_reconfig                               ; low_latency_10g_1ch ;
;          |alt_xcvr_arbiter:arbiter|                                                                                                     ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_arbiter:arbiter                                                                                                                                                                                                                                                                        ; alt_xcvr_arbiter                                ; low_latency_10g_1ch ;
;          |alt_xcvr_reconfig_analog:analog.sc_analog|                                                                                    ; 299 (0)             ; 270 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog                                                                                                                                                                                                                                                       ; alt_xcvr_reconfig_analog                        ; low_latency_10g_1ch ;
;             |alt_xcvr_reconfig_analog_av:reconfig_analog_av|                                                                            ; 299 (0)             ; 270 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av                                                                                                                                                                                                        ; alt_xcvr_reconfig_analog_av                     ; low_latency_10g_1ch ;
;                |alt_xreconf_analog_datactrl_av:inst_analog_datactrl|                                                                    ; 129 (67)            ; 53 (7)                    ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_analog_datactrl_av:inst_analog_datactrl                                                                                                                                                    ; alt_xreconf_analog_datactrl_av                  ; low_latency_10g_1ch ;
;                   |alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm|                                                                        ; 17 (17)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm                                                                                                       ; alt_xreconf_analog_ctrlsm                       ; low_latency_10g_1ch ;
;                   |alt_xreconf_analog_rmw_av:inst_rmw_sm|                                                                               ; 45 (45)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm                                                                                                              ; alt_xreconf_analog_rmw_av                       ; low_latency_10g_1ch ;
;                |alt_xreconf_cif:inst_xreconf_cif|                                                                                       ; 67 (0)              ; 129 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_cif:inst_xreconf_cif                                                                                                                                                                       ; alt_xreconf_cif                                 ; low_latency_10g_1ch ;
;                   |alt_arbiter_acq:mutex_inst|                                                                                          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_cif:inst_xreconf_cif|alt_arbiter_acq:mutex_inst                                                                                                                                            ; alt_arbiter_acq                                 ; low_latency_10g_1ch ;
;                   |alt_xreconf_basic_acq:inst_basic_acq|                                                                                ; 66 (66)             ; 129 (129)                 ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq                                                                                                                                  ; alt_xreconf_basic_acq                           ; low_latency_10g_1ch ;
;                |alt_xreconf_uif:inst_xreconf_uif|                                                                                       ; 103 (101)           ; 88 (84)                   ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_uif:inst_xreconf_uif                                                                                                                                                                       ; alt_xreconf_uif                                 ; low_latency_10g_1ch ;
;                   |altera_wait_generate:wait_gen|                                                                                       ; 2 (2)               ; 4 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_uif:inst_xreconf_uif|altera_wait_generate:wait_gen                                                                                                                                         ; altera_wait_generate                            ; low_latency_10g_1ch ;
;                      |alt_xcvr_resync:rst_sync|                                                                                         ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_uif:inst_xreconf_uif|altera_wait_generate:wait_gen|alt_xcvr_resync:rst_sync                                                                                                                ; alt_xcvr_resync                                 ; low_latency_10g_1ch ;
;          |alt_xcvr_reconfig_basic:basic|                                                                                                ; 395 (0)             ; 154 (0)                   ; 4096              ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic                                                                                                                                                                                                                                                                   ; alt_xcvr_reconfig_basic                         ; low_latency_10g_1ch ;
;             |av_xcvr_reconfig_basic:a5|                                                                                                 ; 395 (22)            ; 154 (15)                  ; 4096              ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5                                                                                                                                                                                                                                         ; av_xcvr_reconfig_basic                          ; low_latency_10g_1ch ;
;                |alt_xcvr_arbiter:pif[0].pif_arb|                                                                                        ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|alt_xcvr_arbiter:pif[0].pif_arb                                                                                                                                                                                                         ; alt_xcvr_arbiter                                ; low_latency_10g_1ch ;
;                |alt_xcvr_arbiter:pif[1].pif_arb|                                                                                        ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|alt_xcvr_arbiter:pif[1].pif_arb                                                                                                                                                                                                         ; alt_xcvr_arbiter                                ; low_latency_10g_1ch ;
;                |alt_xcvr_arbiter:pif[2].pif_arb|                                                                                        ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|alt_xcvr_arbiter:pif[2].pif_arb                                                                                                                                                                                                         ; alt_xcvr_arbiter                                ; low_latency_10g_1ch ;
;                |alt_xcvr_arbiter:pif[3].pif_arb|                                                                                        ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|alt_xcvr_arbiter:pif[3].pif_arb                                                                                                                                                                                                         ; alt_xcvr_arbiter                                ; low_latency_10g_1ch ;
;                |av_reconfig_bundle_to_basic:bundle|                                                                                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_reconfig_bundle_to_basic:bundle                                                                                                                                                                                                      ; av_reconfig_bundle_to_basic                     ; low_latency_10g_1ch ;
;                |av_xrbasic_lif:lif[0].logical_if|                                                                                       ; 368 (160)           ; 135 (9)                   ; 4096              ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if                                                                                                                                                                                                        ; av_xrbasic_lif                                  ; low_latency_10g_1ch ;
;                   |av_xrbasic_lif_csr:lif_csr|                                                                                          ; 188 (178)           ; 126 (114)                 ; 4096              ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr                                                                                                                                                                             ; av_xrbasic_lif_csr                              ; low_latency_10g_1ch ;
;                      |av_xrbasic_l2p_addr:l2paddr|                                                                                      ; 10 (10)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_addr:l2paddr                                                                                                                                                 ; av_xrbasic_l2p_addr                             ; low_latency_10g_1ch ;
;                      |av_xrbasic_l2p_rom:l2pch|                                                                                         ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch                                                                                                                                                    ; av_xrbasic_l2p_rom                              ; low_latency_10g_1ch ;
;                         |altsyncram:rom_l2p_ch_rtl_0|                                                                                   ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0                                                                                                                        ; altsyncram                                      ; work                ;
;                            |altsyncram_0132:auto_generated|                                                                             ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0|altsyncram_0132:auto_generated                                                                                         ; altsyncram_0132                                 ; work                ;
;                   |csr_mux:pif_tbus_mux|                                                                                                ; 20 (20)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux                                                                                                                                                                                   ; csr_mux                                         ; low_latency_10g_1ch ;
;          |alt_xcvr_reconfig_cal_seq:cal_seq|                                                                                            ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_cal_seq:cal_seq                                                                                                                                                                                                                                                               ; alt_xcvr_reconfig_cal_seq                       ; low_latency_10g_1ch ;
;          |alt_xcvr_reconfig_dcd:dcd.sc_dcd|                                                                                             ; 252 (0)             ; 256 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd                                                                                                                                                                                                                                                                ; alt_xcvr_reconfig_dcd                           ; low_latency_10g_1ch ;
;             |alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|                                                                    ; 252 (10)            ; 256 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av                                                                                                                                                                                                         ; alt_xcvr_reconfig_dcd_av                        ; low_latency_10g_1ch ;
;                |alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|                                                            ; 151 (3)             ; 104 (10)                  ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal                                                                                                                                             ; alt_xcvr_reconfig_dcd_cal_av                    ; low_latency_10g_1ch ;
;                   |alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|                                                 ; 148 (148)           ; 94 (94)                   ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control                                                                         ; alt_xcvr_reconfig_dcd_control_av                ; low_latency_10g_1ch ;
;                |alt_xreconf_cif:inst_alt_xreconf_cif|                                                                                   ; 61 (0)              ; 65 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xreconf_cif:inst_alt_xreconf_cif                                                                                                                                                                    ; alt_xreconf_cif                                 ; low_latency_10g_1ch ;
;                   |alt_arbiter_acq:mutex_inst|                                                                                          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xreconf_cif:inst_alt_xreconf_cif|alt_arbiter_acq:mutex_inst                                                                                                                                         ; alt_arbiter_acq                                 ; low_latency_10g_1ch ;
;                   |alt_xreconf_basic_acq:inst_basic_acq|                                                                                ; 59 (59)             ; 65 (65)                   ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xreconf_cif:inst_alt_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq                                                                                                                               ; alt_xreconf_basic_acq                           ; low_latency_10g_1ch ;
;                |alt_xreconf_uif:inst_alt_xreconf_uif|                                                                                   ; 30 (28)             ; 87 (83)                   ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xreconf_uif:inst_alt_xreconf_uif                                                                                                                                                                    ; alt_xreconf_uif                                 ; low_latency_10g_1ch ;
;                   |altera_wait_generate:wait_gen|                                                                                       ; 2 (2)               ; 4 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xreconf_uif:inst_alt_xreconf_uif|altera_wait_generate:wait_gen                                                                                                                                      ; altera_wait_generate                            ; low_latency_10g_1ch ;
;                      |alt_xcvr_resync:rst_sync|                                                                                         ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xreconf_uif:inst_alt_xreconf_uif|altera_wait_generate:wait_gen|alt_xcvr_resync:rst_sync                                                                                                             ; alt_xcvr_resync                                 ; low_latency_10g_1ch ;
;          |alt_xcvr_reconfig_direct:direct.sc_direct|                                                                                    ; 3 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_direct:direct.sc_direct                                                                                                                                                                                                                                                       ; alt_xcvr_reconfig_direct                        ; low_latency_10g_1ch ;
;             |alt_arbiter_acq:mutex_inst|                                                                                                ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_direct:direct.sc_direct|alt_arbiter_acq:mutex_inst                                                                                                                                                                                                                            ; alt_arbiter_acq                                 ; low_latency_10g_1ch ;
;          |alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|                                                                       ; 396 (0)             ; 253 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset                                                                                                                                                                                                                                          ; alt_xcvr_reconfig_offset_cancellation           ; low_latency_10g_1ch ;
;             |alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|                                                           ; 396 (142)           ; 253 (99)                  ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av                                                                                                                                                                          ; alt_xcvr_reconfig_offset_cancellation_av        ; low_latency_10g_1ch ;
;                |alt_arbiter_acq:mutex_inst|                                                                                             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_arbiter_acq:mutex_inst                                                                                                                                               ; alt_arbiter_acq                                 ; low_latency_10g_1ch ;
;                |alt_cal_av:alt_cal_inst|                                                                                                ; 250 (246)           ; 150 (142)                 ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst                                                                                                                                                  ; alt_cal_av                                      ; work                ;
;                   |alt_cal_edge_detect:pd0_det|                                                                                         ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd0_det                                                                                                                      ; alt_cal_edge_detect                             ; work                ;
;                   |alt_cal_edge_detect:pd180_det|                                                                                       ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd180_det                                                                                                                    ; alt_cal_edge_detect                             ; work                ;
;                   |alt_cal_edge_detect:pd270_det|                                                                                       ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd270_det                                                                                                                    ; alt_cal_edge_detect                             ; work                ;
;                   |alt_cal_edge_detect:pd90_det|                                                                                        ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd90_det                                                                                                                     ; alt_cal_edge_detect                             ; work                ;
;                |altera_wait_generate:wait_gen|                                                                                          ; 2 (2)               ; 4 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|altera_wait_generate:wait_gen                                                                                                                                            ; altera_wait_generate                            ; low_latency_10g_1ch ;
;                   |alt_xcvr_resync:rst_sync|                                                                                            ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|altera_wait_generate:wait_gen|alt_xcvr_resync:rst_sync                                                                                                                   ; alt_xcvr_resync                                 ; low_latency_10g_1ch ;
;          |alt_xcvr_resync:inst_reconfig_reset_sync|                                                                                     ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_resync:inst_reconfig_reset_sync                                                                                                                                                                                                                                                        ; alt_xcvr_resync                                 ; low_latency_10g_1ch ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                ; altera_reset_controller                         ; low_latency_10g_1ch ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                     ; altera_reset_synchronizer                       ; low_latency_10g_1ch ;
;       |altera_xcvr_custom:xcvr_custom_phy_0|                                                                                            ; 276 (0)             ; 383 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0                                                                                                                                                                                                                                                                                                  ; altera_xcvr_custom                              ; low_latency_10g_1ch ;
;          |av_xcvr_custom_nr:A5|                                                                                                         ; 276 (24)            ; 383 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5                                                                                                                                                                                                                                                                             ; av_xcvr_custom_nr                               ; low_latency_10g_1ch ;
;             |alt_xcvr_csr_common:csr|                                                                                                   ; 44 (44)             ; 39 (39)                   ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_common:csr                                                                                                                                                                                                                                                     ; alt_xcvr_csr_common                             ; low_latency_10g_1ch ;
;             |alt_xcvr_csr_pcs8g:csr_pcs|                                                                                                ; 65 (55)             ; 207 (95)                  ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs                                                                                                                                                                                                                                                  ; alt_xcvr_csr_pcs8g                              ; low_latency_10g_1ch ;
;                |csr_indexed_read_only_reg:mux_rlv|                                                                                      ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_read_only_reg:mux_rlv                                                                                                                                                                                                                ; csr_indexed_read_only_reg                       ; low_latency_10g_1ch ;
;                |csr_indexed_read_only_reg:mux_rx_a1a2sizeout|                                                                           ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_read_only_reg:mux_rx_a1a2sizeout                                                                                                                                                                                                     ; csr_indexed_read_only_reg                       ; low_latency_10g_1ch ;
;                |csr_indexed_read_only_reg:mux_rx_bitslipboundaryselectout|                                                              ; 0 (0)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_read_only_reg:mux_rx_bitslipboundaryselectout                                                                                                                                                                                        ; csr_indexed_read_only_reg                       ; low_latency_10g_1ch ;
;                |csr_indexed_read_only_reg:mux_rx_disperr|                                                                               ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_read_only_reg:mux_rx_disperr                                                                                                                                                                                                         ; csr_indexed_read_only_reg                       ; low_latency_10g_1ch ;
;                |csr_indexed_read_only_reg:mux_rx_errdetect|                                                                             ; 3 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_read_only_reg:mux_rx_errdetect                                                                                                                                                                                                       ; csr_indexed_read_only_reg                       ; low_latency_10g_1ch ;
;                   |csr_mux:o_narrow|                                                                                                    ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_read_only_reg:mux_rx_errdetect|csr_mux:o_narrow                                                                                                                                                                                      ; csr_mux                                         ; low_latency_10g_1ch ;
;                |csr_indexed_read_only_reg:mux_rx_patterndetect|                                                                         ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_read_only_reg:mux_rx_patterndetect                                                                                                                                                                                                   ; csr_indexed_read_only_reg                       ; low_latency_10g_1ch ;
;                |csr_indexed_read_only_reg:mux_rx_phase_comp_fifo_error|                                                                 ; 1 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_read_only_reg:mux_rx_phase_comp_fifo_error                                                                                                                                                                                           ; csr_indexed_read_only_reg                       ; low_latency_10g_1ch ;
;                   |csr_mux:o_narrow|                                                                                                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_read_only_reg:mux_rx_phase_comp_fifo_error|csr_mux:o_narrow                                                                                                                                                                          ; csr_mux                                         ; low_latency_10g_1ch ;
;                |csr_indexed_read_only_reg:mux_rx_syncstatus|                                                                            ; 1 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_read_only_reg:mux_rx_syncstatus                                                                                                                                                                                                      ; csr_indexed_read_only_reg                       ; low_latency_10g_1ch ;
;                   |csr_mux:o_narrow|                                                                                                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_read_only_reg:mux_rx_syncstatus|csr_mux:o_narrow                                                                                                                                                                                     ; csr_mux                                         ; low_latency_10g_1ch ;
;                |csr_indexed_read_only_reg:mux_tx_phase_comp_fifo_error|                                                                 ; 1 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_read_only_reg:mux_tx_phase_comp_fifo_error                                                                                                                                                                                           ; csr_indexed_read_only_reg                       ; low_latency_10g_1ch ;
;                   |csr_mux:o_narrow|                                                                                                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_read_only_reg:mux_tx_phase_comp_fifo_error|csr_mux:o_narrow                                                                                                                                                                          ; csr_mux                                         ; low_latency_10g_1ch ;
;                |csr_indexed_write_mux:wmux_rx_a1a2size|                                                                                 ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_write_mux:wmux_rx_a1a2size                                                                                                                                                                                                           ; csr_indexed_write_mux                           ; low_latency_10g_1ch ;
;                |csr_indexed_write_mux:wmux_tx_invpolarity|                                                                              ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_write_mux:wmux_tx_invpolarity                                                                                                                                                                                                        ; csr_indexed_write_mux                           ; low_latency_10g_1ch ;
;                   |csr_mux:o_narrow|                                                                                                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_write_mux:wmux_tx_invpolarity|csr_mux:o_narrow                                                                                                                                                                                       ; csr_mux                                         ; low_latency_10g_1ch ;
;             |altera_wait_generate:top_wait|                                                                                             ; 1 (1)               ; 4 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_wait_generate:top_wait                                                                                                                                                                                                                                               ; altera_wait_generate                            ; low_latency_10g_1ch ;
;                |alt_xcvr_resync:rst_sync|                                                                                               ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_wait_generate:top_wait|alt_xcvr_resync:rst_sync                                                                                                                                                                                                                      ; alt_xcvr_resync                                 ; low_latency_10g_1ch ;
;             |altera_xcvr_reset_control:gen_embedded_reset.reset_controller|                                                             ; 68 (4)              ; 79 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller                                                                                                                                                                                                               ; altera_xcvr_reset_control                       ; low_latency_10g_1ch ;
;                |alt_xcvr_reset_counter:g_pll.counter_pll_powerdown|                                                                     ; 10 (10)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_pll.counter_pll_powerdown                                                                                                                                                            ; alt_xcvr_reset_counter                          ; low_latency_10g_1ch ;
;                |alt_xcvr_reset_counter:g_rx.g_rx[0].g_rx.counter_rx_analogreset|                                                        ; 5 (5)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_rx.g_rx[0].g_rx.counter_rx_analogreset                                                                                                                                               ; alt_xcvr_reset_counter                          ; low_latency_10g_1ch ;
;                |alt_xcvr_reset_counter:g_rx.g_rx[0].g_rx.counter_rx_digitalreset|                                                       ; 14 (14)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_rx.g_rx[0].g_rx.counter_rx_digitalreset                                                                                                                                              ; alt_xcvr_reset_counter                          ; low_latency_10g_1ch ;
;                |alt_xcvr_reset_counter:g_rx.g_rx[0].g_rx.counter_rx_ready|                                                              ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_rx.g_rx[0].g_rx.counter_rx_ready                                                                                                                                                     ; alt_xcvr_reset_counter                          ; low_latency_10g_1ch ;
;                |alt_xcvr_reset_counter:g_rx.g_rx[1].g_rx.counter_rx_analogreset|                                                        ; 5 (5)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_rx.g_rx[1].g_rx.counter_rx_analogreset                                                                                                                                               ; alt_xcvr_reset_counter                          ; low_latency_10g_1ch ;
;                |alt_xcvr_reset_counter:g_rx.g_rx[1].g_rx.counter_rx_digitalreset|                                                       ; 14 (14)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_rx.g_rx[1].g_rx.counter_rx_digitalreset                                                                                                                                              ; alt_xcvr_reset_counter                          ; low_latency_10g_1ch ;
;                |alt_xcvr_reset_counter:g_rx.g_rx[1].g_rx.counter_rx_ready|                                                              ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_rx.g_rx[1].g_rx.counter_rx_ready                                                                                                                                                     ; alt_xcvr_reset_counter                          ; low_latency_10g_1ch ;
;                |alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|                                                       ; 4 (4)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset                                                                                                                                              ; alt_xcvr_reset_counter                          ; low_latency_10g_1ch ;
;                |alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_ready|                                                              ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_ready                                                                                                                                                     ; alt_xcvr_reset_counter                          ; low_latency_10g_1ch ;
;                |alt_xcvr_resync:g_rx.g_rx[0].g_rx.resync_rx_cal_busy|                                                                   ; 1 (1)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_resync:g_rx.g_rx[0].g_rx.resync_rx_cal_busy                                                                                                                                                          ; alt_xcvr_resync                                 ; low_latency_10g_1ch ;
;                |alt_xcvr_resync:g_rx.g_rx[1].g_rx.resync_rx_cal_busy|                                                                   ; 1 (1)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_resync:g_rx.g_rx[1].g_rx.resync_rx_cal_busy                                                                                                                                                          ; alt_xcvr_resync                                 ; low_latency_10g_1ch ;
;                |alt_xcvr_resync:g_tx.g_tx[0].g_tx.resync_tx_cal_busy|                                                                   ; 1 (1)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_resync:g_tx.g_tx[0].g_tx.resync_tx_cal_busy                                                                                                                                                          ; alt_xcvr_resync                                 ; low_latency_10g_1ch ;
;             |av_xcvr_custom_native:transceiver_core|                                                                                    ; 74 (5)              ; 54 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core                                                                                                                                                                                                                                      ; av_xcvr_custom_native                           ; low_latency_10g_1ch ;
;                |av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|                                        ; 26 (0)              ; 19 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst                                                                                                                                                      ; av_xcvr_native                                  ; low_latency_10g_1ch ;
;                   |av_pcs:inst_av_pcs|                                                                                                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs                                                                                                                                   ; av_pcs                                          ; low_latency_10g_1ch ;
;                      |av_pcs_ch:ch[0].inst_av_pcs_ch|                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch                                                                                                    ; av_pcs_ch                                       ; low_latency_10g_1ch ;
;                         |av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|                                                                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs                                                       ; av_hssi_8g_rx_pcs_rbc                           ; low_latency_10g_1ch ;
;                         |av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|                                                                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs                                                       ; av_hssi_8g_tx_pcs_rbc                           ; low_latency_10g_1ch ;
;                         |av_hssi_common_pcs_pma_interface_rbc:inst_av_hssi_common_pcs_pma_interface|                                    ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_common_pcs_pma_interface_rbc:inst_av_hssi_common_pcs_pma_interface                         ; av_hssi_common_pcs_pma_interface_rbc            ; low_latency_10g_1ch ;
;                         |av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface|                                    ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface                         ; av_hssi_common_pld_pcs_interface_rbc            ; low_latency_10g_1ch ;
;                         |av_hssi_rx_pcs_pma_interface_rbc:inst_av_hssi_rx_pcs_pma_interface|                                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_rx_pcs_pma_interface_rbc:inst_av_hssi_rx_pcs_pma_interface                                 ; av_hssi_rx_pcs_pma_interface_rbc                ; low_latency_10g_1ch ;
;                         |av_hssi_rx_pld_pcs_interface_rbc:inst_av_hssi_rx_pld_pcs_interface|                                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_rx_pld_pcs_interface_rbc:inst_av_hssi_rx_pld_pcs_interface                                 ; av_hssi_rx_pld_pcs_interface_rbc                ; low_latency_10g_1ch ;
;                         |av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface|                                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface                                 ; av_hssi_tx_pcs_pma_interface_rbc                ; low_latency_10g_1ch ;
;                         |av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface|                                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface                                 ; av_hssi_tx_pld_pcs_interface_rbc                ; low_latency_10g_1ch ;
;                   |av_pma:inst_av_pma|                                                                                                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma                                                                                                                                   ; av_pma                                          ; low_latency_10g_1ch ;
;                      |av_rx_pma:av_rx_pma|                                                                                              ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma                                                                                                               ; av_rx_pma                                       ; low_latency_10g_1ch ;
;                      |av_tx_pma:av_tx_pma|                                                                                              ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma                                                                                                               ; av_tx_pma                                       ; low_latency_10g_1ch ;
;                         |av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|                                                                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst                                                                ; av_tx_pma_ch                                    ; low_latency_10g_1ch ;
;                   |av_xcvr_avmm:inst_av_xcvr_avmm|                                                                                      ; 26 (6)              ; 19 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm                                                                                                                       ; av_xcvr_avmm                                    ; low_latency_10g_1ch ;
;                      |av_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst|                                                   ; 20 (20)             ; 18 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst                                                        ; av_xcvr_avmm_csr                                ; low_latency_10g_1ch ;
;                         |alt_xcvr_resync:gen_status_reg_rx.alt_xcvr_resync_inst|                                                        ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst|alt_xcvr_resync:gen_status_reg_rx.alt_xcvr_resync_inst ; alt_xcvr_resync                                 ; low_latency_10g_1ch ;
;                         |alt_xcvr_resync:gen_status_reg_tx.alt_xcvr_resync_inst|                                                        ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst|alt_xcvr_resync:gen_status_reg_tx.alt_xcvr_resync_inst ; alt_xcvr_resync                                 ; low_latency_10g_1ch ;
;                |av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|                                        ; 25 (0)              ; 19 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst                                                                                                                                                      ; av_xcvr_native                                  ; low_latency_10g_1ch ;
;                   |av_pcs:inst_av_pcs|                                                                                                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs                                                                                                                                   ; av_pcs                                          ; low_latency_10g_1ch ;
;                      |av_pcs_ch:ch[0].inst_av_pcs_ch|                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch                                                                                                    ; av_pcs_ch                                       ; low_latency_10g_1ch ;
;                         |av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|                                                                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs                                                       ; av_hssi_8g_rx_pcs_rbc                           ; low_latency_10g_1ch ;
;                         |av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|                                                                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs                                                       ; av_hssi_8g_tx_pcs_rbc                           ; low_latency_10g_1ch ;
;                         |av_hssi_common_pcs_pma_interface_rbc:inst_av_hssi_common_pcs_pma_interface|                                    ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_common_pcs_pma_interface_rbc:inst_av_hssi_common_pcs_pma_interface                         ; av_hssi_common_pcs_pma_interface_rbc            ; low_latency_10g_1ch ;
;                         |av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface|                                    ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface                         ; av_hssi_common_pld_pcs_interface_rbc            ; low_latency_10g_1ch ;
;                         |av_hssi_rx_pcs_pma_interface_rbc:inst_av_hssi_rx_pcs_pma_interface|                                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_rx_pcs_pma_interface_rbc:inst_av_hssi_rx_pcs_pma_interface                                 ; av_hssi_rx_pcs_pma_interface_rbc                ; low_latency_10g_1ch ;
;                         |av_hssi_rx_pld_pcs_interface_rbc:inst_av_hssi_rx_pld_pcs_interface|                                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_rx_pld_pcs_interface_rbc:inst_av_hssi_rx_pld_pcs_interface                                 ; av_hssi_rx_pld_pcs_interface_rbc                ; low_latency_10g_1ch ;
;                         |av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface|                                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface                                 ; av_hssi_tx_pcs_pma_interface_rbc                ; low_latency_10g_1ch ;
;                         |av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface|                                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface                                 ; av_hssi_tx_pld_pcs_interface_rbc                ; low_latency_10g_1ch ;
;                   |av_pma:inst_av_pma|                                                                                                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma                                                                                                                                   ; av_pma                                          ; low_latency_10g_1ch ;
;                      |av_rx_pma:av_rx_pma|                                                                                              ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma                                                                                                               ; av_rx_pma                                       ; low_latency_10g_1ch ;
;                      |av_tx_pma:av_tx_pma|                                                                                              ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma                                                                                                               ; av_tx_pma                                       ; low_latency_10g_1ch ;
;                         |av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|                                                                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst                                                                ; av_tx_pma_ch                                    ; low_latency_10g_1ch ;
;                   |av_xcvr_avmm:inst_av_xcvr_avmm|                                                                                      ; 25 (6)              ; 19 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm                                                                                                                       ; av_xcvr_avmm                                    ; low_latency_10g_1ch ;
;                      |av_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst|                                                   ; 19 (19)             ; 18 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst                                                        ; av_xcvr_avmm_csr                                ; low_latency_10g_1ch ;
;                         |alt_xcvr_resync:gen_status_reg_rx.alt_xcvr_resync_inst|                                                        ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst|alt_xcvr_resync:gen_status_reg_rx.alt_xcvr_resync_inst ; alt_xcvr_resync                                 ; low_latency_10g_1ch ;
;                         |alt_xcvr_resync:gen_status_reg_tx.alt_xcvr_resync_inst|                                                        ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst|alt_xcvr_resync:gen_status_reg_tx.alt_xcvr_resync_inst ; alt_xcvr_resync                                 ; low_latency_10g_1ch ;
;                |av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|                                               ; 10 (2)              ; 8 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls                                                                                                                                                             ; av_xcvr_plls                                    ; low_latency_10g_1ch ;
;                   |av_xcvr_avmm_csr:pll[0].avmm.av_xcvr_avmm_csr_inst|                                                                  ; 8 (8)               ; 7 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|av_xcvr_avmm_csr:pll[0].avmm.av_xcvr_avmm_csr_inst                                                                                                          ; av_xcvr_avmm_csr                                ; low_latency_10g_1ch ;
;                      |alt_xcvr_resync:gen_status_reg_pll.alt_xcvr_resync_inst|                                                          ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|av_xcvr_avmm_csr:pll[0].avmm.av_xcvr_avmm_csr_inst|alt_xcvr_resync:gen_status_reg_pll.alt_xcvr_resync_inst                                                  ; alt_xcvr_resync                                 ; low_latency_10g_1ch ;
;                |av_xcvr_plls:gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls|                                               ; 8 (2)               ; 8 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls                                                                                                                                                             ; av_xcvr_plls                                    ; low_latency_10g_1ch ;
;                   |av_xcvr_avmm_csr:pll[0].avmm.av_xcvr_avmm_csr_inst|                                                                  ; 6 (6)               ; 7 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls|av_xcvr_avmm_csr:pll[0].avmm.av_xcvr_avmm_csr_inst                                                                                                          ; av_xcvr_avmm_csr                                ; low_latency_10g_1ch ;
;                      |alt_xcvr_resync:gen_status_reg_pll.alt_xcvr_resync_inst|                                                          ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls|av_xcvr_avmm_csr:pll[0].avmm.av_xcvr_avmm_csr_inst|alt_xcvr_resync:gen_status_reg_pll.alt_xcvr_resync_inst                                                  ; alt_xcvr_resync                                 ; low_latency_10g_1ch ;
;       |low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|                                                           ; 618 (0)             ; 547 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a                                                                                                                                                                                                                                                                 ; low_latency_10g_1ch_data_pattern_check_SFP_A    ; low_latency_10g_1ch ;
;          |altera_avalon_data_pattern_checker:data_pattern_checker|                                                                      ; 618 (529)           ; 547 (261)                 ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker                                                                                                                                                                                                         ; altera_avalon_data_pattern_checker              ; low_latency_10g_1ch ;
;             |altera_reset_controller:clock_sensor_reset_controller|                                                                     ; 1 (1)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|altera_reset_controller:clock_sensor_reset_controller                                                                                                                                                   ; altera_reset_controller                         ; low_latency_10g_1ch ;
;                |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|altera_reset_controller:clock_sensor_reset_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                        ; altera_reset_synchronizer                       ; low_latency_10g_1ch ;
;             |altera_reset_controller:counter_reset_controller|                                                                          ; 1 (1)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|altera_reset_controller:counter_reset_controller                                                                                                                                                        ; altera_reset_controller                         ; low_latency_10g_1ch ;
;                |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|altera_reset_controller:counter_reset_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                             ; altera_reset_synchronizer                       ; low_latency_10g_1ch ;
;             |altera_reset_synchronizer:asi_reset_controller|                                                                            ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|altera_reset_synchronizer:asi_reset_controller                                                                                                                                                          ; altera_reset_synchronizer                       ; low_latency_10g_1ch ;
;             |altera_std_synchronizer:enable_register_synchronizer|                                                                      ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|altera_std_synchronizer:enable_register_synchronizer                                                                                                                                                    ; altera_std_synchronizer                         ; work                ;
;             |altera_std_synchronizer:enabled_synchronizer|                                                                              ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|altera_std_synchronizer:enabled_synchronizer                                                                                                                                                            ; altera_std_synchronizer                         ; work                ;
;             |altera_std_synchronizer:locked_synchronizer|                                                                               ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|altera_std_synchronizer:locked_synchronizer                                                                                                                                                             ; altera_std_synchronizer                         ; work                ;
;             |altera_std_synchronizer:ready_synchronizer|                                                                                ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|altera_std_synchronizer:ready_synchronizer                                                                                                                                                              ; altera_std_synchronizer                         ; work                ;
;             |altera_std_synchronizer:valid_synchronizer|                                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|altera_std_synchronizer:valid_synchronizer                                                                                                                                                              ; altera_std_synchronizer                         ; work                ;
;             |ones_counter:my_ones_counter|                                                                                              ; 78 (78)             ; 127 (127)                 ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|ones_counter:my_ones_counter                                                                                                                                                                            ; ones_counter                                    ; low_latency_10g_1ch ;
;             |snap_handshake_clock_crosser:snapper|                                                                                      ; 8 (2)               ; 140 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper                                                                                                                                                                    ; snap_handshake_clock_crosser                    ; low_latency_10g_1ch ;
;                |altera_reset_controller:reset_controller|                                                                               ; 1 (1)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|altera_reset_controller:reset_controller                                                                                                                           ; altera_reset_controller                         ; low_latency_10g_1ch ;
;                   |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                          ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|altera_reset_controller:reset_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                ; altera_reset_synchronizer                       ; low_latency_10g_1ch ;
;                |altera_std_synchronizer:ctrl_to_data_synchronizer|                                                                      ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|altera_std_synchronizer:ctrl_to_data_synchronizer                                                                                                                  ; altera_std_synchronizer                         ; work                ;
;                |altera_std_synchronizer:data_to_ctrl_synchronizer|                                                                      ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|altera_std_synchronizer:data_to_ctrl_synchronizer                                                                                                                  ; altera_std_synchronizer                         ; work                ;
;                |pulse_to_toggle:p2t_clr_sync|                                                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|pulse_to_toggle:p2t_clr_sync                                                                                                                                       ; pulse_to_toggle                                 ; low_latency_10g_1ch ;
;                |pulse_to_toggle:p2t_clr|                                                                                                ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|pulse_to_toggle:p2t_clr                                                                                                                                            ; pulse_to_toggle                                 ; low_latency_10g_1ch ;
;                |pulse_to_toggle:p2t_ctrl|                                                                                               ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|pulse_to_toggle:p2t_ctrl                                                                                                                                           ; pulse_to_toggle                                 ; low_latency_10g_1ch ;
;                |pulse_to_toggle:p2t_data|                                                                                               ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|pulse_to_toggle:p2t_data                                                                                                                                           ; pulse_to_toggle                                 ; low_latency_10g_1ch ;
;                |toggle_to_pulse:t2p_data|                                                                                               ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|toggle_to_pulse:t2p_data                                                                                                                                           ; toggle_to_pulse                                 ; low_latency_10g_1ch ;
;       |low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|                                                           ; 625 (0)             ; 547 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b                                                                                                                                                                                                                                                                 ; low_latency_10g_1ch_data_pattern_check_SFP_A    ; low_latency_10g_1ch ;
;          |altera_avalon_data_pattern_checker:data_pattern_checker|                                                                      ; 625 (536)           ; 547 (261)                 ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker                                                                                                                                                                                                         ; altera_avalon_data_pattern_checker              ; low_latency_10g_1ch ;
;             |altera_reset_controller:clock_sensor_reset_controller|                                                                     ; 1 (1)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|altera_reset_controller:clock_sensor_reset_controller                                                                                                                                                   ; altera_reset_controller                         ; low_latency_10g_1ch ;
;                |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|altera_reset_controller:clock_sensor_reset_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                        ; altera_reset_synchronizer                       ; low_latency_10g_1ch ;
;             |altera_reset_controller:counter_reset_controller|                                                                          ; 1 (1)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|altera_reset_controller:counter_reset_controller                                                                                                                                                        ; altera_reset_controller                         ; low_latency_10g_1ch ;
;                |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|altera_reset_controller:counter_reset_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                             ; altera_reset_synchronizer                       ; low_latency_10g_1ch ;
;             |altera_reset_synchronizer:asi_reset_controller|                                                                            ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|altera_reset_synchronizer:asi_reset_controller                                                                                                                                                          ; altera_reset_synchronizer                       ; low_latency_10g_1ch ;
;             |altera_std_synchronizer:enable_register_synchronizer|                                                                      ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|altera_std_synchronizer:enable_register_synchronizer                                                                                                                                                    ; altera_std_synchronizer                         ; work                ;
;             |altera_std_synchronizer:enabled_synchronizer|                                                                              ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|altera_std_synchronizer:enabled_synchronizer                                                                                                                                                            ; altera_std_synchronizer                         ; work                ;
;             |altera_std_synchronizer:locked_synchronizer|                                                                               ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|altera_std_synchronizer:locked_synchronizer                                                                                                                                                             ; altera_std_synchronizer                         ; work                ;
;             |altera_std_synchronizer:ready_synchronizer|                                                                                ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|altera_std_synchronizer:ready_synchronizer                                                                                                                                                              ; altera_std_synchronizer                         ; work                ;
;             |altera_std_synchronizer:valid_synchronizer|                                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|altera_std_synchronizer:valid_synchronizer                                                                                                                                                              ; altera_std_synchronizer                         ; work                ;
;             |ones_counter:my_ones_counter|                                                                                              ; 78 (78)             ; 127 (127)                 ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|ones_counter:my_ones_counter                                                                                                                                                                            ; ones_counter                                    ; low_latency_10g_1ch ;
;             |snap_handshake_clock_crosser:snapper|                                                                                      ; 8 (2)               ; 140 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper                                                                                                                                                                    ; snap_handshake_clock_crosser                    ; low_latency_10g_1ch ;
;                |altera_reset_controller:reset_controller|                                                                               ; 1 (1)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|altera_reset_controller:reset_controller                                                                                                                           ; altera_reset_controller                         ; low_latency_10g_1ch ;
;                   |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                          ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|altera_reset_controller:reset_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                ; altera_reset_synchronizer                       ; low_latency_10g_1ch ;
;                |altera_std_synchronizer:ctrl_to_data_synchronizer|                                                                      ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|altera_std_synchronizer:ctrl_to_data_synchronizer                                                                                                                  ; altera_std_synchronizer                         ; work                ;
;                |altera_std_synchronizer:data_to_ctrl_synchronizer|                                                                      ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|altera_std_synchronizer:data_to_ctrl_synchronizer                                                                                                                  ; altera_std_synchronizer                         ; work                ;
;                |pulse_to_toggle:p2t_clr_sync|                                                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|pulse_to_toggle:p2t_clr_sync                                                                                                                                       ; pulse_to_toggle                                 ; low_latency_10g_1ch ;
;                |pulse_to_toggle:p2t_clr|                                                                                                ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|pulse_to_toggle:p2t_clr                                                                                                                                            ; pulse_to_toggle                                 ; low_latency_10g_1ch ;
;                |pulse_to_toggle:p2t_ctrl|                                                                                               ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|pulse_to_toggle:p2t_ctrl                                                                                                                                           ; pulse_to_toggle                                 ; low_latency_10g_1ch ;
;                |pulse_to_toggle:p2t_data|                                                                                               ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|pulse_to_toggle:p2t_data                                                                                                                                           ; pulse_to_toggle                                 ; low_latency_10g_1ch ;
;                |toggle_to_pulse:t2p_data|                                                                                               ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|toggle_to_pulse:t2p_data                                                                                                                                           ; toggle_to_pulse                                 ; low_latency_10g_1ch ;
;       |low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|                                                               ; 396 (0)             ; 343 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a                                                                                                                                                                                                                                                                     ; low_latency_10g_1ch_data_pattern_gen_SFP_A      ; low_latency_10g_1ch ;
;          |altera_avalon_data_pattern_generator:data_pattern_generator|                                                                  ; 396 (393)           ; 343 (324)                 ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator                                                                                                                                                                                                         ; altera_avalon_data_pattern_generator            ; low_latency_10g_1ch ;
;             |altera_reset_synchronizer:asi_reset_controller|                                                                            ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|altera_reset_synchronizer:asi_reset_controller                                                                                                                                                          ; altera_reset_synchronizer                       ; low_latency_10g_1ch ;
;             |altera_std_synchronizer:asi_valid_synchronizer|                                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|altera_std_synchronizer:asi_valid_synchronizer                                                                                                                                                          ; altera_std_synchronizer                         ; work                ;
;             |altera_std_synchronizer:aso_ready_synchronizer|                                                                            ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|altera_std_synchronizer:aso_ready_synchronizer                                                                                                                                                          ; altera_std_synchronizer                         ; work                ;
;             |altera_std_synchronizer:enable_register_synchronizer|                                                                      ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|altera_std_synchronizer:enable_register_synchronizer                                                                                                                                                    ; altera_std_synchronizer                         ; work                ;
;             |altera_std_synchronizer:enabled_synchronizer|                                                                              ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|altera_std_synchronizer:enabled_synchronizer                                                                                                                                                            ; altera_std_synchronizer                         ; work                ;
;             |pulse_handshake_clock_crosser:pulser|                                                                                      ; 2 (0)               ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|pulse_handshake_clock_crosser:pulser                                                                                                                                                                    ; pulse_handshake_clock_crosser                   ; low_latency_10g_1ch ;
;                |pulse_clock_crosser:mm_to_st_pulser|                                                                                    ; 1 (1)               ; 4 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|pulse_handshake_clock_crosser:pulser|pulse_clock_crosser:mm_to_st_pulser                                                                                                                                ; pulse_clock_crosser                             ; low_latency_10g_1ch ;
;                   |altera_std_synchronizer:synchronizer|                                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|pulse_handshake_clock_crosser:pulser|pulse_clock_crosser:mm_to_st_pulser|altera_std_synchronizer:synchronizer                                                                                           ; altera_std_synchronizer                         ; work                ;
;                |pulse_clock_crosser:st_to_mm_pulser|                                                                                    ; 1 (1)               ; 4 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|pulse_handshake_clock_crosser:pulser|pulse_clock_crosser:st_to_mm_pulser                                                                                                                                ; pulse_clock_crosser                             ; low_latency_10g_1ch ;
;                   |altera_std_synchronizer:synchronizer|                                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|pulse_handshake_clock_crosser:pulser|pulse_clock_crosser:st_to_mm_pulser|altera_std_synchronizer:synchronizer                                                                                           ; altera_std_synchronizer                         ; work                ;
;       |low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|                                                               ; 388 (0)             ; 343 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b                                                                                                                                                                                                                                                                     ; low_latency_10g_1ch_data_pattern_gen_SFP_A      ; low_latency_10g_1ch ;
;          |altera_avalon_data_pattern_generator:data_pattern_generator|                                                                  ; 388 (385)           ; 343 (324)                 ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator                                                                                                                                                                                                         ; altera_avalon_data_pattern_generator            ; low_latency_10g_1ch ;
;             |altera_reset_synchronizer:asi_reset_controller|                                                                            ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|altera_reset_synchronizer:asi_reset_controller                                                                                                                                                          ; altera_reset_synchronizer                       ; low_latency_10g_1ch ;
;             |altera_std_synchronizer:asi_valid_synchronizer|                                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|altera_std_synchronizer:asi_valid_synchronizer                                                                                                                                                          ; altera_std_synchronizer                         ; work                ;
;             |altera_std_synchronizer:aso_ready_synchronizer|                                                                            ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|altera_std_synchronizer:aso_ready_synchronizer                                                                                                                                                          ; altera_std_synchronizer                         ; work                ;
;             |altera_std_synchronizer:enable_register_synchronizer|                                                                      ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|altera_std_synchronizer:enable_register_synchronizer                                                                                                                                                    ; altera_std_synchronizer                         ; work                ;
;             |altera_std_synchronizer:enabled_synchronizer|                                                                              ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|altera_std_synchronizer:enabled_synchronizer                                                                                                                                                            ; altera_std_synchronizer                         ; work                ;
;             |pulse_handshake_clock_crosser:pulser|                                                                                      ; 2 (0)               ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|pulse_handshake_clock_crosser:pulser                                                                                                                                                                    ; pulse_handshake_clock_crosser                   ; low_latency_10g_1ch ;
;                |pulse_clock_crosser:mm_to_st_pulser|                                                                                    ; 1 (1)               ; 4 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|pulse_handshake_clock_crosser:pulser|pulse_clock_crosser:mm_to_st_pulser                                                                                                                                ; pulse_clock_crosser                             ; low_latency_10g_1ch ;
;                   |altera_std_synchronizer:synchronizer|                                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|pulse_handshake_clock_crosser:pulser|pulse_clock_crosser:mm_to_st_pulser|altera_std_synchronizer:synchronizer                                                                                           ; altera_std_synchronizer                         ; work                ;
;                |pulse_clock_crosser:st_to_mm_pulser|                                                                                    ; 1 (1)               ; 4 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|pulse_handshake_clock_crosser:pulser|pulse_clock_crosser:st_to_mm_pulser                                                                                                                                ; pulse_clock_crosser                             ; low_latency_10g_1ch ;
;                   |altera_std_synchronizer:synchronizer|                                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|pulse_handshake_clock_crosser:pulser|pulse_clock_crosser:st_to_mm_pulser|altera_std_synchronizer:synchronizer                                                                                           ; altera_std_synchronizer                         ; work                ;
;       |low_latency_10g_1ch_master_0:master_0|                                                                                           ; 540 (0)             ; 449 (0)                   ; 512               ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0                                                                                                                                                                                                                                                                                                 ; low_latency_10g_1ch_master_0                    ; low_latency_10g_1ch ;
;          |altera_avalon_packets_to_master:transacto|                                                                                    ; 196 (0)             ; 132 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                                                                       ; altera_avalon_packets_to_master                 ; low_latency_10g_1ch ;
;             |packets_to_master:p2m|                                                                                                     ; 196 (196)           ; 132 (132)                 ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                                                                                 ; packets_to_master                               ; low_latency_10g_1ch ;
;          |altera_avalon_sc_fifo:fifo|                                                                                                   ; 26 (26)             ; 24 (24)                   ; 512               ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                           ; low_latency_10g_1ch ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                 ; altsyncram                                      ; work                ;
;                |altsyncram_ipm1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_ipm1:auto_generated                                                                                                                                                                                                                  ; altsyncram_ipm1                                 ; work                ;
;          |altera_avalon_st_bytes_to_packets:b2p|                                                                                        ; 12 (12)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                                                                           ; altera_avalon_st_bytes_to_packets               ; low_latency_10g_1ch ;
;          |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                                                             ; 280 (0)             ; 263 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                                                                                ; altera_avalon_st_jtag_interface                 ; low_latency_10g_1ch ;
;             |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                                                                         ; 277 (0)             ; 263 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                                                                              ; altera_jtag_dc_streaming                        ; low_latency_10g_1ch ;
;                |altera_avalon_st_clock_crosser:sink_crosser|                                                                            ; 9 (4)               ; 47 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                                                                                  ; altera_avalon_st_clock_crosser                  ; low_latency_10g_1ch ;
;                   |altera_avalon_st_pipeline_base:output_stage|                                                                         ; 5 (5)               ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                                                                      ; altera_avalon_st_pipeline_base                  ; low_latency_10g_1ch ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                             ; altera_std_synchronizer_nocut                   ; low_latency_10g_1ch ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                             ; altera_std_synchronizer_nocut                   ; low_latency_10g_1ch ;
;                |altera_jtag_src_crosser:source_crosser|                                                                                 ; 1 (0)               ; 27 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                                                                       ; altera_jtag_src_crosser                         ; low_latency_10g_1ch ;
;                   |altera_jtag_control_signal_crosser:crosser|                                                                          ; 1 (1)               ; 9 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                                                                            ; altera_jtag_control_signal_crosser              ; low_latency_10g_1ch ;
;                      |altera_std_synchronizer:synchronizer|                                                                             ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer                                                       ; altera_std_synchronizer                         ; work                ;
;                |altera_jtag_streaming:jtag_streaming|                                                                                   ; 267 (261)           ; 186 (167)                 ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                                                                         ; altera_jtag_streaming                           ; low_latency_10g_1ch ;
;                   |altera_avalon_st_idle_inserter:idle_inserter|                                                                        ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                                                                            ; altera_avalon_st_idle_inserter                  ; low_latency_10g_1ch ;
;                   |altera_avalon_st_idle_remover:idle_remover|                                                                          ; 4 (4)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                                                                              ; altera_avalon_st_idle_remover                   ; low_latency_10g_1ch ;
;                   |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                                                            ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                                                                                ; altera_std_synchronizer                         ; work                ;
;                   |altera_std_synchronizer:clock_sensor_synchronizer|                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                                                                       ; altera_std_synchronizer                         ; work                ;
;                   |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                                                           ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                                                                               ; altera_std_synchronizer                         ; work                ;
;                   |altera_std_synchronizer:reset_to_sample_synchronizer|                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                                                                                    ; altera_std_synchronizer                         ; work                ;
;                |altera_std_synchronizer:synchronizer|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                                                                         ; altera_std_synchronizer                         ; work                ;
;             |altera_jtag_sld_node:node|                                                                                                 ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node                                                                                                                                                                                                      ; altera_jtag_sld_node                            ; low_latency_10g_1ch ;
;                |sld_virtual_jtag_basic:sld_virtual_jtag_component|                                                                      ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                                                                                                                    ; sld_virtual_jtag_basic                          ; work                ;
;          |altera_avalon_st_packets_to_bytes:p2b|                                                                                        ; 26 (26)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                                                                           ; altera_avalon_st_packets_to_bytes               ; low_latency_10g_1ch ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                          ; altera_reset_controller                         ; low_latency_10g_1ch ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                               ; altera_reset_synchronizer                       ; low_latency_10g_1ch ;
;       |low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|                                                                         ; 152 (0)             ; 96 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                               ; low_latency_10g_1ch_mm_interconnect_0           ; low_latency_10g_1ch ;
;          |altera_avalon_sc_fifo:alt_xcvr_reconfig_0_reconfig_mgmt_agent_rsp_fifo|                                                       ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_xcvr_reconfig_0_reconfig_mgmt_agent_rsp_fifo                                                                                                                                                                                                        ; altera_avalon_sc_fifo                           ; low_latency_10g_1ch ;
;          |altera_avalon_sc_fifo:data_pattern_check_sfp_a_csr_slave_agent_rsp_fifo|                                                      ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_check_sfp_a_csr_slave_agent_rsp_fifo                                                                                                                                                                                                       ; altera_avalon_sc_fifo                           ; low_latency_10g_1ch ;
;          |altera_avalon_sc_fifo:data_pattern_check_sfp_b_csr_slave_agent_rsp_fifo|                                                      ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_check_sfp_b_csr_slave_agent_rsp_fifo                                                                                                                                                                                                       ; altera_avalon_sc_fifo                           ; low_latency_10g_1ch ;
;          |altera_avalon_sc_fifo:data_pattern_gen_sfp_a_csr_slave_agent_rsp_fifo|                                                        ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_gen_sfp_a_csr_slave_agent_rsp_fifo                                                                                                                                                                                                         ; altera_avalon_sc_fifo                           ; low_latency_10g_1ch ;
;          |altera_avalon_sc_fifo:data_pattern_gen_sfp_b_csr_slave_agent_rsp_fifo|                                                        ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_gen_sfp_b_csr_slave_agent_rsp_fifo                                                                                                                                                                                                         ; altera_avalon_sc_fifo                           ; low_latency_10g_1ch ;
;          |altera_avalon_sc_fifo:xcvr_custom_phy_0_phy_mgmt_agent_rsp_fifo|                                                              ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:xcvr_custom_phy_0_phy_mgmt_agent_rsp_fifo                                                                                                                                                                                                               ; altera_avalon_sc_fifo                           ; low_latency_10g_1ch ;
;          |altera_merlin_master_agent:master_0_master_agent|                                                                             ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent                                                                                                                                                                                                                              ; altera_merlin_master_agent                      ; low_latency_10g_1ch ;
;          |altera_merlin_slave_agent:alt_xcvr_reconfig_0_reconfig_mgmt_agent|                                                            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:alt_xcvr_reconfig_0_reconfig_mgmt_agent                                                                                                                                                                                                             ; altera_merlin_slave_agent                       ; low_latency_10g_1ch ;
;          |altera_merlin_slave_agent:data_pattern_check_sfp_a_csr_slave_agent|                                                           ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_pattern_check_sfp_a_csr_slave_agent                                                                                                                                                                                                            ; altera_merlin_slave_agent                       ; low_latency_10g_1ch ;
;          |altera_merlin_slave_agent:xcvr_custom_phy_0_phy_mgmt_agent|                                                                   ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:xcvr_custom_phy_0_phy_mgmt_agent                                                                                                                                                                                                                    ; altera_merlin_slave_agent                       ; low_latency_10g_1ch ;
;          |altera_merlin_slave_translator:alt_xcvr_reconfig_0_reconfig_mgmt_translator|                                                  ; 2 (2)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:alt_xcvr_reconfig_0_reconfig_mgmt_translator                                                                                                                                                                                                   ; altera_merlin_slave_translator                  ; low_latency_10g_1ch ;
;          |altera_merlin_slave_translator:data_pattern_check_sfp_a_csr_slave_translator|                                                 ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_pattern_check_sfp_a_csr_slave_translator                                                                                                                                                                                                  ; altera_merlin_slave_translator                  ; low_latency_10g_1ch ;
;          |altera_merlin_slave_translator:data_pattern_check_sfp_b_csr_slave_translator|                                                 ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_pattern_check_sfp_b_csr_slave_translator                                                                                                                                                                                                  ; altera_merlin_slave_translator                  ; low_latency_10g_1ch ;
;          |altera_merlin_slave_translator:data_pattern_gen_sfp_a_csr_slave_translator|                                                   ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_pattern_gen_sfp_a_csr_slave_translator                                                                                                                                                                                                    ; altera_merlin_slave_translator                  ; low_latency_10g_1ch ;
;          |altera_merlin_slave_translator:data_pattern_gen_sfp_b_csr_slave_translator|                                                   ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_pattern_gen_sfp_b_csr_slave_translator                                                                                                                                                                                                    ; altera_merlin_slave_translator                  ; low_latency_10g_1ch ;
;          |altera_merlin_slave_translator:xcvr_custom_phy_0_phy_mgmt_translator|                                                         ; 3 (3)               ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:xcvr_custom_phy_0_phy_mgmt_translator                                                                                                                                                                                                          ; altera_merlin_slave_translator                  ; low_latency_10g_1ch ;
;          |altera_merlin_traffic_limiter:master_0_master_limiter|                                                                        ; 12 (12)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter                                                                                                                                                                                                                         ; altera_merlin_traffic_limiter                   ; low_latency_10g_1ch ;
;          |low_latency_10g_1ch_mm_interconnect_0_cmd_demux:cmd_demux|                                                                    ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|low_latency_10g_1ch_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                     ; low_latency_10g_1ch_mm_interconnect_0_cmd_demux ; low_latency_10g_1ch ;
;          |low_latency_10g_1ch_mm_interconnect_0_router:router|                                                                          ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|low_latency_10g_1ch_mm_interconnect_0_router:router                                                                                                                                                                                                                           ; low_latency_10g_1ch_mm_interconnect_0_router    ; low_latency_10g_1ch ;
;          |low_latency_10g_1ch_mm_interconnect_0_rsp_mux:rsp_mux|                                                                        ; 74 (74)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|low_latency_10g_1ch_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                         ; low_latency_10g_1ch_mm_interconnect_0_rsp_mux   ; low_latency_10g_1ch ;
;       |low_latency_10g_1ch_pll_0:pll_0|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_pll_0:pll_0                                                                                                                                                                                                                                                                                                       ; low_latency_10g_1ch_pll_0                       ; low_latency_10g_1ch ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_pll_0:pll_0|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                               ; altera_pll                                      ; work                ;
;    |sld_hub:auto_hub|                                                                                                                   ; 92 (1)              ; 78 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                    ; sld_hub                                         ; altera_sld          ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 91 (0)              ; 78 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                    ; alt_sld_fab_with_jtag_input                     ; altera_sld          ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 91 (0)              ; 78 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                 ; alt_sld_fab                                     ; alt_sld_fab         ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 91 (1)              ; 78 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                             ; alt_sld_fab_alt_sld_fab                         ; alt_sld_fab         ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 90 (0)              ; 73 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                 ; alt_sld_fab_alt_sld_fab_sldfabric               ; alt_sld_fab         ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 90 (56)             ; 73 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                    ; sld_jtag_hub                                    ; work                ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 16 (16)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                            ; sld_rom_sr                                      ; work                ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |arria_v_two_sfp_link|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                          ; sld_shadow_jsm                                  ; altera_sld          ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+---------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+------+------------------------------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                   ; Type       ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+------+------------------------------------------------------------------+
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0|altsyncram_0132:auto_generated|ALTSYNCRAM ; M10K block ; True Dual Port   ; 128          ; 32           ; 128          ; 32           ; 4096 ; db/arria_v_two_sfp_link.ram0_av_xrbasic_l2p_rom_7965580d.hdl.mif ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_ipm1:auto_generated|ALTSYNCRAM                                                                                                                          ; AUTO       ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+------+------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+-------------------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name                              ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                   ; IP Include File                                                                                     ;
+--------+-------------------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+
; Altera ; Signal Tap                                ; N/A     ; N/A          ; Licensed     ; |arria_v_two_sfp_link|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                         ;                                                                                                     ;
; Altera ; Signal Tap                                ; N/A     ; N/A          ; Licensed     ; |arria_v_two_sfp_link|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                     ;                                                                                                     ;
; Altera ; Signal Tap                                ; N/A     ; N/A          ; Licensed     ; |arria_v_two_sfp_link|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit           ;                                                                                                     ;
; Altera ; Signal Tap                                ; N/A     ; N/A          ; Licensed     ; |arria_v_two_sfp_link|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric         ;                                                                                                     ;
; Altera ; Signal Tap                                ; N/A     ; N/A          ; Licensed     ; |arria_v_two_sfp_link|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter           ;                                                                                                     ;
; N/A    ; Qsys                                      ; 17.1    ; N/A          ; N/A          ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0                                                                                                                                                                                                                               ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/qsys_core/low_latency_10g_1ch.qsys ;
; Altera ; alt_xcvr_reconfig                         ; 17.1    ; N/A          ; N/A          ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0                                                                                                                                                                                         ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/qsys_core/low_latency_10g_1ch.qsys ;
; Altera ; altera_avalon_data_pattern_checker        ; 17.1    ; N/A          ; N/A          ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a                                                                                                                                                         ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/qsys_core/low_latency_10g_1ch.qsys ;
; Altera ; altera_avalon_data_pattern_checker_core   ; 17.1    ; N/A          ; N/A          ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker                                                                                                 ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/qsys_core/low_latency_10g_1ch.qsys ;
; Altera ; altera_reset_controller                   ; 17.1    ; N/A          ; N/A          ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|altera_reset_controller:clock_sensor_reset_controller                                           ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/qsys_core/low_latency_10g_1ch.qsys ;
; Altera ; altera_reset_controller                   ; 17.1    ; N/A          ; N/A          ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|altera_reset_controller:counter_reset_controller                                                ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/qsys_core/low_latency_10g_1ch.qsys ;
; Altera ; altera_reset_controller                   ; 17.1    ; N/A          ; N/A          ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|altera_reset_controller:reset_controller                   ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/qsys_core/low_latency_10g_1ch.qsys ;
; Altera ; altera_avalon_data_pattern_checker        ; 17.1    ; N/A          ; N/A          ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b                                                                                                                                                         ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/qsys_core/low_latency_10g_1ch.qsys ;
; Altera ; altera_avalon_data_pattern_checker_core   ; 17.1    ; N/A          ; N/A          ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker                                                                                                 ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/qsys_core/low_latency_10g_1ch.qsys ;
; Altera ; altera_reset_controller                   ; 17.1    ; N/A          ; N/A          ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|altera_reset_controller:clock_sensor_reset_controller                                           ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/qsys_core/low_latency_10g_1ch.qsys ;
; Altera ; altera_reset_controller                   ; 17.1    ; N/A          ; N/A          ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|altera_reset_controller:counter_reset_controller                                                ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/qsys_core/low_latency_10g_1ch.qsys ;
; Altera ; altera_reset_controller                   ; 17.1    ; N/A          ; N/A          ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|altera_reset_controller:reset_controller                   ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/qsys_core/low_latency_10g_1ch.qsys ;
; Altera ; altera_avalon_data_pattern_generator      ; 17.1    ; N/A          ; N/A          ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a                                                                                                                                                             ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/qsys_core/low_latency_10g_1ch.qsys ;
; Altera ; altera_avalon_data_pattern_generator_core ; 17.1    ; N/A          ; N/A          ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator                                                                                                 ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/qsys_core/low_latency_10g_1ch.qsys ;
; Altera ; altera_avalon_data_pattern_generator      ; 17.1    ; N/A          ; N/A          ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b                                                                                                                                                             ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/qsys_core/low_latency_10g_1ch.qsys ;
; Altera ; altera_avalon_data_pattern_generator_core ; 17.1    ; N/A          ; N/A          ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator                                                                                                 ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/qsys_core/low_latency_10g_1ch.qsys ;
; Altera ; altera_jtag_avalon_master                 ; 17.1    ; N/A          ; N/A          ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0                                                                                                                                                                                         ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/qsys_core/low_latency_10g_1ch.qsys ;
; Altera ; altera_avalon_st_bytes_to_packets         ; 17.1    ; N/A          ; N/A          ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                   ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/qsys_core/low_latency_10g_1ch.qsys ;
; Altera ; channel_adapter                           ; 17.1    ; N/A          ; N/A          ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|low_latency_10g_1ch_master_0_b2p_adapter:b2p_adapter                                                                                                                                    ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/qsys_core/low_latency_10g_1ch.qsys ;
; Altera ; altera_avalon_sc_fifo                     ; 17.1    ; N/A          ; N/A          ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_sc_fifo:fifo                                                                                                                                                              ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/qsys_core/low_latency_10g_1ch.qsys ;
; Altera ; altera_jtag_dc_streaming                  ; 17.1    ; N/A          ; N/A          ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                        ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/qsys_core/low_latency_10g_1ch.qsys ;
; Altera ; altera_avalon_st_packets_to_bytes         ; 17.1    ; N/A          ; N/A          ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                   ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/qsys_core/low_latency_10g_1ch.qsys ;
; Altera ; channel_adapter                           ; 17.1    ; N/A          ; N/A          ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|low_latency_10g_1ch_master_0_p2b_adapter:p2b_adapter                                                                                                                                    ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/qsys_core/low_latency_10g_1ch.qsys ;
; Altera ; altera_reset_controller                   ; 17.1    ; N/A          ; N/A          ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_reset_controller:rst_controller                                                                                                                                                  ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/qsys_core/low_latency_10g_1ch.qsys ;
; Altera ; timing_adapter                            ; 17.1    ; N/A          ; N/A          ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|low_latency_10g_1ch_master_0_timing_adt:timing_adt                                                                                                                                      ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/qsys_core/low_latency_10g_1ch.qsys ;
; Altera ; altera_avalon_packets_to_master           ; 17.1    ; N/A          ; N/A          ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto                                                                                                                                               ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/qsys_core/low_latency_10g_1ch.qsys ;
; Altera ; altera_mm_interconnect                    ; 17.1    ; N/A          ; N/A          ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                       ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/qsys_core/low_latency_10g_1ch.qsys ;
; Altera ; altera_merlin_slave_agent                 ; 17.1    ; N/A          ; N/A          ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:alt_xcvr_reconfig_0_reconfig_mgmt_agent                                                                                                     ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/qsys_core/low_latency_10g_1ch.qsys ;
; Altera ; altera_avalon_sc_fifo                     ; 17.1    ; N/A          ; N/A          ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_xcvr_reconfig_0_reconfig_mgmt_agent_rsp_fifo                                                                                                ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/qsys_core/low_latency_10g_1ch.qsys ;
; Altera ; altera_merlin_slave_translator            ; 17.1    ; N/A          ; N/A          ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:alt_xcvr_reconfig_0_reconfig_mgmt_translator                                                                                           ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/qsys_core/low_latency_10g_1ch.qsys ;
; Altera ; altera_avalon_st_adapter                  ; 17.1    ; N/A          ; N/A          ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|low_latency_10g_1ch_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                             ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/qsys_core/low_latency_10g_1ch.qsys ;
; Altera ; error_adapter                             ; 17.1    ; N/A          ; N/A          ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|low_latency_10g_1ch_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|low_latency_10g_1ch_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0     ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/qsys_core/low_latency_10g_1ch.qsys ;
; Altera ; altera_avalon_st_adapter                  ; 17.1    ; N/A          ; N/A          ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|low_latency_10g_1ch_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                         ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/qsys_core/low_latency_10g_1ch.qsys ;
; Altera ; error_adapter                             ; 17.1    ; N/A          ; N/A          ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|low_latency_10g_1ch_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|low_latency_10g_1ch_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/qsys_core/low_latency_10g_1ch.qsys ;
; Altera ; altera_avalon_st_adapter                  ; 17.1    ; N/A          ; N/A          ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|low_latency_10g_1ch_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                         ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/qsys_core/low_latency_10g_1ch.qsys ;
; Altera ; error_adapter                             ; 17.1    ; N/A          ; N/A          ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|low_latency_10g_1ch_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|low_latency_10g_1ch_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/qsys_core/low_latency_10g_1ch.qsys ;
; Altera ; altera_avalon_st_adapter                  ; 17.1    ; N/A          ; N/A          ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|low_latency_10g_1ch_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                         ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/qsys_core/low_latency_10g_1ch.qsys ;
; Altera ; error_adapter                             ; 17.1    ; N/A          ; N/A          ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|low_latency_10g_1ch_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|low_latency_10g_1ch_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/qsys_core/low_latency_10g_1ch.qsys ;
; Altera ; altera_avalon_st_adapter                  ; 17.1    ; N/A          ; N/A          ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|low_latency_10g_1ch_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                         ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/qsys_core/low_latency_10g_1ch.qsys ;
; Altera ; error_adapter                             ; 17.1    ; N/A          ; N/A          ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|low_latency_10g_1ch_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|low_latency_10g_1ch_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/qsys_core/low_latency_10g_1ch.qsys ;
; Altera ; altera_avalon_st_adapter                  ; 17.1    ; N/A          ; N/A          ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|low_latency_10g_1ch_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                         ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/qsys_core/low_latency_10g_1ch.qsys ;
; Altera ; error_adapter                             ; 17.1    ; N/A          ; N/A          ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|low_latency_10g_1ch_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|low_latency_10g_1ch_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/qsys_core/low_latency_10g_1ch.qsys ;
; Altera ; altera_merlin_demultiplexer               ; 17.1    ; N/A          ; N/A          ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|low_latency_10g_1ch_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                             ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/qsys_core/low_latency_10g_1ch.qsys ;
; Altera ; altera_merlin_multiplexer                 ; 17.1    ; N/A          ; N/A          ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|low_latency_10g_1ch_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                 ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/qsys_core/low_latency_10g_1ch.qsys ;
; Altera ; altera_merlin_multiplexer                 ; 17.1    ; N/A          ; N/A          ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|low_latency_10g_1ch_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                             ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/qsys_core/low_latency_10g_1ch.qsys ;
; Altera ; altera_merlin_multiplexer                 ; 17.1    ; N/A          ; N/A          ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|low_latency_10g_1ch_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                             ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/qsys_core/low_latency_10g_1ch.qsys ;
; Altera ; altera_merlin_multiplexer                 ; 17.1    ; N/A          ; N/A          ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|low_latency_10g_1ch_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                             ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/qsys_core/low_latency_10g_1ch.qsys ;
; Altera ; altera_merlin_multiplexer                 ; 17.1    ; N/A          ; N/A          ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|low_latency_10g_1ch_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                             ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/qsys_core/low_latency_10g_1ch.qsys ;
; Altera ; altera_merlin_multiplexer                 ; 17.1    ; N/A          ; N/A          ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|low_latency_10g_1ch_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                             ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/qsys_core/low_latency_10g_1ch.qsys ;
; Altera ; altera_merlin_slave_agent                 ; 17.1    ; N/A          ; N/A          ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_pattern_check_sfp_a_csr_slave_agent                                                                                                    ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/qsys_core/low_latency_10g_1ch.qsys ;
; Altera ; altera_avalon_sc_fifo                     ; 17.1    ; N/A          ; N/A          ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_check_sfp_a_csr_slave_agent_rsp_fifo                                                                                               ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/qsys_core/low_latency_10g_1ch.qsys ;
; Altera ; altera_merlin_slave_translator            ; 17.1    ; N/A          ; N/A          ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_pattern_check_sfp_a_csr_slave_translator                                                                                          ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/qsys_core/low_latency_10g_1ch.qsys ;
; Altera ; altera_merlin_slave_agent                 ; 17.1    ; N/A          ; N/A          ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_pattern_check_sfp_b_csr_slave_agent                                                                                                    ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/qsys_core/low_latency_10g_1ch.qsys ;
; Altera ; altera_avalon_sc_fifo                     ; 17.1    ; N/A          ; N/A          ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_check_sfp_b_csr_slave_agent_rsp_fifo                                                                                               ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/qsys_core/low_latency_10g_1ch.qsys ;
; Altera ; altera_merlin_slave_translator            ; 17.1    ; N/A          ; N/A          ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_pattern_check_sfp_b_csr_slave_translator                                                                                          ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/qsys_core/low_latency_10g_1ch.qsys ;
; Altera ; altera_merlin_slave_agent                 ; 17.1    ; N/A          ; N/A          ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_pattern_gen_sfp_a_csr_slave_agent                                                                                                      ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/qsys_core/low_latency_10g_1ch.qsys ;
; Altera ; altera_avalon_sc_fifo                     ; 17.1    ; N/A          ; N/A          ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_gen_sfp_a_csr_slave_agent_rsp_fifo                                                                                                 ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/qsys_core/low_latency_10g_1ch.qsys ;
; Altera ; altera_merlin_slave_translator            ; 17.1    ; N/A          ; N/A          ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_pattern_gen_sfp_a_csr_slave_translator                                                                                            ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/qsys_core/low_latency_10g_1ch.qsys ;
; Altera ; altera_merlin_slave_agent                 ; 17.1    ; N/A          ; N/A          ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_pattern_gen_sfp_b_csr_slave_agent                                                                                                      ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/qsys_core/low_latency_10g_1ch.qsys ;
; Altera ; altera_avalon_sc_fifo                     ; 17.1    ; N/A          ; N/A          ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_gen_sfp_b_csr_slave_agent_rsp_fifo                                                                                                 ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/qsys_core/low_latency_10g_1ch.qsys ;
; Altera ; altera_merlin_slave_translator            ; 17.1    ; N/A          ; N/A          ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_pattern_gen_sfp_b_csr_slave_translator                                                                                            ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/qsys_core/low_latency_10g_1ch.qsys ;
; Altera ; altera_merlin_master_agent                ; 17.1    ; N/A          ; N/A          ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent                                                                                                                      ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/qsys_core/low_latency_10g_1ch.qsys ;
; Altera ; altera_merlin_traffic_limiter             ; 17.1    ; N/A          ; N/A          ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter                                                                                                                 ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/qsys_core/low_latency_10g_1ch.qsys ;
; Altera ; altera_merlin_master_translator           ; 17.1    ; N/A          ; N/A          ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator                                                                                                            ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/qsys_core/low_latency_10g_1ch.qsys ;
; Altera ; altera_merlin_router                      ; 17.1    ; N/A          ; N/A          ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|low_latency_10g_1ch_mm_interconnect_0_router:router                                                                                                                   ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/qsys_core/low_latency_10g_1ch.qsys ;
; Altera ; altera_merlin_router                      ; 17.1    ; N/A          ; N/A          ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|low_latency_10g_1ch_mm_interconnect_0_router_001:router_001                                                                                                           ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/qsys_core/low_latency_10g_1ch.qsys ;
; Altera ; altera_merlin_router                      ; 17.1    ; N/A          ; N/A          ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|low_latency_10g_1ch_mm_interconnect_0_router_001:router_002                                                                                                           ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/qsys_core/low_latency_10g_1ch.qsys ;
; Altera ; altera_merlin_router                      ; 17.1    ; N/A          ; N/A          ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|low_latency_10g_1ch_mm_interconnect_0_router_001:router_003                                                                                                           ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/qsys_core/low_latency_10g_1ch.qsys ;
; Altera ; altera_merlin_router                      ; 17.1    ; N/A          ; N/A          ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|low_latency_10g_1ch_mm_interconnect_0_router_001:router_004                                                                                                           ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/qsys_core/low_latency_10g_1ch.qsys ;
; Altera ; altera_merlin_router                      ; 17.1    ; N/A          ; N/A          ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|low_latency_10g_1ch_mm_interconnect_0_router_001:router_005                                                                                                           ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/qsys_core/low_latency_10g_1ch.qsys ;
; Altera ; altera_merlin_router                      ; 17.1    ; N/A          ; N/A          ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|low_latency_10g_1ch_mm_interconnect_0_router_001:router_006                                                                                                           ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/qsys_core/low_latency_10g_1ch.qsys ;
; Altera ; altera_merlin_demultiplexer               ; 17.1    ; N/A          ; N/A          ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|low_latency_10g_1ch_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                             ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/qsys_core/low_latency_10g_1ch.qsys ;
; Altera ; altera_merlin_demultiplexer               ; 17.1    ; N/A          ; N/A          ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|low_latency_10g_1ch_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                         ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/qsys_core/low_latency_10g_1ch.qsys ;
; Altera ; altera_merlin_demultiplexer               ; 17.1    ; N/A          ; N/A          ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|low_latency_10g_1ch_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                         ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/qsys_core/low_latency_10g_1ch.qsys ;
; Altera ; altera_merlin_demultiplexer               ; 17.1    ; N/A          ; N/A          ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|low_latency_10g_1ch_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                         ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/qsys_core/low_latency_10g_1ch.qsys ;
; Altera ; altera_merlin_demultiplexer               ; 17.1    ; N/A          ; N/A          ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|low_latency_10g_1ch_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                         ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/qsys_core/low_latency_10g_1ch.qsys ;
; Altera ; altera_merlin_demultiplexer               ; 17.1    ; N/A          ; N/A          ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|low_latency_10g_1ch_mm_interconnect_0_rsp_demux:rsp_demux_005                                                                                                         ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/qsys_core/low_latency_10g_1ch.qsys ;
; Altera ; altera_merlin_multiplexer                 ; 17.1    ; N/A          ; N/A          ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|low_latency_10g_1ch_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                 ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/qsys_core/low_latency_10g_1ch.qsys ;
; Altera ; altera_merlin_slave_agent                 ; 17.1    ; N/A          ; N/A          ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:xcvr_custom_phy_0_phy_mgmt_agent                                                                                                            ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/qsys_core/low_latency_10g_1ch.qsys ;
; Altera ; altera_avalon_sc_fifo                     ; 17.1    ; N/A          ; N/A          ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:xcvr_custom_phy_0_phy_mgmt_agent_rsp_fifo                                                                                                       ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/qsys_core/low_latency_10g_1ch.qsys ;
; Altera ; altera_merlin_slave_translator            ; 17.1    ; N/A          ; N/A          ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:xcvr_custom_phy_0_phy_mgmt_translator                                                                                                  ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/qsys_core/low_latency_10g_1ch.qsys ;
; Altera ; altera_pll                                ; 17.1    ; N/A          ; N/A          ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_pll_0:pll_0                                                                                                                                                                                               ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/qsys_core/low_latency_10g_1ch.qsys ;
; Altera ; altera_reset_controller                   ; 17.1    ; N/A          ; N/A          ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_reset_controller:rst_controller                                                                                                                                                                                        ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/qsys_core/low_latency_10g_1ch.qsys ;
; Altera ; altera_reset_controller                   ; 17.1    ; N/A          ; N/A          ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_reset_controller:rst_controller_001                                                                                                                                                                                    ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/qsys_core/low_latency_10g_1ch.qsys ;
; Altera ; altera_reset_controller                   ; 17.1    ; N/A          ; N/A          ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_reset_controller:rst_controller_002                                                                                                                                                                                    ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/qsys_core/low_latency_10g_1ch.qsys ;
; Altera ; altera_reset_controller                   ; 17.1    ; N/A          ; N/A          ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_reset_controller:rst_controller_003                                                                                                                                                                                    ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/qsys_core/low_latency_10g_1ch.qsys ;
; Altera ; altera_reset_controller                   ; 17.1    ; N/A          ; N/A          ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_reset_controller:rst_controller_004                                                                                                                                                                                    ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/qsys_core/low_latency_10g_1ch.qsys ;
; Altera ; timing_adapter                            ; 17.1    ; N/A          ; N/A          ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_timing_adapter_SFP_A_rx:timing_adapter_sfp_a_rx                                                                                                                                                           ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/qsys_core/low_latency_10g_1ch.qsys ;
; Altera ; timing_adapter                            ; 17.1    ; N/A          ; N/A          ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_timing_adapter_SFP_A_tx:timing_adapter_sfp_a_tx                                                                                                                                                           ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/qsys_core/low_latency_10g_1ch.qsys ;
; Altera ; timing_adapter                            ; 17.1    ; N/A          ; N/A          ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_timing_adapter_SFP_A_rx:timing_adapter_sfp_b_rx                                                                                                                                                           ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/qsys_core/low_latency_10g_1ch.qsys ;
; Altera ; timing_adapter                            ; 17.1    ; N/A          ; N/A          ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_timing_adapter_SFP_A_tx:timing_adapter_sfp_b_tx                                                                                                                                                           ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/qsys_core/low_latency_10g_1ch.qsys ;
; Altera ; altera_xcvr_custom_phy                    ; 17.1    ; N/A          ; N/A          ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0                                                                                                                                                                                          ; C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/qsys_core/low_latency_10g_1ch.qsys ;
+--------+-------------------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                                                  ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+
; Name                  ; state.READ_SEND_WAIT ; state.READ_SEND_ISSUE ; state.READ_DATA_WAIT ; state.READ_CMD_WAIT ; state.READ_ASSERT ; state.RETURN_PACKET ; state.WRITE_WAIT ; state.GET_WRITE_DATA ; state.GET_ADDR4 ; state.GET_ADDR3 ; state.GET_ADDR2 ; state.GET_ADDR1 ; state.GET_SIZE2 ; state.GET_SIZE1 ; state.GET_EXTRA ; state.0000 ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+
; state.0000            ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ;
; state.GET_EXTRA       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 1          ;
; state.GET_SIZE1       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 1          ;
; state.GET_SIZE2       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 1          ;
; state.GET_ADDR1       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR2       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR3       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR4       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_WRITE_DATA  ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 1                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.WRITE_WAIT      ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 1                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.RETURN_PACKET   ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 1                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_ASSERT     ; 0                    ; 0                     ; 0                    ; 0                   ; 1                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_CMD_WAIT   ; 0                    ; 0                     ; 0                    ; 1                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_DATA_WAIT  ; 0                    ; 0                     ; 1                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_SEND_ISSUE ; 0                    ; 1                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_SEND_WAIT  ; 1                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state ;
+-------------------------+----------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                    ; read_state.ST_HEADER ; read_state.ST_READ_DATA ; read_state.ST_PADDED                                                                                                                                                                                              ;
+-------------------------+----------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; read_state.ST_HEADER    ; 0                    ; 0                       ; 0                                                                                                                                                                                                                 ;
; read_state.ST_PADDED    ; 1                    ; 0                       ; 1                                                                                                                                                                                                                 ;
; read_state.ST_READ_DATA ; 1                    ; 1                       ; 0                                                                                                                                                                                                                 ;
+-------------------------+----------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state ;
+---------------------------+---------------------------+-------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                      ; write_state.ST_WRITE_DATA ; write_state.ST_HEADER_2 ; write_state.ST_HEADER_1 ; write_state.ST_BYPASS                                                                                                                                                             ;
+---------------------------+---------------------------+-------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; write_state.ST_BYPASS     ; 0                         ; 0                       ; 0                       ; 0                                                                                                                                                                                 ;
; write_state.ST_HEADER_1   ; 0                         ; 0                       ; 1                       ; 1                                                                                                                                                                                 ;
; write_state.ST_HEADER_2   ; 0                         ; 1                       ; 0                       ; 1                                                                                                                                                                                 ;
; write_state.ST_WRITE_DATA ; 1                         ; 0                       ; 0                       ; 1                                                                                                                                                                                 ;
+---------------------------+---------------------------+-------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|state ;
+--------------------+-----------------+-------------------+--------------------+---------------+-------------------+-----------------------------------------------------------------------------------------------------+
; Name               ; state.ST_CUSTOM ; state.ST_LOW_FREQ ; state.ST_HIGH_FREQ ; state.ST_PRBS ; state.ST_PREAMBLE ; state.ST_IDLE                                                                                       ;
+--------------------+-----------------+-------------------+--------------------+---------------+-------------------+-----------------------------------------------------------------------------------------------------+
; state.ST_IDLE      ; 0               ; 0                 ; 0                  ; 0             ; 0                 ; 0                                                                                                   ;
; state.ST_PREAMBLE  ; 0               ; 0                 ; 0                  ; 0             ; 1                 ; 1                                                                                                   ;
; state.ST_PRBS      ; 0               ; 0                 ; 0                  ; 1             ; 0                 ; 1                                                                                                   ;
; state.ST_HIGH_FREQ ; 0               ; 0                 ; 1                  ; 0             ; 0                 ; 1                                                                                                   ;
; state.ST_LOW_FREQ  ; 0               ; 1                 ; 0                  ; 0             ; 0                 ; 1                                                                                                   ;
; state.ST_CUSTOM    ; 1               ; 0                 ; 0                  ; 0             ; 0                 ; 1                                                                                                   ;
+--------------------+-----------------+-------------------+--------------------+---------------+-------------------+-----------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|state ;
+--------------------+-----------------+-------------------+--------------------+---------------+-------------------+-----------------------------------------------------------------------------------------------------+
; Name               ; state.ST_CUSTOM ; state.ST_LOW_FREQ ; state.ST_HIGH_FREQ ; state.ST_PRBS ; state.ST_PREAMBLE ; state.ST_IDLE                                                                                       ;
+--------------------+-----------------+-------------------+--------------------+---------------+-------------------+-----------------------------------------------------------------------------------------------------+
; state.ST_IDLE      ; 0               ; 0                 ; 0                  ; 0             ; 0                 ; 0                                                                                                   ;
; state.ST_PREAMBLE  ; 0               ; 0                 ; 0                  ; 0             ; 1                 ; 1                                                                                                   ;
; state.ST_PRBS      ; 0               ; 0                 ; 0                  ; 1             ; 0                 ; 1                                                                                                   ;
; state.ST_HIGH_FREQ ; 0               ; 0                 ; 1                  ; 0             ; 0                 ; 1                                                                                                   ;
; state.ST_LOW_FREQ  ; 0               ; 1                 ; 0                  ; 0             ; 0                 ; 1                                                                                                   ;
; state.ST_CUSTOM    ; 1               ; 0                 ; 0                  ; 0             ; 0                 ; 1                                                                                                   ;
+--------------------+-----------------+-------------------+--------------------+---------------+-------------------+-----------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|state ;
+-------------------+---------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name              ; state.ST_IDLE ; state.ST_COUNT ; state.ST_GET_LOCK                                                                                                                                                  ;
+-------------------+---------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE     ; 0             ; 0              ; 0                                                                                                                                                                  ;
; state.ST_GET_LOCK ; 1             ; 0              ; 1                                                                                                                                                                  ;
; state.ST_COUNT    ; 1             ; 1              ; 0                                                                                                                                                                  ;
+-------------------+---------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|state ;
+-------------------+---------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name              ; state.ST_IDLE ; state.ST_COUNT ; state.ST_GET_LOCK                                                                                                                                                  ;
+-------------------+---------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE     ; 0             ; 0              ; 0                                                                                                                                                                  ;
; state.ST_GET_LOCK ; 1             ; 0              ; 1                                                                                                                                                                  ;
; state.ST_COUNT    ; 1             ; 1              ; 0                                                                                                                                                                  ;
+-------------------+---------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xreconf_cif:inst_alt_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state                                                                                                                                                                                                                                                                             ;
+-------------------------------------------+----------------------------------------+----------------------+----------------------+-------------------------+-----------------------------------+----------------------------------+-----------------------------------+---------------------------------------+-------------------------------------------+-----------------------------------------+----------------------------------------+------------------------------+---------------------------+-----------------------------------+--------------------+------------+
; Name                                      ; state.ST_CLR_RECONFIG_BASIC_PADDR_MODE ; state.ST_RELEASE_REQ ; state.ST_START_AGAIN ; state.ST_CHECK_CTRLLOCK ; state.ST_READ_RECONFIG_BASIC_DATA ; state.ST_SET_RECONFIG_BASIC_READ ; state.ST_SET_RECONFIG_BASIC_WRITE ; state.ST_WRITE_DATA_TO_RECONFIG_BASIC ; state.ST_ACCESS_RECONFIG_BASIC_OFFSET_REG ; state.ST_CONFIRM_RECONFIG_BASIC_CH_LOCK ; state.ST_SET_RECONFIG_BASIC_PADDR_MODE ; state.ST_CHECK_PHY_ADD_LEGAL ; state.ST_READ_PHY_ADDRESS ; state.ST_WRITE_RECONFIG_BASIC_LCH ; state.ST_REQ_MUTEX ; state.0000 ;
+-------------------------------------------+----------------------------------------+----------------------+----------------------+-------------------------+-----------------------------------+----------------------------------+-----------------------------------+---------------------------------------+-------------------------------------------+-----------------------------------------+----------------------------------------+------------------------------+---------------------------+-----------------------------------+--------------------+------------+
; state.0000                                ; 0                                      ; 0                    ; 0                    ; 0                       ; 0                                 ; 0                                ; 0                                 ; 0                                     ; 0                                         ; 0                                       ; 0                                      ; 0                            ; 0                         ; 0                                 ; 0                  ; 0          ;
; state.ST_REQ_MUTEX                        ; 0                                      ; 0                    ; 0                    ; 0                       ; 0                                 ; 0                                ; 0                                 ; 0                                     ; 0                                         ; 0                                       ; 0                                      ; 0                            ; 0                         ; 0                                 ; 1                  ; 1          ;
; state.ST_WRITE_RECONFIG_BASIC_LCH         ; 0                                      ; 0                    ; 0                    ; 0                       ; 0                                 ; 0                                ; 0                                 ; 0                                     ; 0                                         ; 0                                       ; 0                                      ; 0                            ; 0                         ; 1                                 ; 0                  ; 1          ;
; state.ST_READ_PHY_ADDRESS                 ; 0                                      ; 0                    ; 0                    ; 0                       ; 0                                 ; 0                                ; 0                                 ; 0                                     ; 0                                         ; 0                                       ; 0                                      ; 0                            ; 1                         ; 0                                 ; 0                  ; 1          ;
; state.ST_CHECK_PHY_ADD_LEGAL              ; 0                                      ; 0                    ; 0                    ; 0                       ; 0                                 ; 0                                ; 0                                 ; 0                                     ; 0                                         ; 0                                       ; 0                                      ; 1                            ; 0                         ; 0                                 ; 0                  ; 1          ;
; state.ST_SET_RECONFIG_BASIC_PADDR_MODE    ; 0                                      ; 0                    ; 0                    ; 0                       ; 0                                 ; 0                                ; 0                                 ; 0                                     ; 0                                         ; 0                                       ; 1                                      ; 0                            ; 0                         ; 0                                 ; 0                  ; 1          ;
; state.ST_CONFIRM_RECONFIG_BASIC_CH_LOCK   ; 0                                      ; 0                    ; 0                    ; 0                       ; 0                                 ; 0                                ; 0                                 ; 0                                     ; 0                                         ; 1                                       ; 0                                      ; 0                            ; 0                         ; 0                                 ; 0                  ; 1          ;
; state.ST_ACCESS_RECONFIG_BASIC_OFFSET_REG ; 0                                      ; 0                    ; 0                    ; 0                       ; 0                                 ; 0                                ; 0                                 ; 0                                     ; 1                                         ; 0                                       ; 0                                      ; 0                            ; 0                         ; 0                                 ; 0                  ; 1          ;
; state.ST_WRITE_DATA_TO_RECONFIG_BASIC     ; 0                                      ; 0                    ; 0                    ; 0                       ; 0                                 ; 0                                ; 0                                 ; 1                                     ; 0                                         ; 0                                       ; 0                                      ; 0                            ; 0                         ; 0                                 ; 0                  ; 1          ;
; state.ST_SET_RECONFIG_BASIC_WRITE         ; 0                                      ; 0                    ; 0                    ; 0                       ; 0                                 ; 0                                ; 1                                 ; 0                                     ; 0                                         ; 0                                       ; 0                                      ; 0                            ; 0                         ; 0                                 ; 0                  ; 1          ;
; state.ST_SET_RECONFIG_BASIC_READ          ; 0                                      ; 0                    ; 0                    ; 0                       ; 0                                 ; 1                                ; 0                                 ; 0                                     ; 0                                         ; 0                                       ; 0                                      ; 0                            ; 0                         ; 0                                 ; 0                  ; 1          ;
; state.ST_READ_RECONFIG_BASIC_DATA         ; 0                                      ; 0                    ; 0                    ; 0                       ; 1                                 ; 0                                ; 0                                 ; 0                                     ; 0                                         ; 0                                       ; 0                                      ; 0                            ; 0                         ; 0                                 ; 0                  ; 1          ;
; state.ST_CHECK_CTRLLOCK                   ; 0                                      ; 0                    ; 0                    ; 1                       ; 0                                 ; 0                                ; 0                                 ; 0                                     ; 0                                         ; 0                                       ; 0                                      ; 0                            ; 0                         ; 0                                 ; 0                  ; 1          ;
; state.ST_START_AGAIN                      ; 0                                      ; 0                    ; 1                    ; 0                       ; 0                                 ; 0                                ; 0                                 ; 0                                     ; 0                                         ; 0                                       ; 0                                      ; 0                            ; 0                         ; 0                                 ; 0                  ; 1          ;
; state.ST_RELEASE_REQ                      ; 0                                      ; 1                    ; 0                    ; 0                       ; 0                                 ; 0                                ; 0                                 ; 0                                     ; 0                                         ; 0                                       ; 0                                      ; 0                            ; 0                         ; 0                                 ; 0                  ; 1          ;
; state.ST_CLR_RECONFIG_BASIC_PADDR_MODE    ; 1                                      ; 0                    ; 0                    ; 0                       ; 0                                 ; 0                                ; 0                                 ; 0                                     ; 0                                         ; 0                                       ; 0                                      ; 0                            ; 0                         ; 0                                 ; 0                  ; 1          ;
+-------------------------------------------+----------------------------------------+----------------------+----------------------+-------------------------+-----------------------------------+----------------------------------+-----------------------------------+---------------------------------------+-------------------------------------------+-----------------------------------------+----------------------------------------+------------------------------+---------------------------+-----------------------------------+--------------------+------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|state_done ;
+------------------------+------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                   ; state_done.STATE_DONE0 ; state_done.STATE_DONE2 ; state_done.STATE_DONE1                                                                                                                                                                                        ;
+------------------------+------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; state_done.STATE_DONE0 ; 0                      ; 0                      ; 0                                                                                                                                                                                                             ;
; state_done.STATE_DONE1 ; 1                      ; 0                      ; 1                                                                                                                                                                                                             ;
; state_done.STATE_DONE2 ; 1                      ; 1                      ; 0                                                                                                                                                                                                             ;
+------------------------+------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|state                                                                                                                                                                              ;
+-------------------------------+------------------------+------------------+---------------------------+-------------------------------+-----------------------+------------------------+---------------------------+------------------------+------------------------+------------------------+--------------------------+-------------------------------+------------------------+------------------------+----------------------------+----------------------------+-----------------------+------------------------+--------------+
; Name                          ; state.STATE_RD_PHY_FIN ; state.STATE_DONE ; state.STATE_RESET_RTX_LST ; state.STATE_RESET_RSER_CLKMON ; state.STATE_RD_DCTUNE ; state.STATE_SET_DCTUNE ; state.STATE_RD_CMP_TOGGLE ; state.STATE_DEC_DCTUNE ; state.STATE_INC_DCTUNE ; state.STATE_RD_CMP_OUT ; state.STATE_RESET_DCTUNE ; state.STATE_RD_DEFAULT_DCTUNE ; state.STATE_WR_RTX_LST ; state.STATE_RD_RTX_LST ; state.STATE_WR_RSER_CLKMON ; state.STATE_RD_RSER_CLKMON ; state.STATE_RD_PHY_ID ; state.STATE_RD_PHY_REQ ; state.000000 ;
+-------------------------------+------------------------+------------------+---------------------------+-------------------------------+-----------------------+------------------------+---------------------------+------------------------+------------------------+------------------------+--------------------------+-------------------------------+------------------------+------------------------+----------------------------+----------------------------+-----------------------+------------------------+--------------+
; state.000000                  ; 0                      ; 0                ; 0                         ; 0                             ; 0                     ; 0                      ; 0                         ; 0                      ; 0                      ; 0                      ; 0                        ; 0                             ; 0                      ; 0                      ; 0                          ; 0                          ; 0                     ; 0                      ; 0            ;
; state.STATE_RD_PHY_REQ        ; 0                      ; 0                ; 0                         ; 0                             ; 0                     ; 0                      ; 0                         ; 0                      ; 0                      ; 0                      ; 0                        ; 0                             ; 0                      ; 0                      ; 0                          ; 0                          ; 0                     ; 1                      ; 1            ;
; state.STATE_RD_PHY_ID         ; 0                      ; 0                ; 0                         ; 0                             ; 0                     ; 0                      ; 0                         ; 0                      ; 0                      ; 0                      ; 0                        ; 0                             ; 0                      ; 0                      ; 0                          ; 0                          ; 1                     ; 0                      ; 1            ;
; state.STATE_RD_RSER_CLKMON    ; 0                      ; 0                ; 0                         ; 0                             ; 0                     ; 0                      ; 0                         ; 0                      ; 0                      ; 0                      ; 0                        ; 0                             ; 0                      ; 0                      ; 0                          ; 1                          ; 0                     ; 0                      ; 1            ;
; state.STATE_WR_RSER_CLKMON    ; 0                      ; 0                ; 0                         ; 0                             ; 0                     ; 0                      ; 0                         ; 0                      ; 0                      ; 0                      ; 0                        ; 0                             ; 0                      ; 0                      ; 1                          ; 0                          ; 0                     ; 0                      ; 1            ;
; state.STATE_RD_RTX_LST        ; 0                      ; 0                ; 0                         ; 0                             ; 0                     ; 0                      ; 0                         ; 0                      ; 0                      ; 0                      ; 0                        ; 0                             ; 0                      ; 1                      ; 0                          ; 0                          ; 0                     ; 0                      ; 1            ;
; state.STATE_WR_RTX_LST        ; 0                      ; 0                ; 0                         ; 0                             ; 0                     ; 0                      ; 0                         ; 0                      ; 0                      ; 0                      ; 0                        ; 0                             ; 1                      ; 0                      ; 0                          ; 0                          ; 0                     ; 0                      ; 1            ;
; state.STATE_RD_DEFAULT_DCTUNE ; 0                      ; 0                ; 0                         ; 0                             ; 0                     ; 0                      ; 0                         ; 0                      ; 0                      ; 0                      ; 0                        ; 1                             ; 0                      ; 0                      ; 0                          ; 0                          ; 0                     ; 0                      ; 1            ;
; state.STATE_RESET_DCTUNE      ; 0                      ; 0                ; 0                         ; 0                             ; 0                     ; 0                      ; 0                         ; 0                      ; 0                      ; 0                      ; 1                        ; 0                             ; 0                      ; 0                      ; 0                          ; 0                          ; 0                     ; 0                      ; 1            ;
; state.STATE_RD_CMP_OUT        ; 0                      ; 0                ; 0                         ; 0                             ; 0                     ; 0                      ; 0                         ; 0                      ; 0                      ; 1                      ; 0                        ; 0                             ; 0                      ; 0                      ; 0                          ; 0                          ; 0                     ; 0                      ; 1            ;
; state.STATE_INC_DCTUNE        ; 0                      ; 0                ; 0                         ; 0                             ; 0                     ; 0                      ; 0                         ; 0                      ; 1                      ; 0                      ; 0                        ; 0                             ; 0                      ; 0                      ; 0                          ; 0                          ; 0                     ; 0                      ; 1            ;
; state.STATE_DEC_DCTUNE        ; 0                      ; 0                ; 0                         ; 0                             ; 0                     ; 0                      ; 0                         ; 1                      ; 0                      ; 0                      ; 0                        ; 0                             ; 0                      ; 0                      ; 0                          ; 0                          ; 0                     ; 0                      ; 1            ;
; state.STATE_RD_CMP_TOGGLE     ; 0                      ; 0                ; 0                         ; 0                             ; 0                     ; 0                      ; 1                         ; 0                      ; 0                      ; 0                      ; 0                        ; 0                             ; 0                      ; 0                      ; 0                          ; 0                          ; 0                     ; 0                      ; 1            ;
; state.STATE_SET_DCTUNE        ; 0                      ; 0                ; 0                         ; 0                             ; 0                     ; 1                      ; 0                         ; 0                      ; 0                      ; 0                      ; 0                        ; 0                             ; 0                      ; 0                      ; 0                          ; 0                          ; 0                     ; 0                      ; 1            ;
; state.STATE_RD_DCTUNE         ; 0                      ; 0                ; 0                         ; 0                             ; 1                     ; 0                      ; 0                         ; 0                      ; 0                      ; 0                      ; 0                        ; 0                             ; 0                      ; 0                      ; 0                          ; 0                          ; 0                     ; 0                      ; 1            ;
; state.STATE_RESET_RSER_CLKMON ; 0                      ; 0                ; 0                         ; 1                             ; 0                     ; 0                      ; 0                         ; 0                      ; 0                      ; 0                      ; 0                        ; 0                             ; 0                      ; 0                      ; 0                          ; 0                          ; 0                     ; 0                      ; 1            ;
; state.STATE_RESET_RTX_LST     ; 0                      ; 0                ; 1                         ; 0                             ; 0                     ; 0                      ; 0                         ; 0                      ; 0                      ; 0                      ; 0                        ; 0                             ; 0                      ; 0                      ; 0                          ; 0                          ; 0                     ; 0                      ; 1            ;
; state.STATE_DONE              ; 0                      ; 1                ; 0                         ; 0                             ; 0                     ; 0                      ; 0                         ; 0                      ; 0                      ; 0                      ; 0                        ; 0                             ; 0                      ; 0                      ; 0                          ; 0                          ; 0                     ; 0                      ; 1            ;
; state.STATE_RD_PHY_FIN        ; 1                      ; 0                ; 0                         ; 0                             ; 0                     ; 0                      ; 0                         ; 0                      ; 0                      ; 0                      ; 0                        ; 0                             ; 0                      ; 0                      ; 0                          ; 0                          ; 0                     ; 0                      ; 1            ;
+-------------------------------+------------------------+------------------+---------------------------+-------------------------------+-----------------------+------------------------+---------------------------+------------------------+------------------------+------------------------+--------------------------+-------------------------------+------------------------+------------------------+----------------------------+----------------------------+-----------------------+------------------------+--------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|manual_state ;
+------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                         ; manual_state.00 ; manual_state.MANUAL_DEASSERT ; manual_state.MANUAL_ASSERT                                                                                                                                                                                                                                                     ;
+------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; manual_state.00              ; 0               ; 0                            ; 0                                                                                                                                                                                                                                                                              ;
; manual_state.MANUAL_ASSERT   ; 1               ; 0                            ; 1                                                                                                                                                                                                                                                                              ;
; manual_state.MANUAL_DEASSERT ; 1               ; 1                            ; 0                                                                                                                                                                                                                                                                              ;
+------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state                                                                                                                                                                                                                                                                                ;
+-------------------------------------------+----------------------------------------+----------------------+----------------------+-------------------------+-----------------------------------+----------------------------------+-----------------------------------+---------------------------------------+-------------------------------------------+-----------------------------------------+----------------------------------------+------------------------------+---------------------------+-----------------------------------+--------------------+------------+
; Name                                      ; state.ST_CLR_RECONFIG_BASIC_PADDR_MODE ; state.ST_RELEASE_REQ ; state.ST_START_AGAIN ; state.ST_CHECK_CTRLLOCK ; state.ST_READ_RECONFIG_BASIC_DATA ; state.ST_SET_RECONFIG_BASIC_READ ; state.ST_SET_RECONFIG_BASIC_WRITE ; state.ST_WRITE_DATA_TO_RECONFIG_BASIC ; state.ST_ACCESS_RECONFIG_BASIC_OFFSET_REG ; state.ST_CONFIRM_RECONFIG_BASIC_CH_LOCK ; state.ST_SET_RECONFIG_BASIC_PADDR_MODE ; state.ST_CHECK_PHY_ADD_LEGAL ; state.ST_READ_PHY_ADDRESS ; state.ST_WRITE_RECONFIG_BASIC_LCH ; state.ST_REQ_MUTEX ; state.0000 ;
+-------------------------------------------+----------------------------------------+----------------------+----------------------+-------------------------+-----------------------------------+----------------------------------+-----------------------------------+---------------------------------------+-------------------------------------------+-----------------------------------------+----------------------------------------+------------------------------+---------------------------+-----------------------------------+--------------------+------------+
; state.0000                                ; 0                                      ; 0                    ; 0                    ; 0                       ; 0                                 ; 0                                ; 0                                 ; 0                                     ; 0                                         ; 0                                       ; 0                                      ; 0                            ; 0                         ; 0                                 ; 0                  ; 0          ;
; state.ST_REQ_MUTEX                        ; 0                                      ; 0                    ; 0                    ; 0                       ; 0                                 ; 0                                ; 0                                 ; 0                                     ; 0                                         ; 0                                       ; 0                                      ; 0                            ; 0                         ; 0                                 ; 1                  ; 1          ;
; state.ST_WRITE_RECONFIG_BASIC_LCH         ; 0                                      ; 0                    ; 0                    ; 0                       ; 0                                 ; 0                                ; 0                                 ; 0                                     ; 0                                         ; 0                                       ; 0                                      ; 0                            ; 0                         ; 1                                 ; 0                  ; 1          ;
; state.ST_READ_PHY_ADDRESS                 ; 0                                      ; 0                    ; 0                    ; 0                       ; 0                                 ; 0                                ; 0                                 ; 0                                     ; 0                                         ; 0                                       ; 0                                      ; 0                            ; 1                         ; 0                                 ; 0                  ; 1          ;
; state.ST_CHECK_PHY_ADD_LEGAL              ; 0                                      ; 0                    ; 0                    ; 0                       ; 0                                 ; 0                                ; 0                                 ; 0                                     ; 0                                         ; 0                                       ; 0                                      ; 1                            ; 0                         ; 0                                 ; 0                  ; 1          ;
; state.ST_SET_RECONFIG_BASIC_PADDR_MODE    ; 0                                      ; 0                    ; 0                    ; 0                       ; 0                                 ; 0                                ; 0                                 ; 0                                     ; 0                                         ; 0                                       ; 1                                      ; 0                            ; 0                         ; 0                                 ; 0                  ; 1          ;
; state.ST_CONFIRM_RECONFIG_BASIC_CH_LOCK   ; 0                                      ; 0                    ; 0                    ; 0                       ; 0                                 ; 0                                ; 0                                 ; 0                                     ; 0                                         ; 1                                       ; 0                                      ; 0                            ; 0                         ; 0                                 ; 0                  ; 1          ;
; state.ST_ACCESS_RECONFIG_BASIC_OFFSET_REG ; 0                                      ; 0                    ; 0                    ; 0                       ; 0                                 ; 0                                ; 0                                 ; 0                                     ; 1                                         ; 0                                       ; 0                                      ; 0                            ; 0                         ; 0                                 ; 0                  ; 1          ;
; state.ST_WRITE_DATA_TO_RECONFIG_BASIC     ; 0                                      ; 0                    ; 0                    ; 0                       ; 0                                 ; 0                                ; 0                                 ; 1                                     ; 0                                         ; 0                                       ; 0                                      ; 0                            ; 0                         ; 0                                 ; 0                  ; 1          ;
; state.ST_SET_RECONFIG_BASIC_WRITE         ; 0                                      ; 0                    ; 0                    ; 0                       ; 0                                 ; 0                                ; 1                                 ; 0                                     ; 0                                         ; 0                                       ; 0                                      ; 0                            ; 0                         ; 0                                 ; 0                  ; 1          ;
; state.ST_SET_RECONFIG_BASIC_READ          ; 0                                      ; 0                    ; 0                    ; 0                       ; 0                                 ; 1                                ; 0                                 ; 0                                     ; 0                                         ; 0                                       ; 0                                      ; 0                            ; 0                         ; 0                                 ; 0                  ; 1          ;
; state.ST_READ_RECONFIG_BASIC_DATA         ; 0                                      ; 0                    ; 0                    ; 0                       ; 1                                 ; 0                                ; 0                                 ; 0                                     ; 0                                         ; 0                                       ; 0                                      ; 0                            ; 0                         ; 0                                 ; 0                  ; 1          ;
; state.ST_CHECK_CTRLLOCK                   ; 0                                      ; 0                    ; 0                    ; 1                       ; 0                                 ; 0                                ; 0                                 ; 0                                     ; 0                                         ; 0                                       ; 0                                      ; 0                            ; 0                         ; 0                                 ; 0                  ; 1          ;
; state.ST_START_AGAIN                      ; 0                                      ; 0                    ; 1                    ; 0                       ; 0                                 ; 0                                ; 0                                 ; 0                                     ; 0                                         ; 0                                       ; 0                                      ; 0                            ; 0                         ; 0                                 ; 0                  ; 1          ;
; state.ST_RELEASE_REQ                      ; 0                                      ; 1                    ; 0                    ; 0                       ; 0                                 ; 0                                ; 0                                 ; 0                                     ; 0                                         ; 0                                       ; 0                                      ; 0                            ; 0                         ; 0                                 ; 0                  ; 1          ;
; state.ST_CLR_RECONFIG_BASIC_PADDR_MODE    ; 1                                      ; 0                    ; 0                    ; 0                       ; 0                                 ; 0                                ; 0                                 ; 0                                     ; 0                                         ; 0                                       ; 0                                      ; 0                            ; 0                         ; 0                                 ; 0                  ; 1          ;
+-------------------------------------------+----------------------------------------+----------------------+----------------------+-------------------------+-----------------------------------+----------------------------------+-----------------------------------+---------------------------------------+-------------------------------------------+-----------------------------------------+----------------------------------------+------------------------------+---------------------------+-----------------------------------+--------------------+------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm|state ;
+------------------------+------------------------+----------------------+--------------------+---------------------+----------------------+--------------------+--------------------+------------------+----------------+--------------------------------------------------------------------------------------------------+
; Name                   ; state.STATE_GO_WRAGAIN ; state.STATE_LOCK_CHK ; state.STATE_RMW_WR ; state.STATE_RMW_GO2 ; state.STATE_RMW_WAIT ; state.STATE_RMW_RD ; state.STATE_RMW_GO ; state.STATE_READ ; state.STATE_GO ; state.STATE_IDLE                                                                                 ;
+------------------------+------------------------+----------------------+--------------------+---------------------+----------------------+--------------------+--------------------+------------------+----------------+--------------------------------------------------------------------------------------------------+
; state.STATE_IDLE       ; 0                      ; 0                    ; 0                  ; 0                   ; 0                    ; 0                  ; 0                  ; 0                ; 0              ; 0                                                                                                ;
; state.STATE_GO         ; 0                      ; 0                    ; 0                  ; 0                   ; 0                    ; 0                  ; 0                  ; 0                ; 1              ; 1                                                                                                ;
; state.STATE_READ       ; 0                      ; 0                    ; 0                  ; 0                   ; 0                    ; 0                  ; 0                  ; 1                ; 0              ; 1                                                                                                ;
; state.STATE_RMW_GO     ; 0                      ; 0                    ; 0                  ; 0                   ; 0                    ; 0                  ; 1                  ; 0                ; 0              ; 1                                                                                                ;
; state.STATE_RMW_RD     ; 0                      ; 0                    ; 0                  ; 0                   ; 0                    ; 1                  ; 0                  ; 0                ; 0              ; 1                                                                                                ;
; state.STATE_RMW_WAIT   ; 0                      ; 0                    ; 0                  ; 0                   ; 1                    ; 0                  ; 0                  ; 0                ; 0              ; 1                                                                                                ;
; state.STATE_RMW_GO2    ; 0                      ; 0                    ; 0                  ; 1                   ; 0                    ; 0                  ; 0                  ; 0                ; 0              ; 1                                                                                                ;
; state.STATE_RMW_WR     ; 0                      ; 0                    ; 1                  ; 0                   ; 0                    ; 0                  ; 0                  ; 0                ; 0              ; 1                                                                                                ;
; state.STATE_LOCK_CHK   ; 0                      ; 1                    ; 0                  ; 0                   ; 0                    ; 0                  ; 0                  ; 0                ; 0              ; 1                                                                                                ;
; state.STATE_GO_WRAGAIN ; 1                      ; 0                    ; 0                  ; 0                   ; 0                    ; 0                  ; 0                  ; 0                ; 0              ; 1                                                                                                ;
+------------------------+------------------------+----------------------+--------------------+---------------------+----------------------+--------------------+--------------------+------------------+----------------+--------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------+----------------------------------------------+---------------------------------------------+---------------------------------------------+------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------+------------------------------------+-----------------------------------+----------------------------+-------------------------------+-------------------------------+------------------------------+------------------------------+---------------------------+----------------------------+--------------------------+-------------------------+----------------------------+------------------------+-----------------------+----------------------------+----------------------------+---------------------------+-----------------------------+---------------------------------+----------------------------+---------------------------+------------------+---------------------+------------------------+-----------------------------+--------------+
; Name                                         ; state.RELEASE_PHY_RESET_OVERRIDE_START_STATE ; state.RELEASE_PHY_RESET_OVERRIDE_DATA_STATE ; state.RELEASE_PHY_RESET_OVERRIDE_ADDR_STATE ; state.SET_PHY_RESET_OVERRIDE_START_STATE ; state.SET_PHY_RESET_OVERRIDE_DATA_STATE ; state.SET_PHY_RESET_OVERRIDE_ADDR_STATE ; state.RELEASE_OC_CALEN_DONE_STATE ; state.RELEASE_OC_CALEN_START_STATE ; state.RELEASE_OC_CALEN_DATA_STATE ; state.START_OC_CALEN_STATE ; state.SET_OC_CALEN_DATA_STATE ; state.SET_OC_CALEN_ADDR_STATE ; state.GET_TESTBUS_DATA_STATE ; state.GET_TESTBUS_ADDR_STATE ; state.WAIT_FOR_NEXT_STATE ; state.RELEASE_PMUTEX_STATE ; state.CHECK_PMUTEX_STATE ; state.READ_PMUTEX_STATE ; state.ACQUIRE_PMUTEX_STATE ; state.WRITE_DONE_STATE ; state.READ_DATA_STATE ; state.ADDRESS_OFFSET_STATE ; state.CHECK_REQ_DATA_STATE ; state.READ_REQ_DATA_STATE ; state.REQUEST_CONTROL_STATE ; state.SET_ADDR_OFFSET_REQ_STATE ; state.CHECK_PHY_ADDR_STATE ; state.READ_PHY_ADDR_STATE ; state.BUSY_STATE ; state.CONTROL_STATE ; state.WRITE_DATA_STATE ; state.LOGICAL_ADDRESS_STATE ; state.000000 ;
+----------------------------------------------+----------------------------------------------+---------------------------------------------+---------------------------------------------+------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------+------------------------------------+-----------------------------------+----------------------------+-------------------------------+-------------------------------+------------------------------+------------------------------+---------------------------+----------------------------+--------------------------+-------------------------+----------------------------+------------------------+-----------------------+----------------------------+----------------------------+---------------------------+-----------------------------+---------------------------------+----------------------------+---------------------------+------------------+---------------------+------------------------+-----------------------------+--------------+
; state.000000                                 ; 0                                            ; 0                                           ; 0                                           ; 0                                        ; 0                                       ; 0                                       ; 0                                 ; 0                                  ; 0                                 ; 0                          ; 0                             ; 0                             ; 0                            ; 0                            ; 0                         ; 0                          ; 0                        ; 0                       ; 0                          ; 0                      ; 0                     ; 0                          ; 0                          ; 0                         ; 0                           ; 0                               ; 0                          ; 0                         ; 0                ; 0                   ; 0                      ; 0                           ; 0            ;
; state.LOGICAL_ADDRESS_STATE                  ; 0                                            ; 0                                           ; 0                                           ; 0                                        ; 0                                       ; 0                                       ; 0                                 ; 0                                  ; 0                                 ; 0                          ; 0                             ; 0                             ; 0                            ; 0                            ; 0                         ; 0                          ; 0                        ; 0                       ; 0                          ; 0                      ; 0                     ; 0                          ; 0                          ; 0                         ; 0                           ; 0                               ; 0                          ; 0                         ; 0                ; 0                   ; 0                      ; 1                           ; 1            ;
; state.WRITE_DATA_STATE                       ; 0                                            ; 0                                           ; 0                                           ; 0                                        ; 0                                       ; 0                                       ; 0                                 ; 0                                  ; 0                                 ; 0                          ; 0                             ; 0                             ; 0                            ; 0                            ; 0                         ; 0                          ; 0                        ; 0                       ; 0                          ; 0                      ; 0                     ; 0                          ; 0                          ; 0                         ; 0                           ; 0                               ; 0                          ; 0                         ; 0                ; 0                   ; 1                      ; 0                           ; 1            ;
; state.CONTROL_STATE                          ; 0                                            ; 0                                           ; 0                                           ; 0                                        ; 0                                       ; 0                                       ; 0                                 ; 0                                  ; 0                                 ; 0                          ; 0                             ; 0                             ; 0                            ; 0                            ; 0                         ; 0                          ; 0                        ; 0                       ; 0                          ; 0                      ; 0                     ; 0                          ; 0                          ; 0                         ; 0                           ; 0                               ; 0                          ; 0                         ; 0                ; 1                   ; 0                      ; 0                           ; 1            ;
; state.BUSY_STATE                             ; 0                                            ; 0                                           ; 0                                           ; 0                                        ; 0                                       ; 0                                       ; 0                                 ; 0                                  ; 0                                 ; 0                          ; 0                             ; 0                             ; 0                            ; 0                            ; 0                         ; 0                          ; 0                        ; 0                       ; 0                          ; 0                      ; 0                     ; 0                          ; 0                          ; 0                         ; 0                           ; 0                               ; 0                          ; 0                         ; 1                ; 0                   ; 0                      ; 0                           ; 1            ;
; state.READ_PHY_ADDR_STATE                    ; 0                                            ; 0                                           ; 0                                           ; 0                                        ; 0                                       ; 0                                       ; 0                                 ; 0                                  ; 0                                 ; 0                          ; 0                             ; 0                             ; 0                            ; 0                            ; 0                         ; 0                          ; 0                        ; 0                       ; 0                          ; 0                      ; 0                     ; 0                          ; 0                          ; 0                         ; 0                           ; 0                               ; 0                          ; 1                         ; 0                ; 0                   ; 0                      ; 0                           ; 1            ;
; state.CHECK_PHY_ADDR_STATE                   ; 0                                            ; 0                                           ; 0                                           ; 0                                        ; 0                                       ; 0                                       ; 0                                 ; 0                                  ; 0                                 ; 0                          ; 0                             ; 0                             ; 0                            ; 0                            ; 0                         ; 0                          ; 0                        ; 0                       ; 0                          ; 0                      ; 0                     ; 0                          ; 0                          ; 0                         ; 0                           ; 0                               ; 1                          ; 0                         ; 0                ; 0                   ; 0                      ; 0                           ; 1            ;
; state.SET_ADDR_OFFSET_REQ_STATE              ; 0                                            ; 0                                           ; 0                                           ; 0                                        ; 0                                       ; 0                                       ; 0                                 ; 0                                  ; 0                                 ; 0                          ; 0                             ; 0                             ; 0                            ; 0                            ; 0                         ; 0                          ; 0                        ; 0                       ; 0                          ; 0                      ; 0                     ; 0                          ; 0                          ; 0                         ; 0                           ; 1                               ; 0                          ; 0                         ; 0                ; 0                   ; 0                      ; 0                           ; 1            ;
; state.REQUEST_CONTROL_STATE                  ; 0                                            ; 0                                           ; 0                                           ; 0                                        ; 0                                       ; 0                                       ; 0                                 ; 0                                  ; 0                                 ; 0                          ; 0                             ; 0                             ; 0                            ; 0                            ; 0                         ; 0                          ; 0                        ; 0                       ; 0                          ; 0                      ; 0                     ; 0                          ; 0                          ; 0                         ; 1                           ; 0                               ; 0                          ; 0                         ; 0                ; 0                   ; 0                      ; 0                           ; 1            ;
; state.READ_REQ_DATA_STATE                    ; 0                                            ; 0                                           ; 0                                           ; 0                                        ; 0                                       ; 0                                       ; 0                                 ; 0                                  ; 0                                 ; 0                          ; 0                             ; 0                             ; 0                            ; 0                            ; 0                         ; 0                          ; 0                        ; 0                       ; 0                          ; 0                      ; 0                     ; 0                          ; 0                          ; 1                         ; 0                           ; 0                               ; 0                          ; 0                         ; 0                ; 0                   ; 0                      ; 0                           ; 1            ;
; state.CHECK_REQ_DATA_STATE                   ; 0                                            ; 0                                           ; 0                                           ; 0                                        ; 0                                       ; 0                                       ; 0                                 ; 0                                  ; 0                                 ; 0                          ; 0                             ; 0                             ; 0                            ; 0                            ; 0                         ; 0                          ; 0                        ; 0                       ; 0                          ; 0                      ; 0                     ; 0                          ; 1                          ; 0                         ; 0                           ; 0                               ; 0                          ; 0                         ; 0                ; 0                   ; 0                      ; 0                           ; 1            ;
; state.ADDRESS_OFFSET_STATE                   ; 0                                            ; 0                                           ; 0                                           ; 0                                        ; 0                                       ; 0                                       ; 0                                 ; 0                                  ; 0                                 ; 0                          ; 0                             ; 0                             ; 0                            ; 0                            ; 0                         ; 0                          ; 0                        ; 0                       ; 0                          ; 0                      ; 0                     ; 1                          ; 0                          ; 0                         ; 0                           ; 0                               ; 0                          ; 0                         ; 0                ; 0                   ; 0                      ; 0                           ; 1            ;
; state.READ_DATA_STATE                        ; 0                                            ; 0                                           ; 0                                           ; 0                                        ; 0                                       ; 0                                       ; 0                                 ; 0                                  ; 0                                 ; 0                          ; 0                             ; 0                             ; 0                            ; 0                            ; 0                         ; 0                          ; 0                        ; 0                       ; 0                          ; 0                      ; 1                     ; 0                          ; 0                          ; 0                         ; 0                           ; 0                               ; 0                          ; 0                         ; 0                ; 0                   ; 0                      ; 0                           ; 1            ;
; state.WRITE_DONE_STATE                       ; 0                                            ; 0                                           ; 0                                           ; 0                                        ; 0                                       ; 0                                       ; 0                                 ; 0                                  ; 0                                 ; 0                          ; 0                             ; 0                             ; 0                            ; 0                            ; 0                         ; 0                          ; 0                        ; 0                       ; 0                          ; 1                      ; 0                     ; 0                          ; 0                          ; 0                         ; 0                           ; 0                               ; 0                          ; 0                         ; 0                ; 0                   ; 0                      ; 0                           ; 1            ;
; state.ACQUIRE_PMUTEX_STATE                   ; 0                                            ; 0                                           ; 0                                           ; 0                                        ; 0                                       ; 0                                       ; 0                                 ; 0                                  ; 0                                 ; 0                          ; 0                             ; 0                             ; 0                            ; 0                            ; 0                         ; 0                          ; 0                        ; 0                       ; 1                          ; 0                      ; 0                     ; 0                          ; 0                          ; 0                         ; 0                           ; 0                               ; 0                          ; 0                         ; 0                ; 0                   ; 0                      ; 0                           ; 1            ;
; state.READ_PMUTEX_STATE                      ; 0                                            ; 0                                           ; 0                                           ; 0                                        ; 0                                       ; 0                                       ; 0                                 ; 0                                  ; 0                                 ; 0                          ; 0                             ; 0                             ; 0                            ; 0                            ; 0                         ; 0                          ; 0                        ; 1                       ; 0                          ; 0                      ; 0                     ; 0                          ; 0                          ; 0                         ; 0                           ; 0                               ; 0                          ; 0                         ; 0                ; 0                   ; 0                      ; 0                           ; 1            ;
; state.CHECK_PMUTEX_STATE                     ; 0                                            ; 0                                           ; 0                                           ; 0                                        ; 0                                       ; 0                                       ; 0                                 ; 0                                  ; 0                                 ; 0                          ; 0                             ; 0                             ; 0                            ; 0                            ; 0                         ; 0                          ; 1                        ; 0                       ; 0                          ; 0                      ; 0                     ; 0                          ; 0                          ; 0                         ; 0                           ; 0                               ; 0                          ; 0                         ; 0                ; 0                   ; 0                      ; 0                           ; 1            ;
; state.RELEASE_PMUTEX_STATE                   ; 0                                            ; 0                                           ; 0                                           ; 0                                        ; 0                                       ; 0                                       ; 0                                 ; 0                                  ; 0                                 ; 0                          ; 0                             ; 0                             ; 0                            ; 0                            ; 0                         ; 1                          ; 0                        ; 0                       ; 0                          ; 0                      ; 0                     ; 0                          ; 0                          ; 0                         ; 0                           ; 0                               ; 0                          ; 0                         ; 0                ; 0                   ; 0                      ; 0                           ; 1            ;
; state.WAIT_FOR_NEXT_STATE                    ; 0                                            ; 0                                           ; 0                                           ; 0                                        ; 0                                       ; 0                                       ; 0                                 ; 0                                  ; 0                                 ; 0                          ; 0                             ; 0                             ; 0                            ; 0                            ; 1                         ; 0                          ; 0                        ; 0                       ; 0                          ; 0                      ; 0                     ; 0                          ; 0                          ; 0                         ; 0                           ; 0                               ; 0                          ; 0                         ; 0                ; 0                   ; 0                      ; 0                           ; 1            ;
; state.GET_TESTBUS_ADDR_STATE                 ; 0                                            ; 0                                           ; 0                                           ; 0                                        ; 0                                       ; 0                                       ; 0                                 ; 0                                  ; 0                                 ; 0                          ; 0                             ; 0                             ; 0                            ; 1                            ; 0                         ; 0                          ; 0                        ; 0                       ; 0                          ; 0                      ; 0                     ; 0                          ; 0                          ; 0                         ; 0                           ; 0                               ; 0                          ; 0                         ; 0                ; 0                   ; 0                      ; 0                           ; 1            ;
; state.GET_TESTBUS_DATA_STATE                 ; 0                                            ; 0                                           ; 0                                           ; 0                                        ; 0                                       ; 0                                       ; 0                                 ; 0                                  ; 0                                 ; 0                          ; 0                             ; 0                             ; 1                            ; 0                            ; 0                         ; 0                          ; 0                        ; 0                       ; 0                          ; 0                      ; 0                     ; 0                          ; 0                          ; 0                         ; 0                           ; 0                               ; 0                          ; 0                         ; 0                ; 0                   ; 0                      ; 0                           ; 1            ;
; state.SET_OC_CALEN_ADDR_STATE                ; 0                                            ; 0                                           ; 0                                           ; 0                                        ; 0                                       ; 0                                       ; 0                                 ; 0                                  ; 0                                 ; 0                          ; 0                             ; 1                             ; 0                            ; 0                            ; 0                         ; 0                          ; 0                        ; 0                       ; 0                          ; 0                      ; 0                     ; 0                          ; 0                          ; 0                         ; 0                           ; 0                               ; 0                          ; 0                         ; 0                ; 0                   ; 0                      ; 0                           ; 1            ;
; state.SET_OC_CALEN_DATA_STATE                ; 0                                            ; 0                                           ; 0                                           ; 0                                        ; 0                                       ; 0                                       ; 0                                 ; 0                                  ; 0                                 ; 0                          ; 1                             ; 0                             ; 0                            ; 0                            ; 0                         ; 0                          ; 0                        ; 0                       ; 0                          ; 0                      ; 0                     ; 0                          ; 0                          ; 0                         ; 0                           ; 0                               ; 0                          ; 0                         ; 0                ; 0                   ; 0                      ; 0                           ; 1            ;
; state.START_OC_CALEN_STATE                   ; 0                                            ; 0                                           ; 0                                           ; 0                                        ; 0                                       ; 0                                       ; 0                                 ; 0                                  ; 0                                 ; 1                          ; 0                             ; 0                             ; 0                            ; 0                            ; 0                         ; 0                          ; 0                        ; 0                       ; 0                          ; 0                      ; 0                     ; 0                          ; 0                          ; 0                         ; 0                           ; 0                               ; 0                          ; 0                         ; 0                ; 0                   ; 0                      ; 0                           ; 1            ;
; state.RELEASE_OC_CALEN_DATA_STATE            ; 0                                            ; 0                                           ; 0                                           ; 0                                        ; 0                                       ; 0                                       ; 0                                 ; 0                                  ; 1                                 ; 0                          ; 0                             ; 0                             ; 0                            ; 0                            ; 0                         ; 0                          ; 0                        ; 0                       ; 0                          ; 0                      ; 0                     ; 0                          ; 0                          ; 0                         ; 0                           ; 0                               ; 0                          ; 0                         ; 0                ; 0                   ; 0                      ; 0                           ; 1            ;
; state.RELEASE_OC_CALEN_START_STATE           ; 0                                            ; 0                                           ; 0                                           ; 0                                        ; 0                                       ; 0                                       ; 0                                 ; 1                                  ; 0                                 ; 0                          ; 0                             ; 0                             ; 0                            ; 0                            ; 0                         ; 0                          ; 0                        ; 0                       ; 0                          ; 0                      ; 0                     ; 0                          ; 0                          ; 0                         ; 0                           ; 0                               ; 0                          ; 0                         ; 0                ; 0                   ; 0                      ; 0                           ; 1            ;
; state.RELEASE_OC_CALEN_DONE_STATE            ; 0                                            ; 0                                           ; 0                                           ; 0                                        ; 0                                       ; 0                                       ; 1                                 ; 0                                  ; 0                                 ; 0                          ; 0                             ; 0                             ; 0                            ; 0                            ; 0                         ; 0                          ; 0                        ; 0                       ; 0                          ; 0                      ; 0                     ; 0                          ; 0                          ; 0                         ; 0                           ; 0                               ; 0                          ; 0                         ; 0                ; 0                   ; 0                      ; 0                           ; 1            ;
; state.SET_PHY_RESET_OVERRIDE_ADDR_STATE      ; 0                                            ; 0                                           ; 0                                           ; 0                                        ; 0                                       ; 1                                       ; 0                                 ; 0                                  ; 0                                 ; 0                          ; 0                             ; 0                             ; 0                            ; 0                            ; 0                         ; 0                          ; 0                        ; 0                       ; 0                          ; 0                      ; 0                     ; 0                          ; 0                          ; 0                         ; 0                           ; 0                               ; 0                          ; 0                         ; 0                ; 0                   ; 0                      ; 0                           ; 1            ;
; state.SET_PHY_RESET_OVERRIDE_DATA_STATE      ; 0                                            ; 0                                           ; 0                                           ; 0                                        ; 1                                       ; 0                                       ; 0                                 ; 0                                  ; 0                                 ; 0                          ; 0                             ; 0                             ; 0                            ; 0                            ; 0                         ; 0                          ; 0                        ; 0                       ; 0                          ; 0                      ; 0                     ; 0                          ; 0                          ; 0                         ; 0                           ; 0                               ; 0                          ; 0                         ; 0                ; 0                   ; 0                      ; 0                           ; 1            ;
; state.SET_PHY_RESET_OVERRIDE_START_STATE     ; 0                                            ; 0                                           ; 0                                           ; 1                                        ; 0                                       ; 0                                       ; 0                                 ; 0                                  ; 0                                 ; 0                          ; 0                             ; 0                             ; 0                            ; 0                            ; 0                         ; 0                          ; 0                        ; 0                       ; 0                          ; 0                      ; 0                     ; 0                          ; 0                          ; 0                         ; 0                           ; 0                               ; 0                          ; 0                         ; 0                ; 0                   ; 0                      ; 0                           ; 1            ;
; state.RELEASE_PHY_RESET_OVERRIDE_ADDR_STATE  ; 0                                            ; 0                                           ; 1                                           ; 0                                        ; 0                                       ; 0                                       ; 0                                 ; 0                                  ; 0                                 ; 0                          ; 0                             ; 0                             ; 0                            ; 0                            ; 0                         ; 0                          ; 0                        ; 0                       ; 0                          ; 0                      ; 0                     ; 0                          ; 0                          ; 0                         ; 0                           ; 0                               ; 0                          ; 0                         ; 0                ; 0                   ; 0                      ; 0                           ; 1            ;
; state.RELEASE_PHY_RESET_OVERRIDE_DATA_STATE  ; 0                                            ; 1                                           ; 0                                           ; 0                                        ; 0                                       ; 0                                       ; 0                                 ; 0                                  ; 0                                 ; 0                          ; 0                             ; 0                             ; 0                            ; 0                            ; 0                         ; 0                          ; 0                        ; 0                       ; 0                          ; 0                      ; 0                     ; 0                          ; 0                          ; 0                         ; 0                           ; 0                               ; 0                          ; 0                         ; 0                ; 0                   ; 0                      ; 0                           ; 1            ;
; state.RELEASE_PHY_RESET_OVERRIDE_START_STATE ; 1                                            ; 0                                           ; 0                                           ; 0                                        ; 0                                       ; 0                                       ; 0                                 ; 0                                  ; 0                                 ; 0                          ; 0                             ; 0                             ; 0                            ; 0                            ; 0                         ; 0                          ; 0                        ; 0                       ; 0                          ; 0                      ; 0                     ; 0                          ; 0                          ; 0                         ; 0                           ; 0                               ; 0                          ; 0                         ; 0                ; 0                   ; 0                      ; 0                           ; 1            ;
+----------------------------------------------+----------------------------------------------+---------------------------------------------+---------------------------------------------+------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------+------------------------------------+-----------------------------------+----------------------------+-------------------------------+-------------------------------+------------------------------+------------------------------+---------------------------+----------------------------+--------------------------+-------------------------+----------------------------+------------------------+-----------------------+----------------------------+----------------------------+---------------------------+-----------------------------+---------------------------------+----------------------------+---------------------------+------------------+---------------------+------------------------+-----------------------------+--------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|ret_state ;
+------------------------+------------------------+------------------+----------------------+---------------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                   ; ret_state.PDOF_TEST_RD ; ret_state.CH_ADV ; ret_state.DPRIO_WAIT ; ret_state.CAL_PD_WR ; ret_state.IDLE ; ret_state.PDOF_TEST_WR                                                                                                                          ;
+------------------------+------------------------+------------------+----------------------+---------------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; ret_state.IDLE         ; 0                      ; 0                ; 0                    ; 0                   ; 0              ; 0                                                                                                                                               ;
; ret_state.CAL_PD_WR    ; 0                      ; 0                ; 0                    ; 1                   ; 1              ; 0                                                                                                                                               ;
; ret_state.DPRIO_WAIT   ; 0                      ; 0                ; 1                    ; 0                   ; 1              ; 0                                                                                                                                               ;
; ret_state.CH_ADV       ; 0                      ; 1                ; 0                    ; 0                   ; 1              ; 0                                                                                                                                               ;
; ret_state.PDOF_TEST_RD ; 1                      ; 0                ; 0                    ; 0                   ; 1              ; 0                                                                                                                                               ;
; ret_state.PDOF_TEST_WR ; 0                      ; 0                ; 0                    ; 0                   ; 1              ; 1                                                                                                                                               ;
+------------------------+------------------------+------------------+----------------------+---------------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|state ;
+--------------------+--------------------+-------------------+------------------+--------------+------------------+-----------------+------------------+-----------------+--------------------+-------------------+---------------+------------+--------------------------------+
; Name               ; state.PDOF_TEST_RD ; state.DPRIO_WRITE ; state.DPRIO_READ ; state.CH_ADV ; state.TEST_INPUT ; state.SAMPLE_TB ; state.DPRIO_WAIT ; state.CAL_PD_WR ; state.CHECK_PLL_RD ; state.TESTBUS_SET ; state.CH_WAIT ; state.IDLE ; state.PDOF_TEST_WR             ;
+--------------------+--------------------+-------------------+------------------+--------------+------------------+-----------------+------------------+-----------------+--------------------+-------------------+---------------+------------+--------------------------------+
; state.IDLE         ; 0                  ; 0                 ; 0                ; 0            ; 0                ; 0               ; 0                ; 0               ; 0                  ; 0                 ; 0             ; 0          ; 0                              ;
; state.CH_WAIT      ; 0                  ; 0                 ; 0                ; 0            ; 0                ; 0               ; 0                ; 0               ; 0                  ; 0                 ; 1             ; 1          ; 0                              ;
; state.TESTBUS_SET  ; 0                  ; 0                 ; 0                ; 0            ; 0                ; 0               ; 0                ; 0               ; 0                  ; 1                 ; 0             ; 1          ; 0                              ;
; state.CHECK_PLL_RD ; 0                  ; 0                 ; 0                ; 0            ; 0                ; 0               ; 0                ; 0               ; 1                  ; 0                 ; 0             ; 1          ; 0                              ;
; state.CAL_PD_WR    ; 0                  ; 0                 ; 0                ; 0            ; 0                ; 0               ; 0                ; 1               ; 0                  ; 0                 ; 0             ; 1          ; 0                              ;
; state.DPRIO_WAIT   ; 0                  ; 0                 ; 0                ; 0            ; 0                ; 0               ; 1                ; 0               ; 0                  ; 0                 ; 0             ; 1          ; 0                              ;
; state.SAMPLE_TB    ; 0                  ; 0                 ; 0                ; 0            ; 0                ; 1               ; 0                ; 0               ; 0                  ; 0                 ; 0             ; 1          ; 0                              ;
; state.TEST_INPUT   ; 0                  ; 0                 ; 0                ; 0            ; 1                ; 0               ; 0                ; 0               ; 0                  ; 0                 ; 0             ; 1          ; 0                              ;
; state.CH_ADV       ; 0                  ; 0                 ; 0                ; 1            ; 0                ; 0               ; 0                ; 0               ; 0                  ; 0                 ; 0             ; 1          ; 0                              ;
; state.DPRIO_READ   ; 0                  ; 0                 ; 1                ; 0            ; 0                ; 0               ; 0                ; 0               ; 0                  ; 0                 ; 0             ; 1          ; 0                              ;
; state.DPRIO_WRITE  ; 0                  ; 1                 ; 0                ; 0            ; 0                ; 0               ; 0                ; 0               ; 0                  ; 0                 ; 0             ; 1          ; 0                              ;
; state.PDOF_TEST_RD ; 1                  ; 0                 ; 0                ; 0            ; 0                ; 0               ; 0                ; 0               ; 0                  ; 0                 ; 0             ; 1          ; 0                              ;
; state.PDOF_TEST_WR ; 0                  ; 0                 ; 0                ; 0            ; 0                ; 0               ; 0                ; 0               ; 0                  ; 0                 ; 0             ; 1          ; 1                              ;
+--------------------+--------------------+-------------------+------------------+--------------+------------------+-----------------+------------------+-----------------+--------------------+-------------------+---------------+------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                               ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[1]                                    ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|upper_16_sel                                                                                                                                                   ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[1]                             ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                         ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[0]                                    ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[1]                               ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[6]                             ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                             ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[0]                                                                                         ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|din_s1                                     ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[0]                               ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[1]                                       ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|altera_std_synchronizer:enable_register_synchronizer|dreg[0]                                                                                                    ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[5]                             ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|altera_std_synchronizer:enable_register_synchronizer|dreg[0]                                                                                                    ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                              ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|din_s1                                                                                          ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|din_s1                                ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[0]                                       ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|done                                                                                                     ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|p0addr                                                                                                   ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|altera_reset_synchronizer:asi_reset_controller|altera_reset_synchronizer_int_chain[0]                                                                           ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|altera_std_synchronizer:enable_register_synchronizer|din_s1                                                                                                     ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|altera_std_synchronizer:enabled_synchronizer|dreg[0]                                                                                                            ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[1]                                                                                   ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[7]                                                                                   ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[4]                             ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|altera_std_synchronizer:valid_synchronizer|dreg[0]                                                                                                              ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|altera_std_synchronizer:valid_synchronizer|dreg[0]                                                                                                              ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|altera_std_synchronizer:ready_synchronizer|dreg[0]                                                                                                              ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|altera_std_synchronizer:ready_synchronizer|dreg[0]                                                                                                              ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|altera_std_synchronizer:asi_valid_synchronizer|dreg[0]                                                                                                          ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|altera_std_synchronizer:asi_valid_synchronizer|dreg[0]                                                                                                          ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|altera_std_synchronizer:aso_ready_synchronizer|dreg[0]                                                                                                          ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|altera_std_synchronizer:aso_ready_synchronizer|dreg[0]                                                                                                          ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|altera_std_synchronizer:locked_synchronizer|dreg[0]                                                                                                             ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|altera_std_synchronizer:locked_synchronizer|dreg[0]                                                                                                             ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|altera_std_synchronizer:enabled_synchronizer|dreg[0]                                                                                                            ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|altera_std_synchronizer:enabled_synchronizer|dreg[0]                                                                                                            ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|altera_std_synchronizer:enabled_synchronizer|dreg[0]                                                                                                            ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[6]                                                                                   ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[5]                                                                                   ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[4]                                                                                   ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[3]                                                                                   ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[2]                                                                                   ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[0]                                                                                   ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|altera_reset_synchronizer:asi_reset_controller|altera_reset_synchronizer_int_chain[0]                                                                           ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|altera_std_synchronizer:enable_register_synchronizer|din_s1                                                                                                     ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|din_s1                                        ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|recal_counter[0]                                                                                         ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|recal_counter[1]                                                                                         ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|altera_reset_synchronizer:asi_reset_controller|altera_reset_synchronizer_int_chain[1]                                                                           ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|altera_std_synchronizer:enabled_synchronizer|din_s1                                                                                                             ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|pulse_handshake_clock_crosser:pulser|pulse_clock_crosser:mm_to_st_pulser|altera_std_synchronizer:synchronizer|dreg[0]                                           ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[6]       ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[3]                             ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|altera_std_synchronizer:ctrl_to_data_synchronizer|dreg[0]                                                                  ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|altera_std_synchronizer:ctrl_to_data_synchronizer|dreg[0]                                                                  ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|altera_std_synchronizer:valid_synchronizer|din_s1                                                                                                               ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|altera_std_synchronizer:valid_synchronizer|din_s1                                                                                                               ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|altera_std_synchronizer:ready_synchronizer|din_s1                                                                                                               ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|altera_std_synchronizer:ready_synchronizer|din_s1                                                                                                               ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|altera_std_synchronizer:asi_valid_synchronizer|din_s1                                                                                                           ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|altera_std_synchronizer:asi_valid_synchronizer|din_s1                                                                                                           ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|altera_std_synchronizer:aso_ready_synchronizer|din_s1                                                                                                           ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|altera_std_synchronizer:aso_ready_synchronizer|din_s1                                                                                                           ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|altera_std_synchronizer:locked_synchronizer|din_s1                                                                                                              ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|altera_std_synchronizer:locked_synchronizer|din_s1                                                                                                              ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|altera_std_synchronizer:enabled_synchronizer|din_s1                                                                                                             ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|altera_std_synchronizer:enabled_synchronizer|din_s1                                                                                                             ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|pulse_handshake_clock_crosser:pulser|pulse_clock_crosser:st_to_mm_pulser|altera_std_synchronizer:synchronizer|dreg[0]                                           ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|altera_std_synchronizer:enabled_synchronizer|din_s1                                                                                                             ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|pulse_handshake_clock_crosser:pulser|pulse_clock_crosser:st_to_mm_pulser|altera_std_synchronizer:synchronizer|dreg[0]                                           ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|altera_std_synchronizer:data_to_ctrl_synchronizer|dreg[0]                                                                  ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|altera_std_synchronizer:data_to_ctrl_synchronizer|dreg[0]                                                                  ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|altera_reset_synchronizer:asi_reset_controller|altera_reset_synchronizer_int_chain[1]                                                                           ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|pulse_handshake_clock_crosser:pulser|pulse_clock_crosser:mm_to_st_pulser|altera_std_synchronizer:synchronizer|dreg[0]                                           ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|pulse_handshake_clock_crosser:pulser|pulse_clock_crosser:mm_to_st_pulser|altera_std_synchronizer:synchronizer|din_s1                                            ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[5]       ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[2]                             ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|altera_reset_controller:reset_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|altera_std_synchronizer:ctrl_to_data_synchronizer|din_s1                                                                   ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|altera_reset_controller:reset_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|altera_std_synchronizer:ctrl_to_data_synchronizer|din_s1                                                                   ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|altera_std_synchronizer:enable_register_synchronizer|dreg[0]                                                                                                    ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|altera_std_synchronizer:enable_register_synchronizer|dreg[0]                                                                                                    ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|altera_reset_controller:clock_sensor_reset_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                         ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|altera_reset_controller:clock_sensor_reset_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                         ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|pulse_handshake_clock_crosser:pulser|pulse_clock_crosser:st_to_mm_pulser|altera_std_synchronizer:synchronizer|din_s1                                            ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|pulse_handshake_clock_crosser:pulser|pulse_clock_crosser:st_to_mm_pulser|altera_std_synchronizer:synchronizer|din_s1                                            ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|altera_std_synchronizer:data_to_ctrl_synchronizer|din_s1                                                                   ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|altera_std_synchronizer:data_to_ctrl_synchronizer|din_s1                                                                   ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|pulse_handshake_clock_crosser:pulser|pulse_clock_crosser:mm_to_st_pulser|altera_std_synchronizer:synchronizer|din_s1                                            ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                                ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[4]       ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[1]                             ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|altera_reset_controller:counter_reset_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                              ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|altera_reset_controller:reset_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|altera_reset_controller:counter_reset_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                              ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|altera_reset_controller:reset_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|altera_std_synchronizer:enable_register_synchronizer|din_s1                                                                                                     ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|altera_std_synchronizer:enable_register_synchronizer|din_s1                                                                                                     ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|altera_reset_controller:clock_sensor_reset_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                         ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|altera_reset_controller:clock_sensor_reset_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                         ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[5]                                ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[3]       ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                             ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|altera_reset_controller:counter_reset_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                              ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|altera_reset_controller:counter_reset_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                              ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|altera_reset_synchronizer:asi_reset_controller|altera_reset_synchronizer_int_chain[0]                                                                           ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|altera_reset_synchronizer:asi_reset_controller|altera_reset_synchronizer_int_chain[0]                                                                           ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[4]                                ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[2]       ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                              ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|altera_reset_synchronizer:asi_reset_controller|altera_reset_synchronizer_int_chain[1]                                                                           ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|altera_reset_synchronizer:asi_reset_controller|altera_reset_synchronizer_int_chain[1]                                                                           ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[3]                                ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[1]       ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[2]                                ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[0]       ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[1]                                ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|din_s1        ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[0]                                ; yes                                                              ; yes                                        ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|din_s1                                 ; yes                                                              ; yes                                        ;
; Total number of protected registers is 128                                                                                                                                                                                                                                                                                                  ;                                                                  ;                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                   ; Reason for Removal                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst|av_readdata[5..15] ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls|av_xcvr_avmm_csr:pll[0].avmm.av_xcvr_avmm_csr_inst|av_readdata[1,4..15]                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst|av_readdata[5..15] ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|av_xcvr_avmm_csr:pll[0].avmm.av_xcvr_avmm_csr_inst|av_readdata[1,4..15]                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[8]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_mgmt[0]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|aso_valid                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|next_valid                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|aso_valid                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|next_valid                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|ones_counter:my_ones_counter|out_data[7]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|dout[64..66]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|ones_counter:my_ones_counter|out_data[7]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|dout[64..66]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xreconf_cif:inst_alt_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|master_writedata[16..31]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|ctrl_opcode[1,2]                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_xcvr_reconfig_0_reconfig_mgmt_agent_rsp_fifo|mem[0][89]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_xcvr_reconfig_0_reconfig_mgmt_agent_rsp_fifo|mem[0][88]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_xcvr_reconfig_0_reconfig_mgmt_agent_rsp_fifo|mem[0][87]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:xcvr_custom_phy_0_phy_mgmt_agent_rsp_fifo|mem[0][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:xcvr_custom_phy_0_phy_mgmt_agent_rsp_fifo|mem[0][88]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:xcvr_custom_phy_0_phy_mgmt_agent_rsp_fifo|mem[0][87]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_gen_sfp_b_csr_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_gen_sfp_b_csr_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_gen_sfp_b_csr_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_gen_sfp_a_csr_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_gen_sfp_a_csr_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_gen_sfp_a_csr_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_check_sfp_b_csr_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_check_sfp_b_csr_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_check_sfp_b_csr_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_check_sfp_a_csr_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_check_sfp_a_csr_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_check_sfp_a_csr_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_xcvr_reconfig_0_reconfig_mgmt_agent_rsp_fifo|mem[1][89]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_xcvr_reconfig_0_reconfig_mgmt_agent_rsp_fifo|mem[1][88]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_xcvr_reconfig_0_reconfig_mgmt_agent_rsp_fifo|mem[1][87]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:xcvr_custom_phy_0_phy_mgmt_agent_rsp_fifo|mem[1][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:xcvr_custom_phy_0_phy_mgmt_agent_rsp_fifo|mem[1][88]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:xcvr_custom_phy_0_phy_mgmt_agent_rsp_fifo|mem[1][87]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_gen_sfp_b_csr_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_gen_sfp_b_csr_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_gen_sfp_b_csr_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_gen_sfp_a_csr_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_gen_sfp_a_csr_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_gen_sfp_a_csr_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_check_sfp_b_csr_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_check_sfp_b_csr_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_check_sfp_b_csr_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_check_sfp_a_csr_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_check_sfp_a_csr_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_check_sfp_a_csr_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd270_det|alt_edge_det_ff0                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd180_det|alt_edge_det_ff0                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd90_det|alt_edge_det_ff0                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd0_det|alt_edge_det_ff0                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|received_varchannel                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|prev_logical_channel[10]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|offset_cancellation_readdata[0..7,9..31]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[1]                                                                                                                                                                                                     ; Merged with low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[2]                                                                                                                                                                               ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[2]                                                                                                                                                                                                     ; Merged with low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[3]                                                                                                                                                                               ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[3]                                                                                                                                                                                                     ; Merged with low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[4]                                                                                                                                                                               ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[4]                                                                                                                                                                                                     ; Merged with low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[5]                                                                                                                                                                               ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[5]                                                                                                                                                                                                     ; Merged with low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[6]                                                                                                                                                                               ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[6]                                                                                                                                                                                                     ; Merged with low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[7]                                                                                                                                                                               ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[7]                                                                                                                                                                                                     ; Merged with low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                                                                                               ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_xcvr_reconfig_0_reconfig_mgmt_agent_rsp_fifo|mem[1][76]                                                                                                                                                         ; Merged with low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_xcvr_reconfig_0_reconfig_mgmt_agent_rsp_fifo|mem[1][107]                                                                                                                                  ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_xcvr_reconfig_0_reconfig_mgmt_agent_rsp_fifo|mem[1][68]                                                                                                                                                         ; Merged with low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_xcvr_reconfig_0_reconfig_mgmt_agent_rsp_fifo|mem[1][75]                                                                                                                                   ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_xcvr_reconfig_0_reconfig_mgmt_agent_rsp_fifo|mem[1][74]                                                                                                                                                         ; Merged with low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_xcvr_reconfig_0_reconfig_mgmt_agent_rsp_fifo|mem[1][75]                                                                                                                                   ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:xcvr_custom_phy_0_phy_mgmt_agent_rsp_fifo|mem[1][76]                                                                                                                                                                ; Merged with low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:xcvr_custom_phy_0_phy_mgmt_agent_rsp_fifo|mem[1][107]                                                                                                                                         ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:xcvr_custom_phy_0_phy_mgmt_agent_rsp_fifo|mem[1][68]                                                                                                                                                                ; Merged with low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:xcvr_custom_phy_0_phy_mgmt_agent_rsp_fifo|mem[1][75]                                                                                                                                          ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:xcvr_custom_phy_0_phy_mgmt_agent_rsp_fifo|mem[1][74]                                                                                                                                                                ; Merged with low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:xcvr_custom_phy_0_phy_mgmt_agent_rsp_fifo|mem[1][75]                                                                                                                                          ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_gen_sfp_b_csr_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                          ; Merged with low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_gen_sfp_b_csr_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                   ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_gen_sfp_b_csr_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                          ; Merged with low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_gen_sfp_b_csr_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                    ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_gen_sfp_b_csr_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                          ; Merged with low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_gen_sfp_b_csr_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                    ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_gen_sfp_a_csr_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                          ; Merged with low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_gen_sfp_a_csr_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                   ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_gen_sfp_a_csr_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                          ; Merged with low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_gen_sfp_a_csr_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                    ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_gen_sfp_a_csr_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                          ; Merged with low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_gen_sfp_a_csr_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                    ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_check_sfp_b_csr_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                        ; Merged with low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_check_sfp_b_csr_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                 ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_check_sfp_b_csr_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                        ; Merged with low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_check_sfp_b_csr_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                  ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_check_sfp_b_csr_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                        ; Merged with low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_check_sfp_b_csr_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                  ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_check_sfp_a_csr_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                        ; Merged with low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_check_sfp_a_csr_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                 ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_check_sfp_a_csr_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                        ; Merged with low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_check_sfp_a_csr_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                  ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_check_sfp_a_csr_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                        ; Merged with low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_check_sfp_a_csr_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                  ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|readdata[17..19,24..30]                                                                                                                                                                                      ; Merged with low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|readdata[31]                                                                                                                                                                           ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_common:csr|readdata[4..30]                                                                                                                                                                                                 ; Merged with low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_common:csr|readdata[31]                                                                                                                                                                              ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|asi_ready_delayed                                                                                                                                                   ; Merged with low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|asi_valid_delayed                                                                                                                             ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|asi_ready_delayed                                                                                                                                                   ; Merged with low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|asi_valid_delayed                                                                                                                             ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|address[6..11]                                                                                               ; Merged with low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|address[5]                                                                             ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_arbiter:arbiter|grant[3,5..8]                                                                                                                                                                                                                      ; Merged with low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_arbiter:arbiter|grant[2]                                                                                                                                                                                                     ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|reg_grant_last[2,3,5..7]                                                                                                                                                                                                                                    ; Merged with low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|reg_grant_last[8]                                                                                                                                                                                                                     ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:alt_xcvr_reconfig_0_reconfig_mgmt_translator|waitrequest_reset_override                                                                                                                                    ; Merged with low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest                                                                                                                                                   ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_pattern_check_sfp_a_csr_slave_translator|waitrequest_reset_override                                                                                                                                   ; Merged with low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest                                                                                                                                                   ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_pattern_check_sfp_b_csr_slave_translator|waitrequest_reset_override                                                                                                                                   ; Merged with low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest                                                                                                                                                   ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_pattern_gen_sfp_a_csr_slave_translator|waitrequest_reset_override                                                                                                                                     ; Merged with low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest                                                                                                                                                   ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_pattern_gen_sfp_b_csr_slave_translator|waitrequest_reset_override                                                                                                                                     ; Merged with low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest                                                                                                                                                   ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:xcvr_custom_phy_0_phy_mgmt_translator|waitrequest_reset_override                                                                                                                                           ; Merged with low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest                                                                                                                                                   ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_check_sfp_a_csr_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                        ; Merged with low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_check_sfp_a_csr_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                 ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_check_sfp_a_csr_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                        ; Merged with low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_check_sfp_a_csr_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                  ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_check_sfp_a_csr_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                        ; Merged with low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_check_sfp_a_csr_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                  ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_check_sfp_b_csr_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                        ; Merged with low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_check_sfp_b_csr_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                 ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_check_sfp_b_csr_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                        ; Merged with low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_check_sfp_b_csr_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                  ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_check_sfp_b_csr_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                        ; Merged with low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_check_sfp_b_csr_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                  ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_gen_sfp_a_csr_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                          ; Merged with low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_gen_sfp_a_csr_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                   ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_gen_sfp_a_csr_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                          ; Merged with low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_gen_sfp_a_csr_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                    ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_gen_sfp_a_csr_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                          ; Merged with low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_gen_sfp_a_csr_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                    ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_gen_sfp_b_csr_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                          ; Merged with low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_gen_sfp_b_csr_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                   ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_gen_sfp_b_csr_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                          ; Merged with low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_gen_sfp_b_csr_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                    ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_gen_sfp_b_csr_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                          ; Merged with low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_gen_sfp_b_csr_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                    ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:xcvr_custom_phy_0_phy_mgmt_agent_rsp_fifo|mem[0][76]                                                                                                                                                                ; Merged with low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:xcvr_custom_phy_0_phy_mgmt_agent_rsp_fifo|mem[0][107]                                                                                                                                         ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:xcvr_custom_phy_0_phy_mgmt_agent_rsp_fifo|mem[0][74]                                                                                                                                                                ; Merged with low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:xcvr_custom_phy_0_phy_mgmt_agent_rsp_fifo|mem[0][68]                                                                                                                                          ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:xcvr_custom_phy_0_phy_mgmt_agent_rsp_fifo|mem[0][75]                                                                                                                                                                ; Merged with low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:xcvr_custom_phy_0_phy_mgmt_agent_rsp_fifo|mem[0][68]                                                                                                                                          ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_xcvr_reconfig_0_reconfig_mgmt_agent_rsp_fifo|mem[0][76]                                                                                                                                                         ; Merged with low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_xcvr_reconfig_0_reconfig_mgmt_agent_rsp_fifo|mem[0][107]                                                                                                                                  ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_xcvr_reconfig_0_reconfig_mgmt_agent_rsp_fifo|mem[0][74]                                                                                                                                                         ; Merged with low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_xcvr_reconfig_0_reconfig_mgmt_agent_rsp_fifo|mem[0][68]                                                                                                                                   ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_xcvr_reconfig_0_reconfig_mgmt_agent_rsp_fifo|mem[0][75]                                                                                                                                                         ; Merged with low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_xcvr_reconfig_0_reconfig_mgmt_agent_rsp_fifo|mem[0][68]                                                                                                                                   ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[17..31]                                                                                                            ; Merged with low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[16]                                                                                          ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|address[2,3]                                                                                                 ; Merged with low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|address[1]                                                                             ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|ctrl_addr[3]                        ; Merged with low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|ctrl_addr[11] ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:xcvr_custom_phy_0_phy_mgmt_translator|av_readdata_pre[18,19,24..31]                                                                                                                                        ; Merged with low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:xcvr_custom_phy_0_phy_mgmt_translator|av_readdata_pre[17]                                                                                                                            ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|ctrl_addr[4..9]                     ; Merged with low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|ctrl_addr[10] ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:alt_xcvr_reconfig_0_reconfig_mgmt_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                          ; Merged with low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:alt_xcvr_reconfig_0_reconfig_mgmt_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                    ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:xcvr_custom_phy_0_phy_mgmt_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                 ; Merged with low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:xcvr_custom_phy_0_phy_mgmt_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                           ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_pattern_gen_sfp_b_csr_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                           ; Merged with low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_pattern_gen_sfp_b_csr_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                     ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_pattern_gen_sfp_a_csr_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                           ; Merged with low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_pattern_gen_sfp_a_csr_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                     ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_pattern_check_sfp_b_csr_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                         ; Merged with low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_pattern_check_sfp_b_csr_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                   ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_pattern_check_sfp_a_csr_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                         ; Merged with low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_pattern_check_sfp_a_csr_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                   ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_xcvr_reconfig_0_reconfig_mgmt_agent_rsp_fifo|mem[1][75]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:xcvr_custom_phy_0_phy_mgmt_agent_rsp_fifo|mem[1][75]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_gen_sfp_b_csr_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_gen_sfp_a_csr_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_check_sfp_b_csr_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_check_sfp_a_csr_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|channel_needs_esc                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[10]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm|ctrl_opcode[2]                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|address[5]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_arbiter:arbiter|grant[2]                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_xcvr_reconfig_0_reconfig_mgmt_agent_rsp_fifo|mem[0][68]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:alt_xcvr_reconfig_0_reconfig_mgmt_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:alt_xcvr_reconfig_0_reconfig_mgmt_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:xcvr_custom_phy_0_phy_mgmt_agent_rsp_fifo|mem[0][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:xcvr_custom_phy_0_phy_mgmt_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:xcvr_custom_phy_0_phy_mgmt_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_gen_sfp_b_csr_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_pattern_gen_sfp_b_csr_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_pattern_gen_sfp_b_csr_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_gen_sfp_a_csr_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_pattern_gen_sfp_a_csr_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_pattern_gen_sfp_a_csr_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_check_sfp_b_csr_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_pattern_check_sfp_b_csr_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_pattern_check_sfp_b_csr_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_check_sfp_a_csr_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_pattern_check_sfp_a_csr_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_pattern_check_sfp_a_csr_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|reg_grant_last[8]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[9]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|channel_escaped                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_uif:inst_xreconf_uif|uif_mode[2]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xreconf_uif:inst_alt_xreconf_uif|uif_mode[2]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_check_sfp_a_csr_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_check_sfp_b_csr_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_gen_sfp_a_csr_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_gen_sfp_b_csr_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:xcvr_custom_phy_0_phy_mgmt_agent_rsp_fifo|mem[1][106]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_xcvr_reconfig_0_reconfig_mgmt_agent_rsp_fifo|mem[1][106]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_check_sfp_a_csr_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_check_sfp_b_csr_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_gen_sfp_a_csr_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_gen_sfp_b_csr_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:xcvr_custom_phy_0_phy_mgmt_agent_rsp_fifo|mem[0][106]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_xcvr_reconfig_0_reconfig_mgmt_agent_rsp_fifo|mem[0][106]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|manual_state.MANUAL_DEASSERT        ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|state.ST_IDLE                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|state.ST_IDLE                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~26                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~27                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~28                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~29                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~6                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~7                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|state~6                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|state~7                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|state~8                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|state~6                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|state~7                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|state~8                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xreconf_cif:inst_alt_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state~4                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xreconf_cif:inst_alt_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state~5                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xreconf_cif:inst_alt_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state~6                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xreconf_cif:inst_alt_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state~7                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|state~23                            ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|state~24                            ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|state~25                            ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|state~26                            ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|state~27                            ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|state~28                            ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state~4                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state~5                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state~6                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state~7                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm|state~4                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm|state~5                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm|state~6                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm|state~7                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state~4                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state~5                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state~6                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state~7                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state~8                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state~9                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|ret_state~2                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|ret_state~3                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|ret_state~4                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|ret_state~5                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|state~8                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|state~9                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|state~10                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|state~11                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm|state.STATE_GO_WRAGAIN                                            ; Merged with low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm|lpbk_lock_ack                               ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm|uif_busy                                                          ; Merged with low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm|state.STATE_IDLE                            ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.ST_SET_RECONFIG_BASIC_PADDR_MODE                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xreconf_cif:inst_alt_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.ST_SET_RECONFIG_BASIC_PADDR_MODE                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|phy_addr_is_set                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xreconf_cif:inst_alt_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|phy_addr_is_set                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xreconf_cif:inst_alt_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.ST_CLR_RECONFIG_BASIC_PADDR_MODE                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.ST_CLR_RECONFIG_BASIC_PADDR_MODE                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[12..31]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                           ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[16]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|ctrl_addr[10]                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                ;
; Total Number of Removed Registers = 432                                                                                                                                                                                                                                                                                                         ;                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[31]                                                                                                                              ; Lost Fanouts              ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[30],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                              ;                           ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[29],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                              ;                           ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[28],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                              ;                           ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[27],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                              ;                           ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[26],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                              ;                           ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[25],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                              ;                           ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[24],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                              ;                           ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[23],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                              ;                           ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[22],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                              ;                           ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[21],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                              ;                           ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[20],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                              ;                           ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[19],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                              ;                           ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[18],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                              ;                           ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[17],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                              ;                           ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[16],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                              ;                           ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[15],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                              ;                           ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[14],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                              ;                           ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[13],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                              ;                           ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[12]                                                                                                                              ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_gen_sfp_a_csr_slave_agent_rsp_fifo|mem[0][89]                                                                                                       ; Lost Fanouts              ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_gen_sfp_a_csr_slave_agent_rsp_fifo|mem[1][89],                                                                                                      ;
;                                                                                                                                                                                                                                                                                              ;                           ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_pattern_gen_sfp_a_csr_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                   ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_xcvr_reconfig_0_reconfig_mgmt_agent_rsp_fifo|mem[0][89]                                                                                                      ; Lost Fanouts              ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_xcvr_reconfig_0_reconfig_mgmt_agent_rsp_fifo|mem[1][89],                                                                                                     ;
;                                                                                                                                                                                                                                                                                              ;                           ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:alt_xcvr_reconfig_0_reconfig_mgmt_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                  ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_gen_sfp_b_csr_slave_agent_rsp_fifo|mem[0][89]                                                                                                       ; Lost Fanouts              ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_gen_sfp_b_csr_slave_agent_rsp_fifo|mem[1][89],                                                                                                      ;
;                                                                                                                                                                                                                                                                                              ;                           ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_pattern_gen_sfp_b_csr_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                   ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_check_sfp_b_csr_slave_agent_rsp_fifo|mem[0][89]                                                                                                     ; Lost Fanouts              ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_check_sfp_b_csr_slave_agent_rsp_fifo|mem[1][89],                                                                                                    ;
;                                                                                                                                                                                                                                                                                              ;                           ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_pattern_check_sfp_b_csr_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                 ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:xcvr_custom_phy_0_phy_mgmt_agent_rsp_fifo|mem[0][89]                                                                                                             ; Lost Fanouts              ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:xcvr_custom_phy_0_phy_mgmt_agent_rsp_fifo|mem[1][89],                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                           ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:xcvr_custom_phy_0_phy_mgmt_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                         ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_check_sfp_a_csr_slave_agent_rsp_fifo|mem[0][89]                                                                                                     ; Lost Fanouts              ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_check_sfp_a_csr_slave_agent_rsp_fifo|mem[1][89],                                                                                                    ;
;                                                                                                                                                                                                                                                                                              ;                           ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_pattern_check_sfp_a_csr_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                 ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.ST_SET_RECONFIG_BASIC_PADDR_MODE    ; Stuck at GND              ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|phy_addr_is_set,                          ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.ST_CLR_RECONFIG_BASIC_PADDR_MODE    ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xreconf_cif:inst_alt_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.ST_SET_RECONFIG_BASIC_PADDR_MODE ; Stuck at GND              ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xreconf_cif:inst_alt_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|phy_addr_is_set,                       ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xreconf_cif:inst_alt_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.ST_CLR_RECONFIG_BASIC_PADDR_MODE ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_xcvr_reconfig_0_reconfig_mgmt_agent_rsp_fifo|mem[0][87]                                                                                                      ; Lost Fanouts              ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_xcvr_reconfig_0_reconfig_mgmt_agent_rsp_fifo|mem[1][87]                                                                                                      ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:xcvr_custom_phy_0_phy_mgmt_agent_rsp_fifo|mem[0][88]                                                                                                             ; Lost Fanouts              ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:xcvr_custom_phy_0_phy_mgmt_agent_rsp_fifo|mem[1][88]                                                                                                             ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:xcvr_custom_phy_0_phy_mgmt_agent_rsp_fifo|mem[0][87]                                                                                                             ; Lost Fanouts              ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:xcvr_custom_phy_0_phy_mgmt_agent_rsp_fifo|mem[1][87]                                                                                                             ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_gen_sfp_b_csr_slave_agent_rsp_fifo|mem[0][88]                                                                                                       ; Lost Fanouts              ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_gen_sfp_b_csr_slave_agent_rsp_fifo|mem[1][88]                                                                                                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_gen_sfp_b_csr_slave_agent_rsp_fifo|mem[0][87]                                                                                                       ; Lost Fanouts              ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_gen_sfp_b_csr_slave_agent_rsp_fifo|mem[1][87]                                                                                                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_gen_sfp_a_csr_slave_agent_rsp_fifo|mem[0][88]                                                                                                       ; Lost Fanouts              ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_gen_sfp_a_csr_slave_agent_rsp_fifo|mem[1][88]                                                                                                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_gen_sfp_a_csr_slave_agent_rsp_fifo|mem[0][87]                                                                                                       ; Lost Fanouts              ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_gen_sfp_a_csr_slave_agent_rsp_fifo|mem[1][87]                                                                                                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_check_sfp_b_csr_slave_agent_rsp_fifo|mem[0][88]                                                                                                     ; Lost Fanouts              ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_check_sfp_b_csr_slave_agent_rsp_fifo|mem[1][88]                                                                                                     ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_check_sfp_b_csr_slave_agent_rsp_fifo|mem[0][87]                                                                                                     ; Lost Fanouts              ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_check_sfp_b_csr_slave_agent_rsp_fifo|mem[1][87]                                                                                                     ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_check_sfp_a_csr_slave_agent_rsp_fifo|mem[0][88]                                                                                                     ; Lost Fanouts              ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_check_sfp_a_csr_slave_agent_rsp_fifo|mem[1][88]                                                                                                     ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|aso_valid                                                                                                        ; Lost Fanouts              ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|next_valid                                                                                                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|prev_logical_channel[10]                                                          ; Stuck at GND              ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[16]                                                             ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                              ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_xcvr_reconfig_0_reconfig_mgmt_agent_rsp_fifo|mem[1][75]                                                                                                      ; Stuck at GND              ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_xcvr_reconfig_0_reconfig_mgmt_agent_rsp_fifo|mem[0][68]                                                                                                      ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                              ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:xcvr_custom_phy_0_phy_mgmt_agent_rsp_fifo|mem[1][75]                                                                                                             ; Stuck at GND              ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:xcvr_custom_phy_0_phy_mgmt_agent_rsp_fifo|mem[0][68]                                                                                                             ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                              ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_gen_sfp_b_csr_slave_agent_rsp_fifo|mem[1][75]                                                                                                       ; Stuck at GND              ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_gen_sfp_b_csr_slave_agent_rsp_fifo|mem[0][68]                                                                                                       ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                              ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_gen_sfp_a_csr_slave_agent_rsp_fifo|mem[1][75]                                                                                                       ; Stuck at GND              ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_gen_sfp_a_csr_slave_agent_rsp_fifo|mem[0][68]                                                                                                       ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                              ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_check_sfp_b_csr_slave_agent_rsp_fifo|mem[1][75]                                                                                                     ; Stuck at GND              ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_check_sfp_b_csr_slave_agent_rsp_fifo|mem[0][68]                                                                                                     ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                              ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_check_sfp_a_csr_slave_agent_rsp_fifo|mem[1][75]                                                                                                     ; Stuck at GND              ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_check_sfp_a_csr_slave_agent_rsp_fifo|mem[0][68]                                                                                                     ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                              ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[10]                                      ; Stuck at GND              ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[9]                                       ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                              ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_arbiter:arbiter|grant[2]                                                                                                                                                                        ; Stuck at GND              ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|reg_grant_last[8]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                              ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_check_sfp_a_csr_slave_agent_rsp_fifo|mem[1][106]                                                                                                    ; Stuck at GND              ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_check_sfp_a_csr_slave_agent_rsp_fifo|mem[0][106]                                                                                                    ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                              ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_check_sfp_b_csr_slave_agent_rsp_fifo|mem[1][106]                                                                                                    ; Stuck at GND              ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_check_sfp_b_csr_slave_agent_rsp_fifo|mem[0][106]                                                                                                    ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                              ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_gen_sfp_a_csr_slave_agent_rsp_fifo|mem[1][106]                                                                                                      ; Stuck at GND              ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_gen_sfp_a_csr_slave_agent_rsp_fifo|mem[0][106]                                                                                                      ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                              ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_gen_sfp_b_csr_slave_agent_rsp_fifo|mem[1][106]                                                                                                      ; Stuck at GND              ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_gen_sfp_b_csr_slave_agent_rsp_fifo|mem[0][106]                                                                                                      ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                              ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:xcvr_custom_phy_0_phy_mgmt_agent_rsp_fifo|mem[1][106]                                                                                                            ; Stuck at GND              ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:xcvr_custom_phy_0_phy_mgmt_agent_rsp_fifo|mem[0][106]                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                              ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_xcvr_reconfig_0_reconfig_mgmt_agent_rsp_fifo|mem[1][106]                                                                                                     ; Stuck at GND              ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_xcvr_reconfig_0_reconfig_mgmt_agent_rsp_fifo|mem[0][106]                                                                                                     ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                              ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|aso_valid                                                                                                        ; Lost Fanouts              ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|next_valid                                                                                                       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_xcvr_reconfig_0_reconfig_mgmt_agent_rsp_fifo|mem[0][88]                                                                                                      ; Lost Fanouts              ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_xcvr_reconfig_0_reconfig_mgmt_agent_rsp_fifo|mem[1][88]                                                                                                      ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_check_sfp_a_csr_slave_agent_rsp_fifo|mem[0][87]                                                                                                     ; Lost Fanouts              ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_check_sfp_a_csr_slave_agent_rsp_fifo|mem[1][87]                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3738  ;
; Number of registers using Synchronous Clear  ; 600   ;
; Number of registers using Synchronous Load   ; 136   ;
; Number of registers using Asynchronous Clear ; 3037  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2107  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                               ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|aso_data[38]                                                                                                        ; 1       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|aso_data[36]                                                                                                        ; 1       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|aso_data[34]                                                                                                        ; 1       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|aso_data[32]                                                                                                        ; 1       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|aso_data[30]                                                                                                        ; 1       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|aso_data[28]                                                                                                        ; 1       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|aso_data[26]                                                                                                        ; 1       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|aso_data[24]                                                                                                        ; 1       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|aso_data[22]                                                                                                        ; 1       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|aso_data[20]                                                                                                        ; 1       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|aso_data[18]                                                                                                        ; 1       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|aso_data[16]                                                                                                        ; 1       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|aso_data[14]                                                                                                        ; 1       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|aso_data[12]                                                                                                        ; 1       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|aso_data[10]                                                                                                        ; 1       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|aso_data[8]                                                                                                         ; 1       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|aso_data[6]                                                                                                         ; 1       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|aso_data[4]                                                                                                         ; 1       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|aso_data[2]                                                                                                         ; 1       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|aso_data[0]                                                                                                         ; 1       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|aso_data[38]                                                                                                        ; 1       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|aso_data[36]                                                                                                        ; 1       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|aso_data[34]                                                                                                        ; 1       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|aso_data[32]                                                                                                        ; 1       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|aso_data[30]                                                                                                        ; 1       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|aso_data[28]                                                                                                        ; 1       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|aso_data[26]                                                                                                        ; 1       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|aso_data[24]                                                                                                        ; 1       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|aso_data[22]                                                                                                        ; 1       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|aso_data[20]                                                                                                        ; 1       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|aso_data[18]                                                                                                        ; 1       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|aso_data[16]                                                                                                        ; 1       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|aso_data[14]                                                                                                        ; 1       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|aso_data[12]                                                                                                        ; 1       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|aso_data[10]                                                                                                        ; 1       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|aso_data[8]                                                                                                         ; 1       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|aso_data[6]                                                                                                         ; 1       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|aso_data[4]                                                                                                         ; 1       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|aso_data[2]                                                                                                         ; 1       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|aso_data[0]                                                                                                         ; 1       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|next_data[38]                                                                                                       ; 1       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|next_data[36]                                                                                                       ; 1       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|next_data[34]                                                                                                       ; 1       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|next_data[32]                                                                                                       ; 1       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|next_data[30]                                                                                                       ; 1       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|next_data[28]                                                                                                       ; 1       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|next_data[26]                                                                                                       ; 1       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|next_data[24]                                                                                                       ; 1       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|next_data[22]                                                                                                       ; 1       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|next_data[20]                                                                                                       ; 1       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|next_data[18]                                                                                                       ; 1       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|next_data[16]                                                                                                       ; 1       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|next_data[14]                                                                                                       ; 1       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|next_data[12]                                                                                                       ; 1       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|next_data[10]                                                                                                       ; 1       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|next_data[8]                                                                                                        ; 1       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|next_data[6]                                                                                                        ; 1       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|next_data[4]                                                                                                        ; 1       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|next_data[2]                                                                                                        ; 1       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|next_data[0]                                                                                                        ; 1       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|next_data[38]                                                                                                       ; 1       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|next_data[36]                                                                                                       ; 1       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|next_data[34]                                                                                                       ; 1       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|next_data[32]                                                                                                       ; 1       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|next_data[30]                                                                                                       ; 1       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|next_data[28]                                                                                                       ; 1       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|next_data[26]                                                                                                       ; 1       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|next_data[24]                                                                                                       ; 1       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|next_data[22]                                                                                                       ; 1       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|next_data[20]                                                                                                       ; 1       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|next_data[18]                                                                                                       ; 1       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|next_data[16]                                                                                                       ; 1       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|next_data[14]                                                                                                       ; 1       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|next_data[12]                                                                                                       ; 1       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|next_data[10]                                                                                                       ; 1       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|next_data[8]                                                                                                        ; 1       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|next_data[6]                                                                                                        ; 1       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|next_data[4]                                                                                                        ; 1       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|next_data[2]                                                                                                        ; 1       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|next_data[0]                                                                                                        ; 1       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_common:csr|csr_reset_ch_bitmask[1]                                                                                                                                         ; 5       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_rx.g_rx[1].g_rx.counter_rx_digitalreset|r_reset                                                  ; 2       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_rx.g_rx[1].g_rx.counter_rx_analogreset|r_reset                                                   ; 1       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_common:csr|csr_reset_ch_bitmask[0]                                                                                                                                         ; 5       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_rx.g_rx[0].g_rx.counter_rx_digitalreset|r_reset                                                  ; 2       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_rx.g_rx[0].g_rx.counter_rx_analogreset|r_reset                                                   ; 1       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|pif_ser_shift_load                                                                                                                                  ; 1       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|pif_interface_sel                                                                                                                                   ; 1       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_resync:inst_reconfig_reset_sync|resync_chains[0].sync_r[1]                                                                                                                                         ; 158     ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                         ; 814     ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest                                                                                                                         ; 12      ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_rx.g_rx[1].g_rx.counter_rx_analogreset|r_reset_stat                                              ; 1       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_rx.g_rx[0].g_rx.counter_rx_analogreset|r_reset_stat                                              ; 1       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset                                                  ; 2       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_resync:inst_reconfig_reset_sync|resync_chains[0].sync_r[0]                                                                                                                                         ; 1       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                   ; 222     ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                          ; 1       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                                                                     ; 2       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|altera_wait_generate:wait_gen|alt_xcvr_resync:rst_sync|resync_chains[0].sync_r[1]    ; 2       ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_uif:inst_xreconf_uif|altera_wait_generate:wait_gen|alt_xcvr_resync:rst_sync|resync_chains[0].sync_r[1] ; 2       ;
; Total number of inverted registers = 244*                                                                                                                                                                                                                                                       ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                                                                                                                                                                            ; Megafunction                                                                                                                                                                                                                                      ; Type ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_sc_fifo:fifo|internal_out_payload[0..7]                                                                                                                ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_sc_fifo:fifo|mem_rtl_0                                                                                                                          ; RAM  ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch|l2p_rom_rddata_a[0..4]  ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch|rom_l2p_ch_rtl_0 ; RAM  ;
; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch|l2p_rom_rddata_b[0..31] ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch|rom_l2p_ch_rtl_0 ; RAM  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[3]                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]                                                                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[2]                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[6]                                                                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[2]                                                                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[2]                                                                                    ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|reg_init[8]                                                                                                                                                                                                  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|ctrl_chan[9]                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|cmp_wait_cnt_reg                             ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_addr[11]                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|recal_counter[1]                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst|av_readdata[4]              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst|av_readdata[4]              ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|count[3]                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|dc_tune_dec[1]                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|dc_tune_inc[1]                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|dc_tune_prev[1]                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reco_read_length_cntr[2]                                                                                                                         ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_rx.g_rx[1].g_rx.counter_rx_digitalreset|count[5]                                                                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_rx.g_rx[1].g_rx.counter_rx_analogreset|count[3]                                                                                                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_rx.g_rx[0].g_rx.counter_rx_digitalreset|count[7]                                                                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_rx.g_rx[0].g_rx.counter_rx_analogreset|count[0]                                                                                                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|count[1]                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_rx.g_rx[0].g_rx.counter_rx_ready|count[1]                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_rx.g_rx[1].g_rx.counter_rx_ready|count[0]                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_ready|count[1]                                                                                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm|ctrl_opcode[0]                                                             ;
; 8:1                ; 20 bits   ; 100 LEs       ; 60 LEs               ; 40 LEs                 ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|basic_reconfig_readdata[31]                                                                                                                      ;
; 8:1                ; 7 bits    ; 35 LEs        ; 28 LEs               ; 7 LEs                  ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|basic_reconfig_readdata[9]                                                                                                                       ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|basic_reconfig_readdata[3]                                                                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                                                                                  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[8]                                                                                  ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reco_addr[9]                                                                                                                                     ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_rwdata[24]                                                                                                                                   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_rwdata[4]                                                                                                                                    ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[0]                                                                                                                                                                              ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[1]                                                                      ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[14]                                                                     ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xreconf_cif:inst_alt_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|master_writedata[7]                                                                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|pd_0[0]                                                                                                               ;
; 4:1                ; 33 bits   ; 66 LEs        ; 0 LEs                ; 66 LEs                 ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|ph_readdata[19]                                                                                       ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reco_addr_load_cntr[0]                                                                                                                           ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|local_counter[4]                                                                                                                                                             ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|local_counter[6]                                                                                                                                                             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|rdata_done[0]                                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|dataout[0]                                                                                                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|dataout[6]                                                                                                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|dataout[9]                                                                                                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|dataout[13]                                                                                                           ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[9]                                                                                                                                                                                           ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[7]                                                                                                                                                                                           ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[31]                                                                                                                                                                                          ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[16]                                                                                                                                                                                          ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[8]                                                                                                                                                                                           ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[3]                                                                                                                                                                                           ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|out_data[1]                                                                                                                                                                                                                    ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|dc_tune_value[1]                             ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_remap_addr[5]                                                                                                                         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|ctrl_wdata[10]                               ;
; 7:1                ; 20 bits   ; 80 LEs        ; 60 LEs               ; 20 LEs                 ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|next_data[3]                                                                                                                                                                 ;
; 7:1                ; 20 bits   ; 80 LEs        ; 60 LEs               ; 20 LEs                 ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|next_data[1]                                                                                                                                                                 ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[2]                                                                                        ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[7]                                                                                        ;
; 12:1               ; 2 bits    ; 16 LEs        ; 14 LEs               ; 2 LEs                  ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|avs_readdata[2]                                                                                                                                                              ;
; 12:1               ; 14 bits   ; 112 LEs       ; 28 LEs               ; 84 LEs                 ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|avs_readdata[12]                                                                                                                                                             ;
; 12:1               ; 3 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_uif:inst_xreconf_uif|uif_mode[2]                                                                                                                                ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd0_l[0]                                                                                                          ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd90_l[0]                                                                                                         ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd180_l[1]                                                                                                        ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd270_l[3]                                                                                                        ;
; 12:1               ; 16 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|avs_readdata[24]                                                                                                                                                             ;
; 12:1               ; 16 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|avs_readdata[29]                                                                                                                                                             ;
; 12:1               ; 16 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|avs_readdata[23]                                                                                                                                                             ;
; 12:1               ; 16 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|avs_readdata[20]                                                                                                                                                             ;
; 12:1               ; 3 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xreconf_uif:inst_alt_xreconf_uif|uif_mode[1]                                                                                                                             ;
; 12:1               ; 22 bits   ; 176 LEs       ; 0 LEs                ; 176 LEs                ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xreconf_uif:inst_alt_xreconf_uif|user_reconfig_readdata[14]                                                                                                              ;
; 12:1               ; 2 bits    ; 16 LEs        ; 6 LEs                ; 10 LEs                 ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xreconf_uif:inst_alt_xreconf_uif|user_reconfig_readdata[6]                                                                                                               ;
; 12:1               ; 6 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xreconf_uif:inst_alt_xreconf_uif|user_reconfig_readdata[0]                                                                                                               ;
; 12:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xreconf_uif:inst_alt_xreconf_uif|user_reconfig_readdata[8]                                                                                                               ;
; 256:1              ; 15 bits   ; 2550 LEs      ; 120 LEs              ; 2430 LEs               ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|readdata[16]                                                                                                                                                                                                          ;
; 256:1              ; 4 bits    ; 680 LEs       ; 40 LEs               ; 640 LEs                ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|readdata[4]                                                                                                                                                                                                           ;
; 256:1              ; 2 bits    ; 340 LEs       ; 26 LEs               ; 314 LEs                ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_common:csr|readdata[2]                                                                                                                                                                                                              ;
; 12:1               ; 2 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|avs_readdata[3]                                                                                                                                                              ;
; 13:1               ; 2 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|avs_readdata[2]                                                                                                                                                              ;
; 13:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|avs_readdata[0]                                                                                                                                                              ;
; 13:1               ; 4 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|avs_readdata[7]                                                                                                                                                              ;
; 13:1               ; 14 bits   ; 112 LEs       ; 28 LEs               ; 84 LEs                 ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|avs_readdata[12]                                                                                                                                                             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|counter[3]                                                                                                            ;
; 14:1               ; 4 bits    ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|avs_readdata[4]                                                                                                                                                              ;
; 14:1               ; 2 bits    ; 18 LEs        ; 16 LEs               ; 2 LEs                  ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|avs_readdata[1]                                                                                                                                                              ;
; 14:1               ; 8 bits    ; 72 LEs        ; 32 LEs               ; 40 LEs                 ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|avs_readdata[1]                                                                                                                                                              ;
; 14:1               ; 2 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|avs_readdata[8]                                                                                                                                                              ;
; 14:1               ; 2 bits    ; 18 LEs        ; 16 LEs               ; 2 LEs                  ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|avs_readdata[8]                                                                                                                                                              ;
; 14:1               ; 4 bits    ; 36 LEs        ; 20 LEs               ; 16 LEs                 ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_uif:inst_xreconf_uif|user_reconfig_readdata[31]                                                                                                                 ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]                                                                                                                                                                                      ;
; 15:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|avs_readdata[4]                                                                                                                                                              ;
; 16:1               ; 4 bits    ; 40 LEs        ; 24 LEs               ; 16 LEs                 ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_uif:inst_xreconf_uif|user_reconfig_readdata[27]                                                                                                                 ;
; 16:1               ; 4 bits    ; 40 LEs        ; 24 LEs               ; 16 LEs                 ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_uif:inst_xreconf_uif|user_reconfig_readdata[21]                                                                                                                 ;
; 16:1               ; 10 bits   ; 100 LEs       ; 40 LEs               ; 60 LEs                 ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_uif:inst_xreconf_uif|user_reconfig_readdata[17]                                                                                                                 ;
; 16:1               ; 2 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_uif:inst_xreconf_uif|user_reconfig_readdata[9]                                                                                                                  ;
; 16:1               ; 2 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|avs_readdata[0]                                                                                                                                                              ;
; 15:1               ; 7 bits    ; 70 LEs        ; 35 LEs               ; 35 LEs                 ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6]                                                                                                                                                                                          ;
; 12:1               ; 5 bits    ; 40 LEs        ; 25 LEs               ; 15 LEs                 ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                                                               ;
; 520:1              ; 40 bits   ; 13840 LEs     ; 120 LEs              ; 13720 LEs              ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|expected_data[35]                                                                                                                                                            ;
; 520:1              ; 40 bits   ; 13840 LEs     ; 120 LEs              ; 13720 LEs              ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|expected_data[8]                                                                                                                                                             ;
; 11:1               ; 3 bits    ; 21 LEs        ; 6 LEs                ; 15 LEs                 ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[14]                                                                                                                         ;
; 13:1               ; 2 bits    ; 16 LEs        ; 6 LEs                ; 10 LEs                 ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[13]                                                                                                                         ;
; 14:1               ; 5 bits    ; 45 LEs        ; 20 LEs               ; 25 LEs                 ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[8]                                                                                                                          ;
; 7:1                ; 19 bits   ; 76 LEs        ; 76 LEs               ; 0 LEs                  ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|next_data[28]                                                                                                                                                                ;
; 7:1                ; 19 bits   ; 76 LEs        ; 76 LEs               ; 0 LEs                  ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|next_data[24]                                                                                                                                                                ;
; 515:1              ; 18 bits   ; 6174 LEs      ; 216 LEs              ; 5958 LEs               ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|prbs[2]                                                                                                                                                                      ;
; 515:1              ; 18 bits   ; 6174 LEs      ; 216 LEs              ; 5958 LEs               ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|prbs[10]                                                                                                                                                                     ;
; 72:1               ; 4 bits    ; 192 LEs       ; 36 LEs               ; 156 LEs                ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|prbs[28]                                                                                                                                                                     ;
; 72:1               ; 4 bits    ; 192 LEs       ; 36 LEs               ; 156 LEs                ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|prbs[30]                                                                                                                                                                     ;
; 74:1               ; 9 bits    ; 441 LEs       ; 90 LEs               ; 351 LEs                ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|prbs[36]                                                                                                                                                                     ;
; 74:1               ; 9 bits    ; 441 LEs       ; 90 LEs               ; 351 LEs                ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|prbs[13]                                                                                                                                                                     ;
; 74:1               ; 9 bits    ; 441 LEs       ; 90 LEs               ; 351 LEs                ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|prbs[32]                                                                                                                                                                     ;
; 74:1               ; 9 bits    ; 441 LEs       ; 90 LEs               ; 351 LEs                ; Yes        ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|prbs[1]                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|low_latency_10g_1ch_mm_interconnect_0_router:router|src_channel[2]                                                                                                                                                                                 ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|Selector66                                                                                                                                                                   ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|Selector74                                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|consecutive_counter                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|consecutive_counter                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|consecutive_counter                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|consecutive_counter                                                                                                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|ShiftLeft0                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|ShiftLeft0                                                                        ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|ShiftLeft0                                                                        ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|ShiftLeft1                                                                        ;
; 4:1                ; 33 bits   ; 66 LEs        ; 66 LEs               ; 0 LEs                  ; No         ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|ShiftRight0                                                                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_read_data_length[12]                                                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_read_data_length[7]                                                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_write_data_length[11]                                                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_write_data_length[10]                                                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|ShiftLeft1                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|ShiftLeft0                                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|ShiftLeft0                                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|ShiftLeft1                                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm|ShiftLeft1                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|low_latency_10g_1ch_mm_interconnect_0_router:router|src_channel[4]                                                                                                                                                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|Selector0                                                                                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|state                                                                                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|state                                                                                                                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|low_latency_10g_1ch_mm_interconnect_0_router:router|src_channel[5]                                                                                                                                                                                 ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|ShiftRight0                                                                                                             ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd0                                                                                                               ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd90                                                                                                              ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd180                                                                                                             ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd270                                                                                                             ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|state                                                                                                                                                                        ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|state                                                                                                                                                                        ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state                                                                                                   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state                                                                                                  ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state                                                                                                  ;
; 518:1              ; 4 bits    ; 1380 LEs      ; 28 LEs               ; 1352 LEs               ; No         ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|state                                                                                                                                                                        ;
; 518:1              ; 4 bits    ; 1380 LEs      ; 28 LEs               ; 1352 LEs               ; No         ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|state                                                                                                                                                                        ;
; 9:1                ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xreconf_cif:inst_alt_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|Selector5                                                                                          ;
; 11:1               ; 2 bits    ; 14 LEs        ; 6 LEs                ; 8 LEs                  ; No         ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xreconf_cif:inst_alt_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|Selector10                                                                                         ;
; 13:1               ; 5 bits    ; 40 LEs        ; 25 LEs               ; 15 LEs                 ; No         ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|Selector3                                                                                             ;
; 14:1               ; 2 bits    ; 18 LEs        ; 8 LEs                ; 10 LEs                 ; No         ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                                                                                                ;
; 15:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                                                                                                ;
; 11:1               ; 2 bits    ; 14 LEs        ; 10 LEs               ; 4 LEs                  ; No         ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|state                                        ;
; 13:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|state                                        ;
; 13:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |arria_v_two_sfp_link|low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control|state                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |arria_v_two_sfp_link|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |arria_v_two_sfp_link|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |arria_v_two_sfp_link|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |arria_v_two_sfp_link|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |arria_v_two_sfp_link|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |arria_v_two_sfp_link|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 36 LEs               ; 16 LEs                 ; Yes        ; |arria_v_two_sfp_link|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_resync:inst_reconfig_reset_sync ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; DISABLE_DA_RULE ; D103  ; -    ; resync_chains[0].sync_r[0]                                                                                         ;
; DISABLE_DA_RULE ; D103  ; -    ; resync_chains[0].sync_r[1]                                                                                         ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|altera_wait_generate:wait_gen|alt_xcvr_resync:rst_sync ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DISABLE_DA_RULE ; D103  ; -    ; resync_chains[0].sync_r[0]                                                                                                                                                                                                                              ;
; DISABLE_DA_RULE ; D103  ; -    ; resync_chains[0].sync_r[1]                                                                                                                                                                                                                              ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                     ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; done                                                                                                                                                                                                                   ;
; POWER_UP_LEVEL    ; LOW   ; -    ; done                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; recal_counter[0]                                                                                                                                                                                                       ;
; POWER_UP_LEVEL    ; LOW   ; -    ; recal_counter[0]                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; recal_counter[1]                                                                                                                                                                                                       ;
; POWER_UP_LEVEL    ; LOW   ; -    ; recal_counter[1]                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; p0addr                                                                                                                                                                                                                 ;
; POWER_UP_LEVEL    ; LOW   ; -    ; p0addr                                                                                                                                                                                                                 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_uif:inst_xreconf_uif|altera_wait_generate:wait_gen|alt_xcvr_resync:rst_sync ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DISABLE_DA_RULE ; D103  ; -    ; resync_chains[0].sync_r[0]                                                                                                                                                                                                                                 ;
; DISABLE_DA_RULE ; D103  ; -    ; resync_chains[0].sync_r[1]                                                                                                                                                                                                                                 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xreconf_uif:inst_alt_xreconf_uif|altera_wait_generate:wait_gen|alt_xcvr_resync:rst_sync ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DISABLE_DA_RULE ; D103  ; -    ; resync_chains[0].sync_r[0]                                                                                                                                                                                                                                    ;
; DISABLE_DA_RULE ; D103  ; -    ; resync_chains[0].sync_r[1]                                                                                                                                                                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5 ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                 ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pif_ser_shift_load                                                                                                                 ;
; POWER_UP_LEVEL ; HIGH  ; -    ; pif_interface_sel                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; reg_init[0]                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; reg_init[1]                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; reg_init[2]                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; reg_init[3]                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; reg_init[4]                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; reg_init[5]                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; reg_init[6]                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; reg_init[7]                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; reg_init[8]                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; reg_init[9]                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; reg_init[10]                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; reg_init[11]                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; init_done                                                                                                                          ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                               ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; upper_16_sel                                                                                                                                                     ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr ;
+------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                         ; Value ; From ; To                                                                                                                                                                         ;
+------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALLOW_ANY_ROM_SIZE_FOR_RECOGNITION ; ON    ; -    ; -                                                                                                                                                                          ;
; AUTO_ROM_RECOGNITION               ; ON    ; -    ; -                                                                                                                                                                          ;
; ALLOW_ANY_RAM_SIZE_FOR_RECOGNITION ; ON    ; -    ; -                                                                                                                                                                          ;
; AUTO_RAM_RECOGNITION               ; ON    ; -    ; -                                                                                                                                                                          ;
; POWER_UP_LEVEL                     ; LOW   ; -    ; reg_lch[4]                                                                                                                                                                 ;
; POWER_UP_LEVEL                     ; LOW   ; -    ; reg_lch[3]                                                                                                                                                                 ;
; POWER_UP_LEVEL                     ; LOW   ; -    ; reg_lch[2]                                                                                                                                                                 ;
; POWER_UP_LEVEL                     ; LOW   ; -    ; reg_lch[1]                                                                                                                                                                 ;
; POWER_UP_LEVEL                     ; LOW   ; -    ; reg_lch[0]                                                                                                                                                                 ;
; POWER_UP_LEVEL                     ; LOW   ; -    ; reg_plock                                                                                                                                                                  ;
; POWER_UP_LEVEL                     ; LOW   ; -    ; reg_write_incr                                                                                                                                                             ;
; POWER_UP_LEVEL                     ; LOW   ; -    ; reg_is_phys_addr                                                                                                                                                           ;
+------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch ;
+------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                         ; Value ; From ; To                                                                                                                                                                                                  ;
+------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALLOW_ANY_ROM_SIZE_FOR_RECOGNITION ; ON    ; -    ; -                                                                                                                                                                                                   ;
; AUTO_ROM_RECOGNITION               ; ON    ; -    ; -                                                                                                                                                                                                   ;
; ALLOW_ANY_RAM_SIZE_FOR_RECOGNITION ; ON    ; -    ; -                                                                                                                                                                                                   ;
; AUTO_RAM_RECOGNITION               ; ON    ; -    ; -                                                                                                                                                                                                   ;
+------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker ;
+-----------------+------------------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value                              ; From ; To                                                                                                                                   ;
+-----------------+------------------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME    ; altera_avalon_data_pattern_checker ; -    ; -                                                                                                                                    ;
; IP_TOOL_VERSION ; 13.0                               ; -    ; -                                                                                                                                    ;
+-----------------+------------------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|altera_std_synchronizer:ctrl_to_data_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|altera_std_synchronizer:data_to_ctrl_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|altera_reset_controller:reset_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                                                       ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|altera_reset_controller:reset_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|altera_std_synchronizer:locked_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                           ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|altera_std_synchronizer:enable_register_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|altera_std_synchronizer:enabled_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|altera_std_synchronizer:ready_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                              ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                          ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|altera_std_synchronizer:valid_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                              ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                          ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|altera_reset_controller:clock_sensor_reset_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                               ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                           ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|altera_reset_controller:clock_sensor_reset_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                                   ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                               ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|altera_reset_synchronizer:asi_reset_controller ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                             ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                                                                                         ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|altera_reset_controller:counter_reset_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                          ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                      ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|altera_reset_controller:counter_reset_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                              ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                          ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker ;
+-----------------+------------------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value                              ; From ; To                                                                                                                                   ;
+-----------------+------------------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME    ; altera_avalon_data_pattern_checker ; -    ; -                                                                                                                                    ;
; IP_TOOL_VERSION ; 13.0                               ; -    ; -                                                                                                                                    ;
+-----------------+------------------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|altera_std_synchronizer:ctrl_to_data_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|altera_std_synchronizer:data_to_ctrl_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|altera_reset_controller:reset_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                                                       ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|altera_reset_controller:reset_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|altera_std_synchronizer:locked_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                           ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|altera_std_synchronizer:enable_register_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|altera_std_synchronizer:enabled_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|altera_std_synchronizer:ready_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                              ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                          ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|altera_std_synchronizer:valid_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                              ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                          ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|altera_reset_controller:clock_sensor_reset_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                               ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                           ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|altera_reset_controller:clock_sensor_reset_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                                   ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                               ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|altera_reset_synchronizer:asi_reset_controller ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                             ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                                                                                         ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|altera_reset_controller:counter_reset_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                          ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                      ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|altera_reset_controller:counter_reset_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                              ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                          ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator ;
+-----------------+--------------------------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value                                ; From ; To                                                                                                                                 ;
+-----------------+--------------------------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME    ; Altera_Avalon_Data_Pattern_Generator ; -    ; -                                                                                                                                  ;
; IP_TOOL_VERSION ; 13.0                                 ; -    ; -                                                                                                                                  ;
+-----------------+--------------------------------------+------+------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|altera_std_synchronizer:enable_register_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|altera_std_synchronizer:enabled_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|altera_std_synchronizer:aso_ready_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                              ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|altera_std_synchronizer:asi_valid_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                              ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|altera_reset_synchronizer:asi_reset_controller ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                             ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                                                                                         ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|pulse_handshake_clock_crosser:pulser|pulse_clock_crosser:mm_to_st_pulser|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|pulse_handshake_clock_crosser:pulser|pulse_clock_crosser:st_to_mm_pulser|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator ;
+-----------------+--------------------------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value                                ; From ; To                                                                                                                                 ;
+-----------------+--------------------------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME    ; Altera_Avalon_Data_Pattern_Generator ; -    ; -                                                                                                                                  ;
; IP_TOOL_VERSION ; 13.0                                 ; -    ; -                                                                                                                                  ;
+-----------------+--------------------------------------+------+------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|altera_std_synchronizer:enable_register_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|altera_std_synchronizer:enabled_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|altera_std_synchronizer:aso_ready_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                              ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|altera_std_synchronizer:asi_valid_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                              ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|altera_reset_synchronizer:asi_reset_controller ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                             ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                                                                                         ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|pulse_handshake_clock_crosser:pulser|pulse_clock_crosser:mm_to_st_pulser|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|pulse_handshake_clock_crosser:pulser|pulse_clock_crosser:st_to_mm_pulser|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming ;
+---------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                                                                                                                  ;
+---------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; clock_sense_reset_n                                                                                                                                                                                                                 ;
+---------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[6]                                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[5]                                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[4]                                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[3]                                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[2]                                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                                                                          ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                                                                     ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                                                                          ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[6]                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[6]                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[6]                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[5]                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[5]                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[5]                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[4]                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[4]                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[4]                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[3]                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[3]                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[3]                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[2]                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[2]                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[2]                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                                                                     ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; src_data[7]                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[6]                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[5]                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[4]                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[3]                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[2]                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[1]                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[0]                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[0]~reg0                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[7]~reg0                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[6]~reg0                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[5]~reg0                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[4]~reg0                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[3]~reg0                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[2]~reg0                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[1]~reg0                                                                                                                                                                                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[6]                                                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[5]                                                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[4]                                                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[3]                                                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[2]                                                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                        ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                                    ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                            ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|av_xcvr_avmm_csr:pll[0].avmm.av_xcvr_avmm_csr_inst|alt_xcvr_resync:gen_status_reg_pll.alt_xcvr_resync_inst ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                                                                                                                                                                                       ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DISABLE_DA_RULE ; D103  ; -    ; resync_chains[0].sync_r[1]                                                                                                                                                                                                                                                                                               ;
; DISABLE_DA_RULE ; D103  ; -    ; resync_chains[0].sync_r[0]                                                                                                                                                                                                                                                                                               ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst|alt_xcvr_resync:gen_status_reg_tx.alt_xcvr_resync_inst ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DISABLE_DA_RULE ; D103  ; -    ; resync_chains[0].sync_r[1]                                                                                                                                                                                                                                                                                                                                                ;
; DISABLE_DA_RULE ; D103  ; -    ; resync_chains[0].sync_r[0]                                                                                                                                                                                                                                                                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst|alt_xcvr_resync:gen_status_reg_rx.alt_xcvr_resync_inst ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DISABLE_DA_RULE ; D103  ; -    ; resync_chains[0].sync_r[1]                                                                                                                                                                                                                                                                                                                                                ;
; DISABLE_DA_RULE ; D103  ; -    ; resync_chains[0].sync_r[0]                                                                                                                                                                                                                                                                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls|av_xcvr_avmm_csr:pll[0].avmm.av_xcvr_avmm_csr_inst|alt_xcvr_resync:gen_status_reg_pll.alt_xcvr_resync_inst ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                                                                                                                                                                                       ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DISABLE_DA_RULE ; D103  ; -    ; resync_chains[0].sync_r[1]                                                                                                                                                                                                                                                                                               ;
; DISABLE_DA_RULE ; D103  ; -    ; resync_chains[0].sync_r[0]                                                                                                                                                                                                                                                                                               ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst|alt_xcvr_resync:gen_status_reg_tx.alt_xcvr_resync_inst ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DISABLE_DA_RULE ; D103  ; -    ; resync_chains[0].sync_r[1]                                                                                                                                                                                                                                                                                                                                                ;
; DISABLE_DA_RULE ; D103  ; -    ; resync_chains[0].sync_r[0]                                                                                                                                                                                                                                                                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst|alt_xcvr_resync:gen_status_reg_rx.alt_xcvr_resync_inst ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DISABLE_DA_RULE ; D103  ; -    ; resync_chains[0].sync_r[1]                                                                                                                                                                                                                                                                                                                                                ;
; DISABLE_DA_RULE ; D103  ; -    ; resync_chains[0].sync_r[0]                                                                                                                                                                                                                                                                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_wait_generate:top_wait|alt_xcvr_resync:rst_sync ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                   ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; DISABLE_DA_RULE ; D103  ; -    ; resync_chains[0].sync_r[0]                                                                                                                           ;
; DISABLE_DA_RULE ; D103  ; -    ; resync_chains[0].sync_r[1]                                                                                                                           ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller ;
+--------------------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                                       ; Value ; From ; To                                                                                                                         ;
+--------------------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; MERGE_TX_PLL_DRIVEN_BY_REGISTERS_WITH_SAME_CLEAR ; ON    ; -    ; alt_xcvr_reset_counter:g_pll.counter_pll_powerdown|r_reset                                                                 ;
+--------------------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_pll.counter_pll_powerdown ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                                                                                         ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER ; on    ; -    ; r_reset                                                                                                                                                                                                    ;
+---------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_resync:g_tx.g_tx[0].g_tx.resync_tx_cal_busy ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                                                                               ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DISABLE_DA_RULE ; D103  ; -    ; resync_chains[0].sync_r[1]                                                                                                                                                                                       ;
; DISABLE_DA_RULE ; D103  ; -    ; resync_chains[0].sync_r[0]                                                                                                                                                                                       ;
; DISABLE_DA_RULE ; D103  ; -    ; resync_chains[1].sync_r[1]                                                                                                                                                                                       ;
; DISABLE_DA_RULE ; D103  ; -    ; resync_chains[1].sync_r[0]                                                                                                                                                                                       ;
; DISABLE_DA_RULE ; D103  ; -    ; resync_chains[2].sync_r[1]                                                                                                                                                                                       ;
; DISABLE_DA_RULE ; D103  ; -    ; resync_chains[2].sync_r[0]                                                                                                                                                                                       ;
; DISABLE_DA_RULE ; D103  ; -    ; resync_chains[3].sync_r[1]                                                                                                                                                                                       ;
; DISABLE_DA_RULE ; D103  ; -    ; resync_chains[3].sync_r[0]                                                                                                                                                                                       ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                                                                                                       ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER ; on    ; -    ; r_reset                                                                                                                                                                                                                  ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_ready ;
+---------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                                                                                                ;
+---------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER ; on    ; -    ; r_reset                                                                                                                                                                                                           ;
+---------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_resync:g_rx.g_rx[0].g_rx.resync_rx_cal_busy ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                                                                               ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DISABLE_DA_RULE ; D103  ; -    ; resync_chains[0].sync_r[1]                                                                                                                                                                                       ;
; DISABLE_DA_RULE ; D103  ; -    ; resync_chains[0].sync_r[0]                                                                                                                                                                                       ;
; DISABLE_DA_RULE ; D103  ; -    ; resync_chains[1].sync_r[1]                                                                                                                                                                                       ;
; DISABLE_DA_RULE ; D103  ; -    ; resync_chains[1].sync_r[0]                                                                                                                                                                                       ;
; DISABLE_DA_RULE ; D103  ; -    ; resync_chains[2].sync_r[1]                                                                                                                                                                                       ;
; DISABLE_DA_RULE ; D103  ; -    ; resync_chains[2].sync_r[0]                                                                                                                                                                                       ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_rx.g_rx[0].g_rx.counter_rx_analogreset ;
+---------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                                                                                                      ;
+---------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER ; on    ; -    ; r_reset                                                                                                                                                                                                                 ;
+---------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_rx.g_rx[0].g_rx.counter_rx_digitalreset ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                                                                                                       ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER ; on    ; -    ; r_reset                                                                                                                                                                                                                  ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_rx.g_rx[0].g_rx.counter_rx_ready ;
+---------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                                                                                                ;
+---------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER ; on    ; -    ; r_reset                                                                                                                                                                                                           ;
+---------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_resync:g_rx.g_rx[1].g_rx.resync_rx_cal_busy ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                                                                               ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DISABLE_DA_RULE ; D103  ; -    ; resync_chains[0].sync_r[1]                                                                                                                                                                                       ;
; DISABLE_DA_RULE ; D103  ; -    ; resync_chains[0].sync_r[0]                                                                                                                                                                                       ;
; DISABLE_DA_RULE ; D103  ; -    ; resync_chains[1].sync_r[1]                                                                                                                                                                                       ;
; DISABLE_DA_RULE ; D103  ; -    ; resync_chains[1].sync_r[0]                                                                                                                                                                                       ;
; DISABLE_DA_RULE ; D103  ; -    ; resync_chains[2].sync_r[1]                                                                                                                                                                                       ;
; DISABLE_DA_RULE ; D103  ; -    ; resync_chains[2].sync_r[0]                                                                                                                                                                                       ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_rx.g_rx[1].g_rx.counter_rx_analogreset ;
+---------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                                                                                                      ;
+---------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER ; on    ; -    ; r_reset                                                                                                                                                                                                                 ;
+---------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_rx.g_rx[1].g_rx.counter_rx_digitalreset ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                                                                                                       ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER ; on    ; -    ; r_reset                                                                                                                                                                                                                  ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_rx.g_rx[1].g_rx.counter_rx_ready ;
+---------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                                                                                                ;
+---------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER ; on    ; -    ; r_reset                                                                                                                                                                                                           ;
+---------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|low_latency_10g_1ch_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                    ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                                 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|low_latency_10g_1ch_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                    ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                                 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|low_latency_10g_1ch_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                        ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                                     ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|low_latency_10g_1ch_mm_interconnect_0_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                        ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                                     ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|low_latency_10g_1ch_mm_interconnect_0_rsp_demux:rsp_demux_003 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                        ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                                     ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|low_latency_10g_1ch_mm_interconnect_0_rsp_demux:rsp_demux_004 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                        ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                                     ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|low_latency_10g_1ch_mm_interconnect_0_rsp_demux:rsp_demux_005 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                        ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                                     ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                  ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                              ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                      ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                  ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                      ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                  ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                          ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                      ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                  ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                          ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                      ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                  ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                          ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                      ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                  ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                          ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_ipm1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0|altsyncram_0132:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0 ;
+-------------------------------+---------+----------------------------------------------------------------------------------------+
; Parameter Name                ; Value   ; Type                                                                                   ;
+-------------------------------+---------+----------------------------------------------------------------------------------------+
; device_family                 ; Arria V ; String                                                                                 ;
; enable_offset                 ; 1       ; Signed Integer                                                                         ;
; enable_lc                     ; 0       ; Signed Integer                                                                         ;
; enable_dcd                    ; 1       ; Signed Integer                                                                         ;
; enable_dcd_power_up           ; 1       ; Signed Integer                                                                         ;
; enable_analog                 ; 1       ; Signed Integer                                                                         ;
; enable_eyemon                 ; 1       ; Signed Integer                                                                         ;
; enable_ber                    ; 0       ; Signed Integer                                                                         ;
; enable_dfe                    ; 1       ; Signed Integer                                                                         ;
; enable_adce                   ; 1       ; Signed Integer                                                                         ;
; enable_mif                    ; 0       ; Signed Integer                                                                         ;
; enable_pll                    ; 0       ; Signed Integer                                                                         ;
; enable_direct                 ; 1       ; Signed Integer                                                                         ;
; number_of_reconfig_interfaces ; 4       ; Signed Integer                                                                         ;
+-------------------------------+---------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_resync:inst_reconfig_reset_sync ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                          ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; SYNC_CHAIN_LENGTH ; 2     ; Signed Integer                                                                                                                                ;
; WIDTH             ; 1     ; Signed Integer                                                                                                                                ;
; SLOW_CLOCK        ; 0     ; Signed Integer                                                                                                                                ;
; INIT_VALUE        ; 1     ; Signed Integer                                                                                                                                ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_arbiter:arbiter ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; width          ; 10    ; Signed Integer                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset ;
+-------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value   ; Type                                                                                                                                          ;
+-------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; device_family                 ; Arria V ; String                                                                                                                                        ;
; number_of_reconfig_interfaces ; 4       ; Signed Integer                                                                                                                                ;
+-------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av ;
+-------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value   ; Type                                                                                                                                                                                                          ;
+-------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; device_family                 ; Arria V ; String                                                                                                                                                                                                        ;
; number_of_reconfig_interfaces ; 4       ; Signed Integer                                                                                                                                                                                                ;
+-------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|altera_wait_generate:wait_gen|alt_xcvr_resync:rst_sync ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                               ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNC_CHAIN_LENGTH ; 2     ; Signed Integer                                                                                                                                                                                                                                                                     ;
; WIDTH             ; 1     ; Signed Integer                                                                                                                                                                                                                                                                     ;
; SLOW_CLOCK        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                     ;
; INIT_VALUE        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                     ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst ;
+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value      ; Type                                                                                                                                                                                                                                       ;
+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sim_model_mode        ; FALSE      ; String                                                                                                                                                                                                                                     ;
; lpm_type              ; alt_cal_av ; String                                                                                                                                                                                                                                     ;
; lpm_hint              ; UNUSED     ; String                                                                                                                                                                                                                                     ;
; number_of_channels    ; 4          ; Signed Integer                                                                                                                                                                                                                             ;
; channel_address_width ; 3          ; Signed Integer                                                                                                                                                                                                                             ;
; sample_length         ; 01100100   ; Unsigned Binary                                                                                                                                                                                                                            ;
; pma_base_address      ; 0          ; Signed Integer                                                                                                                                                                                                                             ;
; IDLE                  ; 00000      ; Unsigned Binary                                                                                                                                                                                                                            ;
; CH_WAIT               ; 00001      ; Unsigned Binary                                                                                                                                                                                                                            ;
; TESTBUS_SET           ; 00010      ; Unsigned Binary                                                                                                                                                                                                                            ;
; CHECK_PLL_RD          ; 00011      ; Unsigned Binary                                                                                                                                                                                                                            ;
; CAL_PD_WR             ; 00101      ; Unsigned Binary                                                                                                                                                                                                                            ;
; DPRIO_WAIT            ; 00110      ; Unsigned Binary                                                                                                                                                                                                                            ;
; SAMPLE_TB             ; 00111      ; Unsigned Binary                                                                                                                                                                                                                            ;
; TEST_INPUT            ; 01000      ; Unsigned Binary                                                                                                                                                                                                                            ;
; OC_REQUIRED_RD        ; 01001      ; Unsigned Binary                                                                                                                                                                                                                            ;
; CH_ADV                ; 01010      ; Unsigned Binary                                                                                                                                                                                                                            ;
; OC_PD_RD              ; 01011      ; Unsigned Binary                                                                                                                                                                                                                            ;
; DPRIO_READ            ; 01100      ; Unsigned Binary                                                                                                                                                                                                                            ;
; DPRIO_WRITE           ; 01101      ; Unsigned Binary                                                                                                                                                                                                                            ;
; OC_PD_WR              ; 01110      ; Unsigned Binary                                                                                                                                                                                                                            ;
; PDOF_TEST_RD          ; 01111      ; Unsigned Binary                                                                                                                                                                                                                            ;
; PDOF_TEST_WR          ; 10000      ; Unsigned Binary                                                                                                                                                                                                                            ;
+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_arbiter_acq:mutex_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; addr_width     ; 3     ; Signed Integer                                                                                                                                                                                                                                            ;
; data_width     ; 32    ; Signed Integer                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog ;
+----------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                                                            ;
+----------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; device_family  ; Arria V ; String                                                                                                                                          ;
+----------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                                              ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; number_of_reconfig_interfaces ; 1     ; Signed Integer                                                                                                                                                                    ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_uif:inst_xreconf_uif ;
+----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value ; Type                                                                                                                                                                                                                  ;
+----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RECONFIG_USER_ADDR_WIDTH   ; 3     ; Signed Integer                                                                                                                                                                                                        ;
; RECONFIG_USER_DATA_WIDTH   ; 32    ; Signed Integer                                                                                                                                                                                                        ;
; RECONFIG_USER_CTRL_WIDTH   ; 2     ; Signed Integer                                                                                                                                                                                                        ;
; RECONFIG_USER_ENABLE_CTRL  ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; RECONFIG_USER_MODE_WIDTH   ; 3     ; Signed Integer                                                                                                                                                                                                        ;
; RECONFIG_USER_OFFSET_WIDTH ; 6     ; Signed Integer                                                                                                                                                                                                        ;
+----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_uif:inst_xreconf_uif|altera_wait_generate:wait_gen|alt_xcvr_resync:rst_sync ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                  ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNC_CHAIN_LENGTH ; 2     ; Signed Integer                                                                                                                                                                                                                                                                        ;
; WIDTH             ; 1     ; Signed Integer                                                                                                                                                                                                                                                                        ;
; SLOW_CLOCK        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                        ;
; INIT_VALUE        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                        ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_analog_datactrl_av:inst_analog_datactrl ;
+----------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                               ;
+----------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RECONFIG_USER_ADDR_WIDTH         ; 3     ; Signed Integer                                                                                                                                                                                                                     ;
; RECONFIG_USER_DATA_WIDTH         ; 32    ; Signed Integer                                                                                                                                                                                                                     ;
; RECONFIG_USER_OFFSET_WIDTH       ; 6     ; Signed Integer                                                                                                                                                                                                                     ;
; RECONFIG_BASIC_OFFSET_ADDR_WIDTH ; 11    ; Signed Integer                                                                                                                                                                                                                     ;
+----------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_cif:inst_xreconf_cif ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CIF_RECONFIG_ADDR_WIDTH   ; 3     ; Signed Integer                                                                                                                                                                                                         ;
; CIF_RECONFIG_DATA_WIDTH   ; 32    ; Signed Integer                                                                                                                                                                                                         ;
; CIF_RECONFIG_OFFSET_WIDTH ; 6     ; Signed Integer                                                                                                                                                                                                         ;
; CIF_OFFSET_ADDR_WIDTH     ; 11    ; Signed Integer                                                                                                                                                                                                         ;
; CIF_MASTER_ADDR_WIDTH     ; 3     ; Signed Integer                                                                                                                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OFFSET_ADDR_WIDTH ; 11    ; Signed Integer                                                                                                                                                                                                                                                      ;
; MASTER_ADDR_WIDTH ; 3     ; Signed Integer                                                                                                                                                                                                                                                      ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_cif:inst_xreconf_cif|alt_arbiter_acq:mutex_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; addr_width     ; 3     ; Signed Integer                                                                                                                                                                                                                                               ;
; data_width     ; 32    ; Signed Integer                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_eyemon:eyemon.sc_eyemon ;
+-------------------------------+---------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value   ; Type                                                                                                                             ;
+-------------------------------+---------+----------------------------------------------------------------------------------------------------------------------------------+
; device_family                 ; Arria V ; String                                                                                                                           ;
; number_of_reconfig_interfaces ; 4       ; Signed Integer                                                                                                                   ;
; enable_ber_counter            ; 0       ; Signed Integer                                                                                                                   ;
+-------------------------------+---------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dfe:dfe.sc_dfe ;
+-------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value   ; Type                                                                                                                    ;
+-------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------+
; device_family                 ; Arria V ; String                                                                                                                  ;
; number_of_reconfig_interfaces ; 4       ; Signed Integer                                                                                                          ;
+-------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_direct:direct.sc_direct ;
+----------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                                                            ;
+----------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; device_family  ; Arria V ; String                                                                                                                                          ;
+----------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_direct:direct.sc_direct|alt_arbiter_acq:mutex_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; addr_width     ; 3     ; Signed Integer                                                                                                                                                               ;
; data_width     ; 32    ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_adce:adce.sc_adce ;
+-------------------------------+---------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value   ; Type                                                                                                                       ;
+-------------------------------+---------+----------------------------------------------------------------------------------------------------------------------------+
; device_family                 ; Arria V ; String                                                                                                                     ;
; number_of_reconfig_interfaces ; 4       ; Signed Integer                                                                                                             ;
; AUTO_START                    ; 0000    ; Unsigned Binary                                                                                                            ;
+-------------------------------+---------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd ;
+-------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value   ; Type                                                                                                                    ;
+-------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------+
; device_family                 ; Arria V ; String                                                                                                                  ;
; enable_dcd_power_up           ; 1       ; Signed Integer                                                                                                          ;
; number_of_reconfig_interfaces ; 4       ; Signed Integer                                                                                                          ;
+-------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                                             ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; number_of_reconfig_interfaces ; 4     ; Signed Integer                                                                                                                                                                   ;
; enable_dcd_power_up           ; 1     ; Signed Integer                                                                                                                                                                   ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xreconf_uif:inst_alt_xreconf_uif ;
+----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value ; Type                                                                                                                                                                                                                     ;
+----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RECONFIG_USER_ADDR_WIDTH   ; 3     ; Signed Integer                                                                                                                                                                                                           ;
; RECONFIG_USER_DATA_WIDTH   ; 32    ; Signed Integer                                                                                                                                                                                                           ;
; RECONFIG_USER_CTRL_WIDTH   ; 2     ; Signed Integer                                                                                                                                                                                                           ;
; RECONFIG_USER_ENABLE_CTRL  ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; RECONFIG_USER_MODE_WIDTH   ; 3     ; Signed Integer                                                                                                                                                                                                           ;
; RECONFIG_USER_OFFSET_WIDTH ; 6     ; Signed Integer                                                                                                                                                                                                           ;
+----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xreconf_uif:inst_alt_xreconf_uif|altera_wait_generate:wait_gen|alt_xcvr_resync:rst_sync ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                     ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNC_CHAIN_LENGTH ; 2     ; Signed Integer                                                                                                                                                                                                                                                                           ;
; WIDTH             ; 1     ; Signed Integer                                                                                                                                                                                                                                                                           ;
; SLOW_CLOCK        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                           ;
; INIT_VALUE        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                           ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_OF_CHANNELS     ; 4     ; Signed Integer                                                                                                                                                                                                                                         ;
; enable_dcd_power_up ; 1     ; Signed Integer                                                                                                                                                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control ;
+---------------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value   ; Type                                                                                                                                                                                                                                                                                                                     ;
+---------------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_OF_CHANNELS     ; 0000100 ; Unsigned Binary                                                                                                                                                                                                                                                                                                          ;
; enable_dcd_power_up ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
+---------------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xreconf_cif:inst_alt_xreconf_cif ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CIF_RECONFIG_ADDR_WIDTH   ; 3     ; Signed Integer                                                                                                                                                                                                            ;
; CIF_RECONFIG_DATA_WIDTH   ; 32    ; Signed Integer                                                                                                                                                                                                            ;
; CIF_RECONFIG_OFFSET_WIDTH ; 6     ; Signed Integer                                                                                                                                                                                                            ;
; CIF_OFFSET_ADDR_WIDTH     ; 12    ; Signed Integer                                                                                                                                                                                                            ;
; CIF_MASTER_ADDR_WIDTH     ; 3     ; Signed Integer                                                                                                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xreconf_cif:inst_alt_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                   ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OFFSET_ADDR_WIDTH ; 12    ; Signed Integer                                                                                                                                                                                                                                                         ;
; MASTER_ADDR_WIDTH ; 3     ; Signed Integer                                                                                                                                                                                                                                                         ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xreconf_cif:inst_alt_xreconf_cif|alt_arbiter_acq:mutex_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; addr_width     ; 3     ; Signed Integer                                                                                                                                                                                                                                                  ;
; data_width     ; 32    ; Signed Integer                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_cal_seq:cal_seq ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; arb_count      ; 10    ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic ;
+--------------------------+---------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value   ; Type                                                                                                                      ;
+--------------------------+---------+---------------------------------------------------------------------------------------------------------------------------+
; basic_ifs                ; 1       ; Signed Integer                                                                                                            ;
; native_ifs               ; 4       ; Signed Integer                                                                                                            ;
; device_family            ; Arria V ; String                                                                                                                    ;
; physical_channel_mapping ;         ; String                                                                                                                    ;
+--------------------------+---------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5 ;
+--------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value ; Type                                                                                                                                                  ;
+--------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; basic_ifs                ; 1     ; Signed Integer                                                                                                                                        ;
; native_ifs               ; 4     ; Signed Integer                                                                                                                                        ;
; physical_channel_mapping ;       ; String                                                                                                                                                ;
+--------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if ;
+--------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value ; Type                                                                                                                                                                                   ;
+--------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; logical_interface        ; 0     ; Signed Integer                                                                                                                                                                         ;
; native_ifs               ; 4     ; Signed Integer                                                                                                                                                                         ;
; w_paddr                  ; 12    ; Signed Integer                                                                                                                                                                         ;
; physical_channel_mapping ;       ; String                                                                                                                                                                                 ;
+--------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr ;
+--------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value ; Type                                                                                                                                                                                                              ;
+--------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; logical_interface        ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; native_ifs               ; 4     ; Signed Integer                                                                                                                                                                                                    ;
; w_lch                    ; 5     ; Signed Integer                                                                                                                                                                                                    ;
; w_pif                    ; 2     ; Signed Integer                                                                                                                                                                                                    ;
; w_pch                    ; 3     ; Signed Integer                                                                                                                                                                                                    ;
; w_paddr                  ; 12    ; Signed Integer                                                                                                                                                                                                    ;
; w_rom                    ; 32    ; Signed Integer                                                                                                                                                                                                    ;
; four_word_rom            ; 1     ; Signed Integer                                                                                                                                                                                                    ;
; physical_channel_mapping ;       ; String                                                                                                                                                                                                            ;
+--------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch ;
+--------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value ; Type                                                                                                                                                                                                                                       ;
+--------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; logical_interface        ; 0     ; Signed Integer                                                                                                                                                                                                                             ;
; native_ifs               ; 4     ; Signed Integer                                                                                                                                                                                                                             ;
; w_lch                    ; 5     ; Signed Integer                                                                                                                                                                                                                             ;
; w_pif                    ; 2     ; Signed Integer                                                                                                                                                                                                                             ;
; w_pch                    ; 3     ; Signed Integer                                                                                                                                                                                                                             ;
; w_word                   ; 2     ; Signed Integer                                                                                                                                                                                                                             ;
; w_rom                    ; 32    ; Signed Integer                                                                                                                                                                                                                             ;
; physical_channel_mapping ;       ; String                                                                                                                                                                                                                                     ;
+--------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_addr:l2paddr ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; w_pch          ; 3     ; Signed Integer                                                                                                                                                                                                                                          ;
; w_paddr        ; 12    ; Signed Integer                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; groups         ; 3     ; Signed Integer                                                                                                                                                                                                        ;
; grp_size       ; 8     ; Signed Integer                                                                                                                                                                                                        ;
; sel_size       ; 3     ; Signed Integer                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|alt_xcvr_arbiter:pif[0].pif_arb ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|alt_xcvr_arbiter:pif[1].pif_arb ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|alt_xcvr_arbiter:pif[2].pif_arb ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|alt_xcvr_arbiter:pif[3].pif_arb ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_reconfig_bundle_to_basic:bundle ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; native_ifs     ; 4     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                              ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; ST_DATA_W            ; 40    ; Signed Integer                                                                                                                    ;
; NUM_CYCLES_FOR_LOCK  ; 40    ; Signed Integer                                                                                                                    ;
; BYPASS_ENABLED       ; 0     ; Signed Integer                                                                                                                    ;
; AVALON_ENABLED       ; 1     ; Signed Integer                                                                                                                    ;
; FREQ_CNTER_ENABLED   ; 0     ; Signed Integer                                                                                                                    ;
; CROSS_CLK_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ST_DATA_W           ; 40    ; Signed Integer                                                                                                                                                                             ;
; NUM_CYCLES_FOR_LOCK ; 40    ; Signed Integer                                                                                                                                                                             ;
; ST_TO_MM_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                             ;
; MM_TO_ST_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                             ;
; BYPASS_ENABLED      ; 0     ; Signed Integer                                                                                                                                                                             ;
; AVALON_ENABLED      ; 1     ; Signed Integer                                                                                                                                                                             ;
; FREQ_CNTER_ENABLED  ; 0     ; Signed Integer                                                                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper ;
+-------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value ; Type                                                                                                                                                                                                                        ;
+-------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH              ; 128   ; Signed Integer                                                                                                                                                                                                              ;
; DATA_TO_CTRL_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                                                              ;
; CTRL_TO_DATA_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+-------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|altera_std_synchronizer:ctrl_to_data_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|altera_std_synchronizer:data_to_ctrl_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|altera_reset_controller:reset_controller ;
+---------------------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                                                                                                                                                                                            ;
+---------------------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                                                                                                                                                                                                                  ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                                                                                                                                                                                  ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                                                                                                                                                                                  ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                                                                                                                                                                                  ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                                                                                                                                                                                  ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                                                                                                                                                                                  ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                                                                                                                                                                                  ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                                                                                                                                                                                  ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                                                                                                                                                                                  ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                                                                                                                                                                                  ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                                                                                                                                                                                  ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                                                                                                                                                                                  ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                                                                                                                                                                                  ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                                                                                                                                                                                  ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                                                                                                                                                                                  ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                                                                                                                                                                                  ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                                                                                                                                                                                  ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                                                                                                                                                                                          ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                                                                                                                                                                                  ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                                                                                                                                                                                                  ;
; RESET_REQ_WAIT_TIME       ; 3        ; Signed Integer                                                                                                                                                                                                                                                  ;
; MIN_RST_ASSERTION_TIME    ; 11       ; Signed Integer                                                                                                                                                                                                                                                  ;
; RESET_REQ_EARLY_DSRT_TIME ; 4        ; Signed Integer                                                                                                                                                                                                                                                  ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                                                                                                                                                                                  ;
+---------------------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|altera_reset_controller:reset_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|altera_reset_controller:reset_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|altera_std_synchronizer:locked_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|altera_std_synchronizer:enable_register_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|altera_std_synchronizer:enabled_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|altera_std_synchronizer:ready_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|altera_std_synchronizer:valid_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|altera_reset_controller:clock_sensor_reset_controller ;
+---------------------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                                                                                                                                                                    ;
+---------------------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                                                                                                                                                                                          ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                                                                                                                                                          ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                                                                                                                                                          ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                                                                                                                                                          ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                                                                                                                                                          ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                                                                                                                                                          ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                                                                                                                                                          ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                                                                                                                                                          ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                                                                                                                                                          ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                                                                                                                                                          ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                                                                                                                                                          ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                                                                                                                                                          ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                                                                                                                                                          ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                                                                                                                                                          ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                                                                                                                                                          ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                                                                                                                                                          ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                                                                                                                                                          ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                                                                                                                                                                  ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                                                                                                                                                          ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                                                                                                                                                                          ;
; RESET_REQ_WAIT_TIME       ; 3        ; Signed Integer                                                                                                                                                                                                                          ;
; MIN_RST_ASSERTION_TIME    ; 11       ; Signed Integer                                                                                                                                                                                                                          ;
; RESET_REQ_EARLY_DSRT_TIME ; 4        ; Signed Integer                                                                                                                                                                                                                          ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                                                                                                                                                          ;
+---------------------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|altera_reset_controller:clock_sensor_reset_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                  ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|altera_reset_controller:clock_sensor_reset_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|altera_reset_synchronizer:asi_reset_controller ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Signed Integer                                                                                                                                                                                                                                 ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|altera_reset_controller:counter_reset_controller ;
+---------------------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                                                                                                                                                               ;
+---------------------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                                                                                                                                                                                     ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                                                                                                                                                     ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                                                                                                                                                     ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                                                                                                                                                     ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                                                                                                                                                     ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                                                                                                                                                     ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                                                                                                                                                     ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                                                                                                                                                     ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                                                                                                                                                     ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                                                                                                                                                     ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                                                                                                                                                     ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                                                                                                                                                     ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                                                                                                                                                     ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                                                                                                                                                     ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                                                                                                                                                     ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                                                                                                                                                     ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                                                                                                                                                     ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                                                                                                                                                             ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                                                                                                                                                     ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                                                                                                                                                                     ;
; RESET_REQ_WAIT_TIME       ; 3        ; Signed Integer                                                                                                                                                                                                                     ;
; MIN_RST_ASSERTION_TIME    ; 11       ; Signed Integer                                                                                                                                                                                                                     ;
; RESET_REQ_EARLY_DSRT_TIME ; 4        ; Signed Integer                                                                                                                                                                                                                     ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                                                                                                                                                     ;
+---------------------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|altera_reset_controller:counter_reset_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                             ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|altera_reset_controller:counter_reset_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|ones_counter:my_ones_counter ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ST_DATA_W      ; 40    ; Signed Integer                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                              ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; ST_DATA_W            ; 40    ; Signed Integer                                                                                                                    ;
; NUM_CYCLES_FOR_LOCK  ; 40    ; Signed Integer                                                                                                                    ;
; BYPASS_ENABLED       ; 0     ; Signed Integer                                                                                                                    ;
; AVALON_ENABLED       ; 1     ; Signed Integer                                                                                                                    ;
; FREQ_CNTER_ENABLED   ; 0     ; Signed Integer                                                                                                                    ;
; CROSS_CLK_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ST_DATA_W           ; 40    ; Signed Integer                                                                                                                                                                             ;
; NUM_CYCLES_FOR_LOCK ; 40    ; Signed Integer                                                                                                                                                                             ;
; ST_TO_MM_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                             ;
; MM_TO_ST_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                             ;
; BYPASS_ENABLED      ; 0     ; Signed Integer                                                                                                                                                                             ;
; AVALON_ENABLED      ; 1     ; Signed Integer                                                                                                                                                                             ;
; FREQ_CNTER_ENABLED  ; 0     ; Signed Integer                                                                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper ;
+-------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value ; Type                                                                                                                                                                                                                        ;
+-------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH              ; 128   ; Signed Integer                                                                                                                                                                                                              ;
; DATA_TO_CTRL_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                                                              ;
; CTRL_TO_DATA_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+-------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|altera_std_synchronizer:ctrl_to_data_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|altera_std_synchronizer:data_to_ctrl_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|altera_reset_controller:reset_controller ;
+---------------------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                                                                                                                                                                                            ;
+---------------------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                                                                                                                                                                                                                  ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                                                                                                                                                                                  ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                                                                                                                                                                                  ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                                                                                                                                                                                  ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                                                                                                                                                                                  ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                                                                                                                                                                                  ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                                                                                                                                                                                  ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                                                                                                                                                                                  ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                                                                                                                                                                                  ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                                                                                                                                                                                  ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                                                                                                                                                                                  ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                                                                                                                                                                                  ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                                                                                                                                                                                  ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                                                                                                                                                                                  ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                                                                                                                                                                                  ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                                                                                                                                                                                  ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                                                                                                                                                                                  ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                                                                                                                                                                                          ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                                                                                                                                                                                  ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                                                                                                                                                                                                  ;
; RESET_REQ_WAIT_TIME       ; 3        ; Signed Integer                                                                                                                                                                                                                                                  ;
; MIN_RST_ASSERTION_TIME    ; 11       ; Signed Integer                                                                                                                                                                                                                                                  ;
; RESET_REQ_EARLY_DSRT_TIME ; 4        ; Signed Integer                                                                                                                                                                                                                                                  ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                                                                                                                                                                                  ;
+---------------------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|altera_reset_controller:reset_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|altera_reset_controller:reset_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|altera_std_synchronizer:locked_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|altera_std_synchronizer:enable_register_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|altera_std_synchronizer:enabled_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|altera_std_synchronizer:ready_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|altera_std_synchronizer:valid_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|altera_reset_controller:clock_sensor_reset_controller ;
+---------------------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                                                                                                                                                                    ;
+---------------------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                                                                                                                                                                                          ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                                                                                                                                                          ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                                                                                                                                                          ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                                                                                                                                                          ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                                                                                                                                                          ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                                                                                                                                                          ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                                                                                                                                                          ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                                                                                                                                                          ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                                                                                                                                                          ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                                                                                                                                                          ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                                                                                                                                                          ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                                                                                                                                                          ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                                                                                                                                                          ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                                                                                                                                                          ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                                                                                                                                                          ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                                                                                                                                                          ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                                                                                                                                                          ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                                                                                                                                                                  ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                                                                                                                                                          ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                                                                                                                                                                          ;
; RESET_REQ_WAIT_TIME       ; 3        ; Signed Integer                                                                                                                                                                                                                          ;
; MIN_RST_ASSERTION_TIME    ; 11       ; Signed Integer                                                                                                                                                                                                                          ;
; RESET_REQ_EARLY_DSRT_TIME ; 4        ; Signed Integer                                                                                                                                                                                                                          ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                                                                                                                                                          ;
+---------------------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|altera_reset_controller:clock_sensor_reset_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                  ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|altera_reset_controller:clock_sensor_reset_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|altera_reset_synchronizer:asi_reset_controller ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Signed Integer                                                                                                                                                                                                                                 ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|altera_reset_controller:counter_reset_controller ;
+---------------------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                                                                                                                                                               ;
+---------------------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                                                                                                                                                                                     ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                                                                                                                                                     ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                                                                                                                                                     ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                                                                                                                                                     ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                                                                                                                                                     ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                                                                                                                                                     ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                                                                                                                                                     ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                                                                                                                                                     ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                                                                                                                                                     ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                                                                                                                                                     ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                                                                                                                                                     ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                                                                                                                                                     ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                                                                                                                                                     ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                                                                                                                                                     ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                                                                                                                                                     ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                                                                                                                                                     ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                                                                                                                                                     ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                                                                                                                                                             ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                                                                                                                                                     ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                                                                                                                                                                     ;
; RESET_REQ_WAIT_TIME       ; 3        ; Signed Integer                                                                                                                                                                                                                     ;
; MIN_RST_ASSERTION_TIME    ; 11       ; Signed Integer                                                                                                                                                                                                                     ;
; RESET_REQ_EARLY_DSRT_TIME ; 4        ; Signed Integer                                                                                                                                                                                                                     ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                                                                                                                                                     ;
+---------------------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|altera_reset_controller:counter_reset_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                             ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|altera_reset_controller:counter_reset_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_b|altera_avalon_data_pattern_checker:data_pattern_checker|ones_counter:my_ones_counter ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ST_DATA_W      ; 40    ; Signed Integer                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; ST_DATA_W            ; 40    ; Signed Integer                                                                                                                ;
; BYPASS_ENABLED       ; 0     ; Signed Integer                                                                                                                ;
; AVALON_ENABLED       ; 1     ; Signed Integer                                                                                                                ;
; CROSS_CLK_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ST_DATA_W          ; 40    ; Signed Integer                                                                                                                                                                              ;
; SYNC_DEPTH         ; 2     ; Signed Integer                                                                                                                                                                              ;
; BYPASS_ENABLED     ; 0     ; Signed Integer                                                                                                                                                                              ;
; AVALON_ENABLED     ; 1     ; Signed Integer                                                                                                                                                                              ;
; FREQ_CNTER_ENABLED ; 0     ; Signed Integer                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|altera_std_synchronizer:enable_register_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|altera_std_synchronizer:enabled_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|altera_std_synchronizer:aso_ready_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|altera_std_synchronizer:asi_valid_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|altera_reset_synchronizer:asi_reset_controller ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Signed Integer                                                                                                                                                                                                                                 ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|pulse_handshake_clock_crosser:pulser ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNC_DEPTH     ; 2     ; Signed Integer                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|pulse_handshake_clock_crosser:pulser|pulse_clock_crosser:mm_to_st_pulser ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNC_DEPTH     ; 2     ; Signed Integer                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|pulse_handshake_clock_crosser:pulser|pulse_clock_crosser:mm_to_st_pulser|altera_std_synchronizer:synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|pulse_handshake_clock_crosser:pulser|pulse_clock_crosser:st_to_mm_pulser ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNC_DEPTH     ; 2     ; Signed Integer                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|pulse_handshake_clock_crosser:pulser|pulse_clock_crosser:st_to_mm_pulser|altera_std_synchronizer:synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; ST_DATA_W            ; 40    ; Signed Integer                                                                                                                ;
; BYPASS_ENABLED       ; 0     ; Signed Integer                                                                                                                ;
; AVALON_ENABLED       ; 1     ; Signed Integer                                                                                                                ;
; CROSS_CLK_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ST_DATA_W          ; 40    ; Signed Integer                                                                                                                                                                              ;
; SYNC_DEPTH         ; 2     ; Signed Integer                                                                                                                                                                              ;
; BYPASS_ENABLED     ; 0     ; Signed Integer                                                                                                                                                                              ;
; AVALON_ENABLED     ; 1     ; Signed Integer                                                                                                                                                                              ;
; FREQ_CNTER_ENABLED ; 0     ; Signed Integer                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|altera_std_synchronizer:enable_register_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|altera_std_synchronizer:enabled_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|altera_std_synchronizer:aso_ready_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|altera_std_synchronizer:asi_valid_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|altera_reset_synchronizer:asi_reset_controller ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Signed Integer                                                                                                                                                                                                                                 ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|pulse_handshake_clock_crosser:pulser ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNC_DEPTH     ; 2     ; Signed Integer                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|pulse_handshake_clock_crosser:pulser|pulse_clock_crosser:mm_to_st_pulser ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNC_DEPTH     ; 2     ; Signed Integer                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|pulse_handshake_clock_crosser:pulser|pulse_clock_crosser:mm_to_st_pulser|altera_std_synchronizer:synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|pulse_handshake_clock_crosser:pulser|pulse_clock_crosser:st_to_mm_pulser ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNC_DEPTH     ; 2     ; Signed Integer                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_b|altera_avalon_data_pattern_generator:data_pattern_generator|pulse_handshake_clock_crosser:pulser|pulse_clock_crosser:st_to_mm_pulser|altera_std_synchronizer:synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; USE_PLI        ; 0     ; Signed Integer                                                                                          ;
; PLI_PORT       ; 50000 ; Signed Integer                                                                                          ;
; FIFO_DEPTHS    ; 2     ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                               ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                                     ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                                     ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                                     ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                                                     ;
; EXPORT_JTAG          ; 0     ; Signed Integer                                                                                                                                                     ;
; USE_PLI              ; 0     ; Signed Integer                                                                                                                                                     ;
; PLI_PORT             ; 50000 ; Signed Integer                                                                                                                                                     ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TCK_FREQ_MHZ   ; 20    ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component ;
+-------------------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                       ;
+-------------------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 110                    ; Signed Integer                                                                                                                                                                                                             ;
; sld_type_id             ; 132                    ; Signed Integer                                                                                                                                                                                                             ;
; sld_version             ; 1                      ; Signed Integer                                                                                                                                                                                                             ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                             ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                     ;
; sld_ir_width            ; 3                      ; Signed Integer                                                                                                                                                                                                             ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                             ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                     ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                             ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                     ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                     ;
+-------------------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                 ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                                                                                       ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                                                                                       ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                                                                                       ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                                                                                                       ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                      ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                                                                                                                            ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                                                                                                                            ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                                                                                                                            ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                                                                                                                                            ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 8     ; Signed Integer                                                                                                                                                                                                                                                    ;
; FORWARD_SYNC_DEPTH  ; 3     ; Signed Integer                                                                                                                                                                                                                                                    ;
; BACKWARD_SYNC_DEPTH ; 8     ; Signed Integer                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 1     ; Signed Integer                                                                                                                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                                                                                                                                             ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; BITS_PER_SYMBOL  ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                    ;
; SYNC_DEPTH     ; 8     ; Signed Integer                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNC_DEPTH     ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_sc_fifo:fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                ;
; BITS_PER_SYMBOL     ; 8     ; Signed Integer                                                                                                                ;
; FIFO_DEPTH          ; 64    ; Signed Integer                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                                ;
; DATA_WIDTH          ; 8     ; Signed Integer                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                                                                                ;
; ENCODING       ; 0     ; Signed Integer                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                                                                                ;
; ENCODING       ; 0     ; Signed Integer                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto ;
+-----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                       ;
+-----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                                                                             ;
; FIFO_DEPTHS           ; 2     ; Signed Integer                                                                                                                             ;
; FIFO_WIDTHU           ; 1     ; Signed Integer                                                                                                                             ;
; FAST_VER              ; 0     ; Signed Integer                                                                                                                             ;
+-----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m ;
+-----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                                             ;
+-----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                                                                                                   ;
+-----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_reset_controller:rst_controller ;
+---------------------------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                                                             ;
+---------------------------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                                                                   ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                                                   ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                                                   ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                                                   ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                                                   ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                                                   ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                                                   ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                                                   ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                                                   ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                                                   ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                                                   ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                                                   ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                                                   ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                                                   ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                                                   ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                                                   ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                                                   ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                                                           ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                                                   ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                                                                   ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                                                                   ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                                                                   ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                                                                   ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                                                   ;
+---------------------------+----------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_pll_0:pll_0|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+------------------------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                               ;
+--------------------------------------+------------------------+------------------------------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                                             ;
; fractional_vco_multiplier            ; false                  ; String                                                                             ;
; pll_type                             ; General                ; String                                                                             ;
; pll_subtype                          ; General                ; String                                                                             ;
; number_of_clocks                     ; 1                      ; Signed Integer                                                                     ;
; operation_mode                       ; normal                 ; String                                                                             ;
; deserialization_factor               ; 4                      ; Signed Integer                                                                     ;
; data_rate                            ; 0                      ; Signed Integer                                                                     ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                                     ;
; output_clock_frequency0              ; 100.000000 MHz         ; String                                                                             ;
; phase_shift0                         ; 0 ps                   ; String                                                                             ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                                     ;
; output_clock_frequency1              ; 0 MHz                  ; String                                                                             ;
; phase_shift1                         ; 0 ps                   ; String                                                                             ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                                     ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                                             ;
; phase_shift2                         ; 0 ps                   ; String                                                                             ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                                     ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                                             ;
; phase_shift3                         ; 0 ps                   ; String                                                                             ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                                     ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                                             ;
; phase_shift4                         ; 0 ps                   ; String                                                                             ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                                     ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                                             ;
; phase_shift5                         ; 0 ps                   ; String                                                                             ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                                     ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                                             ;
; phase_shift6                         ; 0 ps                   ; String                                                                             ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                                     ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                                             ;
; phase_shift7                         ; 0 ps                   ; String                                                                             ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                                     ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                                             ;
; phase_shift8                         ; 0 ps                   ; String                                                                             ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                                     ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                                             ;
; phase_shift9                         ; 0 ps                   ; String                                                                             ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                                     ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                                             ;
; phase_shift10                        ; 0 ps                   ; String                                                                             ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                                     ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                                             ;
; phase_shift11                        ; 0 ps                   ; String                                                                             ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                                     ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                                             ;
; phase_shift12                        ; 0 ps                   ; String                                                                             ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                                     ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                                             ;
; phase_shift13                        ; 0 ps                   ; String                                                                             ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                                     ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                                             ;
; phase_shift14                        ; 0 ps                   ; String                                                                             ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                                     ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                                             ;
; phase_shift15                        ; 0 ps                   ; String                                                                             ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                                     ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                                             ;
; phase_shift16                        ; 0 ps                   ; String                                                                             ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                                     ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                                             ;
; phase_shift17                        ; 0 ps                   ; String                                                                             ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                                     ;
; clock_name_0                         ;                        ; String                                                                             ;
; clock_name_1                         ;                        ; String                                                                             ;
; clock_name_2                         ;                        ; String                                                                             ;
; clock_name_3                         ;                        ; String                                                                             ;
; clock_name_4                         ;                        ; String                                                                             ;
; clock_name_5                         ;                        ; String                                                                             ;
; clock_name_6                         ;                        ; String                                                                             ;
; clock_name_7                         ;                        ; String                                                                             ;
; clock_name_8                         ;                        ; String                                                                             ;
; clock_name_global_0                  ; false                  ; String                                                                             ;
; clock_name_global_1                  ; false                  ; String                                                                             ;
; clock_name_global_2                  ; false                  ; String                                                                             ;
; clock_name_global_3                  ; false                  ; String                                                                             ;
; clock_name_global_4                  ; false                  ; String                                                                             ;
; clock_name_global_5                  ; false                  ; String                                                                             ;
; clock_name_global_6                  ; false                  ; String                                                                             ;
; clock_name_global_7                  ; false                  ; String                                                                             ;
; clock_name_global_8                  ; false                  ; String                                                                             ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                                     ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                                     ;
; m_cnt_bypass_en                      ; false                  ; String                                                                             ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                                             ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                                     ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                                     ;
; n_cnt_bypass_en                      ; false                  ; String                                                                             ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                                             ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                                     ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                                     ;
; c_cnt_bypass_en0                     ; false                  ; String                                                                             ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                                             ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                                             ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                                     ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                                     ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                                     ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                                     ;
; c_cnt_bypass_en1                     ; false                  ; String                                                                             ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                                             ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                                             ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                                     ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                                     ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                                     ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                                     ;
; c_cnt_bypass_en2                     ; false                  ; String                                                                             ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                                             ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                                             ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                                     ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                                     ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                                     ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                                     ;
; c_cnt_bypass_en3                     ; false                  ; String                                                                             ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                                             ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                                             ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                                     ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                                     ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                                     ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                                     ;
; c_cnt_bypass_en4                     ; false                  ; String                                                                             ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                                             ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                                             ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                                     ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                                     ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                                     ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                                     ;
; c_cnt_bypass_en5                     ; false                  ; String                                                                             ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                                             ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                                             ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                                     ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                                     ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                                     ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                                     ;
; c_cnt_bypass_en6                     ; false                  ; String                                                                             ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                                             ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                                             ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                                     ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                                     ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                                     ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                                     ;
; c_cnt_bypass_en7                     ; false                  ; String                                                                             ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                                             ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                                             ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                                     ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                                     ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                                     ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                                     ;
; c_cnt_bypass_en8                     ; false                  ; String                                                                             ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                                             ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                                             ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                                     ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                                     ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                                     ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                                     ;
; c_cnt_bypass_en9                     ; false                  ; String                                                                             ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                                             ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                                             ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                                     ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                                     ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                                     ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                                     ;
; c_cnt_bypass_en10                    ; false                  ; String                                                                             ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                                             ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                                             ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                                     ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                                     ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                                     ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                                     ;
; c_cnt_bypass_en11                    ; false                  ; String                                                                             ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                                             ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                                             ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                                     ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                                     ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                                     ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                                     ;
; c_cnt_bypass_en12                    ; false                  ; String                                                                             ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                                             ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                                             ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                                     ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                                     ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                                     ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                                     ;
; c_cnt_bypass_en13                    ; false                  ; String                                                                             ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                                             ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                                             ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                                     ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                                     ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                                     ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                                     ;
; c_cnt_bypass_en14                    ; false                  ; String                                                                             ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                                             ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                                             ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                                     ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                                     ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                                     ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                                     ;
; c_cnt_bypass_en15                    ; false                  ; String                                                                             ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                                             ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                                             ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                                     ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                                     ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                                     ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                                     ;
; c_cnt_bypass_en16                    ; false                  ; String                                                                             ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                                             ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                                             ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                                     ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                                     ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                                     ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                                     ;
; c_cnt_bypass_en17                    ; false                  ; String                                                                             ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                                             ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                                             ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                                     ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                                     ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                                     ;
; pll_slf_rst                          ; false                  ; String                                                                             ;
; pll_bw_sel                           ; low                    ; String                                                                             ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                                             ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                                     ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                                     ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                                     ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                                     ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                                             ;
; mimic_fbclk_type                     ; gclk                   ; String                                                                             ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                                             ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                                             ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                                             ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                                     ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                                             ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                                             ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                                             ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                                             ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                                             ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                                             ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                                     ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                             ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                             ;
+--------------------------------------+------------------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0 ;
+---------------------------------------+----------------------+------------------------------------------------------------------+
; Parameter Name                        ; Value                ; Type                                                             ;
+---------------------------------------+----------------------+------------------------------------------------------------------+
; device_family                         ; Arria V              ; String                                                           ;
; protocol_hint                         ; basic                ; String                                                           ;
; operation_mode                        ; Duplex               ; String                                                           ;
; lanes                                 ; 2                    ; Signed Integer                                                   ;
; bonded_group_size                     ; 1                    ; Signed Integer                                                   ;
; bonded_mode                           ; xN                   ; String                                                           ;
; pma_bonding_mode                      ; x1                   ; String                                                           ;
; pcs_pma_width                         ; 20                   ; Signed Integer                                                   ;
; ser_base_factor                       ; 10                   ; Signed Integer                                                   ;
; ser_words                             ; 4                    ; Signed Integer                                                   ;
; data_rate                             ; 6250Mbps             ; String                                                           ;
; base_data_rate                        ; 6250 Mbps            ; String                                                           ;
; tx_bitslip_enable                     ; false                ; String                                                           ;
; tx_use_coreclk                        ; false                ; String                                                           ;
; rx_use_coreclk                        ; false                ; String                                                           ;
; en_synce_support                      ; 0                    ; Signed Integer                                                   ;
; std_tx_pcfifo_mode                    ; low_latency          ; String                                                           ;
; std_rx_pcfifo_mode                    ; low_latency          ; String                                                           ;
; use_8b10b                             ; false                ; String                                                           ;
; use_8b10b_manual_control              ; false                ; String                                                           ;
; word_aligner_mode                     ; manual               ; String                                                           ;
; word_aligner_state_machine_datacnt    ; 1                    ; Signed Integer                                                   ;
; word_aligner_state_machine_errcnt     ; 1                    ; Signed Integer                                                   ;
; word_aligner_state_machine_patterncnt ; 10                   ; Signed Integer                                                   ;
; word_aligner_pattern_length           ; 20                   ; Signed Integer                                                   ;
; word_align_pattern                    ; 11111001111111111010 ; String                                                           ;
; run_length_violation_checking         ; 40                   ; Signed Integer                                                   ;
; use_rate_match_fifo                   ; 0                    ; Signed Integer                                                   ;
; rate_match_pattern1                   ; 11010000111010000011 ; String                                                           ;
; rate_match_pattern2                   ; 00101111000101111100 ; String                                                           ;
; byte_order_mode                       ; none                 ; String                                                           ;
; byte_order_pattern                    ; 111111011            ; String                                                           ;
; byte_order_pad_pattern                ; 000000000            ; String                                                           ;
; coreclk_0ppm_enable                   ; false                ; String                                                           ;
; pll_refclk_cnt                        ; 1                    ; Signed Integer                                                   ;
; pll_refclk_freq                       ; 156.25 MHz           ; String                                                           ;
; pll_refclk_select                     ; 0                    ; String                                                           ;
; cdr_refclk_select                     ; 0                    ; Signed Integer                                                   ;
; plls                                  ; 1                    ; Signed Integer                                                   ;
; pll_type                              ; CMU                  ; String                                                           ;
; pll_select                            ; 0                    ; Signed Integer                                                   ;
; pll_reconfig                          ; 0                    ; Signed Integer                                                   ;
; pll_external_enable                   ; 0                    ; Signed Integer                                                   ;
; gxb_analog_power                      ; AUTO                 ; String                                                           ;
; pll_lock_speed                        ; AUTO                 ; String                                                           ;
; tx_analog_power                       ; AUTO                 ; String                                                           ;
; tx_slew_rate                          ; OFF                  ; String                                                           ;
; tx_termination                        ; OCT_100_OHMS         ; String                                                           ;
; tx_use_external_termination           ; false                ; String                                                           ;
; tx_preemp_pretap                      ; 0                    ; Signed Integer                                                   ;
; tx_preemp_pretap_inv                  ; false                ; String                                                           ;
; tx_preemp_tap_1                       ; 0                    ; Signed Integer                                                   ;
; tx_preemp_tap_2                       ; 0                    ; Signed Integer                                                   ;
; tx_preemp_tap_2_inv                   ; false                ; String                                                           ;
; tx_vod_selection                      ; 2                    ; Signed Integer                                                   ;
; tx_common_mode                        ; 0.65V                ; String                                                           ;
; rx_pll_lock_speed                     ; AUTO                 ; String                                                           ;
; rx_common_mode                        ; 0.82V                ; String                                                           ;
; rx_termination                        ; OCT_100_OHMS         ; String                                                           ;
; rx_use_external_termination           ; false                ; String                                                           ;
; rx_eq_dc_gain                         ; 1                    ; Signed Integer                                                   ;
; rx_eq_ctrl                            ; 16                   ; Signed Integer                                                   ;
; mgmt_clk_in_mhz                       ; 250                  ; Signed Integer                                                   ;
; embedded_reset                        ; 1                    ; Signed Integer                                                   ;
; channel_interface                     ; 0                    ; Signed Integer                                                   ;
; starting_channel_number               ; 0                    ; Signed Integer                                                   ;
; rx_ppmselect                          ; 32                   ; Signed Integer                                                   ;
; rx_signal_detect_threshold            ; 2                    ; Signed Integer                                                   ;
; rx_use_cruclk                         ; FALSE                ; String                                                           ;
+---------------------------------------+----------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5 ;
+---------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; Parameter Name                        ; Value                ; Type                                                                                  ;
+---------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; device_family                         ; Arria V              ; String                                                                                ;
; protocol_hint                         ; basic                ; String                                                                                ;
; operation_mode                        ; Duplex               ; String                                                                                ;
; lanes                                 ; 2                    ; Signed Integer                                                                        ;
; bonded_group_size                     ; 1                    ; Signed Integer                                                                        ;
; pma_bonding_mode                      ; x1                   ; String                                                                                ;
; pcs_pma_width                         ; 20                   ; Signed Integer                                                                        ;
; ser_base_factor                       ; 10                   ; Signed Integer                                                                        ;
; ser_words                             ; 4                    ; Signed Integer                                                                        ;
; data_rate                             ; 6250Mbps             ; String                                                                                ;
; base_data_rate                        ; 6250 Mbps            ; String                                                                                ;
; tx_bitslip_enable                     ; false                ; String                                                                                ;
; tx_use_coreclk                        ; false                ; String                                                                                ;
; rx_use_coreclk                        ; false                ; String                                                                                ;
; en_synce_support                      ; 0                    ; Signed Integer                                                                        ;
; std_tx_pcfifo_mode                    ; low_latency          ; String                                                                                ;
; std_rx_pcfifo_mode                    ; low_latency          ; String                                                                                ;
; use_8b10b                             ; false                ; String                                                                                ;
; use_8b10b_manual_control              ; false                ; String                                                                                ;
; word_aligner_mode                     ; manual               ; String                                                                                ;
; word_aligner_state_machine_datacnt    ; 1                    ; Signed Integer                                                                        ;
; word_aligner_state_machine_errcnt     ; 1                    ; Signed Integer                                                                        ;
; word_aligner_state_machine_patterncnt ; 10                   ; Signed Integer                                                                        ;
; word_aligner_pattern_length           ; 20                   ; Signed Integer                                                                        ;
; word_align_pattern                    ; 11111001111111111010 ; String                                                                                ;
; run_length_violation_checking         ; 40                   ; Signed Integer                                                                        ;
; use_rate_match_fifo                   ; 0                    ; Signed Integer                                                                        ;
; rate_match_pattern1                   ; 11010000111010000011 ; String                                                                                ;
; rate_match_pattern2                   ; 00101111000101111100 ; String                                                                                ;
; byte_order_mode                       ; none                 ; String                                                                                ;
; byte_order_pattern                    ; 111111011            ; String                                                                                ;
; byte_order_pad_pattern                ; 000000000            ; String                                                                                ;
; coreclk_0ppm_enable                   ; false                ; String                                                                                ;
; pll_refclk_cnt                        ; 1                    ; Signed Integer                                                                        ;
; pll_refclk_freq                       ; 156.25 MHz           ; String                                                                                ;
; pll_refclk_select                     ; 0                    ; String                                                                                ;
; cdr_refclk_select                     ; 0                    ; Signed Integer                                                                        ;
; plls                                  ; 1                    ; Signed Integer                                                                        ;
; pll_feedback_path                     ; no_compensation      ; String                                                                                ;
; pll_type                              ; CMU                  ; String                                                                                ;
; pll_select                            ; 0                    ; Signed Integer                                                                        ;
; pll_reconfig                          ; 0                    ; Signed Integer                                                                        ;
; pll_external_enable                   ; 0                    ; Signed Integer                                                                        ;
; mgmt_clk_in_mhz                       ; 250                  ; Signed Integer                                                                        ;
; embedded_reset                        ; 1                    ; Signed Integer                                                                        ;
; channel_interface                     ; 0                    ; Signed Integer                                                                        ;
; starting_channel_number               ; 0                    ; Signed Integer                                                                        ;
+---------------------------------------+----------------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core ;
+---------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                        ; Value                ; Type                                                                                                                         ;
+---------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------+
; device_family                         ; Arria V              ; String                                                                                                                       ;
; protocol_hint                         ; basic                ; String                                                                                                                       ;
; operation_mode                        ; Duplex               ; String                                                                                                                       ;
; lanes                                 ; 2                    ; Signed Integer                                                                                                               ;
; bonded_group_size                     ; 1                    ; Signed Integer                                                                                                               ;
; pma_bonding_mode                      ; x1                   ; String                                                                                                                       ;
; pcs_pma_width                         ; 20                   ; Signed Integer                                                                                                               ;
; ser_base_factor                       ; 10                   ; Signed Integer                                                                                                               ;
; ser_words                             ; 4                    ; Signed Integer                                                                                                               ;
; data_rate                             ; 6250Mbps             ; String                                                                                                                       ;
; base_data_rate                        ; 6250 Mbps            ; String                                                                                                                       ;
; tx_bitslip_enable                     ; false                ; String                                                                                                                       ;
; tx_use_coreclk                        ; false                ; String                                                                                                                       ;
; rx_use_coreclk                        ; false                ; String                                                                                                                       ;
; en_synce_support                      ; 0                    ; Signed Integer                                                                                                               ;
; std_tx_pcfifo_mode                    ; low_latency          ; String                                                                                                                       ;
; std_rx_pcfifo_mode                    ; low_latency          ; String                                                                                                                       ;
; use_8b10b                             ; false                ; String                                                                                                                       ;
; use_8b10b_manual_control              ; false                ; String                                                                                                                       ;
; word_aligner_mode                     ; manual               ; String                                                                                                                       ;
; word_aligner_state_machine_datacnt    ; 1                    ; Signed Integer                                                                                                               ;
; word_aligner_state_machine_errcnt     ; 1                    ; Signed Integer                                                                                                               ;
; word_aligner_state_machine_patterncnt ; 10                   ; Signed Integer                                                                                                               ;
; word_aligner_pattern_length           ; 20                   ; Signed Integer                                                                                                               ;
; word_align_pattern                    ; 11111001111111111010 ; String                                                                                                                       ;
; run_length_violation_checking         ; 40                   ; Signed Integer                                                                                                               ;
; use_rate_match_fifo                   ; 0                    ; Signed Integer                                                                                                               ;
; rate_match_pattern1                   ; 11010000111010000011 ; String                                                                                                                       ;
; rate_match_pattern2                   ; 00101111000101111100 ; String                                                                                                                       ;
; byte_order_mode                       ; none                 ; String                                                                                                                       ;
; byte_order_pattern                    ; 111111011            ; String                                                                                                                       ;
; byte_order_pad_pattern                ; 000000000            ; String                                                                                                                       ;
; coreclk_0ppm_enable                   ; false                ; String                                                                                                                       ;
; pll_refclk_cnt                        ; 1                    ; Signed Integer                                                                                                               ;
; pll_refclk_freq                       ; 156.25 MHz           ; String                                                                                                                       ;
; pll_refclk_select                     ; 0                    ; String                                                                                                                       ;
; cdr_refclk_select                     ; 0                    ; Signed Integer                                                                                                               ;
; plls                                  ; 1                    ; Signed Integer                                                                                                               ;
; pll_feedback_path                     ; no_compensation      ; String                                                                                                                       ;
; pll_type                              ; CMU                  ; String                                                                                                                       ;
; pll_select                            ; 0                    ; Signed Integer                                                                                                               ;
; pll_reconfig                          ; 0                    ; Signed Integer                                                                                                               ;
; pll_external_enable                   ; 0                    ; Signed Integer                                                                                                               ;
; starting_channel_number               ; 0                    ; Signed Integer                                                                                                               ;
; channel_interface                     ; 0                    ; Signed Integer                                                                                                               ;
; low_latency_mode                      ; false                ; String                                                                                                                       ;
+---------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls ;
+--------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value                                                            ; Type                                                                                                                                                       ;
+--------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; plls                                 ; 1                                                                ; Signed Integer                                                                                                                                             ;
; pll_type                             ; CMU                                                              ; String                                                                                                                                                     ;
; pll_reconfig                         ; 0                                                                ; Signed Integer                                                                                                                                             ;
; pll_sel                              ; 0                                                                ; Signed Integer                                                                                                                                             ;
; refclks                              ; 1                                                                ; Signed Integer                                                                                                                                             ;
; reference_clock_frequency            ; 156.25 MHz                                                       ; String                                                                                                                                                     ;
; reference_clock_select               ; 0                                                                ; String                                                                                                                                                     ;
; output_clock_datarate                ; 6250 Mbps                                                        ; String                                                                                                                                                     ;
; output_clock_frequency               ; 0 ps                                                             ; String                                                                                                                                                     ;
; feedback_clk                         ; internal                                                         ; String                                                                                                                                                     ;
; tx_clk_div                           ; 0000000000000000000000000000000000000000000000000000000000000001 ; Signed Binary                                                                                                                                              ;
; data_rate                            ; 6250Mbps                                                         ; String                                                                                                                                                     ;
; mode                                 ; 20                                                               ; Signed Integer                                                                                                                                             ;
; sim_additional_refclk_cycles_to_lock ; 0                                                                ; Signed Integer                                                                                                                                             ;
; duty_cycle                           ; 50                                                               ; Signed Integer                                                                                                                                             ;
; phase_shift                          ; 0 ps                                                             ; String                                                                                                                                                     ;
; enable_hclk                          ; 0                                                                ; Signed Integer                                                                                                                                             ;
; enable_avmm                          ; 1                                                                ; Signed Integer                                                                                                                                             ;
; use_generic_pll                      ; 0                                                                ; Signed Integer                                                                                                                                             ;
; enable_mux                           ; 1                                                                ; Signed Integer                                                                                                                                             ;
; pll_external_enable                  ; 0                                                                ; Signed Integer                                                                                                                                             ;
; enable_master_cgb                    ; 0                                                                ; Signed Integer                                                                                                                                             ;
+--------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|av_reconfig_bundle_to_xcvr:pll[0].avmm.av_reconfig_bundle_to_xcvr_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; native_ifs     ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|av_xcvr_avmm_csr:pll[0].avmm.av_xcvr_avmm_csr_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pll_type       ; 01    ; Unsigned Binary                                                                                                                                                                                                                                                                                ;
; rx_enable      ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; tx_enable      ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; request_dcd    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; request_vrc    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; request_offset ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|av_xcvr_avmm_csr:pll[0].avmm.av_xcvr_avmm_csr_inst|alt_xcvr_resync:gen_status_reg_pll.alt_xcvr_resync_inst ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                                ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNC_CHAIN_LENGTH ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
; WIDTH             ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
; SLOW_CLOCK        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
; INIT_VALUE        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst ;
+---------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                              ; Value                                                            ; Type                                                                                                                                                       ;
+---------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; device_family                               ; Arria V                                                          ; String                                                                                                                                                     ;
; rx_enable                                   ; 1                                                                ; Signed Integer                                                                                                                                             ;
; tx_enable                                   ; 1                                                                ; Signed Integer                                                                                                                                             ;
; bonding_master_ch                           ; 0                                                                ; Signed Integer                                                                                                                                             ;
; pma_bonding_master                          ; 0                                                                ; String                                                                                                                                                     ;
; bonding_master_only                         ; -1                                                               ; String                                                                                                                                                     ;
; channel_number                              ; 0                                                                ; Signed Integer                                                                                                                                             ;
; plls                                        ; 1                                                                ; Signed Integer                                                                                                                                             ;
; pll_sel                                     ; 0                                                                ; Signed Integer                                                                                                                                             ;
; pma_prot_mode                               ; basic                                                            ; String                                                                                                                                                     ;
; pma_mode                                    ; 20                                                               ; Signed Integer                                                                                                                                             ;
; base_data_rate                              ; 6250 Mbps                                                        ; String                                                                                                                                                     ;
; pma_data_rate                               ; 6250Mbps                                                         ; String                                                                                                                                                     ;
; cdr_reconfig                                ; 0                                                                ; Signed Integer                                                                                                                                             ;
; cdr_reference_clock_frequency               ; 156.25 MHz                                                       ; String                                                                                                                                                     ;
; cdr_refclk_cnt                              ; 1                                                                ; Signed Integer                                                                                                                                             ;
; cdr_refclk_sel                              ; 0                                                                ; Signed Integer                                                                                                                                             ;
; deser_enable_bit_slip                       ; false                                                            ; String                                                                                                                                                     ;
; auto_negotiation                            ; <auto_single>                                                    ; String                                                                                                                                                     ;
; tx_clk_div                                  ; 0000000000000000000000000000000000000000000000000000000000000001 ; Signed Binary                                                                                                                                              ;
; pcie_rst                                    ; normal_reset                                                     ; String                                                                                                                                                     ;
; fref_vco_bypass                             ; NORMAL_OPERATION                                                 ; String                                                                                                                                                     ;
; sd_on                                       ; 16                                                               ; Signed Integer                                                                                                                                             ;
; pdb_sd                                      ; true                                                             ; String                                                                                                                                                     ;
; pma_bonding_mode                            ; x1                                                               ; String                                                                                                                                                     ;
; external_master_cgb                         ; 0                                                                ; Signed Integer                                                                                                                                             ;
; enable_8g_rx                                ; true                                                             ; String                                                                                                                                                     ;
; enable_8g_tx                                ; true                                                             ; String                                                                                                                                                     ;
; enable_dyn_reconfig                         ; false                                                            ; String                                                                                                                                                     ;
; enable_gen12_pipe                           ; false                                                            ; String                                                                                                                                                     ;
; enable_pma_direct_rx                        ; false                                                            ; String                                                                                                                                                     ;
; enable_pma_direct_tx                        ; false                                                            ; String                                                                                                                                                     ;
; pcs8g_rx_agg_block_sel                      ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_auto_error_replacement             ; <auto_any>                                                       ; String                                                                                                                                                     ;
; pcs8g_rx_auto_speed_nego                    ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_bist_ver                           ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_bist_ver_clr_flag                  ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_bit_reversal                       ; en_bit_reversal                                                  ; String                                                                                                                                                     ;
; pcs8g_rx_bo_pad                             ; 0000000000                                                       ; Unsigned Binary                                                                                                                                            ;
; pcs8g_rx_bo_pattern                         ; 00000000000111111011                                             ; Unsigned Binary                                                                                                                                            ;
; pcs8g_rx_bypass_pipeline_reg                ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_byte_deserializer                  ; en_bds_by_2                                                      ; String                                                                                                                                                     ;
; pcs8g_rx_byte_order                         ; dis_bo                                                           ; String                                                                                                                                                     ;
; pcs8g_rx_cdr_ctrl                           ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_cdr_ctrl_rxvalid_mask              ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_cid_pattern                        ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_cid_pattern_len                    ; 00000000                                                         ; Unsigned Binary                                                                                                                                            ;
; pcs8g_rx_clkcmp_pattern_n                   ; 00101111000101111100                                             ; Unsigned Binary                                                                                                                                            ;
; pcs8g_rx_clkcmp_pattern_p                   ; 11010000111010000011                                             ; Unsigned Binary                                                                                                                                            ;
; pcs8g_rx_clock_gate_bds_dec_asn             ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_clock_gate_bist                    ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_clock_gate_byteorder               ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_clock_gate_cdr_eidle               ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_clock_gate_dskw_rd                 ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_clock_gate_dw_dskw_wr              ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_clock_gate_dw_pc_wrclk             ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_clock_gate_dw_rm_rd                ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_clock_gate_dw_rm_wr                ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_clock_gate_dw_wa                   ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_clock_gate_pc_rdclk                ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_clock_gate_prbs                    ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_clock_gate_sw_dskw_wr              ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_clock_gate_sw_pc_wrclk             ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_clock_gate_sw_rm_rd                ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_clock_gate_sw_rm_wr                ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_clock_gate_sw_wa                   ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_comp_fifo_rst_pld_ctrl             ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_deskew                             ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_deskew_pattern                     ; 1101101000                                                       ; Unsigned Binary                                                                                                                                            ;
; pcs8g_rx_deskew_prog_pattern_only           ; dis_deskew_prog_pat_only                                         ; String                                                                                                                                                     ;
; pcs8g_rx_dw_one_or_two_symbol_bo            ; donot_care_one_two_bo                                            ; String                                                                                                                                                     ;
; pcs8g_rx_eidle_entry_eios                   ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_eidle_entry_iei                    ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_eidle_entry_sd                     ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_eightb_tenb_decoder                ; dis_8b10b                                                        ; String                                                                                                                                                     ;
; pcs8g_rx_eightbtenb_decoder_output_sel      ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_err_flags_sel                      ; <auto_any>                                                       ; String                                                                                                                                                     ;
; pcs8g_rx_fixed_pat_det                      ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_fixed_pat_num                      ; 1111                                                             ; Unsigned Binary                                                                                                                                            ;
; pcs8g_rx_force_signal_detect                ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_hip_mode                           ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_ibm_invalid_code                   ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_invalid_code_flag_only             ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_mask_cnt                           ; 1100100000                                                       ; Unsigned Binary                                                                                                                                            ;
; pcs8g_rx_pad_or_edb_error_replace           ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_pc_fifo_rst_pld_ctrl               ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_pcs_bypass                         ; dis_pcs_bypass                                                   ; String                                                                                                                                                     ;
; pcs8g_rx_phase_compensation_fifo            ; low_latency                                                      ; String                                                                                                                                                     ;
; pcs8g_rx_pipe_if_enable                     ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_pma_done_count                     ; 000000000000000000                                               ; Unsigned Binary                                                                                                                                            ;
; pcs8g_rx_pma_dw                             ; twenty_bit                                                       ; String                                                                                                                                                     ;
; pcs8g_rx_polarity_inversion                 ; en_pol_inv                                                       ; String                                                                                                                                                     ;
; pcs8g_rx_polinv_8b10b_dec                   ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_prbs_ver                           ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_prbs_ver_clr_flag                  ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_prot_mode                          ; basic                                                            ; String                                                                                                                                                     ;
; pcs8g_rx_rate_match                         ; dis_rm                                                           ; String                                                                                                                                                     ;
; pcs8g_rx_re_bo_on_wa                        ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_runlength_check                    ; en_runlength_dw                                                  ; String                                                                                                                                                     ;
; pcs8g_rx_runlength_val                      ; 000100                                                           ; Unsigned Binary                                                                                                                                            ;
; pcs8g_rx_rx_clk1                            ; rcvd_clk_clk1                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_rx_clk2                            ; rcvd_clk_clk2                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_rx_clk_free_running                ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_rx_pcs_urst                        ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_rx_rcvd_clk                        ; rcvd_clk_rcvd_clk                                                ; String                                                                                                                                                     ;
; pcs8g_rx_rx_rd_clk                          ; pld_rx_clk                                                       ; String                                                                                                                                                     ;
; pcs8g_rx_rx_refclk                          ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_rx_wr_clk                          ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_sup_mode                           ; user_mode                                                        ; String                                                                                                                                                     ;
; pcs8g_rx_symbol_swap                        ; en_symbol_swap                                                   ; String                                                                                                                                                     ;
; pcs8g_rx_test_bus_sel                       ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_test_mode                          ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_tx_rx_parallel_loopback            ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_use_default_base_address           ; true                                                             ; String                                                                                                                                                     ;
; pcs8g_rx_user_base_address                  ; 0                                                                ; Signed Integer                                                                                                                                             ;
; pcs8g_rx_wa_boundary_lock_ctrl              ; auto_align_pld_ctrl                                              ; String                                                                                                                                                     ;
; pcs8g_rx_wa_clk_slip_spacing                ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_wa_clk_slip_spacing_data           ; 0000010000                                                       ; Unsigned Binary                                                                                                                                            ;
; pcs8g_rx_wa_det_latency_sync_status_beh     ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_wa_disp_err_flag                   ; dis_disp_err_flag                                                ; String                                                                                                                                                     ;
; pcs8g_rx_wa_kchar                           ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_wa_pd                              ; wa_pd_20                                                         ; String                                                                                                                                                     ;
; pcs8g_rx_wa_pd_data                         ; 0000000000000000000011111001111111111010                         ; Unsigned Binary                                                                                                                                            ;
; pcs8g_rx_wa_pd_polarity                     ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_wa_pld_controlled                  ; rising_edge_sensitive_dw                                         ; String                                                                                                                                                     ;
; pcs8g_rx_wa_renumber_data                   ; 0000001                                                          ; Unsigned Binary                                                                                                                                            ;
; pcs8g_rx_wa_rgnumber_data                   ; 00000001                                                         ; Unsigned Binary                                                                                                                                            ;
; pcs8g_rx_wa_rknumber_data                   ; 00001010                                                         ; Unsigned Binary                                                                                                                                            ;
; pcs8g_rx_wa_rosnumber_data                  ; 00                                                               ; Unsigned Binary                                                                                                                                            ;
; pcs8g_rx_wa_rvnumber_data                   ; 0000000000000                                                    ; Unsigned Binary                                                                                                                                            ;
; pcs8g_rx_wa_sync_sm_ctrl                    ; gige_sync_sm                                                     ; String                                                                                                                                                     ;
; pcs8g_rx_wait_cnt                           ; 00000000                                                         ; Unsigned Binary                                                                                                                                            ;
; pcs8g_tx_agg_block_sel                      ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_tx_auto_speed_nego_gen2               ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_tx_bist_gen                           ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_tx_bit_reversal                       ; dis_bit_reversal                                                 ; String                                                                                                                                                     ;
; pcs8g_tx_bypass_pipeline_reg                ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_tx_byte_serializer                    ; en_bs_by_2                                                       ; String                                                                                                                                                     ;
; pcs8g_tx_cid_pattern                        ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_tx_cid_pattern_len                    ; 00000000                                                         ; Unsigned Binary                                                                                                                                            ;
; pcs8g_tx_clock_gate_bist                    ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_tx_clock_gate_bs_enc                  ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_tx_clock_gate_dw_fifowr               ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_tx_clock_gate_fiford                  ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_tx_clock_gate_prbs                    ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_tx_clock_gate_sw_fifowr               ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_tx_data_selection_8b10b_encoder_input ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_tx_dynamic_clk_switch                 ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_tx_eightb_tenb_disp_ctrl              ; dis_disp_ctrl                                                    ; String                                                                                                                                                     ;
; pcs8g_tx_eightb_tenb_encoder                ; dis_8b10b                                                        ; String                                                                                                                                                     ;
; pcs8g_tx_force_echar                        ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_tx_force_kchar                        ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_tx_hip_mode                           ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_tx_pcfifo_urst                        ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_tx_pcs_bypass                         ; dis_pcs_bypass                                                   ; String                                                                                                                                                     ;
; pcs8g_tx_phase_compensation_fifo            ; low_latency                                                      ; String                                                                                                                                                     ;
; pcs8g_tx_phfifo_write_clk_sel               ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_tx_pma_dw                             ; twenty_bit                                                       ; String                                                                                                                                                     ;
; pcs8g_tx_polarity_inversion                 ; enable_polinv                                                    ; String                                                                                                                                                     ;
; pcs8g_tx_prbs_gen                           ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_tx_prot_mode                          ; basic                                                            ; String                                                                                                                                                     ;
; pcs8g_tx_refclk_b_clk_sel                   ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_tx_revloop_back_rm                    ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_tx_sup_mode                           ; user_mode                                                        ; String                                                                                                                                                     ;
; pcs8g_tx_symbol_swap                        ; dis_symbol_swap                                                  ; String                                                                                                                                                     ;
; pcs8g_tx_test_mode                          ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_tx_tx_bitslip                         ; dis_tx_bitslip                                                   ; String                                                                                                                                                     ;
; pcs8g_tx_tx_compliance_controlled_disparity ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_tx_txclk_freerun                      ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_tx_txpcs_urst                         ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_tx_use_default_base_address           ; true                                                             ; String                                                                                                                                                     ;
; pcs8g_tx_user_base_address                  ; 0                                                                ; Signed Integer                                                                                                                                             ;
; com_pcs_pma_if_auto_speed_ena               ; dis_auto_speed_ena                                               ; String                                                                                                                                                     ;
; com_pcs_pma_if_force_freqdet                ; force_freqdet_dis                                                ; String                                                                                                                                                     ;
; com_pcs_pma_if_func_mode                    ; eightg_only_pld                                                  ; String                                                                                                                                                     ;
; com_pcs_pma_if_pipe_if_g3pcs                ; <auto_single>                                                    ; String                                                                                                                                                     ;
; com_pcs_pma_if_pma_if_dft_en                ; dft_dis                                                          ; String                                                                                                                                                     ;
; com_pcs_pma_if_pma_if_dft_val               ; dft_0                                                            ; String                                                                                                                                                     ;
; com_pcs_pma_if_ppm_cnt_rst                  ; <auto_single>                                                    ; String                                                                                                                                                     ;
; com_pcs_pma_if_ppm_deassert_early           ; <auto_single>                                                    ; String                                                                                                                                                     ;
; com_pcs_pma_if_ppm_gen1_2_cnt               ; <auto_single>                                                    ; String                                                                                                                                                     ;
; com_pcs_pma_if_ppm_post_eidle_delay         ; <auto_single>                                                    ; String                                                                                                                                                     ;
; com_pcs_pma_if_ppmsel                       ; ppmsel_1000                                                      ; String                                                                                                                                                     ;
; com_pcs_pma_if_prot_mode                    ; other_protocols                                                  ; String                                                                                                                                                     ;
; com_pcs_pma_if_selectpcs                    ; eight_g_pcs                                                      ; String                                                                                                                                                     ;
; com_pcs_pma_if_sup_mode                     ; user_mode                                                        ; String                                                                                                                                                     ;
; com_pcs_pma_if_use_default_base_address     ; true                                                             ; String                                                                                                                                                     ;
; com_pcs_pma_if_user_base_address            ; 0                                                                ; Signed Integer                                                                                                                                             ;
; com_pld_pcs_if_hip_enable                   ; hip_disable                                                      ; String                                                                                                                                                     ;
; com_pld_pcs_if_hrdrstctrl_en_cfg            ; hrst_dis_cfg                                                     ; String                                                                                                                                                     ;
; com_pld_pcs_if_hrdrstctrl_en_cfgusr         ; hrst_dis_cfgusr                                                  ; String                                                                                                                                                     ;
; com_pld_pcs_if_pld_side_data_source         ; pld                                                              ; String                                                                                                                                                     ;
; com_pld_pcs_if_pld_side_reserved_source0    ; pld_res0                                                         ; String                                                                                                                                                     ;
; com_pld_pcs_if_pld_side_reserved_source1    ; pld_res1                                                         ; String                                                                                                                                                     ;
; com_pld_pcs_if_pld_side_reserved_source10   ; pld_res10                                                        ; String                                                                                                                                                     ;
; com_pld_pcs_if_pld_side_reserved_source11   ; pld_res11                                                        ; String                                                                                                                                                     ;
; com_pld_pcs_if_pld_side_reserved_source2    ; pld_res2                                                         ; String                                                                                                                                                     ;
; com_pld_pcs_if_pld_side_reserved_source3    ; pld_res3                                                         ; String                                                                                                                                                     ;
; com_pld_pcs_if_pld_side_reserved_source4    ; pld_res4                                                         ; String                                                                                                                                                     ;
; com_pld_pcs_if_pld_side_reserved_source5    ; pld_res5                                                         ; String                                                                                                                                                     ;
; com_pld_pcs_if_pld_side_reserved_source6    ; pld_res6                                                         ; String                                                                                                                                                     ;
; com_pld_pcs_if_pld_side_reserved_source7    ; pld_res7                                                         ; String                                                                                                                                                     ;
; com_pld_pcs_if_pld_side_reserved_source8    ; pld_res8                                                         ; String                                                                                                                                                     ;
; com_pld_pcs_if_pld_side_reserved_source9    ; pld_res9                                                         ; String                                                                                                                                                     ;
; com_pld_pcs_if_testbus_sel                  ; eight_g_pcs                                                      ; String                                                                                                                                                     ;
; com_pld_pcs_if_use_default_base_address     ; true                                                             ; String                                                                                                                                                     ;
; com_pld_pcs_if_user_base_address            ; 0                                                                ; Signed Integer                                                                                                                                             ;
; com_pld_pcs_if_usrmode_sel4rst              ; usermode                                                         ; String                                                                                                                                                     ;
; pipe12_elec_idle_delay_val                  ; 000                                                              ; Unsigned Binary                                                                                                                                            ;
; pipe12_elecidle_delay                       ; elec_idle_delay                                                  ; String                                                                                                                                                     ;
; pipe12_error_replace_pad                    ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pipe12_hip_mode                             ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pipe12_ind_error_reporting                  ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pipe12_phy_status_delay                     ; phystatus_delay                                                  ; String                                                                                                                                                     ;
; pipe12_phystatus_delay_val                  ; 000                                                              ; Unsigned Binary                                                                                                                                            ;
; pipe12_phystatus_rst_toggle                 ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pipe12_pipe_byte_de_serializer_en           ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pipe12_prot_mode                            ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pipe12_rpre_emph_a_val                      ; 000000                                                           ; Unsigned Binary                                                                                                                                            ;
; pipe12_rpre_emph_b_val                      ; 000000                                                           ; Unsigned Binary                                                                                                                                            ;
; pipe12_rpre_emph_c_val                      ; 000000                                                           ; Unsigned Binary                                                                                                                                            ;
; pipe12_rpre_emph_d_val                      ; 000000                                                           ; Unsigned Binary                                                                                                                                            ;
; pipe12_rpre_emph_e_val                      ; 000000                                                           ; Unsigned Binary                                                                                                                                            ;
; pipe12_rpre_emph_settings                   ; 000000                                                           ; Unsigned Binary                                                                                                                                            ;
; pipe12_rvod_sel_a_val                       ; 000000                                                           ; Unsigned Binary                                                                                                                                            ;
; pipe12_rvod_sel_b_val                       ; 000000                                                           ; Unsigned Binary                                                                                                                                            ;
; pipe12_rvod_sel_c_val                       ; 000000                                                           ; Unsigned Binary                                                                                                                                            ;
; pipe12_rvod_sel_d_val                       ; 000000                                                           ; Unsigned Binary                                                                                                                                            ;
; pipe12_rvod_sel_e_val                       ; 000000                                                           ; Unsigned Binary                                                                                                                                            ;
; pipe12_rvod_sel_settings                    ; 000000                                                           ; Unsigned Binary                                                                                                                                            ;
; pipe12_rx_pipe_enable                       ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pipe12_rxdetect_bypass                      ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pipe12_sup_mode                             ; user_mode                                                        ; String                                                                                                                                                     ;
; pipe12_tx_pipe_enable                       ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pipe12_txswing                              ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pipe12_use_default_base_address             ; true                                                             ; String                                                                                                                                                     ;
; pipe12_user_base_address                    ; 0                                                                ; Signed Integer                                                                                                                                             ;
; rx_pcs_pma_if_clkslip_sel                   ; pld                                                              ; String                                                                                                                                                     ;
; rx_pcs_pma_if_prot_mode                     ; other_protocols                                                  ; String                                                                                                                                                     ;
; rx_pcs_pma_if_selectpcs                     ; eight_g_pcs                                                      ; String                                                                                                                                                     ;
; rx_pcs_pma_if_use_default_base_address      ; true                                                             ; String                                                                                                                                                     ;
; rx_pcs_pma_if_user_base_address             ; 0                                                                ; Signed Integer                                                                                                                                             ;
; rx_pld_pcs_if_is_8g_0ppm                    ; false                                                            ; String                                                                                                                                                     ;
; rx_pld_pcs_if_pcs_side_block_sel            ; eight_g_pcs                                                      ; String                                                                                                                                                     ;
; rx_pld_pcs_if_pld_side_data_source          ; pld                                                              ; String                                                                                                                                                     ;
; rx_pld_pcs_if_use_default_base_address      ; true                                                             ; String                                                                                                                                                     ;
; rx_pld_pcs_if_user_base_address             ; 0                                                                ; Signed Integer                                                                                                                                             ;
; tx_pcs_pma_if_selectpcs                     ; eight_g_pcs                                                      ; String                                                                                                                                                     ;
; tx_pcs_pma_if_use_default_base_address      ; true                                                             ; String                                                                                                                                                     ;
; tx_pcs_pma_if_user_base_address             ; 0                                                                ; Signed Integer                                                                                                                                             ;
; tx_pld_pcs_if_is_8g_0ppm                    ; false                                                            ; String                                                                                                                                                     ;
; tx_pld_pcs_if_pld_side_data_source          ; pld                                                              ; String                                                                                                                                                     ;
; tx_pld_pcs_if_use_default_base_address      ; true                                                             ; String                                                                                                                                                     ;
; tx_pld_pcs_if_user_base_address             ; 0                                                                ; Signed Integer                                                                                                                                             ;
; bonded_lanes                                ; 1                                                                ; Signed Integer                                                                                                                                             ;
; pma_reserved_ch                             ; -1                                                               ; String                                                                                                                                                     ;
; request_dcd                                 ; 1                                                                ; Signed Integer                                                                                                                                             ;
; request_vrc                                 ; 0                                                                ; Signed Integer                                                                                                                                             ;
; request_offset                              ; 1                                                                ; Signed Integer                                                                                                                                             ;
; cvp_en_iocsr                                ; false                                                            ; String                                                                                                                                                     ;
+---------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma ;
+-------------------------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value                                                            ; Type                                                                                                                                                                                        ;
+-------------------------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rx_enable                     ; 1                                                                ; Signed Integer                                                                                                                                                                              ;
; tx_enable                     ; 1                                                                ; Signed Integer                                                                                                                                                                              ;
; bonded_lanes                  ; 1                                                                ; Signed Integer                                                                                                                                                                              ;
; bonding_master_ch             ; 0                                                                ; Signed Integer                                                                                                                                                                              ;
; pma_bonding_master            ; 0                                                                ; String                                                                                                                                                                                      ;
; bonding_master_only           ; -1                                                               ; String                                                                                                                                                                                      ;
; channel_number                ; 0                                                                ; Signed Integer                                                                                                                                                                              ;
; plls                          ; 1                                                                ; Signed Integer                                                                                                                                                                              ;
; pll_sel                       ; 0                                                                ; Signed Integer                                                                                                                                                                              ;
; pma_prot_mode                 ; basic                                                            ; String                                                                                                                                                                                      ;
; pma_mode                      ; 20                                                               ; Signed Integer                                                                                                                                                                              ;
; base_data_rate                ; 6250 Mbps                                                        ; String                                                                                                                                                                                      ;
; pma_data_rate                 ; 6250Mbps                                                         ; String                                                                                                                                                                                      ;
; cdr_reconfig                  ; 0                                                                ; Signed Integer                                                                                                                                                                              ;
; cdr_reference_clock_frequency ; 156.25 MHz                                                       ; String                                                                                                                                                                                      ;
; cdr_refclk_cnt                ; 1                                                                ; Signed Integer                                                                                                                                                                              ;
; cdr_refclk_sel                ; 0                                                                ; Signed Integer                                                                                                                                                                              ;
; deser_enable_bit_slip         ; false                                                            ; String                                                                                                                                                                                      ;
; auto_negotiation              ; <auto_single>                                                    ; String                                                                                                                                                                                      ;
; tx_clk_div                    ; 0000000000000000000000000000000000000000000000000000000000000001 ; Signed Binary                                                                                                                                                                               ;
; pcie_rst                      ; normal_reset                                                     ; String                                                                                                                                                                                      ;
; fref_vco_bypass               ; NORMAL_OPERATION                                                 ; String                                                                                                                                                                                      ;
; sd_on                         ; 16                                                               ; Signed Integer                                                                                                                                                                              ;
; pdb_sd                        ; true                                                             ; String                                                                                                                                                                                      ;
; pma_bonding_mode              ; x1                                                               ; String                                                                                                                                                                                      ;
; external_master_cgb           ; 0                                                                ; Signed Integer                                                                                                                                                                              ;
; cvp_en_iocsr                  ; false                                                            ; String                                                                                                                                                                                      ;
+-------------------------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma ;
+-------------------------------+-----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value           ; Type                                                                                                                                                                                                                                                             ;
+-------------------------------+-----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; bonded_lanes                  ; 1               ; Signed Integer                                                                                                                                                                                                                                                   ;
; bonding_master_ch_num         ; 0               ; String                                                                                                                                                                                                                                                           ;
; bonding_master_only           ; -1              ; String                                                                                                                                                                                                                                                           ;
; mode                          ; 20              ; Signed Integer                                                                                                                                                                                                                                                   ;
; sdclk_enable                  ; true            ; String                                                                                                                                                                                                                                                           ;
; deser_enable_bit_slip         ; false           ; String                                                                                                                                                                                                                                                           ;
; channel_number                ; 0               ; Signed Integer                                                                                                                                                                                                                                                   ;
; auto_negotiation              ; false           ; String                                                                                                                                                                                                                                                           ;
; cdr_reference_clock_frequency ; 156.25 MHz      ; String                                                                                                                                                                                                                                                           ;
; cdr_refclk_cnt                ; 1               ; Signed Integer                                                                                                                                                                                                                                                   ;
; cdr_refclk_sel                ; 0               ; Signed Integer                                                                                                                                                                                                                                                   ;
; cdr_reconfig                  ; 0               ; Signed Integer                                                                                                                                                                                                                                                   ;
; cdr_output_clock_frequency    ; 3125.000000 MHz ; String                                                                                                                                                                                                                                                           ;
; rxpll_pd_bw_ctrl              ; 300             ; String                                                                                                                                                                                                                                                           ;
; sd_on                         ; 16              ; Signed Integer                                                                                                                                                                                                                                                   ;
; pdb_sd                        ; true            ; String                                                                                                                                                                                                                                                           ;
; pma_width                     ; 20              ; Signed Integer                                                                                                                                                                                                                                                   ;
; pma_direct                    ; false           ; String                                                                                                                                                                                                                                                           ;
; cvp_en_iocsr                  ; false           ; String                                                                                                                                                                                                                                                           ;
+-------------------------------+-----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma ;
+-----------------------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value                                                            ; Type                                                                                                                                                                                                                    ;
+-----------------------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; bonded_lanes          ; 1                                                                ; Signed Integer                                                                                                                                                                                                          ;
; bonding_master_ch_num ; 0                                                                ; String                                                                                                                                                                                                                  ;
; bonding_master_only   ; -1                                                               ; String                                                                                                                                                                                                                  ;
; base_data_rate        ; 6250 Mbps                                                        ; String                                                                                                                                                                                                                  ;
; data_rate             ; 6250Mbps                                                         ; String                                                                                                                                                                                                                  ;
; mode                  ; 20                                                               ; Signed Integer                                                                                                                                                                                                          ;
; channel_number        ; 0                                                                ; Signed Integer                                                                                                                                                                                                          ;
; ser_loopback          ; false                                                            ; String                                                                                                                                                                                                                  ;
; auto_negotiation      ; false                                                            ; String                                                                                                                                                                                                                  ;
; plls                  ; 1                                                                ; Signed Integer                                                                                                                                                                                                          ;
; pll_sel               ; 0                                                                ; Signed Integer                                                                                                                                                                                                          ;
; pclksel               ; local_pclk                                                       ; String                                                                                                                                                                                                                  ;
; ht_delay_sel          ; false                                                            ; String                                                                                                                                                                                                                  ;
; rx_det_pdb            ; false                                                            ; String                                                                                                                                                                                                                  ;
; tx_clk_div            ; 0000000000000000000000000000000000000000000000000000000000000001 ; Signed Binary                                                                                                                                                                                                           ;
; pcie_rst              ; normal_reset                                                     ; String                                                                                                                                                                                                                  ;
; fref_vco_bypass       ; NORMAL_OPERATION                                                 ; String                                                                                                                                                                                                                  ;
; pma_width             ; 20                                                               ; Signed Integer                                                                                                                                                                                                          ;
; pma_bonding_mode      ; x1                                                               ; String                                                                                                                                                                                                                  ;
; pma_direct            ; false                                                            ; String                                                                                                                                                                                                                  ;
; external_master_cgb   ; 0                                                                ; Signed Integer                                                                                                                                                                                                          ;
; fir_coeff_ctrl_sel    ; ram_ctl                                                          ; String                                                                                                                                                                                                                  ;
+-----------------------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst ;
+---------------------+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value                                                            ; Type                                                                                                                                                                                                                                                                     ;
+---------------------+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mode                ; 20                                                               ; Signed Integer                                                                                                                                                                                                                                                           ;
; channel_number      ; 0                                                                ; Signed Integer                                                                                                                                                                                                                                                           ;
; auto_negotiation    ; false                                                            ; String                                                                                                                                                                                                                                                                   ;
; plls                ; 1                                                                ; Signed Integer                                                                                                                                                                                                                                                           ;
; pll_sel             ; 0                                                                ; Signed Integer                                                                                                                                                                                                                                                           ;
; ser_loopback        ; false                                                            ; String                                                                                                                                                                                                                                                                   ;
; ht_delay_sel        ; false                                                            ; String                                                                                                                                                                                                                                                                   ;
; tx_pma_type         ; SINGLE_CHANNEL                                                   ; String                                                                                                                                                                                                                                                                   ;
; base_data_rate      ; 6250 Mbps                                                        ; String                                                                                                                                                                                                                                                                   ;
; data_rate           ; 6250Mbps                                                         ; String                                                                                                                                                                                                                                                                   ;
; rx_det_pdb          ; false                                                            ; String                                                                                                                                                                                                                                                                   ;
; tx_clk_div          ; 0000000000000000000000000000000000000000000000000000000000000001 ; Signed Binary                                                                                                                                                                                                                                                            ;
; pcie_rst            ; normal_reset                                                     ; String                                                                                                                                                                                                                                                                   ;
; fref_vco_bypass     ; NORMAL_OPERATION                                                 ; String                                                                                                                                                                                                                                                                   ;
; enable_dcd          ; 1                                                                ; Signed Integer                                                                                                                                                                                                                                                           ;
; pma_bonding_mode    ; x1                                                               ; String                                                                                                                                                                                                                                                                   ;
; bonded_lanes        ; 1                                                                ; Signed Integer                                                                                                                                                                                                                                                           ;
; pma_direct          ; false                                                            ; String                                                                                                                                                                                                                                                                   ;
; external_master_cgb ; 0                                                                ; Signed Integer                                                                                                                                                                                                                                                           ;
; fir_coeff_ctrl_sel  ; ram_ctl                                                          ; String                                                                                                                                                                                                                                                                   ;
+---------------------+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs ;
+---------------------------------------------+------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                              ; Value                                    ; Type                                                                                                                                                                                                  ;
+---------------------------------------------+------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; bonded_lanes                                ; 1                                        ; Signed Integer                                                                                                                                                                                        ;
; bonding_master_ch                           ; 0                                        ; Signed Integer                                                                                                                                                                                        ;
; enable_8g_rx                                ; true                                     ; String                                                                                                                                                                                                ;
; enable_8g_tx                                ; true                                     ; String                                                                                                                                                                                                ;
; enable_dyn_reconfig                         ; false                                    ; String                                                                                                                                                                                                ;
; enable_gen12_pipe                           ; false                                    ; String                                                                                                                                                                                                ;
; channel_number                              ; 0                                        ; Signed Integer                                                                                                                                                                                        ;
; enable_pma_direct_tx                        ; false                                    ; String                                                                                                                                                                                                ;
; enable_pma_direct_rx                        ; false                                    ; String                                                                                                                                                                                                ;
; pcs8g_rx_agg_block_sel                      ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_auto_error_replacement             ; <auto_any>                               ; String                                                                                                                                                                                                ;
; pcs8g_rx_auto_speed_nego                    ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_bist_ver                           ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_bist_ver_clr_flag                  ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_bit_reversal                       ; en_bit_reversal                          ; String                                                                                                                                                                                                ;
; pcs8g_rx_bo_pad                             ; 0000000000                               ; Unsigned Binary                                                                                                                                                                                       ;
; pcs8g_rx_bo_pattern                         ; 00000000000111111011                     ; Unsigned Binary                                                                                                                                                                                       ;
; pcs8g_rx_bypass_pipeline_reg                ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_byte_deserializer                  ; en_bds_by_2                              ; String                                                                                                                                                                                                ;
; pcs8g_rx_byte_order                         ; dis_bo                                   ; String                                                                                                                                                                                                ;
; pcs8g_rx_cdr_ctrl                           ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_cdr_ctrl_rxvalid_mask              ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_cid_pattern                        ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_cid_pattern_len                    ; 00000000                                 ; Unsigned Binary                                                                                                                                                                                       ;
; pcs8g_rx_clkcmp_pattern_n                   ; 00101111000101111100                     ; Unsigned Binary                                                                                                                                                                                       ;
; pcs8g_rx_clkcmp_pattern_p                   ; 11010000111010000011                     ; Unsigned Binary                                                                                                                                                                                       ;
; pcs8g_rx_clock_gate_bds_dec_asn             ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_clock_gate_bist                    ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_clock_gate_byteorder               ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_clock_gate_cdr_eidle               ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_clock_gate_dskw_rd                 ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_clock_gate_dw_dskw_wr              ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_clock_gate_dw_pc_wrclk             ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_clock_gate_dw_rm_rd                ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_clock_gate_dw_rm_wr                ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_clock_gate_dw_wa                   ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_clock_gate_pc_rdclk                ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_clock_gate_prbs                    ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_clock_gate_sw_dskw_wr              ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_clock_gate_sw_pc_wrclk             ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_clock_gate_sw_rm_rd                ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_clock_gate_sw_rm_wr                ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_clock_gate_sw_wa                   ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_comp_fifo_rst_pld_ctrl             ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_deskew                             ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_deskew_pattern                     ; 1101101000                               ; Unsigned Binary                                                                                                                                                                                       ;
; pcs8g_rx_deskew_prog_pattern_only           ; dis_deskew_prog_pat_only                 ; String                                                                                                                                                                                                ;
; pcs8g_rx_dw_one_or_two_symbol_bo            ; donot_care_one_two_bo                    ; String                                                                                                                                                                                                ;
; pcs8g_rx_eidle_entry_eios                   ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_eidle_entry_iei                    ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_eidle_entry_sd                     ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_eightb_tenb_decoder                ; dis_8b10b                                ; String                                                                                                                                                                                                ;
; pcs8g_rx_eightbtenb_decoder_output_sel      ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_err_flags_sel                      ; <auto_any>                               ; String                                                                                                                                                                                                ;
; pcs8g_rx_fixed_pat_det                      ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_fixed_pat_num                      ; 1111                                     ; Unsigned Binary                                                                                                                                                                                       ;
; pcs8g_rx_force_signal_detect                ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_hip_mode                           ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_ibm_invalid_code                   ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_invalid_code_flag_only             ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_mask_cnt                           ; 1100100000                               ; Unsigned Binary                                                                                                                                                                                       ;
; pcs8g_rx_pad_or_edb_error_replace           ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_pc_fifo_rst_pld_ctrl               ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_pcs_bypass                         ; dis_pcs_bypass                           ; String                                                                                                                                                                                                ;
; pcs8g_rx_phase_compensation_fifo            ; low_latency                              ; String                                                                                                                                                                                                ;
; pcs8g_rx_pipe_if_enable                     ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_pma_done_count                     ; 000000000000000000                       ; Unsigned Binary                                                                                                                                                                                       ;
; pcs8g_rx_pma_dw                             ; twenty_bit                               ; String                                                                                                                                                                                                ;
; pcs8g_rx_polarity_inversion                 ; en_pol_inv                               ; String                                                                                                                                                                                                ;
; pcs8g_rx_polinv_8b10b_dec                   ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_prbs_ver                           ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_prbs_ver_clr_flag                  ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_prot_mode                          ; basic                                    ; String                                                                                                                                                                                                ;
; pcs8g_rx_rate_match                         ; dis_rm                                   ; String                                                                                                                                                                                                ;
; pcs8g_rx_re_bo_on_wa                        ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_runlength_check                    ; en_runlength_dw                          ; String                                                                                                                                                                                                ;
; pcs8g_rx_runlength_val                      ; 000100                                   ; Unsigned Binary                                                                                                                                                                                       ;
; pcs8g_rx_rx_clk1                            ; rcvd_clk_clk1                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_rx_clk2                            ; rcvd_clk_clk2                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_rx_clk_free_running                ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_rx_pcs_urst                        ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_rx_rcvd_clk                        ; rcvd_clk_rcvd_clk                        ; String                                                                                                                                                                                                ;
; pcs8g_rx_rx_rd_clk                          ; pld_rx_clk                               ; String                                                                                                                                                                                                ;
; pcs8g_rx_rx_refclk                          ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_rx_wr_clk                          ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_sup_mode                           ; user_mode                                ; String                                                                                                                                                                                                ;
; pcs8g_rx_symbol_swap                        ; en_symbol_swap                           ; String                                                                                                                                                                                                ;
; pcs8g_rx_test_bus_sel                       ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_test_mode                          ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_tx_rx_parallel_loopback            ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_use_default_base_address           ; true                                     ; String                                                                                                                                                                                                ;
; pcs8g_rx_user_base_address                  ; 0                                        ; Signed Integer                                                                                                                                                                                        ;
; pcs8g_rx_wa_boundary_lock_ctrl              ; auto_align_pld_ctrl                      ; String                                                                                                                                                                                                ;
; pcs8g_rx_wa_clk_slip_spacing                ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_wa_clk_slip_spacing_data           ; 0000010000                               ; Unsigned Binary                                                                                                                                                                                       ;
; pcs8g_rx_wa_det_latency_sync_status_beh     ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_wa_disp_err_flag                   ; dis_disp_err_flag                        ; String                                                                                                                                                                                                ;
; pcs8g_rx_wa_kchar                           ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_wa_pd                              ; wa_pd_20                                 ; String                                                                                                                                                                                                ;
; pcs8g_rx_wa_pd_data                         ; 0000000000000000000011111001111111111010 ; Unsigned Binary                                                                                                                                                                                       ;
; pcs8g_rx_wa_pd_polarity                     ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_wa_pld_controlled                  ; rising_edge_sensitive_dw                 ; String                                                                                                                                                                                                ;
; pcs8g_rx_wa_renumber_data                   ; 0000001                                  ; Unsigned Binary                                                                                                                                                                                       ;
; pcs8g_rx_wa_rgnumber_data                   ; 00000001                                 ; Unsigned Binary                                                                                                                                                                                       ;
; pcs8g_rx_wa_rknumber_data                   ; 00001010                                 ; Unsigned Binary                                                                                                                                                                                       ;
; pcs8g_rx_wa_rosnumber_data                  ; 00                                       ; Unsigned Binary                                                                                                                                                                                       ;
; pcs8g_rx_wa_rvnumber_data                   ; 0000000000000                            ; Unsigned Binary                                                                                                                                                                                       ;
; pcs8g_rx_wa_sync_sm_ctrl                    ; gige_sync_sm                             ; String                                                                                                                                                                                                ;
; pcs8g_rx_wait_cnt                           ; 00000000                                 ; Unsigned Binary                                                                                                                                                                                       ;
; pcs8g_tx_agg_block_sel                      ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_tx_auto_speed_nego_gen2               ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_tx_bist_gen                           ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_tx_bit_reversal                       ; dis_bit_reversal                         ; String                                                                                                                                                                                                ;
; pcs8g_tx_bypass_pipeline_reg                ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_tx_byte_serializer                    ; en_bs_by_2                               ; String                                                                                                                                                                                                ;
; pcs8g_tx_cid_pattern                        ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_tx_cid_pattern_len                    ; 00000000                                 ; Unsigned Binary                                                                                                                                                                                       ;
; pcs8g_tx_clock_gate_bist                    ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_tx_clock_gate_bs_enc                  ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_tx_clock_gate_dw_fifowr               ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_tx_clock_gate_fiford                  ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_tx_clock_gate_prbs                    ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_tx_clock_gate_sw_fifowr               ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_tx_data_selection_8b10b_encoder_input ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_tx_dynamic_clk_switch                 ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_tx_eightb_tenb_disp_ctrl              ; dis_disp_ctrl                            ; String                                                                                                                                                                                                ;
; pcs8g_tx_eightb_tenb_encoder                ; dis_8b10b                                ; String                                                                                                                                                                                                ;
; pcs8g_tx_force_echar                        ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_tx_force_kchar                        ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_tx_hip_mode                           ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_tx_pcfifo_urst                        ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_tx_pcs_bypass                         ; dis_pcs_bypass                           ; String                                                                                                                                                                                                ;
; pcs8g_tx_phase_compensation_fifo            ; low_latency                              ; String                                                                                                                                                                                                ;
; pcs8g_tx_phfifo_write_clk_sel               ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_tx_pma_dw                             ; twenty_bit                               ; String                                                                                                                                                                                                ;
; pcs8g_tx_polarity_inversion                 ; enable_polinv                            ; String                                                                                                                                                                                                ;
; pcs8g_tx_prbs_gen                           ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_tx_prot_mode                          ; basic                                    ; String                                                                                                                                                                                                ;
; pcs8g_tx_refclk_b_clk_sel                   ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_tx_revloop_back_rm                    ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_tx_sup_mode                           ; user_mode                                ; String                                                                                                                                                                                                ;
; pcs8g_tx_symbol_swap                        ; dis_symbol_swap                          ; String                                                                                                                                                                                                ;
; pcs8g_tx_test_mode                          ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_tx_tx_bitslip                         ; dis_tx_bitslip                           ; String                                                                                                                                                                                                ;
; pcs8g_tx_tx_compliance_controlled_disparity ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_tx_txclk_freerun                      ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_tx_txpcs_urst                         ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_tx_use_default_base_address           ; true                                     ; String                                                                                                                                                                                                ;
; pcs8g_tx_user_base_address                  ; 0                                        ; Signed Integer                                                                                                                                                                                        ;
; com_pcs_pma_if_auto_speed_ena               ; dis_auto_speed_ena                       ; String                                                                                                                                                                                                ;
; com_pcs_pma_if_force_freqdet                ; force_freqdet_dis                        ; String                                                                                                                                                                                                ;
; com_pcs_pma_if_func_mode                    ; eightg_only_pld                          ; String                                                                                                                                                                                                ;
; com_pcs_pma_if_pipe_if_g3pcs                ; <auto_single>                            ; String                                                                                                                                                                                                ;
; com_pcs_pma_if_pma_if_dft_en                ; dft_dis                                  ; String                                                                                                                                                                                                ;
; com_pcs_pma_if_pma_if_dft_val               ; dft_0                                    ; String                                                                                                                                                                                                ;
; com_pcs_pma_if_ppm_cnt_rst                  ; <auto_single>                            ; String                                                                                                                                                                                                ;
; com_pcs_pma_if_ppm_deassert_early           ; <auto_single>                            ; String                                                                                                                                                                                                ;
; com_pcs_pma_if_ppm_gen1_2_cnt               ; <auto_single>                            ; String                                                                                                                                                                                                ;
; com_pcs_pma_if_ppm_post_eidle_delay         ; <auto_single>                            ; String                                                                                                                                                                                                ;
; com_pcs_pma_if_ppmsel                       ; ppmsel_1000                              ; String                                                                                                                                                                                                ;
; com_pcs_pma_if_prot_mode                    ; other_protocols                          ; String                                                                                                                                                                                                ;
; com_pcs_pma_if_selectpcs                    ; eight_g_pcs                              ; String                                                                                                                                                                                                ;
; com_pcs_pma_if_sup_mode                     ; user_mode                                ; String                                                                                                                                                                                                ;
; com_pcs_pma_if_use_default_base_address     ; true                                     ; String                                                                                                                                                                                                ;
; com_pcs_pma_if_user_base_address            ; 0                                        ; Signed Integer                                                                                                                                                                                        ;
; com_pld_pcs_if_hip_enable                   ; hip_disable                              ; String                                                                                                                                                                                                ;
; com_pld_pcs_if_hrdrstctrl_en_cfg            ; hrst_dis_cfg                             ; String                                                                                                                                                                                                ;
; com_pld_pcs_if_hrdrstctrl_en_cfgusr         ; hrst_dis_cfgusr                          ; String                                                                                                                                                                                                ;
; com_pld_pcs_if_pld_side_data_source         ; pld                                      ; String                                                                                                                                                                                                ;
; com_pld_pcs_if_pld_side_reserved_source0    ; pld_res0                                 ; String                                                                                                                                                                                                ;
; com_pld_pcs_if_pld_side_reserved_source1    ; pld_res1                                 ; String                                                                                                                                                                                                ;
; com_pld_pcs_if_pld_side_reserved_source10   ; pld_res10                                ; String                                                                                                                                                                                                ;
; com_pld_pcs_if_pld_side_reserved_source11   ; pld_res11                                ; String                                                                                                                                                                                                ;
; com_pld_pcs_if_pld_side_reserved_source2    ; pld_res2                                 ; String                                                                                                                                                                                                ;
; com_pld_pcs_if_pld_side_reserved_source3    ; pld_res3                                 ; String                                                                                                                                                                                                ;
; com_pld_pcs_if_pld_side_reserved_source4    ; pld_res4                                 ; String                                                                                                                                                                                                ;
; com_pld_pcs_if_pld_side_reserved_source5    ; pld_res5                                 ; String                                                                                                                                                                                                ;
; com_pld_pcs_if_pld_side_reserved_source6    ; pld_res6                                 ; String                                                                                                                                                                                                ;
; com_pld_pcs_if_pld_side_reserved_source7    ; pld_res7                                 ; String                                                                                                                                                                                                ;
; com_pld_pcs_if_pld_side_reserved_source8    ; pld_res8                                 ; String                                                                                                                                                                                                ;
; com_pld_pcs_if_pld_side_reserved_source9    ; pld_res9                                 ; String                                                                                                                                                                                                ;
; com_pld_pcs_if_testbus_sel                  ; eight_g_pcs                              ; String                                                                                                                                                                                                ;
; com_pld_pcs_if_use_default_base_address     ; true                                     ; String                                                                                                                                                                                                ;
; com_pld_pcs_if_user_base_address            ; 0                                        ; Signed Integer                                                                                                                                                                                        ;
; com_pld_pcs_if_usrmode_sel4rst              ; usermode                                 ; String                                                                                                                                                                                                ;
; pipe12_elec_idle_delay_val                  ; 000                                      ; Unsigned Binary                                                                                                                                                                                       ;
; pipe12_elecidle_delay                       ; elec_idle_delay                          ; String                                                                                                                                                                                                ;
; pipe12_error_replace_pad                    ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pipe12_hip_mode                             ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pipe12_ind_error_reporting                  ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pipe12_phy_status_delay                     ; phystatus_delay                          ; String                                                                                                                                                                                                ;
; pipe12_phystatus_delay_val                  ; 000                                      ; Unsigned Binary                                                                                                                                                                                       ;
; pipe12_phystatus_rst_toggle                 ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pipe12_pipe_byte_de_serializer_en           ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pipe12_prot_mode                            ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pipe12_rpre_emph_a_val                      ; 000000                                   ; Unsigned Binary                                                                                                                                                                                       ;
; pipe12_rpre_emph_b_val                      ; 000000                                   ; Unsigned Binary                                                                                                                                                                                       ;
; pipe12_rpre_emph_c_val                      ; 000000                                   ; Unsigned Binary                                                                                                                                                                                       ;
; pipe12_rpre_emph_d_val                      ; 000000                                   ; Unsigned Binary                                                                                                                                                                                       ;
; pipe12_rpre_emph_e_val                      ; 000000                                   ; Unsigned Binary                                                                                                                                                                                       ;
; pipe12_rpre_emph_settings                   ; 000000                                   ; Unsigned Binary                                                                                                                                                                                       ;
; pipe12_rvod_sel_a_val                       ; 000000                                   ; Unsigned Binary                                                                                                                                                                                       ;
; pipe12_rvod_sel_b_val                       ; 000000                                   ; Unsigned Binary                                                                                                                                                                                       ;
; pipe12_rvod_sel_c_val                       ; 000000                                   ; Unsigned Binary                                                                                                                                                                                       ;
; pipe12_rvod_sel_d_val                       ; 000000                                   ; Unsigned Binary                                                                                                                                                                                       ;
; pipe12_rvod_sel_e_val                       ; 000000                                   ; Unsigned Binary                                                                                                                                                                                       ;
; pipe12_rvod_sel_settings                    ; 000000                                   ; Unsigned Binary                                                                                                                                                                                       ;
; pipe12_rx_pipe_enable                       ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pipe12_rxdetect_bypass                      ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pipe12_sup_mode                             ; user_mode                                ; String                                                                                                                                                                                                ;
; pipe12_tx_pipe_enable                       ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pipe12_txswing                              ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pipe12_use_default_base_address             ; true                                     ; String                                                                                                                                                                                                ;
; pipe12_user_base_address                    ; 0                                        ; Signed Integer                                                                                                                                                                                        ;
; rx_pcs_pma_if_clkslip_sel                   ; pld                                      ; String                                                                                                                                                                                                ;
; rx_pcs_pma_if_prot_mode                     ; other_protocols                          ; String                                                                                                                                                                                                ;
; rx_pcs_pma_if_selectpcs                     ; eight_g_pcs                              ; String                                                                                                                                                                                                ;
; rx_pcs_pma_if_use_default_base_address      ; true                                     ; String                                                                                                                                                                                                ;
; rx_pcs_pma_if_user_base_address             ; 0                                        ; Signed Integer                                                                                                                                                                                        ;
; rx_pld_pcs_if_is_8g_0ppm                    ; false                                    ; String                                                                                                                                                                                                ;
; rx_pld_pcs_if_pcs_side_block_sel            ; eight_g_pcs                              ; String                                                                                                                                                                                                ;
; rx_pld_pcs_if_pld_side_data_source          ; pld                                      ; String                                                                                                                                                                                                ;
; rx_pld_pcs_if_use_default_base_address      ; true                                     ; String                                                                                                                                                                                                ;
; rx_pld_pcs_if_user_base_address             ; 0                                        ; Signed Integer                                                                                                                                                                                        ;
; tx_pcs_pma_if_selectpcs                     ; eight_g_pcs                              ; String                                                                                                                                                                                                ;
; tx_pcs_pma_if_use_default_base_address      ; true                                     ; String                                                                                                                                                                                                ;
; tx_pcs_pma_if_user_base_address             ; 0                                        ; Signed Integer                                                                                                                                                                                        ;
; tx_pld_pcs_if_is_8g_0ppm                    ; false                                    ; String                                                                                                                                                                                                ;
; tx_pld_pcs_if_pld_side_data_source          ; pld                                      ; String                                                                                                                                                                                                ;
; tx_pld_pcs_if_use_default_base_address      ; true                                     ; String                                                                                                                                                                                                ;
; tx_pld_pcs_if_user_base_address             ; 0                                        ; Signed Integer                                                                                                                                                                                        ;
+---------------------------------------------+------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch ;
+---------------------------------------------+------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                              ; Value                                    ; Type                                                                                                                                                                                                                                 ;
+---------------------------------------------+------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; enable_8g_rx                                ; true                                     ; String                                                                                                                                                                                                                               ;
; enable_8g_tx                                ; true                                     ; String                                                                                                                                                                                                                               ;
; enable_dyn_reconfig                         ; false                                    ; String                                                                                                                                                                                                                               ;
; enable_gen12_pipe                           ; false                                    ; String                                                                                                                                                                                                                               ;
; channel_number                              ; 0                                        ; Signed Integer                                                                                                                                                                                                                       ;
; enable_pma_direct_tx                        ; false                                    ; String                                                                                                                                                                                                                               ;
; enable_pma_direct_rx                        ; false                                    ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_agg_block_sel                      ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_auto_error_replacement             ; <auto_any>                               ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_auto_speed_nego                    ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_bist_ver                           ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_bist_ver_clr_flag                  ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_bit_reversal                       ; en_bit_reversal                          ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_bo_pad                             ; 0000000000                               ; Unsigned Binary                                                                                                                                                                                                                      ;
; pcs8g_rx_bo_pattern                         ; 00000000000111111011                     ; Unsigned Binary                                                                                                                                                                                                                      ;
; pcs8g_rx_bypass_pipeline_reg                ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_byte_deserializer                  ; en_bds_by_2                              ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_byte_order                         ; dis_bo                                   ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_cdr_ctrl                           ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_cdr_ctrl_rxvalid_mask              ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_cid_pattern                        ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_cid_pattern_len                    ; 00000000                                 ; Unsigned Binary                                                                                                                                                                                                                      ;
; pcs8g_rx_clkcmp_pattern_n                   ; 00101111000101111100                     ; Unsigned Binary                                                                                                                                                                                                                      ;
; pcs8g_rx_clkcmp_pattern_p                   ; 11010000111010000011                     ; Unsigned Binary                                                                                                                                                                                                                      ;
; pcs8g_rx_clock_gate_bds_dec_asn             ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_clock_gate_bist                    ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_clock_gate_byteorder               ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_clock_gate_cdr_eidle               ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_clock_gate_dskw_rd                 ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_clock_gate_dw_dskw_wr              ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_clock_gate_dw_pc_wrclk             ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_clock_gate_dw_rm_rd                ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_clock_gate_dw_rm_wr                ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_clock_gate_dw_wa                   ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_clock_gate_pc_rdclk                ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_clock_gate_prbs                    ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_clock_gate_sw_dskw_wr              ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_clock_gate_sw_pc_wrclk             ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_clock_gate_sw_rm_rd                ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_clock_gate_sw_rm_wr                ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_clock_gate_sw_wa                   ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_comp_fifo_rst_pld_ctrl             ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_ctrl_plane_bonding_compensation    ; dis_compensation                         ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_ctrl_plane_bonding_consumption     ; individual                               ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_ctrl_plane_bonding_distribution    ; not_master_chnl_distr                    ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_deskew                             ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_deskew_pattern                     ; 1101101000                               ; Unsigned Binary                                                                                                                                                                                                                      ;
; pcs8g_rx_deskew_prog_pattern_only           ; dis_deskew_prog_pat_only                 ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_dw_one_or_two_symbol_bo            ; donot_care_one_two_bo                    ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_eidle_entry_eios                   ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_eidle_entry_iei                    ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_eidle_entry_sd                     ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_eightb_tenb_decoder                ; dis_8b10b                                ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_eightbtenb_decoder_output_sel      ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_err_flags_sel                      ; <auto_any>                               ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_fixed_pat_det                      ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_fixed_pat_num                      ; 1111                                     ; Unsigned Binary                                                                                                                                                                                                                      ;
; pcs8g_rx_force_signal_detect                ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_hip_mode                           ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_ibm_invalid_code                   ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_invalid_code_flag_only             ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_mask_cnt                           ; 1100100000                               ; Unsigned Binary                                                                                                                                                                                                                      ;
; pcs8g_rx_pad_or_edb_error_replace           ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_pc_fifo_rst_pld_ctrl               ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_pcs_bypass                         ; dis_pcs_bypass                           ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_phase_compensation_fifo            ; low_latency                              ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_pipe_if_enable                     ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_pma_done_count                     ; 000000000000000000                       ; Unsigned Binary                                                                                                                                                                                                                      ;
; pcs8g_rx_pma_dw                             ; twenty_bit                               ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_polarity_inversion                 ; en_pol_inv                               ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_polinv_8b10b_dec                   ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_prbs_ver                           ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_prbs_ver_clr_flag                  ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_prot_mode                          ; basic                                    ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_rate_match                         ; dis_rm                                   ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_re_bo_on_wa                        ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_runlength_check                    ; en_runlength_dw                          ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_runlength_val                      ; 000100                                   ; Unsigned Binary                                                                                                                                                                                                                      ;
; pcs8g_rx_rx_clk1                            ; rcvd_clk_clk1                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_rx_clk2                            ; rcvd_clk_clk2                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_rx_clk_free_running                ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_rx_pcs_urst                        ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_rx_rcvd_clk                        ; rcvd_clk_rcvd_clk                        ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_rx_rd_clk                          ; pld_rx_clk                               ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_rx_refclk                          ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_rx_wr_clk                          ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_sup_mode                           ; user_mode                                ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_symbol_swap                        ; en_symbol_swap                           ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_test_bus_sel                       ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_test_mode                          ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_tx_rx_parallel_loopback            ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_use_default_base_address           ; true                                     ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_user_base_address                  ; 0                                        ; Signed Integer                                                                                                                                                                                                                       ;
; pcs8g_rx_wa_boundary_lock_ctrl              ; auto_align_pld_ctrl                      ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_wa_clk_slip_spacing                ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_wa_clk_slip_spacing_data           ; 0000010000                               ; Unsigned Binary                                                                                                                                                                                                                      ;
; pcs8g_rx_wa_det_latency_sync_status_beh     ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_wa_disp_err_flag                   ; dis_disp_err_flag                        ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_wa_kchar                           ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_wa_pd                              ; wa_pd_20                                 ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_wa_pd_data                         ; 0000000000000000000011111001111111111010 ; Unsigned Binary                                                                                                                                                                                                                      ;
; pcs8g_rx_wa_pd_polarity                     ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_wa_pld_controlled                  ; rising_edge_sensitive_dw                 ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_wa_renumber_data                   ; 0000001                                  ; Unsigned Binary                                                                                                                                                                                                                      ;
; pcs8g_rx_wa_rgnumber_data                   ; 00000001                                 ; Unsigned Binary                                                                                                                                                                                                                      ;
; pcs8g_rx_wa_rknumber_data                   ; 00001010                                 ; Unsigned Binary                                                                                                                                                                                                                      ;
; pcs8g_rx_wa_rosnumber_data                  ; 00                                       ; Unsigned Binary                                                                                                                                                                                                                      ;
; pcs8g_rx_wa_rvnumber_data                   ; 0000000000000                            ; Unsigned Binary                                                                                                                                                                                                                      ;
; pcs8g_rx_wa_sync_sm_ctrl                    ; gige_sync_sm                             ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_wait_cnt                           ; 00000000                                 ; Unsigned Binary                                                                                                                                                                                                                      ;
; pcs8g_tx_agg_block_sel                      ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_tx_auto_speed_nego_gen2               ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_tx_bist_gen                           ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_tx_bit_reversal                       ; dis_bit_reversal                         ; String                                                                                                                                                                                                                               ;
; pcs8g_tx_bypass_pipeline_reg                ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_tx_byte_serializer                    ; en_bs_by_2                               ; String                                                                                                                                                                                                                               ;
; pcs8g_tx_cid_pattern                        ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_tx_cid_pattern_len                    ; 00000000                                 ; Unsigned Binary                                                                                                                                                                                                                      ;
; pcs8g_tx_clock_gate_bist                    ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_tx_clock_gate_bs_enc                  ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_tx_clock_gate_dw_fifowr               ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_tx_clock_gate_fiford                  ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_tx_clock_gate_prbs                    ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_tx_clock_gate_sw_fifowr               ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_tx_ctrl_plane_bonding_compensation    ; dis_compensation                         ; String                                                                                                                                                                                                                               ;
; pcs8g_tx_ctrl_plane_bonding_consumption     ; individual                               ; String                                                                                                                                                                                                                               ;
; pcs8g_tx_ctrl_plane_bonding_distribution    ; not_master_chnl_distr                    ; String                                                                                                                                                                                                                               ;
; pcs8g_tx_data_selection_8b10b_encoder_input ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_tx_dynamic_clk_switch                 ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_tx_eightb_tenb_disp_ctrl              ; dis_disp_ctrl                            ; String                                                                                                                                                                                                                               ;
; pcs8g_tx_eightb_tenb_encoder                ; dis_8b10b                                ; String                                                                                                                                                                                                                               ;
; pcs8g_tx_force_echar                        ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_tx_force_kchar                        ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_tx_hip_mode                           ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_tx_pcfifo_urst                        ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_tx_pcs_bypass                         ; dis_pcs_bypass                           ; String                                                                                                                                                                                                                               ;
; pcs8g_tx_phase_compensation_fifo            ; low_latency                              ; String                                                                                                                                                                                                                               ;
; pcs8g_tx_phfifo_write_clk_sel               ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_tx_pma_dw                             ; twenty_bit                               ; String                                                                                                                                                                                                                               ;
; pcs8g_tx_polarity_inversion                 ; enable_polinv                            ; String                                                                                                                                                                                                                               ;
; pcs8g_tx_prbs_gen                           ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_tx_prot_mode                          ; basic                                    ; String                                                                                                                                                                                                                               ;
; pcs8g_tx_refclk_b_clk_sel                   ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_tx_revloop_back_rm                    ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_tx_sup_mode                           ; user_mode                                ; String                                                                                                                                                                                                                               ;
; pcs8g_tx_symbol_swap                        ; dis_symbol_swap                          ; String                                                                                                                                                                                                                               ;
; pcs8g_tx_test_mode                          ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_tx_tx_bitslip                         ; dis_tx_bitslip                           ; String                                                                                                                                                                                                                               ;
; pcs8g_tx_tx_compliance_controlled_disparity ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_tx_txclk_freerun                      ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_tx_txpcs_urst                         ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_tx_use_default_base_address           ; true                                     ; String                                                                                                                                                                                                                               ;
; pcs8g_tx_user_base_address                  ; 0                                        ; Signed Integer                                                                                                                                                                                                                       ;
; com_pcs_pma_if_auto_speed_ena               ; dis_auto_speed_ena                       ; String                                                                                                                                                                                                                               ;
; com_pcs_pma_if_force_freqdet                ; force_freqdet_dis                        ; String                                                                                                                                                                                                                               ;
; com_pcs_pma_if_func_mode                    ; eightg_only_pld                          ; String                                                                                                                                                                                                                               ;
; com_pcs_pma_if_pipe_if_g3pcs                ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; com_pcs_pma_if_pma_if_dft_en                ; dft_dis                                  ; String                                                                                                                                                                                                                               ;
; com_pcs_pma_if_pma_if_dft_val               ; dft_0                                    ; String                                                                                                                                                                                                                               ;
; com_pcs_pma_if_ppm_cnt_rst                  ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; com_pcs_pma_if_ppm_deassert_early           ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; com_pcs_pma_if_ppm_gen1_2_cnt               ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; com_pcs_pma_if_ppm_post_eidle_delay         ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; com_pcs_pma_if_ppmsel                       ; ppmsel_1000                              ; String                                                                                                                                                                                                                               ;
; com_pcs_pma_if_prot_mode                    ; other_protocols                          ; String                                                                                                                                                                                                                               ;
; com_pcs_pma_if_selectpcs                    ; eight_g_pcs                              ; String                                                                                                                                                                                                                               ;
; com_pcs_pma_if_sup_mode                     ; user_mode                                ; String                                                                                                                                                                                                                               ;
; com_pcs_pma_if_use_default_base_address     ; true                                     ; String                                                                                                                                                                                                                               ;
; com_pcs_pma_if_user_base_address            ; 0                                        ; Signed Integer                                                                                                                                                                                                                       ;
; com_pld_pcs_if_hip_enable                   ; hip_disable                              ; String                                                                                                                                                                                                                               ;
; com_pld_pcs_if_hrdrstctrl_en_cfg            ; hrst_dis_cfg                             ; String                                                                                                                                                                                                                               ;
; com_pld_pcs_if_hrdrstctrl_en_cfgusr         ; hrst_dis_cfgusr                          ; String                                                                                                                                                                                                                               ;
; com_pld_pcs_if_pld_side_data_source         ; pld                                      ; String                                                                                                                                                                                                                               ;
; com_pld_pcs_if_pld_side_reserved_source0    ; pld_res0                                 ; String                                                                                                                                                                                                                               ;
; com_pld_pcs_if_pld_side_reserved_source1    ; pld_res1                                 ; String                                                                                                                                                                                                                               ;
; com_pld_pcs_if_pld_side_reserved_source10   ; pld_res10                                ; String                                                                                                                                                                                                                               ;
; com_pld_pcs_if_pld_side_reserved_source11   ; pld_res11                                ; String                                                                                                                                                                                                                               ;
; com_pld_pcs_if_pld_side_reserved_source2    ; pld_res2                                 ; String                                                                                                                                                                                                                               ;
; com_pld_pcs_if_pld_side_reserved_source3    ; pld_res3                                 ; String                                                                                                                                                                                                                               ;
; com_pld_pcs_if_pld_side_reserved_source4    ; pld_res4                                 ; String                                                                                                                                                                                                                               ;
; com_pld_pcs_if_pld_side_reserved_source5    ; pld_res5                                 ; String                                                                                                                                                                                                                               ;
; com_pld_pcs_if_pld_side_reserved_source6    ; pld_res6                                 ; String                                                                                                                                                                                                                               ;
; com_pld_pcs_if_pld_side_reserved_source7    ; pld_res7                                 ; String                                                                                                                                                                                                                               ;
; com_pld_pcs_if_pld_side_reserved_source8    ; pld_res8                                 ; String                                                                                                                                                                                                                               ;
; com_pld_pcs_if_pld_side_reserved_source9    ; pld_res9                                 ; String                                                                                                                                                                                                                               ;
; com_pld_pcs_if_testbus_sel                  ; eight_g_pcs                              ; String                                                                                                                                                                                                                               ;
; com_pld_pcs_if_use_default_base_address     ; true                                     ; String                                                                                                                                                                                                                               ;
; com_pld_pcs_if_user_base_address            ; 0                                        ; Signed Integer                                                                                                                                                                                                                       ;
; com_pld_pcs_if_usrmode_sel4rst              ; usermode                                 ; String                                                                                                                                                                                                                               ;
; pipe12_ctrl_plane_bonding_consumption       ; individual                               ; String                                                                                                                                                                                                                               ;
; pipe12_elec_idle_delay_val                  ; 000                                      ; Unsigned Binary                                                                                                                                                                                                                      ;
; pipe12_elecidle_delay                       ; elec_idle_delay                          ; String                                                                                                                                                                                                                               ;
; pipe12_error_replace_pad                    ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pipe12_hip_mode                             ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pipe12_ind_error_reporting                  ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pipe12_phy_status_delay                     ; phystatus_delay                          ; String                                                                                                                                                                                                                               ;
; pipe12_phystatus_delay_val                  ; 000                                      ; Unsigned Binary                                                                                                                                                                                                                      ;
; pipe12_phystatus_rst_toggle                 ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pipe12_pipe_byte_de_serializer_en           ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pipe12_prot_mode                            ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pipe12_rpre_emph_a_val                      ; 000000                                   ; Unsigned Binary                                                                                                                                                                                                                      ;
; pipe12_rpre_emph_b_val                      ; 000000                                   ; Unsigned Binary                                                                                                                                                                                                                      ;
; pipe12_rpre_emph_c_val                      ; 000000                                   ; Unsigned Binary                                                                                                                                                                                                                      ;
; pipe12_rpre_emph_d_val                      ; 000000                                   ; Unsigned Binary                                                                                                                                                                                                                      ;
; pipe12_rpre_emph_e_val                      ; 000000                                   ; Unsigned Binary                                                                                                                                                                                                                      ;
; pipe12_rpre_emph_settings                   ; 000000                                   ; Unsigned Binary                                                                                                                                                                                                                      ;
; pipe12_rvod_sel_a_val                       ; 000000                                   ; Unsigned Binary                                                                                                                                                                                                                      ;
; pipe12_rvod_sel_b_val                       ; 000000                                   ; Unsigned Binary                                                                                                                                                                                                                      ;
; pipe12_rvod_sel_c_val                       ; 000000                                   ; Unsigned Binary                                                                                                                                                                                                                      ;
; pipe12_rvod_sel_d_val                       ; 000000                                   ; Unsigned Binary                                                                                                                                                                                                                      ;
; pipe12_rvod_sel_e_val                       ; 000000                                   ; Unsigned Binary                                                                                                                                                                                                                      ;
; pipe12_rvod_sel_settings                    ; 000000                                   ; Unsigned Binary                                                                                                                                                                                                                      ;
; pipe12_rx_pipe_enable                       ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pipe12_rxdetect_bypass                      ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pipe12_sup_mode                             ; user_mode                                ; String                                                                                                                                                                                                                               ;
; pipe12_tx_pipe_enable                       ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pipe12_txswing                              ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pipe12_use_default_base_address             ; true                                     ; String                                                                                                                                                                                                                               ;
; pipe12_user_base_address                    ; 0                                        ; Signed Integer                                                                                                                                                                                                                       ;
; rx_pcs_pma_if_clkslip_sel                   ; pld                                      ; String                                                                                                                                                                                                                               ;
; rx_pcs_pma_if_prot_mode                     ; other_protocols                          ; String                                                                                                                                                                                                                               ;
; rx_pcs_pma_if_selectpcs                     ; eight_g_pcs                              ; String                                                                                                                                                                                                                               ;
; rx_pcs_pma_if_use_default_base_address      ; true                                     ; String                                                                                                                                                                                                                               ;
; rx_pcs_pma_if_user_base_address             ; 0                                        ; Signed Integer                                                                                                                                                                                                                       ;
; rx_pld_pcs_if_is_8g_0ppm                    ; false                                    ; String                                                                                                                                                                                                                               ;
; rx_pld_pcs_if_pcs_side_block_sel            ; eight_g_pcs                              ; String                                                                                                                                                                                                                               ;
; rx_pld_pcs_if_pld_side_data_source          ; pld                                      ; String                                                                                                                                                                                                                               ;
; rx_pld_pcs_if_use_default_base_address      ; true                                     ; String                                                                                                                                                                                                                               ;
; rx_pld_pcs_if_user_base_address             ; 0                                        ; Signed Integer                                                                                                                                                                                                                       ;
; tx_pcs_pma_if_selectpcs                     ; eight_g_pcs                              ; String                                                                                                                                                                                                                               ;
; tx_pcs_pma_if_use_default_base_address      ; true                                     ; String                                                                                                                                                                                                                               ;
; tx_pcs_pma_if_user_base_address             ; 0                                        ; Signed Integer                                                                                                                                                                                                                       ;
; tx_pld_pcs_if_is_8g_0ppm                    ; false                                    ; String                                                                                                                                                                                                                               ;
; tx_pld_pcs_if_pld_side_data_source          ; pld                                      ; String                                                                                                                                                                                                                               ;
; tx_pld_pcs_if_use_default_base_address      ; true                                     ; String                                                                                                                                                                                                                               ;
; tx_pld_pcs_if_user_base_address             ; 0                                        ; Signed Integer                                                                                                                                                                                                                       ;
+---------------------------------------------+------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_rx_pld_pcs_interface_rbc:inst_av_hssi_rx_pld_pcs_interface ;
+--------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value       ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; avmm_group_channel_index ; 0           ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; is_8g_0ppm               ; false       ; String                                                                                                                                                                                                                                                                                                                                                  ;
; pcs_side_block_sel       ; eight_g_pcs ; String                                                                                                                                                                                                                                                                                                                                                  ;
; pld_side_data_source     ; pld         ; String                                                                                                                                                                                                                                                                                                                                                  ;
; use_default_base_address ; true        ; String                                                                                                                                                                                                                                                                                                                                                  ;
; user_base_address        ; 0           ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
+--------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_common_pcs_pma_interface_rbc:inst_av_hssi_common_pcs_pma_interface ;
+--------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value              ; Type                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; func_mode                ; eightg_only_pld    ; String                                                                                                                                                                                                                                                                                                                                                   ;
; prot_mode                ; other_protocols    ; String                                                                                                                                                                                                                                                                                                                                                   ;
; sup_mode                 ; user_mode          ; String                                                                                                                                                                                                                                                                                                                                                   ;
; avmm_group_channel_index ; 0                  ; Signed Integer                                                                                                                                                                                                                                                                                                                                           ;
; pma_if_dft_en            ; dft_dis            ; String                                                                                                                                                                                                                                                                                                                                                   ;
; pma_if_dft_val           ; dft_0              ; String                                                                                                                                                                                                                                                                                                                                                   ;
; use_default_base_address ; true               ; String                                                                                                                                                                                                                                                                                                                                                   ;
; user_base_address        ; 0                  ; Signed Integer                                                                                                                                                                                                                                                                                                                                           ;
; pipe_if_g3pcs            ; <auto_single>      ; String                                                                                                                                                                                                                                                                                                                                                   ;
; selectpcs                ; eight_g_pcs        ; String                                                                                                                                                                                                                                                                                                                                                   ;
; force_freqdet            ; force_freqdet_dis  ; String                                                                                                                                                                                                                                                                                                                                                   ;
; ppmsel                   ; ppmsel_1000        ; String                                                                                                                                                                                                                                                                                                                                                   ;
; auto_speed_ena           ; dis_auto_speed_ena ; String                                                                                                                                                                                                                                                                                                                                                   ;
; ppm_cnt_rst              ; <auto_single>      ; String                                                                                                                                                                                                                                                                                                                                                   ;
; ppm_gen1_2_cnt           ; <auto_single>      ; String                                                                                                                                                                                                                                                                                                                                                   ;
; ppm_post_eidle_delay     ; <auto_single>      ; String                                                                                                                                                                                                                                                                                                                                                   ;
; ppm_deassert_early       ; <auto_single>      ; String                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs ;
+---------------------------------+------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value                                    ; Type                                                                                                                                                                                                                                                                                          ;
+---------------------------------+------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; prot_mode                       ; basic                                    ; String                                                                                                                                                                                                                                                                                        ;
; sup_mode                        ; user_mode                                ; String                                                                                                                                                                                                                                                                                        ;
; avmm_group_channel_index        ; 0                                        ; Signed Integer                                                                                                                                                                                                                                                                                ;
; bo_pad                          ; 0000000000                               ; Unsigned Binary                                                                                                                                                                                                                                                                               ;
; bo_pattern                      ; 00000000000111111011                     ; Unsigned Binary                                                                                                                                                                                                                                                                               ;
; channel_number                  ; 0                                        ; Signed Integer                                                                                                                                                                                                                                                                                ;
; cid_pattern_len                 ; 00000000                                 ; Unsigned Binary                                                                                                                                                                                                                                                                               ;
; clkcmp_pattern_n                ; 00101111000101111100                     ; Unsigned Binary                                                                                                                                                                                                                                                                               ;
; clkcmp_pattern_p                ; 11010000111010000011                     ; Unsigned Binary                                                                                                                                                                                                                                                                               ;
; deskew_pattern                  ; 1101101000                               ; Unsigned Binary                                                                                                                                                                                                                                                                               ;
; fixed_pat_num                   ; 1111                                     ; Unsigned Binary                                                                                                                                                                                                                                                                               ;
; mask_cnt                        ; 1100100000                               ; Unsigned Binary                                                                                                                                                                                                                                                                               ;
; pma_done_count                  ; 000000000000000000                       ; Unsigned Binary                                                                                                                                                                                                                                                                               ;
; runlength_val                   ; 000100                                   ; Unsigned Binary                                                                                                                                                                                                                                                                               ;
; use_default_base_address        ; true                                     ; String                                                                                                                                                                                                                                                                                        ;
; user_base_address               ; 0                                        ; Signed Integer                                                                                                                                                                                                                                                                                ;
; wa_clk_slip_spacing_data        ; 0000010000                               ; Unsigned Binary                                                                                                                                                                                                                                                                               ;
; wa_pd_data                      ; 0000000000000000000011111001111111111010 ; Unsigned Binary                                                                                                                                                                                                                                                                               ;
; wa_renumber_data                ; 0000001                                  ; Unsigned Binary                                                                                                                                                                                                                                                                               ;
; wa_rgnumber_data                ; 00000001                                 ; Unsigned Binary                                                                                                                                                                                                                                                                               ;
; wa_rknumber_data                ; 00001010                                 ; Unsigned Binary                                                                                                                                                                                                                                                                               ;
; wa_rosnumber_data               ; 00                                       ; Unsigned Binary                                                                                                                                                                                                                                                                               ;
; wa_rvnumber_data                ; 0000000000000                            ; Unsigned Binary                                                                                                                                                                                                                                                                               ;
; wait_cnt                        ; 00000000                                 ; Unsigned Binary                                                                                                                                                                                                                                                                               ;
; test_mode                       ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
; hip_mode                        ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
; pcs_bypass                      ; dis_pcs_bypass                           ; String                                                                                                                                                                                                                                                                                        ;
; pma_dw                          ; twenty_bit                               ; String                                                                                                                                                                                                                                                                                        ;
; pipe_if_enable                  ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
; prbs_ver                        ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
; wa_boundary_lock_ctrl           ; auto_align_pld_ctrl                      ; String                                                                                                                                                                                                                                                                                        ;
; wa_pld_controlled               ; rising_edge_sensitive_dw                 ; String                                                                                                                                                                                                                                                                                        ;
; wa_pd_polarity                  ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
; wa_pd                           ; wa_pd_20                                 ; String                                                                                                                                                                                                                                                                                        ;
; wa_sync_sm_ctrl                 ; gige_sync_sm                             ; String                                                                                                                                                                                                                                                                                        ;
; wa_kchar                        ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
; fixed_pat_det                   ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
; ibm_invalid_code                ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
; force_signal_detect             ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
; wa_det_latency_sync_status_beh  ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
; wa_clk_slip_spacing             ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
; eightb_tenb_decoder             ; dis_8b10b                                ; String                                                                                                                                                                                                                                                                                        ;
; wa_disp_err_flag                ; dis_disp_err_flag                        ; String                                                                                                                                                                                                                                                                                        ;
; polarity_inversion              ; en_pol_inv                               ; String                                                                                                                                                                                                                                                                                        ;
; bit_reversal                    ; en_bit_reversal                          ; String                                                                                                                                                                                                                                                                                        ;
; symbol_swap                     ; en_symbol_swap                           ; String                                                                                                                                                                                                                                                                                        ;
; runlength_check                 ; en_runlength_dw                          ; String                                                                                                                                                                                                                                                                                        ;
; ctrl_plane_bonding_consumption  ; individual                               ; String                                                                                                                                                                                                                                                                                        ;
; deskew                          ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
; deskew_prog_pattern_only        ; dis_deskew_prog_pat_only                 ; String                                                                                                                                                                                                                                                                                        ;
; rate_match                      ; dis_rm                                   ; String                                                                                                                                                                                                                                                                                        ;
; err_flags_sel                   ; <auto_any>                               ; String                                                                                                                                                                                                                                                                                        ;
; polinv_8b10b_dec                ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
; eightbtenb_decoder_output_sel   ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
; invalid_code_flag_only          ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
; auto_error_replacement          ; <auto_any>                               ; String                                                                                                                                                                                                                                                                                        ;
; pad_or_edb_error_replace        ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
; byte_deserializer               ; en_bds_by_2                              ; String                                                                                                                                                                                                                                                                                        ;
; byte_order                      ; dis_bo                                   ; String                                                                                                                                                                                                                                                                                        ;
; dw_one_or_two_symbol_bo         ; donot_care_one_two_bo                    ; String                                                                                                                                                                                                                                                                                        ;
; re_bo_on_wa                     ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
; phase_compensation_fifo         ; low_latency                              ; String                                                                                                                                                                                                                                                                                        ;
; tx_rx_parallel_loopback         ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
; prbs_ver_clr_flag               ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
; cid_pattern                     ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
; bist_ver                        ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
; bist_ver_clr_flag               ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
; cdr_ctrl                        ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
; cdr_ctrl_rxvalid_mask           ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
; auto_speed_nego                 ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
; eidle_entry_iei                 ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
; eidle_entry_sd                  ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
; eidle_entry_eios                ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
; ctrl_plane_bonding_distribution ; not_master_chnl_distr                    ; String                                                                                                                                                                                                                                                                                        ;
; ctrl_plane_bonding_compensation ; dis_compensation                         ; String                                                                                                                                                                                                                                                                                        ;
; bypass_pipeline_reg             ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
; rx_refclk                       ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
; rx_rcvd_clk                     ; rcvd_clk_rcvd_clk                        ; String                                                                                                                                                                                                                                                                                        ;
; agg_block_sel                   ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
; rx_clk1                         ; rcvd_clk_clk1                            ; String                                                                                                                                                                                                                                                                                        ;
; rx_clk2                         ; rcvd_clk_clk2                            ; String                                                                                                                                                                                                                                                                                        ;
; rx_wr_clk                       ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
; rx_rd_clk                       ; pld_rx_clk                               ; String                                                                                                                                                                                                                                                                                        ;
; clock_gate_bist                 ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
; clock_gate_sw_wa                ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
; clock_gate_dw_wa                ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
; clock_gate_sw_dskw_wr           ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
; clock_gate_dw_dskw_wr           ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
; clock_gate_prbs                 ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
; clock_gate_cdr_eidle            ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
; clock_gate_dskw_rd              ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
; clock_gate_sw_rm_wr             ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
; clock_gate_sw_rm_rd             ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
; clock_gate_dw_rm_rd             ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
; clock_gate_dw_rm_wr             ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
; clock_gate_bds_dec_asn          ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
; clock_gate_byteorder            ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
; clock_gate_sw_pc_wrclk          ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
; clock_gate_dw_pc_wrclk          ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
; clock_gate_pc_rdclk             ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
; rx_pcs_urst                     ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
; rx_clk_free_running             ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
; comp_fifo_rst_pld_ctrl          ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
; pc_fifo_rst_pld_ctrl            ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
; test_bus_sel                    ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
+---------------------------------+------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface ;
+--------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value       ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; avmm_group_channel_index ; 0           ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; selectpcs                ; eight_g_pcs ; String                                                                                                                                                                                                                                                                                                                                                  ;
; use_default_base_address ; true        ; String                                                                                                                                                                                                                                                                                                                                                  ;
; user_base_address        ; 0           ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
+--------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_rx_pcs_pma_interface_rbc:inst_av_hssi_rx_pcs_pma_interface ;
+--------------------------+-----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value           ; Type                                                                                                                                                                                                                                                                                                                                                ;
+--------------------------+-----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; prot_mode                ; other_protocols ; String                                                                                                                                                                                                                                                                                                                                              ;
; avmm_group_channel_index ; 0               ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
; selectpcs                ; eight_g_pcs     ; String                                                                                                                                                                                                                                                                                                                                              ;
; use_default_base_address ; true            ; String                                                                                                                                                                                                                                                                                                                                              ;
; user_base_address        ; 0               ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
; clkslip_sel              ; pld             ; String                                                                                                                                                                                                                                                                                                                                              ;
+--------------------------+-----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs ;
+------------------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                 ; Type                                                                                                                                                                                                                                                                                                          ;
+------------------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; prot_mode                          ; basic                 ; String                                                                                                                                                                                                                                                                                                        ;
; sup_mode                           ; user_mode             ; String                                                                                                                                                                                                                                                                                                        ;
; avmm_group_channel_index           ; 0                     ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; channel_number                     ; 0                     ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; cid_pattern_len                    ; 00000000              ; Unsigned Binary                                                                                                                                                                                                                                                                                               ;
; use_default_base_address           ; true                  ; String                                                                                                                                                                                                                                                                                                        ;
; user_base_address                  ; 0                     ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; test_mode                          ; <auto_single>         ; String                                                                                                                                                                                                                                                                                                        ;
; hip_mode                           ; <auto_single>         ; String                                                                                                                                                                                                                                                                                                        ;
; pma_dw                             ; twenty_bit            ; String                                                                                                                                                                                                                                                                                                        ;
; pcs_bypass                         ; dis_pcs_bypass        ; String                                                                                                                                                                                                                                                                                                        ;
; phase_compensation_fifo            ; low_latency           ; String                                                                                                                                                                                                                                                                                                        ;
; tx_compliance_controlled_disparity ; <auto_single>         ; String                                                                                                                                                                                                                                                                                                        ;
; force_kchar                        ; <auto_single>         ; String                                                                                                                                                                                                                                                                                                        ;
; force_echar                        ; <auto_single>         ; String                                                                                                                                                                                                                                                                                                        ;
; byte_serializer                    ; en_bs_by_2            ; String                                                                                                                                                                                                                                                                                                        ;
; data_selection_8b10b_encoder_input ; <auto_single>         ; String                                                                                                                                                                                                                                                                                                        ;
; eightb_tenb_disp_ctrl              ; dis_disp_ctrl         ; String                                                                                                                                                                                                                                                                                                        ;
; eightb_tenb_encoder                ; dis_8b10b             ; String                                                                                                                                                                                                                                                                                                        ;
; prbs_gen                           ; <auto_single>         ; String                                                                                                                                                                                                                                                                                                        ;
; cid_pattern                        ; <auto_single>         ; String                                                                                                                                                                                                                                                                                                        ;
; bist_gen                           ; <auto_single>         ; String                                                                                                                                                                                                                                                                                                        ;
; bit_reversal                       ; dis_bit_reversal      ; String                                                                                                                                                                                                                                                                                                        ;
; symbol_swap                        ; dis_symbol_swap       ; String                                                                                                                                                                                                                                                                                                        ;
; polarity_inversion                 ; enable_polinv         ; String                                                                                                                                                                                                                                                                                                        ;
; tx_bitslip                         ; dis_tx_bitslip        ; String                                                                                                                                                                                                                                                                                                        ;
; ctrl_plane_bonding_consumption     ; individual            ; String                                                                                                                                                                                                                                                                                                        ;
; agg_block_sel                      ; <auto_single>         ; String                                                                                                                                                                                                                                                                                                        ;
; ctrl_plane_bonding_distribution    ; not_master_chnl_distr ; String                                                                                                                                                                                                                                                                                                        ;
; ctrl_plane_bonding_compensation    ; dis_compensation      ; String                                                                                                                                                                                                                                                                                                        ;
; bypass_pipeline_reg                ; <auto_single>         ; String                                                                                                                                                                                                                                                                                                        ;
; clock_gate_bs_enc                  ; <auto_single>         ; String                                                                                                                                                                                                                                                                                                        ;
; clock_gate_prbs                    ; <auto_single>         ; String                                                                                                                                                                                                                                                                                                        ;
; clock_gate_bist                    ; <auto_single>         ; String                                                                                                                                                                                                                                                                                                        ;
; clock_gate_sw_fifowr               ; <auto_single>         ; String                                                                                                                                                                                                                                                                                                        ;
; clock_gate_dw_fifowr               ; <auto_single>         ; String                                                                                                                                                                                                                                                                                                        ;
; clock_gate_fiford                  ; <auto_single>         ; String                                                                                                                                                                                                                                                                                                        ;
; revloop_back_rm                    ; <auto_single>         ; String                                                                                                                                                                                                                                                                                                        ;
; phfifo_write_clk_sel               ; <auto_single>         ; String                                                                                                                                                                                                                                                                                                        ;
; refclk_b_clk_sel                   ; <auto_single>         ; String                                                                                                                                                                                                                                                                                                        ;
; dynamic_clk_switch                 ; <auto_single>         ; String                                                                                                                                                                                                                                                                                                        ;
; auto_speed_nego_gen2               ; <auto_single>         ; String                                                                                                                                                                                                                                                                                                        ;
; txclk_freerun                      ; <auto_single>         ; String                                                                                                                                                                                                                                                                                                        ;
; pcfifo_urst                        ; <auto_single>         ; String                                                                                                                                                                                                                                                                                                        ;
; txpcs_urst                         ; <auto_single>         ; String                                                                                                                                                                                                                                                                                                        ;
+------------------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface ;
+----------------------------+-----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value           ; Type                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------+-----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; avmm_group_channel_index   ; 0               ; Signed Integer                                                                                                                                                                                                                                                                                                                                            ;
; hip_enable                 ; hip_disable     ; String                                                                                                                                                                                                                                                                                                                                                    ;
; hrdrstctrl_en_cfg          ; hrst_dis_cfg    ; String                                                                                                                                                                                                                                                                                                                                                    ;
; hrdrstctrl_en_cfgusr       ; hrst_dis_cfgusr ; String                                                                                                                                                                                                                                                                                                                                                    ;
; pld_side_data_source       ; pld             ; String                                                                                                                                                                                                                                                                                                                                                    ;
; pld_side_reserved_source0  ; pld_res0        ; String                                                                                                                                                                                                                                                                                                                                                    ;
; pld_side_reserved_source1  ; pld_res1        ; String                                                                                                                                                                                                                                                                                                                                                    ;
; pld_side_reserved_source10 ; pld_res10       ; String                                                                                                                                                                                                                                                                                                                                                    ;
; pld_side_reserved_source11 ; pld_res11       ; String                                                                                                                                                                                                                                                                                                                                                    ;
; pld_side_reserved_source2  ; pld_res2        ; String                                                                                                                                                                                                                                                                                                                                                    ;
; pld_side_reserved_source3  ; pld_res3        ; String                                                                                                                                                                                                                                                                                                                                                    ;
; pld_side_reserved_source4  ; pld_res4        ; String                                                                                                                                                                                                                                                                                                                                                    ;
; pld_side_reserved_source5  ; pld_res5        ; String                                                                                                                                                                                                                                                                                                                                                    ;
; pld_side_reserved_source6  ; pld_res6        ; String                                                                                                                                                                                                                                                                                                                                                    ;
; pld_side_reserved_source7  ; pld_res7        ; String                                                                                                                                                                                                                                                                                                                                                    ;
; pld_side_reserved_source8  ; pld_res8        ; String                                                                                                                                                                                                                                                                                                                                                    ;
; pld_side_reserved_source9  ; pld_res9        ; String                                                                                                                                                                                                                                                                                                                                                    ;
; testbus_sel                ; eight_g_pcs     ; String                                                                                                                                                                                                                                                                                                                                                    ;
; use_default_base_address   ; true            ; String                                                                                                                                                                                                                                                                                                                                                    ;
; user_base_address          ; 0               ; Signed Integer                                                                                                                                                                                                                                                                                                                                            ;
; usrmode_sel4rst            ; usermode        ; String                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------------+-----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface ;
+--------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value ; Type                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; avmm_group_channel_index ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; is_8g_0ppm               ; false ; String                                                                                                                                                                                                                                                                                                                                                        ;
; pld_side_data_source     ; pld   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; use_default_base_address ; true  ; String                                                                                                                                                                                                                                                                                                                                                        ;
; user_base_address        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
+--------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; bonded_lanes        ; 1     ; Signed Integer                                                                                                                                                                                                                                                               ;
; bonding_master_ch   ; 0     ; Signed Integer                                                                                                                                                                                                                                                               ;
; bonding_master_only ; -1    ; String                                                                                                                                                                                                                                                                       ;
; pma_reserved_ch     ; -1    ; String                                                                                                                                                                                                                                                                       ;
; rx_enable           ; 1     ; Signed Integer                                                                                                                                                                                                                                                               ;
; tx_enable           ; 1     ; Signed Integer                                                                                                                                                                                                                                                               ;
; enable_8g_tx        ; true  ; String                                                                                                                                                                                                                                                                       ;
; enable_8g_rx        ; true  ; String                                                                                                                                                                                                                                                                       ;
; request_dcd         ; 1     ; Signed Integer                                                                                                                                                                                                                                                               ;
; request_vrc         ; 0     ; Signed Integer                                                                                                                                                                                                                                                               ;
; request_offset      ; 1     ; Signed Integer                                                                                                                                                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|av_reconfig_bundle_to_xcvr:avmm_interface_insts[0].av_reconfig_bundle_to_xcvr_inst ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; native_ifs     ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pll_type       ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                   ;
; rx_enable      ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                   ;
; tx_enable      ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                   ;
; request_dcd    ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                   ;
; request_vrc    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                   ;
; request_offset ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst|alt_xcvr_resync:gen_status_reg_tx.alt_xcvr_resync_inst ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNC_CHAIN_LENGTH ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                       ;
; WIDTH             ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                       ;
; SLOW_CLOCK        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                       ;
; INIT_VALUE        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst|alt_xcvr_resync:gen_status_reg_rx.alt_xcvr_resync_inst ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNC_CHAIN_LENGTH ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                       ;
; WIDTH             ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                       ;
; SLOW_CLOCK        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                       ;
; INIT_VALUE        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls ;
+--------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value                                                            ; Type                                                                                                                                                       ;
+--------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; plls                                 ; 1                                                                ; Signed Integer                                                                                                                                             ;
; pll_type                             ; CMU                                                              ; String                                                                                                                                                     ;
; pll_reconfig                         ; 0                                                                ; Signed Integer                                                                                                                                             ;
; pll_sel                              ; 0                                                                ; Signed Integer                                                                                                                                             ;
; refclks                              ; 1                                                                ; Signed Integer                                                                                                                                             ;
; reference_clock_frequency            ; 156.25 MHz                                                       ; String                                                                                                                                                     ;
; reference_clock_select               ; 0                                                                ; String                                                                                                                                                     ;
; output_clock_datarate                ; 6250 Mbps                                                        ; String                                                                                                                                                     ;
; output_clock_frequency               ; 0 ps                                                             ; String                                                                                                                                                     ;
; feedback_clk                         ; internal                                                         ; String                                                                                                                                                     ;
; tx_clk_div                           ; 0000000000000000000000000000000000000000000000000000000000000001 ; Signed Binary                                                                                                                                              ;
; data_rate                            ; 6250Mbps                                                         ; String                                                                                                                                                     ;
; mode                                 ; 20                                                               ; Signed Integer                                                                                                                                             ;
; sim_additional_refclk_cycles_to_lock ; 0                                                                ; Signed Integer                                                                                                                                             ;
; duty_cycle                           ; 50                                                               ; Signed Integer                                                                                                                                             ;
; phase_shift                          ; 0 ps                                                             ; String                                                                                                                                                     ;
; enable_hclk                          ; 0                                                                ; Signed Integer                                                                                                                                             ;
; enable_avmm                          ; 1                                                                ; Signed Integer                                                                                                                                             ;
; use_generic_pll                      ; 0                                                                ; Signed Integer                                                                                                                                             ;
; enable_mux                           ; 1                                                                ; Signed Integer                                                                                                                                             ;
; pll_external_enable                  ; 0                                                                ; Signed Integer                                                                                                                                             ;
; enable_master_cgb                    ; 0                                                                ; Signed Integer                                                                                                                                             ;
+--------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls|av_reconfig_bundle_to_xcvr:pll[0].avmm.av_reconfig_bundle_to_xcvr_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; native_ifs     ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls|av_xcvr_avmm_csr:pll[0].avmm.av_xcvr_avmm_csr_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pll_type       ; 01    ; Unsigned Binary                                                                                                                                                                                                                                                                                ;
; rx_enable      ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; tx_enable      ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; request_dcd    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; request_vrc    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; request_offset ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls|av_xcvr_avmm_csr:pll[0].avmm.av_xcvr_avmm_csr_inst|alt_xcvr_resync:gen_status_reg_pll.alt_xcvr_resync_inst ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                                ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNC_CHAIN_LENGTH ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
; WIDTH             ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
; SLOW_CLOCK        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
; INIT_VALUE        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst ;
+---------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                              ; Value                                                            ; Type                                                                                                                                                       ;
+---------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; device_family                               ; Arria V                                                          ; String                                                                                                                                                     ;
; rx_enable                                   ; 1                                                                ; Signed Integer                                                                                                                                             ;
; tx_enable                                   ; 1                                                                ; Signed Integer                                                                                                                                             ;
; bonding_master_ch                           ; 0                                                                ; Signed Integer                                                                                                                                             ;
; pma_bonding_master                          ; 0                                                                ; String                                                                                                                                                     ;
; bonding_master_only                         ; -1                                                               ; String                                                                                                                                                     ;
; channel_number                              ; 0                                                                ; Signed Integer                                                                                                                                             ;
; plls                                        ; 1                                                                ; Signed Integer                                                                                                                                             ;
; pll_sel                                     ; 0                                                                ; Signed Integer                                                                                                                                             ;
; pma_prot_mode                               ; basic                                                            ; String                                                                                                                                                     ;
; pma_mode                                    ; 20                                                               ; Signed Integer                                                                                                                                             ;
; base_data_rate                              ; 6250 Mbps                                                        ; String                                                                                                                                                     ;
; pma_data_rate                               ; 6250Mbps                                                         ; String                                                                                                                                                     ;
; cdr_reconfig                                ; 0                                                                ; Signed Integer                                                                                                                                             ;
; cdr_reference_clock_frequency               ; 156.25 MHz                                                       ; String                                                                                                                                                     ;
; cdr_refclk_cnt                              ; 1                                                                ; Signed Integer                                                                                                                                             ;
; cdr_refclk_sel                              ; 0                                                                ; Signed Integer                                                                                                                                             ;
; deser_enable_bit_slip                       ; false                                                            ; String                                                                                                                                                     ;
; auto_negotiation                            ; <auto_single>                                                    ; String                                                                                                                                                     ;
; tx_clk_div                                  ; 0000000000000000000000000000000000000000000000000000000000000001 ; Signed Binary                                                                                                                                              ;
; pcie_rst                                    ; normal_reset                                                     ; String                                                                                                                                                     ;
; fref_vco_bypass                             ; NORMAL_OPERATION                                                 ; String                                                                                                                                                     ;
; sd_on                                       ; 16                                                               ; Signed Integer                                                                                                                                             ;
; pdb_sd                                      ; true                                                             ; String                                                                                                                                                     ;
; pma_bonding_mode                            ; x1                                                               ; String                                                                                                                                                     ;
; external_master_cgb                         ; 0                                                                ; Signed Integer                                                                                                                                             ;
; enable_8g_rx                                ; true                                                             ; String                                                                                                                                                     ;
; enable_8g_tx                                ; true                                                             ; String                                                                                                                                                     ;
; enable_dyn_reconfig                         ; false                                                            ; String                                                                                                                                                     ;
; enable_gen12_pipe                           ; false                                                            ; String                                                                                                                                                     ;
; enable_pma_direct_rx                        ; false                                                            ; String                                                                                                                                                     ;
; enable_pma_direct_tx                        ; false                                                            ; String                                                                                                                                                     ;
; pcs8g_rx_agg_block_sel                      ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_auto_error_replacement             ; <auto_any>                                                       ; String                                                                                                                                                     ;
; pcs8g_rx_auto_speed_nego                    ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_bist_ver                           ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_bist_ver_clr_flag                  ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_bit_reversal                       ; en_bit_reversal                                                  ; String                                                                                                                                                     ;
; pcs8g_rx_bo_pad                             ; 0000000000                                                       ; Unsigned Binary                                                                                                                                            ;
; pcs8g_rx_bo_pattern                         ; 00000000000111111011                                             ; Unsigned Binary                                                                                                                                            ;
; pcs8g_rx_bypass_pipeline_reg                ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_byte_deserializer                  ; en_bds_by_2                                                      ; String                                                                                                                                                     ;
; pcs8g_rx_byte_order                         ; dis_bo                                                           ; String                                                                                                                                                     ;
; pcs8g_rx_cdr_ctrl                           ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_cdr_ctrl_rxvalid_mask              ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_cid_pattern                        ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_cid_pattern_len                    ; 00000000                                                         ; Unsigned Binary                                                                                                                                            ;
; pcs8g_rx_clkcmp_pattern_n                   ; 00101111000101111100                                             ; Unsigned Binary                                                                                                                                            ;
; pcs8g_rx_clkcmp_pattern_p                   ; 11010000111010000011                                             ; Unsigned Binary                                                                                                                                            ;
; pcs8g_rx_clock_gate_bds_dec_asn             ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_clock_gate_bist                    ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_clock_gate_byteorder               ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_clock_gate_cdr_eidle               ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_clock_gate_dskw_rd                 ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_clock_gate_dw_dskw_wr              ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_clock_gate_dw_pc_wrclk             ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_clock_gate_dw_rm_rd                ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_clock_gate_dw_rm_wr                ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_clock_gate_dw_wa                   ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_clock_gate_pc_rdclk                ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_clock_gate_prbs                    ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_clock_gate_sw_dskw_wr              ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_clock_gate_sw_pc_wrclk             ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_clock_gate_sw_rm_rd                ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_clock_gate_sw_rm_wr                ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_clock_gate_sw_wa                   ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_comp_fifo_rst_pld_ctrl             ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_deskew                             ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_deskew_pattern                     ; 1101101000                                                       ; Unsigned Binary                                                                                                                                            ;
; pcs8g_rx_deskew_prog_pattern_only           ; dis_deskew_prog_pat_only                                         ; String                                                                                                                                                     ;
; pcs8g_rx_dw_one_or_two_symbol_bo            ; donot_care_one_two_bo                                            ; String                                                                                                                                                     ;
; pcs8g_rx_eidle_entry_eios                   ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_eidle_entry_iei                    ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_eidle_entry_sd                     ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_eightb_tenb_decoder                ; dis_8b10b                                                        ; String                                                                                                                                                     ;
; pcs8g_rx_eightbtenb_decoder_output_sel      ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_err_flags_sel                      ; <auto_any>                                                       ; String                                                                                                                                                     ;
; pcs8g_rx_fixed_pat_det                      ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_fixed_pat_num                      ; 1111                                                             ; Unsigned Binary                                                                                                                                            ;
; pcs8g_rx_force_signal_detect                ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_hip_mode                           ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_ibm_invalid_code                   ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_invalid_code_flag_only             ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_mask_cnt                           ; 1100100000                                                       ; Unsigned Binary                                                                                                                                            ;
; pcs8g_rx_pad_or_edb_error_replace           ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_pc_fifo_rst_pld_ctrl               ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_pcs_bypass                         ; dis_pcs_bypass                                                   ; String                                                                                                                                                     ;
; pcs8g_rx_phase_compensation_fifo            ; low_latency                                                      ; String                                                                                                                                                     ;
; pcs8g_rx_pipe_if_enable                     ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_pma_done_count                     ; 000000000000000000                                               ; Unsigned Binary                                                                                                                                            ;
; pcs8g_rx_pma_dw                             ; twenty_bit                                                       ; String                                                                                                                                                     ;
; pcs8g_rx_polarity_inversion                 ; en_pol_inv                                                       ; String                                                                                                                                                     ;
; pcs8g_rx_polinv_8b10b_dec                   ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_prbs_ver                           ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_prbs_ver_clr_flag                  ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_prot_mode                          ; basic                                                            ; String                                                                                                                                                     ;
; pcs8g_rx_rate_match                         ; dis_rm                                                           ; String                                                                                                                                                     ;
; pcs8g_rx_re_bo_on_wa                        ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_runlength_check                    ; en_runlength_dw                                                  ; String                                                                                                                                                     ;
; pcs8g_rx_runlength_val                      ; 000100                                                           ; Unsigned Binary                                                                                                                                            ;
; pcs8g_rx_rx_clk1                            ; rcvd_clk_clk1                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_rx_clk2                            ; rcvd_clk_clk2                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_rx_clk_free_running                ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_rx_pcs_urst                        ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_rx_rcvd_clk                        ; rcvd_clk_rcvd_clk                                                ; String                                                                                                                                                     ;
; pcs8g_rx_rx_rd_clk                          ; pld_rx_clk                                                       ; String                                                                                                                                                     ;
; pcs8g_rx_rx_refclk                          ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_rx_wr_clk                          ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_sup_mode                           ; user_mode                                                        ; String                                                                                                                                                     ;
; pcs8g_rx_symbol_swap                        ; en_symbol_swap                                                   ; String                                                                                                                                                     ;
; pcs8g_rx_test_bus_sel                       ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_test_mode                          ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_tx_rx_parallel_loopback            ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_use_default_base_address           ; true                                                             ; String                                                                                                                                                     ;
; pcs8g_rx_user_base_address                  ; 0                                                                ; Signed Integer                                                                                                                                             ;
; pcs8g_rx_wa_boundary_lock_ctrl              ; auto_align_pld_ctrl                                              ; String                                                                                                                                                     ;
; pcs8g_rx_wa_clk_slip_spacing                ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_wa_clk_slip_spacing_data           ; 0000010000                                                       ; Unsigned Binary                                                                                                                                            ;
; pcs8g_rx_wa_det_latency_sync_status_beh     ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_wa_disp_err_flag                   ; dis_disp_err_flag                                                ; String                                                                                                                                                     ;
; pcs8g_rx_wa_kchar                           ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_wa_pd                              ; wa_pd_20                                                         ; String                                                                                                                                                     ;
; pcs8g_rx_wa_pd_data                         ; 0000000000000000000011111001111111111010                         ; Unsigned Binary                                                                                                                                            ;
; pcs8g_rx_wa_pd_polarity                     ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_rx_wa_pld_controlled                  ; rising_edge_sensitive_dw                                         ; String                                                                                                                                                     ;
; pcs8g_rx_wa_renumber_data                   ; 0000001                                                          ; Unsigned Binary                                                                                                                                            ;
; pcs8g_rx_wa_rgnumber_data                   ; 00000001                                                         ; Unsigned Binary                                                                                                                                            ;
; pcs8g_rx_wa_rknumber_data                   ; 00001010                                                         ; Unsigned Binary                                                                                                                                            ;
; pcs8g_rx_wa_rosnumber_data                  ; 00                                                               ; Unsigned Binary                                                                                                                                            ;
; pcs8g_rx_wa_rvnumber_data                   ; 0000000000000                                                    ; Unsigned Binary                                                                                                                                            ;
; pcs8g_rx_wa_sync_sm_ctrl                    ; gige_sync_sm                                                     ; String                                                                                                                                                     ;
; pcs8g_rx_wait_cnt                           ; 00000000                                                         ; Unsigned Binary                                                                                                                                            ;
; pcs8g_tx_agg_block_sel                      ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_tx_auto_speed_nego_gen2               ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_tx_bist_gen                           ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_tx_bit_reversal                       ; dis_bit_reversal                                                 ; String                                                                                                                                                     ;
; pcs8g_tx_bypass_pipeline_reg                ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_tx_byte_serializer                    ; en_bs_by_2                                                       ; String                                                                                                                                                     ;
; pcs8g_tx_cid_pattern                        ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_tx_cid_pattern_len                    ; 00000000                                                         ; Unsigned Binary                                                                                                                                            ;
; pcs8g_tx_clock_gate_bist                    ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_tx_clock_gate_bs_enc                  ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_tx_clock_gate_dw_fifowr               ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_tx_clock_gate_fiford                  ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_tx_clock_gate_prbs                    ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_tx_clock_gate_sw_fifowr               ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_tx_data_selection_8b10b_encoder_input ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_tx_dynamic_clk_switch                 ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_tx_eightb_tenb_disp_ctrl              ; dis_disp_ctrl                                                    ; String                                                                                                                                                     ;
; pcs8g_tx_eightb_tenb_encoder                ; dis_8b10b                                                        ; String                                                                                                                                                     ;
; pcs8g_tx_force_echar                        ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_tx_force_kchar                        ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_tx_hip_mode                           ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_tx_pcfifo_urst                        ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_tx_pcs_bypass                         ; dis_pcs_bypass                                                   ; String                                                                                                                                                     ;
; pcs8g_tx_phase_compensation_fifo            ; low_latency                                                      ; String                                                                                                                                                     ;
; pcs8g_tx_phfifo_write_clk_sel               ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_tx_pma_dw                             ; twenty_bit                                                       ; String                                                                                                                                                     ;
; pcs8g_tx_polarity_inversion                 ; enable_polinv                                                    ; String                                                                                                                                                     ;
; pcs8g_tx_prbs_gen                           ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_tx_prot_mode                          ; basic                                                            ; String                                                                                                                                                     ;
; pcs8g_tx_refclk_b_clk_sel                   ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_tx_revloop_back_rm                    ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_tx_sup_mode                           ; user_mode                                                        ; String                                                                                                                                                     ;
; pcs8g_tx_symbol_swap                        ; dis_symbol_swap                                                  ; String                                                                                                                                                     ;
; pcs8g_tx_test_mode                          ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_tx_tx_bitslip                         ; dis_tx_bitslip                                                   ; String                                                                                                                                                     ;
; pcs8g_tx_tx_compliance_controlled_disparity ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_tx_txclk_freerun                      ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_tx_txpcs_urst                         ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pcs8g_tx_use_default_base_address           ; true                                                             ; String                                                                                                                                                     ;
; pcs8g_tx_user_base_address                  ; 0                                                                ; Signed Integer                                                                                                                                             ;
; com_pcs_pma_if_auto_speed_ena               ; dis_auto_speed_ena                                               ; String                                                                                                                                                     ;
; com_pcs_pma_if_force_freqdet                ; force_freqdet_dis                                                ; String                                                                                                                                                     ;
; com_pcs_pma_if_func_mode                    ; eightg_only_pld                                                  ; String                                                                                                                                                     ;
; com_pcs_pma_if_pipe_if_g3pcs                ; <auto_single>                                                    ; String                                                                                                                                                     ;
; com_pcs_pma_if_pma_if_dft_en                ; dft_dis                                                          ; String                                                                                                                                                     ;
; com_pcs_pma_if_pma_if_dft_val               ; dft_0                                                            ; String                                                                                                                                                     ;
; com_pcs_pma_if_ppm_cnt_rst                  ; <auto_single>                                                    ; String                                                                                                                                                     ;
; com_pcs_pma_if_ppm_deassert_early           ; <auto_single>                                                    ; String                                                                                                                                                     ;
; com_pcs_pma_if_ppm_gen1_2_cnt               ; <auto_single>                                                    ; String                                                                                                                                                     ;
; com_pcs_pma_if_ppm_post_eidle_delay         ; <auto_single>                                                    ; String                                                                                                                                                     ;
; com_pcs_pma_if_ppmsel                       ; ppmsel_1000                                                      ; String                                                                                                                                                     ;
; com_pcs_pma_if_prot_mode                    ; other_protocols                                                  ; String                                                                                                                                                     ;
; com_pcs_pma_if_selectpcs                    ; eight_g_pcs                                                      ; String                                                                                                                                                     ;
; com_pcs_pma_if_sup_mode                     ; user_mode                                                        ; String                                                                                                                                                     ;
; com_pcs_pma_if_use_default_base_address     ; true                                                             ; String                                                                                                                                                     ;
; com_pcs_pma_if_user_base_address            ; 0                                                                ; Signed Integer                                                                                                                                             ;
; com_pld_pcs_if_hip_enable                   ; hip_disable                                                      ; String                                                                                                                                                     ;
; com_pld_pcs_if_hrdrstctrl_en_cfg            ; hrst_dis_cfg                                                     ; String                                                                                                                                                     ;
; com_pld_pcs_if_hrdrstctrl_en_cfgusr         ; hrst_dis_cfgusr                                                  ; String                                                                                                                                                     ;
; com_pld_pcs_if_pld_side_data_source         ; pld                                                              ; String                                                                                                                                                     ;
; com_pld_pcs_if_pld_side_reserved_source0    ; pld_res0                                                         ; String                                                                                                                                                     ;
; com_pld_pcs_if_pld_side_reserved_source1    ; pld_res1                                                         ; String                                                                                                                                                     ;
; com_pld_pcs_if_pld_side_reserved_source10   ; pld_res10                                                        ; String                                                                                                                                                     ;
; com_pld_pcs_if_pld_side_reserved_source11   ; pld_res11                                                        ; String                                                                                                                                                     ;
; com_pld_pcs_if_pld_side_reserved_source2    ; pld_res2                                                         ; String                                                                                                                                                     ;
; com_pld_pcs_if_pld_side_reserved_source3    ; pld_res3                                                         ; String                                                                                                                                                     ;
; com_pld_pcs_if_pld_side_reserved_source4    ; pld_res4                                                         ; String                                                                                                                                                     ;
; com_pld_pcs_if_pld_side_reserved_source5    ; pld_res5                                                         ; String                                                                                                                                                     ;
; com_pld_pcs_if_pld_side_reserved_source6    ; pld_res6                                                         ; String                                                                                                                                                     ;
; com_pld_pcs_if_pld_side_reserved_source7    ; pld_res7                                                         ; String                                                                                                                                                     ;
; com_pld_pcs_if_pld_side_reserved_source8    ; pld_res8                                                         ; String                                                                                                                                                     ;
; com_pld_pcs_if_pld_side_reserved_source9    ; pld_res9                                                         ; String                                                                                                                                                     ;
; com_pld_pcs_if_testbus_sel                  ; eight_g_pcs                                                      ; String                                                                                                                                                     ;
; com_pld_pcs_if_use_default_base_address     ; true                                                             ; String                                                                                                                                                     ;
; com_pld_pcs_if_user_base_address            ; 0                                                                ; Signed Integer                                                                                                                                             ;
; com_pld_pcs_if_usrmode_sel4rst              ; usermode                                                         ; String                                                                                                                                                     ;
; pipe12_elec_idle_delay_val                  ; 000                                                              ; Unsigned Binary                                                                                                                                            ;
; pipe12_elecidle_delay                       ; elec_idle_delay                                                  ; String                                                                                                                                                     ;
; pipe12_error_replace_pad                    ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pipe12_hip_mode                             ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pipe12_ind_error_reporting                  ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pipe12_phy_status_delay                     ; phystatus_delay                                                  ; String                                                                                                                                                     ;
; pipe12_phystatus_delay_val                  ; 000                                                              ; Unsigned Binary                                                                                                                                            ;
; pipe12_phystatus_rst_toggle                 ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pipe12_pipe_byte_de_serializer_en           ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pipe12_prot_mode                            ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pipe12_rpre_emph_a_val                      ; 000000                                                           ; Unsigned Binary                                                                                                                                            ;
; pipe12_rpre_emph_b_val                      ; 000000                                                           ; Unsigned Binary                                                                                                                                            ;
; pipe12_rpre_emph_c_val                      ; 000000                                                           ; Unsigned Binary                                                                                                                                            ;
; pipe12_rpre_emph_d_val                      ; 000000                                                           ; Unsigned Binary                                                                                                                                            ;
; pipe12_rpre_emph_e_val                      ; 000000                                                           ; Unsigned Binary                                                                                                                                            ;
; pipe12_rpre_emph_settings                   ; 000000                                                           ; Unsigned Binary                                                                                                                                            ;
; pipe12_rvod_sel_a_val                       ; 000000                                                           ; Unsigned Binary                                                                                                                                            ;
; pipe12_rvod_sel_b_val                       ; 000000                                                           ; Unsigned Binary                                                                                                                                            ;
; pipe12_rvod_sel_c_val                       ; 000000                                                           ; Unsigned Binary                                                                                                                                            ;
; pipe12_rvod_sel_d_val                       ; 000000                                                           ; Unsigned Binary                                                                                                                                            ;
; pipe12_rvod_sel_e_val                       ; 000000                                                           ; Unsigned Binary                                                                                                                                            ;
; pipe12_rvod_sel_settings                    ; 000000                                                           ; Unsigned Binary                                                                                                                                            ;
; pipe12_rx_pipe_enable                       ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pipe12_rxdetect_bypass                      ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pipe12_sup_mode                             ; user_mode                                                        ; String                                                                                                                                                     ;
; pipe12_tx_pipe_enable                       ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pipe12_txswing                              ; <auto_single>                                                    ; String                                                                                                                                                     ;
; pipe12_use_default_base_address             ; true                                                             ; String                                                                                                                                                     ;
; pipe12_user_base_address                    ; 0                                                                ; Signed Integer                                                                                                                                             ;
; rx_pcs_pma_if_clkslip_sel                   ; pld                                                              ; String                                                                                                                                                     ;
; rx_pcs_pma_if_prot_mode                     ; other_protocols                                                  ; String                                                                                                                                                     ;
; rx_pcs_pma_if_selectpcs                     ; eight_g_pcs                                                      ; String                                                                                                                                                     ;
; rx_pcs_pma_if_use_default_base_address      ; true                                                             ; String                                                                                                                                                     ;
; rx_pcs_pma_if_user_base_address             ; 0                                                                ; Signed Integer                                                                                                                                             ;
; rx_pld_pcs_if_is_8g_0ppm                    ; false                                                            ; String                                                                                                                                                     ;
; rx_pld_pcs_if_pcs_side_block_sel            ; eight_g_pcs                                                      ; String                                                                                                                                                     ;
; rx_pld_pcs_if_pld_side_data_source          ; pld                                                              ; String                                                                                                                                                     ;
; rx_pld_pcs_if_use_default_base_address      ; true                                                             ; String                                                                                                                                                     ;
; rx_pld_pcs_if_user_base_address             ; 0                                                                ; Signed Integer                                                                                                                                             ;
; tx_pcs_pma_if_selectpcs                     ; eight_g_pcs                                                      ; String                                                                                                                                                     ;
; tx_pcs_pma_if_use_default_base_address      ; true                                                             ; String                                                                                                                                                     ;
; tx_pcs_pma_if_user_base_address             ; 0                                                                ; Signed Integer                                                                                                                                             ;
; tx_pld_pcs_if_is_8g_0ppm                    ; false                                                            ; String                                                                                                                                                     ;
; tx_pld_pcs_if_pld_side_data_source          ; pld                                                              ; String                                                                                                                                                     ;
; tx_pld_pcs_if_use_default_base_address      ; true                                                             ; String                                                                                                                                                     ;
; tx_pld_pcs_if_user_base_address             ; 0                                                                ; Signed Integer                                                                                                                                             ;
; bonded_lanes                                ; 1                                                                ; Signed Integer                                                                                                                                             ;
; pma_reserved_ch                             ; -1                                                               ; String                                                                                                                                                     ;
; request_dcd                                 ; 1                                                                ; Signed Integer                                                                                                                                             ;
; request_vrc                                 ; 0                                                                ; Signed Integer                                                                                                                                             ;
; request_offset                              ; 1                                                                ; Signed Integer                                                                                                                                             ;
; cvp_en_iocsr                                ; false                                                            ; String                                                                                                                                                     ;
+---------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma ;
+-------------------------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value                                                            ; Type                                                                                                                                                                                        ;
+-------------------------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rx_enable                     ; 1                                                                ; Signed Integer                                                                                                                                                                              ;
; tx_enable                     ; 1                                                                ; Signed Integer                                                                                                                                                                              ;
; bonded_lanes                  ; 1                                                                ; Signed Integer                                                                                                                                                                              ;
; bonding_master_ch             ; 0                                                                ; Signed Integer                                                                                                                                                                              ;
; pma_bonding_master            ; 0                                                                ; String                                                                                                                                                                                      ;
; bonding_master_only           ; -1                                                               ; String                                                                                                                                                                                      ;
; channel_number                ; 0                                                                ; Signed Integer                                                                                                                                                                              ;
; plls                          ; 1                                                                ; Signed Integer                                                                                                                                                                              ;
; pll_sel                       ; 0                                                                ; Signed Integer                                                                                                                                                                              ;
; pma_prot_mode                 ; basic                                                            ; String                                                                                                                                                                                      ;
; pma_mode                      ; 20                                                               ; Signed Integer                                                                                                                                                                              ;
; base_data_rate                ; 6250 Mbps                                                        ; String                                                                                                                                                                                      ;
; pma_data_rate                 ; 6250Mbps                                                         ; String                                                                                                                                                                                      ;
; cdr_reconfig                  ; 0                                                                ; Signed Integer                                                                                                                                                                              ;
; cdr_reference_clock_frequency ; 156.25 MHz                                                       ; String                                                                                                                                                                                      ;
; cdr_refclk_cnt                ; 1                                                                ; Signed Integer                                                                                                                                                                              ;
; cdr_refclk_sel                ; 0                                                                ; Signed Integer                                                                                                                                                                              ;
; deser_enable_bit_slip         ; false                                                            ; String                                                                                                                                                                                      ;
; auto_negotiation              ; <auto_single>                                                    ; String                                                                                                                                                                                      ;
; tx_clk_div                    ; 0000000000000000000000000000000000000000000000000000000000000001 ; Signed Binary                                                                                                                                                                               ;
; pcie_rst                      ; normal_reset                                                     ; String                                                                                                                                                                                      ;
; fref_vco_bypass               ; NORMAL_OPERATION                                                 ; String                                                                                                                                                                                      ;
; sd_on                         ; 16                                                               ; Signed Integer                                                                                                                                                                              ;
; pdb_sd                        ; true                                                             ; String                                                                                                                                                                                      ;
; pma_bonding_mode              ; x1                                                               ; String                                                                                                                                                                                      ;
; external_master_cgb           ; 0                                                                ; Signed Integer                                                                                                                                                                              ;
; cvp_en_iocsr                  ; false                                                            ; String                                                                                                                                                                                      ;
+-------------------------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma ;
+-------------------------------+-----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value           ; Type                                                                                                                                                                                                                                                             ;
+-------------------------------+-----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; bonded_lanes                  ; 1               ; Signed Integer                                                                                                                                                                                                                                                   ;
; bonding_master_ch_num         ; 0               ; String                                                                                                                                                                                                                                                           ;
; bonding_master_only           ; -1              ; String                                                                                                                                                                                                                                                           ;
; mode                          ; 20              ; Signed Integer                                                                                                                                                                                                                                                   ;
; sdclk_enable                  ; true            ; String                                                                                                                                                                                                                                                           ;
; deser_enable_bit_slip         ; false           ; String                                                                                                                                                                                                                                                           ;
; channel_number                ; 0               ; Signed Integer                                                                                                                                                                                                                                                   ;
; auto_negotiation              ; false           ; String                                                                                                                                                                                                                                                           ;
; cdr_reference_clock_frequency ; 156.25 MHz      ; String                                                                                                                                                                                                                                                           ;
; cdr_refclk_cnt                ; 1               ; Signed Integer                                                                                                                                                                                                                                                   ;
; cdr_refclk_sel                ; 0               ; Signed Integer                                                                                                                                                                                                                                                   ;
; cdr_reconfig                  ; 0               ; Signed Integer                                                                                                                                                                                                                                                   ;
; cdr_output_clock_frequency    ; 3125.000000 MHz ; String                                                                                                                                                                                                                                                           ;
; rxpll_pd_bw_ctrl              ; 300             ; String                                                                                                                                                                                                                                                           ;
; sd_on                         ; 16              ; Signed Integer                                                                                                                                                                                                                                                   ;
; pdb_sd                        ; true            ; String                                                                                                                                                                                                                                                           ;
; pma_width                     ; 20              ; Signed Integer                                                                                                                                                                                                                                                   ;
; pma_direct                    ; false           ; String                                                                                                                                                                                                                                                           ;
; cvp_en_iocsr                  ; false           ; String                                                                                                                                                                                                                                                           ;
+-------------------------------+-----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma ;
+-----------------------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value                                                            ; Type                                                                                                                                                                                                                    ;
+-----------------------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; bonded_lanes          ; 1                                                                ; Signed Integer                                                                                                                                                                                                          ;
; bonding_master_ch_num ; 0                                                                ; String                                                                                                                                                                                                                  ;
; bonding_master_only   ; -1                                                               ; String                                                                                                                                                                                                                  ;
; base_data_rate        ; 6250 Mbps                                                        ; String                                                                                                                                                                                                                  ;
; data_rate             ; 6250Mbps                                                         ; String                                                                                                                                                                                                                  ;
; mode                  ; 20                                                               ; Signed Integer                                                                                                                                                                                                          ;
; channel_number        ; 0                                                                ; Signed Integer                                                                                                                                                                                                          ;
; ser_loopback          ; false                                                            ; String                                                                                                                                                                                                                  ;
; auto_negotiation      ; false                                                            ; String                                                                                                                                                                                                                  ;
; plls                  ; 1                                                                ; Signed Integer                                                                                                                                                                                                          ;
; pll_sel               ; 0                                                                ; Signed Integer                                                                                                                                                                                                          ;
; pclksel               ; local_pclk                                                       ; String                                                                                                                                                                                                                  ;
; ht_delay_sel          ; false                                                            ; String                                                                                                                                                                                                                  ;
; rx_det_pdb            ; false                                                            ; String                                                                                                                                                                                                                  ;
; tx_clk_div            ; 0000000000000000000000000000000000000000000000000000000000000001 ; Signed Binary                                                                                                                                                                                                           ;
; pcie_rst              ; normal_reset                                                     ; String                                                                                                                                                                                                                  ;
; fref_vco_bypass       ; NORMAL_OPERATION                                                 ; String                                                                                                                                                                                                                  ;
; pma_width             ; 20                                                               ; Signed Integer                                                                                                                                                                                                          ;
; pma_bonding_mode      ; x1                                                               ; String                                                                                                                                                                                                                  ;
; pma_direct            ; false                                                            ; String                                                                                                                                                                                                                  ;
; external_master_cgb   ; 0                                                                ; Signed Integer                                                                                                                                                                                                          ;
; fir_coeff_ctrl_sel    ; ram_ctl                                                          ; String                                                                                                                                                                                                                  ;
+-----------------------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst ;
+---------------------+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value                                                            ; Type                                                                                                                                                                                                                                                                     ;
+---------------------+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mode                ; 20                                                               ; Signed Integer                                                                                                                                                                                                                                                           ;
; channel_number      ; 0                                                                ; Signed Integer                                                                                                                                                                                                                                                           ;
; auto_negotiation    ; false                                                            ; String                                                                                                                                                                                                                                                                   ;
; plls                ; 1                                                                ; Signed Integer                                                                                                                                                                                                                                                           ;
; pll_sel             ; 0                                                                ; Signed Integer                                                                                                                                                                                                                                                           ;
; ser_loopback        ; false                                                            ; String                                                                                                                                                                                                                                                                   ;
; ht_delay_sel        ; false                                                            ; String                                                                                                                                                                                                                                                                   ;
; tx_pma_type         ; SINGLE_CHANNEL                                                   ; String                                                                                                                                                                                                                                                                   ;
; base_data_rate      ; 6250 Mbps                                                        ; String                                                                                                                                                                                                                                                                   ;
; data_rate           ; 6250Mbps                                                         ; String                                                                                                                                                                                                                                                                   ;
; rx_det_pdb          ; false                                                            ; String                                                                                                                                                                                                                                                                   ;
; tx_clk_div          ; 0000000000000000000000000000000000000000000000000000000000000001 ; Signed Binary                                                                                                                                                                                                                                                            ;
; pcie_rst            ; normal_reset                                                     ; String                                                                                                                                                                                                                                                                   ;
; fref_vco_bypass     ; NORMAL_OPERATION                                                 ; String                                                                                                                                                                                                                                                                   ;
; enable_dcd          ; 1                                                                ; Signed Integer                                                                                                                                                                                                                                                           ;
; pma_bonding_mode    ; x1                                                               ; String                                                                                                                                                                                                                                                                   ;
; bonded_lanes        ; 1                                                                ; Signed Integer                                                                                                                                                                                                                                                           ;
; pma_direct          ; false                                                            ; String                                                                                                                                                                                                                                                                   ;
; external_master_cgb ; 0                                                                ; Signed Integer                                                                                                                                                                                                                                                           ;
; fir_coeff_ctrl_sel  ; ram_ctl                                                          ; String                                                                                                                                                                                                                                                                   ;
+---------------------+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs ;
+---------------------------------------------+------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                              ; Value                                    ; Type                                                                                                                                                                                                  ;
+---------------------------------------------+------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; bonded_lanes                                ; 1                                        ; Signed Integer                                                                                                                                                                                        ;
; bonding_master_ch                           ; 0                                        ; Signed Integer                                                                                                                                                                                        ;
; enable_8g_rx                                ; true                                     ; String                                                                                                                                                                                                ;
; enable_8g_tx                                ; true                                     ; String                                                                                                                                                                                                ;
; enable_dyn_reconfig                         ; false                                    ; String                                                                                                                                                                                                ;
; enable_gen12_pipe                           ; false                                    ; String                                                                                                                                                                                                ;
; channel_number                              ; 0                                        ; Signed Integer                                                                                                                                                                                        ;
; enable_pma_direct_tx                        ; false                                    ; String                                                                                                                                                                                                ;
; enable_pma_direct_rx                        ; false                                    ; String                                                                                                                                                                                                ;
; pcs8g_rx_agg_block_sel                      ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_auto_error_replacement             ; <auto_any>                               ; String                                                                                                                                                                                                ;
; pcs8g_rx_auto_speed_nego                    ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_bist_ver                           ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_bist_ver_clr_flag                  ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_bit_reversal                       ; en_bit_reversal                          ; String                                                                                                                                                                                                ;
; pcs8g_rx_bo_pad                             ; 0000000000                               ; Unsigned Binary                                                                                                                                                                                       ;
; pcs8g_rx_bo_pattern                         ; 00000000000111111011                     ; Unsigned Binary                                                                                                                                                                                       ;
; pcs8g_rx_bypass_pipeline_reg                ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_byte_deserializer                  ; en_bds_by_2                              ; String                                                                                                                                                                                                ;
; pcs8g_rx_byte_order                         ; dis_bo                                   ; String                                                                                                                                                                                                ;
; pcs8g_rx_cdr_ctrl                           ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_cdr_ctrl_rxvalid_mask              ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_cid_pattern                        ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_cid_pattern_len                    ; 00000000                                 ; Unsigned Binary                                                                                                                                                                                       ;
; pcs8g_rx_clkcmp_pattern_n                   ; 00101111000101111100                     ; Unsigned Binary                                                                                                                                                                                       ;
; pcs8g_rx_clkcmp_pattern_p                   ; 11010000111010000011                     ; Unsigned Binary                                                                                                                                                                                       ;
; pcs8g_rx_clock_gate_bds_dec_asn             ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_clock_gate_bist                    ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_clock_gate_byteorder               ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_clock_gate_cdr_eidle               ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_clock_gate_dskw_rd                 ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_clock_gate_dw_dskw_wr              ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_clock_gate_dw_pc_wrclk             ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_clock_gate_dw_rm_rd                ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_clock_gate_dw_rm_wr                ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_clock_gate_dw_wa                   ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_clock_gate_pc_rdclk                ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_clock_gate_prbs                    ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_clock_gate_sw_dskw_wr              ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_clock_gate_sw_pc_wrclk             ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_clock_gate_sw_rm_rd                ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_clock_gate_sw_rm_wr                ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_clock_gate_sw_wa                   ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_comp_fifo_rst_pld_ctrl             ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_deskew                             ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_deskew_pattern                     ; 1101101000                               ; Unsigned Binary                                                                                                                                                                                       ;
; pcs8g_rx_deskew_prog_pattern_only           ; dis_deskew_prog_pat_only                 ; String                                                                                                                                                                                                ;
; pcs8g_rx_dw_one_or_two_symbol_bo            ; donot_care_one_two_bo                    ; String                                                                                                                                                                                                ;
; pcs8g_rx_eidle_entry_eios                   ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_eidle_entry_iei                    ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_eidle_entry_sd                     ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_eightb_tenb_decoder                ; dis_8b10b                                ; String                                                                                                                                                                                                ;
; pcs8g_rx_eightbtenb_decoder_output_sel      ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_err_flags_sel                      ; <auto_any>                               ; String                                                                                                                                                                                                ;
; pcs8g_rx_fixed_pat_det                      ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_fixed_pat_num                      ; 1111                                     ; Unsigned Binary                                                                                                                                                                                       ;
; pcs8g_rx_force_signal_detect                ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_hip_mode                           ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_ibm_invalid_code                   ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_invalid_code_flag_only             ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_mask_cnt                           ; 1100100000                               ; Unsigned Binary                                                                                                                                                                                       ;
; pcs8g_rx_pad_or_edb_error_replace           ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_pc_fifo_rst_pld_ctrl               ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_pcs_bypass                         ; dis_pcs_bypass                           ; String                                                                                                                                                                                                ;
; pcs8g_rx_phase_compensation_fifo            ; low_latency                              ; String                                                                                                                                                                                                ;
; pcs8g_rx_pipe_if_enable                     ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_pma_done_count                     ; 000000000000000000                       ; Unsigned Binary                                                                                                                                                                                       ;
; pcs8g_rx_pma_dw                             ; twenty_bit                               ; String                                                                                                                                                                                                ;
; pcs8g_rx_polarity_inversion                 ; en_pol_inv                               ; String                                                                                                                                                                                                ;
; pcs8g_rx_polinv_8b10b_dec                   ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_prbs_ver                           ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_prbs_ver_clr_flag                  ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_prot_mode                          ; basic                                    ; String                                                                                                                                                                                                ;
; pcs8g_rx_rate_match                         ; dis_rm                                   ; String                                                                                                                                                                                                ;
; pcs8g_rx_re_bo_on_wa                        ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_runlength_check                    ; en_runlength_dw                          ; String                                                                                                                                                                                                ;
; pcs8g_rx_runlength_val                      ; 000100                                   ; Unsigned Binary                                                                                                                                                                                       ;
; pcs8g_rx_rx_clk1                            ; rcvd_clk_clk1                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_rx_clk2                            ; rcvd_clk_clk2                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_rx_clk_free_running                ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_rx_pcs_urst                        ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_rx_rcvd_clk                        ; rcvd_clk_rcvd_clk                        ; String                                                                                                                                                                                                ;
; pcs8g_rx_rx_rd_clk                          ; pld_rx_clk                               ; String                                                                                                                                                                                                ;
; pcs8g_rx_rx_refclk                          ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_rx_wr_clk                          ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_sup_mode                           ; user_mode                                ; String                                                                                                                                                                                                ;
; pcs8g_rx_symbol_swap                        ; en_symbol_swap                           ; String                                                                                                                                                                                                ;
; pcs8g_rx_test_bus_sel                       ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_test_mode                          ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_tx_rx_parallel_loopback            ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_use_default_base_address           ; true                                     ; String                                                                                                                                                                                                ;
; pcs8g_rx_user_base_address                  ; 0                                        ; Signed Integer                                                                                                                                                                                        ;
; pcs8g_rx_wa_boundary_lock_ctrl              ; auto_align_pld_ctrl                      ; String                                                                                                                                                                                                ;
; pcs8g_rx_wa_clk_slip_spacing                ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_wa_clk_slip_spacing_data           ; 0000010000                               ; Unsigned Binary                                                                                                                                                                                       ;
; pcs8g_rx_wa_det_latency_sync_status_beh     ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_wa_disp_err_flag                   ; dis_disp_err_flag                        ; String                                                                                                                                                                                                ;
; pcs8g_rx_wa_kchar                           ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_wa_pd                              ; wa_pd_20                                 ; String                                                                                                                                                                                                ;
; pcs8g_rx_wa_pd_data                         ; 0000000000000000000011111001111111111010 ; Unsigned Binary                                                                                                                                                                                       ;
; pcs8g_rx_wa_pd_polarity                     ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_rx_wa_pld_controlled                  ; rising_edge_sensitive_dw                 ; String                                                                                                                                                                                                ;
; pcs8g_rx_wa_renumber_data                   ; 0000001                                  ; Unsigned Binary                                                                                                                                                                                       ;
; pcs8g_rx_wa_rgnumber_data                   ; 00000001                                 ; Unsigned Binary                                                                                                                                                                                       ;
; pcs8g_rx_wa_rknumber_data                   ; 00001010                                 ; Unsigned Binary                                                                                                                                                                                       ;
; pcs8g_rx_wa_rosnumber_data                  ; 00                                       ; Unsigned Binary                                                                                                                                                                                       ;
; pcs8g_rx_wa_rvnumber_data                   ; 0000000000000                            ; Unsigned Binary                                                                                                                                                                                       ;
; pcs8g_rx_wa_sync_sm_ctrl                    ; gige_sync_sm                             ; String                                                                                                                                                                                                ;
; pcs8g_rx_wait_cnt                           ; 00000000                                 ; Unsigned Binary                                                                                                                                                                                       ;
; pcs8g_tx_agg_block_sel                      ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_tx_auto_speed_nego_gen2               ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_tx_bist_gen                           ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_tx_bit_reversal                       ; dis_bit_reversal                         ; String                                                                                                                                                                                                ;
; pcs8g_tx_bypass_pipeline_reg                ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_tx_byte_serializer                    ; en_bs_by_2                               ; String                                                                                                                                                                                                ;
; pcs8g_tx_cid_pattern                        ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_tx_cid_pattern_len                    ; 00000000                                 ; Unsigned Binary                                                                                                                                                                                       ;
; pcs8g_tx_clock_gate_bist                    ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_tx_clock_gate_bs_enc                  ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_tx_clock_gate_dw_fifowr               ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_tx_clock_gate_fiford                  ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_tx_clock_gate_prbs                    ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_tx_clock_gate_sw_fifowr               ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_tx_data_selection_8b10b_encoder_input ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_tx_dynamic_clk_switch                 ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_tx_eightb_tenb_disp_ctrl              ; dis_disp_ctrl                            ; String                                                                                                                                                                                                ;
; pcs8g_tx_eightb_tenb_encoder                ; dis_8b10b                                ; String                                                                                                                                                                                                ;
; pcs8g_tx_force_echar                        ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_tx_force_kchar                        ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_tx_hip_mode                           ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_tx_pcfifo_urst                        ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_tx_pcs_bypass                         ; dis_pcs_bypass                           ; String                                                                                                                                                                                                ;
; pcs8g_tx_phase_compensation_fifo            ; low_latency                              ; String                                                                                                                                                                                                ;
; pcs8g_tx_phfifo_write_clk_sel               ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_tx_pma_dw                             ; twenty_bit                               ; String                                                                                                                                                                                                ;
; pcs8g_tx_polarity_inversion                 ; enable_polinv                            ; String                                                                                                                                                                                                ;
; pcs8g_tx_prbs_gen                           ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_tx_prot_mode                          ; basic                                    ; String                                                                                                                                                                                                ;
; pcs8g_tx_refclk_b_clk_sel                   ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_tx_revloop_back_rm                    ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_tx_sup_mode                           ; user_mode                                ; String                                                                                                                                                                                                ;
; pcs8g_tx_symbol_swap                        ; dis_symbol_swap                          ; String                                                                                                                                                                                                ;
; pcs8g_tx_test_mode                          ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_tx_tx_bitslip                         ; dis_tx_bitslip                           ; String                                                                                                                                                                                                ;
; pcs8g_tx_tx_compliance_controlled_disparity ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_tx_txclk_freerun                      ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_tx_txpcs_urst                         ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pcs8g_tx_use_default_base_address           ; true                                     ; String                                                                                                                                                                                                ;
; pcs8g_tx_user_base_address                  ; 0                                        ; Signed Integer                                                                                                                                                                                        ;
; com_pcs_pma_if_auto_speed_ena               ; dis_auto_speed_ena                       ; String                                                                                                                                                                                                ;
; com_pcs_pma_if_force_freqdet                ; force_freqdet_dis                        ; String                                                                                                                                                                                                ;
; com_pcs_pma_if_func_mode                    ; eightg_only_pld                          ; String                                                                                                                                                                                                ;
; com_pcs_pma_if_pipe_if_g3pcs                ; <auto_single>                            ; String                                                                                                                                                                                                ;
; com_pcs_pma_if_pma_if_dft_en                ; dft_dis                                  ; String                                                                                                                                                                                                ;
; com_pcs_pma_if_pma_if_dft_val               ; dft_0                                    ; String                                                                                                                                                                                                ;
; com_pcs_pma_if_ppm_cnt_rst                  ; <auto_single>                            ; String                                                                                                                                                                                                ;
; com_pcs_pma_if_ppm_deassert_early           ; <auto_single>                            ; String                                                                                                                                                                                                ;
; com_pcs_pma_if_ppm_gen1_2_cnt               ; <auto_single>                            ; String                                                                                                                                                                                                ;
; com_pcs_pma_if_ppm_post_eidle_delay         ; <auto_single>                            ; String                                                                                                                                                                                                ;
; com_pcs_pma_if_ppmsel                       ; ppmsel_1000                              ; String                                                                                                                                                                                                ;
; com_pcs_pma_if_prot_mode                    ; other_protocols                          ; String                                                                                                                                                                                                ;
; com_pcs_pma_if_selectpcs                    ; eight_g_pcs                              ; String                                                                                                                                                                                                ;
; com_pcs_pma_if_sup_mode                     ; user_mode                                ; String                                                                                                                                                                                                ;
; com_pcs_pma_if_use_default_base_address     ; true                                     ; String                                                                                                                                                                                                ;
; com_pcs_pma_if_user_base_address            ; 0                                        ; Signed Integer                                                                                                                                                                                        ;
; com_pld_pcs_if_hip_enable                   ; hip_disable                              ; String                                                                                                                                                                                                ;
; com_pld_pcs_if_hrdrstctrl_en_cfg            ; hrst_dis_cfg                             ; String                                                                                                                                                                                                ;
; com_pld_pcs_if_hrdrstctrl_en_cfgusr         ; hrst_dis_cfgusr                          ; String                                                                                                                                                                                                ;
; com_pld_pcs_if_pld_side_data_source         ; pld                                      ; String                                                                                                                                                                                                ;
; com_pld_pcs_if_pld_side_reserved_source0    ; pld_res0                                 ; String                                                                                                                                                                                                ;
; com_pld_pcs_if_pld_side_reserved_source1    ; pld_res1                                 ; String                                                                                                                                                                                                ;
; com_pld_pcs_if_pld_side_reserved_source10   ; pld_res10                                ; String                                                                                                                                                                                                ;
; com_pld_pcs_if_pld_side_reserved_source11   ; pld_res11                                ; String                                                                                                                                                                                                ;
; com_pld_pcs_if_pld_side_reserved_source2    ; pld_res2                                 ; String                                                                                                                                                                                                ;
; com_pld_pcs_if_pld_side_reserved_source3    ; pld_res3                                 ; String                                                                                                                                                                                                ;
; com_pld_pcs_if_pld_side_reserved_source4    ; pld_res4                                 ; String                                                                                                                                                                                                ;
; com_pld_pcs_if_pld_side_reserved_source5    ; pld_res5                                 ; String                                                                                                                                                                                                ;
; com_pld_pcs_if_pld_side_reserved_source6    ; pld_res6                                 ; String                                                                                                                                                                                                ;
; com_pld_pcs_if_pld_side_reserved_source7    ; pld_res7                                 ; String                                                                                                                                                                                                ;
; com_pld_pcs_if_pld_side_reserved_source8    ; pld_res8                                 ; String                                                                                                                                                                                                ;
; com_pld_pcs_if_pld_side_reserved_source9    ; pld_res9                                 ; String                                                                                                                                                                                                ;
; com_pld_pcs_if_testbus_sel                  ; eight_g_pcs                              ; String                                                                                                                                                                                                ;
; com_pld_pcs_if_use_default_base_address     ; true                                     ; String                                                                                                                                                                                                ;
; com_pld_pcs_if_user_base_address            ; 0                                        ; Signed Integer                                                                                                                                                                                        ;
; com_pld_pcs_if_usrmode_sel4rst              ; usermode                                 ; String                                                                                                                                                                                                ;
; pipe12_elec_idle_delay_val                  ; 000                                      ; Unsigned Binary                                                                                                                                                                                       ;
; pipe12_elecidle_delay                       ; elec_idle_delay                          ; String                                                                                                                                                                                                ;
; pipe12_error_replace_pad                    ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pipe12_hip_mode                             ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pipe12_ind_error_reporting                  ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pipe12_phy_status_delay                     ; phystatus_delay                          ; String                                                                                                                                                                                                ;
; pipe12_phystatus_delay_val                  ; 000                                      ; Unsigned Binary                                                                                                                                                                                       ;
; pipe12_phystatus_rst_toggle                 ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pipe12_pipe_byte_de_serializer_en           ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pipe12_prot_mode                            ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pipe12_rpre_emph_a_val                      ; 000000                                   ; Unsigned Binary                                                                                                                                                                                       ;
; pipe12_rpre_emph_b_val                      ; 000000                                   ; Unsigned Binary                                                                                                                                                                                       ;
; pipe12_rpre_emph_c_val                      ; 000000                                   ; Unsigned Binary                                                                                                                                                                                       ;
; pipe12_rpre_emph_d_val                      ; 000000                                   ; Unsigned Binary                                                                                                                                                                                       ;
; pipe12_rpre_emph_e_val                      ; 000000                                   ; Unsigned Binary                                                                                                                                                                                       ;
; pipe12_rpre_emph_settings                   ; 000000                                   ; Unsigned Binary                                                                                                                                                                                       ;
; pipe12_rvod_sel_a_val                       ; 000000                                   ; Unsigned Binary                                                                                                                                                                                       ;
; pipe12_rvod_sel_b_val                       ; 000000                                   ; Unsigned Binary                                                                                                                                                                                       ;
; pipe12_rvod_sel_c_val                       ; 000000                                   ; Unsigned Binary                                                                                                                                                                                       ;
; pipe12_rvod_sel_d_val                       ; 000000                                   ; Unsigned Binary                                                                                                                                                                                       ;
; pipe12_rvod_sel_e_val                       ; 000000                                   ; Unsigned Binary                                                                                                                                                                                       ;
; pipe12_rvod_sel_settings                    ; 000000                                   ; Unsigned Binary                                                                                                                                                                                       ;
; pipe12_rx_pipe_enable                       ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pipe12_rxdetect_bypass                      ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pipe12_sup_mode                             ; user_mode                                ; String                                                                                                                                                                                                ;
; pipe12_tx_pipe_enable                       ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pipe12_txswing                              ; <auto_single>                            ; String                                                                                                                                                                                                ;
; pipe12_use_default_base_address             ; true                                     ; String                                                                                                                                                                                                ;
; pipe12_user_base_address                    ; 0                                        ; Signed Integer                                                                                                                                                                                        ;
; rx_pcs_pma_if_clkslip_sel                   ; pld                                      ; String                                                                                                                                                                                                ;
; rx_pcs_pma_if_prot_mode                     ; other_protocols                          ; String                                                                                                                                                                                                ;
; rx_pcs_pma_if_selectpcs                     ; eight_g_pcs                              ; String                                                                                                                                                                                                ;
; rx_pcs_pma_if_use_default_base_address      ; true                                     ; String                                                                                                                                                                                                ;
; rx_pcs_pma_if_user_base_address             ; 0                                        ; Signed Integer                                                                                                                                                                                        ;
; rx_pld_pcs_if_is_8g_0ppm                    ; false                                    ; String                                                                                                                                                                                                ;
; rx_pld_pcs_if_pcs_side_block_sel            ; eight_g_pcs                              ; String                                                                                                                                                                                                ;
; rx_pld_pcs_if_pld_side_data_source          ; pld                                      ; String                                                                                                                                                                                                ;
; rx_pld_pcs_if_use_default_base_address      ; true                                     ; String                                                                                                                                                                                                ;
; rx_pld_pcs_if_user_base_address             ; 0                                        ; Signed Integer                                                                                                                                                                                        ;
; tx_pcs_pma_if_selectpcs                     ; eight_g_pcs                              ; String                                                                                                                                                                                                ;
; tx_pcs_pma_if_use_default_base_address      ; true                                     ; String                                                                                                                                                                                                ;
; tx_pcs_pma_if_user_base_address             ; 0                                        ; Signed Integer                                                                                                                                                                                        ;
; tx_pld_pcs_if_is_8g_0ppm                    ; false                                    ; String                                                                                                                                                                                                ;
; tx_pld_pcs_if_pld_side_data_source          ; pld                                      ; String                                                                                                                                                                                                ;
; tx_pld_pcs_if_use_default_base_address      ; true                                     ; String                                                                                                                                                                                                ;
; tx_pld_pcs_if_user_base_address             ; 0                                        ; Signed Integer                                                                                                                                                                                        ;
+---------------------------------------------+------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch ;
+---------------------------------------------+------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                              ; Value                                    ; Type                                                                                                                                                                                                                                 ;
+---------------------------------------------+------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; enable_8g_rx                                ; true                                     ; String                                                                                                                                                                                                                               ;
; enable_8g_tx                                ; true                                     ; String                                                                                                                                                                                                                               ;
; enable_dyn_reconfig                         ; false                                    ; String                                                                                                                                                                                                                               ;
; enable_gen12_pipe                           ; false                                    ; String                                                                                                                                                                                                                               ;
; channel_number                              ; 0                                        ; Signed Integer                                                                                                                                                                                                                       ;
; enable_pma_direct_tx                        ; false                                    ; String                                                                                                                                                                                                                               ;
; enable_pma_direct_rx                        ; false                                    ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_agg_block_sel                      ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_auto_error_replacement             ; <auto_any>                               ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_auto_speed_nego                    ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_bist_ver                           ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_bist_ver_clr_flag                  ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_bit_reversal                       ; en_bit_reversal                          ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_bo_pad                             ; 0000000000                               ; Unsigned Binary                                                                                                                                                                                                                      ;
; pcs8g_rx_bo_pattern                         ; 00000000000111111011                     ; Unsigned Binary                                                                                                                                                                                                                      ;
; pcs8g_rx_bypass_pipeline_reg                ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_byte_deserializer                  ; en_bds_by_2                              ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_byte_order                         ; dis_bo                                   ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_cdr_ctrl                           ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_cdr_ctrl_rxvalid_mask              ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_cid_pattern                        ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_cid_pattern_len                    ; 00000000                                 ; Unsigned Binary                                                                                                                                                                                                                      ;
; pcs8g_rx_clkcmp_pattern_n                   ; 00101111000101111100                     ; Unsigned Binary                                                                                                                                                                                                                      ;
; pcs8g_rx_clkcmp_pattern_p                   ; 11010000111010000011                     ; Unsigned Binary                                                                                                                                                                                                                      ;
; pcs8g_rx_clock_gate_bds_dec_asn             ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_clock_gate_bist                    ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_clock_gate_byteorder               ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_clock_gate_cdr_eidle               ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_clock_gate_dskw_rd                 ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_clock_gate_dw_dskw_wr              ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_clock_gate_dw_pc_wrclk             ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_clock_gate_dw_rm_rd                ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_clock_gate_dw_rm_wr                ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_clock_gate_dw_wa                   ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_clock_gate_pc_rdclk                ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_clock_gate_prbs                    ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_clock_gate_sw_dskw_wr              ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_clock_gate_sw_pc_wrclk             ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_clock_gate_sw_rm_rd                ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_clock_gate_sw_rm_wr                ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_clock_gate_sw_wa                   ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_comp_fifo_rst_pld_ctrl             ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_ctrl_plane_bonding_compensation    ; dis_compensation                         ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_ctrl_plane_bonding_consumption     ; individual                               ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_ctrl_plane_bonding_distribution    ; not_master_chnl_distr                    ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_deskew                             ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_deskew_pattern                     ; 1101101000                               ; Unsigned Binary                                                                                                                                                                                                                      ;
; pcs8g_rx_deskew_prog_pattern_only           ; dis_deskew_prog_pat_only                 ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_dw_one_or_two_symbol_bo            ; donot_care_one_two_bo                    ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_eidle_entry_eios                   ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_eidle_entry_iei                    ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_eidle_entry_sd                     ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_eightb_tenb_decoder                ; dis_8b10b                                ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_eightbtenb_decoder_output_sel      ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_err_flags_sel                      ; <auto_any>                               ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_fixed_pat_det                      ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_fixed_pat_num                      ; 1111                                     ; Unsigned Binary                                                                                                                                                                                                                      ;
; pcs8g_rx_force_signal_detect                ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_hip_mode                           ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_ibm_invalid_code                   ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_invalid_code_flag_only             ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_mask_cnt                           ; 1100100000                               ; Unsigned Binary                                                                                                                                                                                                                      ;
; pcs8g_rx_pad_or_edb_error_replace           ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_pc_fifo_rst_pld_ctrl               ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_pcs_bypass                         ; dis_pcs_bypass                           ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_phase_compensation_fifo            ; low_latency                              ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_pipe_if_enable                     ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_pma_done_count                     ; 000000000000000000                       ; Unsigned Binary                                                                                                                                                                                                                      ;
; pcs8g_rx_pma_dw                             ; twenty_bit                               ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_polarity_inversion                 ; en_pol_inv                               ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_polinv_8b10b_dec                   ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_prbs_ver                           ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_prbs_ver_clr_flag                  ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_prot_mode                          ; basic                                    ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_rate_match                         ; dis_rm                                   ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_re_bo_on_wa                        ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_runlength_check                    ; en_runlength_dw                          ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_runlength_val                      ; 000100                                   ; Unsigned Binary                                                                                                                                                                                                                      ;
; pcs8g_rx_rx_clk1                            ; rcvd_clk_clk1                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_rx_clk2                            ; rcvd_clk_clk2                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_rx_clk_free_running                ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_rx_pcs_urst                        ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_rx_rcvd_clk                        ; rcvd_clk_rcvd_clk                        ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_rx_rd_clk                          ; pld_rx_clk                               ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_rx_refclk                          ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_rx_wr_clk                          ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_sup_mode                           ; user_mode                                ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_symbol_swap                        ; en_symbol_swap                           ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_test_bus_sel                       ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_test_mode                          ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_tx_rx_parallel_loopback            ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_use_default_base_address           ; true                                     ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_user_base_address                  ; 0                                        ; Signed Integer                                                                                                                                                                                                                       ;
; pcs8g_rx_wa_boundary_lock_ctrl              ; auto_align_pld_ctrl                      ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_wa_clk_slip_spacing                ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_wa_clk_slip_spacing_data           ; 0000010000                               ; Unsigned Binary                                                                                                                                                                                                                      ;
; pcs8g_rx_wa_det_latency_sync_status_beh     ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_wa_disp_err_flag                   ; dis_disp_err_flag                        ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_wa_kchar                           ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_wa_pd                              ; wa_pd_20                                 ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_wa_pd_data                         ; 0000000000000000000011111001111111111010 ; Unsigned Binary                                                                                                                                                                                                                      ;
; pcs8g_rx_wa_pd_polarity                     ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_wa_pld_controlled                  ; rising_edge_sensitive_dw                 ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_wa_renumber_data                   ; 0000001                                  ; Unsigned Binary                                                                                                                                                                                                                      ;
; pcs8g_rx_wa_rgnumber_data                   ; 00000001                                 ; Unsigned Binary                                                                                                                                                                                                                      ;
; pcs8g_rx_wa_rknumber_data                   ; 00001010                                 ; Unsigned Binary                                                                                                                                                                                                                      ;
; pcs8g_rx_wa_rosnumber_data                  ; 00                                       ; Unsigned Binary                                                                                                                                                                                                                      ;
; pcs8g_rx_wa_rvnumber_data                   ; 0000000000000                            ; Unsigned Binary                                                                                                                                                                                                                      ;
; pcs8g_rx_wa_sync_sm_ctrl                    ; gige_sync_sm                             ; String                                                                                                                                                                                                                               ;
; pcs8g_rx_wait_cnt                           ; 00000000                                 ; Unsigned Binary                                                                                                                                                                                                                      ;
; pcs8g_tx_agg_block_sel                      ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_tx_auto_speed_nego_gen2               ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_tx_bist_gen                           ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_tx_bit_reversal                       ; dis_bit_reversal                         ; String                                                                                                                                                                                                                               ;
; pcs8g_tx_bypass_pipeline_reg                ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_tx_byte_serializer                    ; en_bs_by_2                               ; String                                                                                                                                                                                                                               ;
; pcs8g_tx_cid_pattern                        ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_tx_cid_pattern_len                    ; 00000000                                 ; Unsigned Binary                                                                                                                                                                                                                      ;
; pcs8g_tx_clock_gate_bist                    ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_tx_clock_gate_bs_enc                  ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_tx_clock_gate_dw_fifowr               ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_tx_clock_gate_fiford                  ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_tx_clock_gate_prbs                    ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_tx_clock_gate_sw_fifowr               ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_tx_ctrl_plane_bonding_compensation    ; dis_compensation                         ; String                                                                                                                                                                                                                               ;
; pcs8g_tx_ctrl_plane_bonding_consumption     ; individual                               ; String                                                                                                                                                                                                                               ;
; pcs8g_tx_ctrl_plane_bonding_distribution    ; not_master_chnl_distr                    ; String                                                                                                                                                                                                                               ;
; pcs8g_tx_data_selection_8b10b_encoder_input ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_tx_dynamic_clk_switch                 ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_tx_eightb_tenb_disp_ctrl              ; dis_disp_ctrl                            ; String                                                                                                                                                                                                                               ;
; pcs8g_tx_eightb_tenb_encoder                ; dis_8b10b                                ; String                                                                                                                                                                                                                               ;
; pcs8g_tx_force_echar                        ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_tx_force_kchar                        ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_tx_hip_mode                           ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_tx_pcfifo_urst                        ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_tx_pcs_bypass                         ; dis_pcs_bypass                           ; String                                                                                                                                                                                                                               ;
; pcs8g_tx_phase_compensation_fifo            ; low_latency                              ; String                                                                                                                                                                                                                               ;
; pcs8g_tx_phfifo_write_clk_sel               ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_tx_pma_dw                             ; twenty_bit                               ; String                                                                                                                                                                                                                               ;
; pcs8g_tx_polarity_inversion                 ; enable_polinv                            ; String                                                                                                                                                                                                                               ;
; pcs8g_tx_prbs_gen                           ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_tx_prot_mode                          ; basic                                    ; String                                                                                                                                                                                                                               ;
; pcs8g_tx_refclk_b_clk_sel                   ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_tx_revloop_back_rm                    ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_tx_sup_mode                           ; user_mode                                ; String                                                                                                                                                                                                                               ;
; pcs8g_tx_symbol_swap                        ; dis_symbol_swap                          ; String                                                                                                                                                                                                                               ;
; pcs8g_tx_test_mode                          ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_tx_tx_bitslip                         ; dis_tx_bitslip                           ; String                                                                                                                                                                                                                               ;
; pcs8g_tx_tx_compliance_controlled_disparity ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_tx_txclk_freerun                      ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_tx_txpcs_urst                         ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pcs8g_tx_use_default_base_address           ; true                                     ; String                                                                                                                                                                                                                               ;
; pcs8g_tx_user_base_address                  ; 0                                        ; Signed Integer                                                                                                                                                                                                                       ;
; com_pcs_pma_if_auto_speed_ena               ; dis_auto_speed_ena                       ; String                                                                                                                                                                                                                               ;
; com_pcs_pma_if_force_freqdet                ; force_freqdet_dis                        ; String                                                                                                                                                                                                                               ;
; com_pcs_pma_if_func_mode                    ; eightg_only_pld                          ; String                                                                                                                                                                                                                               ;
; com_pcs_pma_if_pipe_if_g3pcs                ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; com_pcs_pma_if_pma_if_dft_en                ; dft_dis                                  ; String                                                                                                                                                                                                                               ;
; com_pcs_pma_if_pma_if_dft_val               ; dft_0                                    ; String                                                                                                                                                                                                                               ;
; com_pcs_pma_if_ppm_cnt_rst                  ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; com_pcs_pma_if_ppm_deassert_early           ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; com_pcs_pma_if_ppm_gen1_2_cnt               ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; com_pcs_pma_if_ppm_post_eidle_delay         ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; com_pcs_pma_if_ppmsel                       ; ppmsel_1000                              ; String                                                                                                                                                                                                                               ;
; com_pcs_pma_if_prot_mode                    ; other_protocols                          ; String                                                                                                                                                                                                                               ;
; com_pcs_pma_if_selectpcs                    ; eight_g_pcs                              ; String                                                                                                                                                                                                                               ;
; com_pcs_pma_if_sup_mode                     ; user_mode                                ; String                                                                                                                                                                                                                               ;
; com_pcs_pma_if_use_default_base_address     ; true                                     ; String                                                                                                                                                                                                                               ;
; com_pcs_pma_if_user_base_address            ; 0                                        ; Signed Integer                                                                                                                                                                                                                       ;
; com_pld_pcs_if_hip_enable                   ; hip_disable                              ; String                                                                                                                                                                                                                               ;
; com_pld_pcs_if_hrdrstctrl_en_cfg            ; hrst_dis_cfg                             ; String                                                                                                                                                                                                                               ;
; com_pld_pcs_if_hrdrstctrl_en_cfgusr         ; hrst_dis_cfgusr                          ; String                                                                                                                                                                                                                               ;
; com_pld_pcs_if_pld_side_data_source         ; pld                                      ; String                                                                                                                                                                                                                               ;
; com_pld_pcs_if_pld_side_reserved_source0    ; pld_res0                                 ; String                                                                                                                                                                                                                               ;
; com_pld_pcs_if_pld_side_reserved_source1    ; pld_res1                                 ; String                                                                                                                                                                                                                               ;
; com_pld_pcs_if_pld_side_reserved_source10   ; pld_res10                                ; String                                                                                                                                                                                                                               ;
; com_pld_pcs_if_pld_side_reserved_source11   ; pld_res11                                ; String                                                                                                                                                                                                                               ;
; com_pld_pcs_if_pld_side_reserved_source2    ; pld_res2                                 ; String                                                                                                                                                                                                                               ;
; com_pld_pcs_if_pld_side_reserved_source3    ; pld_res3                                 ; String                                                                                                                                                                                                                               ;
; com_pld_pcs_if_pld_side_reserved_source4    ; pld_res4                                 ; String                                                                                                                                                                                                                               ;
; com_pld_pcs_if_pld_side_reserved_source5    ; pld_res5                                 ; String                                                                                                                                                                                                                               ;
; com_pld_pcs_if_pld_side_reserved_source6    ; pld_res6                                 ; String                                                                                                                                                                                                                               ;
; com_pld_pcs_if_pld_side_reserved_source7    ; pld_res7                                 ; String                                                                                                                                                                                                                               ;
; com_pld_pcs_if_pld_side_reserved_source8    ; pld_res8                                 ; String                                                                                                                                                                                                                               ;
; com_pld_pcs_if_pld_side_reserved_source9    ; pld_res9                                 ; String                                                                                                                                                                                                                               ;
; com_pld_pcs_if_testbus_sel                  ; eight_g_pcs                              ; String                                                                                                                                                                                                                               ;
; com_pld_pcs_if_use_default_base_address     ; true                                     ; String                                                                                                                                                                                                                               ;
; com_pld_pcs_if_user_base_address            ; 0                                        ; Signed Integer                                                                                                                                                                                                                       ;
; com_pld_pcs_if_usrmode_sel4rst              ; usermode                                 ; String                                                                                                                                                                                                                               ;
; pipe12_ctrl_plane_bonding_consumption       ; individual                               ; String                                                                                                                                                                                                                               ;
; pipe12_elec_idle_delay_val                  ; 000                                      ; Unsigned Binary                                                                                                                                                                                                                      ;
; pipe12_elecidle_delay                       ; elec_idle_delay                          ; String                                                                                                                                                                                                                               ;
; pipe12_error_replace_pad                    ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pipe12_hip_mode                             ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pipe12_ind_error_reporting                  ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pipe12_phy_status_delay                     ; phystatus_delay                          ; String                                                                                                                                                                                                                               ;
; pipe12_phystatus_delay_val                  ; 000                                      ; Unsigned Binary                                                                                                                                                                                                                      ;
; pipe12_phystatus_rst_toggle                 ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pipe12_pipe_byte_de_serializer_en           ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pipe12_prot_mode                            ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pipe12_rpre_emph_a_val                      ; 000000                                   ; Unsigned Binary                                                                                                                                                                                                                      ;
; pipe12_rpre_emph_b_val                      ; 000000                                   ; Unsigned Binary                                                                                                                                                                                                                      ;
; pipe12_rpre_emph_c_val                      ; 000000                                   ; Unsigned Binary                                                                                                                                                                                                                      ;
; pipe12_rpre_emph_d_val                      ; 000000                                   ; Unsigned Binary                                                                                                                                                                                                                      ;
; pipe12_rpre_emph_e_val                      ; 000000                                   ; Unsigned Binary                                                                                                                                                                                                                      ;
; pipe12_rpre_emph_settings                   ; 000000                                   ; Unsigned Binary                                                                                                                                                                                                                      ;
; pipe12_rvod_sel_a_val                       ; 000000                                   ; Unsigned Binary                                                                                                                                                                                                                      ;
; pipe12_rvod_sel_b_val                       ; 000000                                   ; Unsigned Binary                                                                                                                                                                                                                      ;
; pipe12_rvod_sel_c_val                       ; 000000                                   ; Unsigned Binary                                                                                                                                                                                                                      ;
; pipe12_rvod_sel_d_val                       ; 000000                                   ; Unsigned Binary                                                                                                                                                                                                                      ;
; pipe12_rvod_sel_e_val                       ; 000000                                   ; Unsigned Binary                                                                                                                                                                                                                      ;
; pipe12_rvod_sel_settings                    ; 000000                                   ; Unsigned Binary                                                                                                                                                                                                                      ;
; pipe12_rx_pipe_enable                       ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pipe12_rxdetect_bypass                      ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pipe12_sup_mode                             ; user_mode                                ; String                                                                                                                                                                                                                               ;
; pipe12_tx_pipe_enable                       ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pipe12_txswing                              ; <auto_single>                            ; String                                                                                                                                                                                                                               ;
; pipe12_use_default_base_address             ; true                                     ; String                                                                                                                                                                                                                               ;
; pipe12_user_base_address                    ; 0                                        ; Signed Integer                                                                                                                                                                                                                       ;
; rx_pcs_pma_if_clkslip_sel                   ; pld                                      ; String                                                                                                                                                                                                                               ;
; rx_pcs_pma_if_prot_mode                     ; other_protocols                          ; String                                                                                                                                                                                                                               ;
; rx_pcs_pma_if_selectpcs                     ; eight_g_pcs                              ; String                                                                                                                                                                                                                               ;
; rx_pcs_pma_if_use_default_base_address      ; true                                     ; String                                                                                                                                                                                                                               ;
; rx_pcs_pma_if_user_base_address             ; 0                                        ; Signed Integer                                                                                                                                                                                                                       ;
; rx_pld_pcs_if_is_8g_0ppm                    ; false                                    ; String                                                                                                                                                                                                                               ;
; rx_pld_pcs_if_pcs_side_block_sel            ; eight_g_pcs                              ; String                                                                                                                                                                                                                               ;
; rx_pld_pcs_if_pld_side_data_source          ; pld                                      ; String                                                                                                                                                                                                                               ;
; rx_pld_pcs_if_use_default_base_address      ; true                                     ; String                                                                                                                                                                                                                               ;
; rx_pld_pcs_if_user_base_address             ; 0                                        ; Signed Integer                                                                                                                                                                                                                       ;
; tx_pcs_pma_if_selectpcs                     ; eight_g_pcs                              ; String                                                                                                                                                                                                                               ;
; tx_pcs_pma_if_use_default_base_address      ; true                                     ; String                                                                                                                                                                                                                               ;
; tx_pcs_pma_if_user_base_address             ; 0                                        ; Signed Integer                                                                                                                                                                                                                       ;
; tx_pld_pcs_if_is_8g_0ppm                    ; false                                    ; String                                                                                                                                                                                                                               ;
; tx_pld_pcs_if_pld_side_data_source          ; pld                                      ; String                                                                                                                                                                                                                               ;
; tx_pld_pcs_if_use_default_base_address      ; true                                     ; String                                                                                                                                                                                                                               ;
; tx_pld_pcs_if_user_base_address             ; 0                                        ; Signed Integer                                                                                                                                                                                                                       ;
+---------------------------------------------+------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_rx_pld_pcs_interface_rbc:inst_av_hssi_rx_pld_pcs_interface ;
+--------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value       ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; avmm_group_channel_index ; 0           ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; is_8g_0ppm               ; false       ; String                                                                                                                                                                                                                                                                                                                                                  ;
; pcs_side_block_sel       ; eight_g_pcs ; String                                                                                                                                                                                                                                                                                                                                                  ;
; pld_side_data_source     ; pld         ; String                                                                                                                                                                                                                                                                                                                                                  ;
; use_default_base_address ; true        ; String                                                                                                                                                                                                                                                                                                                                                  ;
; user_base_address        ; 0           ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
+--------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_common_pcs_pma_interface_rbc:inst_av_hssi_common_pcs_pma_interface ;
+--------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value              ; Type                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; func_mode                ; eightg_only_pld    ; String                                                                                                                                                                                                                                                                                                                                                   ;
; prot_mode                ; other_protocols    ; String                                                                                                                                                                                                                                                                                                                                                   ;
; sup_mode                 ; user_mode          ; String                                                                                                                                                                                                                                                                                                                                                   ;
; avmm_group_channel_index ; 0                  ; Signed Integer                                                                                                                                                                                                                                                                                                                                           ;
; pma_if_dft_en            ; dft_dis            ; String                                                                                                                                                                                                                                                                                                                                                   ;
; pma_if_dft_val           ; dft_0              ; String                                                                                                                                                                                                                                                                                                                                                   ;
; use_default_base_address ; true               ; String                                                                                                                                                                                                                                                                                                                                                   ;
; user_base_address        ; 0                  ; Signed Integer                                                                                                                                                                                                                                                                                                                                           ;
; pipe_if_g3pcs            ; <auto_single>      ; String                                                                                                                                                                                                                                                                                                                                                   ;
; selectpcs                ; eight_g_pcs        ; String                                                                                                                                                                                                                                                                                                                                                   ;
; force_freqdet            ; force_freqdet_dis  ; String                                                                                                                                                                                                                                                                                                                                                   ;
; ppmsel                   ; ppmsel_1000        ; String                                                                                                                                                                                                                                                                                                                                                   ;
; auto_speed_ena           ; dis_auto_speed_ena ; String                                                                                                                                                                                                                                                                                                                                                   ;
; ppm_cnt_rst              ; <auto_single>      ; String                                                                                                                                                                                                                                                                                                                                                   ;
; ppm_gen1_2_cnt           ; <auto_single>      ; String                                                                                                                                                                                                                                                                                                                                                   ;
; ppm_post_eidle_delay     ; <auto_single>      ; String                                                                                                                                                                                                                                                                                                                                                   ;
; ppm_deassert_early       ; <auto_single>      ; String                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs ;
+---------------------------------+------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value                                    ; Type                                                                                                                                                                                                                                                                                          ;
+---------------------------------+------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; prot_mode                       ; basic                                    ; String                                                                                                                                                                                                                                                                                        ;
; sup_mode                        ; user_mode                                ; String                                                                                                                                                                                                                                                                                        ;
; avmm_group_channel_index        ; 0                                        ; Signed Integer                                                                                                                                                                                                                                                                                ;
; bo_pad                          ; 0000000000                               ; Unsigned Binary                                                                                                                                                                                                                                                                               ;
; bo_pattern                      ; 00000000000111111011                     ; Unsigned Binary                                                                                                                                                                                                                                                                               ;
; channel_number                  ; 0                                        ; Signed Integer                                                                                                                                                                                                                                                                                ;
; cid_pattern_len                 ; 00000000                                 ; Unsigned Binary                                                                                                                                                                                                                                                                               ;
; clkcmp_pattern_n                ; 00101111000101111100                     ; Unsigned Binary                                                                                                                                                                                                                                                                               ;
; clkcmp_pattern_p                ; 11010000111010000011                     ; Unsigned Binary                                                                                                                                                                                                                                                                               ;
; deskew_pattern                  ; 1101101000                               ; Unsigned Binary                                                                                                                                                                                                                                                                               ;
; fixed_pat_num                   ; 1111                                     ; Unsigned Binary                                                                                                                                                                                                                                                                               ;
; mask_cnt                        ; 1100100000                               ; Unsigned Binary                                                                                                                                                                                                                                                                               ;
; pma_done_count                  ; 000000000000000000                       ; Unsigned Binary                                                                                                                                                                                                                                                                               ;
; runlength_val                   ; 000100                                   ; Unsigned Binary                                                                                                                                                                                                                                                                               ;
; use_default_base_address        ; true                                     ; String                                                                                                                                                                                                                                                                                        ;
; user_base_address               ; 0                                        ; Signed Integer                                                                                                                                                                                                                                                                                ;
; wa_clk_slip_spacing_data        ; 0000010000                               ; Unsigned Binary                                                                                                                                                                                                                                                                               ;
; wa_pd_data                      ; 0000000000000000000011111001111111111010 ; Unsigned Binary                                                                                                                                                                                                                                                                               ;
; wa_renumber_data                ; 0000001                                  ; Unsigned Binary                                                                                                                                                                                                                                                                               ;
; wa_rgnumber_data                ; 00000001                                 ; Unsigned Binary                                                                                                                                                                                                                                                                               ;
; wa_rknumber_data                ; 00001010                                 ; Unsigned Binary                                                                                                                                                                                                                                                                               ;
; wa_rosnumber_data               ; 00                                       ; Unsigned Binary                                                                                                                                                                                                                                                                               ;
; wa_rvnumber_data                ; 0000000000000                            ; Unsigned Binary                                                                                                                                                                                                                                                                               ;
; wait_cnt                        ; 00000000                                 ; Unsigned Binary                                                                                                                                                                                                                                                                               ;
; test_mode                       ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
; hip_mode                        ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
; pcs_bypass                      ; dis_pcs_bypass                           ; String                                                                                                                                                                                                                                                                                        ;
; pma_dw                          ; twenty_bit                               ; String                                                                                                                                                                                                                                                                                        ;
; pipe_if_enable                  ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
; prbs_ver                        ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
; wa_boundary_lock_ctrl           ; auto_align_pld_ctrl                      ; String                                                                                                                                                                                                                                                                                        ;
; wa_pld_controlled               ; rising_edge_sensitive_dw                 ; String                                                                                                                                                                                                                                                                                        ;
; wa_pd_polarity                  ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
; wa_pd                           ; wa_pd_20                                 ; String                                                                                                                                                                                                                                                                                        ;
; wa_sync_sm_ctrl                 ; gige_sync_sm                             ; String                                                                                                                                                                                                                                                                                        ;
; wa_kchar                        ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
; fixed_pat_det                   ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
; ibm_invalid_code                ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
; force_signal_detect             ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
; wa_det_latency_sync_status_beh  ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
; wa_clk_slip_spacing             ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
; eightb_tenb_decoder             ; dis_8b10b                                ; String                                                                                                                                                                                                                                                                                        ;
; wa_disp_err_flag                ; dis_disp_err_flag                        ; String                                                                                                                                                                                                                                                                                        ;
; polarity_inversion              ; en_pol_inv                               ; String                                                                                                                                                                                                                                                                                        ;
; bit_reversal                    ; en_bit_reversal                          ; String                                                                                                                                                                                                                                                                                        ;
; symbol_swap                     ; en_symbol_swap                           ; String                                                                                                                                                                                                                                                                                        ;
; runlength_check                 ; en_runlength_dw                          ; String                                                                                                                                                                                                                                                                                        ;
; ctrl_plane_bonding_consumption  ; individual                               ; String                                                                                                                                                                                                                                                                                        ;
; deskew                          ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
; deskew_prog_pattern_only        ; dis_deskew_prog_pat_only                 ; String                                                                                                                                                                                                                                                                                        ;
; rate_match                      ; dis_rm                                   ; String                                                                                                                                                                                                                                                                                        ;
; err_flags_sel                   ; <auto_any>                               ; String                                                                                                                                                                                                                                                                                        ;
; polinv_8b10b_dec                ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
; eightbtenb_decoder_output_sel   ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
; invalid_code_flag_only          ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
; auto_error_replacement          ; <auto_any>                               ; String                                                                                                                                                                                                                                                                                        ;
; pad_or_edb_error_replace        ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
; byte_deserializer               ; en_bds_by_2                              ; String                                                                                                                                                                                                                                                                                        ;
; byte_order                      ; dis_bo                                   ; String                                                                                                                                                                                                                                                                                        ;
; dw_one_or_two_symbol_bo         ; donot_care_one_two_bo                    ; String                                                                                                                                                                                                                                                                                        ;
; re_bo_on_wa                     ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
; phase_compensation_fifo         ; low_latency                              ; String                                                                                                                                                                                                                                                                                        ;
; tx_rx_parallel_loopback         ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
; prbs_ver_clr_flag               ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
; cid_pattern                     ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
; bist_ver                        ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
; bist_ver_clr_flag               ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
; cdr_ctrl                        ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
; cdr_ctrl_rxvalid_mask           ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
; auto_speed_nego                 ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
; eidle_entry_iei                 ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
; eidle_entry_sd                  ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
; eidle_entry_eios                ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
; ctrl_plane_bonding_distribution ; not_master_chnl_distr                    ; String                                                                                                                                                                                                                                                                                        ;
; ctrl_plane_bonding_compensation ; dis_compensation                         ; String                                                                                                                                                                                                                                                                                        ;
; bypass_pipeline_reg             ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
; rx_refclk                       ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
; rx_rcvd_clk                     ; rcvd_clk_rcvd_clk                        ; String                                                                                                                                                                                                                                                                                        ;
; agg_block_sel                   ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
; rx_clk1                         ; rcvd_clk_clk1                            ; String                                                                                                                                                                                                                                                                                        ;
; rx_clk2                         ; rcvd_clk_clk2                            ; String                                                                                                                                                                                                                                                                                        ;
; rx_wr_clk                       ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
; rx_rd_clk                       ; pld_rx_clk                               ; String                                                                                                                                                                                                                                                                                        ;
; clock_gate_bist                 ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
; clock_gate_sw_wa                ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
; clock_gate_dw_wa                ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
; clock_gate_sw_dskw_wr           ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
; clock_gate_dw_dskw_wr           ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
; clock_gate_prbs                 ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
; clock_gate_cdr_eidle            ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
; clock_gate_dskw_rd              ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
; clock_gate_sw_rm_wr             ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
; clock_gate_sw_rm_rd             ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
; clock_gate_dw_rm_rd             ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
; clock_gate_dw_rm_wr             ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
; clock_gate_bds_dec_asn          ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
; clock_gate_byteorder            ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
; clock_gate_sw_pc_wrclk          ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
; clock_gate_dw_pc_wrclk          ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
; clock_gate_pc_rdclk             ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
; rx_pcs_urst                     ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
; rx_clk_free_running             ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
; comp_fifo_rst_pld_ctrl          ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
; pc_fifo_rst_pld_ctrl            ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
; test_bus_sel                    ; <auto_single>                            ; String                                                                                                                                                                                                                                                                                        ;
+---------------------------------+------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface ;
+--------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value       ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; avmm_group_channel_index ; 0           ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; selectpcs                ; eight_g_pcs ; String                                                                                                                                                                                                                                                                                                                                                  ;
; use_default_base_address ; true        ; String                                                                                                                                                                                                                                                                                                                                                  ;
; user_base_address        ; 0           ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
+--------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_rx_pcs_pma_interface_rbc:inst_av_hssi_rx_pcs_pma_interface ;
+--------------------------+-----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value           ; Type                                                                                                                                                                                                                                                                                                                                                ;
+--------------------------+-----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; prot_mode                ; other_protocols ; String                                                                                                                                                                                                                                                                                                                                              ;
; avmm_group_channel_index ; 0               ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
; selectpcs                ; eight_g_pcs     ; String                                                                                                                                                                                                                                                                                                                                              ;
; use_default_base_address ; true            ; String                                                                                                                                                                                                                                                                                                                                              ;
; user_base_address        ; 0               ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
; clkslip_sel              ; pld             ; String                                                                                                                                                                                                                                                                                                                                              ;
+--------------------------+-----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs ;
+------------------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                 ; Type                                                                                                                                                                                                                                                                                                          ;
+------------------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; prot_mode                          ; basic                 ; String                                                                                                                                                                                                                                                                                                        ;
; sup_mode                           ; user_mode             ; String                                                                                                                                                                                                                                                                                                        ;
; avmm_group_channel_index           ; 0                     ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; channel_number                     ; 0                     ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; cid_pattern_len                    ; 00000000              ; Unsigned Binary                                                                                                                                                                                                                                                                                               ;
; use_default_base_address           ; true                  ; String                                                                                                                                                                                                                                                                                                        ;
; user_base_address                  ; 0                     ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; test_mode                          ; <auto_single>         ; String                                                                                                                                                                                                                                                                                                        ;
; hip_mode                           ; <auto_single>         ; String                                                                                                                                                                                                                                                                                                        ;
; pma_dw                             ; twenty_bit            ; String                                                                                                                                                                                                                                                                                                        ;
; pcs_bypass                         ; dis_pcs_bypass        ; String                                                                                                                                                                                                                                                                                                        ;
; phase_compensation_fifo            ; low_latency           ; String                                                                                                                                                                                                                                                                                                        ;
; tx_compliance_controlled_disparity ; <auto_single>         ; String                                                                                                                                                                                                                                                                                                        ;
; force_kchar                        ; <auto_single>         ; String                                                                                                                                                                                                                                                                                                        ;
; force_echar                        ; <auto_single>         ; String                                                                                                                                                                                                                                                                                                        ;
; byte_serializer                    ; en_bs_by_2            ; String                                                                                                                                                                                                                                                                                                        ;
; data_selection_8b10b_encoder_input ; <auto_single>         ; String                                                                                                                                                                                                                                                                                                        ;
; eightb_tenb_disp_ctrl              ; dis_disp_ctrl         ; String                                                                                                                                                                                                                                                                                                        ;
; eightb_tenb_encoder                ; dis_8b10b             ; String                                                                                                                                                                                                                                                                                                        ;
; prbs_gen                           ; <auto_single>         ; String                                                                                                                                                                                                                                                                                                        ;
; cid_pattern                        ; <auto_single>         ; String                                                                                                                                                                                                                                                                                                        ;
; bist_gen                           ; <auto_single>         ; String                                                                                                                                                                                                                                                                                                        ;
; bit_reversal                       ; dis_bit_reversal      ; String                                                                                                                                                                                                                                                                                                        ;
; symbol_swap                        ; dis_symbol_swap       ; String                                                                                                                                                                                                                                                                                                        ;
; polarity_inversion                 ; enable_polinv         ; String                                                                                                                                                                                                                                                                                                        ;
; tx_bitslip                         ; dis_tx_bitslip        ; String                                                                                                                                                                                                                                                                                                        ;
; ctrl_plane_bonding_consumption     ; individual            ; String                                                                                                                                                                                                                                                                                                        ;
; agg_block_sel                      ; <auto_single>         ; String                                                                                                                                                                                                                                                                                                        ;
; ctrl_plane_bonding_distribution    ; not_master_chnl_distr ; String                                                                                                                                                                                                                                                                                                        ;
; ctrl_plane_bonding_compensation    ; dis_compensation      ; String                                                                                                                                                                                                                                                                                                        ;
; bypass_pipeline_reg                ; <auto_single>         ; String                                                                                                                                                                                                                                                                                                        ;
; clock_gate_bs_enc                  ; <auto_single>         ; String                                                                                                                                                                                                                                                                                                        ;
; clock_gate_prbs                    ; <auto_single>         ; String                                                                                                                                                                                                                                                                                                        ;
; clock_gate_bist                    ; <auto_single>         ; String                                                                                                                                                                                                                                                                                                        ;
; clock_gate_sw_fifowr               ; <auto_single>         ; String                                                                                                                                                                                                                                                                                                        ;
; clock_gate_dw_fifowr               ; <auto_single>         ; String                                                                                                                                                                                                                                                                                                        ;
; clock_gate_fiford                  ; <auto_single>         ; String                                                                                                                                                                                                                                                                                                        ;
; revloop_back_rm                    ; <auto_single>         ; String                                                                                                                                                                                                                                                                                                        ;
; phfifo_write_clk_sel               ; <auto_single>         ; String                                                                                                                                                                                                                                                                                                        ;
; refclk_b_clk_sel                   ; <auto_single>         ; String                                                                                                                                                                                                                                                                                                        ;
; dynamic_clk_switch                 ; <auto_single>         ; String                                                                                                                                                                                                                                                                                                        ;
; auto_speed_nego_gen2               ; <auto_single>         ; String                                                                                                                                                                                                                                                                                                        ;
; txclk_freerun                      ; <auto_single>         ; String                                                                                                                                                                                                                                                                                                        ;
; pcfifo_urst                        ; <auto_single>         ; String                                                                                                                                                                                                                                                                                                        ;
; txpcs_urst                         ; <auto_single>         ; String                                                                                                                                                                                                                                                                                                        ;
+------------------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface ;
+----------------------------+-----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value           ; Type                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------+-----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; avmm_group_channel_index   ; 0               ; Signed Integer                                                                                                                                                                                                                                                                                                                                            ;
; hip_enable                 ; hip_disable     ; String                                                                                                                                                                                                                                                                                                                                                    ;
; hrdrstctrl_en_cfg          ; hrst_dis_cfg    ; String                                                                                                                                                                                                                                                                                                                                                    ;
; hrdrstctrl_en_cfgusr       ; hrst_dis_cfgusr ; String                                                                                                                                                                                                                                                                                                                                                    ;
; pld_side_data_source       ; pld             ; String                                                                                                                                                                                                                                                                                                                                                    ;
; pld_side_reserved_source0  ; pld_res0        ; String                                                                                                                                                                                                                                                                                                                                                    ;
; pld_side_reserved_source1  ; pld_res1        ; String                                                                                                                                                                                                                                                                                                                                                    ;
; pld_side_reserved_source10 ; pld_res10       ; String                                                                                                                                                                                                                                                                                                                                                    ;
; pld_side_reserved_source11 ; pld_res11       ; String                                                                                                                                                                                                                                                                                                                                                    ;
; pld_side_reserved_source2  ; pld_res2        ; String                                                                                                                                                                                                                                                                                                                                                    ;
; pld_side_reserved_source3  ; pld_res3        ; String                                                                                                                                                                                                                                                                                                                                                    ;
; pld_side_reserved_source4  ; pld_res4        ; String                                                                                                                                                                                                                                                                                                                                                    ;
; pld_side_reserved_source5  ; pld_res5        ; String                                                                                                                                                                                                                                                                                                                                                    ;
; pld_side_reserved_source6  ; pld_res6        ; String                                                                                                                                                                                                                                                                                                                                                    ;
; pld_side_reserved_source7  ; pld_res7        ; String                                                                                                                                                                                                                                                                                                                                                    ;
; pld_side_reserved_source8  ; pld_res8        ; String                                                                                                                                                                                                                                                                                                                                                    ;
; pld_side_reserved_source9  ; pld_res9        ; String                                                                                                                                                                                                                                                                                                                                                    ;
; testbus_sel                ; eight_g_pcs     ; String                                                                                                                                                                                                                                                                                                                                                    ;
; use_default_base_address   ; true            ; String                                                                                                                                                                                                                                                                                                                                                    ;
; user_base_address          ; 0               ; Signed Integer                                                                                                                                                                                                                                                                                                                                            ;
; usrmode_sel4rst            ; usermode        ; String                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------------+-----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface ;
+--------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value ; Type                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; avmm_group_channel_index ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; is_8g_0ppm               ; false ; String                                                                                                                                                                                                                                                                                                                                                        ;
; pld_side_data_source     ; pld   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; use_default_base_address ; true  ; String                                                                                                                                                                                                                                                                                                                                                        ;
; user_base_address        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
+--------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; bonded_lanes        ; 1     ; Signed Integer                                                                                                                                                                                                                                                               ;
; bonding_master_ch   ; 0     ; Signed Integer                                                                                                                                                                                                                                                               ;
; bonding_master_only ; -1    ; String                                                                                                                                                                                                                                                                       ;
; pma_reserved_ch     ; -1    ; String                                                                                                                                                                                                                                                                       ;
; rx_enable           ; 1     ; Signed Integer                                                                                                                                                                                                                                                               ;
; tx_enable           ; 1     ; Signed Integer                                                                                                                                                                                                                                                               ;
; enable_8g_tx        ; true  ; String                                                                                                                                                                                                                                                                       ;
; enable_8g_rx        ; true  ; String                                                                                                                                                                                                                                                                       ;
; request_dcd         ; 1     ; Signed Integer                                                                                                                                                                                                                                                               ;
; request_vrc         ; 0     ; Signed Integer                                                                                                                                                                                                                                                               ;
; request_offset      ; 1     ; Signed Integer                                                                                                                                                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|av_reconfig_bundle_to_xcvr:avmm_interface_insts[0].av_reconfig_bundle_to_xcvr_inst ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; native_ifs     ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pll_type       ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                   ;
; rx_enable      ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                   ;
; tx_enable      ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                   ;
; request_dcd    ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                   ;
; request_vrc    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                   ;
; request_offset ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst|alt_xcvr_resync:gen_status_reg_tx.alt_xcvr_resync_inst ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNC_CHAIN_LENGTH ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                       ;
; WIDTH             ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                       ;
; SLOW_CLOCK        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                       ;
; INIT_VALUE        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst|alt_xcvr_resync:gen_status_reg_rx.alt_xcvr_resync_inst ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNC_CHAIN_LENGTH ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                       ;
; WIDTH             ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                       ;
; SLOW_CLOCK        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                       ;
; INIT_VALUE        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reconfig_interfaces ; 4     ; Signed Integer                                                                                                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_data_adapter:av_xcvr_data_adapter_inst ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                           ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lanes             ; 2     ; Signed Integer                                                                                                                                                                                                 ;
; channel_interface ; 0     ; Signed Integer                                                                                                                                                                                                 ;
; ser_base_factor   ; 10    ; Signed Integer                                                                                                                                                                                                 ;
; ser_words         ; 4     ; Signed Integer                                                                                                                                                                                                 ;
; skip_word         ; 1     ; Signed Integer                                                                                                                                                                                                 ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_common:csr ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; lanes          ; 2     ; Signed Integer                                                                                                                                      ;
; plls           ; 1     ; Signed Integer                                                                                                                                      ;
; rpc            ; 1     ; Signed Integer                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_wait_generate:top_wait|alt_xcvr_resync:rst_sync ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                            ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNC_CHAIN_LENGTH ; 2     ; Signed Integer                                                                                                                                                                  ;
; WIDTH             ; 1     ; Signed Integer                                                                                                                                                                  ;
; SLOW_CLOCK        ; 0     ; Signed Integer                                                                                                                                                                  ;
; INIT_VALUE        ; 1     ; Signed Integer                                                                                                                                                                  ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; lanes          ; 2     ; Signed Integer                                                                                                                                         ;
; words          ; 4     ; Signed Integer                                                                                                                                         ;
; boundary_width ; 5     ; Signed Integer                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_write_mux:wmux_tx_invpolarity ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; groups         ; 2     ; Signed Integer                                                                                                                                                                                   ;
; grp_size       ; 1     ; Signed Integer                                                                                                                                                                                   ;
; sel_size       ; 5     ; Signed Integer                                                                                                                                                                                   ;
; init_value     ; 0     ; Signed Integer                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_write_mux:wmux_tx_invpolarity|csr_mux:o_narrow ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; groups         ; 2     ; Signed Integer                                                                                                                                                                                                    ;
; grp_size       ; 1     ; Signed Integer                                                                                                                                                                                                    ;
; sel_size       ; 5     ; Signed Integer                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_write_mux:wmux_tx_bitslipboundaryselect ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; groups         ; 2     ; Signed Integer                                                                                                                                                                                             ;
; grp_size       ; 5     ; Signed Integer                                                                                                                                                                                             ;
; sel_size       ; 5     ; Signed Integer                                                                                                                                                                                             ;
; init_value     ; 0     ; Signed Integer                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_write_mux:wmux_tx_bitslipboundaryselect|csr_mux:o_narrow ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; groups         ; 2     ; Signed Integer                                                                                                                                                                                                              ;
; grp_size       ; 5     ; Signed Integer                                                                                                                                                                                                              ;
; sel_size       ; 5     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_write_mux:wmux_rx_invpolarity ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; groups         ; 2     ; Signed Integer                                                                                                                                                                                   ;
; grp_size       ; 1     ; Signed Integer                                                                                                                                                                                   ;
; sel_size       ; 5     ; Signed Integer                                                                                                                                                                                   ;
; init_value     ; 0     ; Signed Integer                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_write_mux:wmux_rx_invpolarity|csr_mux:o_narrow ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; groups         ; 2     ; Signed Integer                                                                                                                                                                                                    ;
; grp_size       ; 1     ; Signed Integer                                                                                                                                                                                                    ;
; sel_size       ; 5     ; Signed Integer                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_write_mux:wmux_rx_enapatternalign ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; groups         ; 2     ; Signed Integer                                                                                                                                                                                       ;
; grp_size       ; 1     ; Signed Integer                                                                                                                                                                                       ;
; sel_size       ; 5     ; Signed Integer                                                                                                                                                                                       ;
; init_value     ; 0     ; Signed Integer                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_write_mux:wmux_rx_enapatternalign|csr_mux:o_narrow ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; groups         ; 2     ; Signed Integer                                                                                                                                                                                                        ;
; grp_size       ; 1     ; Signed Integer                                                                                                                                                                                                        ;
; sel_size       ; 5     ; Signed Integer                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_write_mux:wmux_rx_bitreversalenable ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; groups         ; 2     ; Signed Integer                                                                                                                                                                                         ;
; grp_size       ; 1     ; Signed Integer                                                                                                                                                                                         ;
; sel_size       ; 5     ; Signed Integer                                                                                                                                                                                         ;
; init_value     ; 0     ; Signed Integer                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_write_mux:wmux_rx_bitreversalenable|csr_mux:o_narrow ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; groups         ; 2     ; Signed Integer                                                                                                                                                                                                          ;
; grp_size       ; 1     ; Signed Integer                                                                                                                                                                                                          ;
; sel_size       ; 5     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_write_mux:wmux_rx_bytereversalenable ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; groups         ; 2     ; Signed Integer                                                                                                                                                                                          ;
; grp_size       ; 1     ; Signed Integer                                                                                                                                                                                          ;
; sel_size       ; 5     ; Signed Integer                                                                                                                                                                                          ;
; init_value     ; 0     ; Signed Integer                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_write_mux:wmux_rx_bytereversalenable|csr_mux:o_narrow ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; groups         ; 2     ; Signed Integer                                                                                                                                                                                                           ;
; grp_size       ; 1     ; Signed Integer                                                                                                                                                                                                           ;
; sel_size       ; 5     ; Signed Integer                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_write_mux:wmux_rx_bitslip ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; groups         ; 2     ; Signed Integer                                                                                                                                                                               ;
; grp_size       ; 1     ; Signed Integer                                                                                                                                                                               ;
; sel_size       ; 5     ; Signed Integer                                                                                                                                                                               ;
; init_value     ; 0     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_write_mux:wmux_rx_bitslip|csr_mux:o_narrow ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; groups         ; 2     ; Signed Integer                                                                                                                                                                                                ;
; grp_size       ; 1     ; Signed Integer                                                                                                                                                                                                ;
; sel_size       ; 5     ; Signed Integer                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_write_mux:wmux_rx_a1a2size ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; groups         ; 2     ; Signed Integer                                                                                                                                                                                ;
; grp_size       ; 1     ; Signed Integer                                                                                                                                                                                ;
; sel_size       ; 5     ; Signed Integer                                                                                                                                                                                ;
; init_value     ; 0     ; Signed Integer                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_write_mux:wmux_rx_a1a2size|csr_mux:o_narrow ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; groups         ; 2     ; Signed Integer                                                                                                                                                                                                 ;
; grp_size       ; 1     ; Signed Integer                                                                                                                                                                                                 ;
; sel_size       ; 5     ; Signed Integer                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_read_only_reg:mux_rx_patterndetect ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; groups         ; 2     ; Signed Integer                                                                                                                                                                                        ;
; grp_size       ; 4     ; Signed Integer                                                                                                                                                                                        ;
; sel_size       ; 5     ; Signed Integer                                                                                                                                                                                        ;
; sync_stages    ; 2     ; Signed Integer                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_read_only_reg:mux_rx_patterndetect|csr_mux:o_narrow ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; groups         ; 2     ; Signed Integer                                                                                                                                                                                                         ;
; grp_size       ; 4     ; Signed Integer                                                                                                                                                                                                         ;
; sel_size       ; 5     ; Signed Integer                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_read_only_reg:mux_rx_syncstatus ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; groups         ; 2     ; Signed Integer                                                                                                                                                                                     ;
; grp_size       ; 4     ; Signed Integer                                                                                                                                                                                     ;
; sel_size       ; 5     ; Signed Integer                                                                                                                                                                                     ;
; sync_stages    ; 2     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_read_only_reg:mux_rx_syncstatus|csr_mux:o_narrow ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; groups         ; 2     ; Signed Integer                                                                                                                                                                                                      ;
; grp_size       ; 4     ; Signed Integer                                                                                                                                                                                                      ;
; sel_size       ; 5     ; Signed Integer                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_read_only_reg:mux_rx_errdetect ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; groups         ; 2     ; Signed Integer                                                                                                                                                                                    ;
; grp_size       ; 4     ; Signed Integer                                                                                                                                                                                    ;
; sel_size       ; 5     ; Signed Integer                                                                                                                                                                                    ;
; sync_stages    ; 2     ; Signed Integer                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_read_only_reg:mux_rx_errdetect|csr_mux:o_narrow ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; groups         ; 2     ; Signed Integer                                                                                                                                                                                                     ;
; grp_size       ; 4     ; Signed Integer                                                                                                                                                                                                     ;
; sel_size       ; 5     ; Signed Integer                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_read_only_reg:mux_rx_disperr ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; groups         ; 2     ; Signed Integer                                                                                                                                                                                  ;
; grp_size       ; 4     ; Signed Integer                                                                                                                                                                                  ;
; sel_size       ; 5     ; Signed Integer                                                                                                                                                                                  ;
; sync_stages    ; 2     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_read_only_reg:mux_rx_disperr|csr_mux:o_narrow ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; groups         ; 2     ; Signed Integer                                                                                                                                                                                                   ;
; grp_size       ; 4     ; Signed Integer                                                                                                                                                                                                   ;
; sel_size       ; 5     ; Signed Integer                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_read_only_reg:mux_rx_a1a2sizeout ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; groups         ; 2     ; Signed Integer                                                                                                                                                                                      ;
; grp_size       ; 4     ; Signed Integer                                                                                                                                                                                      ;
; sel_size       ; 5     ; Signed Integer                                                                                                                                                                                      ;
; sync_stages    ; 2     ; Signed Integer                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_read_only_reg:mux_rx_a1a2sizeout|csr_mux:o_narrow ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; groups         ; 2     ; Signed Integer                                                                                                                                                                                                       ;
; grp_size       ; 4     ; Signed Integer                                                                                                                                                                                                       ;
; sel_size       ; 5     ; Signed Integer                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_read_only_reg:mux_rx_phase_comp_fifo_error ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; groups         ; 2     ; Signed Integer                                                                                                                                                                                                ;
; grp_size       ; 1     ; Signed Integer                                                                                                                                                                                                ;
; sel_size       ; 5     ; Signed Integer                                                                                                                                                                                                ;
; sync_stages    ; 2     ; Signed Integer                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_read_only_reg:mux_rx_phase_comp_fifo_error|csr_mux:o_narrow ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; groups         ; 2     ; Signed Integer                                                                                                                                                                                                                 ;
; grp_size       ; 1     ; Signed Integer                                                                                                                                                                                                                 ;
; sel_size       ; 5     ; Signed Integer                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_read_only_reg:mux_rx_bitslipboundaryselectout ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; groups         ; 2     ; Signed Integer                                                                                                                                                                                                   ;
; grp_size       ; 5     ; Signed Integer                                                                                                                                                                                                   ;
; sel_size       ; 5     ; Signed Integer                                                                                                                                                                                                   ;
; sync_stages    ; 2     ; Signed Integer                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_read_only_reg:mux_rx_bitslipboundaryselectout|csr_mux:o_narrow ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; groups         ; 2     ; Signed Integer                                                                                                                                                                                                                    ;
; grp_size       ; 5     ; Signed Integer                                                                                                                                                                                                                    ;
; sel_size       ; 5     ; Signed Integer                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_read_only_reg:mux_tx_phase_comp_fifo_error ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; groups         ; 2     ; Signed Integer                                                                                                                                                                                                ;
; grp_size       ; 1     ; Signed Integer                                                                                                                                                                                                ;
; sel_size       ; 5     ; Signed Integer                                                                                                                                                                                                ;
; sync_stages    ; 2     ; Signed Integer                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_read_only_reg:mux_tx_phase_comp_fifo_error|csr_mux:o_narrow ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; groups         ; 2     ; Signed Integer                                                                                                                                                                                                                 ;
; grp_size       ; 1     ; Signed Integer                                                                                                                                                                                                                 ;
; sel_size       ; 5     ; Signed Integer                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_read_only_reg:mux_rlv ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; groups         ; 2     ; Signed Integer                                                                                                                                                                           ;
; grp_size       ; 1     ; Signed Integer                                                                                                                                                                           ;
; sel_size       ; 5     ; Signed Integer                                                                                                                                                                           ;
; sync_stages    ; 2     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_read_only_reg:mux_rlv|csr_mux:o_narrow ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; groups         ; 2     ; Signed Integer                                                                                                                                                                                            ;
; grp_size       ; 1     ; Signed Integer                                                                                                                                                                                            ;
; sel_size       ; 5     ; Signed Integer                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller ;
+-----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                                                               ;
+-----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CHANNELS              ; 2     ; Signed Integer                                                                                                                                                                     ;
; PLLS                  ; 1     ; Signed Integer                                                                                                                                                                     ;
; SYS_CLK_IN_MHZ        ; 250   ; Signed Integer                                                                                                                                                                     ;
; SYNCHRONIZE_RESET     ; 0     ; Signed Integer                                                                                                                                                                     ;
; REDUCED_SIM_TIME      ; 1     ; Signed Integer                                                                                                                                                                     ;
; TX_PLL_ENABLE         ; 1     ; Unsigned Binary                                                                                                                                                                    ;
; T_PLL_POWERDOWN       ; 1000  ; Signed Integer                                                                                                                                                                     ;
; SYNCHRONIZE_PLL_RESET ; 0     ; Signed Integer                                                                                                                                                                     ;
; TX_ENABLE             ; 1     ; Unsigned Binary                                                                                                                                                                    ;
; TX_PER_CHANNEL        ; 0     ; Signed Integer                                                                                                                                                                     ;
; T_TX_ANALOGRESET      ; 0     ; Signed Integer                                                                                                                                                                     ;
; T_TX_DIGITALRESET     ; 20    ; Signed Integer                                                                                                                                                                     ;
; T_PLL_LOCK_HYST       ; 0     ; Signed Integer                                                                                                                                                                     ;
; RX_ENABLE             ; 1     ; Unsigned Binary                                                                                                                                                                    ;
; RX_PER_CHANNEL        ; 1     ; Unsigned Binary                                                                                                                                                                    ;
; T_RX_ANALOGRESET      ; 40    ; Signed Integer                                                                                                                                                                     ;
; T_RX_DIGITALRESET     ; 4000  ; Signed Integer                                                                                                                                                                     ;
; EN_PLL_CAL_BUSY       ; 0     ; Signed Integer                                                                                                                                                                     ;
+-----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_pll.counter_pll_powerdown ;
+----------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                                                                                                                                                                                     ;
+----------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CLKS_PER_SEC   ; 250000000 ; Signed Integer                                                                                                                                                                                                                           ;
; RESET_PER_NS   ; 1000      ; Signed Integer                                                                                                                                                                                                                           ;
; RESET_COUNT    ; 0         ; Signed Integer                                                                                                                                                                                                                           ;
; ACTIVE_LEVEL   ; 0         ; Signed Integer                                                                                                                                                                                                                           ;
+----------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_resync:g_tx.g_tx[0].g_tx.resync_tx_cal_busy ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                        ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNC_CHAIN_LENGTH ; 2     ; Signed Integer                                                                                                                                                                                                                              ;
; WIDTH             ; 4     ; Signed Integer                                                                                                                                                                                                                              ;
; SLOW_CLOCK        ; 0     ; Signed Integer                                                                                                                                                                                                                              ;
; INIT_VALUE        ; 0     ; Signed Integer                                                                                                                                                                                                                              ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset ;
+----------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                                                                                                                                                                                                   ;
+----------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CLKS_PER_SEC   ; 250000000 ; Signed Integer                                                                                                                                                                                                                                         ;
; RESET_PER_NS   ; 20        ; Signed Integer                                                                                                                                                                                                                                         ;
; RESET_COUNT    ; 0         ; Signed Integer                                                                                                                                                                                                                                         ;
; ACTIVE_LEVEL   ; 1         ; Signed Integer                                                                                                                                                                                                                                         ;
+----------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_ready ;
+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                                                                                                                                                                             ;
+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CLKS_PER_SEC   ; 25000000 ; Signed Integer                                                                                                                                                                                                                                   ;
; RESET_PER_NS   ; 1000000  ; Signed Integer                                                                                                                                                                                                                                   ;
; RESET_COUNT    ; 3        ; Signed Integer                                                                                                                                                                                                                                   ;
; ACTIVE_LEVEL   ; 1        ; Signed Integer                                                                                                                                                                                                                                   ;
+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_resync:g_rx.g_rx[0].g_rx.resync_rx_cal_busy ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                        ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNC_CHAIN_LENGTH ; 2     ; Signed Integer                                                                                                                                                                                                                              ;
; WIDTH             ; 3     ; Signed Integer                                                                                                                                                                                                                              ;
; SLOW_CLOCK        ; 0     ; Signed Integer                                                                                                                                                                                                                              ;
; INIT_VALUE        ; 100   ; Unsigned Binary                                                                                                                                                                                                                             ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_rx.g_rx[0].g_rx.counter_rx_analogreset ;
+----------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                                                                                                                                                                                                  ;
+----------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CLKS_PER_SEC   ; 250000000 ; Signed Integer                                                                                                                                                                                                                                        ;
; RESET_PER_NS   ; 40        ; Signed Integer                                                                                                                                                                                                                                        ;
; RESET_COUNT    ; 0         ; Signed Integer                                                                                                                                                                                                                                        ;
; ACTIVE_LEVEL   ; 1         ; Signed Integer                                                                                                                                                                                                                                        ;
+----------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_rx.g_rx[0].g_rx.counter_rx_digitalreset ;
+----------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                                                                                                                                                                                                   ;
+----------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CLKS_PER_SEC   ; 250000000 ; Signed Integer                                                                                                                                                                                                                                         ;
; RESET_PER_NS   ; 4000      ; Signed Integer                                                                                                                                                                                                                                         ;
; RESET_COUNT    ; 0         ; Signed Integer                                                                                                                                                                                                                                         ;
; ACTIVE_LEVEL   ; 1         ; Signed Integer                                                                                                                                                                                                                                         ;
+----------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_rx.g_rx[0].g_rx.counter_rx_ready ;
+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                                                                                                                                                                             ;
+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CLKS_PER_SEC   ; 25000000 ; Signed Integer                                                                                                                                                                                                                                   ;
; RESET_PER_NS   ; 1000000  ; Signed Integer                                                                                                                                                                                                                                   ;
; RESET_COUNT    ; 3        ; Signed Integer                                                                                                                                                                                                                                   ;
; ACTIVE_LEVEL   ; 1        ; Signed Integer                                                                                                                                                                                                                                   ;
+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_resync:g_rx.g_rx[1].g_rx.resync_rx_cal_busy ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                        ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNC_CHAIN_LENGTH ; 2     ; Signed Integer                                                                                                                                                                                                                              ;
; WIDTH             ; 3     ; Signed Integer                                                                                                                                                                                                                              ;
; SLOW_CLOCK        ; 0     ; Signed Integer                                                                                                                                                                                                                              ;
; INIT_VALUE        ; 100   ; Unsigned Binary                                                                                                                                                                                                                             ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_rx.g_rx[1].g_rx.counter_rx_analogreset ;
+----------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                                                                                                                                                                                                  ;
+----------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CLKS_PER_SEC   ; 250000000 ; Signed Integer                                                                                                                                                                                                                                        ;
; RESET_PER_NS   ; 40        ; Signed Integer                                                                                                                                                                                                                                        ;
; RESET_COUNT    ; 0         ; Signed Integer                                                                                                                                                                                                                                        ;
; ACTIVE_LEVEL   ; 1         ; Signed Integer                                                                                                                                                                                                                                        ;
+----------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_rx.g_rx[1].g_rx.counter_rx_digitalreset ;
+----------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                                                                                                                                                                                                   ;
+----------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CLKS_PER_SEC   ; 250000000 ; Signed Integer                                                                                                                                                                                                                                         ;
; RESET_PER_NS   ; 4000      ; Signed Integer                                                                                                                                                                                                                                         ;
; RESET_COUNT    ; 0         ; Signed Integer                                                                                                                                                                                                                                         ;
; ACTIVE_LEVEL   ; 1         ; Signed Integer                                                                                                                                                                                                                                         ;
+----------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_rx.g_rx[1].g_rx.counter_rx_ready ;
+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                                                                                                                                                                             ;
+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CLKS_PER_SEC   ; 25000000 ; Signed Integer                                                                                                                                                                                                                                   ;
; RESET_PER_NS   ; 1000000  ; Signed Integer                                                                                                                                                                                                                                   ;
; RESET_COUNT    ; 3        ; Signed Integer                                                                                                                                                                                                                                   ;
; ACTIVE_LEVEL   ; 1        ; Signed Integer                                                                                                                                                                                                                                   ;
+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                                    ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                                                          ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                                          ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                                          ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                                          ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                                                          ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                                          ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                                          ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                                          ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                                          ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                                          ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                                          ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                                                          ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                                                          ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                                          ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                                          ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                                          ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                                          ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                                          ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                                          ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                                          ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_pattern_check_sfp_a_csr_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                                                         ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                                                         ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                                                         ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                                                         ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_pattern_check_sfp_b_csr_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                                                         ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                                                         ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                                                         ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                                                         ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_pattern_gen_sfp_a_csr_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                                                       ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                                                       ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                                                       ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                                                       ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_pattern_gen_sfp_b_csr_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                                                       ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                                                       ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                                                       ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                                                       ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:xcvr_custom_phy_0_phy_mgmt_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                                                 ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                                                 ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                                                 ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:alt_xcvr_reconfig_0_reconfig_mgmt_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 7     ; Signed Integer                                                                                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                                                        ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                                                        ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                                                        ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                                                        ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 86    ; Signed Integer                                                                                                                                                  ;
; PKT_QOS_L                 ; 86    ; Signed Integer                                                                                                                                                  ;
; PKT_DATA_SIDEBAND_H       ; 84    ; Signed Integer                                                                                                                                                  ;
; PKT_DATA_SIDEBAND_L       ; 84    ; Signed Integer                                                                                                                                                  ;
; PKT_ADDR_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                                                                  ;
; PKT_ADDR_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                                                                  ;
; PKT_CACHE_H               ; 100   ; Signed Integer                                                                                                                                                  ;
; PKT_CACHE_L               ; 97    ; Signed Integer                                                                                                                                                  ;
; PKT_THREAD_ID_H           ; 93    ; Signed Integer                                                                                                                                                  ;
; PKT_THREAD_ID_L           ; 93    ; Signed Integer                                                                                                                                                  ;
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                                                  ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                                                  ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                  ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                                                  ;
; PKT_BURST_TYPE_H          ; 82    ; Signed Integer                                                                                                                                                  ;
; PKT_BURST_TYPE_L          ; 81    ; Signed Integer                                                                                                                                                  ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                                                  ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                  ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                                  ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                  ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                  ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                                                  ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                                                  ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                                                  ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                                                  ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                                                  ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                                                  ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                                  ;
; ID                        ; 0     ; Signed Integer                                                                                                                                                  ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                                  ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                                                                  ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                                  ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                  ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                                                                  ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                                  ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                                  ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                                                  ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                                  ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                                  ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                                                  ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                                                  ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_pattern_check_sfp_a_csr_slave_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                    ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                    ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                                    ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                                                    ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                                    ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                                    ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                                                                    ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                                                                    ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                                                                    ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                                    ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                                                                    ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                                                                    ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                                                                    ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                                                                    ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                                    ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_pattern_check_sfp_a_csr_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                                             ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_check_sfp_a_csr_slave_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                               ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                               ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_pattern_check_sfp_b_csr_slave_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                    ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                    ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                                    ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                                                    ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                                    ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                                    ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                                                                    ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                                                                    ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                                                                    ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                                    ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                                                                    ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                                                                    ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                                                                    ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                                                                    ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                                    ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_pattern_check_sfp_b_csr_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                                             ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_check_sfp_b_csr_slave_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                               ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                               ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_pattern_gen_sfp_a_csr_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                  ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                  ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                                  ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                                                  ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                                  ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                                  ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                                                                  ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                                                                  ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                                                                  ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                                  ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                                                                  ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                                                                  ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                                                                  ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                                                                  ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                                  ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_pattern_gen_sfp_a_csr_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                                           ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_gen_sfp_a_csr_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                             ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                             ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_pattern_gen_sfp_b_csr_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                  ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                  ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                                  ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                                                  ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                                  ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                                  ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                                                                  ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                                                                  ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                                                                  ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                                  ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                                                                  ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                                                                  ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                                                                  ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                                                                  ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                                  ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_pattern_gen_sfp_b_csr_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                                           ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_gen_sfp_b_csr_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                             ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                             ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:xcvr_custom_phy_0_phy_mgmt_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                            ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                            ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                            ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                                            ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                            ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                            ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                                                            ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                                                            ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                                                            ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                                                            ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                                                            ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                                                            ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                            ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                            ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                                                            ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                                                            ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                                                            ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                                                            ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                                                            ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                                                            ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                            ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:xcvr_custom_phy_0_phy_mgmt_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                                     ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:xcvr_custom_phy_0_phy_mgmt_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                       ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                       ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:alt_xcvr_reconfig_0_reconfig_mgmt_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                   ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                   ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                                   ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                                                   ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                                   ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                                   ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                                                                   ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                                                                   ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                                                                   ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                                   ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                                                                   ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                                                                   ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                                                                   ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                                                                   ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                                   ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:alt_xcvr_reconfig_0_reconfig_mgmt_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                                            ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_xcvr_reconfig_0_reconfig_mgmt_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                              ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                              ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|low_latency_10g_1ch_mm_interconnect_0_router:router|low_latency_10g_1ch_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                     ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 4     ; Signed Integer                                                                                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 5     ; Signed Integer                                                                                                                                                                                                                                           ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|low_latency_10g_1ch_mm_interconnect_0_router_001:router_001|low_latency_10g_1ch_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                                 ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                                       ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                       ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                       ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                                       ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|low_latency_10g_1ch_mm_interconnect_0_router_001:router_002|low_latency_10g_1ch_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                                 ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                                       ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                       ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                       ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                                       ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|low_latency_10g_1ch_mm_interconnect_0_router_001:router_003|low_latency_10g_1ch_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                                 ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                                       ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                       ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                       ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                                       ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|low_latency_10g_1ch_mm_interconnect_0_router_001:router_004|low_latency_10g_1ch_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                                 ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                                       ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                       ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                       ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                                       ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|low_latency_10g_1ch_mm_interconnect_0_router_001:router_005|low_latency_10g_1ch_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                                 ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                                       ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                       ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                       ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                                       ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|low_latency_10g_1ch_mm_interconnect_0_router_001:router_006|low_latency_10g_1ch_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                                 ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                                       ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                       ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                       ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                                       ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                                       ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                                                       ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                                                       ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                                                       ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                       ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                       ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                                                       ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                                                       ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                                                       ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                                                                                                                       ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                                                       ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                                                       ;
; VALID_WIDTH               ; 6     ; Signed Integer                                                                                                                                                       ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                                                       ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                                                       ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                                                       ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|low_latency_10g_1ch_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                        ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 6      ; Signed Integer                                                                                                                                                                                              ;
; SCHEME         ; no-arb ; String                                                                                                                                                                                                      ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                                                              ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|low_latency_10g_1ch_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|low_latency_10g_1ch_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                               ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|low_latency_10g_1ch_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                                         ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                                         ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                                         ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|low_latency_10g_1ch_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                                         ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                                         ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                                         ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|low_latency_10g_1ch_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                                         ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                                         ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                                         ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|low_latency_10g_1ch_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                                         ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                                         ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                                         ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|low_latency_10g_1ch_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                                         ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                                         ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                                         ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_reset_controller:rst_controller ;
+---------------------------+----------+--------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                       ;
+---------------------------+----------+--------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                             ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                             ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                             ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                             ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                             ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                             ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                             ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                             ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                             ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                             ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                             ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                             ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                             ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                             ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                             ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                             ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                             ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                     ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                             ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                             ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                             ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                             ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                             ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                             ;
+---------------------------+----------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                           ;
+---------------------------+----------+------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                 ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                         ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                 ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                                 ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                                 ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                                 ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                                 ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                 ;
+---------------------------+----------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                         ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_reset_controller:rst_controller_002 ;
+---------------------------+----------+------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                           ;
+---------------------------+----------+------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                 ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                         ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                 ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                                 ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                                 ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                                 ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                                 ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                 ;
+---------------------------+----------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                         ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_reset_controller:rst_controller_003 ;
+---------------------------+----------+------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                           ;
+---------------------------+----------+------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                 ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                         ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                 ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                                 ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                                 ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                                 ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                                 ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                 ;
+---------------------------+----------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                         ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_reset_controller:rst_controller_004 ;
+---------------------------+----------+------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                           ;
+---------------------------+----------+------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                 ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                 ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                         ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                 ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                                 ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                                 ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                                 ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                                 ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                 ;
+---------------------------+----------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                         ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                  ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                                  ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                                                                  ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                  ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                                                  ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                                                                                  ;
; NUMWORDS_B                         ; 64                   ; Untyped                                                                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                  ;
; DEVICE_FAMILY                      ; Arria V              ; Untyped                                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_ipm1      ; Untyped                                                                                                                  ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0 ;
+------------------------------------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                                            ; Type                                                                                                                                                                                                  ;
+------------------------------------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                ; Untyped                                                                                                                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                                                               ; AUTO_CARRY                                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                              ; IGNORE_CARRY                                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                                                               ; AUTO_CASCADE                                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                              ; IGNORE_CASCADE                                                                                                                                                                                        ;
; WIDTH_BYTEENA                      ; 1                                                                ; Untyped                                                                                                                                                                                               ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                  ; Untyped                                                                                                                                                                                               ;
; WIDTH_A                            ; 32                                                               ; Untyped                                                                                                                                                                                               ;
; WIDTHAD_A                          ; 7                                                                ; Untyped                                                                                                                                                                                               ;
; NUMWORDS_A                         ; 128                                                              ; Untyped                                                                                                                                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                     ; Untyped                                                                                                                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                                                             ; Untyped                                                                                                                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                                                             ; Untyped                                                                                                                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                                                             ; Untyped                                                                                                                                                                                               ;
; INDATA_ACLR_A                      ; NONE                                                             ; Untyped                                                                                                                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                                                             ; Untyped                                                                                                                                                                                               ;
; WIDTH_B                            ; 32                                                               ; Untyped                                                                                                                                                                                               ;
; WIDTHAD_B                          ; 7                                                                ; Untyped                                                                                                                                                                                               ;
; NUMWORDS_B                         ; 128                                                              ; Untyped                                                                                                                                                                                               ;
; INDATA_REG_B                       ; CLOCK0                                                           ; Untyped                                                                                                                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                                                           ; Untyped                                                                                                                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1                                                           ; Untyped                                                                                                                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK0                                                           ; Untyped                                                                                                                                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                     ; Untyped                                                                                                                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1                                                           ; Untyped                                                                                                                                                                                               ;
; INDATA_ACLR_B                      ; NONE                                                             ; Untyped                                                                                                                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                                                             ; Untyped                                                                                                                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                                                             ; Untyped                                                                                                                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                                                             ; Untyped                                                                                                                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                                                             ; Untyped                                                                                                                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                                                             ; Untyped                                                                                                                                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                                                                ; Untyped                                                                                                                                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                                                                ; Untyped                                                                                                                                                                                               ;
; RAM_BLOCK_TYPE                     ; M10K                                                             ; Untyped                                                                                                                                                                                               ;
; BYTE_SIZE                          ; 8                                                                ; Untyped                                                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ; Untyped                                                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                             ; Untyped                                                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                             ; Untyped                                                                                                                                                                                               ;
; INIT_FILE                          ; db/arria_v_two_sfp_link.ram0_av_xrbasic_l2p_rom_7965580d.hdl.mif ; Untyped                                                                                                                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                           ; Untyped                                                                                                                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                                                                ; Untyped                                                                                                                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                           ; Untyped                                                                                                                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                           ; Untyped                                                                                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                           ; Untyped                                                                                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                           ; Untyped                                                                                                                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                  ; Untyped                                                                                                                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                  ; Untyped                                                                                                                                                                                               ;
; ENABLE_ECC                         ; FALSE                                                            ; Untyped                                                                                                                                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                            ; Untyped                                                                                                                                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                                                                ; Untyped                                                                                                                                                                                               ;
; DEVICE_FAMILY                      ; Arria V                                                          ; Untyped                                                                                                                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_0132                                                  ; Untyped                                                                                                                                                                                               ;
+------------------------------------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                         ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                        ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                                                                                                                                                                                            ;
; Entity Instance                           ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 64                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 64                                                                                                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0 ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 128                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 128                                                                                                                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                    ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_reset_controller:rst_controller_004" ;
+----------------+--------+----------+---------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                         ;
+----------------+--------+----------+---------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                                          ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                    ;
+----------------+--------+----------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_reset_controller:rst_controller_003" ;
+----------------+--------+----------+---------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                         ;
+----------------+--------+----------+---------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                                          ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                    ;
+----------------+--------+----------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_reset_controller:rst_controller_002" ;
+----------------+--------+----------+---------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                         ;
+----------------+--------+----------+---------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                                          ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                    ;
+----------------+--------+----------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+---------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                         ;
+----------------+--------+----------+---------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                                          ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                    ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                    ;
+----------------+--------+----------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+-----------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                     ;
+----------------+--------+----------+-----------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                                      ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                ;
+----------------+--------+----------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|low_latency_10g_1ch_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                                                             ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[11..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                        ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                        ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                 ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|low_latency_10g_1ch_mm_interconnect_0_router_001:router_001|low_latency_10g_1ch_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                              ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                              ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                              ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|low_latency_10g_1ch_mm_interconnect_0_router:router|low_latency_10g_1ch_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                     ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                      ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                      ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:alt_xcvr_reconfig_0_reconfig_mgmt_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                          ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:alt_xcvr_reconfig_0_reconfig_mgmt_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                                                  ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                                                             ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:xcvr_custom_phy_0_phy_mgmt_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                   ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:xcvr_custom_phy_0_phy_mgmt_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                                           ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                                                      ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_gen_sfp_b_csr_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                         ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_pattern_gen_sfp_b_csr_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                                                 ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                                                            ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_gen_sfp_a_csr_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                         ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_pattern_gen_sfp_a_csr_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                                                 ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                                                            ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_check_sfp_b_csr_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                           ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_pattern_check_sfp_b_csr_slave_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                                                   ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                                                              ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_check_sfp_a_csr_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                           ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_pattern_check_sfp_a_csr_slave_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                                                   ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                                                              ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent" ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                                                ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:alt_xcvr_reconfig_0_reconfig_mgmt_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                          ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                                                     ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:xcvr_custom_phy_0_phy_mgmt_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                   ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_pattern_gen_sfp_b_csr_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                         ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_pattern_gen_sfp_a_csr_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                         ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_pattern_check_sfp_b_csr_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                           ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                                                      ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                                                      ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_pattern_check_sfp_a_csr_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                           ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                                                      ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                                                      ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                         ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                                                    ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                                                    ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_rx.g_rx[1].g_rx.counter_rx_ready" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                    ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_or   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
; reset      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                     ;
; reset_stat ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_rx.g_rx[1].g_rx.counter_rx_digitalreset" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                              ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                               ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_rx.g_rx[1].g_rx.counter_rx_analogreset" ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                                                                            ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_or ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                       ;
; reset_n  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                             ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_rx.g_rx[0].g_rx.counter_rx_ready" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                    ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_or   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
; reset      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                     ;
; reset_stat ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_rx.g_rx[0].g_rx.counter_rx_digitalreset" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                              ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                               ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_rx.g_rx[0].g_rx.counter_rx_analogreset" ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                                                                            ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_or ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                       ;
; reset_n  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                             ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_ready" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                    ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_or   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
; reset      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                     ;
; reset_stat ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                              ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                               ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_resync:g_tx.g_tx[0].g_tx.resync_tx_cal_busy" ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                                                                     ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d[2] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                ;
; q[2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                         ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_pll.counter_pll_powerdown" ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                                                               ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sync_req ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; reset_or ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; reset_n  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller" ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                      ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tx_analogreset ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; pll_select     ; Input  ; Info     ; Stuck at GND                                                                                                                                                 ;
; tx_manual      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                 ;
; pll_cal_busy   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                 ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs" ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                   ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; csr_rx_bitslip ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_common:csr" ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                 ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; csr_reset_all ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                     ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst" ;
+---------------------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                                  ; Type   ; Severity ; Details                                                                                                                                                                                        ;
+---------------------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tx_rxdetclk                           ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_agg_align_status                   ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_agg_align_status_sync_0            ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_agg_align_status_sync_0_top_or_bot ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_agg_align_status_top_or_bot        ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_agg_cg_comp_rd_d_all               ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_agg_cg_comp_rd_d_all_top_or_bot    ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_agg_cg_comp_wr_all                 ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_agg_cg_comp_wr_all_top_or_bot      ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_agg_del_cond_met_0                 ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_agg_del_cond_met_0_top_or_bot      ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_agg_en_dskw_qd                     ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_agg_en_dskw_qd_top_or_bot          ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_agg_en_dskw_rd_ptrs                ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_agg_en_dskw_rd_ptrs_top_or_bot     ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_agg_fifo_ovr_0                     ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_agg_fifo_ovr_0_top_or_bot          ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_agg_fifo_rd_in_comp_0              ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_agg_fifo_rd_in_comp_0_top_or_bot   ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_agg_fifo_rst_rd_qd                 ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_agg_fifo_rst_rd_qd_top_or_bot      ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_agg_insert_incomplete_0            ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_agg_insert_incomplete_0_top_or_bot ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_agg_latency_comp_0                 ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_agg_latency_comp_0_top_or_bot      ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_agg_rcvd_clk_agg                   ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_agg_rcvd_clk_agg_top_or_bot        ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_agg_rx_control_rs                  ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_agg_rx_control_rs_top_or_bot       ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_agg_rx_data_rs                     ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_agg_rx_data_rs_top_or_bot          ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_agg_test_so_to_pld_in              ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_agg_testbus                        ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_agg_tx_ctl_ts                      ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_agg_tx_ctl_ts_top_or_bot           ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_agg_tx_data_ts                     ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_agg_tx_data_ts_top_or_bot          ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_emsip_com_in                       ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_emsip_rx_special_in                ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_emsip_tx_in                        ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_emsip_tx_special_in                ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_pld_8g_cmpfifourst_n               ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_pld_8g_phfifourst_rx_n             ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_pld_8g_phfifourst_tx_n             ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_pld_8g_powerdown                   ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_pld_8g_prbs_cid_en                 ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_pld_8g_rddisable_tx                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                   ;
; in_pld_8g_rdenable_rmf                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                   ;
; in_pld_8g_rdenable_rx                 ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_pld_8g_refclk_dig                  ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_pld_8g_refclk_dig2                 ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_pld_8g_rev_loopbk                  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                   ;
; in_pld_8g_rxpolarity                  ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_pld_8g_tx_data_valid               ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                   ;
; in_pld_8g_txdeemph                    ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_pld_8g_txdetectrxloopback          ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_pld_8g_txmargin                    ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_pld_8g_txswing                     ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_pld_8g_wrdisable_rx                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                   ;
; in_pld_8g_wrenable_rmf                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                   ;
; in_pld_8g_wrenable_tx                 ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                   ;
; in_pld_agg_refclk_dig                 ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_pld_eidleinfersel                  ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_pld_partial_reconfig_in            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                   ;
; in_pld_pcs_pma_if_refclk_dig          ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_pld_rate                           ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_pld_reserved_in                    ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_pld_rx_clk_slip_in                 ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                   ;
; in_pld_scan_mode_n                    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                   ;
; in_pld_scan_shift_n                   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                   ;
; in_pld_sync_sm_en                     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                   ;
; in_pma_hclk                           ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_pma_reserved_in                    ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_pma_rx_freq_tx_cmu_pll_lock_in     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                   ;
; out_agg_align_det_sync                ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; out_agg_align_status_sync             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; out_agg_cg_comp_rd_d_out              ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; out_agg_cg_comp_wr_out                ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; out_agg_dec_ctl                       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; out_agg_dec_data                      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; out_agg_dec_data_valid                ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; out_agg_del_cond_met_out              ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; out_agg_fifo_ovr_out                  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; out_agg_fifo_rd_out_comp              ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; out_agg_insert_incomplete_out         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; out_agg_latency_comp_out              ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; out_agg_rd_align                      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; out_agg_rd_enable_sync                ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; out_agg_refclk_dig                    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; out_agg_running_disp                  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; out_agg_rxpcs_rst                     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; out_agg_scan_mode_n                   ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; out_agg_scan_shift_n                  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; out_agg_sync_status                   ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; out_agg_tx_ctl_tc                     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; out_agg_tx_data_tc                    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; out_agg_txpcs_rst                     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; out_emsip_com_clk_out                 ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; out_emsip_com_out                     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; out_emsip_rx_out                      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; out_emsip_rx_special_out              ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; out_emsip_tx_special_out              ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; out_pld_8g_a1a2_k1k2_flag             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; out_pld_8g_align_status               ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; out_pld_8g_bistdone                   ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; out_pld_8g_bisterr                    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; out_pld_8g_phystatus                  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; out_pld_8g_rx_data_valid              ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; out_pld_8g_rxelecidle                 ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; out_pld_8g_rxstatus                   ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; out_pld_8g_rxvalid                    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; out_pld_clklow                        ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; out_pld_fref                          ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; out_pma_current_coeff                 ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; out_pma_nfrzdrv                       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; out_pma_partial_reconfig              ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; out_pma_reserved_out                  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; out_pma_rx_clk_out                    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; out_pma_tx_clk_out                    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; rx_dataout                            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                       ;
; out_pcs_signal_ok                     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                       ;
; tx_clkdivtx                           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                       ;
; tx_pcsrstn                            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                   ;
; tx_fref                               ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                   ;
; in_pld_tx_pma_data                    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                   ;
; out_emsip_tx_clk_out                  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                       ;
; out_pld_reserved_out                  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                       ;
; out_pld_test_data                     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                       ;
; out_pld_test_si_to_agg_out            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                       ;
; out_pma_ppm_lock                      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                       ;
; rx_sd                                 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                       ;
+---------------------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls" ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                                                                  ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; hclk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                 ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst" ;
+-----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                             ;
+-----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; hardoccaldone   ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                        ;
; stat_pll_locked ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                        ;
; dcd_ack         ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                        ;
; dcd_sum_a       ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                        ;
; dcd_sum_b       ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                        ;
+-----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm" ;
+------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                                                                                                                             ;
+------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pcs_8g_prbs_done ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                        ;
; pcs_8g_prbs_err  ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                        ;
+------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface" ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                      ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; asynchdatain ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
; reset        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface" ;
+------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                          ;
+------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; asynchdatain     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                         ;
; pcs8gpldextrain  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                         ;
; pcs8gpldextraout ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                                     ;
; pcs8gscanshift   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                         ;
; pcs8gtestsi      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                         ;
; pcs8gtestso      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                                     ;
; pcspmaiftestsi   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                         ;
; pcspmaiftestso   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                                     ;
+------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs" ;
+---------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                      ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                   ;
+---------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; detectrxloopout           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; phfifotxdeemph            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; phfifotxmargin            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; phfifotxswing             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; pipepowerdownout          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; refclkb                   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; refclkbreset              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; rxpolarityout             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; txpipeclk                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; txpipeelectidle           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; txpipesoftreset           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; observablebyteserdesclock ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                  ;
; syncdatain                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                  ;
; txblkstart                ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                              ;
; txblkstartout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                  ;
; txcomplianceout           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                  ;
; txdatakouttogen3          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                  ;
; txdataouttogen3           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                  ;
; txdatavalidouttogen3      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                  ;
; txelecidleout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                  ;
; txsynchdr                 ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                              ;
; txsynchdrout              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                  ;
+---------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_rx_pcs_pma_interface_rbc:inst_av_hssi_rx_pcs_pma_interface" ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                             ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; datainfrompma[79..20] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                        ;
; asynchdatain          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
; reset                 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface" ;
+----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                              ;
+----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dataouttopma[79..20] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                  ;
; asynchdatain         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                             ;
; reset                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                             ;
+----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs" ;
+---------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                      ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                   ;
+---------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; eidledetected             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; pipedata                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; rxpipeclk                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; rxpipesoftreset           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; speedchange               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; speedchangeinchnldownpipe ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; speedchangeinchnluppipe   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; phystatusinternal         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                              ;
; rxstatusinternal[2]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                              ;
; rxvalidinternal           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                              ;
; errctrl                   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                  ;
; errdata                   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                  ;
; observablebyteserdesclock ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                  ;
; phystatuspcsgen3          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                              ;
; prbsdone                  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                  ;
; prbserrlt                 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                  ;
; rmfifopartialempty        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                  ;
; rmfifopartialfull         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                  ;
; rmfiforeadenable          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                              ;
; rmfifowriteenable         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                              ;
; runlengthviolation        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                  ;
; rxblkstart                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                  ;
; rxsynchdr                 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                  ;
; rxsynchdrpcsgen3          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                              ;
; selftestdone              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                  ;
; selftesterr               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                  ;
; syncdatain                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                  ;
+---------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_common_pcs_pma_interface_rbc:inst_av_hssi_common_pcs_pma_interface" ;
+-------------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                          ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                             ;
+-------------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pcs8gpowerstatetransitiondone ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                 ;
; pmacurrentcoeff[5..0]         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                 ;
; pmapcieswitch[1]              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                 ;
; pcs8gpmacurrentcoeff          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                        ;
; pcs8gtxdetectrx               ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                        ;
; pmapcieswdone[1]              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                        ;
; asynchdatain                  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
+-------------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_rx_pld_pcs_interface_rbc:inst_av_hssi_rx_pld_pcs_interface" ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                  ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; asynchdatain     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
; pcs8grdenablermf ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
; pcs8gwrenablermf ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
; reset            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch" ;
+-----------------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                              ; Type   ; Severity ; Details                                                                                                                                                                                                                                              ;
+-----------------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_config_sel_in_chnl_down        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                         ;
; in_config_sel_in_chnl_up          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                         ;
; in_fifo_select_in_chnl_down       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                         ;
; in_fifo_select_in_chnl_up         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                         ;
; in_reset_pc_ptrs_in_chnl_down     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                         ;
; in_reset_pc_ptrs_in_chnl_up       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                         ;
; in_reset_ppm_cntrs_in_chnl_down   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                         ;
; in_reset_ppm_cntrs_in_chnl_up     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                         ;
; in_rx_div_sync_in_chnl_down       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                         ;
; in_rx_div_sync_in_chnl_up         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                         ;
; in_rx_rd_enable_in_chnl_down      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                         ;
; in_rx_rd_enable_in_chnl_up        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                         ;
; in_rx_we_in_chnl_down             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                         ;
; in_rx_we_in_chnl_up               ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                         ;
; in_rx_wr_enable_in_chnl_down      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                         ;
; in_rx_wr_enable_in_chnl_up        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                         ;
; in_speed_change_in_chnl_down      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                         ;
; in_speed_change_in_chnl_up        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                         ;
; in_tx_div_sync_in_chnl_down       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                         ;
; in_tx_div_sync_in_chnl_up         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                         ;
; in_tx_rd_enable_in_chnl_down      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                         ;
; in_tx_rd_enable_in_chnl_up        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                         ;
; in_tx_wr_enable_in_chnl_down      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                         ;
; in_tx_wr_enable_in_chnl_up        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                         ;
; out_config_sel_out_chnl_down      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                  ;
; out_config_sel_out_chnl_up        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                  ;
; out_fifo_select_out_chnl_down     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                  ;
; out_fifo_select_out_chnl_up       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                  ;
; out_reset_pc_ptrs_out_chnl_down   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                  ;
; out_reset_pc_ptrs_out_chnl_up     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                  ;
; out_reset_ppm_cntrs_out_chnl_down ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                  ;
; out_reset_ppm_cntrs_out_chnl_up   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                  ;
; out_rx_div_sync_out_chnl_down     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                  ;
; out_rx_div_sync_out_chnl_up       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                  ;
; out_rx_rd_enable_out_chnl_down    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                  ;
; out_rx_rd_enable_out_chnl_up      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                  ;
; out_rx_we_out_chnl_down           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                  ;
; out_rx_we_out_chnl_up             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                  ;
; out_rx_wr_enable_out_chnl_down    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                  ;
; out_rx_wr_enable_out_chnl_up      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                  ;
; out_speed_change_out_chnl_down    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                  ;
; out_speed_change_out_chnl_up      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                  ;
; out_tx_div_sync_out_chnl_down     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                  ;
; out_tx_div_sync_out_chnl_up       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                  ;
; out_tx_rd_enable_out_chnl_down    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                  ;
; out_tx_rd_enable_out_chnl_up      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                  ;
; out_tx_wr_enable_out_chnl_down    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                  ;
; out_tx_wr_enable_out_chnl_up      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                  ;
+-----------------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst" ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; datain[79..20] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma" ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                          ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pcieswdone ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                              ;
; vrlpbkn    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                     ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma" ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                                                                                        ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tx_datain ; Input ; Warning  ; Input port expression (80 bits) is wider than the input port (20 bits) it drives.  The 60 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst" ;
+---------------------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                                  ; Type   ; Severity ; Details                                                                                                                                                                                        ;
+---------------------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tx_rxdetclk                           ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_agg_align_status                   ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_agg_align_status_sync_0            ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_agg_align_status_sync_0_top_or_bot ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_agg_align_status_top_or_bot        ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_agg_cg_comp_rd_d_all               ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_agg_cg_comp_rd_d_all_top_or_bot    ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_agg_cg_comp_wr_all                 ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_agg_cg_comp_wr_all_top_or_bot      ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_agg_del_cond_met_0                 ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_agg_del_cond_met_0_top_or_bot      ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_agg_en_dskw_qd                     ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_agg_en_dskw_qd_top_or_bot          ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_agg_en_dskw_rd_ptrs                ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_agg_en_dskw_rd_ptrs_top_or_bot     ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_agg_fifo_ovr_0                     ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_agg_fifo_ovr_0_top_or_bot          ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_agg_fifo_rd_in_comp_0              ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_agg_fifo_rd_in_comp_0_top_or_bot   ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_agg_fifo_rst_rd_qd                 ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_agg_fifo_rst_rd_qd_top_or_bot      ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_agg_insert_incomplete_0            ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_agg_insert_incomplete_0_top_or_bot ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_agg_latency_comp_0                 ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_agg_latency_comp_0_top_or_bot      ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_agg_rcvd_clk_agg                   ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_agg_rcvd_clk_agg_top_or_bot        ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_agg_rx_control_rs                  ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_agg_rx_control_rs_top_or_bot       ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_agg_rx_data_rs                     ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_agg_rx_data_rs_top_or_bot          ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_agg_test_so_to_pld_in              ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_agg_testbus                        ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_agg_tx_ctl_ts                      ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_agg_tx_ctl_ts_top_or_bot           ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_agg_tx_data_ts                     ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_agg_tx_data_ts_top_or_bot          ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_emsip_com_in                       ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_emsip_rx_special_in                ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_emsip_tx_in                        ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_emsip_tx_special_in                ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_pld_8g_cmpfifourst_n               ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_pld_8g_phfifourst_rx_n             ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_pld_8g_phfifourst_tx_n             ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_pld_8g_powerdown                   ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_pld_8g_prbs_cid_en                 ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_pld_8g_rddisable_tx                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                   ;
; in_pld_8g_rdenable_rmf                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                   ;
; in_pld_8g_rdenable_rx                 ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_pld_8g_refclk_dig                  ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_pld_8g_refclk_dig2                 ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_pld_8g_rev_loopbk                  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                   ;
; in_pld_8g_rxpolarity                  ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_pld_8g_tx_data_valid               ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                   ;
; in_pld_8g_txdeemph                    ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_pld_8g_txdetectrxloopback          ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_pld_8g_txmargin                    ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_pld_8g_txswing                     ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_pld_8g_wrdisable_rx                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                   ;
; in_pld_8g_wrenable_rmf                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                   ;
; in_pld_8g_wrenable_tx                 ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                   ;
; in_pld_agg_refclk_dig                 ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_pld_eidleinfersel                  ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_pld_partial_reconfig_in            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                   ;
; in_pld_pcs_pma_if_refclk_dig          ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_pld_rate                           ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_pld_reserved_in                    ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_pld_rx_clk_slip_in                 ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                   ;
; in_pld_scan_mode_n                    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                   ;
; in_pld_scan_shift_n                   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                   ;
; in_pld_sync_sm_en                     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                   ;
; in_pma_hclk                           ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_pma_reserved_in                    ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; in_pma_rx_freq_tx_cmu_pll_lock_in     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                   ;
; out_agg_align_det_sync                ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; out_agg_align_status_sync             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; out_agg_cg_comp_rd_d_out              ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; out_agg_cg_comp_wr_out                ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; out_agg_dec_ctl                       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; out_agg_dec_data                      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; out_agg_dec_data_valid                ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; out_agg_del_cond_met_out              ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; out_agg_fifo_ovr_out                  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; out_agg_fifo_rd_out_comp              ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; out_agg_insert_incomplete_out         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; out_agg_latency_comp_out              ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; out_agg_rd_align                      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; out_agg_rd_enable_sync                ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; out_agg_refclk_dig                    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; out_agg_running_disp                  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; out_agg_rxpcs_rst                     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; out_agg_scan_mode_n                   ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; out_agg_scan_shift_n                  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; out_agg_sync_status                   ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; out_agg_tx_ctl_tc                     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; out_agg_tx_data_tc                    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; out_agg_txpcs_rst                     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; out_emsip_com_clk_out                 ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; out_emsip_com_out                     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; out_emsip_rx_out                      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; out_emsip_rx_special_out              ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; out_emsip_tx_special_out              ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; out_pld_8g_a1a2_k1k2_flag             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; out_pld_8g_align_status               ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; out_pld_8g_bistdone                   ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; out_pld_8g_bisterr                    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; out_pld_8g_phystatus                  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; out_pld_8g_rx_data_valid              ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; out_pld_8g_rxelecidle                 ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; out_pld_8g_rxstatus                   ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; out_pld_8g_rxvalid                    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; out_pld_clklow                        ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; out_pld_fref                          ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; out_pma_current_coeff                 ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; out_pma_nfrzdrv                       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; out_pma_partial_reconfig              ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; out_pma_reserved_out                  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; out_pma_rx_clk_out                    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; out_pma_tx_clk_out                    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; rx_dataout                            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                       ;
; out_pcs_signal_ok                     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                       ;
; tx_clkdivtx                           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                       ;
; tx_pcsrstn                            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                   ;
; tx_fref                               ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                   ;
; in_pld_tx_pma_data                    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                   ;
; out_emsip_tx_clk_out                  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                       ;
; out_pld_reserved_out                  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                       ;
; out_pld_test_data                     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                       ;
; out_pld_test_si_to_agg_out            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                       ;
; out_pma_ppm_lock                      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                       ;
; rx_sd                                 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                       ;
+---------------------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|av_xcvr_avmm_csr:pll[0].avmm.av_xcvr_avmm_csr_inst" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                                                                                                                                                                    ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tx_rst_ovr            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                     ;
; tx_digital_rst_n_val  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                     ;
; rx_rst_ovr            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                     ;
; rx_digital_rst_n_val  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                     ;
; rx_analog_rst_n_val   ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                     ;
; hardoccaldone         ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                     ;
; hardoccalen           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                     ;
; pcs_8g_prbs_done      ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                     ;
; pcs_8g_prbs_err       ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                     ;
; dcd_ack               ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                     ;
; dcd_sum_a             ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                     ;
; dcd_sum_b             ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                     ;
; seriallpbken          ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                     ;
; stat_tx_digital_reset ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                     ;
; stat_rx_digital_reset ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                     ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|av_reconfig_bundle_to_xcvr:pll[0].avmm.av_reconfig_bundle_to_xcvr_inst" ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                               ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tx_cal_busy    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                                ;
; rx_cal_busy    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                                ;
; pif_atbcompout ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                          ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls" ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                                                                  ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; hclk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                 ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core"                                            ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                          ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tx_analogreset ; Input  ; Warning  ; Input port expression (2 bits) is wider than the input port (1 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rx_rmfifofull  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
; rx_rmfifoempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5" ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                        ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------+
; rx_a1a2sizeout ; Output ; Info     ; Explicitly unconnected                                                                         ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0" ;
+-----------------------------+--------+----------+--------------------------------------------------------------+
; Port                        ; Type   ; Severity ; Details                                                      ;
+-----------------------------+--------+----------+--------------------------------------------------------------+
; tx_forceelecidle            ; Input  ; Info     ; Stuck at GND                                                 ;
; tx_bitslipboundaryselect    ; Input  ; Info     ; Stuck at GND                                                 ;
; rx_runningdisp              ; Output ; Info     ; Explicitly unconnected                                       ;
; rx_disperr                  ; Output ; Info     ; Explicitly unconnected                                       ;
; rx_errdetect                ; Output ; Info     ; Explicitly unconnected                                       ;
; rx_is_lockedtoref           ; Output ; Info     ; Explicitly unconnected                                       ;
; rx_is_lockedtodata          ; Output ; Info     ; Explicitly unconnected                                       ;
; rx_signaldetect             ; Output ; Info     ; Explicitly unconnected                                       ;
; rx_patterndetect            ; Output ; Info     ; Explicitly unconnected                                       ;
; rx_syncstatus               ; Output ; Info     ; Explicitly unconnected                                       ;
; rx_bitslipboundaryselectout ; Output ; Info     ; Explicitly unconnected                                       ;
; rx_enabyteord               ; Input  ; Info     ; Stuck at GND                                                 ;
; rx_bitslip                  ; Input  ; Info     ; Stuck at GND                                                 ;
; rx_rmfifodatainserted       ; Output ; Info     ; Explicitly unconnected                                       ;
; rx_rmfifodatadeleted        ; Output ; Info     ; Explicitly unconnected                                       ;
; rx_rlv                      ; Output ; Info     ; Explicitly unconnected                                       ;
; rx_byteordflag              ; Output ; Info     ; Explicitly unconnected                                       ;
; tx_coreclkin                ; Input  ; Info     ; Stuck at GND                                                 ;
; rx_coreclkin                ; Input  ; Info     ; Stuck at GND                                                 ;
; rx_recovered_clk            ; Output ; Info     ; Explicitly unconnected                                       ;
; cdr_ref_clk                 ; Input  ; Info     ; Stuck at GND                                                 ;
; tx_datak                    ; Input  ; Info     ; Stuck at GND                                                 ;
; tx_dispval                  ; Input  ; Info     ; Stuck at GND                                                 ;
; tx_forcedisp                ; Input  ; Info     ; Stuck at GND                                                 ;
; rx_datak                    ; Output ; Info     ; Explicitly unconnected                                       ;
; pll_powerdown               ; Input  ; Info     ; Stuck at GND                                                 ;
; tx_digitalreset             ; Input  ; Info     ; Stuck at GND                                                 ;
; tx_analogreset              ; Input  ; Info     ; Stuck at GND                                                 ;
; tx_cal_busy                 ; Output ; Info     ; Explicitly unconnected                                       ;
; rx_digitalreset             ; Input  ; Info     ; Stuck at GND                                                 ;
; rx_analogreset              ; Input  ; Info     ; Stuck at GND                                                 ;
; rx_cal_busy                 ; Output ; Info     ; Explicitly unconnected                                       ;
; ext_pll_clk                 ; Input  ; Info     ; Stuck at GND                                                 ;
+-----------------------------+--------+----------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_pll_0:pll_0|altera_pll:altera_pll_i"                                                    ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                 ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                                                                            ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                           ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                                                      ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_sc_fifo:fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                            ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                       ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                             ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser" ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                          ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sense_pos_edge ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter" ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                              ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; out_valid ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                               ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover" ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                            ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_ready  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                             ;
; out_ready ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                       ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                           ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                              ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                         ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                         ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                    ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                      ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                 ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                       ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                  ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                                                                ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tms             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                               ;
; jtag_state_tlr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                               ;
; jtag_state_rti  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                               ;
; jtag_state_sdrs ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                               ;
; jtag_state_cdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                               ;
; jtag_state_sdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                               ;
; jtag_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                               ;
; jtag_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                               ;
; jtag_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                               ;
; jtag_state_udr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                               ;
; jtag_state_sirs ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                               ;
; jtag_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                               ;
; jtag_state_sir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                               ;
; jtag_state_e1ir ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                               ;
; jtag_state_pir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                               ;
; jtag_state_e2ir ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                               ;
; jtag_state_uir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                               ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                           ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ir_out             ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "ir_out[2..1]" will be connected to GND.                    ;
; ir_out             ; Input  ; Info     ; Stuck at GND                                                                                                                                                      ;
; virtual_state_cir  ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
; virtual_state_e1dr ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
; virtual_state_e2dr ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
; virtual_state_pdr  ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
; virtual_state_uir  ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master" ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                    ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; source_ready    ; Input  ; Info     ; Stuck at VCC                                                                                                                               ;
; mgmt_valid      ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; mgmt_channel    ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; mgmt_data       ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; jtag_tck        ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; jtag_tms        ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; jtag_tdi        ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; jtag_tdo        ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; jtag_ena        ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; jtag_usr1       ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; jtag_clr        ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; jtag_clrn       ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; jtag_state_tlr  ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; jtag_state_rti  ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; jtag_state_sdrs ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; jtag_state_cdr  ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; jtag_state_sdr  ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; jtag_state_e1dr ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; jtag_state_pdr  ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; jtag_state_e2dr ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; jtag_state_udr  ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; jtag_state_sirs ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; jtag_state_cir  ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; jtag_state_sir  ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; jtag_state_e1ir ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; jtag_state_pir  ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; jtag_state_e2ir ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; jtag_state_uir  ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; jtag_ir_in      ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; jtag_irq        ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; jtag_ir_out     ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; debug_reset     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                   ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0" ;
+--------------------+--------+----------+------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                ;
+--------------------+--------+----------+------------------------------------------------------------------------+
; master_reset_reset ; Output ; Info     ; Explicitly unconnected                                                 ;
+--------------------+--------+----------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|pulse_handshake_clock_crosser:pulser|pulse_clock_crosser:st_to_mm_pulser" ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                                                                                             ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; toggle ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                              ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|pulse_handshake_clock_crosser:pulser|pulse_clock_crosser:mm_to_st_pulser" ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                                                                                                                        ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; toggle_sync ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                         ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                 ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; asi_clk   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                ;
; asi_data  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                            ;
; asi_valid ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                            ;
; asi_ready ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|ones_counter:my_ones_counter" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                    ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sclr ; Input ; Info     ; Explicitly unconnected                                                                                                                                                                                     ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|altera_reset_controller:counter_reset_controller" ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                             ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_in2      ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                              ;
; reset_in3      ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                              ;
; reset_in4      ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                              ;
; reset_in5      ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                              ;
; reset_in6      ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                              ;
; reset_in7      ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                              ;
; reset_in8      ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                              ;
; reset_in9      ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                              ;
; reset_in10     ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                              ;
; reset_in11     ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                              ;
; reset_in12     ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                              ;
; reset_in13     ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                              ;
; reset_in14     ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                              ;
; reset_in15     ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                              ;
; reset_req_in0  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                        ;
; reset_req_in1  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                        ;
; reset_req_in2  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                        ;
; reset_req_in3  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                        ;
; reset_req_in4  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                        ;
; reset_req_in5  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                        ;
; reset_req_in6  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                        ;
; reset_req_in7  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                        ;
; reset_req_in8  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                        ;
; reset_req_in9  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                        ;
; reset_req_in10 ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                        ;
; reset_req_in11 ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                        ;
; reset_req_in12 ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                        ;
; reset_req_in13 ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                        ;
; reset_req_in14 ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                        ;
; reset_req_in15 ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                        ;
; reset_req      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                            ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|altera_reset_controller:clock_sensor_reset_controller" ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                  ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_in2      ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                   ;
; reset_in3      ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                   ;
; reset_in4      ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                   ;
; reset_in5      ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                   ;
; reset_in6      ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                   ;
; reset_in7      ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                   ;
; reset_in8      ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                   ;
; reset_in9      ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                   ;
; reset_in10     ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                   ;
; reset_in11     ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                   ;
; reset_in12     ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                   ;
; reset_in13     ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                   ;
; reset_in14     ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                   ;
; reset_in15     ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                   ;
; reset_req_in0  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                             ;
; reset_req_in1  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                             ;
; reset_req_in2  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                             ;
; reset_req_in3  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                             ;
; reset_req_in4  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                             ;
; reset_req_in5  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                             ;
; reset_req_in6  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                             ;
; reset_req_in7  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                             ;
; reset_req_in8  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                             ;
; reset_req_in9  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                             ;
; reset_req_in10 ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                             ;
; reset_req_in11 ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                             ;
; reset_req_in12 ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                             ;
; reset_req_in13 ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                             ;
; reset_req_in14 ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                             ;
; reset_req_in15 ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                             ;
; reset_req      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                 ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|altera_reset_controller:reset_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                           ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|altera_reset_controller:reset_controller" ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                          ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_in2      ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                                           ;
; reset_in3      ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                                           ;
; reset_in4      ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                                           ;
; reset_in5      ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                                           ;
; reset_in6      ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                                           ;
; reset_in7      ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                                           ;
; reset_in8      ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                                           ;
; reset_in9      ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                                           ;
; reset_in10     ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                                           ;
; reset_in11     ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                                           ;
; reset_in12     ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                                           ;
; reset_in13     ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                                           ;
; reset_in14     ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                                           ;
; reset_in15     ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                                           ;
; reset_req_in0  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                     ;
; reset_req_in1  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                     ;
; reset_req_in2  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                     ;
; reset_req_in3  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                     ;
; reset_req_in4  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                     ;
; reset_req_in5  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                     ;
; reset_req_in6  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                     ;
; reset_req_in7  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                     ;
; reset_req_in8  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                     ;
; reset_req_in9  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                     ;
; reset_req_in10 ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                     ;
; reset_req_in11 ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                     ;
; reset_req_in12 ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                     ;
; reset_req_in13 ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                     ;
; reset_req_in14 ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                     ;
; reset_req_in15 ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                     ;
; reset_req      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                         ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper" ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                                                                                     ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din[66..64] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                 ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; aso_clk   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                ;
; aso_data  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                ;
; aso_valid ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                ;
; aso_ready ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                            ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic" ;
+-------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                     ;
+-------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; pch_testbus ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_cal_seq:cal_seq" ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                          ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; busy[8..6] ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; busy[4]    ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; hold[8..6] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                              ;
; hold[2..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                              ;
; hold[4]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                              ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xreconf_cif:inst_alt_xreconf_cif|alt_arbiter_acq:mutex_inst" ;
+-------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                                                                                                               ;
+-------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; waitrequest ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                ;
+-------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xreconf_cif:inst_alt_xreconf_cif" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                         ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ctrl_writedata[31..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                    ;
; ctrl_readdata[31..16]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                             ;
; ctrl_phreaddata        ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                          ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal" ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                                                                              ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dcd_done ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                  ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xreconf_uif:inst_alt_xreconf_uif" ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                                                                                                       ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; uif_writedata[31..1]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                           ;
; uif_addr_offset          ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                        ;
; uif_mode                 ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                        ;
; uif_go                   ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                        ;
; uif_readdata             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                  ;
; uif_phreaddata           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                  ;
; uif_illegal_pch_error    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                  ;
; uif_illegal_offset_error ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                  ;
; uif_ctrl                 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                      ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd" ;
+-------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; Port              ; Type  ; Severity ; Details                                                                                                   ;
+-------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; dcd_irq_from_base ; Input ; Info     ; Explicitly unconnected                                                                                    ;
+-------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_adce:adce.sc_adce" ;
+------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                             ;
+------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; adce_b_irq ; Input ; Info     ; Explicitly unconnected                                                                                              ;
+------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_direct:direct.sc_direct|alt_arbiter_acq:mutex_inst" ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                            ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; mutex_grant ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dfe:dfe.sc_dfe" ;
+-------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; Port              ; Type  ; Severity ; Details                                                                                                   ;
+-------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; dfe_irq_from_base ; Input ; Info     ; Explicitly unconnected                                                                                    ;
+-------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_eyemon:eyemon.sc_eyemon" ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                         ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; eyemon_irq_from_base ; Input ; Info     ; Explicitly unconnected                                                                                          ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_cif:inst_xreconf_cif|alt_arbiter_acq:mutex_inst" ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                                                                                                            ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; waitrequest ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                             ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm" ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                                                                                                          ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; offset[4]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                     ;
; length[4..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                     ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_uif:inst_xreconf_uif" ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                                                    ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; uif_ctrl ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                     ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog" ;
+-------------------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; Port                          ; Type  ; Severity ; Details                                                                                                ;
+-------------------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; analog_reconfig_irq_from_base ; Input ; Info     ; Explicitly unconnected                                                                                 ;
+-------------------------------+-------+----------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_arbiter_acq:mutex_inst" ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                                                                    ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; readdata[31..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                        ;
; mutex_grant      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                        ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst" ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                   ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dprio_addr[15] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                       ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|altera_wait_generate:wait_gen|alt_xcvr_resync:rst_sync" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                             ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                        ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset" ;
+-----------------------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                              ; Type  ; Severity ; Details                                                                                                         ;
+-----------------------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; testbus_data[63..8]               ; Input ; Info     ; Stuck at GND                                                                                                    ;
; offset_cancellation_irq_from_base ; Input ; Info     ; Explicitly unconnected                                                                                          ;
+-----------------------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_arbiter:arbiter" ;
+-----------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                   ;
+-----------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; req[8..6] ; Input ; Info     ; Stuck at GND                                                                                              ;
+-----------+-------+----------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_resync:inst_reconfig_reset_sync" ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                       ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; reset ; Input ; Info     ; Stuck at GND                                                                                                                  ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0" ;
+--------------------------+--------+----------+------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                          ;
+--------------------------+--------+----------+------------------------------------------------------------------+
; cal_busy_in              ; Input  ; Info     ; Explicitly unconnected                                           ;
; tx_cal_busy              ; Output ; Info     ; Explicitly unconnected                                           ;
; rx_cal_busy              ; Output ; Info     ; Explicitly unconnected                                           ;
; reconfig_mif_address     ; Output ; Info     ; Explicitly unconnected                                           ;
; reconfig_mif_read        ; Output ; Info     ; Explicitly unconnected                                           ;
; reconfig_mif_readdata    ; Input  ; Info     ; Stuck at GND                                                     ;
; reconfig_mif_waitrequest ; Input  ; Info     ; Stuck at GND                                                     ;
+--------------------------+--------+----------+------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "low_latency_10g_1ch:low_latency_10g_1ch_inst0"                                                                                 ;
+-------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                            ; Type   ; Severity ; Details                                                                             ;
+-------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; xcvr_custom_phy_0_tx_ready_export               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; xcvr_custom_phy_0_rx_ready_export               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; alt_xcvr_reconfig_0_reconfig_busy_reconfig_busy ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+---------------------------------------+-------------+
; Type                                  ; Count       ;
+---------------------------------------+-------------+
; arriav_channel_pll                    ; 4           ;
; arriav_ff                             ; 3660        ;
;     CLR                               ; 987         ;
;     CLR SCLR                          ; 201         ;
;     CLR SLD                           ; 20          ;
;     ENA                               ; 163         ;
;     ENA CLR                           ; 1486        ;
;     ENA CLR SCLR                      ; 236         ;
;     ENA CLR SCLR SLD                  ; 14          ;
;     ENA CLR SLD                       ; 68          ;
;     ENA SCLR                          ; 54          ;
;     ENA SLD                           ; 34          ;
;     SCLR                              ; 88          ;
;     plain                             ; 309         ;
; arriav_hssi_8g_rx_pcs                 ; 2           ;
; arriav_hssi_8g_tx_pcs                 ; 2           ;
; arriav_hssi_avmm_interface            ; 4           ;
; arriav_hssi_common_pcs_pma_interface  ; 2           ;
; arriav_hssi_common_pld_pcs_interface  ; 2           ;
; arriav_hssi_pma_aux                   ; 4           ;
; arriav_hssi_pma_cdr_refclk_select_mux ; 4           ;
; arriav_hssi_pma_rx_buf                ; 2           ;
; arriav_hssi_pma_rx_deser              ; 2           ;
; arriav_hssi_pma_tx_buf                ; 2           ;
; arriav_hssi_pma_tx_cgb                ; 2           ;
; arriav_hssi_pma_tx_ser                ; 2           ;
; arriav_hssi_rx_pcs_pma_interface      ; 2           ;
; arriav_hssi_rx_pld_pcs_interface      ; 2           ;
; arriav_hssi_tx_pcs_pma_interface      ; 2           ;
; arriav_hssi_tx_pld_pcs_interface      ; 2           ;
; arriav_io_obuf                        ; 4           ;
; arriav_lcell_comb                     ; 4440        ;
;     arith                             ; 563         ;
;         0 data inputs                 ; 13          ;
;         1 data inputs                 ; 476         ;
;         2 data inputs                 ; 73          ;
;         4 data inputs                 ; 1           ;
;     extend                            ; 211         ;
;         7 data inputs                 ; 211         ;
;     normal                            ; 3666        ;
;         0 data inputs                 ; 6           ;
;         1 data inputs                 ; 116         ;
;         2 data inputs                 ; 419         ;
;         3 data inputs                 ; 416         ;
;         4 data inputs                 ; 900         ;
;         5 data inputs                 ; 953         ;
;         6 data inputs                 ; 856         ;
; arriav_pll_aux                        ; 2           ;
; boundary_port                         ; 44          ;
; generic_pll                           ; 1           ;
; stratixv_ram_block                    ; 40          ;
;                                       ;             ;
; Max LUT depth                         ; 7.30        ;
; Average LUT depth                     ; 2.39        ;
+---------------------------------------+-------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 78                                       ;
;     CLR               ; 3                                        ;
;     ENA               ; 30                                       ;
;     ENA CLR           ; 22                                       ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; arriav_lcell_comb     ; 92                                       ;
;     normal            ; 92                                       ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 4                                        ;
;         2 data inputs ; 20                                       ;
;         3 data inputs ; 17                                       ;
;         4 data inputs ; 16                                       ;
;         5 data inputs ; 23                                       ;
;         6 data inputs ; 11                                       ;
; boundary_port         ; 93                                       ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.46                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:17     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition
    Info: Processing started: Sat Jun 27 21:56:31 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off arria_v_two_sfp_link -c arria_v_two_sfp_link
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12248): Elaborating Platform Designer system entity "low_latency_10g_1ch.qsys"
Info (12250): 2020.06.27.21:56:41 Progress: Loading qsys_core/low_latency_10g_1ch.qsys
Info (12250): 2020.06.27.21:56:41 Progress: Reading input file
Info (12250): 2020.06.27.21:56:41 Progress: Adding alt_xcvr_reconfig_0 [alt_xcvr_reconfig 17.1]
Info (12250): 2020.06.27.21:56:42 Progress: Parameterizing module alt_xcvr_reconfig_0
Info (12250): 2020.06.27.21:56:42 Progress: Adding clk_50 [clock_source 17.1]
Info (12250): 2020.06.27.21:56:43 Progress: Parameterizing module clk_50
Info (12250): 2020.06.27.21:56:43 Progress: Adding data_pattern_check_SFP_A [altera_avalon_data_pattern_checker 17.1]
Info (12250): 2020.06.27.21:56:43 Progress: Parameterizing module data_pattern_check_SFP_A
Info (12250): 2020.06.27.21:56:43 Progress: Adding data_pattern_check_SFP_B [altera_avalon_data_pattern_checker 17.1]
Info (12250): 2020.06.27.21:56:43 Progress: Parameterizing module data_pattern_check_SFP_B
Info (12250): 2020.06.27.21:56:43 Progress: Adding data_pattern_gen_SFP_A [altera_avalon_data_pattern_generator 17.1]
Info (12250): 2020.06.27.21:56:43 Progress: Parameterizing module data_pattern_gen_SFP_A
Info (12250): 2020.06.27.21:56:43 Progress: Adding data_pattern_gen_SFP_B [altera_avalon_data_pattern_generator 17.1]
Info (12250): 2020.06.27.21:56:43 Progress: Parameterizing module data_pattern_gen_SFP_B
Info (12250): 2020.06.27.21:56:43 Progress: Adding master_0 [altera_jtag_avalon_master 17.1]
Info (12250): 2020.06.27.21:56:43 Progress: Parameterizing module master_0
Info (12250): 2020.06.27.21:56:43 Progress: Adding pll_0 [altera_pll 17.1]
Info (12250): 2020.06.27.21:56:44 Progress: Parameterizing module pll_0
Info (12250): 2020.06.27.21:56:44 Progress: Adding ref_clk [clock_source 17.1]
Info (12250): 2020.06.27.21:56:44 Progress: Parameterizing module ref_clk
Info (12250): 2020.06.27.21:56:44 Progress: Adding timing_adapter_SFP_A_rx [timing_adapter 17.1]
Info (12250): 2020.06.27.21:56:44 Progress: Parameterizing module timing_adapter_SFP_A_rx
Info (12250): 2020.06.27.21:56:44 Progress: Adding timing_adapter_SFP_A_tx [timing_adapter 17.1]
Info (12250): 2020.06.27.21:56:44 Progress: Parameterizing module timing_adapter_SFP_A_tx
Info (12250): 2020.06.27.21:56:44 Progress: Adding timing_adapter_SFP_B_rx [timing_adapter 17.1]
Info (12250): 2020.06.27.21:56:44 Progress: Parameterizing module timing_adapter_SFP_B_rx
Info (12250): 2020.06.27.21:56:44 Progress: Adding timing_adapter_SFP_B_tx [timing_adapter 17.1]
Info (12250): 2020.06.27.21:56:44 Progress: Parameterizing module timing_adapter_SFP_B_tx
Info (12250): 2020.06.27.21:56:44 Progress: Adding xcvr_custom_phy_0 [altera_xcvr_custom_phy 17.1]
Info (12250): Altera_xcvr_custom_phy: set_parameter_property device_family ALLOWED_RANGES {Stratix IV} {Arria II GZ} {Arria II GX} {HardCopy IV} {Stratix V} {Arria V GZ} {Arria V} {Cyclone V}
Info (12250): 2020.06.27.21:56:44 Progress: Parameterizing module xcvr_custom_phy_0
Info (12250): 2020.06.27.21:56:44 Progress: Building connections
Info (12250): 2020.06.27.21:56:44 Progress: Parameterizing connections
Info (12250): 2020.06.27.21:56:44 Progress: Validating
Info (12250): 2020.06.27.21:56:47 Progress: Done reading input file
Info (12250): Low_latency_10g_1ch.alt_xcvr_reconfig_0: reconfig_from_xcvr port width is 4*46 bits
Info (12250): Low_latency_10g_1ch.alt_xcvr_reconfig_0: reconfig_to_xcvr port width is 4*70 bits
Info (12250): Low_latency_10g_1ch.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info (12250): Low_latency_10g_1ch.pll_0: Able to implement PLL with user settings
Info (12250): Low_latency_10g_1ch.xcvr_custom_phy_0: The chosen PMA Bonding mode only allows the TX PLL to be placed within six-pack
Info (12250): Low_latency_10g_1ch.xcvr_custom_phy_0: PHY IP will require 4 reconfiguration interfaces for connection to the external reconfiguration controller.
Info (12250): Low_latency_10g_1ch.xcvr_custom_phy_0: Reconfiguration interface offsets 0-1 are connected to the transceiver channels.
Info (12250): Low_latency_10g_1ch.xcvr_custom_phy_0: Reconfiguration interface offsets 2-3 are connected to the transmit PLLs.
Warning (12251): Low_latency_10g_1ch.xcvr_custom_phy_0.tx_parallel_data0: Interface must have an associated reset
Warning (12251): Low_latency_10g_1ch.xcvr_custom_phy_0.tx_parallel_data1: Interface must have an associated reset
Warning (12251): Low_latency_10g_1ch.xcvr_custom_phy_0.rx_parallel_data0: Interface must have an associated reset
Warning (12251): Low_latency_10g_1ch.xcvr_custom_phy_0.rx_parallel_data1: Interface must have an associated reset
Warning (12251): Low_latency_10g_1ch.alt_xcvr_reconfig_0: alt_xcvr_reconfig_0.cal_busy_in must be exported, or connected to a matching conduit.
Warning (12251): Low_latency_10g_1ch.xcvr_custom_phy_0.tx_parallel_data0: xcvr_custom_phy_0.tx_parallel_data0 does not have an associated reset
Warning (12251): Low_latency_10g_1ch.xcvr_custom_phy_0.tx_parallel_data1: xcvr_custom_phy_0.tx_parallel_data1 does not have an associated reset
Warning (12251): Low_latency_10g_1ch.xcvr_custom_phy_0.rx_parallel_data0: xcvr_custom_phy_0.rx_parallel_data0 does not have an associated reset
Warning (12251): Low_latency_10g_1ch.xcvr_custom_phy_0.rx_parallel_data1: xcvr_custom_phy_0.rx_parallel_data1 does not have an associated reset
Info (12250): Low_latency_10g_1ch: Generating low_latency_10g_1ch "low_latency_10g_1ch" for QUARTUS_SYNTH
Info (12250): ********************************************************************************************************************
Info (12250): Use qsys-generate for a simpler command-line interface for generating IP.
Info (12250): Run ip-generate with switch --remove-qsys-generate-warning to prevent this notice from appearing in subsequent runs.
Info (12250): ********************************************************************************************************************
Info (12250): 2020.06.27.21:56:58 Progress: Loading alt_xcvr_reconfig_soc/alt_xcvr_reconfig_cpu.qsys
Info (12250): 2020.06.27.21:56:59 Progress: Reading input file
Warning (12251): Invalid device family name in input file: Stratix V
Info (12250): 2020.06.27.21:56:59 Progress: Adding clk_0 [clock_source 12.0]
Warning (12251): Clk_0: Used clock_source 17.1 (instead of 12.0)
Info (12250): 2020.06.27.21:56:59 Progress: Parameterizing module clk_0
Info (12250): 2020.06.27.21:56:59 Progress: Adding reconfig_cpu [altera_nios2_qsys 12.0]
Warning (12251): Reconfig_cpu: Used altera_nios2_qsys 16.1 (instead of 12.0)
Info (12250): 2020.06.27.21:56:59 Progress: Parameterizing module reconfig_cpu
Info (12250): 2020.06.27.21:56:59 Progress: Adding reconfig_mem [alt_xcvr_reconfig_cpu_ram_if 11.0]
Info (12250): 2020.06.27.21:57:00 Progress: Parameterizing module reconfig_mem
Info (12250): 2020.06.27.21:57:00 Progress: Adding reconfig_ctrl [alt_xcvr_reconfig_cpu_ctrl_if 11.0]
Info (12250): 2020.06.27.21:57:00 Progress: Parameterizing module reconfig_ctrl
Info (12250): 2020.06.27.21:57:00 Progress: Building connections
Info (12250): 2020.06.27.21:57:00 Progress: Parameterizing connections
Info (12250): 2020.06.27.21:57:00 Progress: Validating
Info (12250): 2020.06.27.21:57:00 Progress: Done reading input file
Warning (12251): Alt_xcvr_reconfig_cpu.reconfig_cpu: Nios II Classic cores are no longer recommended for new projects
Warning (12251): Alt_xcvr_reconfig_cpu.reconfig_cpu: No Debugger.  You will not be able to download or debug programs
Info (12250): Alt_xcvr_reconfig_cpu: Generating alt_xcvr_reconfig_cpu "alt_xcvr_reconfig_cpu" for QUARTUS_SYNTH
Info (12250): Reconfig_cpu: Starting RTL generation for module 'alt_xcvr_reconfig_cpu_reconfig_cpu'
Info (12250): Reconfig_cpu:   Generation command is [exec C:/intelfpga/17.1/quartus/bin64/eperlcmd.exe -I C:/intelfpga/17.1/quartus/bin64/perl/lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin -I C:/intelfpga/17.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/intelfpga/17.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/intelfpga/17.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/intelfpga/17.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/intelfpga/17.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=alt_xcvr_reconfig_cpu_reconfig_cpu --dir=C:/Users/BRIANS~1/AppData/Local/Temp/alt8440_6876440851112827145.dir/0002_reconfig_cpu_gen/ --quartus_bindir=C:/intelfpga/17.1/quartus/bin64 --verilog --config=C:/Users/BRIANS~1/AppData/Local/Temp/alt8440_6876440851112827145.dir/0002_reconfig_cpu_gen//alt_xcvr_reconfig_cpu_reconfig_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info (12250): Reconfig_cpu: # 2020.06.27 21:57:03 (*) Starting Nios II generation
Info (12250): Reconfig_cpu: # 2020.06.27 21:57:03 (*)   Checking for plaintext license.
Info (12250): Reconfig_cpu: # 2020.06.27 21:57:04 (*)   Plaintext license not found.
Info (12250): Reconfig_cpu: # 2020.06.27 21:57:04 (*)   No license required to generate encrypted Nios II/e.
Info (12250): Reconfig_cpu: # 2020.06.27 21:57:04 (*)   Elaborating CPU configuration settings
Info (12250): Reconfig_cpu: # 2020.06.27 21:57:04 (*)   Creating all objects for CPU
Info (12250): Reconfig_cpu: # 2020.06.27 21:57:04 (*)   Generating RTL from CPU objects
Info (12250): Reconfig_cpu: # 2020.06.27 21:57:04 (*)   Creating plain-text RTL
Info (12250): Reconfig_cpu: # 2020.06.27 21:57:04 (*) Done Nios II generation
Info (12250): Reconfig_cpu: Done RTL generation for module 'alt_xcvr_reconfig_cpu_reconfig_cpu'
Info (12250): Reconfig_cpu: "alt_xcvr_reconfig_cpu" instantiated altera_nios2_qsys "reconfig_cpu"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "alt_xcvr_reconfig_cpu" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Irq_mapper: "alt_xcvr_reconfig_cpu" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Rst_controller: "alt_xcvr_reconfig_cpu" instantiated altera_reset_controller "rst_controller"
Info (12250): Reconfig_cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "reconfig_cpu_data_master_translator"
Info (12250): Reconfig_mem_mem_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "reconfig_mem_mem_translator"
Info (12250): Reconfig_cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "reconfig_cpu_data_master_agent"
Info (12250): Reconfig_mem_mem_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "reconfig_mem_mem_agent"
Info (12250): Reconfig_mem_mem_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "reconfig_mem_mem_agent_rsp_fifo"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info (12250): Router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info (12250): Router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info (12250): Reusing file C:/Users/BRIANS~1/AppData/Local/Temp/alt8440_5064824386943672310.dir/0002_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file C:/Users/BRIANS~1/AppData/Local/Temp/alt8440_5064824386943672310.dir/0002_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info (12250): Reusing file C:/Users/BRIANS~1/AppData/Local/Temp/alt8440_5064824386943672310.dir/0002_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_merlin_arbitrator.sv
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): Alt_xcvr_reconfig_cpu: Done "alt_xcvr_reconfig_cpu" with 22 modules, 29 files
Info (12250): Alt_xcvr_reconfig_0: add_fileset_file ./altera_xcvr_functions.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/altera_xcvr_functions.sv
Info (12250): Alt_xcvr_reconfig_0: add_fileset_file ./av_xcvr_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_xcvr_h.sv
Info (12250): Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
Info (12250): Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_h.sv SYSTEM_VERILOG PATH .//alt_xcvr_reconfig_h.sv
Info (12250): Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig.sv SYSTEM_VERILOG PATH .//alt_xcvr_reconfig.sv
Info (12250): Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cal_seq.sv SYSTEM_VERILOG PATH .//alt_xcvr_reconfig_cal_seq.sv
Info (12250): Alt_xcvr_reconfig_0: add_fileset_file ./alt_xreconf_cif.sv SYSTEM_VERILOG PATH .//alt_xreconf_cif.sv
Info (12250): Alt_xcvr_reconfig_0: add_fileset_file ./alt_xreconf_uif.sv SYSTEM_VERILOG PATH .//alt_xreconf_uif.sv
Info (12250): Alt_xcvr_reconfig_0: add_fileset_file ./alt_xreconf_basic_acq.sv SYSTEM_VERILOG PATH .//alt_xreconf_basic_acq.sv
Info (12250): Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_analog.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xcvr_reconfig_analog.sv
Info (12250): Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_analog_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xcvr_reconfig_analog_av.sv
Info (12250): Alt_xcvr_reconfig_0: add_fileset_file ./alt_xreconf_analog_datactrl_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xreconf_analog_datactrl_av.sv
Info (12250): Alt_xcvr_reconfig_0: add_fileset_file ./alt_xreconf_analog_rmw_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xreconf_analog_rmw_av.sv
Info (12250): Alt_xcvr_reconfig_0: add_fileset_file ./alt_xreconf_analog_ctrlsm.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xreconf_analog_ctrlsm.sv
Info (12250): Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_offset_cancellation.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_offset_cancellation/alt_xcvr_reconfig_offset_cancellation.sv
Info (12250): Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_offset_cancellation_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_offset_cancellation/alt_xcvr_reconfig_offset_cancellation_av.sv
Info (12250): Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_eyemon.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_eyemon/alt_xcvr_reconfig_eyemon.sv
Info (12250): Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dfe.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe.sv
Info (12250): Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_adce.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_adce/alt_xcvr_reconfig_adce.sv
Info (12250): Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dcd.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd.sv
Info (12250): Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dcd_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_av.sv
Info (12250): Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dcd_cal_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_cal_av.sv
Info (12250): Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dcd_control_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_control_av.sv
Info (12250): Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_mif.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif/alt_xcvr_reconfig_mif.sv
Info (12250): Alt_xcvr_reconfig_0: add_fileset_file ./av_xcvr_reconfig_mif.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif/av_xcvr_reconfig_mif.sv
Info (12250): Alt_xcvr_reconfig_0: add_fileset_file ./av_xcvr_reconfig_mif_ctrl.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif/av_xcvr_reconfig_mif_ctrl.sv
Info (12250): Alt_xcvr_reconfig_0: add_fileset_file ./av_xcvr_reconfig_mif_avmm.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif/av_xcvr_reconfig_mif_avmm.sv
Info (12250): Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_pll.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_pll/alt_xcvr_reconfig_pll.sv
Info (12250): Alt_xcvr_reconfig_0: add_fileset_file ./av_xcvr_reconfig_pll.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_pll/av_xcvr_reconfig_pll.sv
Info (12250): Alt_xcvr_reconfig_0: add_fileset_file ./av_xcvr_reconfig_pll_ctrl.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_pll/av_xcvr_reconfig_pll_ctrl.sv
Info (12250): Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_soc.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_soc/alt_xcvr_reconfig_soc.sv
Info (12250): Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_ram.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_soc/alt_xcvr_reconfig_cpu_ram.sv
Info (12250): Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_ram.hex OTHER PATH ../alt_xcvr_reconfig_soc/software/alt_xcvr_reconfig_av/mem_init/alt_xcvr_reconfig_cpu_ram.hex
Info (12250): Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_direct.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_direct/alt_xcvr_reconfig_direct.sv
Info (12250): Alt_xcvr_reconfig_0: add_fileset_file ./alt_arbiter_acq.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/alt_arbiter_acq.sv
Info (12250): Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_basic.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/alt_xcvr_reconfig_basic.sv
Info (12250): Alt_xcvr_reconfig_0: add_fileset_file ./av_xrbasic_l2p_addr.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/av_xrbasic_l2p_addr.sv
Info (12250): Alt_xcvr_reconfig_0: add_fileset_file ./av_xrbasic_l2p_ch.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/av_xrbasic_l2p_ch.sv
Info (12250): Alt_xcvr_reconfig_0: add_fileset_file ./av_xrbasic_l2p_rom.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/av_xrbasic_l2p_rom.sv
Info (12250): Alt_xcvr_reconfig_0: add_fileset_file ./av_xrbasic_lif_csr.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/av_xrbasic_lif_csr.sv
Info (12250): Alt_xcvr_reconfig_0: add_fileset_file ./av_xrbasic_lif.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/av_xrbasic_lif.sv
Info (12250): Alt_xcvr_reconfig_0: add_fileset_file ./av_xcvr_reconfig_basic.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/av_xcvr_reconfig_basic.sv
Info (12250): Alt_xcvr_reconfig_0: add_fileset_file ./av_xcvr_reconfig.sdc OTHER PATH .//av_xcvr_reconfig.sdc
Info (12250): Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv
Info (12250): Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_m2s.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_m2s.sv
Info (12250): Alt_xcvr_reconfig_0: add_fileset_file ./altera_wait_generate.v VERILOG PATH ../../altera_xcvr_generic/ctrl/altera_wait_generate.v
Info (12250): Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_csr_selector.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_csr_selector.sv
Info (12250): Alt_xcvr_reconfig_0: add_fileset_file ./sv_reconfig_bundle_to_basic.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_to_basic.sv
Info (12250): Alt_xcvr_reconfig_0: add_fileset_file ./av_reconfig_bundle_to_basic.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_reconfig_bundle_to_basic.sv
Info (12250): Alt_xcvr_reconfig_0: add_fileset_file ./av_reconfig_bundle_to_xcvr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_reconfig_bundle_to_xcvr.sv
Info (12250): Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu.v VERILOG PATH ../../../../../../Users/BRIANS~1/AppData/Local/Temp/alt8440_5064824386943672310.dir/0002_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/alt_xcvr_reconfig_cpu.v
Info (12250): Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu.v VERILOG PATH ../../../../../../Users/BRIANS~1/AppData/Local/Temp/alt8440_5064824386943672310.dir/0002_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v
Info (12250): Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_a.mif OTHER PATH ../../../../../../Users/BRIANS~1/AppData/Local/Temp/alt8440_5064824386943672310.dir/0002_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_a.mif
Info (12250): Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_b.mif OTHER PATH ../../../../../../Users/BRIANS~1/AppData/Local/Temp/alt8440_5064824386943672310.dir/0002_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_b.mif
Info (12250): Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v VERILOG PATH ../../../../../../Users/BRIANS~1/AppData/Local/Temp/alt8440_5064824386943672310.dir/0002_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v
Info (12250): Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0.v VERILOG PATH ../../../../../../Users/BRIANS~1/AppData/Local/Temp/alt8440_5064824386943672310.dir/0002_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v
Info (12250): Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_irq_mapper.sv SYSTEM_VERILOG PATH ../../../../../../Users/BRIANS~1/AppData/Local/Temp/alt8440_5064824386943672310.dir/0002_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_irq_mapper.sv
Info (12250): Alt_xcvr_reconfig_0: add_fileset_file ./altera_reset_controller.v VERILOG PATH ../../../../../../Users/BRIANS~1/AppData/Local/Temp/alt8440_5064824386943672310.dir/0002_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_reset_controller.v
Info (12250): Alt_xcvr_reconfig_0: add_fileset_file ./altera_reset_synchronizer.v VERILOG PATH ../../../../../../Users/BRIANS~1/AppData/Local/Temp/alt8440_5064824386943672310.dir/0002_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_reset_synchronizer.v
Info (12250): Alt_xcvr_reconfig_0: add_fileset_file ./altera_reset_controller.sdc OTHER PATH ../../../../../../Users/BRIANS~1/AppData/Local/Temp/alt8440_5064824386943672310.dir/0002_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_reset_controller.sdc
Info (12250): Alt_xcvr_reconfig_0: add_fileset_file ./altera_merlin_master_translator.sv SYSTEM_VERILOG PATH ../../../../../../Users/BRIANS~1/AppData/Local/Temp/alt8440_5064824386943672310.dir/0002_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_merlin_master_translator.sv
Info (12250): Alt_xcvr_reconfig_0: add_fileset_file ./altera_merlin_slave_translator.sv SYSTEM_VERILOG PATH ../../../../../../Users/BRIANS~1/AppData/Local/Temp/alt8440_5064824386943672310.dir/0002_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_merlin_slave_translator.sv
Info (12250): Alt_xcvr_reconfig_0: add_fileset_file ./altera_merlin_master_agent.sv SYSTEM_VERILOG PATH ../../../../../../Users/BRIANS~1/AppData/Local/Temp/alt8440_5064824386943672310.dir/0002_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_merlin_master_agent.sv
Info (12250): Alt_xcvr_reconfig_0: add_fileset_file ./altera_merlin_slave_agent.sv SYSTEM_VERILOG PATH ../../../../../../Users/BRIANS~1/AppData/Local/Temp/alt8440_5064824386943672310.dir/0002_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_merlin_slave_agent.sv
Info (12250): Alt_xcvr_reconfig_0: add_fileset_file ./altera_merlin_burst_uncompressor.sv SYSTEM_VERILOG PATH ../../../../../../Users/BRIANS~1/AppData/Local/Temp/alt8440_5064824386943672310.dir/0002_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_merlin_burst_uncompressor.sv
Info (12250): Alt_xcvr_reconfig_0: add_fileset_file ./altera_avalon_sc_fifo.v VERILOG PATH ../../../../../../Users/BRIANS~1/AppData/Local/Temp/alt8440_5064824386943672310.dir/0002_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_avalon_sc_fifo.v
Info (12250): Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv SYSTEM_VERILOG PATH ../../../../../../Users/BRIANS~1/AppData/Local/Temp/alt8440_5064824386943672310.dir/0002_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv
Info (12250): Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv SYSTEM_VERILOG PATH ../../../../../../Users/BRIANS~1/AppData/Local/Temp/alt8440_5064824386943672310.dir/0002_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv
Info (12250): Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv SYSTEM_VERILOG PATH ../../../../../../Users/BRIANS~1/AppData/Local/Temp/alt8440_5064824386943672310.dir/0002_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv
Info (12250): Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv SYSTEM_VERILOG PATH ../../../../../../Users/BRIANS~1/AppData/Local/Temp/alt8440_5064824386943672310.dir/0002_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv
Info (12250): Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv SYSTEM_VERILOG PATH ../../../../../../Users/BRIANS~1/AppData/Local/Temp/alt8440_5064824386943672310.dir/0002_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv
Info (12250): Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv SYSTEM_VERILOG PATH ../../../../../../Users/BRIANS~1/AppData/Local/Temp/alt8440_5064824386943672310.dir/0002_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv
Info (12250): Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv SYSTEM_VERILOG PATH ../../../../../../Users/BRIANS~1/AppData/Local/Temp/alt8440_5064824386943672310.dir/0002_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv
Info (12250): Alt_xcvr_reconfig_0: add_fileset_file ./altera_merlin_arbitrator.sv SYSTEM_VERILOG PATH ../../../../../../Users/BRIANS~1/AppData/Local/Temp/alt8440_5064824386943672310.dir/0002_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_merlin_arbitrator.sv
Info (12250): Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv SYSTEM_VERILOG PATH ../../../../../../Users/BRIANS~1/AppData/Local/Temp/alt8440_5064824386943672310.dir/0002_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv
Info (12250): Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv SYSTEM_VERILOG PATH ../../../../../../Users/BRIANS~1/AppData/Local/Temp/alt8440_5064824386943672310.dir/0002_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv
Info (12250): Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv SYSTEM_VERILOG PATH ../../../../../../Users/BRIANS~1/AppData/Local/Temp/alt8440_5064824386943672310.dir/0002_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv
Info (12250): Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v VERILOG PATH ../../../../../../Users/BRIANS~1/AppData/Local/Temp/alt8440_5064824386943672310.dir/0002_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v
Info (12250): Alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv SYSTEM_VERILOG PATH ../../../../../../Users/BRIANS~1/AppData/Local/Temp/alt8440_5064824386943672310.dir/0002_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
Info (12250): Alt_xcvr_reconfig_0: "low_latency_10g_1ch" instantiated alt_xcvr_reconfig "alt_xcvr_reconfig_0"
Info (12250): Data_pattern_check_SFP_A: "low_latency_10g_1ch" instantiated altera_avalon_data_pattern_checker "data_pattern_check_SFP_A"
Info (12250): Data_pattern_gen_SFP_A: "low_latency_10g_1ch" instantiated altera_avalon_data_pattern_generator "data_pattern_gen_SFP_A"
Info (12250): Master_0: "low_latency_10g_1ch" instantiated altera_jtag_avalon_master "master_0"
Info (12250): Pll_0: "low_latency_10g_1ch" instantiated altera_pll "pll_0"
Info (12250): Timing_adapter_SFP_A_rx: "low_latency_10g_1ch" instantiated timing_adapter "timing_adapter_SFP_A_rx"
Info (12250): Timing_adapter_SFP_A_tx: "low_latency_10g_1ch" instantiated timing_adapter "timing_adapter_SFP_A_tx"
Info (12250): Xcvr_custom_phy_0: add_fileset_file ./altera_xcvr_functions.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/altera_xcvr_functions.sv
Info (12250): Xcvr_custom_phy_0: add_fileset_file ./altera_xcvr_custom.sv SYSTEM_VERILOG PATH .//altera_xcvr_custom.sv
Info (12250): Xcvr_custom_phy_0: add_fileset_file ./av_xcvr_custom_nr.sv SYSTEM_VERILOG PATH ../av/av_xcvr_custom_nr.sv
Info (12250): Xcvr_custom_phy_0: add_fileset_file ./av_xcvr_custom_native.sv SYSTEM_VERILOG PATH ../av/av_xcvr_custom_native.sv
Info (12250): Xcvr_custom_phy_0: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
Info (12250): Xcvr_custom_phy_0: add_fileset_file ./alt_xcvr_csr_common_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_csr_common_h.sv
Info (12250): Xcvr_custom_phy_0: add_fileset_file ./alt_xcvr_csr_common.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_csr_common.sv
Info (12250): Xcvr_custom_phy_0: add_fileset_file ./alt_xcvr_csr_pcs8g_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_csr_pcs8g_h.sv
Info (12250): Xcvr_custom_phy_0: add_fileset_file ./alt_xcvr_csr_pcs8g.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_csr_pcs8g.sv
Info (12250): Xcvr_custom_phy_0: add_fileset_file ./alt_xcvr_csr_selector.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_csr_selector.sv
Info (12250): Xcvr_custom_phy_0: add_fileset_file ./alt_xcvr_mgmt2dec.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_mgmt2dec.sv
Info (12250): Xcvr_custom_phy_0: add_fileset_file ./altera_wait_generate.v VERILOG PATH ../../altera_xcvr_generic/ctrl/altera_wait_generate.v
Info (12250): Xcvr_custom_phy_0: add_fileset_file ./sv_reconfig_bundle_to_xcvr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_to_xcvr.sv
Info (12250): Xcvr_custom_phy_0: add_fileset_file ./sv_reconfig_bundle_to_ip.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_to_ip.sv
Info (12250): Xcvr_custom_phy_0: add_fileset_file ./sv_reconfig_bundle_merger.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_merger.sv
Info (12250): Xcvr_custom_phy_0: add_fileset_file ./av_xcvr_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_xcvr_h.sv
Info (12250): Xcvr_custom_phy_0: add_fileset_file ./av_xcvr_avmm_csr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_xcvr_avmm_csr.sv
Info (12250): Xcvr_custom_phy_0: add_fileset_file ./av_tx_pma_ch.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_tx_pma_ch.sv
Info (12250): Xcvr_custom_phy_0: add_fileset_file ./av_tx_pma.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_tx_pma.sv
Info (12250): Xcvr_custom_phy_0: add_fileset_file ./av_rx_pma.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_rx_pma.sv
Info (12250): Xcvr_custom_phy_0: add_fileset_file ./av_pma.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_pma.sv
Info (12250): Xcvr_custom_phy_0: add_fileset_file ./av_pcs_ch.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_pcs_ch.sv
Info (12250): Xcvr_custom_phy_0: add_fileset_file ./av_pcs.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_pcs.sv
Info (12250): Xcvr_custom_phy_0: add_fileset_file ./av_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_xcvr_avmm.sv
Info (12250): Xcvr_custom_phy_0: add_fileset_file ./av_xcvr_native.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_xcvr_native.sv
Info (12250): Xcvr_custom_phy_0: add_fileset_file ./av_xcvr_plls.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_xcvr_plls.sv
Info (12250): Xcvr_custom_phy_0: add_fileset_file ./av_xcvr_data_adapter.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_xcvr_data_adapter.sv
Info (12250): Xcvr_custom_phy_0: add_fileset_file ./av_reconfig_bundle_to_basic.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_reconfig_bundle_to_basic.sv
Info (12250): Xcvr_custom_phy_0: add_fileset_file ./av_reconfig_bundle_to_xcvr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_reconfig_bundle_to_xcvr.sv
Info (12250): Xcvr_custom_phy_0: add_fileset_file ./av_hssi_8g_rx_pcs_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_8g_rx_pcs_rbc.sv
Info (12250): Xcvr_custom_phy_0: add_fileset_file ./av_hssi_8g_tx_pcs_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_8g_tx_pcs_rbc.sv
Info (12250): Xcvr_custom_phy_0: add_fileset_file ./av_hssi_common_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_common_pcs_pma_interface_rbc.sv
Info (12250): Xcvr_custom_phy_0: add_fileset_file ./av_hssi_common_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_common_pld_pcs_interface_rbc.sv
Info (12250): Xcvr_custom_phy_0: add_fileset_file ./av_hssi_pipe_gen1_2_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_pipe_gen1_2_rbc.sv
Info (12250): Xcvr_custom_phy_0: add_fileset_file ./av_hssi_rx_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_rx_pcs_pma_interface_rbc.sv
Info (12250): Xcvr_custom_phy_0: add_fileset_file ./av_hssi_rx_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_rx_pld_pcs_interface_rbc.sv
Info (12250): Xcvr_custom_phy_0: add_fileset_file ./av_hssi_tx_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_tx_pcs_pma_interface_rbc.sv
Info (12250): Xcvr_custom_phy_0: add_fileset_file ./av_hssi_tx_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_tx_pld_pcs_interface_rbc.sv
Info (12250): Xcvr_custom_phy_0: add_fileset_file ./altera_xcvr_reset_control.sv SYSTEM_VERILOG PATH ../../alt_xcvr/altera_xcvr_reset_control/altera_xcvr_reset_control.sv
Info (12250): Xcvr_custom_phy_0: add_fileset_file ./alt_xcvr_reset_counter.sv SYSTEM_VERILOG PATH ../../alt_xcvr/altera_xcvr_reset_control/alt_xcvr_reset_counter.sv
Info (12250): Xcvr_custom_phy_0: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv
Info (12250): Xcvr_custom_phy_0: add_fileset_file ./alt_xcvr_m2s.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_m2s.sv
Info (12250): Xcvr_custom_phy_0: "low_latency_10g_1ch" instantiated altera_xcvr_custom_phy "xcvr_custom_phy_0"
Info (12250): Reusing file C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_xcvr_functions.sv
Info (12250): Reusing file C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_resync.sv
Info (12250): Reusing file C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_csr_selector.sv
Info (12250): Reusing file C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_wait_generate.v
Info (12250): Reusing file C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_xcvr_h.sv
Info (12250): Reusing file C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_reconfig_bundle_to_basic.sv
Info (12250): Reusing file C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_reconfig_bundle_to_xcvr.sv
Info (12250): Reusing file C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_arbiter.sv
Info (12250): Reusing file C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_m2s.sv
Warning (12251): Overwriting different file C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/plain_files.txt
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "low_latency_10g_1ch" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Rst_controller: "low_latency_10g_1ch" instantiated altera_reset_controller "rst_controller"
Info (12250): Reusing file C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_reset_controller.v
Info (12250): Reusing file C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_reset_synchronizer.v
Info (12250): Reusing file C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_reset_controller.sdc
Info (12250): Data_pattern_checker: "data_pattern_check_SFP_A" instantiated altera_avalon_data_pattern_checker_core "data_pattern_checker"
Info (12250): Reusing file C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_reset_controller.v
Info (12250): Reusing file C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_reset_synchronizer.v
Info (12250): Data_pattern_generator: "data_pattern_gen_SFP_A" instantiated altera_avalon_data_pattern_generator_core "data_pattern_generator"
Info (12250): Reusing file C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_reset_controller.v
Info (12250): Reusing file C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_reset_synchronizer.v
Info (12250): Jtag_phy_embedded_in_jtag_master: "master_0" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info (12250): Timing_adt: "master_0" instantiated timing_adapter "timing_adt"
Info (12250): Fifo: "master_0" instantiated altera_avalon_sc_fifo "fifo"
Info (12250): Reusing file C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_avalon_sc_fifo.v
Info (12250): B2p: "master_0" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info (12250): P2b: "master_0" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info (12250): Transacto: "master_0" instantiated altera_avalon_packets_to_master "transacto"
Info (12250): B2p_adapter: "master_0" instantiated channel_adapter "b2p_adapter"
Info (12250): P2b_adapter: "master_0" instantiated channel_adapter "p2b_adapter"
Info (12250): Master_0_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "master_0_master_translator"
Info (12250): Reusing file C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_merlin_master_translator.sv
Info (12250): Data_pattern_check_SFP_A_csr_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "data_pattern_check_SFP_A_csr_slave_translator"
Info (12250): Reusing file C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_merlin_slave_translator.sv
Info (12250): Master_0_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "master_0_master_agent"
Info (12250): Reusing file C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_merlin_master_agent.sv
Info (12250): Data_pattern_check_SFP_A_csr_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "data_pattern_check_SFP_A_csr_slave_agent"
Info (12250): Reusing file C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_merlin_slave_agent.sv
Info (12250): Reusing file C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_merlin_burst_uncompressor.sv
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info (12250): Master_0_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "master_0_master_limiter"
Info (12250): Reusing file C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_avalon_sc_fifo.v
Info (12250): Reusing file C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_avalon_st_pipeline_base.v
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Reusing file C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_merlin_arbitrator.sv
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): Low_latency_10g_1ch: Done "low_latency_10g_1ch" with 34 modules, 155 files
Info (12249): Finished elaborating Platform Designer system entity "low_latency_10g_1ch.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file src/arria_v_two_sfp_link.v
    Info (12023): Found entity 1: arria_v_two_sfp_link File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/src/arria_v_two_sfp_link.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/low_latency_10g_1ch.v
    Info (12023): Found entity 1: low_latency_10g_1ch File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/low_latency_10g_1ch.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/alt_arbiter_acq.sv
    Info (12023): Found entity 1: alt_arbiter_acq File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_arbiter_acq.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/alt_xcvr_arbiter.sv
    Info (12023): Found entity 1: alt_xcvr_arbiter File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_arbiter.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/alt_xcvr_csr_common.sv
    Info (12023): Found entity 1: alt_xcvr_csr_common File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_csr_common.sv Line: 23
Info (12021): Found 1 design units, including 0 entities, in source file db/ip/low_latency_10g_1ch/submodules/alt_xcvr_csr_common_h.sv
    Info (12022): Found design unit 1: alt_xcvr_csr_common_h (SystemVerilog) (low_latency_10g_1ch) File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_csr_common_h.sv Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/alt_xcvr_csr_pcs8g.sv
    Info (12023): Found entity 1: alt_xcvr_csr_pcs8g File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_csr_pcs8g.sv Line: 23
Info (12021): Found 1 design units, including 0 entities, in source file db/ip/low_latency_10g_1ch/submodules/alt_xcvr_csr_pcs8g_h.sv
    Info (12022): Found design unit 1: alt_xcvr_csr_pcs8g_h (SystemVerilog) (low_latency_10g_1ch) File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_csr_pcs8g_h.sv Line: 21
Info (12021): Found 3 design units, including 3 entities, in source file db/ip/low_latency_10g_1ch/submodules/alt_xcvr_csr_selector.sv
    Info (12023): Found entity 1: csr_mux File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_csr_selector.sv Line: 23
    Info (12023): Found entity 2: csr_indexed_write_mux File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_csr_selector.sv Line: 51
    Info (12023): Found entity 3: csr_indexed_read_only_reg File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_csr_selector.sv Line: 88
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/alt_xcvr_m2s.sv
    Info (12023): Found entity 1: alt_xcvr_m2s File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_m2s.sv Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/alt_xcvr_mgmt2dec.sv
    Info (12023): Found entity 1: alt_xcvr_mgmt2dec File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_mgmt2dec.sv Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_adce.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_adce File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_adce.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_analog.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_analog File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_analog.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_analog_av.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_analog_av File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_analog_av.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_basic.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_basic File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_basic.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_cal_seq.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_cal_seq File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_cal_seq.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_cpu.v
    Info (12023): Found entity 1: alt_xcvr_reconfig_cpu File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_cpu.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_cpu_irq_mapper.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_cpu_irq_mapper File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_cpu_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v
    Info (12023): Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0 File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001 File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001 File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_default_decode File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: alt_xcvr_reconfig_cpu_mm_interconnect_0_router File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001_default_decode File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001 File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002_default_decode File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002 File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003_default_decode File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003 File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001 File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_cpu_ram.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_cpu_ram File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_cpu_ram.sv Line: 25
Info (12021): Found 3 design units, including 3 entities, in source file db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v
    Info (12023): Found entity 1: alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a_module File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v Line: 21
    Info (12023): Found entity 2: alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b_module File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v Line: 87
    Info (12023): Found entity 3: alt_xcvr_reconfig_cpu_reconfig_cpu File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v Line: 153
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v
    Info (12023): Found entity 1: alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_dcd.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_dcd File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_dcd.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_dcd_av.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_dcd_av File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_dcd_av.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_dcd_cal_av.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_dcd_cal_av File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_dcd_cal_av.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_dcd_control_av.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_dcd_control_av File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_dcd_control_av.sv Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_dfe.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_dfe File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_dfe.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_direct.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_direct File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_direct.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_eyemon.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_eyemon File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_eyemon.sv Line: 16
Info (12021): Found 1 design units, including 0 entities, in source file db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_h.sv
    Info (12022): Found design unit 1: alt_xcvr_reconfig_h (SystemVerilog) (low_latency_10g_1ch) File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_h.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_mif.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_mif File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_mif.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_offset_cancellation.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_offset_cancellation File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_offset_cancellation.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_offset_cancellation_av.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_offset_cancellation_av File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_offset_cancellation_av.sv Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_pll.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_pll File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_pll.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_soc.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_soc File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_soc.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reset_counter.sv
    Info (12023): Found entity 1: alt_xcvr_reset_counter File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reset_counter.sv Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/alt_xcvr_resync.sv
    Info (12023): Found entity 1: alt_xcvr_resync File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_resync.sv Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/alt_xreconf_analog_ctrlsm.sv
    Info (12023): Found entity 1: alt_xreconf_analog_ctrlsm File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xreconf_analog_ctrlsm.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/alt_xreconf_analog_datactrl_av.sv
    Info (12023): Found entity 1: alt_xreconf_analog_datactrl_av File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xreconf_analog_datactrl_av.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/alt_xreconf_analog_rmw_av.sv
    Info (12023): Found entity 1: alt_xreconf_analog_rmw_av File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xreconf_analog_rmw_av.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/alt_xreconf_basic_acq.sv
    Info (12023): Found entity 1: alt_xreconf_basic_acq File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xreconf_basic_acq.sv Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/alt_xreconf_cif.sv
    Info (12023): Found entity 1: alt_xreconf_cif File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xreconf_cif.sv Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/alt_xreconf_uif.sv
    Info (12023): Found entity 1: alt_xreconf_uif File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xreconf_uif.sv Line: 20
Info (12021): Found 6 design units, including 6 entities, in source file db/ip/low_latency_10g_1ch/submodules/altera_avalon_data_pattern_checker.v
    Info (12023): Found entity 1: altera_avalon_data_pattern_checker File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_avalon_data_pattern_checker.v Line: 26
    Info (12023): Found entity 2: ones_counter File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_avalon_data_pattern_checker.v Line: 2983
    Info (12023): Found entity 3: snap_handshake_clock_crosser File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_avalon_data_pattern_checker.v Line: 3344
    Info (12023): Found entity 4: pulse_to_toggle File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_avalon_data_pattern_checker.v Line: 3515
    Info (12023): Found entity 5: toggle_to_pulse File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_avalon_data_pattern_checker.v Line: 3533
    Info (12023): Found entity 6: bypass_port File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_avalon_data_pattern_checker.v Line: 3554
Info (12021): Found 3 design units, including 3 entities, in source file db/ip/low_latency_10g_1ch/submodules/altera_avalon_data_pattern_generator.v
    Info (12023): Found entity 1: altera_avalon_data_pattern_generator File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_avalon_data_pattern_generator.v Line: 24
    Info (12023): Found entity 2: pulse_handshake_clock_crosser File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_avalon_data_pattern_generator.v Line: 2684
    Info (12023): Found entity 3: pulse_clock_crosser File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_avalon_data_pattern_generator.v Line: 2729
Info (12021): Found 7 design units, including 7 entities, in source file db/ip/low_latency_10g_1ch/submodules/altera_avalon_packets_to_master.v
    Info (12023): Found entity 1: altera_avalon_packets_to_master File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_avalon_packets_to_master.v Line: 22
    Info (12023): Found entity 2: packets_to_fifo File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_avalon_packets_to_master.v Line: 142
    Info (12023): Found entity 3: fifo_buffer_single_clock_fifo File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_avalon_packets_to_master.v Line: 512
    Info (12023): Found entity 4: fifo_buffer_scfifo_with_controls File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_avalon_packets_to_master.v Line: 573
    Info (12023): Found entity 5: fifo_buffer File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_avalon_packets_to_master.v Line: 627
    Info (12023): Found entity 6: fifo_to_packet File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_avalon_packets_to_master.v Line: 697
    Info (12023): Found entity 7: packets_to_master File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_avalon_packets_to_master.v Line: 851
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/altera_avalon_st_bytes_to_packets.v
    Info (12023): Found entity 1: altera_avalon_st_bytes_to_packets File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_avalon_st_bytes_to_packets.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/altera_avalon_st_idle_inserter.v
    Info (12023): Found entity 1: altera_avalon_st_idle_inserter File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_avalon_st_idle_inserter.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/altera_avalon_st_idle_remover.v
    Info (12023): Found entity 1: altera_avalon_st_idle_remover File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_avalon_st_idle_remover.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/altera_avalon_st_jtag_interface.v
    Info (12023): Found entity 1: altera_avalon_st_jtag_interface File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_avalon_st_jtag_interface.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/altera_avalon_st_packets_to_bytes.v
    Info (12023): Found entity 1: altera_avalon_st_packets_to_bytes File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_avalon_st_packets_to_bytes.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 3 design units, including 3 entities, in source file db/ip/low_latency_10g_1ch/submodules/altera_jtag_dc_streaming.v
    Info (12023): Found entity 1: altera_jtag_control_signal_crosser File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_jtag_dc_streaming.v Line: 30
    Info (12023): Found entity 2: altera_jtag_src_crosser File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_jtag_dc_streaming.v Line: 72
    Info (12023): Found entity 3: altera_jtag_dc_streaming File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_jtag_dc_streaming.v Line: 135
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/altera_jtag_sld_node.v
    Info (12023): Found entity 1: altera_jtag_sld_node File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_jtag_sld_node.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/altera_jtag_streaming.v
    Info (12023): Found entity 1: altera_jtag_streaming File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_jtag_streaming.v Line: 18
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/low_latency_10g_1ch/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/low_latency_10g_1ch/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/altera_wait_generate.v
    Info (12023): Found entity 1: altera_wait_generate File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_wait_generate.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/altera_xcvr_custom.sv
    Info (12023): Found entity 1: altera_xcvr_custom File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_xcvr_custom.sv Line: 19
Info (12021): Found 1 design units, including 0 entities, in source file db/ip/low_latency_10g_1ch/submodules/altera_xcvr_functions.sv
    Info (12022): Found design unit 1: altera_xcvr_functions (SystemVerilog) (low_latency_10g_1ch) File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_xcvr_functions.sv Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/altera_xcvr_reset_control.sv
    Info (12023): Found entity 1: altera_xcvr_reset_control File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_xcvr_reset_control.sv Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/av_hssi_8g_rx_pcs_rbc.sv
    Info (12023): Found entity 1: av_hssi_8g_rx_pcs_rbc File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_hssi_8g_rx_pcs_rbc.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/av_hssi_8g_tx_pcs_rbc.sv
    Info (12023): Found entity 1: av_hssi_8g_tx_pcs_rbc File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_hssi_8g_tx_pcs_rbc.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/av_hssi_common_pcs_pma_interface_rbc.sv
    Info (12023): Found entity 1: av_hssi_common_pcs_pma_interface_rbc File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_hssi_common_pcs_pma_interface_rbc.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/av_hssi_common_pld_pcs_interface_rbc.sv
    Info (12023): Found entity 1: av_hssi_common_pld_pcs_interface_rbc File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_hssi_common_pld_pcs_interface_rbc.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/av_hssi_pipe_gen1_2_rbc.sv
    Info (12023): Found entity 1: av_hssi_pipe_gen1_2_rbc File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_hssi_pipe_gen1_2_rbc.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/av_hssi_rx_pcs_pma_interface_rbc.sv
    Info (12023): Found entity 1: av_hssi_rx_pcs_pma_interface_rbc File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_hssi_rx_pcs_pma_interface_rbc.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/av_hssi_rx_pld_pcs_interface_rbc.sv
    Info (12023): Found entity 1: av_hssi_rx_pld_pcs_interface_rbc File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_hssi_rx_pld_pcs_interface_rbc.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/av_hssi_tx_pcs_pma_interface_rbc.sv
    Info (12023): Found entity 1: av_hssi_tx_pcs_pma_interface_rbc File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_hssi_tx_pcs_pma_interface_rbc.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/av_hssi_tx_pld_pcs_interface_rbc.sv
    Info (12023): Found entity 1: av_hssi_tx_pld_pcs_interface_rbc File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_hssi_tx_pld_pcs_interface_rbc.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/av_pcs.sv
    Info (12023): Found entity 1: av_pcs File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_pcs.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/av_pcs_ch.sv
    Info (12023): Found entity 1: av_pcs_ch File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_pcs_ch.sv Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/av_pma.sv
    Info (12023): Found entity 1: av_pma File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_pma.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/av_reconfig_bundle_to_basic.sv
    Info (12023): Found entity 1: av_reconfig_bundle_to_basic File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_reconfig_bundle_to_basic.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/av_reconfig_bundle_to_xcvr.sv
    Info (12023): Found entity 1: av_reconfig_bundle_to_xcvr File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_reconfig_bundle_to_xcvr.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/av_rx_pma.sv
    Info (12023): Found entity 1: av_rx_pma File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_rx_pma.sv Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/av_tx_pma.sv
    Info (12023): Found entity 1: av_tx_pma File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_tx_pma.sv Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/av_tx_pma_ch.sv
    Info (12023): Found entity 1: av_tx_pma_ch File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_tx_pma_ch.sv Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/av_xcvr_avmm.sv
    Info (12023): Found entity 1: av_xcvr_avmm File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_xcvr_avmm.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/av_xcvr_avmm_csr.sv
    Info (12023): Found entity 1: av_xcvr_avmm_csr File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_xcvr_avmm_csr.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/av_xcvr_custom_native.sv
    Info (12023): Found entity 1: av_xcvr_custom_native File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_xcvr_custom_native.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/av_xcvr_custom_nr.sv
    Info (12023): Found entity 1: av_xcvr_custom_nr File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_xcvr_custom_nr.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/av_xcvr_data_adapter.sv
    Info (12023): Found entity 1: av_xcvr_data_adapter File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_xcvr_data_adapter.sv Line: 24
Info (12021): Found 1 design units, including 0 entities, in source file db/ip/low_latency_10g_1ch/submodules/av_xcvr_h.sv
    Info (12022): Found design unit 1: av_xcvr_h (SystemVerilog) (low_latency_10g_1ch) File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_xcvr_h.sv Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/av_xcvr_native.sv
    Info (12023): Found entity 1: av_xcvr_native File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_xcvr_native.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/av_xcvr_plls.sv
    Info (12023): Found entity 1: av_xcvr_plls File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_xcvr_plls.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/av_xcvr_reconfig_basic.sv
    Info (12023): Found entity 1: av_xcvr_reconfig_basic File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_xcvr_reconfig_basic.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/av_xcvr_reconfig_mif.sv
    Info (12023): Found entity 1: av_xcvr_reconfig_mif File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_xcvr_reconfig_mif.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/av_xcvr_reconfig_mif_avmm.sv
    Info (12023): Found entity 1: av_xcvr_reconfig_mif_avmm File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_xcvr_reconfig_mif_avmm.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/av_xcvr_reconfig_mif_ctrl.sv
    Info (12023): Found entity 1: av_xcvr_reconfig_mif_ctrl File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_xcvr_reconfig_mif_ctrl.sv Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/av_xcvr_reconfig_pll.sv
    Info (12023): Found entity 1: av_xcvr_reconfig_pll File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_xcvr_reconfig_pll.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/av_xcvr_reconfig_pll_ctrl.sv
    Info (12023): Found entity 1: av_xcvr_reconfig_pll_ctrl File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_xcvr_reconfig_pll_ctrl.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/av_xrbasic_l2p_addr.sv
    Info (12023): Found entity 1: av_xrbasic_l2p_addr File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_xrbasic_l2p_addr.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/av_xrbasic_l2p_ch.sv
    Info (12023): Found entity 1: av_xrbasic_l2p_ch File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_xrbasic_l2p_ch.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/av_xrbasic_l2p_rom.sv
    Info (12023): Found entity 1: av_xrbasic_l2p_rom File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_xrbasic_l2p_rom.sv Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/av_xrbasic_lif.sv
    Info (12023): Found entity 1: av_xrbasic_lif File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_xrbasic_lif.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/av_xrbasic_lif_csr.sv
    Info (12023): Found entity 1: av_xrbasic_lif_csr File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_xrbasic_lif_csr.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_data_pattern_check_sfp_a.v
    Info (12023): Found entity 1: low_latency_10g_1ch_data_pattern_check_SFP_A File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_data_pattern_check_sfp_a.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_data_pattern_gen_sfp_a.v
    Info (12023): Found entity 1: low_latency_10g_1ch_data_pattern_gen_SFP_A File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_data_pattern_gen_sfp_a.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_master_0.v
    Info (12023): Found entity 1: low_latency_10g_1ch_master_0 File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_master_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_master_0_b2p_adapter.sv
    Info (12023): Found entity 1: low_latency_10g_1ch_master_0_b2p_adapter File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_master_0_b2p_adapter.sv Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_master_0_p2b_adapter.sv
    Info (12023): Found entity 1: low_latency_10g_1ch_master_0_p2b_adapter File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_master_0_p2b_adapter.sv Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_master_0_timing_adt.sv
    Info (12023): Found entity 1: low_latency_10g_1ch_master_0_timing_adt File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_master_0_timing_adt.sv Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_mm_interconnect_0.v
    Info (12023): Found entity 1: low_latency_10g_1ch_mm_interconnect_0 File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: low_latency_10g_1ch_mm_interconnect_0_avalon_st_adapter File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: low_latency_10g_1ch_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: low_latency_10g_1ch_mm_interconnect_0_cmd_demux File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: low_latency_10g_1ch_mm_interconnect_0_cmd_mux File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: low_latency_10g_1ch_mm_interconnect_0_router_default_decode File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: low_latency_10g_1ch_mm_interconnect_0_router File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: low_latency_10g_1ch_mm_interconnect_0_router_001_default_decode File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: low_latency_10g_1ch_mm_interconnect_0_router_001 File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: low_latency_10g_1ch_mm_interconnect_0_rsp_demux File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: low_latency_10g_1ch_mm_interconnect_0_rsp_mux File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_pll_0.v
    Info (12023): Found entity 1: low_latency_10g_1ch_pll_0 File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_pll_0.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_timing_adapter_sfp_a_rx.sv
    Info (12023): Found entity 1: low_latency_10g_1ch_timing_adapter_SFP_A_rx File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_timing_adapter_sfp_a_rx.sv Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_timing_adapter_sfp_a_tx.sv
    Info (12023): Found entity 1: low_latency_10g_1ch_timing_adapter_SFP_A_tx File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_timing_adapter_sfp_a_tx.sv Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/sv_reconfig_bundle_merger.sv
    Info (12023): Found entity 1: sv_reconfig_bundle_merger File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/sv_reconfig_bundle_merger.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/sv_reconfig_bundle_to_basic.sv
    Info (12023): Found entity 1: sv_reconfig_bundle_to_basic File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/sv_reconfig_bundle_to_basic.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/sv_reconfig_bundle_to_ip.sv
    Info (12023): Found entity 1: sv_reconfig_bundle_to_ip File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/sv_reconfig_bundle_to_ip.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/low_latency_10g_1ch/submodules/sv_reconfig_bundle_to_xcvr.sv
    Info (12023): Found entity 1: sv_reconfig_bundle_to_xcvr File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/sv_reconfig_bundle_to_xcvr.sv Line: 28
Warning (10236): Verilog HDL Implicit Net warning at arria_v_two_sfp_link.v(35): created implicit net for "SFPA_RATESEL" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/src/arria_v_two_sfp_link.v Line: 35
Warning (10236): Verilog HDL Implicit Net warning at arria_v_two_sfp_link.v(40): created implicit net for "SFPB_RATESEL" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/src/arria_v_two_sfp_link.v Line: 40
Info (12127): Elaborating entity "arria_v_two_sfp_link" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at arria_v_two_sfp_link.v(35): object "SFPA_RATESEL" assigned a value but never read File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/src/arria_v_two_sfp_link.v Line: 35
Warning (10036): Verilog HDL or VHDL warning at arria_v_two_sfp_link.v(40): object "SFPB_RATESEL" assigned a value but never read File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/src/arria_v_two_sfp_link.v Line: 40
Info (12128): Elaborating entity "low_latency_10g_1ch" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/src/arria_v_two_sfp_link.v Line: 56
Info (12128): Elaborating entity "alt_xcvr_reconfig" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/low_latency_10g_1ch.v Line: 129
Info (12128): Elaborating entity "alt_xcvr_resync" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_resync:inst_reconfig_reset_sync" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig.sv Line: 224
Info (12128): Elaborating entity "alt_xcvr_arbiter" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_arbiter:arbiter" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig.sv Line: 288
Info (12128): Elaborating entity "alt_xcvr_reconfig_offset_cancellation" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig.sv Line: 333
Info (12128): Elaborating entity "alt_xcvr_reconfig_offset_cancellation_av" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_offset_cancellation.sv Line: 154
Info (12128): Elaborating entity "altera_wait_generate" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|altera_wait_generate:wait_gen" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_offset_cancellation_av.sv Line: 170
Info (12128): Elaborating entity "alt_cal_av" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_offset_cancellation_av.sv Line: 696
Warning (10230): Verilog HDL assignment warning at alt_cal_av.v(292): truncated value with size 32 to match size of target (12) File: c:/intelfpga/17.1/quartus/libraries/megafunctions/alt_cal_av.v Line: 292
Warning (10230): Verilog HDL assignment warning at alt_cal_av.v(299): truncated value with size 32 to match size of target (12) File: c:/intelfpga/17.1/quartus/libraries/megafunctions/alt_cal_av.v Line: 299
Warning (10230): Verilog HDL assignment warning at alt_cal_av.v(313): truncated value with size 32 to match size of target (12) File: c:/intelfpga/17.1/quartus/libraries/megafunctions/alt_cal_av.v Line: 313
Info (12130): Elaborated megafunction instantiation "low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_offset_cancellation_av.sv Line: 696
Info (12133): Instantiated megafunction "low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst" with the following parameter: File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_offset_cancellation_av.sv Line: 696
    Info (12134): Parameter "number_of_channels" = "4"
    Info (12134): Parameter "channel_address_width" = "3"
    Info (12134): Parameter "pma_base_address" = "0"
Info (12128): Elaborating entity "alt_cal_edge_detect" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd0_det" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/alt_cal_av.v Line: 170
Info (12131): Elaborated megafunction instantiation "low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd0_det", which is child of megafunction instantiation "low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/alt_cal_av.v Line: 170
Info (12128): Elaborating entity "alt_arbiter_acq" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_arbiter_acq:mutex_inst" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_offset_cancellation_av.sv Line: 732
Info (12128): Elaborating entity "alt_xcvr_reconfig_analog" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig.sv Line: 393
Info (12128): Elaborating entity "alt_xcvr_reconfig_analog_av" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_analog.sv Line: 129
Info (12128): Elaborating entity "alt_xreconf_uif" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_uif:inst_xreconf_uif" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_analog_av.sv Line: 141
Info (12128): Elaborating entity "alt_xreconf_analog_datactrl_av" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_analog_datactrl_av:inst_analog_datactrl" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_analog_av.sv Line: 176
Info (12128): Elaborating entity "alt_xreconf_analog_ctrlsm" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xreconf_analog_datactrl_av.sv Line: 485
Info (12128): Elaborating entity "alt_xreconf_analog_rmw_av" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_analog_datactrl_av:inst_analog_datactrl|alt_xreconf_analog_rmw_av:inst_rmw_sm" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xreconf_analog_datactrl_av.sv Line: 503
Info (12128): Elaborating entity "alt_xreconf_cif" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_cif:inst_xreconf_cif" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_analog_av.sv Line: 214
Info (12128): Elaborating entity "alt_xreconf_basic_acq" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_av|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xreconf_cif.sv Line: 110
Info (12128): Elaborating entity "alt_xcvr_reconfig_eyemon" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_eyemon:eyemon.sc_eyemon" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig.sv Line: 459
Info (12128): Elaborating entity "alt_xcvr_reconfig_dfe" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dfe:dfe.sc_dfe" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig.sv Line: 515
Info (12128): Elaborating entity "alt_xcvr_reconfig_direct" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_direct:direct.sc_direct" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig.sv Line: 563
Info (12128): Elaborating entity "alt_xcvr_reconfig_adce" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_adce:adce.sc_adce" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig.sv Line: 619
Info (12128): Elaborating entity "alt_xcvr_reconfig_dcd" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig.sv Line: 672
Info (12128): Elaborating entity "alt_xcvr_reconfig_dcd_av" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_dcd.sv Line: 117
Info (12128): Elaborating entity "alt_xcvr_reconfig_dcd_cal_av" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_dcd_av.sv Line: 152
Info (12128): Elaborating entity "alt_xcvr_reconfig_dcd_control_av" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xcvr_reconfig_dcd_cal_av:inst_alt_xcvr_reconfig_dcd_cal|alt_xcvr_reconfig_dcd_control_av:inst_alt_xcvr_reconfig_dcd_control" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_dcd_cal_av.sv Line: 81
Info (10264): Verilog HDL Case Statement information at alt_xcvr_reconfig_dcd_control_av.sv(444): all case item expressions in this case statement are onehot File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_dcd_control_av.sv Line: 444
Info (10264): Verilog HDL Case Statement information at alt_xcvr_reconfig_dcd_control_av.sv(615): all case item expressions in this case statement are onehot File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_dcd_control_av.sv Line: 615
Info (12128): Elaborating entity "alt_xreconf_cif" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xreconf_cif:inst_alt_xreconf_cif" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_dcd_av.sv Line: 193
Info (12128): Elaborating entity "alt_xreconf_basic_acq" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_dcd:dcd.sc_dcd|alt_xcvr_reconfig_dcd_av:inst_alt_xcvr_reconfig_dcd_av|alt_xreconf_cif:inst_alt_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xreconf_cif.sv Line: 110
Info (12128): Elaborating entity "alt_xcvr_reconfig_cal_seq" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_cal_seq:cal_seq" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig.sv Line: 940
Info (12128): Elaborating entity "alt_xcvr_reconfig_basic" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig.sv Line: 971
Info (12128): Elaborating entity "av_xcvr_reconfig_basic" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_reconfig_basic.sv Line: 114
Info (12128): Elaborating entity "av_xrbasic_lif" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_xcvr_reconfig_basic.sv Line: 161
Info (12128): Elaborating entity "av_xrbasic_lif_csr" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_xrbasic_lif.sv Line: 146
Info (12128): Elaborating entity "av_xrbasic_l2p_rom" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_xrbasic_lif_csr.sv Line: 426
Warning (10030): Net "rom_l2p_ch.data_a" at av_xrbasic_l2p_rom.sv(59) has no driver or initial value, using a default initial value '0' File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_xrbasic_l2p_rom.sv Line: 59
Warning (10030): Net "rom_l2p_ch.waddr_a" at av_xrbasic_l2p_rom.sv(59) has no driver or initial value, using a default initial value '0' File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_xrbasic_l2p_rom.sv Line: 59
Warning (10030): Net "rom_l2p_ch.we_a" at av_xrbasic_l2p_rom.sv(59) has no driver or initial value, using a default initial value '0' File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_xrbasic_l2p_rom.sv Line: 59
Info (12128): Elaborating entity "av_xrbasic_l2p_addr" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_addr:l2paddr" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_xrbasic_lif_csr.sv Line: 458
Info (12128): Elaborating entity "csr_mux" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_xrbasic_lif.sv Line: 239
Info (12128): Elaborating entity "alt_xcvr_arbiter" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|alt_xcvr_arbiter:pif[0].pif_arb" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_xcvr_reconfig_basic.sv Line: 200
Info (12128): Elaborating entity "av_reconfig_bundle_to_basic" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_reconfig_bundle_to_basic:bundle" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_xcvr_reconfig_basic.sv Line: 271
Info (12128): Elaborating entity "low_latency_10g_1ch_data_pattern_check_SFP_A" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/low_latency_10g_1ch.v Line: 151
Info (12128): Elaborating entity "altera_avalon_data_pattern_checker" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_data_pattern_check_sfp_a.v Line: 112
Info (10264): Verilog HDL Case Statement information at altera_avalon_data_pattern_checker.v(938): all case item expressions in this case statement are onehot File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_avalon_data_pattern_checker.v Line: 938
Info (12128): Elaborating entity "snap_handshake_clock_crosser" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_avalon_data_pattern_checker.v Line: 314
Info (12128): Elaborating entity "pulse_to_toggle" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|pulse_to_toggle:p2t_ctrl" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_avalon_data_pattern_checker.v Line: 3401
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|altera_std_synchronizer:ctrl_to_data_synchronizer" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_avalon_data_pattern_checker.v Line: 3411
Info (12130): Elaborated megafunction instantiation "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|altera_std_synchronizer:ctrl_to_data_synchronizer" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_avalon_data_pattern_checker.v Line: 3411
Info (12133): Instantiated megafunction "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|altera_std_synchronizer:ctrl_to_data_synchronizer" with the following parameter: File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_avalon_data_pattern_checker.v Line: 3411
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "toggle_to_pulse" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|toggle_to_pulse:t2p_data" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_avalon_data_pattern_checker.v Line: 3419
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|altera_reset_controller:reset_controller" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_avalon_data_pattern_checker.v Line: 3498
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|altera_reset_controller:reset_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|snap_handshake_clock_crosser:snapper|altera_reset_controller:reset_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|altera_reset_synchronizer:asi_reset_controller" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_avalon_data_pattern_checker.v Line: 425
Info (12128): Elaborating entity "ones_counter" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_check_SFP_A:data_pattern_check_sfp_a|altera_avalon_data_pattern_checker:data_pattern_checker|ones_counter:my_ones_counter" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_avalon_data_pattern_checker.v Line: 623
Info (12128): Elaborating entity "low_latency_10g_1ch_data_pattern_gen_SFP_A" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/low_latency_10g_1ch.v Line: 193
Info (12128): Elaborating entity "altera_avalon_data_pattern_generator" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_data_pattern_gen_sfp_a.v Line: 91
Info (10264): Verilog HDL Case Statement information at altera_avalon_data_pattern_generator.v(487): all case item expressions in this case statement are onehot File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_avalon_data_pattern_generator.v Line: 487
Info (10264): Verilog HDL Case Statement information at altera_avalon_data_pattern_generator.v(516): all case item expressions in this case statement are onehot File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_avalon_data_pattern_generator.v Line: 516
Info (10264): Verilog HDL Case Statement information at altera_avalon_data_pattern_generator.v(618): all case item expressions in this case statement are onehot File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_avalon_data_pattern_generator.v Line: 618
Info (12128): Elaborating entity "pulse_handshake_clock_crosser" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|pulse_handshake_clock_crosser:pulser" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_avalon_data_pattern_generator.v Line: 428
Info (12128): Elaborating entity "pulse_clock_crosser" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_data_pattern_gen_SFP_A:data_pattern_gen_sfp_a|altera_avalon_data_pattern_generator:data_pattern_generator|pulse_handshake_clock_crosser:pulser|pulse_clock_crosser:mm_to_st_pulser" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_avalon_data_pattern_generator.v Line: 2712
Info (12128): Elaborating entity "low_latency_10g_1ch_master_0" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/low_latency_10g_1ch.v Line: 231
Info (12128): Elaborating entity "altera_avalon_st_jtag_interface" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_master_0.v Line: 145
Info (12128): Elaborating entity "altera_jtag_sld_node" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_avalon_st_jtag_interface.v Line: 101
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_jtag_sld_node.v Line: 105
Info (12130): Elaborated megafunction instantiation "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_jtag_sld_node.v Line: 105
Info (12133): Instantiated megafunction "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" with the following parameter: File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_jtag_sld_node.v Line: 105
    Info (12134): Parameter "sld_mfg_id" = "110"
    Info (12134): Parameter "sld_type_id" = "132"
    Info (12134): Parameter "sld_version" = "1"
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "3"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "altera_jtag_dc_streaming" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_avalon_st_jtag_interface.v Line: 143
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_jtag_dc_streaming.v Line: 197
Info (12130): Elaborated megafunction instantiation "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_jtag_dc_streaming.v Line: 197
Info (12133): Instantiated megafunction "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" with the following parameter: File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_jtag_dc_streaming.v Line: 197
    Info (12134): Parameter "depth" = "3"
Info (12128): Elaborating entity "altera_jtag_streaming" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_jtag_dc_streaming.v Line: 226
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_jtag_streaming.v Line: 231
Info (12130): Elaborated megafunction instantiation "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_jtag_streaming.v Line: 231
Info (12133): Instantiated megafunction "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" with the following parameter: File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_jtag_streaming.v Line: 231
    Info (12134): Parameter "depth" = "8"
Info (12128): Elaborating entity "altera_avalon_st_idle_remover" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_jtag_streaming.v Line: 547
Info (12128): Elaborating entity "altera_avalon_st_idle_inserter" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_jtag_streaming.v Line: 564
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_jtag_dc_streaming.v Line: 246
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_avalon_st_clock_crosser.v Line: 112
Info (12128): Elaborating entity "altera_avalon_st_pipeline_base" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_avalon_st_clock_crosser.v Line: 129
Info (12128): Elaborating entity "altera_jtag_src_crosser" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_jtag_dc_streaming.v Line: 259
Info (12128): Elaborating entity "altera_jtag_control_signal_crosser" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_jtag_dc_streaming.v Line: 110
Info (12128): Elaborating entity "low_latency_10g_1ch_master_0_timing_adt" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|low_latency_10g_1ch_master_0_timing_adt:timing_adt" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_master_0.v Line: 155
Warning (10036): Verilog HDL or VHDL warning at low_latency_10g_1ch_master_0_timing_adt.sv(82): object "in_ready" assigned a value but never read File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_master_0_timing_adt.sv Line: 82
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_sc_fifo:fifo" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_master_0.v Line: 196
Info (12128): Elaborating entity "altera_avalon_st_bytes_to_packets" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_master_0.v Line: 213
Info (12128): Elaborating entity "altera_avalon_st_packets_to_bytes" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_master_0.v Line: 230
Info (12128): Elaborating entity "altera_avalon_packets_to_master" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_master_0.v Line: 257
Info (12128): Elaborating entity "packets_to_master" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_avalon_packets_to_master.v Line: 137
Info (12128): Elaborating entity "low_latency_10g_1ch_master_0_b2p_adapter" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|low_latency_10g_1ch_master_0_b2p_adapter:b2p_adapter" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_master_0.v Line: 273
Warning (10036): Verilog HDL or VHDL warning at low_latency_10g_1ch_master_0_b2p_adapter.sv(78): object "out_channel" assigned a value but never read File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_master_0_b2p_adapter.sv Line: 78
Warning (10230): Verilog HDL assignment warning at low_latency_10g_1ch_master_0_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1) File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_master_0_b2p_adapter.sv Line: 90
Info (12128): Elaborating entity "low_latency_10g_1ch_master_0_p2b_adapter" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|low_latency_10g_1ch_master_0_p2b_adapter:p2b_adapter" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_master_0.v Line: 289
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_reset_controller:rst_controller" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_master_0.v Line: 352
Info (12128): Elaborating entity "low_latency_10g_1ch_pll_0" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_pll_0:pll_0" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/low_latency_10g_1ch.v Line: 238
Info (12128): Elaborating entity "altera_pll" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_pll_0:pll_0|altera_pll:altera_pll_i" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_pll_0.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_pll_0:pll_0|altera_pll:altera_pll_i" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_pll_0.v Line: 85
Info (12133): Instantiated megafunction "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_pll_0:pll_0|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_pll_0.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "normal"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "low_latency_10g_1ch_timing_adapter_SFP_A_rx" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_timing_adapter_SFP_A_rx:timing_adapter_sfp_a_rx" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/low_latency_10g_1ch.v Line: 247
Info (12128): Elaborating entity "low_latency_10g_1ch_timing_adapter_SFP_A_tx" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_timing_adapter_SFP_A_tx:timing_adapter_sfp_a_tx" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/low_latency_10g_1ch.v Line: 256
Warning (10036): Verilog HDL or VHDL warning at low_latency_10g_1ch_timing_adapter_sfp_a_tx.sv(81): object "out_valid" assigned a value but never read File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_timing_adapter_sfp_a_tx.sv Line: 81
Info (12128): Elaborating entity "altera_xcvr_custom" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/low_latency_10g_1ch.v Line: 396
Info (12128): Elaborating entity "av_xcvr_custom_nr" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_xcvr_custom.sv Line: 408
Info (12128): Elaborating entity "av_xcvr_custom_native" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_xcvr_custom_nr.sv Line: 332
Info (12128): Elaborating entity "av_xcvr_plls" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_xcvr_custom_native.sv Line: 483
Info (12128): Elaborating entity "av_reconfig_bundle_to_xcvr" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|av_reconfig_bundle_to_xcvr:pll[0].avmm.av_reconfig_bundle_to_xcvr_inst" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_xcvr_plls.sv Line: 345
Info (12128): Elaborating entity "av_xcvr_avmm_csr" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|av_xcvr_avmm_csr:pll[0].avmm.av_xcvr_avmm_csr_inst" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_xcvr_plls.sv Line: 438
Info (12128): Elaborating entity "alt_xcvr_resync" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|av_xcvr_avmm_csr:pll[0].avmm.av_xcvr_avmm_csr_inst|alt_xcvr_resync:gen_status_reg_pll.alt_xcvr_resync_inst" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_xcvr_avmm_csr.sv Line: 230
Info (12128): Elaborating entity "av_xcvr_native" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_xcvr_custom_native.sv Line: 798
Info (12128): Elaborating entity "av_pma" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_xcvr_native.sv Line: 701
Info (12128): Elaborating entity "av_rx_pma" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_pma.sv Line: 257
Info (12128): Elaborating entity "av_tx_pma" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_pma.sv Line: 364
Info (12128): Elaborating entity "av_tx_pma_ch" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_tx_pma.sv Line: 259
Info (12128): Elaborating entity "av_pcs" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_xcvr_native.sv Line: 1142
Info (12128): Elaborating entity "av_pcs_ch" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_pcs.sv Line: 1059
Info (12128): Elaborating entity "av_hssi_rx_pld_pcs_interface_rbc" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_rx_pld_pcs_interface_rbc:inst_av_hssi_rx_pld_pcs_interface" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_pcs_ch.sv Line: 1269
Info (12128): Elaborating entity "av_hssi_common_pcs_pma_interface_rbc" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_common_pcs_pma_interface_rbc:inst_av_hssi_common_pcs_pma_interface" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_pcs_ch.sv Line: 1498
Info (12128): Elaborating entity "av_hssi_8g_rx_pcs_rbc" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_pcs_ch.sv Line: 1951
Info (12128): Elaborating entity "av_hssi_tx_pcs_pma_interface_rbc" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_pcs_ch.sv Line: 2053
Info (12128): Elaborating entity "av_hssi_rx_pcs_pma_interface_rbc" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_rx_pcs_pma_interface_rbc:inst_av_hssi_rx_pcs_pma_interface" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_pcs_ch.sv Line: 2101
Info (12128): Elaborating entity "av_hssi_8g_tx_pcs_rbc" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_pcs_ch.sv Line: 2252
Info (12128): Elaborating entity "av_hssi_common_pld_pcs_interface_rbc" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_pcs_ch.sv Line: 2397
Info (12128): Elaborating entity "av_hssi_tx_pld_pcs_interface_rbc" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_pcs_ch.sv Line: 2495
Info (12128): Elaborating entity "av_xcvr_avmm" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_xcvr_native.sv Line: 1234
Info (12128): Elaborating entity "av_xcvr_avmm_csr" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_xcvr_avmm.sv Line: 376
Info (12128): Elaborating entity "sv_reconfig_bundle_merger" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_xcvr_custom_native.sv Line: 835
Info (12128): Elaborating entity "av_xcvr_data_adapter" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_data_adapter:av_xcvr_data_adapter_inst" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_xcvr_custom_native.sv Line: 863
Info (12128): Elaborating entity "alt_xcvr_csr_common" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_common:csr" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_xcvr_custom_nr.sv Line: 368
Info (12128): Elaborating entity "alt_xcvr_csr_pcs8g" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_xcvr_custom_nr.sv Line: 409
Info (12128): Elaborating entity "csr_indexed_write_mux" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_write_mux:wmux_tx_invpolarity" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_csr_pcs8g.sv Line: 91
Info (12128): Elaborating entity "csr_mux" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_write_mux:wmux_tx_invpolarity|csr_mux:o_narrow" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_csr_selector.sv Line: 79
Info (12128): Elaborating entity "csr_indexed_write_mux" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_write_mux:wmux_tx_bitslipboundaryselect" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_csr_pcs8g.sv Line: 100
Info (12128): Elaborating entity "csr_mux" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_write_mux:wmux_tx_bitslipboundaryselect|csr_mux:o_narrow" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_csr_selector.sv Line: 79
Info (12128): Elaborating entity "csr_indexed_read_only_reg" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_read_only_reg:mux_rx_patterndetect" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_csr_pcs8g.sv Line: 166
Info (12128): Elaborating entity "csr_mux" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_read_only_reg:mux_rx_patterndetect|csr_mux:o_narrow" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_csr_selector.sv Line: 120
Info (12128): Elaborating entity "csr_indexed_read_only_reg" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_read_only_reg:mux_rx_phase_comp_fifo_error" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_csr_pcs8g.sv Line: 191
Info (12128): Elaborating entity "csr_indexed_read_only_reg" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|alt_xcvr_csr_pcs8g:csr_pcs|csr_indexed_read_only_reg:mux_rx_bitslipboundaryselectout" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_csr_pcs8g.sv Line: 196
Info (12128): Elaborating entity "altera_xcvr_reset_control" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/av_xcvr_custom_nr.sv Line: 476
Info (12128): Elaborating entity "alt_xcvr_reset_counter" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_pll.counter_pll_powerdown" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_xcvr_reset_control.sv Line: 163
Info (12128): Elaborating entity "alt_xcvr_resync" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_resync:g_tx.g_tx[0].g_tx.resync_tx_cal_busy" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_xcvr_reset_control.sv Line: 227
Info (12128): Elaborating entity "alt_xcvr_reset_counter" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_xcvr_reset_control.sv Line: 294
Info (12128): Elaborating entity "alt_xcvr_reset_counter" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_ready" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_xcvr_reset_control.sv Line: 307
Info (12128): Elaborating entity "alt_xcvr_resync" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_resync:g_rx.g_rx[0].g_rx.resync_rx_cal_busy" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_xcvr_reset_control.sv Line: 359
Info (12128): Elaborating entity "alt_xcvr_reset_counter" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_rx.g_rx[0].g_rx.counter_rx_analogreset" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_xcvr_reset_control.sv Line: 374
Info (12128): Elaborating entity "alt_xcvr_reset_counter" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|altera_xcvr_custom:xcvr_custom_phy_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_rx.g_rx[0].g_rx.counter_rx_digitalreset" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_xcvr_reset_control.sv Line: 393
Info (12128): Elaborating entity "low_latency_10g_1ch_mm_interconnect_0" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/low_latency_10g_1ch.v Line: 446
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_mm_interconnect_0.v Line: 500
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_pattern_check_sfp_a_csr_slave_translator" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_mm_interconnect_0.v Line: 564
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:xcvr_custom_phy_0_phy_mgmt_translator" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_mm_interconnect_0.v Line: 820
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:alt_xcvr_reconfig_0_reconfig_mgmt_translator" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_mm_interconnect_0.v Line: 884
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_mm_interconnect_0.v Line: 965
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_pattern_check_sfp_a_csr_slave_agent" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_mm_interconnect_0.v Line: 1049
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_pattern_check_sfp_a_csr_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_pattern_check_sfp_a_csr_slave_agent_rsp_fifo" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_mm_interconnect_0.v Line: 1090
Info (12128): Elaborating entity "low_latency_10g_1ch_mm_interconnect_0_router" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|low_latency_10g_1ch_mm_interconnect_0_router:router" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_mm_interconnect_0.v Line: 1731
Info (12128): Elaborating entity "low_latency_10g_1ch_mm_interconnect_0_router_default_decode" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|low_latency_10g_1ch_mm_interconnect_0_router:router|low_latency_10g_1ch_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_mm_interconnect_0_router.sv Line: 184
Info (12128): Elaborating entity "low_latency_10g_1ch_mm_interconnect_0_router_001" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|low_latency_10g_1ch_mm_interconnect_0_router_001:router_001" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_mm_interconnect_0.v Line: 1747
Info (12128): Elaborating entity "low_latency_10g_1ch_mm_interconnect_0_router_001_default_decode" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|low_latency_10g_1ch_mm_interconnect_0_router_001:router_001|low_latency_10g_1ch_mm_interconnect_0_router_001_default_decode:the_default_decode" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_mm_interconnect_0_router_001.sv Line: 173
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_mm_interconnect_0.v Line: 1877
Info (12128): Elaborating entity "low_latency_10g_1ch_mm_interconnect_0_cmd_demux" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|low_latency_10g_1ch_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_mm_interconnect_0.v Line: 1924
Info (12128): Elaborating entity "low_latency_10g_1ch_mm_interconnect_0_cmd_mux" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|low_latency_10g_1ch_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_mm_interconnect_0.v Line: 1941
Info (12128): Elaborating entity "low_latency_10g_1ch_mm_interconnect_0_rsp_demux" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|low_latency_10g_1ch_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_mm_interconnect_0.v Line: 2043
Info (12128): Elaborating entity "low_latency_10g_1ch_mm_interconnect_0_rsp_mux" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|low_latency_10g_1ch_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_mm_interconnect_0.v Line: 2175
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|low_latency_10g_1ch_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_mm_interconnect_0_rsp_mux.sv Line: 374
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|low_latency_10g_1ch_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "low_latency_10g_1ch_mm_interconnect_0_avalon_st_adapter" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|low_latency_10g_1ch_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_mm_interconnect_0.v Line: 2204
Info (12128): Elaborating entity "low_latency_10g_1ch_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_mm_interconnect_0:mm_interconnect_0|low_latency_10g_1ch_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|low_latency_10g_1ch_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/low_latency_10g_1ch_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2020.06.27.21:57:46 Progress: Loading sldeb377ba0/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldeb377ba0/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/sldeb377ba0/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldeb377ba0/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/sldeb377ba0/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldeb377ba0/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/sldeb377ba0/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldeb377ba0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/sldeb377ba0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldeb377ba0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/sldeb377ba0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/sldeb377ba0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldeb377ba0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/sldeb377ba0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux|out_narrow[0]~0 File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_csr_selector.sv Line: 32
    Warning (19017): Found clock multiplexer low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux|out_narrow[0]~1 File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_csr_selector.sv Line: 32
    Warning (19017): Found clock multiplexer low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux|out_narrow[1]~2 File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_csr_selector.sv Line: 32
    Warning (19017): Found clock multiplexer low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux|out_narrow[1]~3 File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_csr_selector.sv Line: 32
    Warning (19017): Found clock multiplexer low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux|out_narrow[2]~4 File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_csr_selector.sv Line: 32
    Warning (19017): Found clock multiplexer low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux|out_narrow[2]~5 File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_csr_selector.sv Line: 32
    Warning (19017): Found clock multiplexer low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux|out_narrow[3]~6 File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_csr_selector.sv Line: 32
    Warning (19017): Found clock multiplexer low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux|out_narrow[3]~7 File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/ip/low_latency_10g_1ch/submodules/alt_xcvr_csr_selector.sv Line: 32
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_sc_fifo:fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch|rom_l2p_ch_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M10K
        Info (286033): Parameter INIT_FILE set to db/arria_v_two_sfp_link.ram0_av_xrbasic_l2p_rom_7965580d.hdl.mif
Info (12130): Elaborated megafunction instantiation "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "low_latency_10g_1ch:low_latency_10g_1ch_inst0|low_latency_10g_1ch_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ipm1.tdf
    Info (12023): Found entity 1: altsyncram_ipm1 File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/altsyncram_ipm1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0"
Info (12133): Instantiated megafunction "low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "WIDTHAD_B" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "128"
    Info (12134): Parameter "NUMWORDS_B" = "128"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK0"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "M10K"
    Info (12134): Parameter "INIT_FILE" = "db/arria_v_two_sfp_link.ram0_av_xrbasic_l2p_rom_7965580d.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0132.tdf
    Info (12023): Found entity 1: altsyncram_0132 File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/db/altsyncram_0132.tdf Line: 27
Warning (12241): 26 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: c:/intelfpga/17.1/quartus/libraries/megafunctions/alt_cal_av.v Line: 56
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 132 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd0_det|pd_xor~0" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/alt_cal_av.v Line: 14
    Info (17048): Logic cell "low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd90_det|pd_xor~0" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/alt_cal_av.v Line: 14
    Info (17048): Logic cell "low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd180_det|pd_xor~0" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/alt_cal_av.v Line: 14
    Info (17048): Logic cell "low_latency_10g_1ch:low_latency_10g_1ch_inst0|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd270_det|pd_xor~0" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/alt_cal_av.v Line: 14
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/arria_v_two_sfp_link.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 70 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 6478 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 7 output pins
    Info (21060): Implemented 4 bidirectional pins
    Info (21061): Implemented 6373 logic cells
    Info (21064): Implemented 40 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 39 warnings
    Info: Peak virtual memory: 5137 megabytes
    Info: Processing ended: Sat Jun 27 21:58:18 2020
    Info: Elapsed time: 00:01:47
    Info: Total CPU time (on all processors): 00:02:25


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_two_sfp_link_test/arria_v_two_sfp_link.map.smsg.


