Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Apr 17 04:11:29 2020
| Host         : DESKTOP-HG4VJIQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file mips_fpga_timing_summary_routed.rpt -pb mips_fpga_timing_summary_routed.pb -rpx mips_fpga_timing_summary_routed.rpx -warn_on_violation
| Design       : mips_fpga
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 280 register/latch pins with no clock driven by root clock pin: bd/debounced_button_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: clk_gen/clk_5KHz_reg/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: mips_top/mips/dp/pc_reg/q_reg[2]_rep/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: mips_top/mips/dp/pc_reg/q_reg[3]_rep/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: mips_top/mips/dp/pc_reg/q_reg[4]_rep/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: mips_top/mips/dp/pc_reg/q_reg[5]_rep/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: mips_top/mips/dp/pc_reg/q_reg[6]_rep/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1447 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.895        0.000                      0                   33        0.139        0.000                      0                   33        4.500        0.000                       0                    50  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.895        0.000                      0                   33        0.139        0.000                      0                   33        4.500        0.000                       0                    50  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.895ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.895ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.048ns  (logic 2.521ns (49.945%)  route 2.527ns (50.055%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.566     5.087    clk_gen/clk_IBUF_BUFG
    SLICE_X30Y48         FDRE                                         r  clk_gen/count2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  clk_gen/count2_reg[23]/Q
                         net (fo=2, routed)           1.108     6.713    clk_gen/count2[23]
    SLICE_X31Y45         LUT4 (Prop_lut4_I0_O)        0.152     6.865 r  clk_gen/count20_carry_i_7/O
                         net (fo=1, routed)           0.405     7.270    clk_gen/count20_carry_i_7_n_1
    SLICE_X31Y46         LUT5 (Prop_lut5_I4_O)        0.326     7.596 f  clk_gen/count20_carry_i_3/O
                         net (fo=6, routed)           1.013     8.609    clk_gen/count20_carry_i_3_n_1
    SLICE_X30Y43         LUT5 (Prop_lut5_I1_O)        0.124     8.733 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.733    clk_gen/count2_0[4]
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.109 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.109    clk_gen/count20_carry_n_1
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.226 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.226    clk_gen/count20_carry__0_n_1
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.343 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.343    clk_gen/count20_carry__1_n_1
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.460 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.460    clk_gen/count20_carry__2_n_1
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.577 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.577    clk_gen/count20_carry__3_n_1
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.694 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.694    clk_gen/count20_carry__4_n_1
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.811 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.001     9.812    clk_gen/count20_carry__5_n_1
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.135 r  clk_gen/count20_carry__6/O[1]
                         net (fo=1, routed)           0.000    10.135    clk_gen/p_0_in[30]
    SLICE_X30Y50         FDRE                                         r  clk_gen/count2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.436    14.777    clk_gen/clk_IBUF_BUFG
    SLICE_X30Y50         FDRE                                         r  clk_gen/count2_reg[30]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X30Y50         FDRE (Setup_fdre_C_D)        0.109    15.030    clk_gen/count2_reg[30]
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                         -10.135    
  -------------------------------------------------------------------
                         slack                                  4.895    

Slack (MET) :             4.979ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.964ns  (logic 2.437ns (49.098%)  route 2.527ns (50.902%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.566     5.087    clk_gen/clk_IBUF_BUFG
    SLICE_X30Y48         FDRE                                         r  clk_gen/count2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  clk_gen/count2_reg[23]/Q
                         net (fo=2, routed)           1.108     6.713    clk_gen/count2[23]
    SLICE_X31Y45         LUT4 (Prop_lut4_I0_O)        0.152     6.865 r  clk_gen/count20_carry_i_7/O
                         net (fo=1, routed)           0.405     7.270    clk_gen/count20_carry_i_7_n_1
    SLICE_X31Y46         LUT5 (Prop_lut5_I4_O)        0.326     7.596 f  clk_gen/count20_carry_i_3/O
                         net (fo=6, routed)           1.013     8.609    clk_gen/count20_carry_i_3_n_1
    SLICE_X30Y43         LUT5 (Prop_lut5_I1_O)        0.124     8.733 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.733    clk_gen/count2_0[4]
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.109 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.109    clk_gen/count20_carry_n_1
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.226 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.226    clk_gen/count20_carry__0_n_1
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.343 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.343    clk_gen/count20_carry__1_n_1
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.460 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.460    clk_gen/count20_carry__2_n_1
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.577 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.577    clk_gen/count20_carry__3_n_1
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.694 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.694    clk_gen/count20_carry__4_n_1
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.811 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.001     9.812    clk_gen/count20_carry__5_n_1
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.051 r  clk_gen/count20_carry__6/O[2]
                         net (fo=1, routed)           0.000    10.051    clk_gen/p_0_in[31]
    SLICE_X30Y50         FDRE                                         r  clk_gen/count2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.436    14.777    clk_gen/clk_IBUF_BUFG
    SLICE_X30Y50         FDRE                                         r  clk_gen/count2_reg[31]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X30Y50         FDRE (Setup_fdre_C_D)        0.109    15.030    clk_gen/count2_reg[31]
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                         -10.051    
  -------------------------------------------------------------------
                         slack                                  4.979    

Slack (MET) :             4.999ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.944ns  (logic 2.417ns (48.892%)  route 2.527ns (51.108%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.566     5.087    clk_gen/clk_IBUF_BUFG
    SLICE_X30Y48         FDRE                                         r  clk_gen/count2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  clk_gen/count2_reg[23]/Q
                         net (fo=2, routed)           1.108     6.713    clk_gen/count2[23]
    SLICE_X31Y45         LUT4 (Prop_lut4_I0_O)        0.152     6.865 r  clk_gen/count20_carry_i_7/O
                         net (fo=1, routed)           0.405     7.270    clk_gen/count20_carry_i_7_n_1
    SLICE_X31Y46         LUT5 (Prop_lut5_I4_O)        0.326     7.596 f  clk_gen/count20_carry_i_3/O
                         net (fo=6, routed)           1.013     8.609    clk_gen/count20_carry_i_3_n_1
    SLICE_X30Y43         LUT5 (Prop_lut5_I1_O)        0.124     8.733 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.733    clk_gen/count2_0[4]
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.109 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.109    clk_gen/count20_carry_n_1
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.226 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.226    clk_gen/count20_carry__0_n_1
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.343 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.343    clk_gen/count20_carry__1_n_1
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.460 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.460    clk_gen/count20_carry__2_n_1
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.577 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.577    clk_gen/count20_carry__3_n_1
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.694 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.694    clk_gen/count20_carry__4_n_1
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.811 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.001     9.812    clk_gen/count20_carry__5_n_1
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.031 r  clk_gen/count20_carry__6/O[0]
                         net (fo=1, routed)           0.000    10.031    clk_gen/p_0_in[29]
    SLICE_X30Y50         FDRE                                         r  clk_gen/count2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.436    14.777    clk_gen/clk_IBUF_BUFG
    SLICE_X30Y50         FDRE                                         r  clk_gen/count2_reg[29]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X30Y50         FDRE (Setup_fdre_C_D)        0.109    15.030    clk_gen/count2_reg[29]
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                         -10.031    
  -------------------------------------------------------------------
                         slack                                  4.999    

Slack (MET) :             5.119ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.930ns  (logic 2.404ns (48.764%)  route 2.526ns (51.236%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.566     5.087    clk_gen/clk_IBUF_BUFG
    SLICE_X30Y48         FDRE                                         r  clk_gen/count2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  clk_gen/count2_reg[23]/Q
                         net (fo=2, routed)           1.108     6.713    clk_gen/count2[23]
    SLICE_X31Y45         LUT4 (Prop_lut4_I0_O)        0.152     6.865 r  clk_gen/count20_carry_i_7/O
                         net (fo=1, routed)           0.405     7.270    clk_gen/count20_carry_i_7_n_1
    SLICE_X31Y46         LUT5 (Prop_lut5_I4_O)        0.326     7.596 f  clk_gen/count20_carry_i_3/O
                         net (fo=6, routed)           1.013     8.609    clk_gen/count20_carry_i_3_n_1
    SLICE_X30Y43         LUT5 (Prop_lut5_I1_O)        0.124     8.733 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.733    clk_gen/count2_0[4]
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.109 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.109    clk_gen/count20_carry_n_1
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.226 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.226    clk_gen/count20_carry__0_n_1
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.343 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.343    clk_gen/count20_carry__1_n_1
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.460 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.460    clk_gen/count20_carry__2_n_1
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.577 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.577    clk_gen/count20_carry__3_n_1
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.694 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.694    clk_gen/count20_carry__4_n_1
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.017 r  clk_gen/count20_carry__5/O[1]
                         net (fo=1, routed)           0.000    10.017    clk_gen/p_0_in[26]
    SLICE_X30Y49         FDRE                                         r  clk_gen/count2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.446    14.787    clk_gen/clk_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  clk_gen/count2_reg[26]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X30Y49         FDRE (Setup_fdre_C_D)        0.109    15.136    clk_gen/count2_reg[26]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                         -10.017    
  -------------------------------------------------------------------
                         slack                                  5.119    

Slack (MET) :             5.127ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.922ns  (logic 2.396ns (48.681%)  route 2.526ns (51.319%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.566     5.087    clk_gen/clk_IBUF_BUFG
    SLICE_X30Y48         FDRE                                         r  clk_gen/count2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  clk_gen/count2_reg[23]/Q
                         net (fo=2, routed)           1.108     6.713    clk_gen/count2[23]
    SLICE_X31Y45         LUT4 (Prop_lut4_I0_O)        0.152     6.865 r  clk_gen/count20_carry_i_7/O
                         net (fo=1, routed)           0.405     7.270    clk_gen/count20_carry_i_7_n_1
    SLICE_X31Y46         LUT5 (Prop_lut5_I4_O)        0.326     7.596 f  clk_gen/count20_carry_i_3/O
                         net (fo=6, routed)           1.013     8.609    clk_gen/count20_carry_i_3_n_1
    SLICE_X30Y43         LUT5 (Prop_lut5_I1_O)        0.124     8.733 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.733    clk_gen/count2_0[4]
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.109 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.109    clk_gen/count20_carry_n_1
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.226 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.226    clk_gen/count20_carry__0_n_1
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.343 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.343    clk_gen/count20_carry__1_n_1
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.460 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.460    clk_gen/count20_carry__2_n_1
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.577 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.577    clk_gen/count20_carry__3_n_1
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.694 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.694    clk_gen/count20_carry__4_n_1
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.009 r  clk_gen/count20_carry__5/O[3]
                         net (fo=1, routed)           0.000    10.009    clk_gen/p_0_in[28]
    SLICE_X30Y49         FDRE                                         r  clk_gen/count2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.446    14.787    clk_gen/clk_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  clk_gen/count2_reg[28]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X30Y49         FDRE (Setup_fdre_C_D)        0.109    15.136    clk_gen/count2_reg[28]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                         -10.009    
  -------------------------------------------------------------------
                         slack                                  5.127    

Slack (MET) :             5.203ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.846ns  (logic 2.320ns (47.876%)  route 2.526ns (52.124%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.566     5.087    clk_gen/clk_IBUF_BUFG
    SLICE_X30Y48         FDRE                                         r  clk_gen/count2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  clk_gen/count2_reg[23]/Q
                         net (fo=2, routed)           1.108     6.713    clk_gen/count2[23]
    SLICE_X31Y45         LUT4 (Prop_lut4_I0_O)        0.152     6.865 r  clk_gen/count20_carry_i_7/O
                         net (fo=1, routed)           0.405     7.270    clk_gen/count20_carry_i_7_n_1
    SLICE_X31Y46         LUT5 (Prop_lut5_I4_O)        0.326     7.596 f  clk_gen/count20_carry_i_3/O
                         net (fo=6, routed)           1.013     8.609    clk_gen/count20_carry_i_3_n_1
    SLICE_X30Y43         LUT5 (Prop_lut5_I1_O)        0.124     8.733 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.733    clk_gen/count2_0[4]
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.109 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.109    clk_gen/count20_carry_n_1
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.226 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.226    clk_gen/count20_carry__0_n_1
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.343 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.343    clk_gen/count20_carry__1_n_1
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.460 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.460    clk_gen/count20_carry__2_n_1
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.577 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.577    clk_gen/count20_carry__3_n_1
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.694 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.694    clk_gen/count20_carry__4_n_1
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.933 r  clk_gen/count20_carry__5/O[2]
                         net (fo=1, routed)           0.000     9.933    clk_gen/p_0_in[27]
    SLICE_X30Y49         FDRE                                         r  clk_gen/count2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.446    14.787    clk_gen/clk_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  clk_gen/count2_reg[27]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X30Y49         FDRE (Setup_fdre_C_D)        0.109    15.136    clk_gen/count2_reg[27]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                          -9.933    
  -------------------------------------------------------------------
                         slack                                  5.203    

Slack (MET) :             5.223ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.826ns  (logic 2.300ns (47.660%)  route 2.526ns (52.340%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.566     5.087    clk_gen/clk_IBUF_BUFG
    SLICE_X30Y48         FDRE                                         r  clk_gen/count2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  clk_gen/count2_reg[23]/Q
                         net (fo=2, routed)           1.108     6.713    clk_gen/count2[23]
    SLICE_X31Y45         LUT4 (Prop_lut4_I0_O)        0.152     6.865 r  clk_gen/count20_carry_i_7/O
                         net (fo=1, routed)           0.405     7.270    clk_gen/count20_carry_i_7_n_1
    SLICE_X31Y46         LUT5 (Prop_lut5_I4_O)        0.326     7.596 f  clk_gen/count20_carry_i_3/O
                         net (fo=6, routed)           1.013     8.609    clk_gen/count20_carry_i_3_n_1
    SLICE_X30Y43         LUT5 (Prop_lut5_I1_O)        0.124     8.733 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.733    clk_gen/count2_0[4]
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.109 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.109    clk_gen/count20_carry_n_1
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.226 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.226    clk_gen/count20_carry__0_n_1
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.343 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.343    clk_gen/count20_carry__1_n_1
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.460 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.460    clk_gen/count20_carry__2_n_1
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.577 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.577    clk_gen/count20_carry__3_n_1
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.694 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.694    clk_gen/count20_carry__4_n_1
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.913 r  clk_gen/count20_carry__5/O[0]
                         net (fo=1, routed)           0.000     9.913    clk_gen/p_0_in[25]
    SLICE_X30Y49         FDRE                                         r  clk_gen/count2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.446    14.787    clk_gen/clk_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  clk_gen/count2_reg[25]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X30Y49         FDRE (Setup_fdre_C_D)        0.109    15.136    clk_gen/count2_reg[25]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                          -9.913    
  -------------------------------------------------------------------
                         slack                                  5.223    

Slack (MET) :             5.261ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.813ns  (logic 2.287ns (47.518%)  route 2.526ns (52.482%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.566     5.087    clk_gen/clk_IBUF_BUFG
    SLICE_X30Y48         FDRE                                         r  clk_gen/count2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  clk_gen/count2_reg[23]/Q
                         net (fo=2, routed)           1.108     6.713    clk_gen/count2[23]
    SLICE_X31Y45         LUT4 (Prop_lut4_I0_O)        0.152     6.865 r  clk_gen/count20_carry_i_7/O
                         net (fo=1, routed)           0.405     7.270    clk_gen/count20_carry_i_7_n_1
    SLICE_X31Y46         LUT5 (Prop_lut5_I4_O)        0.326     7.596 f  clk_gen/count20_carry_i_3/O
                         net (fo=6, routed)           1.013     8.609    clk_gen/count20_carry_i_3_n_1
    SLICE_X30Y43         LUT5 (Prop_lut5_I1_O)        0.124     8.733 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.733    clk_gen/count2_0[4]
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.109 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.109    clk_gen/count20_carry_n_1
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.226 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.226    clk_gen/count20_carry__0_n_1
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.343 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.343    clk_gen/count20_carry__1_n_1
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.460 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.460    clk_gen/count20_carry__2_n_1
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.577 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.577    clk_gen/count20_carry__3_n_1
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.900 r  clk_gen/count20_carry__4/O[1]
                         net (fo=1, routed)           0.000     9.900    clk_gen/p_0_in[22]
    SLICE_X30Y48         FDRE                                         r  clk_gen/count2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.446    14.787    clk_gen/clk_IBUF_BUFG
    SLICE_X30Y48         FDRE                                         r  clk_gen/count2_reg[22]/C
                         clock pessimism              0.300    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X30Y48         FDRE (Setup_fdre_C_D)        0.109    15.161    clk_gen/count2_reg[22]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                          -9.900    
  -------------------------------------------------------------------
                         slack                                  5.261    

Slack (MET) :             5.269ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.805ns  (logic 2.279ns (47.431%)  route 2.526ns (52.569%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.566     5.087    clk_gen/clk_IBUF_BUFG
    SLICE_X30Y48         FDRE                                         r  clk_gen/count2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  clk_gen/count2_reg[23]/Q
                         net (fo=2, routed)           1.108     6.713    clk_gen/count2[23]
    SLICE_X31Y45         LUT4 (Prop_lut4_I0_O)        0.152     6.865 r  clk_gen/count20_carry_i_7/O
                         net (fo=1, routed)           0.405     7.270    clk_gen/count20_carry_i_7_n_1
    SLICE_X31Y46         LUT5 (Prop_lut5_I4_O)        0.326     7.596 f  clk_gen/count20_carry_i_3/O
                         net (fo=6, routed)           1.013     8.609    clk_gen/count20_carry_i_3_n_1
    SLICE_X30Y43         LUT5 (Prop_lut5_I1_O)        0.124     8.733 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.733    clk_gen/count2_0[4]
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.109 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.109    clk_gen/count20_carry_n_1
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.226 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.226    clk_gen/count20_carry__0_n_1
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.343 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.343    clk_gen/count20_carry__1_n_1
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.460 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.460    clk_gen/count20_carry__2_n_1
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.577 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.577    clk_gen/count20_carry__3_n_1
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.892 r  clk_gen/count20_carry__4/O[3]
                         net (fo=1, routed)           0.000     9.892    clk_gen/p_0_in[24]
    SLICE_X30Y48         FDRE                                         r  clk_gen/count2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.446    14.787    clk_gen/clk_IBUF_BUFG
    SLICE_X30Y48         FDRE                                         r  clk_gen/count2_reg[24]/C
                         clock pessimism              0.300    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X30Y48         FDRE (Setup_fdre_C_D)        0.109    15.161    clk_gen/count2_reg[24]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                          -9.892    
  -------------------------------------------------------------------
                         slack                                  5.269    

Slack (MET) :             5.345ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.729ns  (logic 2.203ns (46.586%)  route 2.526ns (53.414%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.566     5.087    clk_gen/clk_IBUF_BUFG
    SLICE_X30Y48         FDRE                                         r  clk_gen/count2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  clk_gen/count2_reg[23]/Q
                         net (fo=2, routed)           1.108     6.713    clk_gen/count2[23]
    SLICE_X31Y45         LUT4 (Prop_lut4_I0_O)        0.152     6.865 r  clk_gen/count20_carry_i_7/O
                         net (fo=1, routed)           0.405     7.270    clk_gen/count20_carry_i_7_n_1
    SLICE_X31Y46         LUT5 (Prop_lut5_I4_O)        0.326     7.596 f  clk_gen/count20_carry_i_3/O
                         net (fo=6, routed)           1.013     8.609    clk_gen/count20_carry_i_3_n_1
    SLICE_X30Y43         LUT5 (Prop_lut5_I1_O)        0.124     8.733 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.733    clk_gen/count2_0[4]
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.109 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.109    clk_gen/count20_carry_n_1
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.226 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.226    clk_gen/count20_carry__0_n_1
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.343 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.343    clk_gen/count20_carry__1_n_1
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.460 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.460    clk_gen/count20_carry__2_n_1
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.577 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.577    clk_gen/count20_carry__3_n_1
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.816 r  clk_gen/count20_carry__4/O[2]
                         net (fo=1, routed)           0.000     9.816    clk_gen/p_0_in[23]
    SLICE_X30Y48         FDRE                                         r  clk_gen/count2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.446    14.787    clk_gen/clk_IBUF_BUFG
    SLICE_X30Y48         FDRE                                         r  clk_gen/count2_reg[23]/C
                         clock pessimism              0.300    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X30Y48         FDRE (Setup_fdre_C_D)        0.109    15.161    clk_gen/count2_reg[23]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                          -9.816    
  -------------------------------------------------------------------
                         slack                                  5.345    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.452%)  route 0.127ns (23.548%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.564     1.447    clk_gen/clk_IBUF_BUFG
    SLICE_X30Y48         FDRE                                         r  clk_gen/count2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  clk_gen/count2_reg[23]/Q
                         net (fo=2, routed)           0.127     1.738    clk_gen/count2[23]
    SLICE_X30Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.894 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.894    clk_gen/count20_carry__4_n_1
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.934 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.001     1.934    clk_gen/count20_carry__5_n_1
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.987 r  clk_gen/count20_carry__6/O[0]
                         net (fo=1, routed)           0.000     1.987    clk_gen/p_0_in[29]
    SLICE_X30Y50         FDRE                                         r  clk_gen/count2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.830     1.958    clk_gen/clk_IBUF_BUFG
    SLICE_X30Y50         FDRE                                         r  clk_gen/count2_reg[29]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    clk_gen/count2_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.426ns (77.005%)  route 0.127ns (22.995%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.564     1.447    clk_gen/clk_IBUF_BUFG
    SLICE_X30Y48         FDRE                                         r  clk_gen/count2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  clk_gen/count2_reg[23]/Q
                         net (fo=2, routed)           0.127     1.738    clk_gen/count2[23]
    SLICE_X30Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.894 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.894    clk_gen/count20_carry__4_n_1
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.934 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.001     1.934    clk_gen/count20_carry__5_n_1
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.000 r  clk_gen/count20_carry__6/O[2]
                         net (fo=1, routed)           0.000     2.000    clk_gen/p_0_in[31]
    SLICE_X30Y50         FDRE                                         r  clk_gen/count2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.830     1.958    clk_gen/clk_IBUF_BUFG
    SLICE_X30Y50         FDRE                                         r  clk_gen/count2_reg[31]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    clk_gen/count2_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.449ns (77.923%)  route 0.127ns (22.077%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.564     1.447    clk_gen/clk_IBUF_BUFG
    SLICE_X30Y48         FDRE                                         r  clk_gen/count2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  clk_gen/count2_reg[23]/Q
                         net (fo=2, routed)           0.127     1.738    clk_gen/count2[23]
    SLICE_X30Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.894 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.894    clk_gen/count20_carry__4_n_1
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.934 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.001     1.934    clk_gen/count20_carry__5_n_1
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.023 r  clk_gen/count20_carry__6/O[1]
                         net (fo=1, routed)           0.000     2.023    clk_gen/p_0_in[30]
    SLICE_X30Y50         FDRE                                         r  clk_gen/count2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.830     1.958    clk_gen/clk_IBUF_BUFG
    SLICE_X30Y50         FDRE                                         r  clk_gen/count2_reg[30]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    clk_gen/count2_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.563     1.446    clk_gen/clk_IBUF_BUFG
    SLICE_X31Y45         FDRE                                         r  clk_gen/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  clk_gen/count2_reg[0]/Q
                         net (fo=3, routed)           0.168     1.755    clk_gen/count2[0]
    SLICE_X31Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.800 r  clk_gen/count2[0]_i_1/O
                         net (fo=1, routed)           0.000     1.800    clk_gen/p_0_in[0]
    SLICE_X31Y45         FDRE                                         r  clk_gen/count2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.832     1.959    clk_gen/clk_IBUF_BUFG
    SLICE_X31Y45         FDRE                                         r  clk_gen/count2_reg[0]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X31Y45         FDRE (Hold_fdre_C_D)         0.091     1.537    clk_gen/count2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clk_gen/clk_5KHz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/clk_5KHz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.563     1.446    clk_gen/clk_IBUF_BUFG
    SLICE_X31Y43         FDRE                                         r  clk_gen/clk_5KHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk_gen/clk_5KHz_reg/Q
                         net (fo=20, routed)          0.170     1.758    clk_gen/clk_5KHz_reg_0
    SLICE_X31Y43         LUT5 (Prop_lut5_I4_O)        0.045     1.803 r  clk_gen/clk_5KHz_i_1/O
                         net (fo=1, routed)           0.000     1.803    clk_gen/clk_5KHz_i_1_n_1
    SLICE_X31Y43         FDRE                                         r  clk_gen/clk_5KHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.832     1.959    clk_gen/clk_IBUF_BUFG
    SLICE_X31Y43         FDRE                                         r  clk_gen/clk_5KHz_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X31Y43         FDRE (Hold_fdre_C_D)         0.091     1.537    clk_gen/clk_5KHz_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.563     1.446    clk_gen/clk_IBUF_BUFG
    SLICE_X30Y46         FDRE                                         r  clk_gen/count2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  clk_gen/count2_reg[15]/Q
                         net (fo=2, routed)           0.127     1.737    clk_gen/count2[15]
    SLICE_X30Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.847 r  clk_gen/count20_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.847    clk_gen/p_0_in[15]
    SLICE_X30Y46         FDRE                                         r  clk_gen/count2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.832     1.959    clk_gen/clk_IBUF_BUFG
    SLICE_X30Y46         FDRE                                         r  clk_gen/count2_reg[15]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X30Y46         FDRE (Hold_fdre_C_D)         0.134     1.580    clk_gen/count2_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.563     1.446    clk_gen/clk_IBUF_BUFG
    SLICE_X30Y44         FDRE                                         r  clk_gen/count2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  clk_gen/count2_reg[7]/Q
                         net (fo=2, routed)           0.127     1.737    clk_gen/count2[7]
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.847 r  clk_gen/count20_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.847    clk_gen/p_0_in[7]
    SLICE_X30Y44         FDRE                                         r  clk_gen/count2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.832     1.959    clk_gen/clk_IBUF_BUFG
    SLICE_X30Y44         FDRE                                         r  clk_gen/count2_reg[7]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X30Y44         FDRE (Hold_fdre_C_D)         0.134     1.580    clk_gen/count2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.564     1.447    clk_gen/clk_IBUF_BUFG
    SLICE_X30Y47         FDRE                                         r  clk_gen/count2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  clk_gen/count2_reg[19]/Q
                         net (fo=2, routed)           0.127     1.738    clk_gen/count2[19]
    SLICE_X30Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.848 r  clk_gen/count20_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.848    clk_gen/p_0_in[19]
    SLICE_X30Y47         FDRE                                         r  clk_gen/count2_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.833     1.960    clk_gen/clk_IBUF_BUFG
    SLICE_X30Y47         FDRE                                         r  clk_gen/count2_reg[19]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X30Y47         FDRE (Hold_fdre_C_D)         0.134     1.581    clk_gen/count2_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.564     1.447    clk_gen/clk_IBUF_BUFG
    SLICE_X30Y48         FDRE                                         r  clk_gen/count2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  clk_gen/count2_reg[23]/Q
                         net (fo=2, routed)           0.127     1.738    clk_gen/count2[23]
    SLICE_X30Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.848 r  clk_gen/count20_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.848    clk_gen/p_0_in[23]
    SLICE_X30Y48         FDRE                                         r  clk_gen/count2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.833     1.960    clk_gen/clk_IBUF_BUFG
    SLICE_X30Y48         FDRE                                         r  clk_gen/count2_reg[23]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X30Y48         FDRE (Hold_fdre_C_D)         0.134     1.581    clk_gen/count2_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.563     1.446    clk_gen/clk_IBUF_BUFG
    SLICE_X30Y45         FDRE                                         r  clk_gen/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  clk_gen/count2_reg[11]/Q
                         net (fo=2, routed)           0.127     1.737    clk_gen/count2[11]
    SLICE_X30Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.847 r  clk_gen/count20_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.847    clk_gen/p_0_in[11]
    SLICE_X30Y45         FDRE                                         r  clk_gen/count2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.832     1.959    clk_gen/clk_IBUF_BUFG
    SLICE_X30Y45         FDRE                                         r  clk_gen/count2_reg[11]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X30Y45         FDRE (Hold_fdre_C_D)         0.134     1.580    clk_gen/count2_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y45   clk_gen/count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y45   clk_gen/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y45   clk_gen/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y45   clk_gen/count2_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y46   clk_gen/count2_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y46   clk_gen/count2_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y46   clk_gen/count2_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y46   clk_gen/count2_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y47   clk_gen/count2_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y45   clk_gen/count2_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y45   clk_gen/count2_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y45   clk_gen/count2_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y45   clk_gen/count2_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y46   clk_gen/count2_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y46   clk_gen/count2_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y46   clk_gen/count2_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y46   clk_gen/count2_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y47   clk_gen/count2_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y47   clk_gen/count2_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y50   clk_gen/count2_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y50   clk_gen/count2_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y50   clk_gen/count2_reg[31]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y37   reg_hex_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y37   reg_hex_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y37   reg_hex_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y45   clk_gen/count2_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y45   clk_gen/count2_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y45   clk_gen/count2_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y45   clk_gen/count2_reg[12]/C



