{"vcs1":{"timestamp_begin":1742311817.641655031, "rt":1.33, "ut":0.32, "st":0.26}}
{"vcselab":{"timestamp_begin":1742311819.069135019, "rt":1.09, "ut":0.25, "st":0.20}}
{"link":{"timestamp_begin":1742311820.239752069, "rt":0.38, "ut":0.18, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1742311816.828498174}
{"VCS_COMP_START_TIME": 1742311816.828498174}
{"VCS_COMP_END_TIME": 1742311823.334758223}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log +define+RTL +define+ +notimingchecks"}
{"vcs1": {"peak_mem": 329532}}
{"stitch_vcselab": {"peak_mem": 215104}}
