# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../project_prac_6.gen/sources_1/ip/clk_wiz_0" --include "../../../../project_prac_6.gen/sources_1/ip/clk_wiz_1" \
"../../../../project_prac_6.gen/sources_1/ip/clk_wiz_1/clk_wiz_1_clk_wiz.v" \
"../../../../project_prac_6.gen/sources_1/ip/clk_wiz_1/clk_wiz_1.v" \
"../../../../project_prac_6.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" \
"../../../../project_prac_6.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" \
"../../../../project_prac_6.srcs/sources_1/new/top.v" \
"../../../../project_prac_6.srcs/sim_1/new/test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
