
---------- Begin Simulation Statistics ----------
final_tick                                 1933022500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_mem_usage                               67340324                       # Number of bytes of host memory used
host_seconds                                    26.47                       # Real time elapsed on the host
host_tick_rate                               73025421                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_seconds                                  0.001933                       # Number of seconds simulated
sim_ticks                                  1933022500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                   5134602                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  4762564                       # number of cc regfile writes
system.cpu.committedInsts::0                  2478648                       # Number of Instructions Simulated
system.cpu.committedInsts::1                  2477324                       # Number of Instructions Simulated
system.cpu.committedInsts::total              4955972                       # Number of Instructions Simulated
system.cpu.committedOps::0                    4216471                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::1                    4214407                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::total                8430878                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi::0                            1.559740                       # CPI: Cycles Per Instruction
system.cpu.cpi::1                            1.560573                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.780078                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                    218544                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   117044                       # number of floating regfile writes
system.cpu.idleCycles                           35591                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                33239                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches::0                386368                       # Number of branches executed
system.cpu.iew.exec_branches::1                384728                       # Number of branches executed
system.cpu.iew.exec_branches::total            771096                       # Number of branches executed
system.cpu.iew.exec_nop::0                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::1                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::total                      0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.428513                       # Inst execution rate
system.cpu.iew.exec_refs::0                    812518                       # number of memory reference insts executed
system.cpu.iew.exec_refs::1                    806658                       # number of memory reference insts executed
system.cpu.iew.exec_refs::total               1619176                       # number of memory reference insts executed
system.cpu.iew.exec_stores::0                  220600                       # Number of stores executed
system.cpu.iew.exec_stores::1                  217449                       # Number of stores executed
system.cpu.iew.exec_stores::total              438049                       # Number of stores executed
system.cpu.iew.exec_swp::0                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::1                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::total                      0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  638695                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1238401                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  2                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               467950                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             9980935                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts::0             591918                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::1             589209                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::total        1181127                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             46359                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               9388742                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  11585                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  3720                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  31224                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 26948                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            132                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        19881                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          13358                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers::0                6944939                       # num instructions consuming a value
system.cpu.iew.wb_consumers::1                6920768                       # num instructions consuming a value
system.cpu.iew.wb_consumers::total           13865707                       # num instructions consuming a value
system.cpu.iew.wb_count::0                    4687386                       # cumulative count of insts written-back
system.cpu.iew.wb_count::1                    4664927                       # cumulative count of insts written-back
system.cpu.iew.wb_count::total                9352313                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout::0                  0.538736                       # average fanout of values written-back
system.cpu.iew.wb_fanout::1                  0.538545                       # average fanout of values written-back
system.cpu.iew.wb_fanout::total              0.538641                       # average fanout of values written-back
system.cpu.iew.wb_producers::0                3741492                       # num instructions producing a value
system.cpu.iew.wb_producers::1                3727146                       # num instructions producing a value
system.cpu.iew.wb_producers::total            7468638                       # num instructions producing a value
system.cpu.iew.wb_rate::0                    1.212450                       # insts written-back per cycle
system.cpu.iew.wb_rate::1                    1.206640                       # insts written-back per cycle
system.cpu.iew.wb_rate::total                2.419090                       # insts written-back per cycle
system.cpu.iew.wb_sent::0                     4690361                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::1                     4667792                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::total                 9358153                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 15328501                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8206873                       # number of integer regfile writes
system.cpu.ipc::0                            0.641133                       # IPC: Instructions Per Cycle
system.cpu.ipc::1                            0.640790                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.281923                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             27389      0.57%      0.57% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3775247     78.73%     79.30% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   47      0.00%     79.30% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 52594      1.10%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                5771      0.12%     80.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     80.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6116      0.13%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                12523      0.26%     80.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                12859      0.27%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               11208      0.23%     81.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                618      0.01%     81.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.42% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               640868     13.36%     94.79% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              214348      4.47%     99.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           24727      0.52%     99.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          10914      0.23%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4795229                       # Type of FU issued
system.cpu.iq.FU_type_1::No_OpClass             27205      0.57%      0.57% # Type of FU issued
system.cpu.iq.FU_type_1::IntAlu               3759444     78.77%     79.34% # Type of FU issued
system.cpu.iq.FU_type_1::IntMult                   44      0.00%     79.34% # Type of FU issued
system.cpu.iq.FU_type_1::IntDiv                 52547      1.10%     80.44% # Type of FU issued
system.cpu.iq.FU_type_1::FloatAdd                5431      0.11%     80.56% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCmp                   0      0.00%     80.56% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCvt                   0      0.00%     80.56% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMult                  0      0.00%     80.56% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMultAcc               0      0.00%     80.56% # Type of FU issued
system.cpu.iq.FU_type_1::FloatDiv                   0      0.00%     80.56% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMisc                  0      0.00%     80.56% # Type of FU issued
system.cpu.iq.FU_type_1::FloatSqrt                  0      0.00%     80.56% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAdd                 6051      0.13%     80.68% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAddAcc                 0      0.00%     80.68% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAlu                12497      0.26%     80.94% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCmp                    0      0.00%     80.94% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCvt                12731      0.27%     81.21% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMisc               10937      0.23%     81.44% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMult                   0      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMultAcc                0      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShift                607      0.01%     81.45% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShiftAcc               0      0.00%     81.45% # Type of FU issued
system.cpu.iq.FU_type_1::SimdDiv                    0      0.00%     81.45% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSqrt                   0      0.00%     81.45% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAdd               0      0.00%     81.45% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAlu               0      0.00%     81.45% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCmp               0      0.00%     81.45% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCvt               0      0.00%     81.45% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatDiv               0      0.00%     81.45% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMisc              0      0.00%     81.45% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMult              0      0.00%     81.45% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMultAcc            0      0.00%     81.45% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatSqrt              0      0.00%     81.45% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAdd              0      0.00%     81.45% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAlu              0      0.00%     81.45% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceCmp              0      0.00%     81.45% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceAdd            0      0.00%     81.45% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceCmp            0      0.00%     81.45% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAes                    0      0.00%     81.45% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAesMix                 0      0.00%     81.45% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash               0      0.00%     81.45% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash2              0      0.00%     81.45% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash             0      0.00%     81.45% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash2            0      0.00%     81.45% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma2              0      0.00%     81.45% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma3              0      0.00%     81.45% # Type of FU issued
system.cpu.iq.FU_type_1::SimdPredAlu                0      0.00%     81.45% # Type of FU issued
system.cpu.iq.FU_type_1::MemRead               638490     13.38%     94.83% # Type of FU issued
system.cpu.iq.FU_type_1::MemWrite              211395      4.43%     99.26% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemRead           24607      0.52%     99.78% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemWrite          10698      0.22%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::total                4772684                       # Type of FU issued
system.cpu.iq.FU_type::total                  9567913      0.00%      0.00% # Type of FU issued
system.cpu.iq.fp_alu_accesses                  211872                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              387147                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       149971                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             231768                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt::0                  1009909                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::1                  1001731                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::total              2011640                       # FU busy when requested
system.cpu.iq.fu_busy_rate::0                0.105552                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::1                0.104697                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::total            0.210249                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 1102925     54.83%     54.83% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     44      0.00%     54.83% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                   83097      4.13%     58.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  3456      0.17%     59.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     59.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     59.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     59.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     59.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     59.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     59.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     59.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                   2450      0.12%     59.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     59.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   4152      0.21%     59.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     59.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                   4991      0.25%     59.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                  3176      0.16%     59.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     59.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     59.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  311      0.02%     59.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     59.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     59.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     59.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     59.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     59.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     59.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     59.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     59.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     59.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     59.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     59.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     59.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     59.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     59.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     59.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     59.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     59.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     59.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     59.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     59.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     59.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     59.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     59.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     59.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     59.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     59.88% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 614058     30.53%     90.41% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                192980      9.59%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               13322422                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           26634799                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      9202342                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          11299203                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    9980933                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   9567913                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                   2                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         1549905                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             34690                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      2159293                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       3830455                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.497853                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.943988                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1016733     26.54%     26.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              381268      9.95%     36.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              446200     11.65%     48.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              479418     12.52%     60.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              817737     21.35%     82.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              570031     14.88%     96.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              101976      2.66%     99.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               13704      0.36%     99.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                3388      0.09%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         3830455                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.474858                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads             16419                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            11409                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               621101                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              235910                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep1.conflictingLoads             17950                       # Number of conflicting loads.
system.cpu.memDep1.conflictingStores            14463                       # Number of conflicting stores.
system.cpu.memDep1.insertedLoads               617300                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep1.insertedStores              232040                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 3314769                       # number of misc regfile reads
system.cpu.numCycles                          3866046                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                             694                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload0.numSyscalls                   68                       # Number of system calls
system.cpu.workload1.numSyscalls                   68                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         16249                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        41509                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        83714                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
sim_insts                                     4955972                       # Number of instructions simulated
sim_ops                                       8430878                       # Number of ops (including micro ops) simulated
host_inst_rate                                 187211                       # Simulator instruction rate (inst/s)
host_op_rate                                   318475                       # Simulator op (including micro ops) rate (op/s)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                  928381                       # Number of BP lookups
system.cpu.branchPred.condPredicted            816507                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             36632                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               524892                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  515165                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             98.146857                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   24544                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  3                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups            9965                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               7063                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             2902                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          854                       # Number of mispredicted indirect branches.
system.cpu.branchPred.power_state.pwrStateResidencyTicks::UNDEFINED   1933022500                       # Cumulative time (in ticks) in various power states
system.cpu.commit.commitSquashedInsts         1495051                       # The number of squashed insts skipped by commit
system.cpu.commit.branchMispredicts             30505                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples      3826259                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.203426                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.761076                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         1680821     43.93%     43.93% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1          526841     13.77%     57.70% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          261213      6.83%     64.52% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          397083     10.38%     74.90% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          229664      6.00%     80.90% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          100544      2.63%     83.53% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           81603      2.13%     85.67% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          108552      2.84%     88.50% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          439938     11.50%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total      3826259                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted::0           2478648                       # Number of instructions committed
system.cpu.commit.instsCommitted::1           2477324                       # Number of instructions committed
system.cpu.commit.instsCommitted::total       4955972                       # Number of instructions committed
system.cpu.commit.opsCommitted::0             4216471                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::1             4214407                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::total         8430878                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs::0                   685835                       # Number of memory references committed
system.cpu.commit.memRefs::1                   685617                       # Number of memory references committed
system.cpu.commit.memRefs::total              1371452                       # Number of memory references committed
system.cpu.commit.loads::0                     510566                       # Number of loads committed
system.cpu.commit.loads::1                     510386                       # Number of loads committed
system.cpu.commit.loads::total                1020952                       # Number of loads committed
system.cpu.commit.amos::0                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::1                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::total                       0                       # Number of atomic instructions committed
system.cpu.commit.membars::0                        0                       # Number of memory barriers committed
system.cpu.commit.membars::1                        0                       # Number of memory barriers committed
system.cpu.commit.membars::total                    0                       # Number of memory barriers committed
system.cpu.commit.branches::0                  359856                       # Number of branches committed
system.cpu.commit.branches::1                  359702                       # Number of branches committed
system.cpu.commit.branches::total              719558                       # Number of branches committed
system.cpu.commit.vector::0                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::1                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::total                     0                       # Number of committed Vector instructions.
system.cpu.commit.floating::0                   62540                       # Number of committed floating point instructions.
system.cpu.commit.floating::1                   62536                       # Number of committed floating point instructions.
system.cpu.commit.floating::total              125076                       # Number of committed floating point instructions.
system.cpu.commit.integer::0                  4157864                       # Number of committed integer instructions.
system.cpu.commit.integer::1                  4155806                       # Number of committed integer instructions.
system.cpu.commit.integer::total              8313670                       # Number of committed integer instructions.
system.cpu.commit.functionCalls::0               9777                       # Number of function calls committed.
system.cpu.commit.functionCalls::1               9776                       # Number of function calls committed.
system.cpu.commit.functionCalls::total          19553                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass        22768      0.54%      0.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu      3416256     81.02%     81.56% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           30      0.00%     81.56% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        51241      1.22%     82.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd         3502      0.08%     82.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     82.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     82.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     82.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     82.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     82.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     82.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         5724      0.14%     83.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     83.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu         9441      0.22%     83.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     83.22% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        11642      0.28%     83.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc         9534      0.23%     83.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     83.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     83.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          498      0.01%     83.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     83.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     83.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     83.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     83.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     83.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     83.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     83.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     83.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     83.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     83.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     83.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     83.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     83.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     83.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     83.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     83.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     83.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     83.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     83.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     83.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     83.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     83.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     83.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     83.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     83.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     83.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead       498550     11.82%     95.56% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite       166959      3.96%     99.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        12016      0.28%     99.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite         8310      0.20%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total      4216471                       # Class of committed instruction
system.cpu.commit.committedInstType_1::No_OpClass        22764      0.54%      0.54% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntAlu      3414431     81.02%     81.56% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntMult           30      0.00%     81.56% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntDiv        51226      1.22%     82.77% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatAdd         3502      0.08%     82.86% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCmp            0      0.00%     82.86% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCvt            0      0.00%     82.86% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMult            0      0.00%     82.86% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMultAcc            0      0.00%     82.86% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatDiv            0      0.00%     82.86% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMisc            0      0.00%     82.86% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatSqrt            0      0.00%     82.86% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAdd         5724      0.14%     82.99% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAddAcc            0      0.00%     82.99% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAlu         9439      0.22%     83.22% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCmp            0      0.00%     83.22% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCvt        11642      0.28%     83.49% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMisc         9534      0.23%     83.72% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMult            0      0.00%     83.72% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMultAcc            0      0.00%     83.72% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShift          498      0.01%     83.73% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShiftAcc            0      0.00%     83.73% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdDiv            0      0.00%     83.73% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSqrt            0      0.00%     83.73% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAdd            0      0.00%     83.73% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAlu            0      0.00%     83.73% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCmp            0      0.00%     83.73% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCvt            0      0.00%     83.73% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatDiv            0      0.00%     83.73% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMisc            0      0.00%     83.73% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMult            0      0.00%     83.73% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMultAcc            0      0.00%     83.73% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatSqrt            0      0.00%     83.73% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAdd            0      0.00%     83.73% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAlu            0      0.00%     83.73% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceCmp            0      0.00%     83.73% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceAdd            0      0.00%     83.73% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceCmp            0      0.00%     83.73% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAes            0      0.00%     83.73% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAesMix            0      0.00%     83.73% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash            0      0.00%     83.73% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash2            0      0.00%     83.73% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash            0      0.00%     83.73% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash2            0      0.00%     83.73% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma2            0      0.00%     83.73% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma3            0      0.00%     83.73% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdPredAlu            0      0.00%     83.73% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemRead       498370     11.83%     95.56% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemWrite       166923      3.96%     99.52% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemRead        12016      0.29%     99.80% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemWrite         8308      0.20%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::total      4214407                       # Class of committed instruction
system.cpu.commit.committedInstType::total      8430878      0.00%      0.00% # Class of committed instruction
system.cpu.commit.commitEligibleSamples        439938                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      1352868                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1352868                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1352868                       # number of overall hits
system.cpu.dcache.overall_hits::total         1352868                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        84063                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          84063                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        84063                       # number of overall misses
system.cpu.dcache.overall_misses::total         84063                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   3539138802                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3539138802                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3539138802                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3539138802                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1436931                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1436931                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1436931                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1436931                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.058502                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.058502                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.058502                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.058502                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 42101.029014                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 42101.029014                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 42101.029014                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 42101.029014                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       198763                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            2315                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    85.858747                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        38936                       # number of writebacks
system.cpu.dcache.writebacks::total             38936                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        44942                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        44942                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        44942                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        44942                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        39121                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        39121                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        39121                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        39121                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1300916802                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1300916802                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1300916802                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1300916802                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.027225                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.027225                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.027225                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.027225                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 33253.669436                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 33253.669436                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 33253.669436                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 33253.669436                       # average overall mshr miss latency
system.cpu.dcache.replacements                    695                       # number of replacements
system.cpu.dcache.expired                       38241                       # dead blocks evicted
system.cpu.dcache.ReadReq_hits::.cpu.data      1007750                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1007750                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        78672                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         78672                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3315022000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3315022000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1086422                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1086422                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.072414                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.072414                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 42137.253407                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 42137.253407                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        44929                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        44929                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        33743                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        33743                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1082610500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1082610500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.031059                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.031059                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 32084.002608                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 32084.002608                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       345118                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         345118                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         5391                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         5391                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    224116802                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    224116802                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       350509                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       350509                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.015380                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015380                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 41572.398813                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 41572.398813                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           13                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         5378                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         5378                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    218306302                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    218306302                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.015343                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015343                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 40592.469691                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 40592.469691                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   1933022500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           196.621884                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1391987                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             39119                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             35.583399                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   196.621884                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.384027                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.384027                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          183                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           31                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.357422                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          11534567                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         11534567                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1933022500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  2164695                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               2782184                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   2282898                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                399909                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  31224                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved               495644                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  6274                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               10152867                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                163227                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     1165331                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      438405                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        128547                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          4498                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1933022500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.expired                 0                       # dead blocks evicted
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   1933022500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1933022500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles              29850                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                        6296700                       # Number of instructions fetch has processed
system.cpu.fetch.branches                      928381                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             546772                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       3742354                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                   37394                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                        418                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                   12                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.cacheLines                   2113062                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  1949                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                      204                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.SMTDist::samples             3830455                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::mean               0.476989                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::stdev              0.528830                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::underflows                0      0.00%      0.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::-1                    57821      1.51%      1.51% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::0                   1887729     49.28%     50.79% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::1                   1884905     49.21%    100.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::2                         0      0.00%    100.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::overflows                 0      0.00%    100.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::min_value                -1                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::max_value                 1                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::total               3830455                       # Number of Cycles each Thread Fetched
system.cpu.fetch.nisnDist::samples            3830455                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.819437                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.825928                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  1533749     40.04%     40.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   143026      3.73%     43.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   184384      4.81%     48.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   504704     13.18%     61.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   298397      7.79%     69.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   364646      9.52%     79.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   128481      3.35%     82.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   398428     10.40%     92.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                   274640      7.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total              3830455                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.240137                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.628718                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      2109169                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2109169                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2109169                       # number of overall hits
system.cpu.icache.overall_hits::total         2109169                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3892                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3892                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3892                       # number of overall misses
system.cpu.icache.overall_misses::total          3892                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    173238500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    173238500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    173238500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    173238500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2113061                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2113061                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2113061                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2113061                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001842                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001842                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001842                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001842                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 44511.433710                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 44511.433710                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 44511.433710                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 44511.433710                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets           80                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    13.333333                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2573                       # number of writebacks
system.cpu.icache.writebacks::total              2573                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          807                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          807                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          807                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          807                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         3085                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3085                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3085                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3085                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    139527500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    139527500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    139527500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    139527500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001460                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001460                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001460                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001460                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 45227.714749                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 45227.714749                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 45227.714749                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 45227.714749                       # average overall mshr miss latency
system.cpu.icache.replacements                   2573                       # number of replacements
system.cpu.icache.expired                           0                       # dead blocks evicted
system.cpu.icache.ReadReq_hits::.cpu.inst      2109169                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2109169                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3892                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3892                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    173238500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    173238500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2113061                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2113061                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001842                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001842                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 44511.433710                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 44511.433710                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          807                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          807                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3085                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3085                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    139527500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    139527500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001460                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001460                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 45227.714749                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 45227.714749                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   1933022500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           508.839538                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2112254                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3085                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            684.685251                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             91500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   508.839538                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.993827                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.993827                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          497                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          16907573                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         16907573                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1933022500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts0.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.interrupts1.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     2113313                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           606                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1933022500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.expired                 0                       # dead blocks evicted
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   1933022500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1933022500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                       36421                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  110519                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                   57                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                  62                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                  60637                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    6                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   1092                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.lsq1.forwLoads                       36134                       # Number of loads that had data forwarded from stores
system.cpu.lsq1.squashedLoads                  106910                       # Number of loads squashed
system.cpu.lsq1.ignoredResponses                   60                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq1.memOrderViolation                  70                       # Number of memory ordering violations
system.cpu.lsq1.squashedStores                  56805                       # Number of stores squashed
system.cpu.lsq1.rescheduledLoads                    3                       # Number of loads that were rescheduled
system.cpu.lsq1.blockedByCache                   1113                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   1933022500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  31224                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  2430087                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 2353653                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1692                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   2362105                       # Number of cycles rename is running
system.cpu.rename.unblockCycles                482149                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               10031315                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts                 49179                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents::0               5692                       # Number of times rename has blocked due to ROB full
system.cpu.rename.ROBFullEvents::1               5875                       # Number of times rename has blocked due to ROB full
system.cpu.rename.ROBFullEvents::total          11567                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents::0               42143                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IQFullEvents::1               40569                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IQFullEvents::total           82712                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents::0                   0                       # Number of times rename has blocked due to LQ full
system.cpu.rename.LQFullEvents::1                   0                       # Number of times rename has blocked due to LQ full
system.cpu.rename.LQFullEvents::total               0                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents::0               30663                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SQFullEvents::1               30348                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SQFullEvents::total           61011                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents::0       112833                       # Number of times there has been no free registers
system.cpu.rename.fullRegistersEvents::1       114182                       # Number of times there has been no free registers
system.cpu.rename.fullRegistersEvents::total       227015                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            14104570                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    25801058                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 16417455                       # Number of integer rename lookups
system.cpu.rename.fpLookups                    269448                       # Number of floating rename lookups
system.cpu.rename.committedMaps              12092618                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  2011725                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      30                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                   8                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1015752                       # count of insts added to the skid buffer
system.cpu.rob.reads                         33302669                       # The number of ROB reads
system.cpu.rob.writes                        20055474                       # The number of ROB writes
system.cpu.thread21889.numInsts               2477324                       # Number of Instructions committed
system.cpu.thread21889.numOps                 4214407                       # Number of Ops committed
system.cpu.thread21889.numMemRefs                   0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                 1290                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                24674                       # number of demand (read+write) hits
system.l2.demand_hits::total                    25964                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                1290                       # number of overall hits
system.l2.overall_hits::.cpu.data               24674                       # number of overall hits
system.l2.overall_hits::total                   25964                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1795                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              14446                       # number of demand (read+write) misses
system.l2.demand_misses::total                  16241                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1795                       # number of overall misses
system.l2.overall_misses::.cpu.data             14446                       # number of overall misses
system.l2.overall_misses::total                 16241                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    127392000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1049623000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1177015000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    127392000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1049623000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1177015000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             3085                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            39120                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                42205                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            3085                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           39120                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               42205                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.581848                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.369274                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.384812                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.581848                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.369274                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.384812                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 70970.473538                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 72658.382943                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 72471.830552                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 70970.473538                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 72658.382943                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 72471.830552                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          1795                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         14446                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             16241                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1795                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        14446                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher            8                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            16249                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    116622000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    962953000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1079575000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    116622000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    962953000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher       509991                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1080084991                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.581848                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.369274                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.384812                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.581848                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.369274                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.385002                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 64970.473538                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66658.798283                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66472.199988                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 64970.473538                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66658.798283                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 63748.875000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66470.859191                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.expired                                   0                       # dead blocks evicted
system.l2.WritebackDirty_hits::.writebacks         9932                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             9932                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         9932                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         9932                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        31577                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            31577                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        31577                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        31577                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher            8                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total              8                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher       509991                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total       509991                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 63748.875000                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 63748.875000                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data              2599                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2599                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            2779                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2779                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    189935500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     189935500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          5378                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              5378                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.516735                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.516735                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 68346.707449                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 68346.707449                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         2779                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2779                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    173261500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    173261500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.516735                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.516735                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 62346.707449                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 62346.707449                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           1290                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1290                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1795                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1795                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    127392000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    127392000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         3085                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3085                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.581848                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.581848                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 70970.473538                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 70970.473538                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1795                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1795                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    116622000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    116622000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.581848                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.581848                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 64970.473538                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 64970.473538                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         22075                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             22075                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        11667                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           11667                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    859687500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    859687500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        33742                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         33742                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.345771                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.345771                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 73685.394703                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 73685.394703                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        11667                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        11667                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    789691500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    789691500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.345771                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.345771                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 67685.908974                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 67685.908974                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   1933022500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                      16                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                  16                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                     0                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   1933022500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 11037.246976                       # Cycle average of tags in use
system.l2.tags.total_refs                       83721                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     16248                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.152696                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     85000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      1716.821819                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      9312.945269                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     7.479888                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.026197                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.142104                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.000114                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.168415                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             8                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         16240                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          375                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4075                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        11745                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000122                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.247803                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1355672                       # Number of tag accesses
system.l2.tags.data_accesses                  1355672                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1933022500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.avgPriority_.cpu.inst::samples       882.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.cpu.data::samples      7223.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.l2.prefetcher::samples         4.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000000758132                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState              16683                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                       8109                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                     8109                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.avgRdQLen                      1.35                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                 8109                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                   5870                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                   1909                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                    248                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                     74                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      6                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::64                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::65                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::66                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::67                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::68                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::69                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::70                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::71                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::72                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::73                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::74                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::75                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::76                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::77                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::78                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::79                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::80                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::81                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::82                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::83                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::84                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::85                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::86                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::87                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::88                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::89                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::90                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::91                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::92                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::93                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::94                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::95                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::96                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::97                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::98                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::99                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::100                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::101                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::102                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::103                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::104                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::105                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::106                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::107                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::108                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::109                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::110                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesReadSys                 518976                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBWSys                   268.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.totGap                   1931922500                       # Total gap between requests
system.mem_ctrls0.avgGap                    238244.23                       # Average gap between requests
system.mem_ctrls0.requestorReadBytes::.cpu.inst        56448                       # Per-requestor bytes read from memory
system.mem_ctrls0.requestorReadBytes::.cpu.data       462272                       # Per-requestor bytes read from memory
system.mem_ctrls0.requestorReadBytes::.l2.prefetcher          256                       # Per-requestor bytes read from memory
system.mem_ctrls0.requestorReadRate::.cpu.inst 29201936.345800425857                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.requestorReadRate::.cpu.data 239144655.584712564945                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.requestorReadRate::.l2.prefetcher 132435.085468482663                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.requestorReadAccesses::.cpu.inst          882                       # Per-requestor read serviced memory accesses
system.mem_ctrls0.requestorReadAccesses::.cpu.data         7223                       # Per-requestor read serviced memory accesses
system.mem_ctrls0.requestorReadAccesses::.l2.prefetcher            4                       # Per-requestor read serviced memory accesses
system.mem_ctrls0.requestorReadTotalLat::.cpu.inst     23508518                       # Per-requestor read total memory access latency
system.mem_ctrls0.requestorReadTotalLat::.cpu.data    205883815                       # Per-requestor read total memory access latency
system.mem_ctrls0.requestorReadTotalLat::.l2.prefetcher        93967                       # Per-requestor read total memory access latency
system.mem_ctrls0.requestorReadAvgLat::.cpu.inst     26653.65                       # Per-requestor read average memory access latency
system.mem_ctrls0.requestorReadAvgLat::.cpu.data     28503.92                       # Per-requestor read average memory access latency
system.mem_ctrls0.requestorReadAvgLat::.l2.prefetcher     23491.75                       # Per-requestor read average memory access latency
system.mem_ctrls0.dram.bytes_read::.cpu.inst        56448                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_read::.cpu.data       462272                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_read::.l2.prefetcher          256                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_read::total       518976                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_inst_read::.cpu.inst        56448                       # Number of instructions bytes read from this memory
system.mem_ctrls0.dram.bytes_inst_read::total        56448                       # Number of instructions bytes read from this memory
system.mem_ctrls0.dram.num_reads::.cpu.inst          882                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_reads::.cpu.data         7223                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_reads::.l2.prefetcher            4                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_reads::total          8109                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.bw_read::.cpu.inst     29201936                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_read::.cpu.data    239144656                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_read::.l2.prefetcher       132435                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_read::total       268479027                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_inst_read::.cpu.inst     29201936                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_inst_read::total     29201936                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.cpu.inst     29201936                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.cpu.data    239144656                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.l2.prefetcher       132435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::total      268479027                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.readBursts                8109                       # Number of DRAM read bursts
system.mem_ctrls0.dram.writeBursts                  0                       # Number of DRAM write bursts
system.mem_ctrls0.dram.perBankRdBursts::0          262                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::1          288                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::2          291                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::3          311                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::4          223                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::5          328                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::6          252                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::7          354                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::8          317                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::9          336                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::10          335                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::11          262                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::12          224                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::13          198                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::14          383                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::15          211                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::16          258                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::17          169                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::18          304                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::19          222                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::20          191                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::21          188                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::22          195                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::23          177                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::24          193                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::25          226                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::26          262                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::27          290                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::28          242                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::29          255                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::30          183                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::31          179                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::16            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::17            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::18            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::19            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::20            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::21            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::22            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::23            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::24            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::25            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::26            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::27            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::28            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::29            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::30            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::31            0                       # Per bank write bursts
system.mem_ctrls0.dram.totQLat               87643672                       # Total ticks spent queuing
system.mem_ctrls0.dram.totBusLat             27019188                       # Total ticks spent in databus transfers
system.mem_ctrls0.dram.totMemAccLat         229486300                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.dram.avgQLat               10808.20                       # Average queueing delay per DRAM burst
system.mem_ctrls0.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.dram.avgMemAccLat          28300.20                       # Average memory access latency per DRAM burst
system.mem_ctrls0.dram.readRowHits               5453                       # Number of row buffer hits during reads
system.mem_ctrls0.dram.writeRowHits                 0                       # Number of row buffer hits during writes
system.mem_ctrls0.dram.readRowHitRate           67.25                       # Row buffer hit rate for reads
system.mem_ctrls0.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes
system.mem_ctrls0.dram.bytesPerActivate::samples         2652                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::mean   195.595777                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::gmean   132.821811                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::stdev   221.537373                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::0-127         1106     41.70%     41.70% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::128-255          908     34.24%     75.94% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::256-383          256      9.65%     85.60% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::384-511          162      6.11%     91.70% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::512-639           58      2.19%     93.89% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::640-767           26      0.98%     94.87% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::768-895           19      0.72%     95.59% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::896-1023           11      0.41%     96.00% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::1024-1151          106      4.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::total         2652                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesRead               518976                       # Total number of bytes read from DRAM
system.mem_ctrls0.dram.bytesWritten                 0                       # Total number of bytes written to DRAM
system.mem_ctrls0.dram.avgRdBW             268.479027                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls0.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls0.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.dram.busUtil                   1.40                       # Data bus utilization in percentage
system.mem_ctrls0.dram.busUtilRead               1.40                       # Data bus utilization in percentage for reads
system.mem_ctrls0.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.dram.pageHitRate              67.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1933022500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.dram.rank0.actEnergy   4163533.920000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.dram.rank0.preEnergy   5535364.968000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.dram.rank0.readEnergy  19243899.360000                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.dram.rank0.refreshEnergy 343573651.545601                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.dram.rank0.actBackEnergy 1347146713.684798                       # Energy for active background per rank (pJ)
system.mem_ctrls0.dram.rank0.preBackEnergy 226781731.008000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.dram.rank0.totalEnergy 1946444894.486401                       # Total energy per rank (pJ)
system.mem_ctrls0.dram.rank0.averagePower  1006.943734                       # Core power per rank (mW)
system.mem_ctrls0.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.dram.rank0.pwrStateTime::IDLE    340523083                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::REF     86800000                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT   1505699417                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.dram.rank1.actEnergy   4119871.392000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.dram.rank1.preEnergy   5460730.833600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.dram.rank1.readEnergy  14865123.571200                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.dram.rank1.refreshEnergy 343573651.545601                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.dram.rank1.actBackEnergy 1346897597.371199                       # Energy for active background per rank (pJ)
system.mem_ctrls0.dram.rank1.preBackEnergy 226973142.412800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.dram.rank1.totalEnergy 1941890117.126400                       # Total energy per rank (pJ)
system.mem_ctrls0.dram.rank1.averagePower  1004.587436                       # Core power per rank (mW)
system.mem_ctrls0.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.dram.rank1.pwrStateTime::IDLE    340905392                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::REF     86800000                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT   1505317108                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED   1933022500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.avgPriority_.cpu.inst::samples       913.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.cpu.data::samples      7223.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.l2.prefetcher::samples         4.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000000775288                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState              16754                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                       8140                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                     8140                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.avgRdQLen                      1.36                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                 8140                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                   5880                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                   1903                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                    264                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                     88                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      4                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::64                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::65                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::66                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::67                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::68                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::69                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::70                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::71                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::72                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::73                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::74                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::75                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::76                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::77                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::78                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::79                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::80                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::81                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::82                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::83                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::84                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::85                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::86                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::87                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::88                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::89                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::90                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::91                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::92                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::93                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::94                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::95                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::96                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::97                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::98                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::99                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::100                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::101                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::102                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::103                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::104                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::105                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::106                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::107                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::108                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::109                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::110                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesReadSys                 520960                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBWSys                   269.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.totGap                   1932912500                       # Total gap between requests
system.mem_ctrls1.avgGap                    237458.54                       # Average gap between requests
system.mem_ctrls1.requestorReadBytes::.cpu.inst        58432                       # Per-requestor bytes read from memory
system.mem_ctrls1.requestorReadBytes::.cpu.data       462272                       # Per-requestor bytes read from memory
system.mem_ctrls1.requestorReadBytes::.l2.prefetcher          256                       # Per-requestor bytes read from memory
system.mem_ctrls1.requestorReadRate::.cpu.inst 30228308.258181165904                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.requestorReadRate::.cpu.data 239144655.584712564945                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.requestorReadRate::.l2.prefetcher 132435.085468482663                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.requestorReadAccesses::.cpu.inst          913                       # Per-requestor read serviced memory accesses
system.mem_ctrls1.requestorReadAccesses::.cpu.data         7223                       # Per-requestor read serviced memory accesses
system.mem_ctrls1.requestorReadAccesses::.l2.prefetcher            4                       # Per-requestor read serviced memory accesses
system.mem_ctrls1.requestorReadTotalLat::.cpu.inst     25519619                       # Per-requestor read total memory access latency
system.mem_ctrls1.requestorReadTotalLat::.cpu.data    211831179                       # Per-requestor read total memory access latency
system.mem_ctrls1.requestorReadTotalLat::.l2.prefetcher        90971                       # Per-requestor read total memory access latency
system.mem_ctrls1.requestorReadAvgLat::.cpu.inst     27951.39                       # Per-requestor read average memory access latency
system.mem_ctrls1.requestorReadAvgLat::.cpu.data     29327.31                       # Per-requestor read average memory access latency
system.mem_ctrls1.requestorReadAvgLat::.l2.prefetcher     22742.75                       # Per-requestor read average memory access latency
system.mem_ctrls1.dram.bytes_read::.cpu.inst        58432                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_read::.cpu.data       462208                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_read::.l2.prefetcher          256                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_read::total       520896                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_inst_read::.cpu.inst        58432                       # Number of instructions bytes read from this memory
system.mem_ctrls1.dram.bytes_inst_read::total        58432                       # Number of instructions bytes read from this memory
system.mem_ctrls1.dram.num_reads::.cpu.inst          913                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_reads::.cpu.data         7222                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_reads::.l2.prefetcher            4                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_reads::total          8139                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.bw_read::.cpu.inst     30228308                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_read::.cpu.data    239111547                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_read::.l2.prefetcher       132435                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_read::total       269472290                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_inst_read::.cpu.inst     30228308                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_inst_read::total     30228308                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.cpu.inst     30228308                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.cpu.data    239111547                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.l2.prefetcher       132435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::total      269472290                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.readBursts                8140                       # Number of DRAM read bursts
system.mem_ctrls1.dram.writeBursts                  0                       # Number of DRAM write bursts
system.mem_ctrls1.dram.perBankRdBursts::0          257                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::1          290                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::2          294                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::3          296                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::4          231                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::5          340                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::6          261                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::7          354                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::8          307                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::9          333                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::10          358                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::11          268                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::12          215                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::13          177                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::14          401                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::15          223                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::16          260                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::17          162                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::18          302                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::19          213                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::20          187                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::21          196                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::22          197                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::23          168                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::24          183                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::25          235                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::26          257                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::27          280                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::28          242                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::29          270                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::30          188                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::31          195                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::16            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::17            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::18            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::19            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::20            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::21            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::22            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::23            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::24            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::25            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::26            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::27            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::28            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::29            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::30            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::31            0                       # Per bank write bursts
system.mem_ctrls1.dram.totQLat               95056889                       # Total ticks spent queuing
system.mem_ctrls1.dram.totBusLat             27122480                       # Total ticks spent in databus transfers
system.mem_ctrls1.dram.totMemAccLat         237441769                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.dram.avgQLat               11677.75                       # Average queueing delay per DRAM burst
system.mem_ctrls1.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.dram.avgMemAccLat          29169.75                       # Average memory access latency per DRAM burst
system.mem_ctrls1.dram.readRowHits               5484                       # Number of row buffer hits during reads
system.mem_ctrls1.dram.writeRowHits                 0                       # Number of row buffer hits during writes
system.mem_ctrls1.dram.readRowHitRate           67.37                       # Row buffer hit rate for reads
system.mem_ctrls1.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes
system.mem_ctrls1.dram.bytesPerActivate::samples         2653                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::mean   196.221636                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::gmean   133.722546                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::stdev   223.732506                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::0-127         1075     40.52%     40.52% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::128-255          950     35.81%     76.33% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::256-383          275     10.37%     86.69% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::384-511          137      5.16%     91.86% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::512-639           40      1.51%     93.37% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::640-767           36      1.36%     94.72% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::768-895           13      0.49%     95.21% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::896-1023           10      0.38%     95.59% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::1024-1151          117      4.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::total         2653                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesRead               520960                       # Total number of bytes read from DRAM
system.mem_ctrls1.dram.bytesWritten                 0                       # Total number of bytes written to DRAM
system.mem_ctrls1.dram.avgRdBW             269.505399                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls1.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls1.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.dram.busUtil                   1.40                       # Data bus utilization in percentage
system.mem_ctrls1.dram.busUtilRead               1.40                       # Data bus utilization in percentage for reads
system.mem_ctrls1.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.dram.pageHitRate              67.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1933022500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.dram.rank0.actEnergy   4272690.240000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.dram.rank0.preEnergy   5676340.555200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.dram.rank0.readEnergy  19370088.864000                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.dram.rank0.refreshEnergy 343573651.545601                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.dram.rank0.actBackEnergy 1335355444.079999                       # Energy for active background per rank (pJ)
system.mem_ctrls1.dram.rank0.preBackEnergy 235841689.574400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.dram.rank0.totalEnergy 1944089904.859200                       # Total energy per rank (pJ)
system.mem_ctrls1.dram.rank0.averagePower  1005.725440                       # Core power per rank (mW)
system.mem_ctrls1.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.dram.rank0.pwrStateTime::IDLE    354444002                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::REF     86800000                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT   1491778498                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.dram.rank1.actEnergy   4010715.072000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.dram.rank1.preEnergy   5323901.587200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.dram.rank1.readEnergy  14869329.888000                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.dram.rank1.refreshEnergy 343573651.545601                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.dram.rank1.actBackEnergy 1403925417.115199                       # Energy for active background per rank (pJ)
system.mem_ctrls1.dram.rank1.preBackEnergy 183155156.620800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.dram.rank1.totalEnergy 1954858171.828801                       # Total energy per rank (pJ)
system.mem_ctrls1.dram.rank1.averagePower  1011.296129                       # Core power per rank (mW)
system.mem_ctrls1.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.dram.rank1.pwrStateTime::IDLE    273631782                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::REF     86800000                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT   1572590718                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED   1933022500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              13469                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2779                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2779                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         13470                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls0.port        16218                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls1.port        16279                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        32497                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  32497                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls0.port       518976                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls1.port       520896                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      1039872                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 1039872                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             16249                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   16249    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               16249                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1933022500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer4.occupancy             9939476                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               0.5                       # Layer utilization (%)
system.membus.reqLayer5.occupancy             9990470                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy           86833464                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             36826                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         9932                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        31577                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq               13                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             5378                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            5378                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3085                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        33742                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         8743                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       117175                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                125918                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       362112                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      4995520                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                5357632                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                              13                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            42218                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  42218    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              42218                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   1933022500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           83366000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4647460                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          58682492                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
