<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p249" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_249{left:782px;bottom:68px;letter-spacing:0.09px;}
#t2_249{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_249{left:619px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_249{left:70px;bottom:1083px;letter-spacing:0.16px;}
#t5_249{left:70px;bottom:1039px;letter-spacing:0.13px;word-spacing:0.02px;}
#t6_249{left:211px;bottom:1038px;letter-spacing:-0.09px;}
#t7_249{left:70px;bottom:999px;letter-spacing:0.13px;}
#t8_249{left:70px;bottom:975px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t9_249{left:70px;bottom:958px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#ta_249{left:70px;bottom:933px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tb_249{left:70px;bottom:917px;letter-spacing:-0.13px;word-spacing:-0.51px;}
#tc_249{left:70px;bottom:890px;}
#td_249{left:96px;bottom:894px;letter-spacing:-0.17px;word-spacing:-0.48px;}
#te_249{left:70px;bottom:867px;}
#tf_249{left:96px;bottom:871px;letter-spacing:-0.18px;word-spacing:-0.48px;}
#tg_249{left:70px;bottom:844px;}
#th_249{left:96px;bottom:848px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#ti_249{left:70px;bottom:822px;}
#tj_249{left:96px;bottom:825px;letter-spacing:-0.16px;word-spacing:-0.51px;}
#tk_249{left:70px;bottom:799px;}
#tl_249{left:96px;bottom:802px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tm_249{left:70px;bottom:776px;}
#tn_249{left:96px;bottom:779px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#to_249{left:70px;bottom:755px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tp_249{left:70px;bottom:738px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tq_249{left:70px;bottom:721px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tr_249{left:70px;bottom:697px;letter-spacing:-0.14px;word-spacing:-1.05px;}
#ts_249{left:501px;bottom:703px;}
#tt_249{left:515px;bottom:697px;letter-spacing:-0.14px;word-spacing:-1.04px;}
#tu_249{left:70px;bottom:680px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tv_249{left:70px;bottom:655px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tw_249{left:70px;bottom:629px;}
#tx_249{left:96px;bottom:632px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#ty_249{left:96px;bottom:616px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tz_249{left:70px;bottom:589px;}
#t10_249{left:96px;bottom:593px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t11_249{left:96px;bottom:576px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#t12_249{left:70px;bottom:551px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t13_249{left:70px;bottom:535px;letter-spacing:-0.16px;word-spacing:-0.51px;}
#t14_249{left:70px;bottom:518px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t15_249{left:70px;bottom:501px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t16_249{left:70px;bottom:484px;letter-spacing:-0.14px;word-spacing:-0.64px;}
#t17_249{left:70px;bottom:467px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t18_249{left:70px;bottom:451px;letter-spacing:-0.15px;word-spacing:-1.43px;}
#t19_249{left:70px;bottom:434px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1a_249{left:70px;bottom:409px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1b_249{left:70px;bottom:393px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1c_249{left:70px;bottom:376px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1d_249{left:70px;bottom:351px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1e_249{left:70px;bottom:334px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1f_249{left:70px;bottom:318px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t1g_249{left:70px;bottom:293px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1h_249{left:70px;bottom:276px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1i_249{left:70px;bottom:260px;letter-spacing:-0.14px;word-spacing:-1.09px;}
#t1j_249{left:70px;bottom:243px;letter-spacing:-0.15px;word-spacing:-1.15px;}
#t1k_249{left:70px;bottom:226px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#t1l_249{left:70px;bottom:209px;letter-spacing:-0.16px;word-spacing:-0.68px;}
#t1m_249{left:70px;bottom:192px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1n_249{left:70px;bottom:176px;letter-spacing:-0.15px;word-spacing:-0.41px;}

.s1_249{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_249{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_249{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_249{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s5_249{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s6_249{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s7_249{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s8_249{font-size:11px;font-family:Verdana_3e8;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts249" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg249Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg249" style="-webkit-user-select: none;"><object width="935" height="1210" data="249/249.svg" type="image/svg+xml" id="pdf249" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_249" class="t s1_249">Vol. 3A </span><span id="t2_249" class="t s1_249">6-53 </span>
<span id="t3_249" class="t s2_249">INTERRUPT AND EXCEPTION HANDLING </span>
<span id="t4_249" class="t s3_249">Interrupt 19—SIMD Floating-Point Exception (#XM) </span>
<span id="t5_249" class="t s4_249">Exception Class </span><span id="t6_249" class="t s5_249">Fault. </span>
<span id="t7_249" class="t s4_249">Description </span>
<span id="t8_249" class="t s6_249">Indicates the processor has detected an SSE/SSE2/SSE3 SIMD floating-point exception. The appropriate status </span>
<span id="t9_249" class="t s6_249">flag in the MXCSR register must be set and the particular exception unmasked for this interrupt to be generated. </span>
<span id="ta_249" class="t s6_249">There are six classes of numeric exception conditions that can occur while executing an SSE/ SSE2/SSE3 SIMD </span>
<span id="tb_249" class="t s6_249">floating-point instruction: </span>
<span id="tc_249" class="t s7_249">• </span><span id="td_249" class="t s6_249">Invalid operation (#I) </span>
<span id="te_249" class="t s7_249">• </span><span id="tf_249" class="t s6_249">Divide-by-zero (#Z) </span>
<span id="tg_249" class="t s7_249">• </span><span id="th_249" class="t s6_249">Denormal operand (#D) </span>
<span id="ti_249" class="t s7_249">• </span><span id="tj_249" class="t s6_249">Numeric overflow (#O) </span>
<span id="tk_249" class="t s7_249">• </span><span id="tl_249" class="t s6_249">Numeric underflow (#U) </span>
<span id="tm_249" class="t s7_249">• </span><span id="tn_249" class="t s6_249">Inexact result (Precision) (#P) </span>
<span id="to_249" class="t s6_249">The invalid operation, divide-by-zero, and denormal-operand exceptions are pre-computation exceptions; that is, </span>
<span id="tp_249" class="t s6_249">they are detected before any arithmetic operation occurs. The numeric underflow, numeric overflow, and inexact </span>
<span id="tq_249" class="t s6_249">result exceptions are post-computational exceptions. </span>
<span id="tr_249" class="t s6_249">See “SIMD Floating-Point Exceptions” in Chapter 11 of the Intel </span>
<span id="ts_249" class="t s8_249">® </span>
<span id="tt_249" class="t s6_249">64 and IA-32 Architectures Software Developer’s </span>
<span id="tu_249" class="t s6_249">Manual, Volume 1, for additional information about the SIMD floating-point exception classes. </span>
<span id="tv_249" class="t s6_249">When a SIMD floating-point exception occurs, the processor does either of the following things: </span>
<span id="tw_249" class="t s7_249">• </span><span id="tx_249" class="t s6_249">It handles the exception automatically by producing the most reasonable result and allowing program </span>
<span id="ty_249" class="t s6_249">execution to continue undisturbed. This is the response to masked exceptions. </span>
<span id="tz_249" class="t s7_249">• </span><span id="t10_249" class="t s6_249">It generates a SIMD floating-point exception, which in turn invokes a software exception handler. This is the </span>
<span id="t11_249" class="t s6_249">response to unmasked exceptions. </span>
<span id="t12_249" class="t s6_249">Each of the six SIMD floating-point exception conditions has a corresponding flag bit and mask bit in the MXCSR </span>
<span id="t13_249" class="t s6_249">register. If an exception is masked (the corresponding mask bit in the MXCSR register is set), the processor takes </span>
<span id="t14_249" class="t s6_249">an appropriate automatic default action and continues with the computation. If the exception is unmasked (the </span>
<span id="t15_249" class="t s6_249">corresponding mask bit is clear) and the operating system supports SIMD floating-point exceptions (the OSXM- </span>
<span id="t16_249" class="t s6_249">MEXCPT flag in control register CR4 is set), a software exception handler is invoked through a SIMD floating-point </span>
<span id="t17_249" class="t s6_249">exception. If the exception is unmasked and the OSXMMEXCPT bit is clear (indicating that the operating system </span>
<span id="t18_249" class="t s6_249">does not support unmasked SIMD floating-point exceptions), an invalid opcode exception (#UD) is signaled instead </span>
<span id="t19_249" class="t s6_249">of a SIMD floating-point exception. </span>
<span id="t1a_249" class="t s6_249">Note that because SIMD floating-point exceptions are precise and occur immediately, the situation does not arise </span>
<span id="t1b_249" class="t s6_249">where an x87 FPU instruction, a WAIT/FWAIT instruction, or another SSE/SSE2/SSE3 instruction will catch a </span>
<span id="t1c_249" class="t s6_249">pending unmasked SIMD floating-point exception. </span>
<span id="t1d_249" class="t s6_249">In situations where a SIMD floating-point exception occurred while the SIMD floating-point exceptions were </span>
<span id="t1e_249" class="t s6_249">masked (causing the corresponding exception flag to be set) and the SIMD floating-point exception was subse- </span>
<span id="t1f_249" class="t s6_249">quently unmasked, then no exception is generated when the exception is unmasked. </span>
<span id="t1g_249" class="t s6_249">When SSE/SSE2/SSE3 SIMD floating-point instructions operate on packed operands (made up of two or four sub- </span>
<span id="t1h_249" class="t s6_249">operands), multiple SIMD floating-point exception conditions may be detected. If no more than one exception </span>
<span id="t1i_249" class="t s6_249">condition is detected for one or more sets of sub-operands, the exception flags are set for each exception condition </span>
<span id="t1j_249" class="t s6_249">detected. For example, an invalid exception detected for one sub-operand will not prevent the reporting of a divide- </span>
<span id="t1k_249" class="t s6_249">by-zero exception for another sub-operand. However, when two or more exceptions conditions are generated for </span>
<span id="t1l_249" class="t s6_249">one sub-operand, only one exception condition is reported, according to the precedences shown in Table 6-8. This </span>
<span id="t1m_249" class="t s6_249">exception precedence sometimes results in the higher priority exception condition being reported and the lower </span>
<span id="t1n_249" class="t s6_249">priority exception conditions being ignored. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
