<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.43.0 (0)
 -->
<!-- Title: Project Pages: 1 -->
<svg width="1859pt" height="47pt"
 viewBox="0.00 0.00 1859.00 47.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 43)">
<title>Project</title>
<polygon fill="white" stroke="transparent" points="-4,4 -4,-43 1855,-43 1855,4 -4,4"/>
<!-- Requirements -->
<g id="node1" class="node">
<title>Requirements</title>
<polygon fill="none" stroke="black" points="0,-0.5 0,-38.5 234,-38.5 234,-0.5 0,-0.5"/>
<text text-anchor="middle" x="117" y="-23.3" font-family="Times,serif" font-size="14.00">Requirements </text>
<text text-anchor="middle" x="117" y="-8.3" font-family="Times,serif" font-size="14.00">(Matlab/Python/PSL/UML) [Vi]</text>
</g>
<!-- Model -->
<g id="node2" class="node">
<title>Model</title>
<polygon fill="none" stroke="black" points="270,-0.5 270,-38.5 476,-38.5 476,-0.5 270,-0.5"/>
<text text-anchor="middle" x="373" y="-23.3" font-family="Times,serif" font-size="14.00">Hardware Model </text>
<text text-anchor="middle" x="373" y="-8.3" font-family="Times,serif" font-size="14.00">(VHDL/SystemVerilog) [Vi]</text>
</g>
<!-- Requirements&#45;&gt;Model -->
<g id="edge1" class="edge">
<title>Requirements&#45;&gt;Model</title>
<path fill="none" stroke="black" d="M234.14,-19.5C234.14,-19.5 259.65,-19.5 259.65,-19.5"/>
<polygon fill="black" stroke="black" points="259.65,-23 269.65,-19.5 259.65,-16 259.65,-23"/>
</g>
<!-- Validation -->
<g id="node3" class="node">
<title>Validation</title>
<polygon fill="none" stroke="black" points="512,-0.5 512,-38.5 860,-38.5 860,-0.5 512,-0.5"/>
<text text-anchor="middle" x="686" y="-23.3" font-family="Times,serif" font-size="14.00">Hardware Validation </text>
<text text-anchor="middle" x="686" y="-8.3" font-family="Times,serif" font-size="14.00">(VHDL/SystemVerilog) [GHDL / Icarus Verilog]</text>
</g>
<!-- Model&#45;&gt;Validation -->
<g id="edge2" class="edge">
<title>Model&#45;&gt;Validation</title>
<path fill="none" stroke="black" d="M476.36,-13C476.36,-13 501.82,-13 501.82,-13"/>
<polygon fill="black" stroke="black" points="501.82,-16.5 511.82,-13 501.82,-9.5 501.82,-16.5"/>
</g>
<!-- Validation&#45;&gt;Model -->
<g id="edge7" class="edge">
<title>Validation&#45;&gt;Model</title>
<path fill="none" stroke="black" d="M511.65,-26C511.65,-26 486.16,-26 486.16,-26"/>
<polygon fill="black" stroke="black" points="486.16,-22.5 476.16,-26 486.16,-29.5 486.16,-22.5"/>
</g>
<!-- Design -->
<g id="node4" class="node">
<title>Design</title>
<polygon fill="none" stroke="black" points="896,-0.5 896,-38.5 1049,-38.5 1049,-0.5 896,-0.5"/>
<text text-anchor="middle" x="972.5" y="-23.3" font-family="Times,serif" font-size="14.00">Hardware Design </text>
<text text-anchor="middle" x="972.5" y="-8.3" font-family="Times,serif" font-size="14.00">(VHDL/Verilog) [Vi]</text>
</g>
<!-- Validation&#45;&gt;Design -->
<g id="edge3" class="edge">
<title>Validation&#45;&gt;Design</title>
<path fill="none" stroke="black" d="M860.09,-19.5C860.09,-19.5 885.98,-19.5 885.98,-19.5"/>
<polygon fill="black" stroke="black" points="885.98,-23 895.98,-19.5 885.98,-16 885.98,-23"/>
</g>
<!-- Verification -->
<g id="node5" class="node">
<title>Verification</title>
<polygon fill="none" stroke="black" points="1085,-0.5 1085,-38.5 1433,-38.5 1433,-0.5 1085,-0.5"/>
<text text-anchor="middle" x="1259" y="-23.3" font-family="Times,serif" font-size="14.00">Hardware Verification </text>
<text text-anchor="middle" x="1259" y="-8.3" font-family="Times,serif" font-size="14.00">(VHDL/SystemVerilog) [GHDL / Icarus Verilog]</text>
</g>
<!-- Design&#45;&gt;Verification -->
<g id="edge4" class="edge">
<title>Design&#45;&gt;Verification</title>
<path fill="none" stroke="black" d="M1049.28,-13C1049.28,-13 1074.82,-13 1074.82,-13"/>
<polygon fill="black" stroke="black" points="1074.82,-16.5 1084.82,-13 1074.82,-9.5 1074.82,-16.5"/>
</g>
<!-- Verification&#45;&gt;Design -->
<g id="edge8" class="edge">
<title>Verification&#45;&gt;Design</title>
<path fill="none" stroke="black" d="M1084.91,-26C1084.91,-26 1059.02,-26 1059.02,-26"/>
<polygon fill="black" stroke="black" points="1059.02,-22.5 1049.02,-26 1059.02,-29.5 1059.02,-22.5"/>
</g>
<!-- Configuration -->
<g id="node6" class="node">
<title>Configuration</title>
<polygon fill="none" stroke="black" points="1469,-0.5 1469,-38.5 1636,-38.5 1636,-0.5 1469,-0.5"/>
<text text-anchor="middle" x="1552.5" y="-23.3" font-family="Times,serif" font-size="14.00">Configuration </text>
<text text-anchor="middle" x="1552.5" y="-8.3" font-family="Times,serif" font-size="14.00">(C/C++/Go/Rust) [Vi]</text>
</g>
<!-- Verification&#45;&gt;Configuration -->
<g id="edge5" class="edge">
<title>Verification&#45;&gt;Configuration</title>
<path fill="none" stroke="black" d="M1433.12,-19.5C1433.12,-19.5 1458.98,-19.5 1458.98,-19.5"/>
<polygon fill="black" stroke="black" points="1458.98,-23 1468.98,-19.5 1458.98,-16 1458.98,-23"/>
</g>
<!-- Implementation -->
<g id="node7" class="node">
<title>Implementation</title>
<polygon fill="none" stroke="black" points="1672,-0.5 1672,-38.5 1851,-38.5 1851,-0.5 1672,-0.5"/>
<text text-anchor="middle" x="1761.5" y="-23.3" font-family="Times,serif" font-size="14.00">Implementation </text>
<text text-anchor="middle" x="1761.5" y="-8.3" font-family="Times,serif" font-size="14.00">(VHDL/Verilog) [Yosys]</text>
</g>
<!-- Configuration&#45;&gt;Implementation -->
<g id="edge6" class="edge">
<title>Configuration&#45;&gt;Implementation</title>
<path fill="none" stroke="black" d="M1636,-19.5C1636,-19.5 1661.96,-19.5 1661.96,-19.5"/>
<polygon fill="black" stroke="black" points="1661.96,-23 1671.96,-19.5 1661.96,-16 1661.96,-23"/>
</g>
</g>
</svg>
