<p align="center">
  <img src="https://capsule-render.vercel.app/api?type=rect&color=6D28D9&height=70&section=header&text=Hello%20there,%20I'm%20Arunachalam%20ğŸ‘‹&fontSize=28&fontColor=ffffff&animation=fadeIn" />
</p>

<p align="center">
  <img src="https://readme-typing-svg.demolab.com?font=Fira+Code&size=22&duration=1900&pause=1300&color=58A6FF&center=true&vCenter=true&width=800&lines=ECE+student+who+treats+hardware+like+a+puzzle;VLSI+%7C+RTL+Design+%7C+FPGA+%7C+Embedded+Systems;Turning+concepts+into+circuits+and+circuits+into+reality;Breaking+things+to+understand+them+better;Debugging+is+my+superpower;Trying+to+understand+both+the+system+and+the+signal" />
</p>

<p align="center">
  <svg width="100%" height="120" viewBox="0 0 1200 120" xmlns="http://www.w3.org/2000/svg">
    <defs>
      <linearGradient id="neonBlue" x1="0%" y1="0%" x2="100%" y2="0%">
        <stop offset="0%" stop-color="#00eaff" />
        <stop offset="50%" stop-color="#00b7ff" />
        <stop offset="100%" stop-color="#008cff" />
      </linearGradient>
      <filter id="glowBlue" x="-20%" y="-20%" width="150%" height="150%">
        <feGaussianBlur stdDeviation="8" result="coloredBlur"/>
        <feMerge>
          <feMergeNode in="coloredBlur"/>
          <feMergeNode in="SourceGraphic"/>
        </feMerge>
      </filter>
    </defs>
    <path d="M0 60 C 300 20, 900 100, 1200 60 L 1200 120 L 0 120 Z"
          fill="url(#neonBlue)" filter="url(#glowBlue)" opacity="0.85" />
  </svg>
</p>

<p align="center">
  <img 
    src="https://capsule-render.vercel.app/api?type=waving&color=facc15&height=80&section=header&text=&fontSize=0" 
    width="100%" 
  />
</p>

## ğŸ”¥ About Me

Iâ€™m **Arunachalam**, an Electronics and Communication Engineering student with a focused interest in VLSI, RTL design, FPGA development, and embedded systems. I am deeply motivated by understanding how hardware behaves beyond the surfaceâ€”how signals propagate, how timing constraints shape design decisions, and how a system evolves from a conceptual block diagram to a functioning implementation.

My learning approach is grounded in structured exploration: simulate, observe, debug, refine, and build. I enjoy dissecting complex digital systems, analyzing their functional and timing characteristics, and applying hardware description languages to model real-world behavior with clarity and precision.

I am currently strengthening my foundation in digital logic, RTL architecture, synthesis workflows, timing analysis, and system-level thinking. Whether itâ€™s refining an RTL module, troubleshooting a waveform, or designing an embedded application, I aim to create solutions that are both technically sound and thoughtfully engineered.

---

## ğŸ§¾ Terminal Card

Who am I:
Arunachalam â€“ ECE | VLSI | RTL | Embedded Systems

focus--areas:
RTL Design | FPGA | Embedded Systems | Digital Logic | Simulation

mindset:
iterate â†’ simulate â†’ debug â†’ refine â†’ build

---

<table align="center">
<tr>
<td align="center" width="85%" style="
  padding: 18px;
  border: 2px solid #0ea5e9;
  border-radius: 12px;
  background: #0d1117;
  color: #e6f7ff;
  font-size: 17px;
">
<b>âš¡ FUN FACT</b><br><br>
Blue LEDs were considered "impossible" for over 30 years.<br>
Their invention in 1993 made white LEDs, RGB screens,<br>
and almost all modern displays possible.
</td>
</tr>
</table>



# ğŸ§  Skill Radar 

| Area              | Level                        |
|-------------------|------------------------------|
| Embedded Systems  | â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–‘â–‘ (85%)           |
| Debugging         | â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–‘â–‘â–‘ (80%)           |
| Circuit Design    | â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–‘â–‘â–‘â–‘ (75%)           |
| Simulation        | â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–‘â–‘â–‘â–‘â–‘ (70%)           |
| VLSI Basics       | â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–‘â–‘â–‘â–‘â–‘â–‘â–‘ (60%)           |
| RTL Foundations   | â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–‘â–‘â–‘â–‘â–‘â–‘â–‘ (55%)           |

---

# ğŸš€ Tech Stack

<p align="center">
  <img src="https://skillicons.dev/icons?i=c,cpp,python,arduino,linux,git,vscode,bash&theme=dark" />
</p>

### ğŸ’» Programming & HDL  
C â€¢ C++ â€¢ Python â€¢ Embedded C â€¢ Verilog â€¢ RTL  

### ğŸ“¡ Electronics & Embedded  
ESP-32 â€¢ Arduino â€¢ IoT â€¢ Sensors â€¢ Actuators â€¢ Digital/Analog Electronics  

### ğŸ”§ VLSI / EDA Tools  
Quartus â€¢ Vivado â€¢ Cadence Virtuoso â€¢ LTspice â€¢ Multisim â€¢ Proteus â€¢ PCB Layout  

### ğŸ§ª Testing & Simulation  
Timing Analysis â€¢ Logic Analysis â€¢ Testbench Creation â€¢ RTL Synthesis â€¢ Hardware Debug  

### ğŸ›  Platforms  
VS Code â€¢ Git â€¢ Google Colab â€¢ MATLAB â€¢ TinkerCAD â€¢ Arduino IDE  


---

# ğŸ§ª Projects

### ğŸ”¹ Indoor Navigation using A* Algorithm  
Grid-based routing with A* and simulated pathfinding.

### ğŸ”¹ Smart Pill Dispenser (ESP32)  
Scheduled medication dispenser using ESP32, sensors and embedded logic.

### ğŸ”¹ Traffic Light Controller (FPGA + Verilog)  
FSM-based controller designed in Verilog and synthesized using Quartus.

---
###  Hey snake... stopppp eating my contributions ğŸ˜­!!!

<p align="center">
  <img src="https://raw.githubusercontent.com/Arunachalam-212223060022/Arunachalam-212223060022/output/github-contribution-grid-snake-dark.svg" />
</p>

---
<p align="center">
  <img 
    src="https://capsule-render.vercel.app/api?type=waving&color=a855f7&height=80&section=header&text=&fontSize=0" 
    width="100%" 
  />
</p>

# ğŸ’¼ Experience

**NSIC Technical Services Centre â€” Intern**  
Circuit design, simulation and hardware testing.

**Codec Technology â€” VLSI Intern**  
Verilog, RTL, FPGA workflows, debugging & synthesis.

**Freelance Teaching â€” 2023â€“Present**  
STEM tutoring with a concept-first approach.
<p align="center">
  <img 
    src="https://capsule-render.vercel.app/api?type=waving&color=a855f7&height=80&section=footer&text=&fontSize=0" 
    width="100%" 
  />
</p>

---
# ğŸ“ Education

- **B.E. Electronics & Communication Engineering** â€” CGPA: 8.4  
  Saveetha Engineering College, Chennai  

- **Higher Secondary (XII)** â€” 81%  
  DAV MHSS, Chennai
---

# ğŸŒ Letâ€™s Connect

<p align="center">
  <a href="mailto:arunachalam862005@gmail.com"><img src="https://img.shields.io/badge/Email-Contact-red?style=for-the-badge&logo=gmail" /></a>
  <a href="https://github.com/Arunachalam-212223060022"><img src="https://img.shields.io/badge/GitHub-Profile-111?style=for-the-badge&logo=github" /></a>
  <a href="https://www.linkedin.com/in/arunachalam-p-12445b290"><img src="https://img.shields.io/badge/LinkedIn-Arunachalam-0A66C2?style=for-the-badge&logo=linkedin" /></a>
</p>

<p align="center">
  <sub>âœ¨ Thanks for scrolling â€” you're awesome.</sub>
</p>
  <p align="center">
  <img 
    src="https://capsule-render.vercel.app/api?type=waving&color=facc15&height=80&section=footer&text=&fontSize=0" 
    width="100%" 
  />
</p>
