;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 11/9/2018 11:52:35 AM
;----------------------------------------------

;Address Opcode 	ASM
0x0000	0x000000041078  	GOTO	_main
0x0004	0x000000  	0
0x0006	0x000000  	0
0x0008	0x000000  	0
0x000A	0x000000  	0
0x000C	0x000000  	0
0x000E	0x000000  	0
0x0010	0x000000  	0
0x0012	0x000000  	0
0x0014	0x000000  	0
0x0016	0x000000  	0
0x0018	0x000000  	0
0x001A	0x000000  	0
0x001C	0x000000  	0
0x001E	0x000000  	0
0x0020	0x000000  	0
0x0022	0x000000  	0
0x0024	0x000000  	0
0x0026	0x000000  	0
0x0028	0x000000  	0
0x002A	0x000000  	0
0x002C	0x000000  	0
0x002E	0x000000  	0
0x0030	0x000000  	0
0x0032	0x000000  	0
0x0034	0x000000  	0
0x0036	0x000000  	0
0x0038	0x000000  	0
0x003A	0x000000  	0
0x003C	0x000000  	0
0x003E	0x000000  	0
0x0040	0x000000  	0
0x0042	0x000000  	0
0x0044	0x000000  	0
0x0046	0x000000  	0
0x0048	0x000000  	0
0x004A	0x000000  	0
0x004C	0x000000  	0
0x004E	0x000000  	0
0x0050	0x000000  	0
0x0052	0x000000  	0
0x0054	0x000000  	0
0x0056	0x000000  	0
0x0058	0x000000  	0
0x005A	0x000000  	0
0x005C	0x000000  	0
0x005E	0x000000  	0
0x0060	0x000000  	0
0x0062	0x000000  	0
0x0064	0x000000  	0
0x0066	0x000000  	0
0x0068	0x000000  	0
0x006A	0x000000  	0
0x006C	0x000000  	0
0x006E	0x000000  	0
0x0070	0x000000  	0
0x0072	0x000000  	0
0x0074	0x000000  	0
0x0076	0x000000  	0
0x0078	0x000000  	0
0x007A	0x000000  	0
0x007C	0x000000  	0
0x007E	0x000000  	0
0x0080	0x000000  	0
0x0082	0x000000  	0
0x0084	0x000000  	0
0x0086	0x000000  	0
0x0088	0x000000  	0
0x008A	0x000000  	0
0x008C	0x000000  	0
0x008E	0x000000  	0
0x0090	0x000000  	0
0x0092	0x000000  	0
0x0094	0x000000  	0
0x0096	0x000000  	0
0x0098	0x000000  	0
0x009A	0x000000  	0
0x009C	0x000000  	0
0x009E	0x000000  	0
0x00A0	0x000000  	0
0x00A2	0x000000  	0
0x00A4	0x000000  	0
0x00A6	0x000000  	0
0x00A8	0x000000  	0
0x00AA	0x000000  	0
0x00AC	0x000000  	0
0x00AE	0x000000  	0
0x00B0	0x000000  	0
0x00B2	0x000000  	0
0x00B4	0x000000  	0
0x00B6	0x000000  	0
0x00B8	0x000000  	0
0x00BA	0x000000  	0
0x00BC	0x000000  	0
0x00BE	0x000000  	0
0x00C0	0x000000  	0
0x00C2	0x000000  	0
0x00C4	0x000000  	0
0x00C6	0x000000  	0
0x00C8	0x000000  	0
0x00CA	0x000000  	0
0x00CC	0x000000  	0
0x00CE	0x000000  	0
0x00D0	0x000000  	0
0x00D2	0x000000  	0
0x00D4	0x000000  	0
0x00D6	0x000000  	0
0x00D8	0x000000  	0
0x00DA	0x000000  	0
0x00DC	0x000000  	0
0x00DE	0x000000  	0
0x00E0	0x000000  	0
0x00E2	0x000000  	0
0x00E4	0x000000  	0
0x00E6	0x000000  	0
0x00E8	0x000000  	0
0x00EA	0x000000  	0
0x00EC	0x000000  	0
0x00EE	0x000000  	0
0x00F0	0x000000  	0
0x00F2	0x000000  	0
0x00F4	0x000000  	0
0x00F6	0x000000  	0
0x00F8	0x000000  	0
0x00FA	0x000000  	0
0x00FC	0x000000  	0
0x00FE	0x000000  	0
0x0100	0x000000  	0
0x0102	0x000000  	0
0x0104	0x000000  	0
0x0106	0x000000  	0
0x0108	0x000000  	0
0x010A	0x000000  	0
0x010C	0x000000  	0
0x010E	0x000000  	0
0x0110	0x000000  	0
0x0112	0x000000  	0
0x0114	0x000000  	0
0x0116	0x000000  	0
0x0118	0x000000  	0
0x011A	0x000000  	0
0x011C	0x000000  	0
0x011E	0x000000  	0
0x0120	0x000000  	0
0x0122	0x000000  	0
0x0124	0x000000  	0
0x0126	0x000000  	0
0x0128	0x000000  	0
0x012A	0x000000  	0
0x012C	0x000000  	0
0x012E	0x000000  	0
0x0130	0x000000  	0
0x0132	0x000000  	0
0x0134	0x000000  	0
0x0136	0x000000  	0
0x0138	0x000000  	0
0x013A	0x000000  	0
0x013C	0x000000  	0
0x013E	0x000000  	0
0x0140	0x000000  	0
0x0142	0x000000  	0
0x0144	0x000000  	0
0x0146	0x000000  	0
0x0148	0x000000  	0
0x014A	0x000000  	0
0x014C	0x000000  	0
0x014E	0x000000  	0
0x0150	0x000000  	0
0x0152	0x000000  	0
0x0154	0x000000  	0
0x0156	0x000000  	0
0x0158	0x000000  	0
0x015A	0x000000  	0
0x015C	0x000000  	0
0x015E	0x000000  	0
0x0160	0x000000  	0
0x0162	0x000000  	0
0x0164	0x000000  	0
0x0166	0x000000  	0
0x0168	0x000000  	0
0x016A	0x000000  	0
0x016C	0x000000  	0
0x016E	0x000000  	0
0x0170	0x000000  	0
0x0172	0x000000  	0
0x0174	0x000000  	0
0x0176	0x000000  	0
0x0178	0x000000  	0
0x017A	0x000000  	0
0x017C	0x000000  	0
0x017E	0x000000  	0
0x0180	0x000000  	0
0x0182	0x000000  	0
0x0184	0x000000  	0
0x0186	0x000000  	0
0x0188	0x000000  	0
0x018A	0x000000  	0
0x018C	0x000000  	0
0x018E	0x000000  	0
0x0190	0x000000  	0
0x0192	0x000000  	0
0x0194	0x000000  	0
0x0196	0x000000  	0
0x0198	0x000000  	0
0x019A	0x000000  	0
0x019C	0x000000  	0
0x019E	0x000000  	0
0x01A0	0x000000  	0
0x01A2	0x000000  	0
0x01A4	0x000000  	0
0x01A6	0x000000  	0
0x01A8	0x000000  	0
0x01AA	0x000000  	0
0x01AC	0x000000  	0
0x01AE	0x000000  	0
0x01B0	0x000000  	0
0x01B2	0x000000  	0
0x01B4	0x000000  	0
0x01B6	0x000000  	0
0x01B8	0x000000  	0
0x01BA	0x000000  	0
0x01BC	0x000000  	0
0x01BE	0x000000  	0
0x01C0	0x000000  	0
0x01C2	0x000000  	0
0x01C4	0x000000  	0
0x01C6	0x000000  	0
0x01C8	0x000000  	0
0x01CA	0x000000  	0
0x01CC	0x000000  	0
0x01CE	0x000000  	0
0x01D0	0x000000  	0
0x01D2	0x000000  	0
0x01D4	0x000000  	0
0x01D6	0x000000  	0
0x01D8	0x000000  	0
0x01DA	0x000000  	0
0x01DC	0x000000  	0
0x01DE	0x000000  	0
0x01E0	0x000000  	0
0x01E2	0x000000  	0
0x01E4	0x000000  	0
0x01E6	0x000000  	0
0x01E8	0x000000  	0
0x01EA	0x000000  	0
0x01EC	0x000000  	0
0x01EE	0x000000  	0
0x01F0	0x000000  	0
0x01F2	0x000000  	0
0x01F4	0x000000  	0
0x01F6	0x000000  	0
0x01F8	0x000000  	0
0x01FA	0x000000  	0
0x01FC	0x000000  	0
0x01FE	0x000000  	0
_main:
0x1078	0x208AEF  	MOV	#2222, W15
0x107A	0x27FFF0  	MOV	#32767, W0
0x107C	0xB7A020  	MOV	WREG, SPLIM
0x107E	0x200010  	MOV	#1, W0
0x1080	0xB7A034  	MOV	WREG, PSVPAG
0x1082	0x200040  	MOV	#4, W0
0x1084	0xB72044  	IOR	CORCON
0x1086	0x000000021098  	CALL	4248
0x108A	0x0000000210A2  	CALL	4258
;Click_3D_Hall_3_DSPIC.c,76 :: 		void main( )
;Click_3D_Hall_3_DSPIC.c,78 :: 		systemInit( );
0x108E	0x07FF93  	RCALL	_systemInit
;Click_3D_Hall_3_DSPIC.c,79 :: 		applicationInit( );
0x1090	0x07FFDE  	RCALL	_applicationInit
;Click_3D_Hall_3_DSPIC.c,81 :: 		while (1)
L_main6:
;Click_3D_Hall_3_DSPIC.c,83 :: 		applicationTask( );
0x1092	0x07FFB5  	RCALL	_applicationTask
;Click_3D_Hall_3_DSPIC.c,84 :: 		}
0x1094	0x37FFFE  	BRA	L_main6
;Click_3D_Hall_3_DSPIC.c,85 :: 		}
L_end_main:
L__main_end_loop:
0x1096	0x37FFFF  	BRA	L__main_end_loop
; end of _main
_systemInit:
;Click_3D_Hall_3_DSPIC.c,33 :: 		void systemInit( )
;Click_3D_Hall_3_DSPIC.c,35 :: 		mikrobus_gpioInit( _MIKROBUS1, _MIKROBUS_INT_PIN, _GPIO_INPUT );
0x0FB6	0x781F8A  	PUSH	W10
0x0FB8	0x781F8B  	PUSH	W11
0x0FBA	0x781F8C  	PUSH	W12
0x0FBC	0xB3C01C  	MOV.B	#1, W12
0x0FBE	0xB3C07B  	MOV.B	#7, W11
0x0FC0	0xEF2014  	CLR	W10
0x0FC2	0x07FF59  	RCALL	_mikrobus_gpioInit
;Click_3D_Hall_3_DSPIC.c,36 :: 		mikrobus_gpioInit( _MIKROBUS1, _MIKROBUS_RST_PIN, _GPIO_OUTPUT );
0x0FC4	0xEF2018  	CLR	W12
0x0FC6	0xB3C01B  	MOV.B	#1, W11
0x0FC8	0xEF2014  	CLR	W10
0x0FCA	0x07FF55  	RCALL	_mikrobus_gpioInit
;Click_3D_Hall_3_DSPIC.c,37 :: 		mikrobus_gpioInit( _MIKROBUS1, _MIKROBUS_CS_PIN, _GPIO_OUTPUT );
0x0FCC	0xEF2018  	CLR	W12
0x0FCE	0xB3C02B  	MOV.B	#2, W11
0x0FD0	0xEF2014  	CLR	W10
0x0FD2	0x07FF51  	RCALL	_mikrobus_gpioInit
;Click_3D_Hall_3_DSPIC.c,39 :: 		mikrobus_i2cInit( _MIKROBUS1, &_C3DHALL3_I2C_CFG[0] );
0x0FD4	0x280840  	MOV	#lo_addr(__C3DHALL3_I2C_CFG), W0
0x0FD6	0x780580  	MOV	W0, W11
0x0FD8	0xEF2014  	CLR	W10
0x0FDA	0x07FF3C  	RCALL	_mikrobus_i2cInit
;Click_3D_Hall_3_DSPIC.c,41 :: 		mikrobus_logInit( _LOG_USBUART_A, 9600 );
0x0FDC	0x22580B  	MOV	#9600, W11
0x0FDE	0x20000C  	MOV	#0, W12
0x0FE0	0xB3C20A  	MOV.B	#32, W10
0x0FE2	0x07FFC4  	RCALL	_mikrobus_logInit
;Click_3D_Hall_3_DSPIC.c,43 :: 		Delay_ms(100);
0x0FE4	0x200038  	MOV	#3, W8
0x0FE6	0x208D57  	MOV	#2261, W7
L_systemInit0:
0x0FE8	0xED200E  	DEC	W7
0x0FEA	0x3AFFFE  	BRA NZ	L_systemInit0
0x0FEC	0xED2010  	DEC	W8
0x0FEE	0x3AFFFC  	BRA NZ	L_systemInit0
;Click_3D_Hall_3_DSPIC.c,45 :: 		mikrobus_logWrite( "  ... system init done ...  ", _LOG_LINE );
0x0FF0	0xB3C02B  	MOV.B	#2, W11
0x0FF2	0x20804A  	MOV	#lo_addr(?lstr1_Click_3D_Hall_3_DSPIC), W10
0x0FF4	0x07FF55  	RCALL	_mikrobus_logWrite
;Click_3D_Hall_3_DSPIC.c,46 :: 		}
L_end_systemInit:
0x0FF6	0x78064F  	POP	W12
0x0FF8	0x7805CF  	POP	W11
0x0FFA	0x78054F  	POP	W10
0x0FFC	0x060000  	RETURN
; end of _systemInit
_mikrobus_gpioInit:
;easypicfusion_v7_P33FJ256GP710A.c,162 :: 		T_mikrobus_ret mikrobus_gpioInit(T_mikrobus_soc bus, T_mikrobus_pin pin, T_gpio_dir direction)
;easypicfusion_v7_P33FJ256GP710A.c,164 :: 		switch( bus )
0x0E76	0x781F8A  	PUSH	W10
0x0E78	0x781F8B  	PUSH	W11
0x0E7A	0x37000A  	BRA	L_mikrobus_gpioInit30
;easypicfusion_v7_P33FJ256GP710A.c,167 :: 		case _MIKROBUS1 : return _gpioInit_1(pin, direction);
L_mikrobus_gpioInit32:
0x0E7C	0x78450B  	MOV.B	W11, W10
0x0E7E	0x78458C  	MOV.B	W12, W11
0x0E80	0x07FE49  	RCALL	easypicfusion_v7_P33FJ256GP710A__gpioInit_1
0x0E82	0x37000B  	BRA	L_end_mikrobus_gpioInit
;easypicfusion_v7_P33FJ256GP710A.c,170 :: 		case _MIKROBUS2 : return _gpioInit_2(pin, direction);
L_mikrobus_gpioInit33:
0x0E84	0x78450B  	MOV.B	W11, W10
0x0E86	0x78458C  	MOV.B	W12, W11
0x0E88	0x07FEDD  	RCALL	easypicfusion_v7_P33FJ256GP710A__gpioInit_2
0x0E8A	0x370007  	BRA	L_end_mikrobus_gpioInit
;easypicfusion_v7_P33FJ256GP710A.c,184 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_gpioInit34:
0x0E8C	0xB3C010  	MOV.B	#1, W0
0x0E8E	0x370005  	BRA	L_end_mikrobus_gpioInit
;easypicfusion_v7_P33FJ256GP710A.c,185 :: 		}
L_mikrobus_gpioInit30:
0x0E90	0xE15460  	CP.B	W10, #0
0x0E92	0x32FFF4  	BRA Z	L_mikrobus_gpioInit32
L__mikrobus_gpioInit146:
0x0E94	0xE15461  	CP.B	W10, #1
0x0E96	0x32FFF6  	BRA Z	L_mikrobus_gpioInit33
L__mikrobus_gpioInit147:
0x0E98	0x37FFF9  	BRA	L_mikrobus_gpioInit34
;easypicfusion_v7_P33FJ256GP710A.c,187 :: 		}
L_end_mikrobus_gpioInit:
0x0E9A	0x7805CF  	POP	W11
0x0E9C	0x78054F  	POP	W10
0x0E9E	0x060000  	RETURN
; end of _mikrobus_gpioInit
easypicfusion_v7_P33FJ256GP710A__gpioInit_1:
;__epf_33fj256gp710a_gpio.c,81 :: 		static T_mikrobus_ret _gpioInit_1(T_mikrobus_pin pin, T_gpio_dir dir)
;__epf_33fj256gp710a_gpio.c,83 :: 		AD1PCFGH = 0xFFFF;
0x0B14	0x2FFFF0  	MOV	#65535, W0
0x0B16	0xB7A32A  	MOV	WREG, AD1PCFGH
;__epf_33fj256gp710a_gpio.c,84 :: 		AD1PCFGL = 0xFFFF;
0x0B18	0x2FFFF0  	MOV	#65535, W0
0x0B1A	0xB7A32C  	MOV	WREG, AD1PCFGL
;__epf_33fj256gp710a_gpio.c,85 :: 		AD2PCFGL = 0xFFFF;
0x0B1C	0x2FFFF0  	MOV	#65535, W0
0x0B1E	0xB7A36C  	MOV	WREG, AD2PCFGL
;__epf_33fj256gp710a_gpio.c,86 :: 		switch( pin )
0x0B20	0x37003E  	BRA	L_easypicfusion_v7_P33FJ256GP710A__gpioInit_10
;__epf_33fj256gp710a_gpio.c,88 :: 		case _MIKROBUS_AN_PIN    : TRISB8_bit = dir; break;
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_12:
0x0B22	0xAE0016  	BTSS	W11, #0
0x0B24	0xA902C7  	BCLR	TRISB8_bit, BitPos(TRISB8_bit+0)
0x0B26	0xAF0016  	BTSC	W11, #0
0x0B28	0xA802C7  	BSET	TRISB8_bit, BitPos(TRISB8_bit+0)
0x0B2A	0x370052  	BRA	L_easypicfusion_v7_P33FJ256GP710A__gpioInit_11
;__epf_33fj256gp710a_gpio.c,89 :: 		case _MIKROBUS_RST_PIN   : TRISC1_bit = dir; break;
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_13:
0x0B2C	0xAE0016  	BTSS	W11, #0
0x0B2E	0xA922CC  	BCLR	TRISC1_bit, BitPos(TRISC1_bit+0)
0x0B30	0xAF0016  	BTSC	W11, #0
0x0B32	0xA822CC  	BSET	TRISC1_bit, BitPos(TRISC1_bit+0)
0x0B34	0x37004D  	BRA	L_easypicfusion_v7_P33FJ256GP710A__gpioInit_11
;__epf_33fj256gp710a_gpio.c,90 :: 		case _MIKROBUS_CS_PIN    : TRISC2_bit = dir; break;
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_14:
0x0B36	0xAE0016  	BTSS	W11, #0
0x0B38	0xA942CC  	BCLR	TRISC2_bit, BitPos(TRISC2_bit+0)
0x0B3A	0xAF0016  	BTSC	W11, #0
0x0B3C	0xA842CC  	BSET	TRISC2_bit, BitPos(TRISC2_bit+0)
0x0B3E	0x370048  	BRA	L_easypicfusion_v7_P33FJ256GP710A__gpioInit_11
;__epf_33fj256gp710a_gpio.c,91 :: 		case _MIKROBUS_SCK_PIN   : TRISF6_bit = dir; break;
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_15:
0x0B40	0xAE0016  	BTSS	W11, #0
0x0B42	0xA9C2DE  	BCLR	TRISF6_bit, BitPos(TRISF6_bit+0)
0x0B44	0xAF0016  	BTSC	W11, #0
0x0B46	0xA8C2DE  	BSET	TRISF6_bit, BitPos(TRISF6_bit+0)
0x0B48	0x370043  	BRA	L_easypicfusion_v7_P33FJ256GP710A__gpioInit_11
;__epf_33fj256gp710a_gpio.c,92 :: 		case _MIKROBUS_MISO_PIN  : TRISF7_bit = dir; break;
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_16:
0x0B4A	0xAE0016  	BTSS	W11, #0
0x0B4C	0xA9E2DE  	BCLR	TRISF7_bit, BitPos(TRISF7_bit+0)
0x0B4E	0xAF0016  	BTSC	W11, #0
0x0B50	0xA8E2DE  	BSET	TRISF7_bit, BitPos(TRISF7_bit+0)
0x0B52	0x37003E  	BRA	L_easypicfusion_v7_P33FJ256GP710A__gpioInit_11
;__epf_33fj256gp710a_gpio.c,93 :: 		case _MIKROBUS_MOSI_PIN  : TRISF8_bit = dir; break;
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_17:
0x0B54	0xAE0016  	BTSS	W11, #0
0x0B56	0xA902DF  	BCLR	TRISF8_bit, BitPos(TRISF8_bit+0)
0x0B58	0xAF0016  	BTSC	W11, #0
0x0B5A	0xA802DF  	BSET	TRISF8_bit, BitPos(TRISF8_bit+0)
0x0B5C	0x370039  	BRA	L_easypicfusion_v7_P33FJ256GP710A__gpioInit_11
;__epf_33fj256gp710a_gpio.c,94 :: 		case _MIKROBUS_PWM_PIN   : TRISD0_bit = dir; break;
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_18:
0x0B5E	0xAE0016  	BTSS	W11, #0
0x0B60	0xA902D2  	BCLR	TRISD0_bit, BitPos(TRISD0_bit+0)
0x0B62	0xAF0016  	BTSC	W11, #0
0x0B64	0xA802D2  	BSET	TRISD0_bit, BitPos(TRISD0_bit+0)
0x0B66	0x370034  	BRA	L_easypicfusion_v7_P33FJ256GP710A__gpioInit_11
;__epf_33fj256gp710a_gpio.c,95 :: 		case _MIKROBUS_INT_PIN   : TRISA12_bit = dir; break;
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_19:
0x0B68	0xAE0016  	BTSS	W11, #0
0x0B6A	0xA982C1  	BCLR	TRISA12_bit, BitPos(TRISA12_bit+0)
0x0B6C	0xAF0016  	BTSC	W11, #0
0x0B6E	0xA882C1  	BSET	TRISA12_bit, BitPos(TRISA12_bit+0)
0x0B70	0x37002F  	BRA	L_easypicfusion_v7_P33FJ256GP710A__gpioInit_11
;__epf_33fj256gp710a_gpio.c,96 :: 		case _MIKROBUS_RX_PIN    : TRISF4_bit = dir; break;
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_110:
0x0B72	0xAE0016  	BTSS	W11, #0
0x0B74	0xA982DE  	BCLR	TRISF4_bit, BitPos(TRISF4_bit+0)
0x0B76	0xAF0016  	BTSC	W11, #0
0x0B78	0xA882DE  	BSET	TRISF4_bit, BitPos(TRISF4_bit+0)
0x0B7A	0x37002A  	BRA	L_easypicfusion_v7_P33FJ256GP710A__gpioInit_11
;__epf_33fj256gp710a_gpio.c,97 :: 		case _MIKROBUS_TX_PIN    : TRISF5_bit = dir; break;
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_111:
0x0B7C	0xAE0016  	BTSS	W11, #0
0x0B7E	0xA9A2DE  	BCLR	TRISF5_bit, BitPos(TRISF5_bit+0)
0x0B80	0xAF0016  	BTSC	W11, #0
0x0B82	0xA8A2DE  	BSET	TRISF5_bit, BitPos(TRISF5_bit+0)
0x0B84	0x370025  	BRA	L_easypicfusion_v7_P33FJ256GP710A__gpioInit_11
;__epf_33fj256gp710a_gpio.c,98 :: 		case _MIKROBUS_SCL_PIN   : TRISA2_bit = dir; break;
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_112:
0x0B86	0xAE0016  	BTSS	W11, #0
0x0B88	0xA942C0  	BCLR	TRISA2_bit, BitPos(TRISA2_bit+0)
0x0B8A	0xAF0016  	BTSC	W11, #0
0x0B8C	0xA842C0  	BSET	TRISA2_bit, BitPos(TRISA2_bit+0)
0x0B8E	0x370020  	BRA	L_easypicfusion_v7_P33FJ256GP710A__gpioInit_11
;__epf_33fj256gp710a_gpio.c,99 :: 		case _MIKROBUS_SDA_PIN   : TRISA3_bit = dir; break;
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_113:
0x0B90	0xAE0016  	BTSS	W11, #0
0x0B92	0xA962C0  	BCLR	TRISA3_bit, BitPos(TRISA3_bit+0)
0x0B94	0xAF0016  	BTSC	W11, #0
0x0B96	0xA862C0  	BSET	TRISA3_bit, BitPos(TRISA3_bit+0)
0x0B98	0x37001B  	BRA	L_easypicfusion_v7_P33FJ256GP710A__gpioInit_11
;__epf_33fj256gp710a_gpio.c,100 :: 		default                  : return _MIKROBUS_ERR_PIN;
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_114:
0x0B9A	0xB3C010  	MOV.B	#1, W0
0x0B9C	0x37001A  	BRA	L_end__gpioInit_1
;__epf_33fj256gp710a_gpio.c,101 :: 		}
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_10:
0x0B9E	0xE15460  	CP.B	W10, #0
0x0BA0	0x32FFC0  	BRA Z	L_easypicfusion_v7_P33FJ256GP710A__gpioInit_12
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_1111:
0x0BA2	0xE15461  	CP.B	W10, #1
0x0BA4	0x32FFC3  	BRA Z	L_easypicfusion_v7_P33FJ256GP710A__gpioInit_13
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_1112:
0x0BA6	0xE15462  	CP.B	W10, #2
0x0BA8	0x32FFC6  	BRA Z	L_easypicfusion_v7_P33FJ256GP710A__gpioInit_14
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_1113:
0x0BAA	0xE15463  	CP.B	W10, #3
0x0BAC	0x32FFC9  	BRA Z	L_easypicfusion_v7_P33FJ256GP710A__gpioInit_15
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_1114:
0x0BAE	0xE15464  	CP.B	W10, #4
0x0BB0	0x32FFCC  	BRA Z	L_easypicfusion_v7_P33FJ256GP710A__gpioInit_16
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_1115:
0x0BB2	0xE15465  	CP.B	W10, #5
0x0BB4	0x32FFCF  	BRA Z	L_easypicfusion_v7_P33FJ256GP710A__gpioInit_17
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_1116:
0x0BB6	0xE15466  	CP.B	W10, #6
0x0BB8	0x32FFD2  	BRA Z	L_easypicfusion_v7_P33FJ256GP710A__gpioInit_18
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_1117:
0x0BBA	0xE15467  	CP.B	W10, #7
0x0BBC	0x32FFD5  	BRA Z	L_easypicfusion_v7_P33FJ256GP710A__gpioInit_19
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_1118:
0x0BBE	0xE15468  	CP.B	W10, #8
0x0BC0	0x32FFD8  	BRA Z	L_easypicfusion_v7_P33FJ256GP710A__gpioInit_110
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_1119:
0x0BC2	0xE15469  	CP.B	W10, #9
0x0BC4	0x32FFDB  	BRA Z	L_easypicfusion_v7_P33FJ256GP710A__gpioInit_111
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_1120:
0x0BC6	0xE1546A  	CP.B	W10, #10
0x0BC8	0x32FFDE  	BRA Z	L_easypicfusion_v7_P33FJ256GP710A__gpioInit_112
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_1121:
0x0BCA	0xE1546B  	CP.B	W10, #11
0x0BCC	0x32FFE1  	BRA Z	L_easypicfusion_v7_P33FJ256GP710A__gpioInit_113
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_1122:
0x0BCE	0x37FFE5  	BRA	L_easypicfusion_v7_P33FJ256GP710A__gpioInit_114
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_11:
;__epf_33fj256gp710a_gpio.c,102 :: 		return _MIKROBUS_OK;
0x0BD0	0xB3C000  	MOV.B	#0, W0
;__epf_33fj256gp710a_gpio.c,103 :: 		}
L_end__gpioInit_1:
0x0BD2	0x060000  	RETURN
; end of easypicfusion_v7_P33FJ256GP710A__gpioInit_1
easypicfusion_v7_P33FJ256GP710A__gpioInit_2:
;__epf_33fj256gp710a_gpio.c,105 :: 		static T_mikrobus_ret _gpioInit_2(T_mikrobus_pin pin, T_gpio_dir dir)
;__epf_33fj256gp710a_gpio.c,107 :: 		AD1PCFGH = 0xFFFF;
0x0C44	0x2FFFF0  	MOV	#65535, W0
0x0C46	0xB7A32A  	MOV	WREG, AD1PCFGH
;__epf_33fj256gp710a_gpio.c,108 :: 		AD1PCFGL = 0xFFFF;
0x0C48	0x2FFFF0  	MOV	#65535, W0
0x0C4A	0xB7A32C  	MOV	WREG, AD1PCFGL
;__epf_33fj256gp710a_gpio.c,109 :: 		AD2PCFGL = 0xFFFF;
0x0C4C	0x2FFFF0  	MOV	#65535, W0
0x0C4E	0xB7A36C  	MOV	WREG, AD2PCFGL
;__epf_33fj256gp710a_gpio.c,110 :: 		switch( pin )
0x0C50	0x37003E  	BRA	L_easypicfusion_v7_P33FJ256GP710A__gpioInit_215
;__epf_33fj256gp710a_gpio.c,112 :: 		case _MIKROBUS_AN_PIN    : TRISB9_bit = dir; break;
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_217:
0x0C52	0xAE0016  	BTSS	W11, #0
0x0C54	0xA922C7  	BCLR	TRISB9_bit, BitPos(TRISB9_bit+0)
0x0C56	0xAF0016  	BTSC	W11, #0
0x0C58	0xA822C7  	BSET	TRISB9_bit, BitPos(TRISB9_bit+0)
0x0C5A	0x370052  	BRA	L_easypicfusion_v7_P33FJ256GP710A__gpioInit_216
;__epf_33fj256gp710a_gpio.c,113 :: 		case _MIKROBUS_RST_PIN   : TRISC3_bit = dir; break;
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_218:
0x0C5C	0xAE0016  	BTSS	W11, #0
0x0C5E	0xA962CC  	BCLR	TRISC3_bit, BitPos(TRISC3_bit+0)
0x0C60	0xAF0016  	BTSC	W11, #0
0x0C62	0xA862CC  	BSET	TRISC3_bit, BitPos(TRISC3_bit+0)
0x0C64	0x37004D  	BRA	L_easypicfusion_v7_P33FJ256GP710A__gpioInit_216
;__epf_33fj256gp710a_gpio.c,114 :: 		case _MIKROBUS_CS_PIN    : TRISC4_bit = dir; break;
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_219:
0x0C66	0xAE0016  	BTSS	W11, #0
0x0C68	0xA982CC  	BCLR	TRISC4_bit, BitPos(TRISC4_bit+0)
0x0C6A	0xAF0016  	BTSC	W11, #0
0x0C6C	0xA882CC  	BSET	TRISC4_bit, BitPos(TRISC4_bit+0)
0x0C6E	0x370048  	BRA	L_easypicfusion_v7_P33FJ256GP710A__gpioInit_216
;__epf_33fj256gp710a_gpio.c,115 :: 		case _MIKROBUS_SCK_PIN   : TRISF6_bit = dir; break;
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_220:
0x0C70	0xAE0016  	BTSS	W11, #0
0x0C72	0xA9C2DE  	BCLR	TRISF6_bit, BitPos(TRISF6_bit+0)
0x0C74	0xAF0016  	BTSC	W11, #0
0x0C76	0xA8C2DE  	BSET	TRISF6_bit, BitPos(TRISF6_bit+0)
0x0C78	0x370043  	BRA	L_easypicfusion_v7_P33FJ256GP710A__gpioInit_216
;__epf_33fj256gp710a_gpio.c,116 :: 		case _MIKROBUS_MISO_PIN  : TRISF7_bit = dir; break;
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_221:
0x0C7A	0xAE0016  	BTSS	W11, #0
0x0C7C	0xA9E2DE  	BCLR	TRISF7_bit, BitPos(TRISF7_bit+0)
0x0C7E	0xAF0016  	BTSC	W11, #0
0x0C80	0xA8E2DE  	BSET	TRISF7_bit, BitPos(TRISF7_bit+0)
0x0C82	0x37003E  	BRA	L_easypicfusion_v7_P33FJ256GP710A__gpioInit_216
;__epf_33fj256gp710a_gpio.c,117 :: 		case _MIKROBUS_MOSI_PIN  : TRISF8_bit = dir; break;
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_222:
0x0C84	0xAE0016  	BTSS	W11, #0
0x0C86	0xA902DF  	BCLR	TRISF8_bit, BitPos(TRISF8_bit+0)
0x0C88	0xAF0016  	BTSC	W11, #0
0x0C8A	0xA802DF  	BSET	TRISF8_bit, BitPos(TRISF8_bit+0)
0x0C8C	0x370039  	BRA	L_easypicfusion_v7_P33FJ256GP710A__gpioInit_216
;__epf_33fj256gp710a_gpio.c,118 :: 		case _MIKROBUS_PWM_PIN   : TRISD1_bit = dir; break;
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_223:
0x0C8E	0xAE0016  	BTSS	W11, #0
0x0C90	0xA922D2  	BCLR	TRISD1_bit, BitPos(TRISD1_bit+0)
0x0C92	0xAF0016  	BTSC	W11, #0
0x0C94	0xA822D2  	BSET	TRISD1_bit, BitPos(TRISD1_bit+0)
0x0C96	0x370034  	BRA	L_easypicfusion_v7_P33FJ256GP710A__gpioInit_216
;__epf_33fj256gp710a_gpio.c,119 :: 		case _MIKROBUS_INT_PIN   : TRISA13_bit = dir; break;
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_224:
0x0C98	0xAE0016  	BTSS	W11, #0
0x0C9A	0xA9A2C1  	BCLR	TRISA13_bit, BitPos(TRISA13_bit+0)
0x0C9C	0xAF0016  	BTSC	W11, #0
0x0C9E	0xA8A2C1  	BSET	TRISA13_bit, BitPos(TRISA13_bit+0)
0x0CA0	0x37002F  	BRA	L_easypicfusion_v7_P33FJ256GP710A__gpioInit_216
;__epf_33fj256gp710a_gpio.c,120 :: 		case _MIKROBUS_RX_PIN    : TRISF12_bit = dir; break;
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_225:
0x0CA2	0xAE0016  	BTSS	W11, #0
0x0CA4	0xA982DF  	BCLR	TRISF12_bit, BitPos(TRISF12_bit+0)
0x0CA6	0xAF0016  	BTSC	W11, #0
0x0CA8	0xA882DF  	BSET	TRISF12_bit, BitPos(TRISF12_bit+0)
0x0CAA	0x37002A  	BRA	L_easypicfusion_v7_P33FJ256GP710A__gpioInit_216
;__epf_33fj256gp710a_gpio.c,121 :: 		case _MIKROBUS_TX_PIN    : TRISF13_bit = dir; break;
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_226:
0x0CAC	0xAE0016  	BTSS	W11, #0
0x0CAE	0xA9A2DF  	BCLR	TRISF13_bit, BitPos(TRISF13_bit+0)
0x0CB0	0xAF0016  	BTSC	W11, #0
0x0CB2	0xA8A2DF  	BSET	TRISF13_bit, BitPos(TRISF13_bit+0)
0x0CB4	0x370025  	BRA	L_easypicfusion_v7_P33FJ256GP710A__gpioInit_216
;__epf_33fj256gp710a_gpio.c,122 :: 		case _MIKROBUS_SCL_PIN   : TRISA2_bit  = dir; break;
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_227:
0x0CB6	0xAE0016  	BTSS	W11, #0
0x0CB8	0xA942C0  	BCLR	TRISA2_bit, BitPos(TRISA2_bit+0)
0x0CBA	0xAF0016  	BTSC	W11, #0
0x0CBC	0xA842C0  	BSET	TRISA2_bit, BitPos(TRISA2_bit+0)
0x0CBE	0x370020  	BRA	L_easypicfusion_v7_P33FJ256GP710A__gpioInit_216
;__epf_33fj256gp710a_gpio.c,123 :: 		case _MIKROBUS_SDA_PIN   : TRISA3_bit  = dir; break;
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_228:
0x0CC0	0xAE0016  	BTSS	W11, #0
0x0CC2	0xA962C0  	BCLR	TRISA3_bit, BitPos(TRISA3_bit+0)
0x0CC4	0xAF0016  	BTSC	W11, #0
0x0CC6	0xA862C0  	BSET	TRISA3_bit, BitPos(TRISA3_bit+0)
0x0CC8	0x37001B  	BRA	L_easypicfusion_v7_P33FJ256GP710A__gpioInit_216
;__epf_33fj256gp710a_gpio.c,124 :: 		default                  : return _MIKROBUS_ERR_PIN;
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_229:
0x0CCA	0xB3C010  	MOV.B	#1, W0
0x0CCC	0x37001A  	BRA	L_end__gpioInit_2
;__epf_33fj256gp710a_gpio.c,125 :: 		}
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_215:
0x0CCE	0xE15460  	CP.B	W10, #0
0x0CD0	0x32FFC0  	BRA Z	L_easypicfusion_v7_P33FJ256GP710A__gpioInit_217
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_2124:
0x0CD2	0xE15461  	CP.B	W10, #1
0x0CD4	0x32FFC3  	BRA Z	L_easypicfusion_v7_P33FJ256GP710A__gpioInit_218
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_2125:
0x0CD6	0xE15462  	CP.B	W10, #2
0x0CD8	0x32FFC6  	BRA Z	L_easypicfusion_v7_P33FJ256GP710A__gpioInit_219
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_2126:
0x0CDA	0xE15463  	CP.B	W10, #3
0x0CDC	0x32FFC9  	BRA Z	L_easypicfusion_v7_P33FJ256GP710A__gpioInit_220
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_2127:
0x0CDE	0xE15464  	CP.B	W10, #4
0x0CE0	0x32FFCC  	BRA Z	L_easypicfusion_v7_P33FJ256GP710A__gpioInit_221
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_2128:
0x0CE2	0xE15465  	CP.B	W10, #5
0x0CE4	0x32FFCF  	BRA Z	L_easypicfusion_v7_P33FJ256GP710A__gpioInit_222
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_2129:
0x0CE6	0xE15466  	CP.B	W10, #6
0x0CE8	0x32FFD2  	BRA Z	L_easypicfusion_v7_P33FJ256GP710A__gpioInit_223
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_2130:
0x0CEA	0xE15467  	CP.B	W10, #7
0x0CEC	0x32FFD5  	BRA Z	L_easypicfusion_v7_P33FJ256GP710A__gpioInit_224
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_2131:
0x0CEE	0xE15468  	CP.B	W10, #8
0x0CF0	0x32FFD8  	BRA Z	L_easypicfusion_v7_P33FJ256GP710A__gpioInit_225
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_2132:
0x0CF2	0xE15469  	CP.B	W10, #9
0x0CF4	0x32FFDB  	BRA Z	L_easypicfusion_v7_P33FJ256GP710A__gpioInit_226
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_2133:
0x0CF6	0xE1546A  	CP.B	W10, #10
0x0CF8	0x32FFDE  	BRA Z	L_easypicfusion_v7_P33FJ256GP710A__gpioInit_227
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_2134:
0x0CFA	0xE1546B  	CP.B	W10, #11
0x0CFC	0x32FFE1  	BRA Z	L_easypicfusion_v7_P33FJ256GP710A__gpioInit_228
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_2135:
0x0CFE	0x37FFE5  	BRA	L_easypicfusion_v7_P33FJ256GP710A__gpioInit_229
L_easypicfusion_v7_P33FJ256GP710A__gpioInit_216:
;__epf_33fj256gp710a_gpio.c,126 :: 		return _MIKROBUS_OK;
0x0D00	0xB3C000  	MOV.B	#0, W0
;__epf_33fj256gp710a_gpio.c,127 :: 		}
L_end__gpioInit_2:
0x0D02	0x060000  	RETURN
; end of easypicfusion_v7_P33FJ256GP710A__gpioInit_2
_mikrobus_i2cInit:
;easypicfusion_v7_P33FJ256GP710A.c,222 :: 		T_mikrobus_ret mikrobus_i2cInit(T_mikrobus_soc bus, const uint32_t *cfg)
;easypicfusion_v7_P33FJ256GP710A.c,224 :: 		switch( bus )
0x0E54	0x781F8A  	PUSH	W10
0x0E56	0x370008  	BRA	L_mikrobus_i2cInit40
;easypicfusion_v7_P33FJ256GP710A.c,227 :: 		case _MIKROBUS1 : return _i2cInit_1( cfg );
L_mikrobus_i2cInit42:
0x0E58	0x78050B  	MOV	W11, W10
0x0E5A	0x07FEEA  	RCALL	easypicfusion_v7_P33FJ256GP710A__i2cInit_1
0x0E5C	0x37000A  	BRA	L_end_mikrobus_i2cInit
;easypicfusion_v7_P33FJ256GP710A.c,230 :: 		case _MIKROBUS2 : return _i2cInit_2( cfg );
L_mikrobus_i2cInit43:
0x0E5E	0x78050B  	MOV	W11, W10
0x0E60	0x07FEDF  	RCALL	easypicfusion_v7_P33FJ256GP710A__i2cInit_2
0x0E62	0x370007  	BRA	L_end_mikrobus_i2cInit
;easypicfusion_v7_P33FJ256GP710A.c,244 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_i2cInit44:
0x0E64	0xB3C010  	MOV.B	#1, W0
0x0E66	0x370005  	BRA	L_end_mikrobus_i2cInit
;easypicfusion_v7_P33FJ256GP710A.c,245 :: 		}
L_mikrobus_i2cInit40:
0x0E68	0xE15460  	CP.B	W10, #0
0x0E6A	0x32FFF6  	BRA Z	L_mikrobus_i2cInit42
L__mikrobus_i2cInit152:
0x0E6C	0xE15461  	CP.B	W10, #1
0x0E6E	0x32FFF7  	BRA Z	L_mikrobus_i2cInit43
L__mikrobus_i2cInit153:
0x0E70	0x37FFF9  	BRA	L_mikrobus_i2cInit44
;easypicfusion_v7_P33FJ256GP710A.c,248 :: 		}
L_end_mikrobus_i2cInit:
0x0E72	0x78054F  	POP	W10
0x0E74	0x060000  	RETURN
; end of _mikrobus_i2cInit
easypicfusion_v7_P33FJ256GP710A__i2cInit_1:
;__epf_33fj256gp710a_i2c.c,33 :: 		static T_mikrobus_ret _i2cInit_1(const uint32_t* cfg)
;__epf_33fj256gp710a_i2c.c,35 :: 		I2C2_Init( (unsigned long) cfg[0] );
0x0C30	0x781F8A  	PUSH	W10
0x0C32	0x781F8B  	PUSH	W11
0x0C34	0xBE051A  	MOV.D	[W10], W10
0x0C36	0x07FE48  	RCALL	_I2C2_Init
;__epf_33fj256gp710a_i2c.c,36 :: 		return _MIKROBUS_OK;
0x0C38	0xB3C000  	MOV.B	#0, W0
;__epf_33fj256gp710a_i2c.c,37 :: 		}
;__epf_33fj256gp710a_i2c.c,36 :: 		return _MIKROBUS_OK;
;__epf_33fj256gp710a_i2c.c,37 :: 		}
L_end__i2cInit_1:
0x0C3A	0x7805CF  	POP	W11
0x0C3C	0x78054F  	POP	W10
0x0C3E	0x060000  	RETURN
; end of easypicfusion_v7_P33FJ256GP710A__i2cInit_1
_I2C2_Init:
0x08C8	0xFA0004  	LNK	#4
;__Lib_I2C_12_p24_p33.c,285 :: 		
;__Lib_I2C_12_p24_p33.c,292 :: 		
0x08CA	0x07FDB5  	RCALL	__Lib_I2C_12_p24_p33_SetI2C2Ptrs
;__Lib_I2C_12_p24_p33.c,294 :: 		
0x08CC	0x07FDA3  	RCALL	_Get_Fosc_kHz
0x08CE	0x201F42  	MOV	#500, W2
0x08D0	0x200003  	MOV	#0, W3
0x08D2	0x07FE26  	RCALL	__Multiply_32x32
; fcy start address is: 4 (W2)
0x08D4	0xBE0100  	MOV.D	W0, W2
;__Lib_I2C_12_p24_p33.c,295 :: 		
0x08D6	0xBE9F82  	PUSH.D	W2
0x08D8	0xBE9F8A  	PUSH.D	W10
0x08DA	0xBE0002  	MOV.D	W2, W0
0x08DC	0x296802  	MOV	#38528, W2
0x08DE	0x200983  	MOV	#152, W3
0x08E0	0xEB0200  	CLR	W4
0x08E2	0x07FDF5  	RCALL	__Divide_32x32
0x08E4	0xBE054F  	POP.D	W10
0x08E6	0xBE014F  	POP.D	W2
0x08E8	0x980700  	MOV	W0, [W14+0]
0x08EA	0x980711  	MOV	W1, [W14+2]
;__Lib_I2C_12_p24_p33.c,296 :: 		
0x08EC	0xBE0002  	MOV.D	W2, W0
0x08EE	0xBE010A  	MOV.D	W10, W2
0x08F0	0xEB0200  	CLR	W4
0x08F2	0x07FDED  	RCALL	__Divide_32x32
0x08F4	0xBE0100  	MOV.D	W0, W2
;__Lib_I2C_12_p24_p33.c,297 :: 		
0x08F6	0x470060  	ADD	W14, #0, W0
0x08F8	0x510130  	SUB	W2, [W0++], W2
0x08FA	0x5981A0  	SUBB	W3, [W0--], W3
0x08FC	0x510061  	SUB	W2, #1, W0
0x08FE	0x5980E0  	SUBB	W3, #0, W1
; fcy end address is: 4 (W2)
; fcy start address is: 0 (W0)
;__Lib_I2C_12_p24_p33.c,299 :: 		
0x0900	0x8810A0  	MOV	W0, I2C2BRG
; fcy end address is: 0 (W0)
;__Lib_I2C_12_p24_p33.c,300 :: 		
0x0902	0xA8E217  	BSET	I2C2CON, #15
;__Lib_I2C_12_p24_p33.c,301 :: 		
0x0904	0x07FD8A  	RCALL	_Delay_100ms
;__Lib_I2C_12_p24_p33.c,302 :: 		
0x0906	0xEF2218  	CLR	I2C2STAT
;__Lib_I2C_12_p24_p33.c,304 :: 		
0x0908	0x07FD8F  	RCALL	__Lib_I2C_12_p24_p33_I2C2_Wait_For_Idle
;__Lib_I2C_12_p24_p33.c,306 :: 		
0x090A	0x07FDDC  	RCALL	_Delay_1us
;__Lib_I2C_12_p24_p33.c,307 :: 		
L_end_I2C2_Init:
0x090C	0xFA8000  	ULNK
0x090E	0x060000  	RETURN
; end of _I2C2_Init
__Lib_I2C_12_p24_p33_SetI2C2Ptrs:
0x0436	0xFA0000  	LNK	#0
;__Lib_I2C_12_p24_p33.c,276 :: 		
;__Lib_I2C_12_p24_p33.c,277 :: 		
0x0438	0x2020E0  	MOV	#lo_addr(_I2C2_Is_Idle), W0
0x043A	0x884260  	MOV	W0, _I2C_Is_Idle_Ptr
;__Lib_I2C_12_p24_p33.c,278 :: 		
0x043C	0x2031C0  	MOV	#lo_addr(_I2C2_Start), W0
0x043E	0x884270  	MOV	W0, _I2C_Start_Ptr
;__Lib_I2C_12_p24_p33.c,279 :: 		
0x0440	0x205460  	MOV	#lo_addr(_I2C2_Restart), W0
0x0442	0x884350  	MOV	W0, _I2C_Restart_Ptr
;__Lib_I2C_12_p24_p33.c,280 :: 		
0x0444	0x204540  	MOV	#lo_addr(_I2C2_Read), W0
0x0446	0x884360  	MOV	W0, _I2C_Read_Ptr
;__Lib_I2C_12_p24_p33.c,281 :: 		
0x0448	0x202980  	MOV	#lo_addr(_I2C2_Write), W0
0x044A	0x884370  	MOV	W0, _I2C_Write_Ptr
;__Lib_I2C_12_p24_p33.c,282 :: 		
0x044C	0x204B00  	MOV	#lo_addr(_I2C2_Stop), W0
0x044E	0x884340  	MOV	W0, _I2C_Stop_Ptr
;__Lib_I2C_12_p24_p33.c,283 :: 		
L_end_SetI2C2Ptrs:
0x0450	0xFA8000  	ULNK
0x0452	0x060000  	RETURN
; end of __Lib_I2C_12_p24_p33_SetI2C2Ptrs
_Get_Fosc_kHz:
;__Lib_Delays.c,38 :: 		unsigned long Get_Fosc_kHz() {
;__Lib_Delays.c,39 :: 		return Clock_kHz();
0x0414	0x21F400  	MOV	#8000, W0
0x0416	0x200001  	MOV	#0, W1
;__Lib_Delays.c,40 :: 		}
L_end_Get_Fosc_kHz:
0x0418	0x060000  	RETURN
; end of _Get_Fosc_kHz
_Delay_100ms:
;__Lib_Delays.c,666 :: 		void Delay_100ms()
;__Lib_Delays.c,668 :: 		Delay_ms(100);
0x041A	0x200038  	MOV	#3, W8
0x041C	0x208D57  	MOV	#2261, W7
L_Delay_100ms31:
0x041E	0xED200E  	DEC	W7
0x0420	0x3AFFFE  	BRA NZ	L_Delay_100ms31
0x0422	0xED2010  	DEC	W8
0x0424	0x3AFFFC  	BRA NZ	L_Delay_100ms31
;__Lib_Delays.c,669 :: 		}
L_end_Delay_100ms:
0x0426	0x060000  	RETURN
; end of _Delay_100ms
__Lib_I2C_12_p24_p33_I2C2_Wait_For_Idle:
0x0428	0xFA0000  	LNK	#0
;__Lib_I2C_12_p24_p33.c,194 :: 		
;__Lib_I2C_12_p24_p33.c,196 :: 		
L___Lib_I2C_12_p24_p33_I2C2_Wait_For_Idle23:
0x042A	0x07FEF1  	RCALL	_I2C2_Is_Idle
0x042C	0xE20000  	CP0	W0
0x042E	0x3A0001  	BRA NZ	L___Lib_I2C_12_p24_p33_I2C2_Wait_For_Idle24
L___Lib_I2C_12_p24_p33_I2C2_Wait_For_Idle66:
;__Lib_I2C_12_p24_p33.c,197 :: 		
0x0430	0x37FFFC  	BRA	L___Lib_I2C_12_p24_p33_I2C2_Wait_For_Idle23
L___Lib_I2C_12_p24_p33_I2C2_Wait_For_Idle24:
;__Lib_I2C_12_p24_p33.c,198 :: 		
L_end_I2C2_Wait_For_Idle:
0x0432	0xFA8000  	ULNK
0x0434	0x060000  	RETURN
; end of __Lib_I2C_12_p24_p33_I2C2_Wait_For_Idle
_I2C2_Is_Idle:
0x020E	0xFA0000  	LNK	#0
;__Lib_I2C_12_p24_p33.c,185 :: 		
;__Lib_I2C_12_p24_p33.c,187 :: 		
0x0210	0xEF6002  	CLR.B	W1
0x0212	0xAF0216  	BTSC	I2C2CON, #0
0x0214	0xEC6002  	INC.B	W1
0x0216	0xEF6000  	CLR.B	W0
0x0218	0xAF4216  	BTSC	I2C2CON, #2
0x021A	0xEC6000  	INC.B	W0
0x021C	0xFB8081  	ZE	W1, W1
0x021E	0xFB8000  	ZE	W0, W0
0x0220	0x708080  	IOR	W1, W0, W1
0x0222	0xEF6000  	CLR.B	W0
0x0224	0xAF6216  	BTSC	I2C2CON, #3
0x0226	0xEC6000  	INC.B	W0
0x0228	0xFB8000  	ZE	W0, W0
0x022A	0x708080  	IOR	W1, W0, W1
0x022C	0xEF6000  	CLR.B	W0
0x022E	0xAF8216  	BTSC	I2C2CON, #4
0x0230	0xEC6000  	INC.B	W0
0x0232	0xFB8000  	ZE	W0, W0
0x0234	0x708080  	IOR	W1, W0, W1
;__Lib_I2C_12_p24_p33.c,188 :: 		
0x0236	0xEF6000  	CLR.B	W0
0x0238	0xAF2216  	BTSC	I2C2CON, #1
0x023A	0xEC6000  	INC.B	W0
0x023C	0xFB8000  	ZE	W0, W0
0x023E	0x708080  	IOR	W1, W0, W1
0x0240	0xEF6000  	CLR.B	W0
0x0242	0xAFC219  	BTSC	I2C2STAT, #14
0x0244	0xEC6000  	INC.B	W0
0x0246	0xFB8000  	ZE	W0, W0
0x0248	0x708000  	IOR	W1, W0, W0
;__Lib_I2C_12_p24_p33.c,190 :: 		
0x024A	0xE20000  	CP0	W0
0x024C	0xEF6000  	CLR.B	W0
0x024E	0x3A0001  	BRA NZ	L__I2C2_Is_Idle64
0x0250	0xEC6000  	INC.B	W0
L__I2C2_Is_Idle64:
0x0252	0xFB8000  	ZE	W0, W0
;__Lib_I2C_12_p24_p33.c,191 :: 		
L_end_I2C2_Is_Idle:
0x0254	0xFA8000  	ULNK
0x0256	0x060000  	RETURN
; end of _I2C2_Is_Idle
_Delay_1us:
;__Lib_Delays.c,380 :: 		void Delay_1us()
;__Lib_Delays.c,382 :: 		Delay_us(1);
0x04C4	0x000000  	NOP
0x04C6	0x000000  	NOP
0x04C8	0x000000  	NOP
0x04CA	0x000000  	NOP
;__Lib_Delays.c,383 :: 		}
L_end_Delay_1us:
0x04CC	0x060000  	RETURN
; end of _Delay_1us
__Multiply_32x32:
0x0520	0xFA0000  	LNK	#0
;__Lib_Math.c,43 :: 		
;__Lib_Math.c,46 :: 		
0x0522	0xB80A02  	MUL.UU	W1, W2, W4
;__Lib_Math.c,47 :: 		
0x0524	0x880050  	MOV	W0, W5
;__Lib_Math.c,48 :: 		
0x0526	0xB80002  	MUL.UU	W0, W2, W0
;__Lib_Math.c,49 :: 		
0x0528	0x420081  	ADD	W4, W1, W1
;__Lib_Math.c,50 :: 		
0x052A	0xB82A03  	MUL.UU	W5, W3, W4
;__Lib_Math.c,51 :: 		
0x052C	0x420081  	ADD	W4, W1, W1
;__Lib_Math.c,54 :: 		
L_end__Multiply_32x32:
0x052E	0xFA8000  	ULNK
0x0530	0x060000  	RETURN
; end of __Multiply_32x32
__Divide_32x32:
0x04CE	0xFA0000  	LNK	#0
;__Lib_Math.c,78 :: 		
;__Lib_Math.c,81 :: 		
0x04D0	0x070002  	RCALL	Divide_32x32___testsus
;__Lib_Math.c,83 :: 		
0x04D2	0x00000004051C  	GOTO	the_end_Divide_32x32
;__Lib_Math.c,88 :: 		
Divide_32x32___testsus:
;__Lib_Math.c,89 :: 		
0x04D6	0xE20008  	CP0	W4
;__Lib_Math.c,90 :: 		
0x04D8	0x3A0002  	BRA NZ	Divide_32x32___divsi3
;__Lib_Math.c,92 :: 		
0x04DA	0x070010  	RCALL	Divide_32x32___udivsi3
;__Lib_Math.c,93 :: 		
0x04DC	0x060000  	RETURN
;__Lib_Math.c,95 :: 		
Divide_32x32___divsi3:
;__Lib_Math.c,96 :: 		
0x04DE	0x689F83  	XOR	W1, W3, [W15++]
;__Lib_Math.c,97 :: 		
0x04E0	0xE20002  	CP0	W1
;__Lib_Math.c,98 :: 		
0x04E2	0x3D0002  	BRA GE	Divide_32x32_divtestb
;__Lib_Math.c,99 :: 		
0x04E4	0x100060  	SUBR	W0, #0, W0
;__Lib_Math.c,100 :: 		
0x04E6	0x1880E0  	SUBBR	W1, #0, W1
;__Lib_Math.c,101 :: 		
Divide_32x32_divtestb:
;__Lib_Math.c,102 :: 		
0x04E8	0xE20006  	CP0	W3
;__Lib_Math.c,103 :: 		
0x04EA	0x3D0002  	BRA GE	Divide_32x32_calcquot
;__Lib_Math.c,104 :: 		
0x04EC	0x110160  	SUBR	W2, #0, W2
;__Lib_Math.c,105 :: 		
0x04EE	0x1981E0  	SUBBR	W3, #0, W3
;__Lib_Math.c,106 :: 		
Divide_32x32_calcquot:
;__Lib_Math.c,107 :: 		
0x04F0	0x070005  	RCALL	Divide_32x32___udivsi3
;__Lib_Math.c,108 :: 		
0x04F2	0xE0004F  	CP0	[--W15]
;__Lib_Math.c,109 :: 		
0x04F4	0x3B0002  	BRA NN	Divide_32x32_returnq
;__Lib_Math.c,110 :: 		
0x04F6	0x100060  	SUBR	W0, #0, W0
;__Lib_Math.c,111 :: 		
0x04F8	0x1880E0  	SUBBR	W1, #0, W1
;__Lib_Math.c,112 :: 		
Divide_32x32_returnq:
;__Lib_Math.c,113 :: 		
0x04FA	0x060000  	RETURN
;__Lib_Math.c,114 :: 		
Divide_32x32___udivsi3:
;__Lib_Math.c,115 :: 		
0x04FC	0xB82260  	MUL.UU	W4, #0, W4
;__Lib_Math.c,116 :: 		
0x04FE	0x200206  	MOV	#32, W6
;__Lib_Math.c,117 :: 		
Divide_32x32_nextbit:
;__Lib_Math.c,118 :: 		
0x0500	0xD00000  	SL	W0, W0
;__Lib_Math.c,119 :: 		
0x0502	0xD28081  	RLC	W1, W1
;__Lib_Math.c,120 :: 		
0x0504	0xD28204  	RLC	W4, W4
;__Lib_Math.c,121 :: 		
0x0506	0xD28285  	RLC	W5, W5
;__Lib_Math.c,122 :: 		
0x0508	0xA80000  	BSET	W0, #0
;__Lib_Math.c,123 :: 		
0x050A	0x520202  	SUB	W4, W2, W4
;__Lib_Math.c,124 :: 		
0x050C	0x5A8283  	SUBB	W5, W3, W5
;__Lib_Math.c,125 :: 		
0x050E	0x3B0003  	BRA NN	Divide_32x32_iterate
;__Lib_Math.c,126 :: 		
0x0510	0x420202  	ADD	W4, W2, W4
;__Lib_Math.c,127 :: 		
0x0512	0x4A8283  	ADDC	W5, W3, W5
;__Lib_Math.c,128 :: 		
0x0514	0xA10000  	BCLR	W0, #0
;__Lib_Math.c,129 :: 		
Divide_32x32_iterate:
;__Lib_Math.c,130 :: 		
0x0516	0xE90306  	DEC	W6, W6
;__Lib_Math.c,131 :: 		
0x0518	0x3AFFF3  	BRA NZ	Divide_32x32_nextbit
;__Lib_Math.c,132 :: 		
0x051A	0x060000  	RETURN
;__Lib_Math.c,135 :: 		
the_end_Divide_32x32:
;__Lib_Math.c,138 :: 		
L_end__Divide_32x32:
0x051C	0xFA8000  	ULNK
0x051E	0x060000  	RETURN
; end of __Divide_32x32
easypicfusion_v7_P33FJ256GP710A__i2cInit_2:
;__epf_33fj256gp710a_i2c.c,39 :: 		static T_mikrobus_ret _i2cInit_2(const uint32_t* cfg)
;__epf_33fj256gp710a_i2c.c,41 :: 		I2C2_Init( (unsigned long) cfg[0] );
0x0C20	0x781F8A  	PUSH	W10
0x0C22	0x781F8B  	PUSH	W11
0x0C24	0xBE051A  	MOV.D	[W10], W10
0x0C26	0x07FE50  	RCALL	_I2C2_Init
;__epf_33fj256gp710a_i2c.c,42 :: 		return _MIKROBUS_OK;
0x0C28	0xB3C000  	MOV.B	#0, W0
;__epf_33fj256gp710a_i2c.c,43 :: 		}
;__epf_33fj256gp710a_i2c.c,42 :: 		return _MIKROBUS_OK;
;__epf_33fj256gp710a_i2c.c,43 :: 		}
L_end__i2cInit_2:
0x0C2A	0x7805CF  	POP	W11
0x0C2C	0x78054F  	POP	W10
0x0C2E	0x060000  	RETURN
; end of easypicfusion_v7_P33FJ256GP710A__i2cInit_2
_mikrobus_logInit:
;easypicfusion_v7_P33FJ256GP710A.c,283 :: 		T_mikrobus_ret mikrobus_logInit(T_log_bus port, const uint32_t baud)
;easypicfusion_v7_P33FJ256GP710A.c,285 :: 		switch( port )
0x0F6C	0x781F8A  	PUSH	W10
0x0F6E	0x781F8B  	PUSH	W11
0x0F70	0x781F8C  	PUSH	W12
0x0F72	0x370012  	BRA	L_mikrobus_logInit45
;easypicfusion_v7_P33FJ256GP710A.c,288 :: 		case _MIKROBUS1 : return _log_init1( baud );
L_mikrobus_logInit47:
0x0F74	0x78050B  	MOV	W11, W10
0x0F76	0x78058C  	MOV	W12, W11
0x0F78	0x07FE4E  	RCALL	easypicfusion_v7_P33FJ256GP710A__log_init1
0x0F7A	0x370019  	BRA	L_end_mikrobus_logInit
;easypicfusion_v7_P33FJ256GP710A.c,291 :: 		case _MIKROBUS2: return _log_init2( baud );
L_mikrobus_logInit48:
0x0F7C	0x78050B  	MOV	W11, W10
0x0F7E	0x78058C  	MOV	W12, W11
0x0F80	0x07FE5F  	RCALL	easypicfusion_v7_P33FJ256GP710A__log_init2
0x0F82	0x370015  	BRA	L_end_mikrobus_logInit
;easypicfusion_v7_P33FJ256GP710A.c,309 :: 		case _LOG_USBUART_A : return _log_initUartA( baud );
L_mikrobus_logInit49:
0x0F84	0x78050B  	MOV	W11, W10
0x0F86	0x78058C  	MOV	W12, W11
0x0F88	0x07FEC2  	RCALL	easypicfusion_v7_P33FJ256GP710A__log_initUartA
0x0F8A	0x370011  	BRA	L_end_mikrobus_logInit
;easypicfusion_v7_P33FJ256GP710A.c,312 :: 		case _LOG_USBUART_B : return _log_initUartB( baud );
L_mikrobus_logInit50:
0x0F8C	0x78050B  	MOV	W11, W10
0x0F8E	0x78058C  	MOV	W12, W11
0x0F90	0x07FEB9  	RCALL	easypicfusion_v7_P33FJ256GP710A__log_initUartB
0x0F92	0x37000D  	BRA	L_end_mikrobus_logInit
;easypicfusion_v7_P33FJ256GP710A.c,314 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_logInit51:
0x0F94	0xB3C010  	MOV.B	#1, W0
0x0F96	0x37000B  	BRA	L_end_mikrobus_logInit
;easypicfusion_v7_P33FJ256GP710A.c,315 :: 		}
L_mikrobus_logInit45:
0x0F98	0xE15460  	CP.B	W10, #0
0x0F9A	0x32FFEC  	BRA Z	L_mikrobus_logInit47
L__mikrobus_logInit155:
0x0F9C	0xE15461  	CP.B	W10, #1
0x0F9E	0x32FFEE  	BRA Z	L_mikrobus_logInit48
L__mikrobus_logInit156:
0x0FA0	0xB3C200  	MOV.B	#32, W0
0x0FA2	0xE15400  	CP.B	W10, W0
0x0FA4	0x32FFEF  	BRA Z	L_mikrobus_logInit49
L__mikrobus_logInit157:
0x0FA6	0xB3C300  	MOV.B	#48, W0
0x0FA8	0xE15400  	CP.B	W10, W0
0x0FAA	0x32FFF0  	BRA Z	L_mikrobus_logInit50
L__mikrobus_logInit158:
0x0FAC	0x37FFF3  	BRA	L_mikrobus_logInit51
;easypicfusion_v7_P33FJ256GP710A.c,317 :: 		}
L_end_mikrobus_logInit:
0x0FAE	0x78064F  	POP	W12
0x0FB0	0x7805CF  	POP	W11
0x0FB2	0x78054F  	POP	W10
0x0FB4	0x060000  	RETURN
; end of _mikrobus_logInit
easypicfusion_v7_P33FJ256GP710A__log_init1:
;__epf_33fj256gp710a_log.c,23 :: 		static T_mikrobus_ret _log_init1(uint32_t baud)
;__epf_33fj256gp710a_log.c,25 :: 		UART2_Init(baud);
0x0C16	0x07FD8A  	RCALL	_UART2_Init
;__epf_33fj256gp710a_log.c,26 :: 		logger = UART2_Write;
0x0C18	0x2082E0  	MOV	#lo_addr(_UART2_Write), W0
0x0C1A	0x884560  	MOV	W0, _logger
;__epf_33fj256gp710a_log.c,27 :: 		return 0;
0x0C1C	0xEF2000  	CLR	W0
;__epf_33fj256gp710a_log.c,28 :: 		}
L_end__log_init1:
0x0C1E	0x060000  	RETURN
; end of easypicfusion_v7_P33FJ256GP710A__log_init1
_UART2_Init:
0x072C	0xFA0008  	LNK	#8
;__Lib_UART_12_p24_p33.c,380 :: 		
;__Lib_UART_12_p24_p33.c,383 :: 		
0x072E	0x2082E0  	MOV	#lo_addr(_UART2_Write), W0
0x0730	0x884380  	MOV	W0, _UART_Wr_Ptr
;__Lib_UART_12_p24_p33.c,384 :: 		
0x0732	0x203C60  	MOV	#lo_addr(_UART2_Read), W0
0x0734	0x884390  	MOV	W0, _UART_Rd_Ptr
;__Lib_UART_12_p24_p33.c,385 :: 		
0x0736	0x2026A0  	MOV	#lo_addr(_UART2_Data_Ready), W0
0x0738	0x884320  	MOV	W0, _UART_Rdy_Ptr
;__Lib_UART_12_p24_p33.c,386 :: 		
0x073A	0x2028C0  	MOV	#lo_addr(_UART2_Tx_Idle), W0
0x073C	0x884330  	MOV	W0, _UART_Tx_Idle_Ptr
;__Lib_UART_12_p24_p33.c,391 :: 		
0x073E	0xEF2230  	CLR	U2MODE
;__Lib_UART_12_p24_p33.c,392 :: 		
0x0740	0x280000  	MOV	#32768, W0
0x0742	0xB7A232  	MOV	WREG, U2STA
;__Lib_UART_12_p24_p33.c,396 :: 		
0x0744	0xA96230  	BCLR.B	U2MODE, #3
;__Lib_UART_12_p24_p33.c,397 :: 		
0x0746	0x07FE66  	RCALL	_Get_Fosc_kHz
; tmp start address is: 4 (W2)
0x0748	0xBE0100  	MOV.D	W0, W2
;__Lib_UART_12_p24_p33.c,399 :: 		
0x074A	0x203E80  	MOV	#1000, W0
0x074C	0x200001  	MOV	#0, W1
0x074E	0x07FEE8  	RCALL	__Multiply_32x32
0x0750	0xBE0100  	MOV.D	W0, W2
;__Lib_UART_12_p24_p33.c,401 :: 		
0x0752	0x07FD89  	RCALL	_Get_Fosc_Per_Cyc
0x0754	0xDE0041  	LSR	W0, #1, W0
0x0756	0x400064  	ADD	W0, #4, W0
0x0758	0x780080  	MOV	W0, W1
0x075A	0x470060  	ADD	W14, #0, W0
0x075C	0xBE880A  	MOV.D	W10, [W0]
L__UART2_Init120:
0x075E	0xE90081  	DEC	W1, W1
0x0760	0x350003  	BRA LT	L__UART2_Init121
0x0762	0xD01810  	SL	[W0], [W0++]
0x0764	0xD29010  	RLC	[W0], [W0--]
0x0766	0x37FFFB  	BRA	L__UART2_Init120
L__UART2_Init121:
;__Lib_UART_12_p24_p33.c,403 :: 		
0x0768	0xBE9F82  	PUSH.D	W2
0x076A	0xBE9F8A  	PUSH.D	W10
0x076C	0xBE0002  	MOV.D	W2, W0
0x076E	0x90010E  	MOV	[W14+0], W2
0x0770	0x90019E  	MOV	[W14+2], W3
0x0772	0xEB0200  	CLR	W4
0x0774	0x07FD9C  	RCALL	__Modulus_32x32
0x0776	0xBE054F  	POP.D	W10
0x0778	0xBE014F  	POP.D	W2
0x077A	0x980720  	MOV	W0, [W14+4]
0x077C	0x980731  	MOV	W1, [W14+6]
;__Lib_UART_12_p24_p33.c,404 :: 		
0x077E	0xBE9F8A  	PUSH.D	W10
; tmp end address is: 4 (W2)
0x0780	0xBE0002  	MOV.D	W2, W0
0x0782	0x90010E  	MOV	[W14+0], W2
0x0784	0x90019E  	MOV	[W14+2], W3
0x0786	0xEB0200  	CLR	W4
0x0788	0x07FEA2  	RCALL	__Divide_32x32
0x078A	0xBE054F  	POP.D	W10
; tmp start address is: 6 (W3)
0x078C	0x780180  	MOV	W0, W3
0x078E	0x780201  	MOV	W1, W4
;__Lib_UART_12_p24_p33.c,406 :: 		
0x0790	0x470060  	ADD	W14, #0, W0
0x0792	0xD10150  	LSR	[++W0], W2
0x0794	0xD380C0  	RRC	[--W0], W1
0x0796	0x470064  	ADD	W14, #4, W0
0x0798	0xE10830  	CP	W1, [W0++]
0x079A	0xE19020  	CPB	W2, [W0--]
0x079C	0x310007  	BRA GEU	L__UART2_Init66
L__UART2_Init122:
;__Lib_UART_12_p24_p33.c,407 :: 		
0x079E	0x418061  	ADD	W3, #1, W0
0x07A0	0x4A00E0  	ADDC	W4, #0, W1
; tmp end address is: 6 (W3)
; tmp start address is: 10 (W5)
0x07A2	0x780280  	MOV	W0, W5
0x07A4	0x780301  	MOV	W1, W6
; tmp end address is: 10 (W5)
0x07A6	0x780105  	MOV	W5, W2
0x07A8	0x780186  	MOV	W6, W3
0x07AA	0x370002  	BRA	L_UART2_Init38
L__UART2_Init66:
;__Lib_UART_12_p24_p33.c,406 :: 		
0x07AC	0x780103  	MOV	W3, W2
0x07AE	0x780184  	MOV	W4, W3
;__Lib_UART_12_p24_p33.c,407 :: 		
L_UART2_Init38:
;__Lib_UART_12_p24_p33.c,410 :: 		
; tmp start address is: 4 (W2)
0x07B0	0x718002  	IOR	W3, W2, W0
0x07B2	0x3A0033  	BRA NZ	L__UART2_Init68
L__UART2_Init123:
; tmp end address is: 4 (W2)
;__Lib_UART_12_p24_p33.c,412 :: 		
0x07B4	0x07FE2F  	RCALL	_Get_Fosc_kHz
; tmp start address is: 4 (W2)
0x07B6	0xBE0100  	MOV.D	W0, W2
;__Lib_UART_12_p24_p33.c,414 :: 		
0x07B8	0x203E80  	MOV	#1000, W0
0x07BA	0x200001  	MOV	#0, W1
0x07BC	0x07FEB1  	RCALL	__Multiply_32x32
0x07BE	0xBE0100  	MOV.D	W0, W2
;__Lib_UART_12_p24_p33.c,416 :: 		
0x07C0	0x07FD52  	RCALL	_Get_Fosc_Per_Cyc
0x07C2	0xDE0041  	LSR	W0, #1, W0
0x07C4	0xECA000  	INC2	W0
0x07C6	0x780080  	MOV	W0, W1
0x07C8	0x470060  	ADD	W14, #0, W0
0x07CA	0xBE880A  	MOV.D	W10, [W0]
L__UART2_Init124:
0x07CC	0xE90081  	DEC	W1, W1
0x07CE	0x350003  	BRA LT	L__UART2_Init125
0x07D0	0xD01810  	SL	[W0], [W0++]
0x07D2	0xD29010  	RLC	[W0], [W0--]
0x07D4	0x37FFFB  	BRA	L__UART2_Init124
L__UART2_Init125:
;__Lib_UART_12_p24_p33.c,418 :: 		
0x07D6	0xBE9F82  	PUSH.D	W2
0x07D8	0xBE0002  	MOV.D	W2, W0
0x07DA	0x90010E  	MOV	[W14+0], W2
0x07DC	0x90019E  	MOV	[W14+2], W3
0x07DE	0xEB0200  	CLR	W4
0x07E0	0x07FD66  	RCALL	__Modulus_32x32
0x07E2	0xBE014F  	POP.D	W2
0x07E4	0x980720  	MOV	W0, [W14+4]
0x07E6	0x980731  	MOV	W1, [W14+6]
;__Lib_UART_12_p24_p33.c,419 :: 		
0x07E8	0xBE0002  	MOV.D	W2, W0
0x07EA	0x90010E  	MOV	[W14+0], W2
0x07EC	0x90019E  	MOV	[W14+2], W3
0x07EE	0xEB0200  	CLR	W4
0x07F0	0x07FE6E  	RCALL	__Divide_32x32
; tmp end address is: 4 (W2)
; tmp start address is: 6 (W3)
0x07F2	0x780180  	MOV	W0, W3
0x07F4	0x780201  	MOV	W1, W4
;__Lib_UART_12_p24_p33.c,421 :: 		
0x07F6	0x470060  	ADD	W14, #0, W0
0x07F8	0xD10150  	LSR	[++W0], W2
0x07FA	0xD380C0  	RRC	[--W0], W1
0x07FC	0x470064  	ADD	W14, #4, W0
0x07FE	0xE10830  	CP	W1, [W0++]
0x0800	0xE19020  	CPB	W2, [W0--]
0x0802	0x310007  	BRA GEU	L__UART2_Init67
L__UART2_Init126:
;__Lib_UART_12_p24_p33.c,422 :: 		
0x0804	0x418061  	ADD	W3, #1, W0
0x0806	0x4A00E0  	ADDC	W4, #0, W1
; tmp end address is: 6 (W3)
; tmp start address is: 10 (W5)
0x0808	0x780280  	MOV	W0, W5
0x080A	0x780301  	MOV	W1, W6
; tmp end address is: 10 (W5)
0x080C	0x780105  	MOV	W5, W2
0x080E	0x780186  	MOV	W6, W3
0x0810	0x370002  	BRA	L_UART2_Init40
L__UART2_Init67:
;__Lib_UART_12_p24_p33.c,421 :: 		
0x0812	0x780103  	MOV	W3, W2
0x0814	0x780184  	MOV	W4, W3
;__Lib_UART_12_p24_p33.c,422 :: 		
L_UART2_Init40:
;__Lib_UART_12_p24_p33.c,424 :: 		
; tmp start address is: 4 (W2)
0x0816	0xA86230  	BSET.B	U2MODE, #3
; tmp end address is: 4 (W2)
;__Lib_UART_12_p24_p33.c,425 :: 		
0x0818	0x370000  	BRA	L_UART2_Init39
L__UART2_Init68:
;__Lib_UART_12_p24_p33.c,410 :: 		
;__Lib_UART_12_p24_p33.c,425 :: 		
L_UART2_Init39:
;__Lib_UART_12_p24_p33.c,427 :: 		
; tmp start address is: 4 (W2)
0x081A	0x510061  	SUB	W2, #1, W0
0x081C	0x5980E0  	SUBB	W3, #0, W1
; tmp end address is: 4 (W2)
; tmp start address is: 0 (W0)
0x081E	0x8811C0  	MOV	W0, U2BRG
; tmp end address is: 0 (W0)
;__Lib_UART_12_p24_p33.c,430 :: 		
0x0820	0xA92232  	BCLR.B	U2STA, #1
;__Lib_UART_12_p24_p33.c,432 :: 		
0x0822	0xA8E231  	BSET	U2MODE, #15
;__Lib_UART_12_p24_p33.c,433 :: 		
0x0824	0xA84233  	BSET	U2STA, #10
;__Lib_UART_12_p24_p33.c,435 :: 		
0x0826	0x07FDF9  	RCALL	_Delay_100ms
0x0828	0x07FDF8  	RCALL	_Delay_100ms
;__Lib_UART_12_p24_p33.c,437 :: 		
L_end_UART2_Init:
0x082A	0xFA8000  	ULNK
0x082C	0x060000  	RETURN
; end of _UART2_Init
_Get_Fosc_Per_Cyc:
;__Lib_Delays.c,63 :: 		unsigned int Get_Fosc_Per_Cyc() {
;__Lib_Delays.c,64 :: 		return __FOSC_PER_CYC;
0x0266	0x200020  	MOV	#2, W0
;__Lib_Delays.c,65 :: 		}
L_end_Get_Fosc_Per_Cyc:
0x0268	0x060000  	RETURN
; end of _Get_Fosc_Per_Cyc
__Modulus_32x32:
0x02AE	0xFA0000  	LNK	#0
;__Lib_Math.c,162 :: 		
;__Lib_Math.c,164 :: 		
0x02B0	0x070002  	RCALL	Modulus_32x32___testsus
;__Lib_Math.c,166 :: 		
0x02B2	0x000000040302  	GOTO	the_end_Modulus_32x32
;__Lib_Math.c,171 :: 		
Modulus_32x32___testsus:
;__Lib_Math.c,172 :: 		
0x02B6	0xE20008  	CP0	W4
;__Lib_Math.c,173 :: 		
0x02B8	0x3A0002  	BRA NZ	Modulus_32x32___modsi3
;__Lib_Math.c,175 :: 		
0x02BA	0x070010  	RCALL	Modulus_32x32___umodsi3
;__Lib_Math.c,176 :: 		
0x02BC	0x060000  	RETURN
;__Lib_Math.c,178 :: 		
Modulus_32x32___modsi3:
;__Lib_Math.c,179 :: 		
0x02BE	0x781F81  	MOV	W1, [W15++]
;__Lib_Math.c,180 :: 		
0x02C0	0xE20002  	CP0	W1
;__Lib_Math.c,181 :: 		
0x02C2	0x3D0002  	BRA GE	Modulus_32x32_modtestb
;__Lib_Math.c,182 :: 		
0x02C4	0x100060  	SUBR	W0, #0, W0
;__Lib_Math.c,183 :: 		
0x02C6	0x1880E0  	SUBBR	W1, #0, W1
;__Lib_Math.c,184 :: 		
Modulus_32x32_modtestb:
;__Lib_Math.c,185 :: 		
0x02C8	0xE20006  	CP0	W3
;__Lib_Math.c,186 :: 		
0x02CA	0x3D0002  	BRA GE	Modulus_32x32_calcrem
;__Lib_Math.c,187 :: 		
0x02CC	0x110160  	SUBR	W2, #0, W2
;__Lib_Math.c,188 :: 		
0x02CE	0x1981E0  	SUBBR	W3, #0, W3
;__Lib_Math.c,189 :: 		
Modulus_32x32_calcrem:
;__Lib_Math.c,190 :: 		
0x02D0	0x070005  	RCALL	Modulus_32x32___umodsi3
;__Lib_Math.c,191 :: 		
0x02D2	0xE0004F  	CP0	[--W15]
;__Lib_Math.c,192 :: 		
0x02D4	0x3B0002  	BRA NN	Modulus_32x32_exitr
;__Lib_Math.c,193 :: 		
0x02D6	0x100060  	SUBR	W0, #0, W0
;__Lib_Math.c,194 :: 		
0x02D8	0x1880E0  	SUBBR	W1, #0, W1
;__Lib_Math.c,195 :: 		
Modulus_32x32_exitr:
;__Lib_Math.c,196 :: 		
0x02DA	0x060000  	RETURN
;__Lib_Math.c,197 :: 		
Modulus_32x32___umodsi3:
;__Lib_Math.c,198 :: 		
0x02DC	0x070002  	RCALL	Modulus_32x32___udivsi3
;__Lib_Math.c,199 :: 		
0x02DE	0xBE8004  	MOV.D	W4, W0
;__Lib_Math.c,200 :: 		
0x02E0	0x060000  	RETURN
;__Lib_Math.c,201 :: 		
Modulus_32x32___udivsi3:
;__Lib_Math.c,202 :: 		
0x02E2	0xB82260  	MUL.UU	W4, #0, W4
;__Lib_Math.c,203 :: 		
0x02E4	0x200206  	MOV	#32, W6
;__Lib_Math.c,204 :: 		
Modulus_32x32_nextbit:
;__Lib_Math.c,205 :: 		
0x02E6	0xD00000  	SL	W0, W0
;__Lib_Math.c,206 :: 		
0x02E8	0xD28081  	RLC	W1, W1
;__Lib_Math.c,207 :: 		
0x02EA	0xD28204  	RLC	W4, W4
;__Lib_Math.c,208 :: 		
0x02EC	0xD28285  	RLC	W5, W5
;__Lib_Math.c,209 :: 		
0x02EE	0xA80000  	BSET	W0, #0
;__Lib_Math.c,210 :: 		
0x02F0	0x520202  	SUB	W4, W2, W4
;__Lib_Math.c,211 :: 		
0x02F2	0x5A8283  	SUBB	W5, W3, W5
;__Lib_Math.c,212 :: 		
0x02F4	0x3B0003  	BRA NN	Modulus_32x32_iterate
;__Lib_Math.c,213 :: 		
0x02F6	0x420202  	ADD	W4, W2, W4
;__Lib_Math.c,214 :: 		
0x02F8	0x4A8283  	ADDC	W5, W3, W5
;__Lib_Math.c,215 :: 		
0x02FA	0xA10000  	BCLR	W0, #0
;__Lib_Math.c,216 :: 		
Modulus_32x32_iterate:
;__Lib_Math.c,217 :: 		
0x02FC	0xE90306  	DEC	W6, W6
;__Lib_Math.c,218 :: 		
0x02FE	0x3AFFF3  	BRA NZ	Modulus_32x32_nextbit
;__Lib_Math.c,219 :: 		
0x0300	0x060000  	RETURN
;__Lib_Math.c,222 :: 		
the_end_Modulus_32x32:
;__Lib_Math.c,225 :: 		
L_end__Modulus_32x32:
0x0302	0xFA8000  	ULNK
0x0304	0x060000  	RETURN
; end of __Modulus_32x32
easypicfusion_v7_P33FJ256GP710A__log_init2:
;__epf_33fj256gp710a_log.c,30 :: 		static T_mikrobus_ret _log_init2(uint32_t baud)
;__epf_33fj256gp710a_log.c,32 :: 		return _MIKROBUS_ERR_LOG;
0x0C40	0xB3C060  	MOV.B	#6, W0
;__epf_33fj256gp710a_log.c,33 :: 		}
L_end__log_init2:
0x0C42	0x060000  	RETURN
; end of easypicfusion_v7_P33FJ256GP710A__log_init2
easypicfusion_v7_P33FJ256GP710A__log_initUartA:
;__epf_33fj256gp710a_log.c,35 :: 		static T_mikrobus_ret _log_initUartA(uint32_t baud)
;__epf_33fj256gp710a_log.c,37 :: 		UART2_Init(baud);
0x0D0E	0x07FD0E  	RCALL	_UART2_Init
;__epf_33fj256gp710a_log.c,38 :: 		logger = UART2_Write;
0x0D10	0x2082E0  	MOV	#lo_addr(_UART2_Write), W0
0x0D12	0x884560  	MOV	W0, _logger
;__epf_33fj256gp710a_log.c,39 :: 		return 0;
0x0D14	0xEF2000  	CLR	W0
;__epf_33fj256gp710a_log.c,40 :: 		}
L_end__log_initUartA:
0x0D16	0x060000  	RETURN
; end of easypicfusion_v7_P33FJ256GP710A__log_initUartA
easypicfusion_v7_P33FJ256GP710A__log_initUartB:
;__epf_33fj256gp710a_log.c,42 :: 		static T_mikrobus_ret _log_initUartB(uint32_t baud)
;__epf_33fj256gp710a_log.c,44 :: 		UART1_Init(baud);
0x0D04	0x07FC2A  	RCALL	_UART1_Init
;__epf_33fj256gp710a_log.c,45 :: 		logger = UART1_Write;
0x0D06	0x2083C0  	MOV	#lo_addr(_UART1_Write), W0
0x0D08	0x884560  	MOV	W0, _logger
;__epf_33fj256gp710a_log.c,46 :: 		return 0;
0x0D0A	0xEF2000  	CLR	W0
;__epf_33fj256gp710a_log.c,47 :: 		}
L_end__log_initUartB:
0x0D0C	0x060000  	RETURN
; end of easypicfusion_v7_P33FJ256GP710A__log_initUartB
_UART1_Init:
0x055A	0xFA0008  	LNK	#8
;__Lib_UART_12_p24_p33.c,145 :: 		
;__Lib_UART_12_p24_p33.c,148 :: 		
0x055C	0x2083C0  	MOV	#lo_addr(_UART1_Write), W0
0x055E	0x884380  	MOV	W0, _UART_Wr_Ptr
;__Lib_UART_12_p24_p33.c,149 :: 		
0x0560	0x203460  	MOV	#lo_addr(_UART1_Read), W0
0x0562	0x884390  	MOV	W0, _UART_Rd_Ptr
;__Lib_UART_12_p24_p33.c,150 :: 		
0x0564	0x203EA0  	MOV	#lo_addr(_UART1_Data_Ready), W0
0x0566	0x884320  	MOV	W0, _UART_Rdy_Ptr
;__Lib_UART_12_p24_p33.c,151 :: 		
0x0568	0x203F40  	MOV	#lo_addr(_UART1_Tx_Idle), W0
0x056A	0x884330  	MOV	W0, _UART_Tx_Idle_Ptr
;__Lib_UART_12_p24_p33.c,156 :: 		
0x056C	0xEF2220  	CLR	U1MODE
;__Lib_UART_12_p24_p33.c,157 :: 		
0x056E	0x280000  	MOV	#32768, W0
0x0570	0xB7A222  	MOV	WREG, U1STA
;__Lib_UART_12_p24_p33.c,161 :: 		
0x0572	0xA96220  	BCLR.B	U1MODE, #3
;__Lib_UART_12_p24_p33.c,162 :: 		
0x0574	0x07FF4F  	RCALL	_Get_Fosc_kHz
; tmp start address is: 4 (W2)
0x0576	0xBE0100  	MOV.D	W0, W2
;__Lib_UART_12_p24_p33.c,164 :: 		
0x0578	0x203E80  	MOV	#1000, W0
0x057A	0x200001  	MOV	#0, W1
0x057C	0x07FFD1  	RCALL	__Multiply_32x32
0x057E	0xBE0100  	MOV.D	W0, W2
;__Lib_UART_12_p24_p33.c,166 :: 		
0x0580	0x07FE72  	RCALL	_Get_Fosc_Per_Cyc
0x0582	0xDE0041  	LSR	W0, #1, W0
0x0584	0x400064  	ADD	W0, #4, W0
0x0586	0x780080  	MOV	W0, W1
0x0588	0x470060  	ADD	W14, #0, W0
0x058A	0xBE880A  	MOV.D	W10, [W0]
L__UART1_Init83:
0x058C	0xE90081  	DEC	W1, W1
0x058E	0x350003  	BRA LT	L__UART1_Init84
0x0590	0xD01810  	SL	[W0], [W0++]
0x0592	0xD29010  	RLC	[W0], [W0--]
0x0594	0x37FFFB  	BRA	L__UART1_Init83
L__UART1_Init84:
;__Lib_UART_12_p24_p33.c,168 :: 		
0x0596	0xBE9F82  	PUSH.D	W2
0x0598	0xBE9F8A  	PUSH.D	W10
0x059A	0xBE0002  	MOV.D	W2, W0
0x059C	0x90010E  	MOV	[W14+0], W2
0x059E	0x90019E  	MOV	[W14+2], W3
0x05A0	0xEB0200  	CLR	W4
0x05A2	0x07FE85  	RCALL	__Modulus_32x32
0x05A4	0xBE054F  	POP.D	W10
0x05A6	0xBE014F  	POP.D	W2
0x05A8	0x980720  	MOV	W0, [W14+4]
0x05AA	0x980731  	MOV	W1, [W14+6]
;__Lib_UART_12_p24_p33.c,169 :: 		
0x05AC	0xBE9F8A  	PUSH.D	W10
; tmp end address is: 4 (W2)
0x05AE	0xBE0002  	MOV.D	W2, W0
0x05B0	0x90010E  	MOV	[W14+0], W2
0x05B2	0x90019E  	MOV	[W14+2], W3
0x05B4	0xEB0200  	CLR	W4
0x05B6	0x07FF8B  	RCALL	__Divide_32x32
0x05B8	0xBE054F  	POP.D	W10
; tmp start address is: 6 (W3)
0x05BA	0x780180  	MOV	W0, W3
0x05BC	0x780201  	MOV	W1, W4
;__Lib_UART_12_p24_p33.c,171 :: 		
0x05BE	0x470060  	ADD	W14, #0, W0
0x05C0	0xD10150  	LSR	[++W0], W2
0x05C2	0xD380C0  	RRC	[--W0], W1
0x05C4	0x470064  	ADD	W14, #4, W0
0x05C6	0xE10830  	CP	W1, [W0++]
0x05C8	0xE19020  	CPB	W2, [W0--]
0x05CA	0x310007  	BRA GEU	L__UART1_Init62
L__UART1_Init85:
;__Lib_UART_12_p24_p33.c,172 :: 		
0x05CC	0x418061  	ADD	W3, #1, W0
0x05CE	0x4A00E0  	ADDC	W4, #0, W1
; tmp end address is: 6 (W3)
; tmp start address is: 10 (W5)
0x05D0	0x780280  	MOV	W0, W5
0x05D2	0x780301  	MOV	W1, W6
; tmp end address is: 10 (W5)
0x05D4	0x780105  	MOV	W5, W2
0x05D6	0x780186  	MOV	W6, W3
0x05D8	0x370002  	BRA	L_UART1_Init13
L__UART1_Init62:
;__Lib_UART_12_p24_p33.c,171 :: 		
0x05DA	0x780103  	MOV	W3, W2
0x05DC	0x780184  	MOV	W4, W3
;__Lib_UART_12_p24_p33.c,172 :: 		
L_UART1_Init13:
;__Lib_UART_12_p24_p33.c,175 :: 		
; tmp start address is: 4 (W2)
0x05DE	0x718002  	IOR	W3, W2, W0
0x05E0	0x3A0033  	BRA NZ	L__UART1_Init64
L__UART1_Init86:
; tmp end address is: 4 (W2)
;__Lib_UART_12_p24_p33.c,177 :: 		
0x05E2	0x07FF18  	RCALL	_Get_Fosc_kHz
; tmp start address is: 4 (W2)
0x05E4	0xBE0100  	MOV.D	W0, W2
;__Lib_UART_12_p24_p33.c,179 :: 		
0x05E6	0x203E80  	MOV	#1000, W0
0x05E8	0x200001  	MOV	#0, W1
0x05EA	0x07FF9A  	RCALL	__Multiply_32x32
0x05EC	0xBE0100  	MOV.D	W0, W2
;__Lib_UART_12_p24_p33.c,181 :: 		
0x05EE	0x07FE3B  	RCALL	_Get_Fosc_Per_Cyc
0x05F0	0xDE0041  	LSR	W0, #1, W0
0x05F2	0xECA000  	INC2	W0
0x05F4	0x780080  	MOV	W0, W1
0x05F6	0x470060  	ADD	W14, #0, W0
0x05F8	0xBE880A  	MOV.D	W10, [W0]
L__UART1_Init87:
0x05FA	0xE90081  	DEC	W1, W1
0x05FC	0x350003  	BRA LT	L__UART1_Init88
0x05FE	0xD01810  	SL	[W0], [W0++]
0x0600	0xD29010  	RLC	[W0], [W0--]
0x0602	0x37FFFB  	BRA	L__UART1_Init87
L__UART1_Init88:
;__Lib_UART_12_p24_p33.c,183 :: 		
0x0604	0xBE9F82  	PUSH.D	W2
0x0606	0xBE0002  	MOV.D	W2, W0
0x0608	0x90010E  	MOV	[W14+0], W2
0x060A	0x90019E  	MOV	[W14+2], W3
0x060C	0xEB0200  	CLR	W4
0x060E	0x07FE4F  	RCALL	__Modulus_32x32
0x0610	0xBE014F  	POP.D	W2
0x0612	0x980720  	MOV	W0, [W14+4]
0x0614	0x980731  	MOV	W1, [W14+6]
;__Lib_UART_12_p24_p33.c,184 :: 		
0x0616	0xBE0002  	MOV.D	W2, W0
0x0618	0x90010E  	MOV	[W14+0], W2
0x061A	0x90019E  	MOV	[W14+2], W3
0x061C	0xEB0200  	CLR	W4
0x061E	0x07FF57  	RCALL	__Divide_32x32
; tmp end address is: 4 (W2)
; tmp start address is: 6 (W3)
0x0620	0x780180  	MOV	W0, W3
0x0622	0x780201  	MOV	W1, W4
;__Lib_UART_12_p24_p33.c,186 :: 		
0x0624	0x470060  	ADD	W14, #0, W0
0x0626	0xD10150  	LSR	[++W0], W2
0x0628	0xD380C0  	RRC	[--W0], W1
0x062A	0x470064  	ADD	W14, #4, W0
0x062C	0xE10830  	CP	W1, [W0++]
0x062E	0xE19020  	CPB	W2, [W0--]
0x0630	0x310007  	BRA GEU	L__UART1_Init63
L__UART1_Init89:
;__Lib_UART_12_p24_p33.c,187 :: 		
0x0632	0x418061  	ADD	W3, #1, W0
0x0634	0x4A00E0  	ADDC	W4, #0, W1
; tmp end address is: 6 (W3)
; tmp start address is: 10 (W5)
0x0636	0x780280  	MOV	W0, W5
0x0638	0x780301  	MOV	W1, W6
; tmp end address is: 10 (W5)
0x063A	0x780105  	MOV	W5, W2
0x063C	0x780186  	MOV	W6, W3
0x063E	0x370002  	BRA	L_UART1_Init15
L__UART1_Init63:
;__Lib_UART_12_p24_p33.c,186 :: 		
0x0640	0x780103  	MOV	W3, W2
0x0642	0x780184  	MOV	W4, W3
;__Lib_UART_12_p24_p33.c,187 :: 		
L_UART1_Init15:
;__Lib_UART_12_p24_p33.c,189 :: 		
; tmp start address is: 4 (W2)
0x0644	0xA86220  	BSET.B	U1MODE, #3
; tmp end address is: 4 (W2)
;__Lib_UART_12_p24_p33.c,190 :: 		
0x0646	0x370000  	BRA	L_UART1_Init14
L__UART1_Init64:
;__Lib_UART_12_p24_p33.c,175 :: 		
;__Lib_UART_12_p24_p33.c,190 :: 		
L_UART1_Init14:
;__Lib_UART_12_p24_p33.c,192 :: 		
; tmp start address is: 4 (W2)
0x0648	0x510061  	SUB	W2, #1, W0
0x064A	0x5980E0  	SUBB	W3, #0, W1
; tmp end address is: 4 (W2)
; tmp start address is: 0 (W0)
0x064C	0x881140  	MOV	W0, U1BRG
; tmp end address is: 0 (W0)
;__Lib_UART_12_p24_p33.c,195 :: 		
0x064E	0xA92222  	BCLR.B	U1STA, #1
;__Lib_UART_12_p24_p33.c,197 :: 		
0x0650	0xA8E221  	BSET	U1MODE, #15
;__Lib_UART_12_p24_p33.c,198 :: 		
0x0652	0xA84223  	BSET	U1STA, #10
;__Lib_UART_12_p24_p33.c,200 :: 		
0x0654	0x07FEE2  	RCALL	_Delay_100ms
0x0656	0x07FEE1  	RCALL	_Delay_100ms
;__Lib_UART_12_p24_p33.c,202 :: 		
L_end_UART1_Init:
0x0658	0xFA8000  	ULNK
0x065A	0x060000  	RETURN
; end of _UART1_Init
_mikrobus_logWrite:
0x0EA0	0xFA0002  	LNK	#2
;easypicfusion_v7_P33FJ256GP710A.c,319 :: 		T_mikrobus_ret mikrobus_logWrite(uint8_t* data_, T_log_format format)
;easypicfusion_v7_P33FJ256GP710A.c,321 :: 		uint8_t *ptr = data_;
0x0EA2	0x781F8A  	PUSH	W10
; ptr start address is: 2 (W1)
0x0EA4	0x78008A  	MOV	W10, W1
;easypicfusion_v7_P33FJ256GP710A.c,322 :: 		uint8_t row = 13;
0x0EA6	0x2000D0  	MOV	#13, W0
0x0EA8	0x984700  	MOV.B	W0, [W14+0]
0x0EAA	0x2000A0  	MOV	#10, W0
0x0EAC	0x984710  	MOV.B	W0, [W14+1]
;easypicfusion_v7_P33FJ256GP710A.c,323 :: 		uint8_t line = 10;
;easypicfusion_v7_P33FJ256GP710A.c,324 :: 		switch( format )
0x0EAE	0x370025  	BRA	L_mikrobus_logWrite52
;easypicfusion_v7_P33FJ256GP710A.c,326 :: 		case _LOG_BYTE :
L_mikrobus_logWrite54:
;easypicfusion_v7_P33FJ256GP710A.c,327 :: 		_log_write( ptr );
0x0EB0	0x780501  	MOV	W1, W10
; ptr end address is: 2 (W1)
0x0EB2	0x07FE90  	RCALL	easypicfusion_v7_P33FJ256GP710A__log_write
;easypicfusion_v7_P33FJ256GP710A.c,328 :: 		break;
0x0EB4	0x370029  	BRA	L_mikrobus_logWrite53
;easypicfusion_v7_P33FJ256GP710A.c,329 :: 		case _LOG_TEXT :
L_mikrobus_logWrite55:
;easypicfusion_v7_P33FJ256GP710A.c,330 :: 		while( *ptr )
; ptr start address is: 2 (W1)
0x0EB6	0x780001  	MOV	W1, W0
L_mikrobus_logWrite56:
; ptr end address is: 2 (W1)
; ptr start address is: 0 (W0)
0x0EB8	0xE00410  	CP0.B	[W0]
0x0EBA	0x320008  	BRA Z	L_mikrobus_logWrite57
L__mikrobus_logWrite160:
;easypicfusion_v7_P33FJ256GP710A.c,332 :: 		_log_write( ptr );
0x0EBC	0x781F80  	PUSH	W0
0x0EBE	0xBE9F8A  	PUSH.D	W10
0x0EC0	0x780500  	MOV	W0, W10
0x0EC2	0x07FE88  	RCALL	easypicfusion_v7_P33FJ256GP710A__log_write
0x0EC4	0xBE054F  	POP.D	W10
0x0EC6	0x78004F  	POP	W0
;easypicfusion_v7_P33FJ256GP710A.c,333 :: 		ptr++;
0x0EC8	0xEC2000  	INC	W0
;easypicfusion_v7_P33FJ256GP710A.c,334 :: 		}
; ptr end address is: 0 (W0)
0x0ECA	0x37FFF6  	BRA	L_mikrobus_logWrite56
L_mikrobus_logWrite57:
;easypicfusion_v7_P33FJ256GP710A.c,335 :: 		break;
0x0ECC	0x37001D  	BRA	L_mikrobus_logWrite53
;easypicfusion_v7_P33FJ256GP710A.c,336 :: 		case _LOG_LINE :
L_mikrobus_logWrite58:
;easypicfusion_v7_P33FJ256GP710A.c,337 :: 		while( *ptr )
; ptr start address is: 2 (W1)
0x0ECE	0x780001  	MOV	W1, W0
L_mikrobus_logWrite59:
; ptr end address is: 2 (W1)
; ptr start address is: 0 (W0)
0x0ED0	0xE00410  	CP0.B	[W0]
0x0ED2	0x320008  	BRA Z	L_mikrobus_logWrite60
L__mikrobus_logWrite161:
;easypicfusion_v7_P33FJ256GP710A.c,339 :: 		_log_write( ptr );
0x0ED4	0x781F80  	PUSH	W0
0x0ED6	0xBE9F8A  	PUSH.D	W10
0x0ED8	0x780500  	MOV	W0, W10
0x0EDA	0x07FE7C  	RCALL	easypicfusion_v7_P33FJ256GP710A__log_write
0x0EDC	0xBE054F  	POP.D	W10
0x0EDE	0x78004F  	POP	W0
;easypicfusion_v7_P33FJ256GP710A.c,340 :: 		ptr++;
0x0EE0	0xEC2000  	INC	W0
;easypicfusion_v7_P33FJ256GP710A.c,341 :: 		}
; ptr end address is: 0 (W0)
0x0EE2	0x37FFF6  	BRA	L_mikrobus_logWrite59
L_mikrobus_logWrite60:
;easypicfusion_v7_P33FJ256GP710A.c,342 :: 		_log_write( &row );
0x0EE4	0x470060  	ADD	W14, #0, W0
0x0EE6	0xBE9F8A  	PUSH.D	W10
0x0EE8	0x780500  	MOV	W0, W10
0x0EEA	0x07FE74  	RCALL	easypicfusion_v7_P33FJ256GP710A__log_write
;easypicfusion_v7_P33FJ256GP710A.c,343 :: 		_log_write( &line );
0x0EEC	0x470061  	ADD	W14, #1, W0
0x0EEE	0x780500  	MOV	W0, W10
0x0EF0	0x07FE71  	RCALL	easypicfusion_v7_P33FJ256GP710A__log_write
0x0EF2	0xBE054F  	POP.D	W10
;easypicfusion_v7_P33FJ256GP710A.c,344 :: 		break;
0x0EF4	0x370009  	BRA	L_mikrobus_logWrite53
;easypicfusion_v7_P33FJ256GP710A.c,345 :: 		default :
L_mikrobus_logWrite61:
;easypicfusion_v7_P33FJ256GP710A.c,346 :: 		return _MIKROBUS_ERR_LOG;
0x0EF6	0xB3C060  	MOV.B	#6, W0
0x0EF8	0x370007  	BRA	L_end_mikrobus_logWrite
;easypicfusion_v7_P33FJ256GP710A.c,347 :: 		}
L_mikrobus_logWrite52:
; ptr start address is: 2 (W1)
0x0EFA	0xE15C60  	CP.B	W11, #0
0x0EFC	0x32FFD9  	BRA Z	L_mikrobus_logWrite54
L__mikrobus_logWrite162:
0x0EFE	0xE15C61  	CP.B	W11, #1
0x0F00	0x32FFDA  	BRA Z	L_mikrobus_logWrite55
L__mikrobus_logWrite163:
0x0F02	0xE15C62  	CP.B	W11, #2
0x0F04	0x32FFE4  	BRA Z	L_mikrobus_logWrite58
L__mikrobus_logWrite164:
; ptr end address is: 2 (W1)
0x0F06	0x37FFF7  	BRA	L_mikrobus_logWrite61
L_mikrobus_logWrite53:
;easypicfusion_v7_P33FJ256GP710A.c,348 :: 		}
L_end_mikrobus_logWrite:
0x0F08	0x78054F  	POP	W10
0x0F0A	0xFA8000  	ULNK
0x0F0C	0x060000  	RETURN
; end of _mikrobus_logWrite
easypicfusion_v7_P33FJ256GP710A__log_write:
;__epf_33fj256gp710a_log.c,17 :: 		static T_mikrobus_ret _log_write(uint8_t *data_)
;__epf_33fj256gp710a_log.c,19 :: 		logger( *data_ );
0x0BD4	0x781F8A  	PUSH	W10
0x0BD6	0xFB851A  	ZE	[W10], W10
0x0BD8	0x804560  	MOV	_logger, W0
0x0BDA	0x010000  	CALL	W0
;__epf_33fj256gp710a_log.c,20 :: 		return 0;
0x0BDC	0xEF2000  	CLR	W0
;__epf_33fj256gp710a_log.c,21 :: 		}
;__epf_33fj256gp710a_log.c,20 :: 		return 0;
;__epf_33fj256gp710a_log.c,21 :: 		}
L_end__log_write:
0x0BDE	0x78054F  	POP	W10
0x0BE0	0x060000  	RETURN
; end of easypicfusion_v7_P33FJ256GP710A__log_write
_SPI1_Write:
0x08C0	0xFA0000  	LNK	#0
;__Lib_SPI_12.c,111 :: 		
;__Lib_SPI_12.c,112 :: 		
0x08C2	0x07FCD8  	RCALL	_SPI1_Read
;__Lib_SPI_12.c,119 :: 		
L_end_SPI1_Write:
0x08C4	0xFA8000  	ULNK
0x08C6	0x060000  	RETURN
; end of _SPI1_Write
_SPI1_Read:
0x0274	0xFA0000  	LNK	#0
;__Lib_SPI_12.c,99 :: 		
;__Lib_SPI_12.c,101 :: 		
0x0276	0xA9C240  	BCLR.B	SPI1STAT, #6
;__Lib_SPI_12.c,103 :: 		
L_SPI1_Read0:
0x0278	0xAE2240  	BTSS	SPI1STAT, #1
0x027A	0x370001  	BRA	L_SPI1_Read1
0x027C	0x37FFFD  	BRA	L_SPI1_Read0
L_SPI1_Read1:
;__Lib_SPI_12.c,104 :: 		
0x027E	0x88124A  	MOV	W10, SPI1BUF
;__Lib_SPI_12.c,105 :: 		
L_SPI1_Read2:
0x0280	0xAF0240  	BTSC	SPI1STAT, #0
0x0282	0x370001  	BRA	L_SPI1_Read3
0x0284	0x37FFFD  	BRA	L_SPI1_Read2
L_SPI1_Read3:
;__Lib_SPI_12.c,107 :: 		
0x0286	0xBF8248  	MOV	SPI1BUF, WREG
;__Lib_SPI_12.c,109 :: 		
L_end_SPI1_Read:
0x0288	0xFA8000  	ULNK
0x028A	0x060000  	RETURN
; end of _SPI1_Read
_SPI2_Write:
0x084A	0xFA0000  	LNK	#0
;__Lib_SPI_12.c,175 :: 		
;__Lib_SPI_12.c,176 :: 		
0x084C	0x07FDC2  	RCALL	_SPI2_Read
;__Lib_SPI_12.c,183 :: 		
L_end_SPI2_Write:
0x084E	0xFA8000  	ULNK
0x0850	0x060000  	RETURN
; end of _SPI2_Write
_SPI2_Read:
0x03D2	0xFA0000  	LNK	#0
;__Lib_SPI_12.c,163 :: 		
;__Lib_SPI_12.c,165 :: 		
0x03D4	0xA9C260  	BCLR.B	SPI2STAT, #6
;__Lib_SPI_12.c,167 :: 		
L_SPI2_Read4:
0x03D6	0xAE2260  	BTSS	SPI2STAT, #1
0x03D8	0x370001  	BRA	L_SPI2_Read5
0x03DA	0x37FFFD  	BRA	L_SPI2_Read4
L_SPI2_Read5:
;__Lib_SPI_12.c,168 :: 		
0x03DC	0x88134A  	MOV	W10, SPI2BUF
;__Lib_SPI_12.c,169 :: 		
L_SPI2_Read6:
0x03DE	0xAF0260  	BTSC	SPI2STAT, #0
0x03E0	0x370001  	BRA	L_SPI2_Read7
0x03E2	0x37FFFD  	BRA	L_SPI2_Read6
L_SPI2_Read7:
;__Lib_SPI_12.c,171 :: 		
0x03E4	0xBF8268  	MOV	SPI2BUF, WREG
;__Lib_SPI_12.c,173 :: 		
L_end_SPI2_Read:
0x03E6	0xFA8000  	ULNK
0x03E8	0x060000  	RETURN
; end of _SPI2_Read
_UART1_Write:
0x083C	0xFA0000  	LNK	#0
;__Lib_UART_12_p24_p33.c,70 :: 		
;__Lib_UART_12_p24_p33.c,71 :: 		
L_UART1_Write0:
0x083E	0xAF0223  	BTSC	U1STA, #8
0x0840	0x370001  	BRA	L_UART1_Write1
0x0842	0x37FFFD  	BRA	L_UART1_Write0
L_UART1_Write1:
;__Lib_UART_12_p24_p33.c,72 :: 		
0x0844	0x88112A  	MOV	W10, U1TXREG
;__Lib_UART_12_p24_p33.c,73 :: 		
L_end_UART1_Write:
0x0846	0xFA8000  	ULNK
0x0848	0x060000  	RETURN
; end of _UART1_Write
_UART2_Write:
0x082E	0xFA0000  	LNK	#0
;__Lib_UART_12_p24_p33.c,305 :: 		
;__Lib_UART_12_p24_p33.c,306 :: 		
L_UART2_Write25:
0x0830	0xAF0233  	BTSC	U2STA, #8
0x0832	0x370001  	BRA	L_UART2_Write26
0x0834	0x37FFFD  	BRA	L_UART2_Write25
L_UART2_Write26:
;__Lib_UART_12_p24_p33.c,307 :: 		
0x0836	0x8811AA  	MOV	W10, U2TXREG
;__Lib_UART_12_p24_p33.c,308 :: 		
L_end_UART2_Write:
0x0838	0xFA8000  	ULNK
0x083A	0x060000  	RETURN
; end of _UART2_Write
_applicationInit:
;Click_3D_Hall_3_DSPIC.c,48 :: 		void applicationInit( )
;Click_3D_Hall_3_DSPIC.c,50 :: 		c3dhall3_i2cDriverInit( (T_C3DHALL3_P)&_MIKROBUS1_GPIO, (T_C3DHALL3_P)&_MIKROBUS1_I2C, 0x1E );
0x104E	0x781F8A  	PUSH	W10
0x1050	0x781F8B  	PUSH	W11
0x1052	0x781F8C  	PUSH	W12
0x1054	0xB3C1EC  	MOV.B	#30, W12
0x1056	0x2807AB  	MOV	#lo_addr(__MIKROBUS1_I2C), W11
0x1058	0x2804AA  	MOV	#lo_addr(__MIKROBUS1_GPIO), W10
0x105A	0x07FF59  	RCALL	_c3dhall3_i2cDriverInit
;Click_3D_Hall_3_DSPIC.c,52 :: 		Delay_ms(500);
0x105C	0x2000B8  	MOV	#11, W8
0x105E	0x22C2D7  	MOV	#11309, W7
L_applicationInit2:
0x1060	0xED200E  	DEC	W7
0x1062	0x3AFFFE  	BRA NZ	L_applicationInit2
0x1064	0xED2010  	DEC	W8
0x1066	0x3AFFFC  	BRA NZ	L_applicationInit2
;Click_3D_Hall_3_DSPIC.c,54 :: 		c3dhall3_initilaziation( );
0x1068	0x07FF62  	RCALL	_c3dhall3_initilaziation
;Click_3D_Hall_3_DSPIC.c,56 :: 		mikrobus_logWrite( "... application init done ...  ", _LOG_LINE );
0x106A	0xB3C02B  	MOV.B	#2, W11
0x106C	0x20821A  	MOV	#lo_addr(?lstr2_Click_3D_Hall_3_DSPIC), W10
0x106E	0x07FF18  	RCALL	_mikrobus_logWrite
;Click_3D_Hall_3_DSPIC.c,57 :: 		}
L_end_applicationInit:
0x1070	0x78064F  	POP	W12
0x1072	0x7805CF  	POP	W11
0x1074	0x78054F  	POP	W10
0x1076	0x060000  	RETURN
; end of _applicationInit
_c3dhall3_i2cDriverInit:
;__c3dhall3_Driver.c,99 :: 		void c3dhall3_i2cDriverInit(T_C3DHALL3_P gpioObj, T_C3DHALL3_P i2cObj, uint8_t slave)
;__c3dhall3_Driver.c,101 :: 		_slaveAddress = slave;
0x0F0E	0x781F8A  	PUSH	W10
0x0F10	0x2085E0  	MOV	#lo_addr(__c3dhall3_Driver__slaveAddress), W0
0x0F12	0x78480C  	MOV.B	W12, [W0]
;__c3dhall3_Driver.c,102 :: 		hal_i2cMap( (T_HAL_P)i2cObj );
0x0F14	0x781F8A  	PUSH	W10
0x0F16	0x78050B  	MOV	W11, W10
0x0F18	0x07FDEE  	RCALL	__c3dhall3_Driver_hal_i2cMap
0x0F1A	0x78054F  	POP	W10
;__c3dhall3_Driver.c,103 :: 		hal_gpioMap( (T_HAL_P)gpioObj );
0x0F1C	0x07FE62  	RCALL	__c3dhall3_Driver_hal_gpioMap
;__c3dhall3_Driver.c,105 :: 		c3dhall3_communicationType = 1;
0x0F1E	0x208491  	MOV	#lo_addr(__c3dhall3_Driver_c3dhall3_communicationType), W1
0x0F20	0xB3C010  	MOV.B	#1, W0
0x0F22	0x784880  	MOV.B	W0, [W1]
;__c3dhall3_Driver.c,107 :: 		hal_gpio_csSet(1);
0x0F24	0xB3C01A  	MOV.B	#1, W10
0x0F26	0x804290  	MOV	__c3dhall3_Driver_hal_gpio_csSet, W0
0x0F28	0x010000  	CALL	W0
;__c3dhall3_Driver.c,111 :: 		}
L_end_c3dhall3_i2cDriverInit:
0x0F2A	0x78054F  	POP	W10
0x0F2C	0x060000  	RETURN
; end of _c3dhall3_i2cDriverInit
__c3dhall3_Driver_hal_i2cMap:
;__hal_dspic.c,93 :: 		static void hal_i2cMap(T_HAL_P i2cObj)
;__hal_dspic.c,97 :: 		fp_i2cStart    = tmp->i2cStart;
0x0AF6	0x78001A  	MOV	[W10], W0
0x0AF8	0x8842A0  	MOV	W0, __c3dhall3_Driver_fp_i2cStart
;__hal_dspic.c,98 :: 		fp_i2cStop     = tmp->i2cStop;
0x0AFA	0x4500E2  	ADD	W10, #2, W1
0x0AFC	0x780011  	MOV	[W1], W0
0x0AFE	0x8842D0  	MOV	W0, __c3dhall3_Driver_fp_i2cStop
;__hal_dspic.c,99 :: 		fp_i2cRestart  = tmp->i2cRestart;
0x0B00	0x4500E4  	ADD	W10, #4, W1
0x0B02	0x780011  	MOV	[W1], W0
0x0B04	0x8842E0  	MOV	W0, __c3dhall3_Driver_fp_i2cRestart
;__hal_dspic.c,100 :: 		fp_i2cWrite    = tmp->i2cWrite;
0x0B06	0x4500E6  	ADD	W10, #6, W1
0x0B08	0x780011  	MOV	[W1], W0
0x0B0A	0x884310  	MOV	W0, __c3dhall3_Driver_fp_i2cWrite
;__hal_dspic.c,101 :: 		fp_i2cRead     = tmp->i2cRead;
0x0B0C	0x4500E8  	ADD	W10, #8, W1
0x0B0E	0x780011  	MOV	[W1], W0
0x0B10	0x8842C0  	MOV	W0, __c3dhall3_Driver_fp_i2cRead
;__hal_dspic.c,102 :: 		}
L_end_hal_i2cMap:
0x0B12	0x060000  	RETURN
; end of __c3dhall3_Driver_hal_i2cMap
__c3dhall3_Driver_hal_gpioMap:
;__c3dhall3_hal.c,321 :: 		static void hal_gpioMap(T_HAL_P gpioObj)
;__c3dhall3_hal.c,347 :: 		hal_gpio_intGet = tmp->gpioGet[ __INT_PIN_INPUT__ ];
0x0BE2	0x450078  	ADD	W10, #24, W0
0x0BE4	0x40006E  	ADD	W0, #14, W0
0x0BE6	0x780010  	MOV	[W0], W0
0x0BE8	0x884250  	MOV	W0, __c3dhall3_Driver_hal_gpio_intGet
;__c3dhall3_hal.c,365 :: 		hal_gpio_csSet = tmp->gpioSet[ __CS_PIN_OUTPUT__ ];
0x0BEA	0x450064  	ADD	W10, #4, W0
0x0BEC	0x780010  	MOV	[W0], W0
0x0BEE	0x884290  	MOV	W0, __c3dhall3_Driver_hal_gpio_csSet
;__c3dhall3_hal.c,368 :: 		hal_gpio_rstSet = tmp->gpioSet[ __RST_PIN_OUTPUT__ ];
0x0BF0	0x450062  	ADD	W10, #2, W0
0x0BF2	0x780010  	MOV	[W0], W0
0x0BF4	0x884280  	MOV	W0, __c3dhall3_Driver_hal_gpio_rstSet
;__c3dhall3_hal.c,397 :: 		}
L_end_hal_gpioMap:
0x0BF6	0x060000  	RETURN
; end of __c3dhall3_Driver_hal_gpioMap
easypicfusion_v7_P33FJ256GP710A__setAN_1:
;__epf_33fj256gp710a_gpio.c,43 :: 		static void _setAN_1  (uint8_t value)         { LATB8_bit = value; }
0x0C0C	0xAE0014  	BTSS	W10, #0
0x0C0E	0xA902CB  	BCLR	LATB8_bit, BitPos(LATB8_bit+0)
0x0C10	0xAF0014  	BTSC	W10, #0
0x0C12	0xA802CB  	BSET	LATB8_bit, BitPos(LATB8_bit+0)
L_end__setAN_1:
0x0C14	0x060000  	RETURN
; end of easypicfusion_v7_P33FJ256GP710A__setAN_1
easypicfusion_v7_P33FJ256GP710A__setRST_1:
;__epf_33fj256gp710a_gpio.c,44 :: 		static void _setRST_1 (uint8_t value)         { LATC1_bit = value; }
0x0C02	0xAE0014  	BTSS	W10, #0
0x0C04	0xA922D0  	BCLR	LATC1_bit, BitPos(LATC1_bit+0)
0x0C06	0xAF0014  	BTSC	W10, #0
0x0C08	0xA822D0  	BSET	LATC1_bit, BitPos(LATC1_bit+0)
L_end__setRST_1:
0x0C0A	0x060000  	RETURN
; end of easypicfusion_v7_P33FJ256GP710A__setRST_1
easypicfusion_v7_P33FJ256GP710A__setCS_1:
;__epf_33fj256gp710a_gpio.c,45 :: 		static void _setCS_1  (uint8_t value)         { LATC2_bit = value; }
0x0BF8	0xAE0014  	BTSS	W10, #0
0x0BFA	0xA942D0  	BCLR	LATC2_bit, BitPos(LATC2_bit+0)
0x0BFC	0xAF0014  	BTSC	W10, #0
0x0BFE	0xA842D0  	BSET	LATC2_bit, BitPos(LATC2_bit+0)
L_end__setCS_1:
0x0C00	0x060000  	RETURN
; end of easypicfusion_v7_P33FJ256GP710A__setCS_1
easypicfusion_v7_P33FJ256GP710A__setSCK_1:
;__epf_33fj256gp710a_gpio.c,46 :: 		static void _setSCK_1 (uint8_t value)         { LATF6_bit = value; }
0x0D7C	0xAE0014  	BTSS	W10, #0
0x0D7E	0xA9C2E2  	BCLR	LATF6_bit, BitPos(LATF6_bit+0)
0x0D80	0xAF0014  	BTSC	W10, #0
0x0D82	0xA8C2E2  	BSET	LATF6_bit, BitPos(LATF6_bit+0)
L_end__setSCK_1:
0x0D84	0x060000  	RETURN
; end of easypicfusion_v7_P33FJ256GP710A__setSCK_1
easypicfusion_v7_P33FJ256GP710A__setMISO_1:
;__epf_33fj256gp710a_gpio.c,47 :: 		static void _setMISO_1(uint8_t value)         { LATF7_bit = value; }
0x0D72	0xAE0014  	BTSS	W10, #0
0x0D74	0xA9E2E2  	BCLR	LATF7_bit, BitPos(LATF7_bit+0)
0x0D76	0xAF0014  	BTSC	W10, #0
0x0D78	0xA8E2E2  	BSET	LATF7_bit, BitPos(LATF7_bit+0)
L_end__setMISO_1:
0x0D7A	0x060000  	RETURN
; end of easypicfusion_v7_P33FJ256GP710A__setMISO_1
easypicfusion_v7_P33FJ256GP710A__setMOSI_1:
;__epf_33fj256gp710a_gpio.c,48 :: 		static void _setMOSI_1(uint8_t value)         { LATF8_bit = value; }
0x0D68	0xAE0014  	BTSS	W10, #0
0x0D6A	0xA902E3  	BCLR	LATF8_bit, BitPos(LATF8_bit+0)
0x0D6C	0xAF0014  	BTSC	W10, #0
0x0D6E	0xA802E3  	BSET	LATF8_bit, BitPos(LATF8_bit+0)
L_end__setMOSI_1:
0x0D70	0x060000  	RETURN
; end of easypicfusion_v7_P33FJ256GP710A__setMOSI_1
easypicfusion_v7_P33FJ256GP710A__setPWM_1:
;__epf_33fj256gp710a_gpio.c,49 :: 		static void _setPWM_1 (uint8_t value)         { LATD0_bit = value; }
0x0D86	0xAE0014  	BTSS	W10, #0
0x0D88	0xA902D6  	BCLR	LATD0_bit, BitPos(LATD0_bit+0)
0x0D8A	0xAF0014  	BTSC	W10, #0
0x0D8C	0xA802D6  	BSET	LATD0_bit, BitPos(LATD0_bit+0)
L_end__setPWM_1:
0x0D8E	0x060000  	RETURN
; end of easypicfusion_v7_P33FJ256GP710A__setPWM_1
easypicfusion_v7_P33FJ256GP710A__setINT_1:
;__epf_33fj256gp710a_gpio.c,50 :: 		static void _setINT_1 (uint8_t value)         { LATA12_bit = value;}
0x0D90	0xAE0014  	BTSS	W10, #0
0x0D92	0xA982C5  	BCLR	LATA12_bit, BitPos(LATA12_bit+0)
0x0D94	0xAF0014  	BTSC	W10, #0
0x0D96	0xA882C5  	BSET	LATA12_bit, BitPos(LATA12_bit+0)
L_end__setINT_1:
0x0D98	0x060000  	RETURN
; end of easypicfusion_v7_P33FJ256GP710A__setINT_1
easypicfusion_v7_P33FJ256GP710A__setRX_1:
;__epf_33fj256gp710a_gpio.c,51 :: 		static void _setRX_1  (uint8_t value)         { LATF4_bit = value; }
0x0D5E	0xAE0014  	BTSS	W10, #0
0x0D60	0xA982E2  	BCLR	LATF4_bit, BitPos(LATF4_bit+0)
0x0D62	0xAF0014  	BTSC	W10, #0
0x0D64	0xA882E2  	BSET	LATF4_bit, BitPos(LATF4_bit+0)
L_end__setRX_1:
0x0D66	0x060000  	RETURN
; end of easypicfusion_v7_P33FJ256GP710A__setRX_1
easypicfusion_v7_P33FJ256GP710A__setTX_1:
;__epf_33fj256gp710a_gpio.c,52 :: 		static void _setTX_1  (uint8_t value)         { LATF5_bit = value; }
0x0D2C	0xAE0014  	BTSS	W10, #0
0x0D2E	0xA9A2E2  	BCLR	LATF5_bit, BitPos(LATF5_bit+0)
0x0D30	0xAF0014  	BTSC	W10, #0
0x0D32	0xA8A2E2  	BSET	LATF5_bit, BitPos(LATF5_bit+0)
L_end__setTX_1:
0x0D34	0x060000  	RETURN
; end of easypicfusion_v7_P33FJ256GP710A__setTX_1
easypicfusion_v7_P33FJ256GP710A__setSCL_1:
;__epf_33fj256gp710a_gpio.c,53 :: 		static void _setSCL_1 (uint8_t value)         { LATA2_bit = value; }
0x0D22	0xAE0014  	BTSS	W10, #0
0x0D24	0xA942C4  	BCLR	LATA2_bit, BitPos(LATA2_bit+0)
0x0D26	0xAF0014  	BTSC	W10, #0
0x0D28	0xA842C4  	BSET	LATA2_bit, BitPos(LATA2_bit+0)
L_end__setSCL_1:
0x0D2A	0x060000  	RETURN
; end of easypicfusion_v7_P33FJ256GP710A__setSCL_1
easypicfusion_v7_P33FJ256GP710A__setSDA_1:
;__epf_33fj256gp710a_gpio.c,54 :: 		static void _setSDA_1 (uint8_t value)         { LATA3_bit = value; }
0x0D18	0xAE0014  	BTSS	W10, #0
0x0D1A	0xA962C4  	BCLR	LATA3_bit, BitPos(LATA3_bit+0)
0x0D1C	0xAF0014  	BTSC	W10, #0
0x0D1E	0xA862C4  	BSET	LATA3_bit, BitPos(LATA3_bit+0)
L_end__setSDA_1:
0x0D20	0x060000  	RETURN
; end of easypicfusion_v7_P33FJ256GP710A__setSDA_1
easypicfusion_v7_P33FJ256GP710A__setAN_2:
;__epf_33fj256gp710a_gpio.c,68 :: 		static void _setAN_2  (uint8_t value)   { LATB9_bit  = value; }
0x0D36	0xAE0014  	BTSS	W10, #0
0x0D38	0xA922CB  	BCLR	LATB9_bit, BitPos(LATB9_bit+0)
0x0D3A	0xAF0014  	BTSC	W10, #0
0x0D3C	0xA822CB  	BSET	LATB9_bit, BitPos(LATB9_bit+0)
L_end__setAN_2:
0x0D3E	0x060000  	RETURN
; end of easypicfusion_v7_P33FJ256GP710A__setAN_2
easypicfusion_v7_P33FJ256GP710A__setRST_2:
;__epf_33fj256gp710a_gpio.c,69 :: 		static void _setRST_2 (uint8_t value)   { LATC3_bit  = value; }
0x0D54	0xAE0014  	BTSS	W10, #0
0x0D56	0xA962D0  	BCLR	LATC3_bit, BitPos(LATC3_bit+0)
0x0D58	0xAF0014  	BTSC	W10, #0
0x0D5A	0xA862D0  	BSET	LATC3_bit, BitPos(LATC3_bit+0)
L_end__setRST_2:
0x0D5C	0x060000  	RETURN
; end of easypicfusion_v7_P33FJ256GP710A__setRST_2
easypicfusion_v7_P33FJ256GP710A__setCS_2:
;__epf_33fj256gp710a_gpio.c,70 :: 		static void _setCS_2  (uint8_t value)   { LATC4_bit  = value; }
0x0D4A	0xAE0014  	BTSS	W10, #0
0x0D4C	0xA982D0  	BCLR	LATC4_bit, BitPos(LATC4_bit+0)
0x0D4E	0xAF0014  	BTSC	W10, #0
0x0D50	0xA882D0  	BSET	LATC4_bit, BitPos(LATC4_bit+0)
L_end__setCS_2:
0x0D52	0x060000  	RETURN
; end of easypicfusion_v7_P33FJ256GP710A__setCS_2
easypicfusion_v7_P33FJ256GP710A__setSCK_2:
;__epf_33fj256gp710a_gpio.c,71 :: 		static void _setSCK_2 (uint8_t value)   { LATF6_bit  = value; }
0x0D40	0xAE0014  	BTSS	W10, #0
0x0D42	0xA9C2E2  	BCLR	LATF6_bit, BitPos(LATF6_bit+0)
0x0D44	0xAF0014  	BTSC	W10, #0
0x0D46	0xA8C2E2  	BSET	LATF6_bit, BitPos(LATF6_bit+0)
L_end__setSCK_2:
0x0D48	0x060000  	RETURN
; end of easypicfusion_v7_P33FJ256GP710A__setSCK_2
easypicfusion_v7_P33FJ256GP710A__setMISO_2:
;__epf_33fj256gp710a_gpio.c,72 :: 		static void _setMISO_2(uint8_t value)   { LATF7_bit  = value; }
0x092E	0xAE0014  	BTSS	W10, #0
0x0930	0xA9E2E2  	BCLR	LATF7_bit, BitPos(LATF7_bit+0)
0x0932	0xAF0014  	BTSC	W10, #0
0x0934	0xA8E2E2  	BSET	LATF7_bit, BitPos(LATF7_bit+0)
L_end__setMISO_2:
0x0936	0x060000  	RETURN
; end of easypicfusion_v7_P33FJ256GP710A__setMISO_2
easypicfusion_v7_P33FJ256GP710A__setMOSI_2:
;__epf_33fj256gp710a_gpio.c,73 :: 		static void _setMOSI_2(uint8_t value)   { LATF8_bit  = value; }
0x0938	0xAE0014  	BTSS	W10, #0
0x093A	0xA902E3  	BCLR	LATF8_bit, BitPos(LATF8_bit+0)
0x093C	0xAF0014  	BTSC	W10, #0
0x093E	0xA802E3  	BSET	LATF8_bit, BitPos(LATF8_bit+0)
L_end__setMOSI_2:
0x0940	0x060000  	RETURN
; end of easypicfusion_v7_P33FJ256GP710A__setMOSI_2
easypicfusion_v7_P33FJ256GP710A__setPWM_2:
;__epf_33fj256gp710a_gpio.c,74 :: 		static void _setPWM_2 (uint8_t value)   { LATD1_bit  = value; }
0x0924	0xAE0014  	BTSS	W10, #0
0x0926	0xA922D6  	BCLR	LATD1_bit, BitPos(LATD1_bit+0)
0x0928	0xAF0014  	BTSC	W10, #0
0x092A	0xA822D6  	BSET	LATD1_bit, BitPos(LATD1_bit+0)
L_end__setPWM_2:
0x092C	0x060000  	RETURN
; end of easypicfusion_v7_P33FJ256GP710A__setPWM_2
easypicfusion_v7_P33FJ256GP710A__setINT_2:
;__epf_33fj256gp710a_gpio.c,75 :: 		static void _setINT_2 (uint8_t value)   { LATA13_bit = value; }
0x091A	0xAE0014  	BTSS	W10, #0
0x091C	0xA9A2C5  	BCLR	LATA13_bit, BitPos(LATA13_bit+0)
0x091E	0xAF0014  	BTSC	W10, #0
0x0920	0xA8A2C5  	BSET	LATA13_bit, BitPos(LATA13_bit+0)
L_end__setINT_2:
0x0922	0x060000  	RETURN
; end of easypicfusion_v7_P33FJ256GP710A__setINT_2
easypicfusion_v7_P33FJ256GP710A__setRX_2:
;__epf_33fj256gp710a_gpio.c,76 :: 		static void _setRX_2  (uint8_t value)   { LATF12_bit = value; }
0x0910	0xAE0014  	BTSS	W10, #0
0x0912	0xA982E3  	BCLR	LATF12_bit, BitPos(LATF12_bit+0)
0x0914	0xAF0014  	BTSC	W10, #0
0x0916	0xA882E3  	BSET	LATF12_bit, BitPos(LATF12_bit+0)
L_end__setRX_2:
0x0918	0x060000  	RETURN
; end of easypicfusion_v7_P33FJ256GP710A__setRX_2
easypicfusion_v7_P33FJ256GP710A__setTX_2:
;__epf_33fj256gp710a_gpio.c,77 :: 		static void _setTX_2  (uint8_t value)   { LATF13_bit = value; }
0x0942	0xAE0014  	BTSS	W10, #0
0x0944	0xA9A2E3  	BCLR	LATF13_bit, BitPos(LATF13_bit+0)
0x0946	0xAF0014  	BTSC	W10, #0
0x0948	0xA8A2E3  	BSET	LATF13_bit, BitPos(LATF13_bit+0)
L_end__setTX_2:
0x094A	0x060000  	RETURN
; end of easypicfusion_v7_P33FJ256GP710A__setTX_2
easypicfusion_v7_P33FJ256GP710A__setSCL_2:
;__epf_33fj256gp710a_gpio.c,78 :: 		static void _setSCL_2 (uint8_t value)   { LATA2_bit  = value; }
0x0AE2	0xAE0014  	BTSS	W10, #0
0x0AE4	0xA942C4  	BCLR	LATA2_bit, BitPos(LATA2_bit+0)
0x0AE6	0xAF0014  	BTSC	W10, #0
0x0AE8	0xA842C4  	BSET	LATA2_bit, BitPos(LATA2_bit+0)
L_end__setSCL_2:
0x0AEA	0x060000  	RETURN
; end of easypicfusion_v7_P33FJ256GP710A__setSCL_2
easypicfusion_v7_P33FJ256GP710A__setSDA_2:
;__epf_33fj256gp710a_gpio.c,79 :: 		static void _setSDA_2 (uint8_t value)   { LATA3_bit  = value; }
0x0AEC	0xAE0014  	BTSS	W10, #0
0x0AEE	0xA962C4  	BCLR	LATA3_bit, BitPos(LATA3_bit+0)
0x0AF0	0xAF0014  	BTSC	W10, #0
0x0AF2	0xA862C4  	BSET	LATA3_bit, BitPos(LATA3_bit+0)
L_end__setSDA_2:
0x0AF4	0x060000  	RETURN
; end of easypicfusion_v7_P33FJ256GP710A__setSDA_2
_c3dhall3_initilaziation:
0x0F2E	0xFA0002  	LNK	#2
;__c3dhall3_Driver.c,345 :: 		void c3dhall3_initilaziation( void )
;__c3dhall3_Driver.c,349 :: 		auxBuffer[0] = 0x63;
0x0F30	0x781F8A  	PUSH	W10
0x0F32	0x781F8B  	PUSH	W11
0x0F34	0x781F8C  	PUSH	W12
0x0F36	0x4700E0  	ADD	W14, #0, W1
0x0F38	0xB3C630  	MOV.B	#99, W0
0x0F3A	0x784880  	MOV.B	W0, [W1]
;__c3dhall3_Driver.c,350 :: 		c3dhall3_writeRegisters( 0x60, auxBuffer, 1 );
0x0F3C	0xB3C01C  	MOV.B	#1, W12
0x0F3E	0x780581  	MOV	W1, W11
0x0F40	0xB3C60A  	MOV.B	#96, W10
0x0F42	0x07FD6F  	RCALL	_c3dhall3_writeRegisters
;__c3dhall3_Driver.c,352 :: 		Delay_100ms( );
0x0F44	0x07FA6A  	RCALL	_Delay_100ms
;__c3dhall3_Driver.c,354 :: 		auxBuffer[0] = 0x8C;
0x0F46	0x4700E0  	ADD	W14, #0, W1
0x0F48	0xB3C8C0  	MOV.B	#140, W0
0x0F4A	0x784880  	MOV.B	W0, [W1]
;__c3dhall3_Driver.c,355 :: 		c3dhall3_writeRegisters( 0x60, auxBuffer, 1 );
0x0F4C	0xB3C01C  	MOV.B	#1, W12
0x0F4E	0x780581  	MOV	W1, W11
0x0F50	0xB3C60A  	MOV.B	#96, W10
0x0F52	0x07FD67  	RCALL	_c3dhall3_writeRegisters
;__c3dhall3_Driver.c,357 :: 		auxBuffer[0] = 0x11;
0x0F54	0x4700E0  	ADD	W14, #0, W1
0x0F56	0xB3C110  	MOV.B	#17, W0
0x0F58	0x784880  	MOV.B	W0, [W1]
;__c3dhall3_Driver.c,358 :: 		c3dhall3_writeRegisters( 0x62, auxBuffer, 1 );
0x0F5A	0xB3C01C  	MOV.B	#1, W12
0x0F5C	0x780581  	MOV	W1, W11
0x0F5E	0xB3C62A  	MOV.B	#98, W10
0x0F60	0x07FD60  	RCALL	_c3dhall3_writeRegisters
;__c3dhall3_Driver.c,359 :: 		}
L_end_c3dhall3_initilaziation:
0x0F62	0x78064F  	POP	W12
0x0F64	0x7805CF  	POP	W11
0x0F66	0x78054F  	POP	W10
0x0F68	0xFA8000  	ULNK
0x0F6A	0x060000  	RETURN
; end of _c3dhall3_initilaziation
_c3dhall3_writeRegisters:
0x0A22	0xFA000E  	LNK	#14
;__c3dhall3_Driver.c,171 :: 		void c3dhall3_writeRegisters( uint8_t registerAddress, uint8_t *registerBuffer, uint8_t nRegisters )
;__c3dhall3_Driver.c,173 :: 		if (c3dhall3_communicationType == 0)
0x0A24	0x781F8D  	PUSH	W13
0x0A26	0x208490  	MOV	#lo_addr(__c3dhall3_Driver_c3dhall3_communicationType), W0
0x0A28	0x784010  	MOV.B	[W0], W0
0x0A2A	0xE10460  	CP.B	W0, #0
0x0A2C	0x3A0029  	BRA NZ	L_c3dhall3_writeRegisters17
L__c3dhall3_writeRegisters54:
;__c3dhall3_Driver.c,178 :: 		spi_auxBufferIn[0] = registerAddress;
0x0A2E	0x470060  	ADD	W14, #0, W0
0x0A30	0x78480A  	MOV.B	W10, [W0]
;__c3dhall3_Driver.c,180 :: 		for ( i = 0; i < nRegisters + 1; i ++ )
; i start address is: 4 (W2)
0x0A32	0xEF2004  	CLR	W2
; i end address is: 4 (W2)
L_c3dhall3_writeRegisters18:
; i start address is: 4 (W2)
0x0A34	0xFB800C  	ZE	W12, W0
0x0A36	0x4000E1  	ADD	W0, #1, W1
0x0A38	0xFB8002  	ZE	W2, W0
0x0A3A	0xE10001  	CP	W0, W1
0x0A3C	0x3D0009  	BRA GE	L_c3dhall3_writeRegisters19
L__c3dhall3_writeRegisters55:
;__c3dhall3_Driver.c,182 :: 		spi_auxBufferIn[ i + 1 ] = registerBuffer[ i ];
0x0A3E	0xFB8002  	ZE	W2, W0
0x0A40	0x4000E1  	ADD	W0, #1, W1
0x0A42	0x470060  	ADD	W14, #0, W0
0x0A44	0x400081  	ADD	W0, W1, W1
0x0A46	0xFB8002  	ZE	W2, W0
0x0A48	0x458000  	ADD	W11, W0, W0
0x0A4A	0x784890  	MOV.B	[W0], [W1]
;__c3dhall3_Driver.c,180 :: 		for ( i = 0; i < nRegisters + 1; i ++ )
0x0A4C	0xEC6004  	INC.B	W2
;__c3dhall3_Driver.c,183 :: 		}
; i end address is: 4 (W2)
0x0A4E	0x37FFF2  	BRA	L_c3dhall3_writeRegisters18
L_c3dhall3_writeRegisters19:
;__c3dhall3_Driver.c,185 :: 		hal_gpio_rstSet(1);
0x0A50	0x781F8C  	PUSH	W12
0x0A52	0xBE9F8A  	PUSH.D	W10
0x0A54	0xB3C01A  	MOV.B	#1, W10
0x0A56	0x804280  	MOV	__c3dhall3_Driver_hal_gpio_rstSet, W0
0x0A58	0x010000  	CALL	W0
;__c3dhall3_Driver.c,186 :: 		hal_gpio_csSet(0);
0x0A5A	0xEF2014  	CLR	W10
0x0A5C	0x804290  	MOV	__c3dhall3_Driver_hal_gpio_csSet, W0
0x0A5E	0x010000  	CALL	W0
0x0A60	0xBE054F  	POP.D	W10
0x0A62	0x78064F  	POP	W12
;__c3dhall3_Driver.c,187 :: 		hal_spiWrite( spi_auxBufferIn, nRegisters + 1 );
0x0A64	0xFB800C  	ZE	W12, W0
0x0A66	0x4000E1  	ADD	W0, #1, W1
0x0A68	0x470060  	ADD	W14, #0, W0
0x0A6A	0x781F8C  	PUSH	W12
0x0A6C	0xBE9F8A  	PUSH.D	W10
0x0A6E	0x780581  	MOV	W1, W11
0x0A70	0x780500  	MOV	W0, W10
0x0A72	0x07FE43  	RCALL	__c3dhall3_Driver_hal_spiWrite
;__c3dhall3_Driver.c,188 :: 		hal_gpio_csSet(1);
0x0A74	0xB3C01A  	MOV.B	#1, W10
0x0A76	0x804290  	MOV	__c3dhall3_Driver_hal_gpio_csSet, W0
0x0A78	0x010000  	CALL	W0
0x0A7A	0xBE054F  	POP.D	W10
0x0A7C	0x78064F  	POP	W12
;__c3dhall3_Driver.c,189 :: 		}
0x0A7E	0x37002E  	BRA	L_c3dhall3_writeRegisters21
L_c3dhall3_writeRegisters17:
;__c3dhall3_Driver.c,190 :: 		else if (c3dhall3_communicationType == 1)
0x0A80	0x208490  	MOV	#lo_addr(__c3dhall3_Driver_c3dhall3_communicationType), W0
0x0A82	0x784010  	MOV.B	[W0], W0
0x0A84	0xE10461  	CP.B	W0, #1
0x0A86	0x3A002A  	BRA NZ	L_c3dhall3_writeRegisters22
L__c3dhall3_writeRegisters56:
;__c3dhall3_Driver.c,195 :: 		i2c_auxBuffer[0] = registerAddress;
0x0A88	0x470167  	ADD	W14, #7, W2
0x0A8A	0x78490A  	MOV.B	W10, [W2]
;__c3dhall3_Driver.c,196 :: 		i2c_auxBuffer[0] |= 0x80;
0x0A8C	0xFB8092  	ZE	[W2], W1
0x0A8E	0x200800  	MOV	#128, W0
0x0A90	0x708000  	IOR	W1, W0, W0
0x0A92	0x784900  	MOV.B	W0, [W2]
;__c3dhall3_Driver.c,198 :: 		for ( i = 0; i < nRegisters + 1; i ++ )
; i start address is: 4 (W2)
0x0A94	0xEF2004  	CLR	W2
; i end address is: 4 (W2)
L_c3dhall3_writeRegisters23:
; i start address is: 4 (W2)
0x0A96	0xFB800C  	ZE	W12, W0
0x0A98	0x4000E1  	ADD	W0, #1, W1
0x0A9A	0xFB8002  	ZE	W2, W0
0x0A9C	0xE10001  	CP	W0, W1
0x0A9E	0x3D0009  	BRA GE	L_c3dhall3_writeRegisters24
L__c3dhall3_writeRegisters57:
;__c3dhall3_Driver.c,200 :: 		i2c_auxBuffer[ i + 1 ] = registerBuffer[ i ];
0x0AA0	0xFB8002  	ZE	W2, W0
0x0AA2	0x4000E1  	ADD	W0, #1, W1
0x0AA4	0x470067  	ADD	W14, #7, W0
0x0AA6	0x400081  	ADD	W0, W1, W1
0x0AA8	0xFB8002  	ZE	W2, W0
0x0AAA	0x458000  	ADD	W11, W0, W0
0x0AAC	0x784890  	MOV.B	[W0], [W1]
;__c3dhall3_Driver.c,198 :: 		for ( i = 0; i < nRegisters + 1; i ++ )
0x0AAE	0xEC6004  	INC.B	W2
;__c3dhall3_Driver.c,201 :: 		}
; i end address is: 4 (W2)
0x0AB0	0x37FFF2  	BRA	L_c3dhall3_writeRegisters23
L_c3dhall3_writeRegisters24:
;__c3dhall3_Driver.c,203 :: 		hal_gpio_csSet(1);
0x0AB2	0x781F8C  	PUSH	W12
0x0AB4	0xBE9F8A  	PUSH.D	W10
0x0AB6	0xB3C01A  	MOV.B	#1, W10
0x0AB8	0x804290  	MOV	__c3dhall3_Driver_hal_gpio_csSet, W0
0x0ABA	0x010000  	CALL	W0
;__c3dhall3_Driver.c,205 :: 		hal_i2cStart( );
0x0ABC	0x07FE2E  	RCALL	__c3dhall3_Driver_hal_i2cStart
0x0ABE	0xBE054F  	POP.D	W10
0x0AC0	0x78064F  	POP	W12
;__c3dhall3_Driver.c,206 :: 		hal_i2cWrite( _slaveAddress, i2c_auxBuffer, nRegisters + 1, END_MODE_STOP );
0x0AC2	0xFB800C  	ZE	W12, W0
0x0AC4	0x400161  	ADD	W0, #1, W2
0x0AC6	0x4700E7  	ADD	W14, #7, W1
0x0AC8	0x2085E0  	MOV	#lo_addr(__c3dhall3_Driver__slaveAddress), W0
0x0ACA	0x781F8C  	PUSH	W12
0x0ACC	0xBE9F8A  	PUSH.D	W10
0x0ACE	0xEF201A  	CLR	W13
0x0AD0	0x780602  	MOV	W2, W12
0x0AD2	0x780581  	MOV	W1, W11
0x0AD4	0x784510  	MOV.B	[W0], W10
0x0AD6	0x07FEBD  	RCALL	__c3dhall3_Driver_hal_i2cWrite
0x0AD8	0xBE054F  	POP.D	W10
0x0ADA	0x78064F  	POP	W12
;__c3dhall3_Driver.c,207 :: 		}
L_c3dhall3_writeRegisters22:
L_c3dhall3_writeRegisters21:
;__c3dhall3_Driver.c,208 :: 		}
L_end_c3dhall3_writeRegisters:
0x0ADC	0x7806CF  	POP	W13
0x0ADE	0xFA8000  	ULNK
0x0AE0	0x060000  	RETURN
; end of _c3dhall3_writeRegisters
__c3dhall3_Driver_hal_spiWrite:
;__hal_dspic.c,40 :: 		static void hal_spiWrite(uint8_t *pBuf, uint16_t nBytes)
;__hal_dspic.c,42 :: 		uint8_t *ptr = pBuf;
; ptr start address is: 4 (W2)
0x06FA	0x78010A  	MOV	W10, W2
; ptr end address is: 4 (W2)
;__hal_dspic.c,43 :: 		while( nBytes-- )
L___c3dhall3_Driver_hal_spiWrite0:
; ptr start address is: 4 (W2)
0x06FC	0x78008B  	MOV	W11, W1
0x06FE	0x558061  	SUB	W11, #1, W0
0x0700	0x780580  	MOV	W0, W11
0x0702	0xE20002  	CP0	W1
0x0704	0x320009  	BRA Z	L___c3dhall3_Driver_hal_spiWrite1
L___c3dhall3_Driver_hal_spiWrite32:
;__hal_dspic.c,44 :: 		fp_spiWrite( *( ptr++ ) );
0x0706	0x781F82  	PUSH	W2
0x0708	0xBE9F8A  	PUSH.D	W10
0x070A	0xFB8512  	ZE	[W2], W10
0x070C	0x8042B0  	MOV	__c3dhall3_Driver_fp_spiWrite, W0
0x070E	0x010000  	CALL	W0
0x0710	0xBE054F  	POP.D	W10
0x0712	0x78014F  	POP	W2
0x0714	0xEC2004  	INC	W2
; ptr end address is: 4 (W2)
0x0716	0x37FFF2  	BRA	L___c3dhall3_Driver_hal_spiWrite0
L___c3dhall3_Driver_hal_spiWrite1:
;__hal_dspic.c,45 :: 		}
L_end_hal_spiWrite:
0x0718	0x060000  	RETURN
; end of __c3dhall3_Driver_hal_spiWrite
__c3dhall3_Driver_hal_i2cStart:
0x071A	0xFA0002  	LNK	#2
;__hal_dspic.c,104 :: 		static int hal_i2cStart()
;__hal_dspic.c,106 :: 		int res = 0;
0x071C	0x200000  	MOV	#0, W0
0x071E	0x980700  	MOV	W0, [W14+0]
;__hal_dspic.c,107 :: 		res |= fp_i2cStart();
0x0720	0x8042A1  	MOV	__c3dhall3_Driver_fp_i2cStart, W1
0x0722	0x010001  	CALL	W1
0x0724	0x4700E0  	ADD	W14, #0, W1
0x0726	0x700011  	IOR	W0, [W1], W0
;__hal_dspic.c,108 :: 		return res;
;__hal_dspic.c,109 :: 		}
L_end_hal_i2cStart:
0x0728	0xFA8000  	ULNK
0x072A	0x060000  	RETURN
; end of __c3dhall3_Driver_hal_i2cStart
_I2C1_Is_Idle:
0x0352	0xFA0000  	LNK	#0
;__Lib_I2C_12_p24_p33.c,55 :: 		
;__Lib_I2C_12_p24_p33.c,57 :: 		
0x0354	0xEF6002  	CLR.B	W1
0x0356	0xAF0206  	BTSC	I2C1CON, #0
0x0358	0xEC6002  	INC.B	W1
0x035A	0xEF6000  	CLR.B	W0
0x035C	0xAF4206  	BTSC	I2C1CON, #2
0x035E	0xEC6000  	INC.B	W0
0x0360	0xFB8081  	ZE	W1, W1
0x0362	0xFB8000  	ZE	W0, W0
0x0364	0x708080  	IOR	W1, W0, W1
0x0366	0xEF6000  	CLR.B	W0
0x0368	0xAF6206  	BTSC	I2C1CON, #3
0x036A	0xEC6000  	INC.B	W0
0x036C	0xFB8000  	ZE	W0, W0
0x036E	0x708080  	IOR	W1, W0, W1
0x0370	0xEF6000  	CLR.B	W0
0x0372	0xAF8206  	BTSC	I2C1CON, #4
0x0374	0xEC6000  	INC.B	W0
0x0376	0xFB8000  	ZE	W0, W0
0x0378	0x708080  	IOR	W1, W0, W1
;__Lib_I2C_12_p24_p33.c,58 :: 		
0x037A	0xEF6000  	CLR.B	W0
0x037C	0xAF2206  	BTSC	I2C1CON, #1
0x037E	0xEC6000  	INC.B	W0
0x0380	0xFB8000  	ZE	W0, W0
0x0382	0x708080  	IOR	W1, W0, W1
0x0384	0xEF6000  	CLR.B	W0
0x0386	0xAFC209  	BTSC	I2C1STAT, #14
0x0388	0xEC6000  	INC.B	W0
0x038A	0xFB8000  	ZE	W0, W0
0x038C	0x708000  	IOR	W1, W0, W0
;__Lib_I2C_12_p24_p33.c,59 :: 		
0x038E	0xE20000  	CP0	W0
0x0390	0xEF6000  	CLR.B	W0
0x0392	0x3A0001  	BRA NZ	L__I2C1_Is_Idle44
0x0394	0xEC6000  	INC.B	W0
L__I2C1_Is_Idle44:
0x0396	0xFB8000  	ZE	W0, W0
;__Lib_I2C_12_p24_p33.c,60 :: 		
L_end_I2C1_Is_Idle:
0x0398	0xFA8000  	ULNK
0x039A	0x060000  	RETURN
; end of _I2C1_Is_Idle
_I2C1_Start:
0x039C	0xFA0000  	LNK	#0
;__Lib_I2C_12_p24_p33.c,69 :: 		
;__Lib_I2C_12_p24_p33.c,75 :: 		
; j start address is: 4 (W2)
0x039E	0xEF2004  	CLR	W2
; j end address is: 4 (W2)
L_I2C1_Start4:
; j start address is: 4 (W2)
0x03A0	0x227100  	MOV	#10000, W0
0x03A2	0xE11000  	CP	W2, W0
0x03A4	0x3E0006  	BRA GTU	L_I2C1_Start5
L__I2C1_Start48:
;__Lib_I2C_12_p24_p33.c,76 :: 		
0x03A6	0x07FFD5  	RCALL	_I2C1_Is_Idle
0x03A8	0xE20000  	CP0	W0
0x03AA	0x320001  	BRA Z	L_I2C1_Start7
L__I2C1_Start49:
;__Lib_I2C_12_p24_p33.c,77 :: 		
0x03AC	0x370002  	BRA	L_I2C1_Start5
L_I2C1_Start7:
;__Lib_I2C_12_p24_p33.c,75 :: 		
0x03AE	0xEC2004  	INC	W2
;__Lib_I2C_12_p24_p33.c,78 :: 		
0x03B0	0x37FFF7  	BRA	L_I2C1_Start4
L_I2C1_Start5:
;__Lib_I2C_12_p24_p33.c,80 :: 		
0x03B2	0x227110  	MOV	#10001, W0
0x03B4	0xE11000  	CP	W2, W0
0x03B6	0x390002  	BRA LTU	L_I2C1_Start8
L__I2C1_Start50:
; j end address is: 4 (W2)
;__Lib_I2C_12_p24_p33.c,81 :: 		
0x03B8	0x200FF0  	MOV	#255, W0
0x03BA	0x370003  	BRA	L_end_I2C1_Start
L_I2C1_Start8:
;__Lib_I2C_12_p24_p33.c,83 :: 		
0x03BC	0xA80206  	BSET.B	I2C1CON, #0
;__Lib_I2C_12_p24_p33.c,84 :: 		
0x03BE	0x07FF4C  	RCALL	__Lib_I2C_12_p24_p33_I2C1_Is_Finished
;__Lib_I2C_12_p24_p33.c,85 :: 		
0x03C0	0xEF2000  	CLR	W0
;__Lib_I2C_12_p24_p33.c,87 :: 		
L_end_I2C1_Start:
0x03C2	0xFA8000  	ULNK
0x03C4	0x060000  	RETURN
; end of _I2C1_Start
__Lib_I2C_12_p24_p33_I2C1_Is_Finished:
0x0258	0xFA0000  	LNK	#0
;__Lib_I2C_12_p24_p33.c,47 :: 		
;__Lib_I2C_12_p24_p33.c,48 :: 		
L___Lib_I2C_12_p24_p33_I2C1_Is_Finished0:
0x025A	0xAF2086  	BTSC	IFS1, #1
0x025C	0x370001  	BRA	L___Lib_I2C_12_p24_p33_I2C1_Is_Finished1
;__Lib_I2C_12_p24_p33.c,49 :: 		
0x025E	0x37FFFD  	BRA	L___Lib_I2C_12_p24_p33_I2C1_Is_Finished0
L___Lib_I2C_12_p24_p33_I2C1_Is_Finished1:
;__Lib_I2C_12_p24_p33.c,50 :: 		
0x0260	0xA92086  	BCLR.B	IFS1, #1
;__Lib_I2C_12_p24_p33.c,51 :: 		
L_end_I2C1_Is_Finished:
0x0262	0xFA8000  	ULNK
0x0264	0x060000  	RETURN
; end of __Lib_I2C_12_p24_p33_I2C1_Is_Finished
_I2C2_Start:
0x031C	0xFA0000  	LNK	#0
;__Lib_I2C_12_p24_p33.c,202 :: 		
;__Lib_I2C_12_p24_p33.c,208 :: 		
; j start address is: 4 (W2)
0x031E	0xEF2004  	CLR	W2
; j end address is: 4 (W2)
L_I2C2_Start25:
; j start address is: 4 (W2)
0x0320	0x227100  	MOV	#10000, W0
0x0322	0xE11000  	CP	W2, W0
0x0324	0x3E0006  	BRA GTU	L_I2C2_Start26
L__I2C2_Start68:
;__Lib_I2C_12_p24_p33.c,209 :: 		
0x0326	0x07FF73  	RCALL	_I2C2_Is_Idle
0x0328	0xE20000  	CP0	W0
0x032A	0x320001  	BRA Z	L_I2C2_Start28
L__I2C2_Start69:
;__Lib_I2C_12_p24_p33.c,210 :: 		
0x032C	0x370002  	BRA	L_I2C2_Start26
L_I2C2_Start28:
;__Lib_I2C_12_p24_p33.c,208 :: 		
0x032E	0xEC2004  	INC	W2
;__Lib_I2C_12_p24_p33.c,211 :: 		
0x0330	0x37FFF7  	BRA	L_I2C2_Start25
L_I2C2_Start26:
;__Lib_I2C_12_p24_p33.c,213 :: 		
0x0332	0x227110  	MOV	#10001, W0
0x0334	0xE11000  	CP	W2, W0
0x0336	0x390002  	BRA LTU	L_I2C2_Start29
L__I2C2_Start70:
; j end address is: 4 (W2)
;__Lib_I2C_12_p24_p33.c,214 :: 		
0x0338	0x200FF0  	MOV	#255, W0
0x033A	0x370003  	BRA	L_end_I2C2_Start
L_I2C2_Start29:
;__Lib_I2C_12_p24_p33.c,216 :: 		
0x033C	0xA80216  	BSET.B	I2C2CON, #0
;__Lib_I2C_12_p24_p33.c,217 :: 		
0x033E	0x07FF60  	RCALL	__Lib_I2C_12_p24_p33_I2C2_Is_Finished
;__Lib_I2C_12_p24_p33.c,218 :: 		
0x0340	0xEF2000  	CLR	W0
;__Lib_I2C_12_p24_p33.c,220 :: 		
L_end_I2C2_Start:
0x0342	0xFA8000  	ULNK
0x0344	0x060000  	RETURN
; end of _I2C2_Start
__Lib_I2C_12_p24_p33_I2C2_Is_Finished:
0x0200	0xFA0000  	LNK	#0
;__Lib_I2C_12_p24_p33.c,177 :: 		
;__Lib_I2C_12_p24_p33.c,178 :: 		
L___Lib_I2C_12_p24_p33_I2C2_Is_Finished21:
0x0202	0xAF408A  	BTSC	IFS3, #2
0x0204	0x370001  	BRA	L___Lib_I2C_12_p24_p33_I2C2_Is_Finished22
;__Lib_I2C_12_p24_p33.c,179 :: 		
0x0206	0x37FFFD  	BRA	L___Lib_I2C_12_p24_p33_I2C2_Is_Finished21
L___Lib_I2C_12_p24_p33_I2C2_Is_Finished22:
;__Lib_I2C_12_p24_p33.c,180 :: 		
0x0208	0xA9408A  	BCLR.B	IFS3, #2
;__Lib_I2C_12_p24_p33.c,181 :: 		
L_end_I2C2_Is_Finished:
0x020A	0xFA8000  	ULNK
0x020C	0x060000  	RETURN
; end of __Lib_I2C_12_p24_p33_I2C2_Is_Finished
_UART1_Read:
0x0346	0xFA0000  	LNK	#0
;__Lib_UART_12_p24_p33.c,92 :: 		
;__Lib_UART_12_p24_p33.c,93 :: 		
0x0348	0x000000  	NOP
;__Lib_UART_12_p24_p33.c,94 :: 		
0x034A	0x000000  	NOP
;__Lib_UART_12_p24_p33.c,95 :: 		
0x034C	0xBF8226  	MOV	U1RXREG, WREG
;__Lib_UART_12_p24_p33.c,96 :: 		
L_end_UART1_Read:
0x034E	0xFA8000  	ULNK
0x0350	0x060000  	RETURN
; end of _UART1_Read
_UART1_Data_Ready:
0x03EA	0xFA0000  	LNK	#0
;__Lib_UART_12_p24_p33.c,87 :: 		
;__Lib_UART_12_p24_p33.c,88 :: 		
0x03EC	0xBF8222  	MOV	U1STA, WREG
0x03EE	0x600061  	AND	W0, #1, W0
;__Lib_UART_12_p24_p33.c,90 :: 		
L_end_UART1_Data_Ready:
0x03F0	0xFA8000  	ULNK
0x03F2	0x060000  	RETURN
; end of _UART1_Data_Ready
_UART1_Tx_Idle:
0x03F4	0xFA0000  	LNK	#0
;__Lib_UART_12_p24_p33.c,139 :: 		
;__Lib_UART_12_p24_p33.c,140 :: 		
0x03F6	0xEF2000  	CLR	W0
0x03F8	0xAF0223  	BTSC	U1STA, #8
0x03FA	0xEC2000  	INC	W0
;__Lib_UART_12_p24_p33.c,141 :: 		
L_end_UART1_Tx_Idle:
0x03FC	0xFA8000  	ULNK
0x03FE	0x060000  	RETURN
; end of _UART1_Tx_Idle
_UART2_Read:
0x03C6	0xFA0000  	LNK	#0
;__Lib_UART_12_p24_p33.c,327 :: 		
;__Lib_UART_12_p24_p33.c,328 :: 		
0x03C8	0x000000  	NOP
;__Lib_UART_12_p24_p33.c,329 :: 		
0x03CA	0x000000  	NOP
;__Lib_UART_12_p24_p33.c,330 :: 		
0x03CC	0xBF8236  	MOV	U2RXREG, WREG
;__Lib_UART_12_p24_p33.c,331 :: 		
L_end_UART2_Read:
0x03CE	0xFA8000  	ULNK
0x03D0	0x060000  	RETURN
; end of _UART2_Read
_UART2_Data_Ready:
0x026A	0xFA0000  	LNK	#0
;__Lib_UART_12_p24_p33.c,322 :: 		
;__Lib_UART_12_p24_p33.c,323 :: 		
0x026C	0xBF8232  	MOV	U2STA, WREG
0x026E	0x600061  	AND	W0, #1, W0
;__Lib_UART_12_p24_p33.c,325 :: 		
L_end_UART2_Data_Ready:
0x0270	0xFA8000  	ULNK
0x0272	0x060000  	RETURN
; end of _UART2_Data_Ready
_UART2_Tx_Idle:
0x028C	0xFA0000  	LNK	#0
;__Lib_UART_12_p24_p33.c,374 :: 		
;__Lib_UART_12_p24_p33.c,375 :: 		
0x028E	0xEF2000  	CLR	W0
0x0290	0xAF0233  	BTSC	U2STA, #8
0x0292	0xEC2000  	INC	W0
;__Lib_UART_12_p24_p33.c,376 :: 		
L_end_UART2_Tx_Idle:
0x0294	0xFA8000  	ULNK
0x0296	0x060000  	RETURN
; end of _UART2_Tx_Idle
__c3dhall3_Driver_hal_i2cWrite:
0x0852	0xFA0004  	LNK	#4
;__hal_dspic.c,111 :: 		static int hal_i2cWrite(uint8_t slaveAddress, uint8_t *pBuf, uint16_t nBytes, uint8_t endMode)
;__hal_dspic.c,113 :: 		int res = 0;
0x0854	0x781F8A  	PUSH	W10
0x0856	0x200000  	MOV	#0, W0
0x0858	0x980710  	MOV	W0, [W14+2]
;__hal_dspic.c,114 :: 		uint8_t *ptr = pBuf;
0x085A	0x98070B  	MOV	W11, [W14+0]
;__hal_dspic.c,115 :: 		res |= fp_i2cWrite(slaveAddress << 1);
0x085C	0xFB800A  	ZE	W10, W0
0x085E	0xDD0041  	SL	W0, #1, W0
0x0860	0xBE9F8C  	PUSH.D	W12
0x0862	0x784500  	MOV.B	W0, W10
0x0864	0x804311  	MOV	__c3dhall3_Driver_fp_i2cWrite, W1
0x0866	0x010001  	CALL	W1
0x0868	0xBE064F  	POP.D	W12
0x086A	0x470162  	ADD	W14, #2, W2
0x086C	0x4700E2  	ADD	W14, #2, W1
0x086E	0x700892  	IOR	W0, [W2], [W1]
;__hal_dspic.c,116 :: 		while(nBytes--)
L___c3dhall3_Driver_hal_i2cWrite6:
0x0870	0x78008C  	MOV	W12, W1
0x0872	0x560061  	SUB	W12, #1, W0
0x0874	0x780600  	MOV	W0, W12
0x0876	0xE20002  	CP0	W1
0x0878	0x32000F  	BRA Z	L___c3dhall3_Driver_hal_i2cWrite7
L___c3dhall3_Driver_hal_i2cWrite40:
;__hal_dspic.c,117 :: 		res |= fp_i2cWrite(*( ptr++ ));
0x087A	0x90000E  	MOV	[W14+0], W0
0x087C	0xBE9F8C  	PUSH.D	W12
0x087E	0xBE9F8A  	PUSH.D	W10
0x0880	0x784510  	MOV.B	[W0], W10
0x0882	0x804311  	MOV	__c3dhall3_Driver_fp_i2cWrite, W1
0x0884	0x010001  	CALL	W1
0x0886	0xBE054F  	POP.D	W10
0x0888	0xBE064F  	POP.D	W12
0x088A	0x470162  	ADD	W14, #2, W2
0x088C	0x4700E2  	ADD	W14, #2, W1
0x088E	0x700892  	IOR	W0, [W2], [W1]
0x0890	0x90008E  	MOV	[W14+0], W1
0x0892	0x470060  	ADD	W14, #0, W0
0x0894	0x408861  	ADD	W1, #1, [W0]
0x0896	0x37FFEC  	BRA	L___c3dhall3_Driver_hal_i2cWrite6
L___c3dhall3_Driver_hal_i2cWrite7:
;__hal_dspic.c,118 :: 		if(endMode == END_MODE_STOP)
0x0898	0xE16C60  	CP.B	W13, #0
0x089A	0x3A0006  	BRA NZ	L___c3dhall3_Driver_hal_i2cWrite8
L___c3dhall3_Driver_hal_i2cWrite41:
;__hal_dspic.c,119 :: 		fp_i2cStop();
0x089C	0x8042D0  	MOV	__c3dhall3_Driver_fp_i2cStop, W0
0x089E	0xBE9F8C  	PUSH.D	W12
0x08A0	0xBE9F8A  	PUSH.D	W10
0x08A2	0x010000  	CALL	W0
0x08A4	0xBE054F  	POP.D	W10
0x08A6	0xBE064F  	POP.D	W12
L___c3dhall3_Driver_hal_i2cWrite8:
;__hal_dspic.c,120 :: 		if(endMode == END_MODE_RESTART)
0x08A8	0xE16C61  	CP.B	W13, #1
0x08AA	0x3A0006  	BRA NZ	L___c3dhall3_Driver_hal_i2cWrite9
L___c3dhall3_Driver_hal_i2cWrite42:
;__hal_dspic.c,121 :: 		fp_i2cStart();
0x08AC	0x8042A0  	MOV	__c3dhall3_Driver_fp_i2cStart, W0
0x08AE	0xBE9F8C  	PUSH.D	W12
0x08B0	0xBE9F8A  	PUSH.D	W10
0x08B2	0x010000  	CALL	W0
0x08B4	0xBE054F  	POP.D	W10
0x08B6	0xBE064F  	POP.D	W12
L___c3dhall3_Driver_hal_i2cWrite9:
;__hal_dspic.c,122 :: 		return res;
0x08B8	0x90001E  	MOV	[W14+2], W0
;__hal_dspic.c,123 :: 		}
;__hal_dspic.c,122 :: 		return res;
;__hal_dspic.c,123 :: 		}
L_end_hal_i2cWrite:
0x08BA	0x78054F  	POP	W10
0x08BC	0xFA8000  	ULNK
0x08BE	0x060000  	RETURN
; end of __c3dhall3_Driver_hal_i2cWrite
_I2C1_Write:
0x0306	0xFA0000  	LNK	#0
;__Lib_I2C_12_p24_p33.c,106 :: 		
;__Lib_I2C_12_p24_p33.c,107 :: 		
0x0308	0xFB800A  	ZE	W10, W0
0x030A	0xB7A202  	MOV	WREG, I2C1TRN
;__Lib_I2C_12_p24_p33.c,108 :: 		
0x030C	0xAEE208  	BTSS	I2C1STAT, #7
0x030E	0x370002  	BRA	L_I2C1_Write14
;__Lib_I2C_12_p24_p33.c,109 :: 		
0x0310	0x200010  	MOV	#1, W0
0x0312	0x370002  	BRA	L_end_I2C1_Write
L_I2C1_Write14:
;__Lib_I2C_12_p24_p33.c,111 :: 		
0x0314	0x07FFA1  	RCALL	__Lib_I2C_12_p24_p33_I2C1_Is_Finished
;__Lib_I2C_12_p24_p33.c,113 :: 		
0x0316	0xEF2000  	CLR	W0
;__Lib_I2C_12_p24_p33.c,114 :: 		
L_end_I2C1_Write:
0x0318	0xFA8000  	ULNK
0x031A	0x060000  	RETURN
; end of _I2C1_Write
_I2C2_Write:
0x0298	0xFA0000  	LNK	#0
;__Lib_I2C_12_p24_p33.c,239 :: 		
;__Lib_I2C_12_p24_p33.c,240 :: 		
0x029A	0xFB800A  	ZE	W10, W0
0x029C	0xB7A212  	MOV	WREG, I2C2TRN
;__Lib_I2C_12_p24_p33.c,241 :: 		
0x029E	0xAEE218  	BTSS	I2C2STAT, #7
0x02A0	0x370002  	BRA	L_I2C2_Write35
;__Lib_I2C_12_p24_p33.c,242 :: 		
0x02A2	0x200010  	MOV	#1, W0
0x02A4	0x370002  	BRA	L_end_I2C2_Write
L_I2C2_Write35:
;__Lib_I2C_12_p24_p33.c,244 :: 		
0x02A6	0x07FFAC  	RCALL	__Lib_I2C_12_p24_p33_I2C2_Is_Finished
;__Lib_I2C_12_p24_p33.c,246 :: 		
0x02A8	0xEF2000  	CLR	W0
;__Lib_I2C_12_p24_p33.c,247 :: 		
L_end_I2C2_Write:
0x02AA	0xFA8000  	ULNK
0x02AC	0x060000  	RETURN
; end of _I2C2_Write
_I2C1_Restart:
0x0400	0xFA0000  	LNK	#0
;__Lib_I2C_12_p24_p33.c,89 :: 		
;__Lib_I2C_12_p24_p33.c,90 :: 		
L_I2C1_Restart10:
0x0402	0xBF8206  	MOV	I2C1CON, WREG
0x0404	0x60007F  	AND	W0, #31, W0
0x0406	0xE20000  	CP0	W0
0x0408	0x320001  	BRA Z	L_I2C1_Restart11
L__I2C1_Restart52:
;__Lib_I2C_12_p24_p33.c,91 :: 		
0x040A	0x37FFFB  	BRA	L_I2C1_Restart10
L_I2C1_Restart11:
;__Lib_I2C_12_p24_p33.c,92 :: 		
0x040C	0xA82206  	BSET.B	I2C1CON, #1
;__Lib_I2C_12_p24_p33.c,94 :: 		
0x040E	0x07FF24  	RCALL	__Lib_I2C_12_p24_p33_I2C1_Is_Finished
;__Lib_I2C_12_p24_p33.c,95 :: 		
L_end_I2C1_Restart:
0x0410	0xFA8000  	ULNK
0x0412	0x060000  	RETURN
; end of _I2C1_Restart
_I2C1_Stop:
0x0532	0xFA0000  	LNK	#0
;__Lib_I2C_12_p24_p33.c,97 :: 		
;__Lib_I2C_12_p24_p33.c,98 :: 		
L_I2C1_Stop12:
0x0534	0xBF8206  	MOV	I2C1CON, WREG
0x0536	0x60007F  	AND	W0, #31, W0
0x0538	0xE20000  	CP0	W0
0x053A	0x320001  	BRA Z	L_I2C1_Stop13
L__I2C1_Stop54:
;__Lib_I2C_12_p24_p33.c,99 :: 		
0x053C	0x37FFFB  	BRA	L_I2C1_Stop12
L_I2C1_Stop13:
;__Lib_I2C_12_p24_p33.c,101 :: 		
0x053E	0xA84206  	BSET.B	I2C1CON, #2
;__Lib_I2C_12_p24_p33.c,102 :: 		
0x0540	0x07FE8B  	RCALL	__Lib_I2C_12_p24_p33_I2C1_Is_Finished
;__Lib_I2C_12_p24_p33.c,103 :: 		
L_end_I2C1_Stop:
0x0542	0xFA8000  	ULNK
0x0544	0x060000  	RETURN
; end of _I2C1_Stop
_I2C2_Restart:
0x0546	0xFA0000  	LNK	#0
;__Lib_I2C_12_p24_p33.c,222 :: 		
;__Lib_I2C_12_p24_p33.c,223 :: 		
L_I2C2_Restart31:
0x0548	0xBF8206  	MOV	I2C1CON, WREG
0x054A	0x60007F  	AND	W0, #31, W0
0x054C	0xE20000  	CP0	W0
0x054E	0x320001  	BRA Z	L_I2C2_Restart32
L__I2C2_Restart72:
;__Lib_I2C_12_p24_p33.c,224 :: 		
0x0550	0x37FFFB  	BRA	L_I2C2_Restart31
L_I2C2_Restart32:
;__Lib_I2C_12_p24_p33.c,225 :: 		
0x0552	0xA82216  	BSET.B	I2C2CON, #1
;__Lib_I2C_12_p24_p33.c,227 :: 		
0x0554	0x07FE55  	RCALL	__Lib_I2C_12_p24_p33_I2C2_Is_Finished
;__Lib_I2C_12_p24_p33.c,228 :: 		
L_end_I2C2_Restart:
0x0556	0xFA8000  	ULNK
0x0558	0x060000  	RETURN
; end of _I2C2_Restart
_I2C2_Stop:
0x04B0	0xFA0000  	LNK	#0
;__Lib_I2C_12_p24_p33.c,230 :: 		
;__Lib_I2C_12_p24_p33.c,231 :: 		
L_I2C2_Stop33:
0x04B2	0xBF8216  	MOV	I2C2CON, WREG
0x04B4	0x60007F  	AND	W0, #31, W0
0x04B6	0xE20000  	CP0	W0
0x04B8	0x320001  	BRA Z	L_I2C2_Stop34
L__I2C2_Stop74:
;__Lib_I2C_12_p24_p33.c,232 :: 		
0x04BA	0x37FFFB  	BRA	L_I2C2_Stop33
L_I2C2_Stop34:
;__Lib_I2C_12_p24_p33.c,234 :: 		
0x04BC	0xA84216  	BSET.B	I2C2CON, #2
;__Lib_I2C_12_p24_p33.c,235 :: 		
0x04BE	0x07FEA0  	RCALL	__Lib_I2C_12_p24_p33_I2C2_Is_Finished
;__Lib_I2C_12_p24_p33.c,236 :: 		
L_end_I2C2_Stop:
0x04C0	0xFA8000  	ULNK
0x04C2	0x060000  	RETURN
; end of _I2C2_Stop
_applicationTask:
;Click_3D_Hall_3_DSPIC.c,59 :: 		void applicationTask( )
;Click_3D_Hall_3_DSPIC.c,61 :: 		c3dhall3_OUT_XYZ( &axes_xyz[0] );
0x0FFE	0x781F8A  	PUSH	W10
0x1000	0x781F8B  	PUSH	W11
0x1002	0x20874A  	MOV	#lo_addr(_axes_xyz), W10
0x1004	0x07FEF2  	RCALL	_c3dhall3_OUT_XYZ
;Click_3D_Hall_3_DSPIC.c,63 :: 		mikrobus_logWrite( " X:", _LOG_TEXT );
0x1006	0xB3C01B  	MOV.B	#1, W11
0x1008	0x20800A  	MOV	#lo_addr(?lstr3_Click_3D_Hall_3_DSPIC), W10
0x100A	0x07FF4A  	RCALL	_mikrobus_logWrite
;Click_3D_Hall_3_DSPIC.c,64 :: 		IntToStr( axes_xyz[0], text );
0x100C	0x2087AB  	MOV	#lo_addr(_text), W11
0x100E	0x8043AA  	MOV	_axes_xyz, W10
0x1010	0x07FEC4  	RCALL	_IntToStr
;Click_3D_Hall_3_DSPIC.c,65 :: 		mikrobus_logWrite( text, _LOG_TEXT );
0x1012	0xB3C01B  	MOV.B	#1, W11
0x1014	0x2087AA  	MOV	#lo_addr(_text), W10
0x1016	0x07FF44  	RCALL	_mikrobus_logWrite
;Click_3D_Hall_3_DSPIC.c,66 :: 		mikrobus_logWrite( " Y:", _LOG_TEXT );
0x1018	0xB3C01B  	MOV.B	#1, W11
0x101A	0x20841A  	MOV	#lo_addr(?lstr4_Click_3D_Hall_3_DSPIC), W10
0x101C	0x07FF41  	RCALL	_mikrobus_logWrite
;Click_3D_Hall_3_DSPIC.c,67 :: 		IntToStr( axes_xyz[1], text );
0x101E	0x2087AB  	MOV	#lo_addr(_text), W11
0x1020	0x8043BA  	MOV	_axes_xyz+2, W10
0x1022	0x07FEBB  	RCALL	_IntToStr
;Click_3D_Hall_3_DSPIC.c,68 :: 		mikrobus_logWrite( text, _LOG_TEXT );
0x1024	0xB3C01B  	MOV.B	#1, W11
0x1026	0x2087AA  	MOV	#lo_addr(_text), W10
0x1028	0x07FF3B  	RCALL	_mikrobus_logWrite
;Click_3D_Hall_3_DSPIC.c,69 :: 		mikrobus_logWrite( " Z:", _LOG_TEXT );
0x102A	0xB3C01B  	MOV.B	#1, W11
0x102C	0x20845A  	MOV	#lo_addr(?lstr5_Click_3D_Hall_3_DSPIC), W10
0x102E	0x07FF38  	RCALL	_mikrobus_logWrite
;Click_3D_Hall_3_DSPIC.c,70 :: 		IntToStr( axes_xyz[2], text );
0x1030	0x2087AB  	MOV	#lo_addr(_text), W11
0x1032	0x8043CA  	MOV	_axes_xyz+4, W10
0x1034	0x07FEB2  	RCALL	_IntToStr
;Click_3D_Hall_3_DSPIC.c,71 :: 		mikrobus_logWrite( text, _LOG_LINE );
0x1036	0xB3C02B  	MOV.B	#2, W11
0x1038	0x2087AA  	MOV	#lo_addr(_text), W10
0x103A	0x07FF32  	RCALL	_mikrobus_logWrite
;Click_3D_Hall_3_DSPIC.c,73 :: 		Delay_ms(100);
0x103C	0x200038  	MOV	#3, W8
0x103E	0x208D57  	MOV	#2261, W7
L_applicationTask4:
0x1040	0xED200E  	DEC	W7
0x1042	0x3AFFFE  	BRA NZ	L_applicationTask4
0x1044	0xED2010  	DEC	W8
0x1046	0x3AFFFC  	BRA NZ	L_applicationTask4
;Click_3D_Hall_3_DSPIC.c,74 :: 		}
L_end_applicationTask:
0x1048	0x7805CF  	POP	W11
0x104A	0x78054F  	POP	W10
0x104C	0x060000  	RETURN
; end of _applicationTask
_c3dhall3_OUT_XYZ:
0x0DEA	0xFA0006  	LNK	#6
;__c3dhall3_Driver.c,261 :: 		void c3dhall3_OUT_XYZ( int16_t *OUT_XYZ )
;__c3dhall3_Driver.c,265 :: 		c3dhall3_readRegisters( 0x68, auxBuffer, 6 );
0x0DEC	0x781F8B  	PUSH	W11
0x0DEE	0x781F8C  	PUSH	W12
0x0DF0	0x470060  	ADD	W14, #0, W0
0x0DF2	0x781F8A  	PUSH	W10
0x0DF4	0xB3C06C  	MOV.B	#6, W12
0x0DF6	0x780580  	MOV	W0, W11
0x0DF8	0xB3C68A  	MOV.B	#104, W10
0x0DFA	0x07FDCC  	RCALL	_c3dhall3_readRegisters
0x0DFC	0x78054F  	POP	W10
;__c3dhall3_Driver.c,267 :: 		OUT_XYZ[0] = auxBuffer[1];
0x0DFE	0x4701E0  	ADD	W14, #0, W3
0x0E00	0x418061  	ADD	W3, #1, W0
0x0E02	0xFB8010  	ZE	[W0], W0
0x0E04	0x780D00  	MOV	W0, [W10]
;__c3dhall3_Driver.c,268 :: 		OUT_XYZ[0] <<= 8;
0x0E06	0x78001A  	MOV	[W10], W0
0x0E08	0xDD0048  	SL	W0, #8, W0
0x0E0A	0x780D00  	MOV	W0, [W10]
;__c3dhall3_Driver.c,269 :: 		OUT_XYZ[0] |= auxBuffer[0];
0x0E0C	0x78009A  	MOV	[W10], W1
0x0E0E	0xFB8013  	ZE	[W3], W0
0x0E10	0x708000  	IOR	W1, W0, W0
0x0E12	0x780D00  	MOV	W0, [W10]
;__c3dhall3_Driver.c,271 :: 		OUT_XYZ[1] = auxBuffer[3];
0x0E14	0x4500E2  	ADD	W10, #2, W1
0x0E16	0x418063  	ADD	W3, #3, W0
0x0E18	0xFB8010  	ZE	[W0], W0
0x0E1A	0x780880  	MOV	W0, [W1]
;__c3dhall3_Driver.c,272 :: 		OUT_XYZ[1] <<= 8;
0x0E1C	0x4500E2  	ADD	W10, #2, W1
0x0E1E	0x780011  	MOV	[W1], W0
0x0E20	0xDD0048  	SL	W0, #8, W0
0x0E22	0x780880  	MOV	W0, [W1]
;__c3dhall3_Driver.c,273 :: 		OUT_XYZ[1] |= auxBuffer[2];
0x0E24	0x450162  	ADD	W10, #2, W2
0x0E26	0x418062  	ADD	W3, #2, W0
0x0E28	0x780092  	MOV	[W2], W1
0x0E2A	0xFB8010  	ZE	[W0], W0
0x0E2C	0x708000  	IOR	W1, W0, W0
0x0E2E	0x780900  	MOV	W0, [W2]
;__c3dhall3_Driver.c,275 :: 		OUT_XYZ[2] = auxBuffer[5];
0x0E30	0x4500E4  	ADD	W10, #4, W1
0x0E32	0x418065  	ADD	W3, #5, W0
0x0E34	0xFB8010  	ZE	[W0], W0
0x0E36	0x780880  	MOV	W0, [W1]
;__c3dhall3_Driver.c,276 :: 		OUT_XYZ[2] <<= 8;
0x0E38	0x4500E4  	ADD	W10, #4, W1
0x0E3A	0x780011  	MOV	[W1], W0
0x0E3C	0xDD0048  	SL	W0, #8, W0
0x0E3E	0x780880  	MOV	W0, [W1]
;__c3dhall3_Driver.c,277 :: 		OUT_XYZ[2] |= auxBuffer[4];
0x0E40	0x450164  	ADD	W10, #4, W2
0x0E42	0x418064  	ADD	W3, #4, W0
0x0E44	0x780092  	MOV	[W2], W1
0x0E46	0xFB8010  	ZE	[W0], W0
0x0E48	0x708000  	IOR	W1, W0, W0
0x0E4A	0x780900  	MOV	W0, [W2]
;__c3dhall3_Driver.c,278 :: 		}
L_end_c3dhall3_OUT_XYZ:
0x0E4C	0x78064F  	POP	W12
0x0E4E	0x7805CF  	POP	W11
0x0E50	0xFA8000  	ULNK
0x0E52	0x060000  	RETURN
; end of _c3dhall3_OUT_XYZ
_c3dhall3_readRegisters:
0x0994	0xFA0002  	LNK	#2
;__c3dhall3_Driver.c,137 :: 		void c3dhall3_readRegisters( uint8_t registerAddress, uint8_t *registerBuffer, uint8_t nRegisters )
;__c3dhall3_Driver.c,139 :: 		if (c3dhall3_communicationType == 0)
0x0996	0x781F8A  	PUSH	W10
0x0998	0x781F8B  	PUSH	W11
0x099A	0x781F8D  	PUSH	W13
0x099C	0x208490  	MOV	#lo_addr(__c3dhall3_Driver_c3dhall3_communicationType), W0
0x099E	0x784010  	MOV.B	[W0], W0
0x09A0	0xE10460  	CP.B	W0, #0
0x09A2	0x3A001E  	BRA NZ	L_c3dhall3_readRegisters14
L__c3dhall3_readRegisters51:
;__c3dhall3_Driver.c,145 :: 		spi_auxBufferIn[0] = registerAddress;
0x09A4	0x470160  	ADD	W14, #0, W2
0x09A6	0x78490A  	MOV.B	W10, [W2]
;__c3dhall3_Driver.c,146 :: 		spi_auxBufferIn[0] |= 0x80;
0x09A8	0xFB8092  	ZE	[W2], W1
0x09AA	0x200800  	MOV	#128, W0
0x09AC	0x708000  	IOR	W1, W0, W0
0x09AE	0x784900  	MOV.B	W0, [W2]
;__c3dhall3_Driver.c,148 :: 		hal_gpio_rstSet(1);
0x09B0	0x781F8C  	PUSH	W12
0x09B2	0x781F8B  	PUSH	W11
0x09B4	0xB3C01A  	MOV.B	#1, W10
0x09B6	0x804280  	MOV	__c3dhall3_Driver_hal_gpio_rstSet, W0
0x09B8	0x010000  	CALL	W0
;__c3dhall3_Driver.c,149 :: 		hal_gpio_csSet(0);
0x09BA	0xEF2014  	CLR	W10
0x09BC	0x804290  	MOV	__c3dhall3_Driver_hal_gpio_csSet, W0
0x09BE	0x010000  	CALL	W0
;__c3dhall3_Driver.c,150 :: 		hal_spiWrite( spi_auxBufferIn, 1 );
0x09C0	0x470060  	ADD	W14, #0, W0
0x09C2	0x20001B  	MOV	#1, W11
0x09C4	0x780500  	MOV	W0, W10
0x09C6	0x07FE99  	RCALL	__c3dhall3_Driver_hal_spiWrite
;__c3dhall3_Driver.c,151 :: 		hal_gpio_rstSet(0);
0x09C8	0xEF2014  	CLR	W10
0x09CA	0x804280  	MOV	__c3dhall3_Driver_hal_gpio_rstSet, W0
0x09CC	0x010000  	CALL	W0
0x09CE	0x7805CF  	POP	W11
0x09D0	0x78064F  	POP	W12
;__c3dhall3_Driver.c,152 :: 		hal_spiRead( registerBuffer, nRegisters );
0x09D2	0x78050B  	MOV	W11, W10
0x09D4	0xFB858C  	ZE	W12, W11
0x09D6	0x07FE80  	RCALL	__c3dhall3_Driver_hal_spiRead
;__c3dhall3_Driver.c,153 :: 		hal_gpio_csSet(1);
0x09D8	0xB3C01A  	MOV.B	#1, W10
0x09DA	0x804290  	MOV	__c3dhall3_Driver_hal_gpio_csSet, W0
0x09DC	0x010000  	CALL	W0
;__c3dhall3_Driver.c,155 :: 		}
0x09DE	0x37001C  	BRA	L_c3dhall3_readRegisters15
L_c3dhall3_readRegisters14:
;__c3dhall3_Driver.c,156 :: 		else if (c3dhall3_communicationType == 1)
0x09E0	0x208490  	MOV	#lo_addr(__c3dhall3_Driver_c3dhall3_communicationType), W0
0x09E2	0x784010  	MOV.B	[W0], W0
0x09E4	0xE10461  	CP.B	W0, #1
0x09E6	0x3A0018  	BRA NZ	L_c3dhall3_readRegisters16
L__c3dhall3_readRegisters52:
;__c3dhall3_Driver.c,160 :: 		i2c_regAddr = registerAddress;
0x09E8	0x98471A  	MOV.B	W10, [W14+1]
;__c3dhall3_Driver.c,161 :: 		i2c_regAddr |= 0x80;
0x09EA	0xB3C801  	MOV.B	#128, W1
0x09EC	0x470061  	ADD	W14, #1, W0
0x09EE	0x754801  	IOR.B	W10, W1, [W0]
;__c3dhall3_Driver.c,163 :: 		hal_gpio_csSet(1);
0x09F0	0x781F8C  	PUSH	W12
0x09F2	0x781F8B  	PUSH	W11
0x09F4	0xB3C01A  	MOV.B	#1, W10
0x09F6	0x804290  	MOV	__c3dhall3_Driver_hal_gpio_csSet, W0
0x09F8	0x010000  	CALL	W0
;__c3dhall3_Driver.c,165 :: 		hal_i2cStart( );
0x09FA	0x07FE8F  	RCALL	__c3dhall3_Driver_hal_i2cStart
;__c3dhall3_Driver.c,166 :: 		hal_i2cWrite( _slaveAddress, &i2c_regAddr, 1, END_MODE_RESTART );
0x09FC	0x4700E1  	ADD	W14, #1, W1
0x09FE	0x2085E0  	MOV	#lo_addr(__c3dhall3_Driver__slaveAddress), W0
0x0A00	0xB3C01D  	MOV.B	#1, W13
0x0A02	0x20001C  	MOV	#1, W12
0x0A04	0x780581  	MOV	W1, W11
0x0A06	0x784510  	MOV.B	[W0], W10
0x0A08	0x07FF24  	RCALL	__c3dhall3_Driver_hal_i2cWrite
0x0A0A	0x7805CF  	POP	W11
0x0A0C	0x78064F  	POP	W12
;__c3dhall3_Driver.c,167 :: 		hal_i2cRead( _slaveAddress, registerBuffer, nRegisters, END_MODE_STOP );
0x0A0E	0x2085E0  	MOV	#lo_addr(__c3dhall3_Driver__slaveAddress), W0
0x0A10	0xEF201A  	CLR	W13
0x0A12	0xFB860C  	ZE	W12, W12
0x0A14	0x784510  	MOV.B	[W0], W10
0x0A16	0x07FE22  	RCALL	__c3dhall3_Driver_hal_i2cRead
;__c3dhall3_Driver.c,168 :: 		}
L_c3dhall3_readRegisters16:
L_c3dhall3_readRegisters15:
;__c3dhall3_Driver.c,169 :: 		}
L_end_c3dhall3_readRegisters:
0x0A18	0x7806CF  	POP	W13
0x0A1A	0x7805CF  	POP	W11
0x0A1C	0x78054F  	POP	W10
0x0A1E	0xFA8000  	ULNK
0x0A20	0x060000  	RETURN
; end of _c3dhall3_readRegisters
__c3dhall3_Driver_hal_spiRead:
;__hal_dspic.c,47 :: 		static void hal_spiRead(uint8_t *pBuf, uint16_t nBytes)
;__hal_dspic.c,49 :: 		uint8_t *ptr = pBuf;
; ptr start address is: 4 (W2)
0x06D8	0x78010A  	MOV	W10, W2
; ptr end address is: 4 (W2)
;__hal_dspic.c,50 :: 		while( nBytes-- )
L___c3dhall3_Driver_hal_spiRead2:
; ptr start address is: 4 (W2)
0x06DA	0x78008B  	MOV	W11, W1
0x06DC	0x558061  	SUB	W11, #1, W0
0x06DE	0x780580  	MOV	W0, W11
0x06E0	0xE20002  	CP0	W1
0x06E2	0x32000A  	BRA Z	L___c3dhall3_Driver_hal_spiRead3
L___c3dhall3_Driver_hal_spiRead34:
;__hal_dspic.c,51 :: 		*( ptr++ ) = fp_spiRead( 0x00 );
0x06E4	0x781F82  	PUSH	W2
0x06E6	0xBE9F8A  	PUSH.D	W10
0x06E8	0xEF2014  	CLR	W10
0x06EA	0x804301  	MOV	__c3dhall3_Driver_fp_spiRead, W1
0x06EC	0x010001  	CALL	W1
0x06EE	0xBE054F  	POP.D	W10
0x06F0	0x78014F  	POP	W2
0x06F2	0x784900  	MOV.B	W0, [W2]
0x06F4	0xEC2004  	INC	W2
; ptr end address is: 4 (W2)
0x06F6	0x37FFF1  	BRA	L___c3dhall3_Driver_hal_spiRead2
L___c3dhall3_Driver_hal_spiRead3:
;__hal_dspic.c,52 :: 		}
L_end_hal_spiRead:
0x06F8	0x060000  	RETURN
; end of __c3dhall3_Driver_hal_spiRead
__c3dhall3_Driver_hal_i2cRead:
0x065C	0xFA0004  	LNK	#4
;__hal_dspic.c,125 :: 		static int hal_i2cRead(uint8_t slaveAddress, uint8_t *pBuf, uint16_t nBytes, uint8_t endMode)
;__hal_dspic.c,127 :: 		int res = 0;
0x065E	0x781F8A  	PUSH	W10
0x0660	0x200000  	MOV	#0, W0
0x0662	0x980710  	MOV	W0, [W14+2]
;__hal_dspic.c,128 :: 		uint8_t *ptr = pBuf;
0x0664	0x98070B  	MOV	W11, [W14+0]
;__hal_dspic.c,129 :: 		res |= fp_i2cWrite((slaveAddress << 1) | 1);
0x0666	0xFB800A  	ZE	W10, W0
0x0668	0xDD0041  	SL	W0, #1, W0
0x066A	0x700061  	IOR	W0, #1, W0
0x066C	0xBE9F8C  	PUSH.D	W12
0x066E	0x784500  	MOV.B	W0, W10
0x0670	0x804311  	MOV	__c3dhall3_Driver_fp_i2cWrite, W1
0x0672	0x010001  	CALL	W1
0x0674	0xBE064F  	POP.D	W12
0x0676	0x470162  	ADD	W14, #2, W2
0x0678	0x4700E2  	ADD	W14, #2, W1
0x067A	0x700892  	IOR	W0, [W2], [W1]
;__hal_dspic.c,130 :: 		while(--nBytes)
L___c3dhall3_Driver_hal_i2cRead10:
0x067C	0x560061  	SUB	W12, #1, W0
0x067E	0x780600  	MOV	W0, W12
0x0680	0xE20018  	CP0	W12
0x0682	0x32000D  	BRA Z	L___c3dhall3_Driver_hal_i2cRead11
L___c3dhall3_Driver_hal_i2cRead44:
;__hal_dspic.c,131 :: 		*ptr++ = fp_i2cRead(ACK_BIT);
0x0684	0xBE9F8C  	PUSH.D	W12
0x0686	0xBE9F8A  	PUSH.D	W10
0x0688	0xEF2014  	CLR	W10
0x068A	0x8042C1  	MOV	__c3dhall3_Driver_fp_i2cRead, W1
0x068C	0x010001  	CALL	W1
0x068E	0xBE054F  	POP.D	W10
0x0690	0xBE064F  	POP.D	W12
0x0692	0x90008E  	MOV	[W14+0], W1
0x0694	0x784880  	MOV.B	W0, [W1]
0x0696	0x90008E  	MOV	[W14+0], W1
0x0698	0x470060  	ADD	W14, #0, W0
0x069A	0x408861  	ADD	W1, #1, [W0]
0x069C	0x37FFEF  	BRA	L___c3dhall3_Driver_hal_i2cRead10
L___c3dhall3_Driver_hal_i2cRead11:
;__hal_dspic.c,132 :: 		*ptr = fp_i2cRead(NACK_BIT);
0x069E	0xBE9F8C  	PUSH.D	W12
0x06A0	0xBE9F8A  	PUSH.D	W10
0x06A2	0x20001A  	MOV	#1, W10
0x06A4	0x8042C1  	MOV	__c3dhall3_Driver_fp_i2cRead, W1
0x06A6	0x010001  	CALL	W1
0x06A8	0xBE054F  	POP.D	W10
0x06AA	0xBE064F  	POP.D	W12
0x06AC	0x90008E  	MOV	[W14+0], W1
0x06AE	0x784880  	MOV.B	W0, [W1]
;__hal_dspic.c,133 :: 		if(endMode == END_MODE_STOP)
0x06B0	0xE16C60  	CP.B	W13, #0
0x06B2	0x3A0006  	BRA NZ	L___c3dhall3_Driver_hal_i2cRead12
L___c3dhall3_Driver_hal_i2cRead45:
;__hal_dspic.c,134 :: 		fp_i2cStop();
0x06B4	0x8042D0  	MOV	__c3dhall3_Driver_fp_i2cStop, W0
0x06B6	0xBE9F8C  	PUSH.D	W12
0x06B8	0xBE9F8A  	PUSH.D	W10
0x06BA	0x010000  	CALL	W0
0x06BC	0xBE054F  	POP.D	W10
0x06BE	0xBE064F  	POP.D	W12
L___c3dhall3_Driver_hal_i2cRead12:
;__hal_dspic.c,135 :: 		if(endMode == END_MODE_RESTART)
0x06C0	0xE16C61  	CP.B	W13, #1
0x06C2	0x3A0006  	BRA NZ	L___c3dhall3_Driver_hal_i2cRead13
L___c3dhall3_Driver_hal_i2cRead46:
;__hal_dspic.c,136 :: 		fp_i2cRestart();
0x06C4	0x8042E0  	MOV	__c3dhall3_Driver_fp_i2cRestart, W0
0x06C6	0xBE9F8C  	PUSH.D	W12
0x06C8	0xBE9F8A  	PUSH.D	W10
0x06CA	0x010000  	CALL	W0
0x06CC	0xBE054F  	POP.D	W10
0x06CE	0xBE064F  	POP.D	W12
L___c3dhall3_Driver_hal_i2cRead13:
;__hal_dspic.c,137 :: 		return res;
0x06D0	0x90001E  	MOV	[W14+2], W0
;__hal_dspic.c,138 :: 		}
;__hal_dspic.c,137 :: 		return res;
;__hal_dspic.c,138 :: 		}
L_end_hal_i2cRead:
0x06D2	0x78054F  	POP	W10
0x06D4	0xFA8000  	ULNK
0x06D6	0x060000  	RETURN
; end of __c3dhall3_Driver_hal_i2cRead
_I2C1_Read:
0x0482	0xFA0000  	LNK	#0
;__Lib_I2C_12_p24_p33.c,117 :: 		
;__Lib_I2C_12_p24_p33.c,118 :: 		
L_I2C1_Read15:
0x0484	0xBF8206  	MOV	I2C1CON, WREG
0x0486	0x60007F  	AND	W0, #31, W0
0x0488	0xE20000  	CP0	W0
0x048A	0x320001  	BRA Z	L_I2C1_Read16
L__I2C1_Read57:
;__Lib_I2C_12_p24_p33.c,119 :: 		
0x048C	0x37FFFB  	BRA	L_I2C1_Read15
L_I2C1_Read16:
;__Lib_I2C_12_p24_p33.c,121 :: 		
0x048E	0xA86206  	BSET.B	I2C1CON, #3
;__Lib_I2C_12_p24_p33.c,122 :: 		
0x0490	0x07FEE3  	RCALL	__Lib_I2C_12_p24_p33_I2C1_Is_Finished
;__Lib_I2C_12_p24_p33.c,125 :: 		
L_I2C1_Read17:
0x0492	0xBF8206  	MOV	I2C1CON, WREG
0x0494	0x60007F  	AND	W0, #31, W0
0x0496	0xE20000  	CP0	W0
0x0498	0x320001  	BRA Z	L_I2C1_Read18
L__I2C1_Read58:
;__Lib_I2C_12_p24_p33.c,126 :: 		
0x049A	0x37FFFB  	BRA	L_I2C1_Read17
L_I2C1_Read18:
;__Lib_I2C_12_p24_p33.c,130 :: 		
0x049C	0xE20014  	CP0	W10
0x049E	0x320002  	BRA Z	L_I2C1_Read19
L__I2C1_Read59:
;__Lib_I2C_12_p24_p33.c,131 :: 		
0x04A0	0xA8A206  	BSET.B	I2C1CON, #5
;__Lib_I2C_12_p24_p33.c,132 :: 		
0x04A2	0x370001  	BRA	L_I2C1_Read20
L_I2C1_Read19:
;__Lib_I2C_12_p24_p33.c,134 :: 		
0x04A4	0xA9A206  	BCLR.B	I2C1CON, #5
;__Lib_I2C_12_p24_p33.c,135 :: 		
L_I2C1_Read20:
;__Lib_I2C_12_p24_p33.c,136 :: 		
0x04A6	0xA88206  	BSET.B	I2C1CON, #4
;__Lib_I2C_12_p24_p33.c,137 :: 		
0x04A8	0x07FED7  	RCALL	__Lib_I2C_12_p24_p33_I2C1_Is_Finished
;__Lib_I2C_12_p24_p33.c,140 :: 		
0x04AA	0xBFC200  	MOV.B	I2C1RCV, WREG
;__Lib_I2C_12_p24_p33.c,141 :: 		
L_end_I2C1_Read:
0x04AC	0xFA8000  	ULNK
0x04AE	0x060000  	RETURN
; end of _I2C1_Read
_I2C2_Read:
0x0454	0xFA0000  	LNK	#0
;__Lib_I2C_12_p24_p33.c,250 :: 		
;__Lib_I2C_12_p24_p33.c,251 :: 		
L_I2C2_Read36:
0x0456	0xBF8216  	MOV	I2C2CON, WREG
0x0458	0x60007F  	AND	W0, #31, W0
0x045A	0xE20000  	CP0	W0
0x045C	0x320001  	BRA Z	L_I2C2_Read37
L__I2C2_Read77:
;__Lib_I2C_12_p24_p33.c,252 :: 		
0x045E	0x37FFFB  	BRA	L_I2C2_Read36
L_I2C2_Read37:
;__Lib_I2C_12_p24_p33.c,254 :: 		
0x0460	0xA86216  	BSET.B	I2C2CON, #3
;__Lib_I2C_12_p24_p33.c,255 :: 		
0x0462	0x07FECE  	RCALL	__Lib_I2C_12_p24_p33_I2C2_Is_Finished
;__Lib_I2C_12_p24_p33.c,258 :: 		
L_I2C2_Read38:
0x0464	0xBF8216  	MOV	I2C2CON, WREG
0x0466	0x60007F  	AND	W0, #31, W0
0x0468	0xE20000  	CP0	W0
0x046A	0x320001  	BRA Z	L_I2C2_Read39
L__I2C2_Read78:
;__Lib_I2C_12_p24_p33.c,259 :: 		
0x046C	0x37FFFB  	BRA	L_I2C2_Read38
L_I2C2_Read39:
;__Lib_I2C_12_p24_p33.c,263 :: 		
0x046E	0xE20014  	CP0	W10
0x0470	0x320002  	BRA Z	L_I2C2_Read40
L__I2C2_Read79:
;__Lib_I2C_12_p24_p33.c,264 :: 		
0x0472	0xA8A216  	BSET.B	I2C2CON, #5
;__Lib_I2C_12_p24_p33.c,265 :: 		
0x0474	0x370001  	BRA	L_I2C2_Read41
L_I2C2_Read40:
;__Lib_I2C_12_p24_p33.c,267 :: 		
0x0476	0xA9A216  	BCLR.B	I2C2CON, #5
;__Lib_I2C_12_p24_p33.c,268 :: 		
L_I2C2_Read41:
;__Lib_I2C_12_p24_p33.c,269 :: 		
0x0478	0xA88216  	BSET.B	I2C2CON, #4
;__Lib_I2C_12_p24_p33.c,270 :: 		
0x047A	0x07FEC2  	RCALL	__Lib_I2C_12_p24_p33_I2C2_Is_Finished
;__Lib_I2C_12_p24_p33.c,273 :: 		
0x047C	0xBFC210  	MOV.B	I2C2RCV, WREG
;__Lib_I2C_12_p24_p33.c,274 :: 		
L_end_I2C2_Read:
0x047E	0xFA8000  	ULNK
0x0480	0x060000  	RETURN
; end of _I2C2_Read
_IntToStr:
0x0D9A	0xFA0000  	LNK	#0
;__Lib_Conversions.c,195 :: 		
;__Lib_Conversions.c,201 :: 		
0x0D9C	0x781F8A  	PUSH	W10
; negative start address is: 8 (W4)
0x0D9E	0xEF2008  	CLR	W4
;__Lib_Conversions.c,202 :: 		
; inword start address is: 0 (W0)
0x0DA0	0x78000A  	MOV	W10, W0
;__Lib_Conversions.c,203 :: 		
0x0DA2	0xE15060  	CP	W10, #0
0x0DA4	0x3D0003  	BRA GE	L__IntToStr113
L__IntToStr156:
; inword end address is: 0 (W0)
;__Lib_Conversions.c,204 :: 		
0x0DA6	0x200014  	MOV	#1, W4
;__Lib_Conversions.c,205 :: 		
; inword start address is: 0 (W0)
0x0DA8	0x150060  	SUBR	W10, #0, W0
; inword end address is: 0 (W0)
; negative end address is: 8 (W4)
;__Lib_Conversions.c,206 :: 		
0x0DAA	0x370000  	BRA	L_IntToStr37
L__IntToStr113:
;__Lib_Conversions.c,203 :: 		
;__Lib_Conversions.c,206 :: 		
L_IntToStr37:
;__Lib_Conversions.c,207 :: 		
; inword start address is: 0 (W0)
; negative start address is: 8 (W4)
0x0DAC	0x780500  	MOV	W0, W10
; inword end address is: 0 (W0)
0x0DAE	0x07FDCE  	RCALL	_WordToStr
;__Lib_Conversions.c,209 :: 		
; i start address is: 6 (W3)
0x0DB0	0x200063  	MOV	#6, W3
; negative end address is: 8 (W4)
; i end address is: 6 (W3)
0x0DB2	0x780104  	MOV	W4, W2
;__Lib_Conversions.c,210 :: 		
L_IntToStr38:
; i start address is: 6 (W3)
; negative start address is: 4 (W2)
0x0DB4	0xE11860  	CP	W3, #0
0x0DB6	0x360006  	BRA LEU	L_IntToStr39
L__IntToStr157:
;__Lib_Conversions.c,211 :: 		
0x0DB8	0x458083  	ADD	W11, W3, W1
0x0DBA	0x518061  	SUB	W3, #1, W0
0x0DBC	0x458000  	ADD	W11, W0, W0
0x0DBE	0x784890  	MOV.B	[W0], [W1]
;__Lib_Conversions.c,212 :: 		
0x0DC0	0xED2006  	DEC	W3
;__Lib_Conversions.c,213 :: 		
; i end address is: 6 (W3)
0x0DC2	0x37FFF8  	BRA	L_IntToStr38
L_IntToStr39:
;__Lib_Conversions.c,214 :: 		
0x0DC4	0xB3C200  	MOV.B	#32, W0
0x0DC6	0x784D80  	MOV.B	W0, [W11]
;__Lib_Conversions.c,215 :: 		
0x0DC8	0xE20004  	CP0	W2
0x0DCA	0x32000C  	BRA Z	L_IntToStr40
L__IntToStr158:
; negative end address is: 4 (W2)
;__Lib_Conversions.c,216 :: 		
; i start address is: 4 (W2)
0x0DCC	0xEF2004  	CLR	W2
; i end address is: 4 (W2)
;__Lib_Conversions.c,217 :: 		
L_IntToStr41:
; i start address is: 4 (W2)
0x0DCE	0x458002  	ADD	W11, W2, W0
0x0DD0	0x784090  	MOV.B	[W0], W1
0x0DD2	0xB3C200  	MOV.B	#32, W0
0x0DD4	0xE10C00  	CP.B	W1, W0
0x0DD6	0x3A0002  	BRA NZ	L_IntToStr42
L__IntToStr159:
; i start address is: 4 (W2)
0x0DD8	0xEC2004  	INC	W2
; i end address is: 4 (W2)
0x0DDA	0x37FFF9  	BRA	L_IntToStr41
L_IntToStr42:
;__Lib_Conversions.c,218 :: 		
0x0DDC	0x510061  	SUB	W2, #1, W0
; i end address is: 4 (W2)
;__Lib_Conversions.c,219 :: 		
0x0DDE	0x458080  	ADD	W11, W0, W1
0x0DE0	0xB3C2D0  	MOV.B	#45, W0
0x0DE2	0x784880  	MOV.B	W0, [W1]
L_IntToStr40:
;__Lib_Conversions.c,220 :: 		
L_end_IntToStr:
0x0DE4	0x78054F  	POP	W10
0x0DE6	0xFA8000  	ULNK
0x0DE8	0x060000  	RETURN
; end of _IntToStr
_WordToStr:
0x094C	0xFA0002  	LNK	#2
;__Lib_Conversions.c,98 :: 		
;__Lib_Conversions.c,103 :: 		
; len start address is: 4 (W2)
0x094E	0xEF2004  	CLR	W2
; len end address is: 4 (W2)
L_WordToStr11:
; len start address is: 4 (W2)
0x0950	0xE11465  	CP.B	W2, #5
0x0952	0x310006  	BRA GEU	L_WordToStr12
L__WordToStr139:
;__Lib_Conversions.c,104 :: 		
0x0954	0xFB8002  	ZE	W2, W0
0x0956	0x458080  	ADD	W11, W0, W1
0x0958	0xB3C200  	MOV.B	#32, W0
0x095A	0x784880  	MOV.B	W0, [W1]
;__Lib_Conversions.c,103 :: 		
0x095C	0xEC6004  	INC.B	W2
;__Lib_Conversions.c,104 :: 		
0x095E	0x37FFF8  	BRA	L_WordToStr11
L_WordToStr12:
;__Lib_Conversions.c,105 :: 		
0x0960	0xFB8002  	ZE	W2, W0
0x0962	0x458080  	ADD	W11, W0, W1
0x0964	0xEF2000  	CLR	W0
0x0966	0x784880  	MOV.B	W0, [W1]
; len start address is: 6 (W3)
0x0968	0x5141E1  	SUB.B	W2, #1, W3
; len end address is: 4 (W2)
; len end address is: 6 (W3)
;__Lib_Conversions.c,107 :: 		
L_WordToStr14:
;__Lib_Conversions.c,108 :: 		
; len start address is: 6 (W3)
0x096A	0xFB8003  	ZE	W3, W0
0x096C	0x458000  	ADD	W11, W0, W0
0x096E	0x980700  	MOV	W0, [W14+0]
0x0970	0x2000A2  	MOV	#10, W2
0x0972	0x090011  	REPEAT	#17
0x0974	0xD88502  	DIV.U	W10, W2
0x0976	0x200300  	MOV	#48, W0
0x0978	0x408080  	ADD	W1, W0, W1
0x097A	0x90000E  	MOV	[W14+0], W0
0x097C	0x784801  	MOV.B	W1, [W0]
;__Lib_Conversions.c,109 :: 		
0x097E	0x2000A2  	MOV	#10, W2
0x0980	0x090011  	REPEAT	#17
0x0982	0xD88502  	DIV.U	W10, W2
0x0984	0x780500  	MOV	W0, W10
;__Lib_Conversions.c,110 :: 		
0x0986	0xE10060  	CP	W0, #0
0x0988	0x3A0001  	BRA NZ	L_WordToStr16
L__WordToStr140:
; len end address is: 6 (W3)
;__Lib_Conversions.c,111 :: 		
0x098A	0x370002  	BRA	L_WordToStr15
L_WordToStr16:
;__Lib_Conversions.c,112 :: 		
; len start address is: 6 (W3)
0x098C	0xED6006  	DEC.B	W3
;__Lib_Conversions.c,113 :: 		
; len end address is: 6 (W3)
0x098E	0x37FFED  	BRA	L_WordToStr14
L_WordToStr15:
;__Lib_Conversions.c,114 :: 		
L_end_WordToStr:
0x0990	0xFA8000  	ULNK
0x0992	0x060000  	RETURN
; end of _WordToStr
0x1098	0x20800A  	MOV	#2048, W10
0x109A	0x20000B  	MOV	#0, W11
0x109C	0x090056  	REPEAT	#86
0x109E	0x781D0B  	MOV	W11, [W10++]
0x10A0	0x060000  	RETURN
0x10A2	0x208001  	MOV	#lo_addr(?lstr3_Click_3D_Hall_3_DSPIC), W1
0x10A4	0x280000  	MOV	#32768, W0
0x10A6	0x090023  	REPEAT	#35
0x10A8	0x7818B0  	MOV	[W0++], [W1++]
0x10AA	0x7858B0  	MOV.B	[W0++], [W1++]
0x10AC	0x060000  	RETURN
;Click_3D_Hall_3_DSPIC.c,0 :: ?ICS?lstr3_Click_3D_Hall_3_DSPIC [4]
0x8000	0x5820 ;?ICS?lstr3_Click_3D_Hall_3_DSPIC+0
0x8002	0x003A ;?ICS?lstr3_Click_3D_Hall_3_DSPIC+2
; end of ?ICS?lstr3_Click_3D_Hall_3_DSPIC
;,0 :: _initBlock_1 [69]
; Containing: ?ICS?lstr1_Click_3D_Hall_3_DSPIC [29]
;             ?ICS?lstr2_Click_3D_Hall_3_DSPIC [32]
;             ?ICS?lstr4_Click_3D_Hall_3_DSPIC [4]
;             ?ICS?lstr5_Click_3D_Hall_3_DSPIC [4]
0x8004	0x2020 ;_initBlock_1+0 : ?ICS?lstr1_Click_3D_Hall_3_DSPIC at 0x8004
0x8006	0x2E2E ;_initBlock_1+2
0x8008	0x202E ;_initBlock_1+4
0x800A	0x7973 ;_initBlock_1+6
0x800C	0x7473 ;_initBlock_1+8
0x800E	0x6D65 ;_initBlock_1+10
0x8010	0x6920 ;_initBlock_1+12
0x8012	0x696E ;_initBlock_1+14
0x8014	0x2074 ;_initBlock_1+16
0x8016	0x6F64 ;_initBlock_1+18
0x8018	0x656E ;_initBlock_1+20
0x801A	0x2E20 ;_initBlock_1+22
0x801C	0x2E2E ;_initBlock_1+24
0x801E	0x2020 ;_initBlock_1+26
0x8020	0x2E00 ;_initBlock_1+28 : ?ICS?lstr2_Click_3D_Hall_3_DSPIC at 0x8021
0x8022	0x2E2E ;_initBlock_1+30
0x8024	0x6120 ;_initBlock_1+32
0x8026	0x7070 ;_initBlock_1+34
0x8028	0x696C ;_initBlock_1+36
0x802A	0x6163 ;_initBlock_1+38
0x802C	0x6974 ;_initBlock_1+40
0x802E	0x6E6F ;_initBlock_1+42
0x8030	0x6920 ;_initBlock_1+44
0x8032	0x696E ;_initBlock_1+46
0x8034	0x2074 ;_initBlock_1+48
0x8036	0x6F64 ;_initBlock_1+50
0x8038	0x656E ;_initBlock_1+52
0x803A	0x2E20 ;_initBlock_1+54
0x803C	0x2E2E ;_initBlock_1+56
0x803E	0x2020 ;_initBlock_1+58
0x8040	0x2000 ;_initBlock_1+60 : ?ICS?lstr4_Click_3D_Hall_3_DSPIC at 0x8041
0x8042	0x3A59 ;_initBlock_1+62
0x8044	0x2000 ;_initBlock_1+64 : ?ICS?lstr5_Click_3D_Hall_3_DSPIC at 0x8045
0x8046	0x3A5A ;_initBlock_1+66
0x8048	0x00 ;_initBlock_1+68
; end of _initBlock_1
;easypicfusion_v7_P33FJ256GP710A.c,47 :: __MIKROBUS1_GPIO [48]
0x804A	0x0C0C ;__MIKROBUS1_GPIO+0
0x804C	0x0C02 ;__MIKROBUS1_GPIO+2
0x804E	0x0BF8 ;__MIKROBUS1_GPIO+4
0x8050	0x0D7C ;__MIKROBUS1_GPIO+6
0x8052	0x0D72 ;__MIKROBUS1_GPIO+8
0x8054	0x0D68 ;__MIKROBUS1_GPIO+10
0x8056	0x0D86 ;__MIKROBUS1_GPIO+12
0x8058	0x0D90 ;__MIKROBUS1_GPIO+14
0x805A	0x0D5E ;__MIKROBUS1_GPIO+16
0x805C	0x0D2C ;__MIKROBUS1_GPIO+18
0x805E	0x0D22 ;__MIKROBUS1_GPIO+20
0x8060	0x0D18 ;__MIKROBUS1_GPIO+22
0x8062	0xFFFF ;__MIKROBUS1_GPIO+24
0x8064	0xFFFF ;__MIKROBUS1_GPIO+26
0x8066	0xFFFF ;__MIKROBUS1_GPIO+28
0x8068	0xFFFF ;__MIKROBUS1_GPIO+30
0x806A	0xFFFF ;__MIKROBUS1_GPIO+32
0x806C	0xFFFF ;__MIKROBUS1_GPIO+34
0x806E	0xFFFF ;__MIKROBUS1_GPIO+36
0x8070	0xFFFF ;__MIKROBUS1_GPIO+38
0x8072	0xFFFF ;__MIKROBUS1_GPIO+40
0x8074	0xFFFF ;__MIKROBUS1_GPIO+42
0x8076	0xFFFF ;__MIKROBUS1_GPIO+44
0x8078	0xFFFF ;__MIKROBUS1_GPIO+46
; end of __MIKROBUS1_GPIO
;easypicfusion_v7_P33FJ256GP710A.c,15 :: __MIKROBUS1_I2C [10]
0x807A	0x031C ;__MIKROBUS1_I2C+0
0x807C	0x04B0 ;__MIKROBUS1_I2C+2
0x807E	0x0546 ;__MIKROBUS1_I2C+4
0x8080	0x0298 ;__MIKROBUS1_I2C+6
0x8082	0x0454 ;__MIKROBUS1_I2C+8
; end of __MIKROBUS1_I2C
;Click_3D_Hall_3_DSPIC.c,18 :: __C3DHALL3_I2C_CFG [4]
0x8084	0x86A0 ;__C3DHALL3_I2C_CFG+0
0x8086	0x0001 ;__C3DHALL3_I2C_CFG+2
; end of __C3DHALL3_I2C_CFG
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0200      [14]    __Lib_I2C_12_p24_p33_I2C2_Is_Finished
0x020E      [74]    _I2C2_Is_Idle
0x0258      [14]    __Lib_I2C_12_p24_p33_I2C1_Is_Finished
0x0266       [4]    _Get_Fosc_Per_Cyc
0x026A      [10]    _UART2_Data_Ready
0x0274      [24]    _SPI1_Read
0x028C      [12]    _UART2_Tx_Idle
0x0298      [22]    _I2C2_Write
0x02AE      [88]    __Modulus_32x32
0x0306      [22]    _I2C1_Write
0x031C      [42]    _I2C2_Start
0x0346      [12]    _UART1_Read
0x0352      [74]    _I2C1_Is_Idle
0x039C      [42]    _I2C1_Start
0x03C6      [12]    _UART2_Read
0x03D2      [24]    _SPI2_Read
0x03EA      [10]    _UART1_Data_Ready
0x03F4      [12]    _UART1_Tx_Idle
0x0400      [20]    _I2C1_Restart
0x0414       [6]    _Get_Fosc_kHz
0x041A      [14]    _Delay_100ms
0x0428      [14]    __Lib_I2C_12_p24_p33_I2C2_Wait_For_Idle
0x0436      [30]    __Lib_I2C_12_p24_p33_SetI2C2Ptrs
0x0454      [46]    _I2C2_Read
0x0482      [46]    _I2C1_Read
0x04B0      [20]    _I2C2_Stop
0x04C4      [10]    _Delay_1us
0x04CE      [82]    __Divide_32x32
0x0520      [18]    __Multiply_32x32
0x0532      [20]    _I2C1_Stop
0x0546      [20]    _I2C2_Restart
0x055A     [258]    _UART1_Init
0x065C     [124]    __c3dhall3_Driver_hal_i2cRead
0x06D8      [34]    __c3dhall3_Driver_hal_spiRead
0x06FA      [32]    __c3dhall3_Driver_hal_spiWrite
0x071A      [18]    __c3dhall3_Driver_hal_i2cStart
0x072C     [258]    _UART2_Init
0x082E      [14]    _UART2_Write
0x083C      [14]    _UART1_Write
0x084A       [8]    _SPI2_Write
0x0852     [110]    __c3dhall3_Driver_hal_i2cWrite
0x08C0       [8]    _SPI1_Write
0x08C8      [72]    _I2C2_Init
0x0910      [10]    easypicfusion_v7_P33FJ256GP710A__setRX_2
0x091A      [10]    easypicfusion_v7_P33FJ256GP710A__setINT_2
0x0924      [10]    easypicfusion_v7_P33FJ256GP710A__setPWM_2
0x092E      [10]    easypicfusion_v7_P33FJ256GP710A__setMISO_2
0x0938      [10]    easypicfusion_v7_P33FJ256GP710A__setMOSI_2
0x0942      [10]    easypicfusion_v7_P33FJ256GP710A__setTX_2
0x094C      [72]    _WordToStr
0x0994     [142]    _c3dhall3_readRegisters
0x0A22     [192]    _c3dhall3_writeRegisters
0x0AE2      [10]    easypicfusion_v7_P33FJ256GP710A__setSCL_2
0x0AEC      [10]    easypicfusion_v7_P33FJ256GP710A__setSDA_2
0x0AF6      [30]    __c3dhall3_Driver_hal_i2cMap
0x0B14     [192]    easypicfusion_v7_P33FJ256GP710A__gpioInit_1
0x0BD4      [14]    easypicfusion_v7_P33FJ256GP710A__log_write
0x0BE2      [22]    __c3dhall3_Driver_hal_gpioMap
0x0BF8      [10]    easypicfusion_v7_P33FJ256GP710A__setCS_1
0x0C02      [10]    easypicfusion_v7_P33FJ256GP710A__setRST_1
0x0C0C      [10]    easypicfusion_v7_P33FJ256GP710A__setAN_1
0x0C16      [10]    easypicfusion_v7_P33FJ256GP710A__log_init1
0x0C20      [16]    easypicfusion_v7_P33FJ256GP710A__i2cInit_2
0x0C30      [16]    easypicfusion_v7_P33FJ256GP710A__i2cInit_1
0x0C40       [4]    easypicfusion_v7_P33FJ256GP710A__log_init2
0x0C44     [192]    easypicfusion_v7_P33FJ256GP710A__gpioInit_2
0x0D04      [10]    easypicfusion_v7_P33FJ256GP710A__log_initUartB
0x0D0E      [10]    easypicfusion_v7_P33FJ256GP710A__log_initUartA
0x0D18      [10]    easypicfusion_v7_P33FJ256GP710A__setSDA_1
0x0D22      [10]    easypicfusion_v7_P33FJ256GP710A__setSCL_1
0x0D2C      [10]    easypicfusion_v7_P33FJ256GP710A__setTX_1
0x0D36      [10]    easypicfusion_v7_P33FJ256GP710A__setAN_2
0x0D40      [10]    easypicfusion_v7_P33FJ256GP710A__setSCK_2
0x0D4A      [10]    easypicfusion_v7_P33FJ256GP710A__setCS_2
0x0D54      [10]    easypicfusion_v7_P33FJ256GP710A__setRST_2
0x0D5E      [10]    easypicfusion_v7_P33FJ256GP710A__setRX_1
0x0D68      [10]    easypicfusion_v7_P33FJ256GP710A__setMOSI_1
0x0D72      [10]    easypicfusion_v7_P33FJ256GP710A__setMISO_1
0x0D7C      [10]    easypicfusion_v7_P33FJ256GP710A__setSCK_1
0x0D86      [10]    easypicfusion_v7_P33FJ256GP710A__setPWM_1
0x0D90      [10]    easypicfusion_v7_P33FJ256GP710A__setINT_1
0x0D9A      [80]    _IntToStr
0x0DEA     [106]    _c3dhall3_OUT_XYZ
0x0E54      [34]    _mikrobus_i2cInit
0x0E76      [42]    _mikrobus_gpioInit
0x0EA0     [110]    _mikrobus_logWrite
0x0F0E      [32]    _c3dhall3_i2cDriverInit
0x0F2E      [62]    _c3dhall3_initilaziation
0x0F6C      [74]    _mikrobus_logInit
0x0FB6      [72]    _systemInit
0x0FFE      [80]    _applicationTask
0x104E      [42]    _applicationInit
0x1078      [32]    _main
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0206       [2]    I2C1CON
0x0200       [2]    I2C1RCV
0x0212       [2]    I2C2TRN
0x084A       [2]    __c3dhall3_Driver_hal_gpio_intGet
0x0216       [2]    I2C2CON
0x008A       [2]    IFS3
0x0086       [2]    IFS1
0x084C       [2]    _I2C_Is_Idle_Ptr
0x084E       [2]    _I2C_Start_Ptr
0x0218       [2]    I2C2STAT
0x0202       [2]    I2C1TRN
0x0208       [2]    I2C1STAT
0x0849       [1]    __c3dhall3_Driver_c3dhall3_communicationType
0x0850       [2]    __c3dhall3_Driver_hal_gpio_rstSet
0x0852       [2]    __c3dhall3_Driver_hal_gpio_csSet
0x02DE       [0]    TRISF13_bit
0x0854       [2]    __c3dhall3_Driver_fp_i2cStart
0x0856       [2]    __c3dhall3_Driver_fp_spiWrite
0x0858       [2]    __c3dhall3_Driver_fp_i2cRead
0x085A       [2]    __c3dhall3_Driver_fp_i2cStop
0x085C       [2]    __c3dhall3_Driver_fp_i2cRestart
0x085E       [1]    __c3dhall3_Driver__slaveAddress
0x0860       [2]    __c3dhall3_Driver_fp_spiRead
0x0862       [2]    __c3dhall3_Driver_fp_i2cWrite
0x0222       [2]    U1STA
0x0228       [2]    U1BRG
0x0230       [2]    U2MODE
0x0864       [2]    _UART_Rdy_Ptr
0x0866       [2]    _UART_Tx_Idle_Ptr
0x0220       [2]    U1MODE
0x0224       [2]    U1TXREG
0x0234       [2]    U2TXREG
0x0236       [2]    U2RXREG
0x0232       [2]    U2STA
0x0238       [2]    U2BRG
0x0226       [2]    U1RXREG
0x0868       [2]    _I2C_Stop_Ptr
0x0214       [2]    I2C2BRG
0x0210       [2]    I2C2RCV
0x086A       [2]    _I2C_Restart_Ptr
0x086C       [2]    _I2C_Read_Ptr
0x086E       [2]    _I2C_Write_Ptr
0x0268       [2]    SPI2BUF
0x0870       [2]    _UART_Wr_Ptr
0x0872       [2]    _UART_Rd_Ptr
0x0240       [2]    SPI1STAT
0x0248       [2]    SPI1BUF
0x0260       [2]    SPI2STAT
0x02D0       [0]    LATC2_bit
0x02E2       [0]    LATF7_bit
0x02E2       [0]    LATF6_bit
0x02E2       [0]    LATF8_bit
0x02D0       [0]    LATC1_bit
0x02CA       [0]    LATB8_bit
0x02D6       [0]    LATD1_bit
0x02E2       [0]    LATF13_bit
0x02D0       [0]    LATC4_bit
0x02C4       [0]    LATA3_bit
0x02E2       [0]    LATF12_bit
0x02C4       [0]    LATA13_bit
0x0874       [6]    _axes_xyz
0x087A      [50]    _text
0x02E2       [0]    LATF4_bit
0x02C4       [0]    LATA2_bit
0x02E2       [0]    LATF5_bit
0x02C4       [0]    LATA12_bit
0x02D6       [0]    LATD0_bit
0x02DE       [0]    TRISF5_bit
0x02C0       [0]    TRISA2_bit
0x02C0       [0]    TRISA3_bit
0x02D2       [0]    TRISD0_bit
0x02C0       [0]    TRISA12_bit
0x02DE       [0]    TRISF4_bit
0x02D2       [0]    TRISD1_bit
0x02C0       [0]    TRISA13_bit
0x02DE       [0]    TRISF12_bit
0x02C6       [0]    TRISB9_bit
0x02CC       [0]    TRISC3_bit
0x02CC       [0]    TRISC4_bit
0x032A       [2]    AD1PCFGH
0x032C       [2]    AD1PCFGL
0x036C       [2]    AD2PCFGL
0x02D0       [0]    LATC3_bit
0x02CA       [0]    LATB9_bit
0x08AC       [2]    _logger
0x02DE       [0]    TRISF6_bit
0x02DE       [0]    TRISF7_bit
0x02DE       [0]    TRISF8_bit
0x02C6       [0]    TRISB8_bit
0x02CC       [0]    TRISC1_bit
0x02CC       [0]    TRISC2_bit
0x0800       [4]    ?lstr3_Click_3D_Hall_3_DSPIC
0x0804      [29]    ?lstr1_Click_3D_Hall_3_DSPIC
0x0821      [32]    ?lstr2_Click_3D_Hall_3_DSPIC
0x0841       [4]    ?lstr4_Click_3D_Hall_3_DSPIC
0x0845       [4]    ?lstr5_Click_3D_Hall_3_DSPIC
0x0086       [2]    IFS1
0x008A       [2]    IFS3
0x0200       [2]    I2C1RCV
0x0202       [2]    I2C1TRN
0x0206       [2]    I2C1CON
0x0208       [2]    I2C1STAT
0x0210       [2]    I2C2RCV
0x0212       [2]    I2C2TRN
0x0214       [2]    I2C2BRG
0x0216       [2]    I2C2CON
0x0218       [2]    I2C2STAT
0x0220       [2]    U1MODE
0x0222       [2]    U1STA
0x0224       [2]    U1TXREG
0x0226       [2]    U1RXREG
0x0228       [2]    U1BRG
0x0230       [2]    U2MODE
0x0232       [2]    U2STA
0x0234       [2]    U2TXREG
0x0236       [2]    U2RXREG
0x0238       [2]    U2BRG
0x0240       [2]    SPI1STAT
0x0248       [2]    SPI1BUF
0x0260       [2]    SPI2STAT
0x0268       [2]    SPI2BUF
0x0014       [2]    FARG_SPI1_Read_buffer
0x0014       [1]    FARG_I2C2_Write_data_
0x0014       [1]    FARG_I2C1_Write_data_
0x032A       [2]    AD1PCFGH
0x032C       [2]    AD1PCFGL
0x036C       [2]    AD2PCFGL
0x0014       [2]    FARG_SPI2_Read_buffer
0x0014       [2]    FARG_I2C2_Read_ack
0x0014       [2]    FARG_I2C1_Read_ack
0x0014       [4]    FARG_UART1_Init_baud_rate
0x0014       [1]    FARG___c3dhall3_Driver_hal_i2cRead_slaveAddress
0x0016       [2]    FARG___c3dhall3_Driver_hal_i2cRead_pBuf
0x0018       [2]    FARG___c3dhall3_Driver_hal_i2cRead_nBytes
0x001A       [1]    FARG___c3dhall3_Driver_hal_i2cRead_endMode
0x0014       [2]    FARG___c3dhall3_Driver_hal_spiRead_pBuf
0x0016       [2]    FARG___c3dhall3_Driver_hal_spiRead_nBytes
0x0014       [2]    FARG___c3dhall3_Driver_hal_spiWrite_pBuf
0x0016       [2]    FARG___c3dhall3_Driver_hal_spiWrite_nBytes
0x0014       [4]    FARG_UART2_Init_baud_rate
0x0014       [2]    FARG_UART2_Write__data
0x0014       [2]    FARG_UART1_Write__data
0x0014       [2]    FARG_SPI2_Write_data_out
0x0014       [1]    FARG___c3dhall3_Driver_hal_i2cWrite_slaveAddress
0x0016       [2]    FARG___c3dhall3_Driver_hal_i2cWrite_pBuf
0x0018       [2]    FARG___c3dhall3_Driver_hal_i2cWrite_nBytes
0x001A       [1]    FARG___c3dhall3_Driver_hal_i2cWrite_endMode
0x0014       [2]    FARG_SPI1_Write_data_out
0x0014       [4]    FARG_I2C2_Init_scl
0x0014       [1]    FARG_easypicfusion_v7_P33FJ256GP710A__setRX_2_value
0x0014       [1]    FARG_easypicfusion_v7_P33FJ256GP710A__setINT_2_value
0x0014       [1]    FARG_easypicfusion_v7_P33FJ256GP710A__setPWM_2_value
0x0014       [1]    FARG_easypicfusion_v7_P33FJ256GP710A__setMISO_2_value
0x0014       [1]    FARG_easypicfusion_v7_P33FJ256GP710A__setMOSI_2_value
0x0014       [1]    FARG_easypicfusion_v7_P33FJ256GP710A__setTX_2_value
0x0014       [2]    FARG_WordToStr_input
0x0016       [2]    FARG_WordToStr_output
0x0014       [1]    FARG_c3dhall3_readRegisters_registerAddress
0x0016       [2]    FARG_c3dhall3_readRegisters_registerBuffer
0x0018       [1]    FARG_c3dhall3_readRegisters_nRegisters
0x0014       [1]    FARG_c3dhall3_writeRegisters_registerAddress
0x0016       [2]    FARG_c3dhall3_writeRegisters_registerBuffer
0x0018       [1]    FARG_c3dhall3_writeRegisters_nRegisters
0x0014       [1]    FARG_easypicfusion_v7_P33FJ256GP710A__setSCL_2_value
0x0014       [1]    FARG_easypicfusion_v7_P33FJ256GP710A__setSDA_2_value
0x0014       [2]    FARG___c3dhall3_Driver_hal_i2cMap_i2cObj
0x0014       [1]    FARG_easypicfusion_v7_P33FJ256GP710A__gpioInit_1_pin
0x0016       [1]    FARG_easypicfusion_v7_P33FJ256GP710A__gpioInit_1_dir
0x0014       [2]    FARG_easypicfusion_v7_P33FJ256GP710A__log_write_data_
0x0014       [2]    FARG___c3dhall3_Driver_hal_gpioMap_gpioObj
0x0014       [1]    FARG_easypicfusion_v7_P33FJ256GP710A__setCS_1_value
0x0014       [1]    FARG_easypicfusion_v7_P33FJ256GP710A__setRST_1_value
0x0014       [1]    FARG_easypicfusion_v7_P33FJ256GP710A__setAN_1_value
0x0014       [4]    FARG_easypicfusion_v7_P33FJ256GP710A__log_init1_baud
0x0014       [2]    FARG_easypicfusion_v7_P33FJ256GP710A__i2cInit_2_cfg
0x0014       [2]    FARG_easypicfusion_v7_P33FJ256GP710A__i2cInit_1_cfg
0x0014       [4]    FARG_easypicfusion_v7_P33FJ256GP710A__log_init2_baud
0x0014       [1]    FARG_easypicfusion_v7_P33FJ256GP710A__gpioInit_2_pin
0x0016       [1]    FARG_easypicfusion_v7_P33FJ256GP710A__gpioInit_2_dir
0x0014       [4]    FARG_easypicfusion_v7_P33FJ256GP710A__log_initUartB_baud
0x0014       [4]    FARG_easypicfusion_v7_P33FJ256GP710A__log_initUartA_baud
0x0014       [1]    FARG_easypicfusion_v7_P33FJ256GP710A__setSDA_1_value
0x0014       [1]    FARG_easypicfusion_v7_P33FJ256GP710A__setSCL_1_value
0x0014       [1]    FARG_easypicfusion_v7_P33FJ256GP710A__setTX_1_value
0x0014       [1]    FARG_easypicfusion_v7_P33FJ256GP710A__setAN_2_value
0x0014       [1]    FARG_easypicfusion_v7_P33FJ256GP710A__setSCK_2_value
0x0014       [1]    FARG_easypicfusion_v7_P33FJ256GP710A__setCS_2_value
0x0014       [1]    FARG_easypicfusion_v7_P33FJ256GP710A__setRST_2_value
0x0014       [1]    FARG_easypicfusion_v7_P33FJ256GP710A__setRX_1_value
0x0014       [1]    FARG_easypicfusion_v7_P33FJ256GP710A__setMOSI_1_value
0x0014       [1]    FARG_easypicfusion_v7_P33FJ256GP710A__setMISO_1_value
0x0014       [1]    FARG_easypicfusion_v7_P33FJ256GP710A__setSCK_1_value
0x0014       [1]    FARG_easypicfusion_v7_P33FJ256GP710A__setPWM_1_value
0x0014       [1]    FARG_easypicfusion_v7_P33FJ256GP710A__setINT_1_value
0x0014       [2]    FARG_IntToStr_input
0x0016       [2]    FARG_IntToStr_output
0x0014       [2]    FARG_c3dhall3_OUT_XYZ_OUT_XYZ
0x0014       [1]    FARG_mikrobus_i2cInit_bus
0x0016       [2]    FARG_mikrobus_i2cInit_cfg
0x0014       [1]    FARG_mikrobus_gpioInit_bus
0x0016       [1]    FARG_mikrobus_gpioInit_pin
0x0018       [1]    FARG_mikrobus_gpioInit_direction
0x0014       [2]    FARG_mikrobus_logWrite_data_
0x0016       [1]    FARG_mikrobus_logWrite_format
0x0014       [2]    FARG_c3dhall3_i2cDriverInit_gpioObj
0x0016       [2]    FARG_c3dhall3_i2cDriverInit_i2cObj
0x0018       [1]    FARG_c3dhall3_i2cDriverInit_slave
0x0014       [1]    FARG_mikrobus_logInit_port
0x0016       [4]    FARG_mikrobus_logInit_baud
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x8000       [4]    ?ICS?lstr3_Click_3D_Hall_3_DSPIC
0x8004      [29]    ?ICS?lstr1_Click_3D_Hall_3_DSPIC
0x8021      [32]    ?ICS?lstr2_Click_3D_Hall_3_DSPIC
0x8041       [4]    ?ICS?lstr4_Click_3D_Hall_3_DSPIC
0x8045       [4]    ?ICS?lstr5_Click_3D_Hall_3_DSPIC
0x804A      [48]    __MIKROBUS1_GPIO
0x807A      [10]    __MIKROBUS1_I2C
0x8084       [4]    __C3DHALL3_I2C_CFG
