#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Jun  6 16:28:11 2021
# Process ID: 6836
# Current directory: C:/Users/T480/Desktop/Lab4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16448 C:\Users\T480\Desktop\Lab4\Lab4.xpr
# Log file: C:/Users/T480/Desktop/Lab4/vivado.log
# Journal file: C:/Users/T480/Desktop/Lab4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/T480/Desktop/Lab4/Lab4.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/T480/Desktop/Lab4/Lab4.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 1018.562 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/T480/Desktop/Lab4/Lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/T480/Desktop/Lab4/Lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab4/lab4_code/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab4/lab4_code/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab4/lab4_code/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab4/lab4_code/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab4/lab4_code/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab4/lab4_code/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab4/lab4_code/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab4/lab4_code/Pipe_CPU_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipe_CPU_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab4/lab4_code/Pipe_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipe_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab4/lab4_code/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab4/lab4_code/Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab4/lab4_code/Shift_Left_Two_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift_Left_Two_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab4/lab4_code/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab4/lab4_code/add_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab4/lab4_code/alu_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab4/lab4_code/alu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab4/lab4_code/and_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab4/lab4_code/nor_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nor_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab4/lab4_code/or_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab4/lab4_code/slt_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slt_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab4/lab4_code/sub_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/T480/Desktop/Lab4/lab4_code/TestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/T480/Desktop/Lab4/Lab4.sim/sim_1/behav/xsim'
"xelab -wto 34d6f12ada3d491bb96bc2e6ab4c65c6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 34d6f12ada3d491bb96bc2e6ab4c65c6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab4/lab4_code/add_32.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab4/lab4_code/add_32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab4/lab4_code/add_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab4/lab4_code/add_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab4/lab4_code/add_32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab4/lab4_code/add_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab4/lab4_code/add_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab4/lab4_code/add_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab4/lab4_code/add_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab4/lab4_code/add_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab4/lab4_code/add_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab4/lab4_code/add_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab4/lab4_code/add_32.v:84]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab4/lab4_code/add_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab4/lab4_code/add_32.v:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab4/lab4_code/add_32.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab4/lab4_code/add_32.v:108]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab4/lab4_code/add_32.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab4/lab4_code/add_32.v:110]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab4/lab4_code/add_32.v:121]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab4/lab4_code/add_32.v:122]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab4/lab4_code/add_32.v:123]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab4/lab4_code/add_32.v:134]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab4/lab4_code/add_32.v:135]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab4/lab4_code/add_32.v:136]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab4/lab4_code/and_32.v:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab4/lab4_code/and_32.v:61]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab4/lab4_code/and_32.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab4/lab4_code/and_32.v:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab4/lab4_code/and_32.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab4/lab4_code/and_32.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab4/lab4_code/and_32.v:121]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab4/lab4_code/and_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab4/lab4_code/and_32.v:133]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab4/lab4_code/or_32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab4/lab4_code/or_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab4/lab4_code/or_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab4/lab4_code/or_32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab4/lab4_code/or_32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab4/lab4_code/or_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab4/lab4_code/or_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab4/lab4_code/or_32.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab4/lab4_code/or_32.v:68]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab4/lab4_code/or_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab4/lab4_code/or_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab4/lab4_code/or_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab4/lab4_code/or_32.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab4/lab4_code/or_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab4/lab4_code/or_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab4/lab4_code/or_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab4/lab4_code/or_32.v:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab4/lab4_code/or_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab4/lab4_code/or_32.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab4/lab4_code/or_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab4/lab4_code/or_32.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab4/lab4_code/or_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab4/lab4_code/or_32.v:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab4/lab4_code/or_32.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab4/lab4_code/or_32.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab4/lab4_code/or_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab4/lab4_code/or_32.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab4/lab4_code/or_32.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab4/lab4_code/or_32.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab4/lab4_code/or_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab4/lab4_code/or_32.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab4/lab4_code/or_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab4/lab4_code/sub_32.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab4/lab4_code/sub_32.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab4/lab4_code/sub_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab4/lab4_code/sub_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab4/lab4_code/sub_32.v:55]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab4/lab4_code/sub_32.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab4/lab4_code/sub_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab4/lab4_code/sub_32.v:67]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab4/lab4_code/sub_32.v:68]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab4/lab4_code/sub_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab4/lab4_code/sub_32.v:79]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab4/lab4_code/sub_32.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab4/lab4_code/sub_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab4/lab4_code/sub_32.v:91]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab4/lab4_code/sub_32.v:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab4/lab4_code/sub_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab4/lab4_code/sub_32.v:103]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab4/lab4_code/sub_32.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab4/lab4_code/sub_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab4/lab4_code/sub_32.v:115]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab4/lab4_code/sub_32.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab4/lab4_code/sub_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab4/lab4_code/sub_32.v:127]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab4/lab4_code/sub_32.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab4/lab4_code/sub_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab4/lab4_code/nor_32.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab4/lab4_code/nor_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab4/lab4_code/nor_32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab4/lab4_code/nor_32.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab4/lab4_code/nor_32.v:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab4/lab4_code/nor_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab4/lab4_code/nor_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab4/lab4_code/nor_32.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab4/lab4_code/nor_32.v:60]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab4/lab4_code/nor_32.v:61]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab4/lab4_code/nor_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab4/lab4_code/nor_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab4/lab4_code/nor_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab4/lab4_code/nor_32.v:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab4/lab4_code/nor_32.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab4/lab4_code/nor_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab4/lab4_code/nor_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab4/lab4_code/nor_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab4/lab4_code/nor_32.v:84]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab4/lab4_code/nor_32.v:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab4/lab4_code/nor_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab4/lab4_code/nor_32.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab4/lab4_code/nor_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab4/lab4_code/nor_32.v:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab4/lab4_code/nor_32.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab4/lab4_code/nor_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab4/lab4_code/nor_32.v:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab4/lab4_code/nor_32.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab4/lab4_code/nor_32.v:108]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab4/lab4_code/nor_32.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab4/lab4_code/nor_32.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab4/lab4_code/nor_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab4/lab4_code/nor_32.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab4/lab4_code/nor_32.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab4/lab4_code/nor_32.v:120]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab4/lab4_code/nor_32.v:127]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab4/lab4_code/nor_32.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab4/lab4_code/nor_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab4/lab4_code/nor_32.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'operation' [C:/Users/T480/Desktop/Lab4/lab4_code/nor_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab4/lab4_code/slt_32.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab4/lab4_code/slt_32.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/T480/Desktop/Lab4/lab4_code/slt_32.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab4/lab4_code/slt_32.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab4/lab4_code/slt_32.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab4/lab4_code/slt_32.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab4/lab4_code/slt_32.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab4/lab4_code/slt_32.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab4/lab4_code/slt_32.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab4/lab4_code/slt_32.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab4/lab4_code/slt_32.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab4/lab4_code/slt_32.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab4/lab4_code/slt_32.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab4/lab4_code/slt_32.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab4/lab4_code/slt_32.v:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab4/lab4_code/slt_32.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab4/lab4_code/slt_32.v:106]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab4/lab4_code/slt_32.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab4/lab4_code/slt_32.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab4/lab4_code/slt_32.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab4/lab4_code/slt_32.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab4/lab4_code/slt_32.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_invert' [C:/Users/T480/Desktop/Lab4/lab4_code/slt_32.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_invert' [C:/Users/T480/Desktop/Lab4/lab4_code/slt_32.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab4/lab4_code/alu_4.v:62]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab4/lab4_code/alu_4.v:75]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'less' [C:/Users/T480/Desktop/Lab4/lab4_code/alu_4.v:88]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX_2to1(size=32)
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.alu_top
Compiling module xil_defaultlib.alu_4
Compiling module xil_defaultlib.add_32
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Pipe_Reg(size=64)
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Pipe_Reg(size=149)
Compiling module xil_defaultlib.Shift_Left_Two_32
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.and_32
Compiling module xil_defaultlib.or_32
Compiling module xil_defaultlib.sub_32
Compiling module xil_defaultlib.nor_32
Compiling module xil_defaultlib.slt_32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MUX_2to1(size=5)
Compiling module xil_defaultlib.Pipe_Reg(size=107)
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Pipe_Reg(size=71)
Compiling module xil_defaultlib.Pipe_CPU_1
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1018.562 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/T480/Desktop/Lab4/Lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Register===========================================================

r0=          0, r1=          0, r2=          0, r3=          0, r4=          0, r5=          0, r6=          0, r7=          0
 
r8=          0, r9=          0, r10=          0, r11=          0, r12=          0, r13=          0, r14=          0, r15=          0
 
r16=          0, r17=          0, r18=          0, r19=          0, r20=          0, r21=          0, r22=          0, r23=          0
 
r24=          0, r25=          0, r26=          0, r27=          0, r28=          0, r29=          0, r30=          0, r31=          0
 

Memory===========================================================

m0=         0, m1=         0, m2=         0, m3=         0, m4=         0, m5=         0, m6=         0, m7=         0

m8=         0, m9=         0, m10=         0, m11=         0, m12=         0, m13=         0, m14=         0, m15=         0

r16=         0, m17=         0, m18=         0, m19=         0, m20=         0, m21=         0, m22=         0, m23=         0

m24=         0, m25=         0, m26=         0, m27=         0, m28=         0, m29=         0, m30=         0, m31=         0
Register===========================================================

r0=          0, r1=          0, r2=          0, r3=          0, r4=          0, r5=          0, r6=          0, r7=          0
 
r8=          0, r9=          0, r10=          0, r11=          0, r12=          0, r13=          0, r14=          0, r15=          0
 
r16=          0, r17=          0, r18=          0, r19=          0, r20=          0, r21=          0, r22=          0, r23=          0
 
r24=          0, r25=          0, r26=          0, r27=          0, r28=          0, r29=          0, r30=          0, r31=          0
 

Memory===========================================================

m0=         0, m1=         0, m2=         0, m3=         0, m4=         0, m5=         0, m6=         0, m7=         0

m8=         0, m9=         0, m10=         0, m11=         0, m12=         0, m13=         0, m14=         0, m15=         0

r16=         0, m17=         0, m18=         0, m19=         0, m20=         0, m21=         0, m22=         0, m23=         0

m24=         0, m25=         0, m26=         0, m27=         0, m28=         0, m29=         0, m30=         0, m31=         0
Register===========================================================

r0=          0, r1=          0, r2=          0, r3=          0, r4=          0, r5=          0, r6=          0, r7=          0
 
r8=          0, r9=          0, r10=          0, r11=          0, r12=          0, r13=          0, r14=          0, r15=          0
 
r16=          0, r17=          0, r18=          0, r19=          0, r20=          0, r21=          0, r22=          0, r23=          0
 
r24=          0, r25=          0, r26=          0, r27=          0, r28=          0, r29=          0, r30=          0, r31=          0
 

Memory===========================================================

m0=         0, m1=         0, m2=         0, m3=         0, m4=         0, m5=         0, m6=         0, m7=         0

m8=         0, m9=         0, m10=         0, m11=         0, m12=         0, m13=         0, m14=         0, m15=         0

r16=         0, m17=         0, m18=         0, m19=         0, m20=         0, m21=         0, m22=         0, m23=         0

m24=         0, m25=         0, m26=         0, m27=         0, m28=         0, m29=         0, m30=         0, m31=         0
Register===========================================================

r0=          0, r1=          0, r2=          0, r3=          0, r4=          0, r5=          0, r6=          0, r7=          0
 
r8=          0, r9=          0, r10=          0, r11=          0, r12=          0, r13=          0, r14=          0, r15=          0
 
r16=          0, r17=          0, r18=          0, r19=          0, r20=          0, r21=          0, r22=          0, r23=          0
 
r24=          0, r25=          0, r26=          0, r27=          0, r28=          0, r29=          0, r30=          0, r31=          0
 

Memory===========================================================

m0=         0, m1=         0, m2=         0, m3=         0, m4=         0, m5=         0, m6=         0, m7=         0

m8=         0, m9=         0, m10=         0, m11=         0, m12=         0, m13=         0, m14=         0, m15=         0

r16=         0, m17=         0, m18=         0, m19=         0, m20=         0, m21=         0, m22=         0, m23=         0

m24=         0, m25=         0, m26=         0, m27=         0, m28=         0, m29=         0, m30=         0, m31=         0
Register===========================================================

r0=          0, r1=          0, r2=          0, r3=          0, r4=          0, r5=          0, r6=          0, r7=          0
 
r8=          0, r9=          0, r10=          0, r11=          0, r12=          0, r13=          0, r14=          0, r15=          0
 
r16=          0, r17=          0, r18=          0, r19=          0, r20=          0, r21=          0, r22=          0, r23=          0
 
r24=          0, r25=          0, r26=          0, r27=          0, r28=          0, r29=          0, r30=          0, r31=          0
 

Memory===========================================================

m0=         0, m1=         0, m2=         0, m3=         0, m4=         0, m5=         0, m6=         0, m7=         0

m8=         0, m9=         0, m10=         0, m11=         0, m12=         0, m13=         0, m14=         0, m15=         0

r16=         0, m17=         0, m18=         0, m19=         0, m20=         0, m21=         0, m22=         0, m23=         0

m24=         0, m25=         0, m26=         0, m27=         0, m28=         0, m29=         0, m30=         0, m31=         0
Register===========================================================

r0=          0, r1=         16, r2=          0, r3=          0, r4=          0, r5=          0, r6=          0, r7=          0
 
r8=          0, r9=          0, r10=          0, r11=          0, r12=          0, r13=          0, r14=          0, r15=          0
 
r16=          0, r17=          0, r18=          0, r19=          0, r20=          0, r21=          0, r22=          0, r23=          0
 
r24=          0, r25=          0, r26=          0, r27=          0, r28=          0, r29=          0, r30=          0, r31=          0
 

Memory===========================================================

m0=         0, m1=         0, m2=         0, m3=         0, m4=         0, m5=         0, m6=         0, m7=         0

m8=         0, m9=         0, m10=         0, m11=         0, m12=         0, m13=         0, m14=         0, m15=         0

r16=         0, m17=         0, m18=         0, m19=         0, m20=         0, m21=         0, m22=         0, m23=         0

m24=         0, m25=         0, m26=         0, m27=         0, m28=         0, m29=         0, m30=         0, m31=         0
Register===========================================================

r0=          0, r1=         16, r2=          0, r3=          8, r4=          0, r5=          0, r6=          0, r7=          0
 
r8=          0, r9=          0, r10=          0, r11=          0, r12=          0, r13=          0, r14=          0, r15=          0
 
r16=          0, r17=          0, r18=          0, r19=          0, r20=          0, r21=          0, r22=          0, r23=          0
 
r24=          0, r25=          0, r26=          0, r27=          0, r28=          0, r29=          0, r30=          0, r31=          0
 

Memory===========================================================

m0=         0, m1=         0, m2=         0, m3=         0, m4=         0, m5=         0, m6=         0, m7=         0

m8=         0, m9=         0, m10=         0, m11=         0, m12=         0, m13=         0, m14=         0, m15=         0

r16=         0, m17=         0, m18=         0, m19=         0, m20=         0, m21=         0, m22=         0, m23=         0

m24=         0, m25=         0, m26=         0, m27=         0, m28=         0, m29=         0, m30=         0, m31=         0
Register===========================================================

r0=          0, r1=         16, r2=          0, r3=          8, r4=          0, r5=          0, r6=          0, r7=          0
 
r8=          0, r9=        100, r10=          0, r11=          0, r12=          0, r13=          0, r14=          0, r15=          0
 
r16=          0, r17=          0, r18=          0, r19=          0, r20=          0, r21=          0, r22=          0, r23=          0
 
r24=          0, r25=          0, r26=          0, r27=          0, r28=          0, r29=          0, r30=          0, r31=          0
 

Memory===========================================================

m0=         0, m1=         0, m2=         0, m3=         0, m4=         0, m5=         0, m6=         0, m7=         0

m8=         0, m9=         0, m10=         0, m11=         0, m12=         0, m13=         0, m14=         0, m15=         0

r16=         0, m17=         0, m18=         0, m19=         0, m20=         0, m21=         0, m22=         0, m23=         0

m24=         0, m25=         0, m26=         0, m27=         0, m28=         0, m29=         0, m30=         0, m31=         0
Register===========================================================

r0=          0, r1=         16, r2=          0, r3=          8, r4=          0, r5=          0, r6=          0, r7=          0
 
r8=          0, r9=        100, r10=          0, r11=          0, r12=          0, r13=          0, r14=          0, r15=          0
 
r16=          0, r17=          0, r18=          0, r19=          0, r20=          0, r21=          0, r22=          0, r23=          0
 
r24=          0, r25=          0, r26=          0, r27=          0, r28=          0, r29=          0, r30=          0, r31=          0
 

Memory===========================================================

m0=         0, m1=        16, m2=         0, m3=         0, m4=         0, m5=         0, m6=         0, m7=         0

m8=         0, m9=         0, m10=         0, m11=         0, m12=         0, m13=         0, m14=         0, m15=         0

r16=         0, m17=         0, m18=         0, m19=         0, m20=         0, m21=         0, m22=         0, m23=         0

m24=         0, m25=         0, m26=         0, m27=         0, m28=         0, m29=         0, m30=         0, m31=         0
Register===========================================================

r0=          0, r1=         16, r2=          0, r3=          8, r4=          0, r5=          0, r6=          0, r7=         26
 
r8=          0, r9=        100, r10=          0, r11=          0, r12=          0, r13=          0, r14=          0, r15=          0
 
r16=          0, r17=          0, r18=          0, r19=          0, r20=          0, r21=          0, r22=          0, r23=          0
 
r24=          0, r25=          0, r26=          0, r27=          0, r28=          0, r29=          0, r30=          0, r31=          0
 

Memory===========================================================

m0=         0, m1=        16, m2=         0, m3=         0, m4=         0, m5=         0, m6=         0, m7=         0

m8=         0, m9=         0, m10=         0, m11=         0, m12=         0, m13=         0, m14=         0, m15=         0

r16=         0, m17=         0, m18=         0, m19=         0, m20=         0, m21=         0, m22=         0, m23=         0

m24=         0, m25=         0, m26=         0, m27=         0, m28=         0, m29=         0, m30=         0, m31=         0
Register===========================================================

r0=          0, r1=         16, r2=          0, r3=          8, r4=         16, r5=          0, r6=          0, r7=         26
 
r8=          0, r9=        100, r10=          0, r11=          0, r12=          0, r13=          0, r14=          0, r15=          0
 
r16=          0, r17=          0, r18=          0, r19=          0, r20=          0, r21=          0, r22=          0, r23=          0
 
r24=          0, r25=          0, r26=          0, r27=          0, r28=          0, r29=          0, r30=          0, r31=          0
 

Memory===========================================================

m0=         0, m1=        16, m2=         0, m3=         0, m4=         0, m5=         0, m6=         0, m7=         0

m8=         0, m9=         0, m10=         0, m11=         0, m12=         0, m13=         0, m14=         0, m15=         0

r16=         0, m17=         0, m18=         0, m19=         0, m20=         0, m21=         0, m22=         0, m23=         0

m24=         0, m25=         0, m26=         0, m27=         0, m28=         0, m29=         0, m30=         0, m31=         0
Register===========================================================

r0=          0, r1=         16, r2=         20, r3=          8, r4=         16, r5=          0, r6=          0, r7=         26
 
r8=          0, r9=        100, r10=          0, r11=          0, r12=          0, r13=          0, r14=          0, r15=          0
 
r16=          0, r17=          0, r18=          0, r19=          0, r20=          0, r21=          0, r22=          0, r23=          0
 
r24=          0, r25=          0, r26=          0, r27=          0, r28=          0, r29=          0, r30=          0, r31=          0
 

Memory===========================================================

m0=         0, m1=        16, m2=         0, m3=         0, m4=         0, m5=         0, m6=         0, m7=         0

m8=         0, m9=         0, m10=         0, m11=         0, m12=         0, m13=         0, m14=         0, m15=         0

r16=         0, m17=         0, m18=         0, m19=         0, m20=         0, m21=         0, m22=         0, m23=         0

m24=         0, m25=         0, m26=         0, m27=         0, m28=         0, m29=         0, m30=         0, m31=         0
Register===========================================================

r0=          0, r1=         16, r2=         20, r3=          8, r4=         16, r5=          0, r6=         24, r7=         26
 
r8=          0, r9=        100, r10=          0, r11=          0, r12=          0, r13=          0, r14=          0, r15=          0
 
r16=          0, r17=          0, r18=          0, r19=          0, r20=          0, r21=          0, r22=          0, r23=          0
 
r24=          0, r25=          0, r26=          0, r27=          0, r28=          0, r29=          0, r30=          0, r31=          0
 

Memory===========================================================

m0=         0, m1=        16, m2=         0, m3=         0, m4=         0, m5=         0, m6=         0, m7=         0

m8=         0, m9=         0, m10=         0, m11=         0, m12=         0, m13=         0, m14=         0, m15=         0

r16=         0, m17=         0, m18=         0, m19=         0, m20=         0, m21=         0, m22=         0, m23=         0

m24=         0, m25=         0, m26=         0, m27=         0, m28=         0, m29=         0, m30=         0, m31=         0
Register===========================================================

r0=          0, r1=         16, r2=         20, r3=          8, r4=         16, r5=          0, r6=         24, r7=         26
 
r8=          8, r9=        100, r10=          0, r11=          0, r12=          0, r13=          0, r14=          0, r15=          0
 
r16=          0, r17=          0, r18=          0, r19=          0, r20=          0, r21=          0, r22=          0, r23=          0
 
r24=          0, r25=          0, r26=          0, r27=          0, r28=          0, r29=          0, r30=          0, r31=          0
 

Memory===========================================================

m0=         0, m1=        16, m2=         0, m3=         0, m4=         0, m5=         0, m6=         0, m7=         0

m8=         0, m9=         0, m10=         0, m11=         0, m12=         0, m13=         0, m14=         0, m15=         0

r16=         0, m17=         0, m18=         0, m19=         0, m20=         0, m21=         0, m22=         0, m23=         0

m24=         0, m25=         0, m26=         0, m27=         0, m28=         0, m29=         0, m30=         0, m31=         0
Register===========================================================

r0=          0, r1=         16, r2=         20, r3=          8, r4=         16, r5=          8, r6=         24, r7=         26
 
r8=          8, r9=        100, r10=          0, r11=          0, r12=          0, r13=          0, r14=          0, r15=          0
 
r16=          0, r17=          0, r18=          0, r19=          0, r20=          0, r21=          0, r22=          0, r23=          0
 
r24=          0, r25=          0, r26=          0, r27=          0, r28=          0, r29=          0, r30=          0, r31=          0
 

Memory===========================================================

m0=         0, m1=        16, m2=         0, m3=         0, m4=         0, m5=         0, m6=         0, m7=         0

m8=         0, m9=         0, m10=         0, m11=         0, m12=         0, m13=         0, m14=         0, m15=         0

r16=         0, m17=         0, m18=         0, m19=         0, m20=         0, m21=         0, m22=         0, m23=         0

m24=         0, m25=         0, m26=         0, m27=         0, m28=         0, m29=         0, m30=         0, m31=         0
Register===========================================================

r0=          0, r1=         16, r2=         20, r3=          8, r4=         16, r5=          8, r6=         24, r7=         26
 
r8=          8, r9=        100, r10=          0, r11=          0, r12=          0, r13=          0, r14=          0, r15=          0
 
r16=          0, r17=          0, r18=          0, r19=          0, r20=          0, r21=          0, r22=          0, r23=          0
 
r24=          0, r25=          0, r26=          0, r27=          0, r28=          0, r29=          0, r30=          0, r31=          0
 

Memory===========================================================

m0=         0, m1=        16, m2=         0, m3=         0, m4=         0, m5=         0, m6=         0, m7=         0

m8=         0, m9=         0, m10=         0, m11=         0, m12=         0, m13=         0, m14=         0, m15=         0

r16=         0, m17=         0, m18=         0, m19=         0, m20=         0, m21=         0, m22=         0, m23=         0

m24=         0, m25=         0, m26=         0, m27=         0, m28=         0, m29=         0, m30=         0, m31=         0
Register===========================================================

r0=          0, r1=         16, r2=         20, r3=          8, r4=         16, r5=          8, r6=         24, r7=         26
 
r8=          8, r9=        100, r10=          0, r11=          0, r12=          0, r13=          0, r14=          0, r15=          0
 
r16=          0, r17=          0, r18=          0, r19=          0, r20=          0, r21=          0, r22=          0, r23=          0
 
r24=          0, r25=          0, r26=          0, r27=          0, r28=          0, r29=          0, r30=          0, r31=          0
 

Memory===========================================================

m0=         0, m1=        16, m2=         0, m3=         0, m4=         0, m5=         0, m6=         0, m7=         0

m8=         0, m9=         0, m10=         0, m11=         0, m12=         0, m13=         0, m14=         0, m15=         0

r16=         0, m17=         0, m18=         0, m19=         0, m20=         0, m21=         0, m22=         0, m23=         0

m24=         0, m25=         0, m26=         0, m27=         0, m28=         0, m29=         0, m30=         0, m31=         0
Register===========================================================

r0=          0, r1=         16, r2=         20, r3=          8, r4=         16, r5=          8, r6=         24, r7=         26
 
r8=          8, r9=        100, r10=          0, r11=          0, r12=          0, r13=          0, r14=          0, r15=          0
 
r16=          0, r17=          0, r18=          0, r19=          0, r20=          0, r21=          0, r22=          0, r23=          0
 
r24=          0, r25=          0, r26=          0, r27=          0, r28=          0, r29=          0, r30=          0, r31=          0
 

Memory===========================================================

m0=         0, m1=        16, m2=         0, m3=         0, m4=         0, m5=         0, m6=         0, m7=         0

m8=         0, m9=         0, m10=         0, m11=         0, m12=         0, m13=         0, m14=         0, m15=         0

r16=         0, m17=         0, m18=         0, m19=         0, m20=         0, m21=         0, m22=         0, m23=         0

m24=         0, m25=         0, m26=         0, m27=         0, m28=         0, m29=         0, m30=         0, m31=         0
Register===========================================================

r0=          0, r1=         16, r2=         20, r3=          8, r4=         16, r5=          8, r6=         24, r7=         26
 
r8=          8, r9=        100, r10=          0, r11=          0, r12=          0, r13=          0, r14=          0, r15=          0
 
r16=          0, r17=          0, r18=          0, r19=          0, r20=          0, r21=          0, r22=          0, r23=          0
 
r24=          0, r25=          0, r26=          0, r27=          0, r28=          0, r29=          0, r30=          0, r31=          0
 

Memory===========================================================

m0=         0, m1=        16, m2=         0, m3=         0, m4=         0, m5=         0, m6=         0, m7=         0

m8=         0, m9=         0, m10=         0, m11=         0, m12=         0, m13=         0, m14=         0, m15=         0

r16=         0, m17=         0, m18=         0, m19=         0, m20=         0, m21=         0, m22=         0, m23=         0

m24=         0, m25=         0, m26=         0, m27=         0, m28=         0, m29=         0, m30=         0, m31=         0
Register===========================================================

r0=          0, r1=         16, r2=         20, r3=          8, r4=         16, r5=          8, r6=         24, r7=         26
 
r8=          8, r9=        100, r10=          0, r11=          0, r12=          0, r13=          0, r14=          0, r15=          0
 
r16=          0, r17=          0, r18=          0, r19=          0, r20=          0, r21=          0, r22=          0, r23=          0
 
r24=          0, r25=          0, r26=          0, r27=          0, r28=          0, r29=          0, r30=          0, r31=          0
 

Memory===========================================================

m0=         0, m1=        16, m2=         0, m3=         0, m4=         0, m5=         0, m6=         0, m7=         0

m8=         0, m9=         0, m10=         0, m11=         0, m12=         0, m13=         0, m14=         0, m15=         0

r16=         0, m17=         0, m18=         0, m19=         0, m20=         0, m21=         0, m22=         0, m23=         0

m24=         0, m25=         0, m26=         0, m27=         0, m28=         0, m29=         0, m30=         0, m31=         0
Register===========================================================

r0=          0, r1=         16, r2=         20, r3=          8, r4=         16, r5=          8, r6=         24, r7=         26
 
r8=          8, r9=        100, r10=          0, r11=          0, r12=          0, r13=          0, r14=          0, r15=          0
 
r16=          0, r17=          0, r18=          0, r19=          0, r20=          0, r21=          0, r22=          0, r23=          0
 
r24=          0, r25=          0, r26=          0, r27=          0, r28=          0, r29=          0, r30=          0, r31=          0
 

Memory===========================================================

m0=         0, m1=        16, m2=         0, m3=         0, m4=         0, m5=         0, m6=         0, m7=         0

m8=         0, m9=         0, m10=         0, m11=         0, m12=         0, m13=         0, m14=         0, m15=         0

r16=         0, m17=         0, m18=         0, m19=         0, m20=         0, m21=         0, m22=         0, m23=         0

m24=         0, m25=         0, m26=         0, m27=         0, m28=         0, m29=         0, m30=         0, m31=         0
$stop called at time : 210 ns : File "C:/Users/T480/Desktop/Lab4/lab4_code/TestBench.v" Line 59
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1018.562 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 1018.562 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jun  6 17:03:19 2021...
