$comment
	File created using the following command:
		vcd file PARTE_B.msim.vcd -direction
$end
$date
	Tue Nov 15 11:16:19 2022
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module FULL_ADDER_vlg_vec_tst $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # cin $end
$var reg 1 $ clk $end
$var wire 1 % cout $end
$var wire 1 & z $end
$var wire 1 ' sampler $end
$scope module i1 $end
$var wire 1 ( gnd $end
$var wire 1 ) vcc $end
$var wire 1 * unknown $end
$var tri1 1 + devclrn $end
$var tri1 1 , devpor $end
$var tri1 1 - devoe $end
$var wire 1 . D3|Q~q $end
$var wire 1 / cin~input_o $end
$var wire 1 0 D3|Q~feeder_combout $end
$var wire 1 1 z~output_o $end
$var wire 1 2 cout~output_o $end
$var wire 1 3 clk~input_o $end
$var wire 1 4 clk~inputclkctrl_outclk $end
$var wire 1 5 b~input_o $end
$var wire 1 6 D2|Q~feeder_combout $end
$var wire 1 7 D2|Q~q $end
$var wire 1 8 a~input_o $end
$var wire 1 9 D1|Q~feeder_combout $end
$var wire 1 : D1|Q~q $end
$var wire 1 ; z1~0_combout $end
$var wire 1 < D5|Q~q $end
$var wire 1 = cout1~0_combout $end
$var wire 1 > D4|Q~q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
1"
1#
0$
0%
0&
x'
0(
1)
x*
1+
1,
1-
0.
1/
10
01
02
03
04
15
16
07
18
19
0:
0;
0<
0=
0>
$end
#250000
1$
13
14
0'
1:
17
1.
1=
1;
#500000
0$
03
04
1'
#750000
1$
13
14
0'
1>
1<
12
11
1%
1&
#1000000
