Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\intelProjects\stabilitiQ\quartus\NiosBase.qsys --block-symbol-file --output-directory=C:\intelProjects\stabilitiQ\quartus\NiosBase --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading quartus/NiosBase.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 20.1]
Progress: Parameterizing module clk_0
Progress: Adding dma_rx_0 [dma_rx 1.0]
Progress: Parameterizing module dma_rx_0
Progress: Adding i_reg16_0 [altera_avalon_pio 20.1]
Progress: Parameterizing module i_reg16_0
Progress: Adding i_reg16_1 [altera_avalon_pio 20.1]
Progress: Parameterizing module i_reg16_1
Progress: Adding i_reg16_2 [altera_avalon_pio 20.1]
Progress: Parameterizing module i_reg16_2
Progress: Adding i_reg16_3 [altera_avalon_pio 20.1]
Progress: Parameterizing module i_reg16_3
Progress: Adding i_reg16_4 [altera_avalon_pio 20.1]
Progress: Parameterizing module i_reg16_4
Progress: Adding i_reg16_5 [altera_avalon_pio 20.1]
Progress: Parameterizing module i_reg16_5
Progress: Adding i_reg16_6 [altera_avalon_pio 20.1]
Progress: Parameterizing module i_reg16_6
Progress: Adding i_reg32_0 [altera_avalon_pio 20.1]
Progress: Parameterizing module i_reg32_0
Progress: Adding i_reg32_1 [altera_avalon_pio 20.1]
Progress: Parameterizing module i_reg32_1
Progress: Adding i_reg32_2 [altera_avalon_pio 20.1]
Progress: Parameterizing module i_reg32_2
Progress: Adding i_reg32_3 [altera_avalon_pio 20.1]
Progress: Parameterizing module i_reg32_3
Progress: Adding i_reg32_4 [altera_avalon_pio 20.1]
Progress: Parameterizing module i_reg32_4
Progress: Adding i_reg32_5 [altera_avalon_pio 20.1]
Progress: Parameterizing module i_reg32_5
Progress: Adding i_reg32_6 [altera_avalon_pio 20.1]
Progress: Parameterizing module i_reg32_6
Progress: Adding i_reg32_7 [altera_avalon_pio 20.1]
Progress: Parameterizing module i_reg32_7
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 20.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding o_reg32_0 [altera_avalon_pio 20.1]
Progress: Parameterizing module o_reg32_0
Progress: Adding o_reg32_1 [altera_avalon_pio 20.1]
Progress: Parameterizing module o_reg32_1
Progress: Adding o_reg32_10 [altera_avalon_pio 20.1]
Progress: Parameterizing module o_reg32_10
Progress: Adding o_reg32_11 [altera_avalon_pio 20.1]
Progress: Parameterizing module o_reg32_11
Progress: Adding o_reg32_12 [altera_avalon_pio 20.1]
Progress: Parameterizing module o_reg32_12
Progress: Adding o_reg32_13 [altera_avalon_pio 20.1]
Progress: Parameterizing module o_reg32_13
Progress: Adding o_reg32_2 [altera_avalon_pio 20.1]
Progress: Parameterizing module o_reg32_2
Progress: Adding o_reg32_3 [altera_avalon_pio 20.1]
Progress: Parameterizing module o_reg32_3
Progress: Adding o_reg32_4 [altera_avalon_pio 20.1]
Progress: Parameterizing module o_reg32_4
Progress: Adding o_reg32_5 [altera_avalon_pio 20.1]
Progress: Parameterizing module o_reg32_5
Progress: Adding o_reg32_6 [altera_avalon_pio 20.1]
Progress: Parameterizing module o_reg32_6
Progress: Adding o_reg32_7 [altera_avalon_pio 20.1]
Progress: Parameterizing module o_reg32_7
Progress: Adding o_reg32_8 [altera_avalon_pio 20.1]
Progress: Parameterizing module o_reg32_8
Progress: Adding o_reg32_9 [altera_avalon_pio 20.1]
Progress: Parameterizing module o_reg32_9
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 20.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding timer_0 [altera_avalon_timer 20.1]
Progress: Parameterizing module timer_0
Progress: Adding timer_1 [altera_avalon_timer 20.1]
Progress: Parameterizing module timer_1
Progress: Adding uart_0 [altera_avalon_uart 20.1]
Progress: Parameterizing module uart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: NiosBase.i_reg16_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NiosBase.i_reg16_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NiosBase.i_reg16_2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NiosBase.i_reg16_3: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NiosBase.i_reg16_4: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NiosBase.i_reg16_5: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NiosBase.i_reg16_6: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NiosBase.i_reg32_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NiosBase.i_reg32_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NiosBase.i_reg32_2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NiosBase.i_reg32_3: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NiosBase.i_reg32_4: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NiosBase.i_reg32_5: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NiosBase.i_reg32_6: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NiosBase.i_reg32_7: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\intelProjects\stabilitiQ\quartus\NiosBase.qsys --synthesis=VERILOG --output-directory=C:\intelProjects\stabilitiQ\quartus\NiosBase\synthesis --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading quartus/NiosBase.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 20.1]
Progress: Parameterizing module clk_0
Progress: Adding dma_rx_0 [dma_rx 1.0]
Progress: Parameterizing module dma_rx_0
Progress: Adding i_reg16_0 [altera_avalon_pio 20.1]
Progress: Parameterizing module i_reg16_0
Progress: Adding i_reg16_1 [altera_avalon_pio 20.1]
Progress: Parameterizing module i_reg16_1
Progress: Adding i_reg16_2 [altera_avalon_pio 20.1]
Progress: Parameterizing module i_reg16_2
Progress: Adding i_reg16_3 [altera_avalon_pio 20.1]
Progress: Parameterizing module i_reg16_3
Progress: Adding i_reg16_4 [altera_avalon_pio 20.1]
Progress: Parameterizing module i_reg16_4
Progress: Adding i_reg16_5 [altera_avalon_pio 20.1]
Progress: Parameterizing module i_reg16_5
Progress: Adding i_reg16_6 [altera_avalon_pio 20.1]
Progress: Parameterizing module i_reg16_6
Progress: Adding i_reg32_0 [altera_avalon_pio 20.1]
Progress: Parameterizing module i_reg32_0
Progress: Adding i_reg32_1 [altera_avalon_pio 20.1]
Progress: Parameterizing module i_reg32_1
Progress: Adding i_reg32_2 [altera_avalon_pio 20.1]
Progress: Parameterizing module i_reg32_2
Progress: Adding i_reg32_3 [altera_avalon_pio 20.1]
Progress: Parameterizing module i_reg32_3
Progress: Adding i_reg32_4 [altera_avalon_pio 20.1]
Progress: Parameterizing module i_reg32_4
Progress: Adding i_reg32_5 [altera_avalon_pio 20.1]
Progress: Parameterizing module i_reg32_5
Progress: Adding i_reg32_6 [altera_avalon_pio 20.1]
Progress: Parameterizing module i_reg32_6
Progress: Adding i_reg32_7 [altera_avalon_pio 20.1]
Progress: Parameterizing module i_reg32_7
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 20.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding o_reg32_0 [altera_avalon_pio 20.1]
Progress: Parameterizing module o_reg32_0
Progress: Adding o_reg32_1 [altera_avalon_pio 20.1]
Progress: Parameterizing module o_reg32_1
Progress: Adding o_reg32_10 [altera_avalon_pio 20.1]
Progress: Parameterizing module o_reg32_10
Progress: Adding o_reg32_11 [altera_avalon_pio 20.1]
Progress: Parameterizing module o_reg32_11
Progress: Adding o_reg32_12 [altera_avalon_pio 20.1]
Progress: Parameterizing module o_reg32_12
Progress: Adding o_reg32_13 [altera_avalon_pio 20.1]
Progress: Parameterizing module o_reg32_13
Progress: Adding o_reg32_2 [altera_avalon_pio 20.1]
Progress: Parameterizing module o_reg32_2
Progress: Adding o_reg32_3 [altera_avalon_pio 20.1]
Progress: Parameterizing module o_reg32_3
Progress: Adding o_reg32_4 [altera_avalon_pio 20.1]
Progress: Parameterizing module o_reg32_4
Progress: Adding o_reg32_5 [altera_avalon_pio 20.1]
Progress: Parameterizing module o_reg32_5
Progress: Adding o_reg32_6 [altera_avalon_pio 20.1]
Progress: Parameterizing module o_reg32_6
Progress: Adding o_reg32_7 [altera_avalon_pio 20.1]
Progress: Parameterizing module o_reg32_7
Progress: Adding o_reg32_8 [altera_avalon_pio 20.1]
Progress: Parameterizing module o_reg32_8
Progress: Adding o_reg32_9 [altera_avalon_pio 20.1]
Progress: Parameterizing module o_reg32_9
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 20.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding timer_0 [altera_avalon_timer 20.1]
Progress: Parameterizing module timer_0
Progress: Adding timer_1 [altera_avalon_timer 20.1]
Progress: Parameterizing module timer_1
Progress: Adding uart_0 [altera_avalon_uart 20.1]
Progress: Parameterizing module uart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: NiosBase.i_reg16_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NiosBase.i_reg16_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NiosBase.i_reg16_2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NiosBase.i_reg16_3: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NiosBase.i_reg16_4: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NiosBase.i_reg16_5: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NiosBase.i_reg16_6: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NiosBase.i_reg32_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NiosBase.i_reg32_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NiosBase.i_reg32_2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NiosBase.i_reg32_3: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NiosBase.i_reg32_4: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NiosBase.i_reg32_5: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NiosBase.i_reg32_6: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NiosBase.i_reg32_7: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NiosBase: Generating NiosBase "NiosBase" for QUARTUS_SYNTH
Info: dma_rx_0: "NiosBase" instantiated dma_rx "dma_rx_0"
Info: i_reg16_0: Starting RTL generation for module 'NiosBase_i_reg16_0'
Info: i_reg16_0:   Generation command is [exec C:/intelfpga/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/20.1/quartus/bin64/perl/lib -I C:/intelfpga/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/20.1/quartus/sopc_builder/bin -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NiosBase_i_reg16_0 --dir=C:/Users/james/AppData/Local/Temp/alt8849_4485975216805078893.dir/0003_i_reg16_0_gen/ --quartus_dir=C:/intelfpga/20.1/quartus --verilog --config=C:/Users/james/AppData/Local/Temp/alt8849_4485975216805078893.dir/0003_i_reg16_0_gen//NiosBase_i_reg16_0_component_configuration.pl  --do_build_sim=0  ]
Info: i_reg16_0: Done RTL generation for module 'NiosBase_i_reg16_0'
Info: i_reg16_0: "NiosBase" instantiated altera_avalon_pio "i_reg16_0"
Info: i_reg32_0: Starting RTL generation for module 'NiosBase_i_reg32_0'
Info: i_reg32_0:   Generation command is [exec C:/intelfpga/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/20.1/quartus/bin64/perl/lib -I C:/intelfpga/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/20.1/quartus/sopc_builder/bin -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NiosBase_i_reg32_0 --dir=C:/Users/james/AppData/Local/Temp/alt8849_4485975216805078893.dir/0004_i_reg32_0_gen/ --quartus_dir=C:/intelfpga/20.1/quartus --verilog --config=C:/Users/james/AppData/Local/Temp/alt8849_4485975216805078893.dir/0004_i_reg32_0_gen//NiosBase_i_reg32_0_component_configuration.pl  --do_build_sim=0  ]
Info: i_reg32_0: Done RTL generation for module 'NiosBase_i_reg32_0'
Info: i_reg32_0: "NiosBase" instantiated altera_avalon_pio "i_reg32_0"
Info: i_reg32_1: Starting RTL generation for module 'NiosBase_i_reg32_1'
Info: i_reg32_1:   Generation command is [exec C:/intelfpga/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/20.1/quartus/bin64/perl/lib -I C:/intelfpga/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/20.1/quartus/sopc_builder/bin -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NiosBase_i_reg32_1 --dir=C:/Users/james/AppData/Local/Temp/alt8849_4485975216805078893.dir/0005_i_reg32_1_gen/ --quartus_dir=C:/intelfpga/20.1/quartus --verilog --config=C:/Users/james/AppData/Local/Temp/alt8849_4485975216805078893.dir/0005_i_reg32_1_gen//NiosBase_i_reg32_1_component_configuration.pl  --do_build_sim=0  ]
Info: i_reg32_1: Done RTL generation for module 'NiosBase_i_reg32_1'
Info: i_reg32_1: "NiosBase" instantiated altera_avalon_pio "i_reg32_1"
Info: nios2_gen2_0: "NiosBase" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: o_reg32_0: Starting RTL generation for module 'NiosBase_o_reg32_0'
Info: o_reg32_0:   Generation command is [exec C:/intelfpga/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/20.1/quartus/bin64/perl/lib -I C:/intelfpga/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/20.1/quartus/sopc_builder/bin -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NiosBase_o_reg32_0 --dir=C:/Users/james/AppData/Local/Temp/alt8849_4485975216805078893.dir/0006_o_reg32_0_gen/ --quartus_dir=C:/intelfpga/20.1/quartus --verilog --config=C:/Users/james/AppData/Local/Temp/alt8849_4485975216805078893.dir/0006_o_reg32_0_gen//NiosBase_o_reg32_0_component_configuration.pl  --do_build_sim=0  ]
Info: o_reg32_0: Done RTL generation for module 'NiosBase_o_reg32_0'
Info: o_reg32_0: "NiosBase" instantiated altera_avalon_pio "o_reg32_0"
Info: onchip_memory2_0: Starting RTL generation for module 'NiosBase_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/intelfpga/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/20.1/quartus/bin64/perl/lib -I C:/intelfpga/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/20.1/quartus/sopc_builder/bin -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=NiosBase_onchip_memory2_0 --dir=C:/Users/james/AppData/Local/Temp/alt8849_4485975216805078893.dir/0007_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga/20.1/quartus --verilog --config=C:/Users/james/AppData/Local/Temp/alt8849_4485975216805078893.dir/0007_onchip_memory2_0_gen//NiosBase_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'NiosBase_onchip_memory2_0'
Info: onchip_memory2_0: "NiosBase" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: timer_0: Starting RTL generation for module 'NiosBase_timer_0'
Info: timer_0:   Generation command is [exec C:/intelFPGA/20.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA/20.1/quartus/bin64//perl/lib -I C:/intelfpga/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/20.1/quartus/sopc_builder/bin -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=NiosBase_timer_0 --dir=C:/Users/james/AppData/Local/Temp/alt8849_4485975216805078893.dir/0008_timer_0_gen/ --quartus_dir=C:/intelfpga/20.1/quartus --verilog --config=C:/Users/james/AppData/Local/Temp/alt8849_4485975216805078893.dir/0008_timer_0_gen//NiosBase_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'NiosBase_timer_0'
Info: timer_0: "NiosBase" instantiated altera_avalon_timer "timer_0"
Info: timer_1: Starting RTL generation for module 'NiosBase_timer_1'
Info: timer_1:   Generation command is [exec C:/intelFPGA/20.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA/20.1/quartus/bin64//perl/lib -I C:/intelfpga/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/20.1/quartus/sopc_builder/bin -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=NiosBase_timer_1 --dir=C:/Users/james/AppData/Local/Temp/alt8849_4485975216805078893.dir/0009_timer_1_gen/ --quartus_dir=C:/intelfpga/20.1/quartus --verilog --config=C:/Users/james/AppData/Local/Temp/alt8849_4485975216805078893.dir/0009_timer_1_gen//NiosBase_timer_1_component_configuration.pl  --do_build_sim=0  ]
Info: timer_1: Done RTL generation for module 'NiosBase_timer_1'
Info: timer_1: "NiosBase" instantiated altera_avalon_timer "timer_1"
Info: uart_0: Starting RTL generation for module 'NiosBase_uart_0'
Info: uart_0:   Generation command is [exec C:/intelfpga/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/20.1/quartus/bin64/perl/lib -I C:/intelfpga/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/20.1/quartus/sopc_builder/bin -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=NiosBase_uart_0 --dir=C:/Users/james/AppData/Local/Temp/alt8849_4485975216805078893.dir/0010_uart_0_gen/ --quartus_dir=C:/intelfpga/20.1/quartus --verilog --config=C:/Users/james/AppData/Local/Temp/alt8849_4485975216805078893.dir/0010_uart_0_gen//NiosBase_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: uart_0: Done RTL generation for module 'NiosBase_uart_0'
Info: uart_0: "NiosBase" instantiated altera_avalon_uart "uart_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_016: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_017: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_018: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_019: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_020: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_021: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_022: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_023: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_024: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_025: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_026: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_027: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_028: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_029: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_030: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_031: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_032: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_033: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_034: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "NiosBase" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "NiosBase" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "NiosBase" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'NiosBase_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA/20.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA/20.1/quartus/bin64//perl/lib -I C:/intelfpga/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/20.1/quartus/sopc_builder/bin -I C:/intelfpga/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=NiosBase_nios2_gen2_0_cpu --dir=C:/Users/james/AppData/Local/Temp/alt8849_4485975216805078893.dir/0013_cpu_gen/ --quartus_bindir=C:/intelFPGA/20.1/quartus/bin64/ --verilog --config=C:/Users/james/AppData/Local/Temp/alt8849_4485975216805078893.dir/0013_cpu_gen//NiosBase_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2021.08.10 18:39:00 (*) Starting Nios II generation
Info: cpu: # 2021.08.10 18:39:00 (*)   Elaborating CPU configuration settings
Info: cpu: # 2021.08.10 18:39:00 (*)   Creating all objects for CPU
Info: cpu: # 2021.08.10 18:39:02 (*)   Generating RTL from CPU objects
Info: cpu: # 2021.08.10 18:39:02 (*)   Creating plain-text RTL
Info: cpu: # 2021.08.10 18:39:02 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'NiosBase_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: dma_rx_0_av_mm_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "dma_rx_0_av_mm_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: dma_rx_0_av_mm_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "dma_rx_0_av_mm_agent"
Info: dma_rx_0_av_mm_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "dma_rx_0_av_mm_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/intelProjects/stabilitiQ/quartus/NiosBase/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: NiosBase: Done "NiosBase" with 28 modules, 41 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
