
couleur_fonctionel.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ac5c  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b04  0800ae30  0800ae30  0001ae30  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b934  0800b934  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800b934  0800b934  0001b934  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b93c  0800b93c  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b93c  0800b93c  0001b93c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b940  0800b940  0001b940  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800b944  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000042f4  200001e0  0800bb24  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200044d4  0800bb24  000244d4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b5ff  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003be0  00000000  00000000  0003b80f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001460  00000000  00000000  0003f3f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000012d8  00000000  00000000  00040850  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000299b9  00000000  00000000  00041b28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018fcd  00000000  00000000  0006b4e1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fb5db  00000000  00000000  000844ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0017fa89  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000064b0  00000000  00000000  0017fadc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001e0 	.word	0x200001e0
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800ae14 	.word	0x0800ae14

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001e4 	.word	0x200001e4
 800020c:	0800ae14 	.word	0x0800ae14

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_uldivmod>:
 8000c28:	b953      	cbnz	r3, 8000c40 <__aeabi_uldivmod+0x18>
 8000c2a:	b94a      	cbnz	r2, 8000c40 <__aeabi_uldivmod+0x18>
 8000c2c:	2900      	cmp	r1, #0
 8000c2e:	bf08      	it	eq
 8000c30:	2800      	cmpeq	r0, #0
 8000c32:	bf1c      	itt	ne
 8000c34:	f04f 31ff 	movne.w	r1, #4294967295
 8000c38:	f04f 30ff 	movne.w	r0, #4294967295
 8000c3c:	f000 b974 	b.w	8000f28 <__aeabi_idiv0>
 8000c40:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c44:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c48:	f000 f806 	bl	8000c58 <__udivmoddi4>
 8000c4c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c50:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c54:	b004      	add	sp, #16
 8000c56:	4770      	bx	lr

08000c58 <__udivmoddi4>:
 8000c58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c5c:	9d08      	ldr	r5, [sp, #32]
 8000c5e:	4604      	mov	r4, r0
 8000c60:	468e      	mov	lr, r1
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d14d      	bne.n	8000d02 <__udivmoddi4+0xaa>
 8000c66:	428a      	cmp	r2, r1
 8000c68:	4694      	mov	ip, r2
 8000c6a:	d969      	bls.n	8000d40 <__udivmoddi4+0xe8>
 8000c6c:	fab2 f282 	clz	r2, r2
 8000c70:	b152      	cbz	r2, 8000c88 <__udivmoddi4+0x30>
 8000c72:	fa01 f302 	lsl.w	r3, r1, r2
 8000c76:	f1c2 0120 	rsb	r1, r2, #32
 8000c7a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c7e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c82:	ea41 0e03 	orr.w	lr, r1, r3
 8000c86:	4094      	lsls	r4, r2
 8000c88:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c8c:	0c21      	lsrs	r1, r4, #16
 8000c8e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c92:	fa1f f78c 	uxth.w	r7, ip
 8000c96:	fb08 e316 	mls	r3, r8, r6, lr
 8000c9a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c9e:	fb06 f107 	mul.w	r1, r6, r7
 8000ca2:	4299      	cmp	r1, r3
 8000ca4:	d90a      	bls.n	8000cbc <__udivmoddi4+0x64>
 8000ca6:	eb1c 0303 	adds.w	r3, ip, r3
 8000caa:	f106 30ff 	add.w	r0, r6, #4294967295
 8000cae:	f080 811f 	bcs.w	8000ef0 <__udivmoddi4+0x298>
 8000cb2:	4299      	cmp	r1, r3
 8000cb4:	f240 811c 	bls.w	8000ef0 <__udivmoddi4+0x298>
 8000cb8:	3e02      	subs	r6, #2
 8000cba:	4463      	add	r3, ip
 8000cbc:	1a5b      	subs	r3, r3, r1
 8000cbe:	b2a4      	uxth	r4, r4
 8000cc0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cc4:	fb08 3310 	mls	r3, r8, r0, r3
 8000cc8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ccc:	fb00 f707 	mul.w	r7, r0, r7
 8000cd0:	42a7      	cmp	r7, r4
 8000cd2:	d90a      	bls.n	8000cea <__udivmoddi4+0x92>
 8000cd4:	eb1c 0404 	adds.w	r4, ip, r4
 8000cd8:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cdc:	f080 810a 	bcs.w	8000ef4 <__udivmoddi4+0x29c>
 8000ce0:	42a7      	cmp	r7, r4
 8000ce2:	f240 8107 	bls.w	8000ef4 <__udivmoddi4+0x29c>
 8000ce6:	4464      	add	r4, ip
 8000ce8:	3802      	subs	r0, #2
 8000cea:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000cee:	1be4      	subs	r4, r4, r7
 8000cf0:	2600      	movs	r6, #0
 8000cf2:	b11d      	cbz	r5, 8000cfc <__udivmoddi4+0xa4>
 8000cf4:	40d4      	lsrs	r4, r2
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	e9c5 4300 	strd	r4, r3, [r5]
 8000cfc:	4631      	mov	r1, r6
 8000cfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d02:	428b      	cmp	r3, r1
 8000d04:	d909      	bls.n	8000d1a <__udivmoddi4+0xc2>
 8000d06:	2d00      	cmp	r5, #0
 8000d08:	f000 80ef 	beq.w	8000eea <__udivmoddi4+0x292>
 8000d0c:	2600      	movs	r6, #0
 8000d0e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d12:	4630      	mov	r0, r6
 8000d14:	4631      	mov	r1, r6
 8000d16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d1a:	fab3 f683 	clz	r6, r3
 8000d1e:	2e00      	cmp	r6, #0
 8000d20:	d14a      	bne.n	8000db8 <__udivmoddi4+0x160>
 8000d22:	428b      	cmp	r3, r1
 8000d24:	d302      	bcc.n	8000d2c <__udivmoddi4+0xd4>
 8000d26:	4282      	cmp	r2, r0
 8000d28:	f200 80f9 	bhi.w	8000f1e <__udivmoddi4+0x2c6>
 8000d2c:	1a84      	subs	r4, r0, r2
 8000d2e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d32:	2001      	movs	r0, #1
 8000d34:	469e      	mov	lr, r3
 8000d36:	2d00      	cmp	r5, #0
 8000d38:	d0e0      	beq.n	8000cfc <__udivmoddi4+0xa4>
 8000d3a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d3e:	e7dd      	b.n	8000cfc <__udivmoddi4+0xa4>
 8000d40:	b902      	cbnz	r2, 8000d44 <__udivmoddi4+0xec>
 8000d42:	deff      	udf	#255	; 0xff
 8000d44:	fab2 f282 	clz	r2, r2
 8000d48:	2a00      	cmp	r2, #0
 8000d4a:	f040 8092 	bne.w	8000e72 <__udivmoddi4+0x21a>
 8000d4e:	eba1 010c 	sub.w	r1, r1, ip
 8000d52:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d56:	fa1f fe8c 	uxth.w	lr, ip
 8000d5a:	2601      	movs	r6, #1
 8000d5c:	0c20      	lsrs	r0, r4, #16
 8000d5e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d62:	fb07 1113 	mls	r1, r7, r3, r1
 8000d66:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d6a:	fb0e f003 	mul.w	r0, lr, r3
 8000d6e:	4288      	cmp	r0, r1
 8000d70:	d908      	bls.n	8000d84 <__udivmoddi4+0x12c>
 8000d72:	eb1c 0101 	adds.w	r1, ip, r1
 8000d76:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d7a:	d202      	bcs.n	8000d82 <__udivmoddi4+0x12a>
 8000d7c:	4288      	cmp	r0, r1
 8000d7e:	f200 80cb 	bhi.w	8000f18 <__udivmoddi4+0x2c0>
 8000d82:	4643      	mov	r3, r8
 8000d84:	1a09      	subs	r1, r1, r0
 8000d86:	b2a4      	uxth	r4, r4
 8000d88:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d8c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d90:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d94:	fb0e fe00 	mul.w	lr, lr, r0
 8000d98:	45a6      	cmp	lr, r4
 8000d9a:	d908      	bls.n	8000dae <__udivmoddi4+0x156>
 8000d9c:	eb1c 0404 	adds.w	r4, ip, r4
 8000da0:	f100 31ff 	add.w	r1, r0, #4294967295
 8000da4:	d202      	bcs.n	8000dac <__udivmoddi4+0x154>
 8000da6:	45a6      	cmp	lr, r4
 8000da8:	f200 80bb 	bhi.w	8000f22 <__udivmoddi4+0x2ca>
 8000dac:	4608      	mov	r0, r1
 8000dae:	eba4 040e 	sub.w	r4, r4, lr
 8000db2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000db6:	e79c      	b.n	8000cf2 <__udivmoddi4+0x9a>
 8000db8:	f1c6 0720 	rsb	r7, r6, #32
 8000dbc:	40b3      	lsls	r3, r6
 8000dbe:	fa22 fc07 	lsr.w	ip, r2, r7
 8000dc2:	ea4c 0c03 	orr.w	ip, ip, r3
 8000dc6:	fa20 f407 	lsr.w	r4, r0, r7
 8000dca:	fa01 f306 	lsl.w	r3, r1, r6
 8000dce:	431c      	orrs	r4, r3
 8000dd0:	40f9      	lsrs	r1, r7
 8000dd2:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000dd6:	fa00 f306 	lsl.w	r3, r0, r6
 8000dda:	fbb1 f8f9 	udiv	r8, r1, r9
 8000dde:	0c20      	lsrs	r0, r4, #16
 8000de0:	fa1f fe8c 	uxth.w	lr, ip
 8000de4:	fb09 1118 	mls	r1, r9, r8, r1
 8000de8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dec:	fb08 f00e 	mul.w	r0, r8, lr
 8000df0:	4288      	cmp	r0, r1
 8000df2:	fa02 f206 	lsl.w	r2, r2, r6
 8000df6:	d90b      	bls.n	8000e10 <__udivmoddi4+0x1b8>
 8000df8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dfc:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e00:	f080 8088 	bcs.w	8000f14 <__udivmoddi4+0x2bc>
 8000e04:	4288      	cmp	r0, r1
 8000e06:	f240 8085 	bls.w	8000f14 <__udivmoddi4+0x2bc>
 8000e0a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e0e:	4461      	add	r1, ip
 8000e10:	1a09      	subs	r1, r1, r0
 8000e12:	b2a4      	uxth	r4, r4
 8000e14:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e18:	fb09 1110 	mls	r1, r9, r0, r1
 8000e1c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e20:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e24:	458e      	cmp	lr, r1
 8000e26:	d908      	bls.n	8000e3a <__udivmoddi4+0x1e2>
 8000e28:	eb1c 0101 	adds.w	r1, ip, r1
 8000e2c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e30:	d26c      	bcs.n	8000f0c <__udivmoddi4+0x2b4>
 8000e32:	458e      	cmp	lr, r1
 8000e34:	d96a      	bls.n	8000f0c <__udivmoddi4+0x2b4>
 8000e36:	3802      	subs	r0, #2
 8000e38:	4461      	add	r1, ip
 8000e3a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e3e:	fba0 9402 	umull	r9, r4, r0, r2
 8000e42:	eba1 010e 	sub.w	r1, r1, lr
 8000e46:	42a1      	cmp	r1, r4
 8000e48:	46c8      	mov	r8, r9
 8000e4a:	46a6      	mov	lr, r4
 8000e4c:	d356      	bcc.n	8000efc <__udivmoddi4+0x2a4>
 8000e4e:	d053      	beq.n	8000ef8 <__udivmoddi4+0x2a0>
 8000e50:	b15d      	cbz	r5, 8000e6a <__udivmoddi4+0x212>
 8000e52:	ebb3 0208 	subs.w	r2, r3, r8
 8000e56:	eb61 010e 	sbc.w	r1, r1, lr
 8000e5a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e5e:	fa22 f306 	lsr.w	r3, r2, r6
 8000e62:	40f1      	lsrs	r1, r6
 8000e64:	431f      	orrs	r7, r3
 8000e66:	e9c5 7100 	strd	r7, r1, [r5]
 8000e6a:	2600      	movs	r6, #0
 8000e6c:	4631      	mov	r1, r6
 8000e6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e72:	f1c2 0320 	rsb	r3, r2, #32
 8000e76:	40d8      	lsrs	r0, r3
 8000e78:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e7c:	fa21 f303 	lsr.w	r3, r1, r3
 8000e80:	4091      	lsls	r1, r2
 8000e82:	4301      	orrs	r1, r0
 8000e84:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e88:	fa1f fe8c 	uxth.w	lr, ip
 8000e8c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e90:	fb07 3610 	mls	r6, r7, r0, r3
 8000e94:	0c0b      	lsrs	r3, r1, #16
 8000e96:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e9a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e9e:	429e      	cmp	r6, r3
 8000ea0:	fa04 f402 	lsl.w	r4, r4, r2
 8000ea4:	d908      	bls.n	8000eb8 <__udivmoddi4+0x260>
 8000ea6:	eb1c 0303 	adds.w	r3, ip, r3
 8000eaa:	f100 38ff 	add.w	r8, r0, #4294967295
 8000eae:	d22f      	bcs.n	8000f10 <__udivmoddi4+0x2b8>
 8000eb0:	429e      	cmp	r6, r3
 8000eb2:	d92d      	bls.n	8000f10 <__udivmoddi4+0x2b8>
 8000eb4:	3802      	subs	r0, #2
 8000eb6:	4463      	add	r3, ip
 8000eb8:	1b9b      	subs	r3, r3, r6
 8000eba:	b289      	uxth	r1, r1
 8000ebc:	fbb3 f6f7 	udiv	r6, r3, r7
 8000ec0:	fb07 3316 	mls	r3, r7, r6, r3
 8000ec4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ec8:	fb06 f30e 	mul.w	r3, r6, lr
 8000ecc:	428b      	cmp	r3, r1
 8000ece:	d908      	bls.n	8000ee2 <__udivmoddi4+0x28a>
 8000ed0:	eb1c 0101 	adds.w	r1, ip, r1
 8000ed4:	f106 38ff 	add.w	r8, r6, #4294967295
 8000ed8:	d216      	bcs.n	8000f08 <__udivmoddi4+0x2b0>
 8000eda:	428b      	cmp	r3, r1
 8000edc:	d914      	bls.n	8000f08 <__udivmoddi4+0x2b0>
 8000ede:	3e02      	subs	r6, #2
 8000ee0:	4461      	add	r1, ip
 8000ee2:	1ac9      	subs	r1, r1, r3
 8000ee4:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000ee8:	e738      	b.n	8000d5c <__udivmoddi4+0x104>
 8000eea:	462e      	mov	r6, r5
 8000eec:	4628      	mov	r0, r5
 8000eee:	e705      	b.n	8000cfc <__udivmoddi4+0xa4>
 8000ef0:	4606      	mov	r6, r0
 8000ef2:	e6e3      	b.n	8000cbc <__udivmoddi4+0x64>
 8000ef4:	4618      	mov	r0, r3
 8000ef6:	e6f8      	b.n	8000cea <__udivmoddi4+0x92>
 8000ef8:	454b      	cmp	r3, r9
 8000efa:	d2a9      	bcs.n	8000e50 <__udivmoddi4+0x1f8>
 8000efc:	ebb9 0802 	subs.w	r8, r9, r2
 8000f00:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f04:	3801      	subs	r0, #1
 8000f06:	e7a3      	b.n	8000e50 <__udivmoddi4+0x1f8>
 8000f08:	4646      	mov	r6, r8
 8000f0a:	e7ea      	b.n	8000ee2 <__udivmoddi4+0x28a>
 8000f0c:	4620      	mov	r0, r4
 8000f0e:	e794      	b.n	8000e3a <__udivmoddi4+0x1e2>
 8000f10:	4640      	mov	r0, r8
 8000f12:	e7d1      	b.n	8000eb8 <__udivmoddi4+0x260>
 8000f14:	46d0      	mov	r8, sl
 8000f16:	e77b      	b.n	8000e10 <__udivmoddi4+0x1b8>
 8000f18:	3b02      	subs	r3, #2
 8000f1a:	4461      	add	r1, ip
 8000f1c:	e732      	b.n	8000d84 <__udivmoddi4+0x12c>
 8000f1e:	4630      	mov	r0, r6
 8000f20:	e709      	b.n	8000d36 <__udivmoddi4+0xde>
 8000f22:	4464      	add	r4, ip
 8000f24:	3802      	subs	r0, #2
 8000f26:	e742      	b.n	8000dae <__udivmoddi4+0x156>

08000f28 <__aeabi_idiv0>:
 8000f28:	4770      	bx	lr
 8000f2a:	bf00      	nop

08000f2c <colorSetOutputFreqScaling>:
// ----- Global Fonctions -----


// --- fonctions de gestion du hardware ---

static void colorSetOutputFreqScaling(h_color_sensor_t * h_color_sensor){
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b082      	sub	sp, #8
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	6078      	str	r0, [r7, #4]
	switch(h_color_sensor->ouput_scale){
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	785b      	ldrb	r3, [r3, #1]
 8000f38:	3b01      	subs	r3, #1
 8000f3a:	2b03      	cmp	r3, #3
 8000f3c:	d836      	bhi.n	8000fac <colorSetOutputFreqScaling+0x80>
 8000f3e:	a201      	add	r2, pc, #4	; (adr r2, 8000f44 <colorSetOutputFreqScaling+0x18>)
 8000f40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f44:	08000f97 	.word	0x08000f97
 8000f48:	08000f81 	.word	0x08000f81
 8000f4c:	08000f6b 	.word	0x08000f6b
 8000f50:	08000f55 	.word	0x08000f55
	case 4:
		// 100%
		GPIO_write(color_S0_GPIO_Port,color_S0_Pin,1);
 8000f54:	2201      	movs	r2, #1
 8000f56:	2140      	movs	r1, #64	; 0x40
 8000f58:	4816      	ldr	r0, [pc, #88]	; (8000fb4 <colorSetOutputFreqScaling+0x88>)
 8000f5a:	f000 fc79 	bl	8001850 <GPIO_write>
		GPIO_write(color_S1_GPIO_Port,color_S1_Pin,1);
 8000f5e:	2201      	movs	r2, #1
 8000f60:	2140      	movs	r1, #64	; 0x40
 8000f62:	4815      	ldr	r0, [pc, #84]	; (8000fb8 <colorSetOutputFreqScaling+0x8c>)
 8000f64:	f000 fc74 	bl	8001850 <GPIO_write>
		break;
 8000f68:	e020      	b.n	8000fac <colorSetOutputFreqScaling+0x80>
	case 3:
		// 20%
		GPIO_write(color_S0_GPIO_Port,color_S0_Pin,1);
 8000f6a:	2201      	movs	r2, #1
 8000f6c:	2140      	movs	r1, #64	; 0x40
 8000f6e:	4811      	ldr	r0, [pc, #68]	; (8000fb4 <colorSetOutputFreqScaling+0x88>)
 8000f70:	f000 fc6e 	bl	8001850 <GPIO_write>
		GPIO_write(color_S1_GPIO_Port,color_S1_Pin,0);
 8000f74:	2200      	movs	r2, #0
 8000f76:	2140      	movs	r1, #64	; 0x40
 8000f78:	480f      	ldr	r0, [pc, #60]	; (8000fb8 <colorSetOutputFreqScaling+0x8c>)
 8000f7a:	f000 fc69 	bl	8001850 <GPIO_write>
		break;
 8000f7e:	e015      	b.n	8000fac <colorSetOutputFreqScaling+0x80>
	case 2:
		// 2%
		GPIO_write(color_S0_GPIO_Port,color_S0_Pin,0);
 8000f80:	2200      	movs	r2, #0
 8000f82:	2140      	movs	r1, #64	; 0x40
 8000f84:	480b      	ldr	r0, [pc, #44]	; (8000fb4 <colorSetOutputFreqScaling+0x88>)
 8000f86:	f000 fc63 	bl	8001850 <GPIO_write>
		GPIO_write(color_S1_GPIO_Port,color_S1_Pin,1);
 8000f8a:	2201      	movs	r2, #1
 8000f8c:	2140      	movs	r1, #64	; 0x40
 8000f8e:	480a      	ldr	r0, [pc, #40]	; (8000fb8 <colorSetOutputFreqScaling+0x8c>)
 8000f90:	f000 fc5e 	bl	8001850 <GPIO_write>
		break;
 8000f94:	e00a      	b.n	8000fac <colorSetOutputFreqScaling+0x80>
	case 1:
		// Power_down
		GPIO_write(color_S0_GPIO_Port,color_S0_Pin,0);
 8000f96:	2200      	movs	r2, #0
 8000f98:	2140      	movs	r1, #64	; 0x40
 8000f9a:	4806      	ldr	r0, [pc, #24]	; (8000fb4 <colorSetOutputFreqScaling+0x88>)
 8000f9c:	f000 fc58 	bl	8001850 <GPIO_write>
		GPIO_write(color_S1_GPIO_Port,color_S1_Pin,0);
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	2140      	movs	r1, #64	; 0x40
 8000fa4:	4804      	ldr	r0, [pc, #16]	; (8000fb8 <colorSetOutputFreqScaling+0x8c>)
 8000fa6:	f000 fc53 	bl	8001850 <GPIO_write>
		break;
 8000faa:	bf00      	nop
	}
}
 8000fac:	bf00      	nop
 8000fae:	3708      	adds	r7, #8
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	bd80      	pop	{r7, pc}
 8000fb4:	40020800 	.word	0x40020800
 8000fb8:	40021800 	.word	0x40021800

08000fbc <colorSetPhotodiodeType>:

void colorSetPhotodiodeType(h_color_sensor_t * h_color_sensor,color_sensor_color_t color){
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b082      	sub	sp, #8
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	6078      	str	r0, [r7, #4]
 8000fc4:	460b      	mov	r3, r1
 8000fc6:	70fb      	strb	r3, [r7, #3]
	h_color_sensor->color=color;
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	78fa      	ldrb	r2, [r7, #3]
 8000fcc:	701a      	strb	r2, [r3, #0]
	switch(color){
 8000fce:	78fb      	ldrb	r3, [r7, #3]
 8000fd0:	3b01      	subs	r3, #1
 8000fd2:	2b03      	cmp	r3, #3
 8000fd4:	d842      	bhi.n	800105c <colorSetPhotodiodeType+0xa0>
 8000fd6:	a201      	add	r2, pc, #4	; (adr r2, 8000fdc <colorSetPhotodiodeType+0x20>)
 8000fd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fdc:	08001041 	.word	0x08001041
 8000fe0:	08001025 	.word	0x08001025
 8000fe4:	08001009 	.word	0x08001009
 8000fe8:	08000fed 	.word	0x08000fed
	case GREEN:
		//GREEN
		GPIO_write(color_S2_GPIO_Port,color_S2_Pin,1);
 8000fec:	2201      	movs	r2, #1
 8000fee:	2110      	movs	r1, #16
 8000ff0:	481c      	ldr	r0, [pc, #112]	; (8001064 <colorSetPhotodiodeType+0xa8>)
 8000ff2:	f000 fc2d 	bl	8001850 <GPIO_write>
		GPIO_write(color_S3_GPIO_Port,color_S3_Pin,1);
 8000ff6:	2201      	movs	r2, #1
 8000ff8:	2180      	movs	r1, #128	; 0x80
 8000ffa:	481b      	ldr	r0, [pc, #108]	; (8001068 <colorSetPhotodiodeType+0xac>)
 8000ffc:	f000 fc28 	bl	8001850 <GPIO_write>
		printf("\n--- photosensor set vert ---\r\n\n");
 8001000:	481a      	ldr	r0, [pc, #104]	; (800106c <colorSetPhotodiodeType+0xb0>)
 8001002:	f007 febd 	bl	8008d80 <puts>
		break;
 8001006:	e029      	b.n	800105c <colorSetPhotodiodeType+0xa0>
	case CLEAR:
		//clear
		GPIO_write(color_S2_GPIO_Port,color_S2_Pin,1);
 8001008:	2201      	movs	r2, #1
 800100a:	2110      	movs	r1, #16
 800100c:	4815      	ldr	r0, [pc, #84]	; (8001064 <colorSetPhotodiodeType+0xa8>)
 800100e:	f000 fc1f 	bl	8001850 <GPIO_write>
		GPIO_write(color_S3_GPIO_Port,color_S3_Pin,0);
 8001012:	2200      	movs	r2, #0
 8001014:	2180      	movs	r1, #128	; 0x80
 8001016:	4814      	ldr	r0, [pc, #80]	; (8001068 <colorSetPhotodiodeType+0xac>)
 8001018:	f000 fc1a 	bl	8001850 <GPIO_write>
		printf("\n--- photosensor set clear ---\r\n\n");
 800101c:	4814      	ldr	r0, [pc, #80]	; (8001070 <colorSetPhotodiodeType+0xb4>)
 800101e:	f007 feaf 	bl	8008d80 <puts>
		break;
 8001022:	e01b      	b.n	800105c <colorSetPhotodiodeType+0xa0>
	case BLUE:
		//BLUE
		GPIO_write(color_S2_GPIO_Port,color_S2_Pin,0);
 8001024:	2200      	movs	r2, #0
 8001026:	2110      	movs	r1, #16
 8001028:	480e      	ldr	r0, [pc, #56]	; (8001064 <colorSetPhotodiodeType+0xa8>)
 800102a:	f000 fc11 	bl	8001850 <GPIO_write>
		GPIO_write(color_S3_GPIO_Port,color_S3_Pin,1);
 800102e:	2201      	movs	r2, #1
 8001030:	2180      	movs	r1, #128	; 0x80
 8001032:	480d      	ldr	r0, [pc, #52]	; (8001068 <colorSetPhotodiodeType+0xac>)
 8001034:	f000 fc0c 	bl	8001850 <GPIO_write>
		printf("\n--- photosensor set blue ---\r\n\n");
 8001038:	480e      	ldr	r0, [pc, #56]	; (8001074 <colorSetPhotodiodeType+0xb8>)
 800103a:	f007 fea1 	bl	8008d80 <puts>
		break;
 800103e:	e00d      	b.n	800105c <colorSetPhotodiodeType+0xa0>
	case RED:
		//RED
		GPIO_write(color_S2_GPIO_Port,color_S2_Pin,0);
 8001040:	2200      	movs	r2, #0
 8001042:	2110      	movs	r1, #16
 8001044:	4807      	ldr	r0, [pc, #28]	; (8001064 <colorSetPhotodiodeType+0xa8>)
 8001046:	f000 fc03 	bl	8001850 <GPIO_write>
		GPIO_write(color_S3_GPIO_Port,color_S3_Pin,0);
 800104a:	2200      	movs	r2, #0
 800104c:	2180      	movs	r1, #128	; 0x80
 800104e:	4806      	ldr	r0, [pc, #24]	; (8001068 <colorSetPhotodiodeType+0xac>)
 8001050:	f000 fbfe 	bl	8001850 <GPIO_write>
		printf("\n--- photosensor set rouge ---\r\n\n");
 8001054:	4808      	ldr	r0, [pc, #32]	; (8001078 <colorSetPhotodiodeType+0xbc>)
 8001056:	f007 fe93 	bl	8008d80 <puts>
		break;
 800105a:	bf00      	nop
	}
}
 800105c:	bf00      	nop
 800105e:	3708      	adds	r7, #8
 8001060:	46bd      	mov	sp, r7
 8001062:	bd80      	pop	{r7, pc}
 8001064:	40020400 	.word	0x40020400
 8001068:	40021800 	.word	0x40021800
 800106c:	0800ae30 	.word	0x0800ae30
 8001070:	0800ae50 	.word	0x0800ae50
 8001074:	0800ae74 	.word	0x0800ae74
 8001078:	0800ae94 	.word	0x0800ae94

0800107c <colorSensorInit>:

void colorSensorInit(h_color_sensor_t *h_color_sensor, color_sensor_color_t color, color_sensor_output_scale_t output_scale, color_sensor_state_t state){
 800107c:	b580      	push	{r7, lr}
 800107e:	b082      	sub	sp, #8
 8001080:	af00      	add	r7, sp, #0
 8001082:	6078      	str	r0, [r7, #4]
 8001084:	4608      	mov	r0, r1
 8001086:	4611      	mov	r1, r2
 8001088:	461a      	mov	r2, r3
 800108a:	4603      	mov	r3, r0
 800108c:	70fb      	strb	r3, [r7, #3]
 800108e:	460b      	mov	r3, r1
 8001090:	70bb      	strb	r3, [r7, #2]
 8001092:	4613      	mov	r3, r2
 8001094:	707b      	strb	r3, [r7, #1]
	h_color_sensor->color=color;
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	78fa      	ldrb	r2, [r7, #3]
 800109a:	701a      	strb	r2, [r3, #0]
	h_color_sensor->ouput_scale=output_scale;
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	78ba      	ldrb	r2, [r7, #2]
 80010a0:	705a      	strb	r2, [r3, #1]
	h_color_sensor->sensor_state=state;
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	787a      	ldrb	r2, [r7, #1]
 80010a6:	709a      	strb	r2, [r3, #2]
	h_color_sensor->frequence=0;
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	2200      	movs	r2, #0
 80010ac:	605a      	str	r2, [r3, #4]
	h_color_sensor->blue_color=0;
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	2200      	movs	r2, #0
 80010b2:	611a      	str	r2, [r3, #16]
	h_color_sensor->green_color=0;
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	2200      	movs	r2, #0
 80010b8:	609a      	str	r2, [r3, #8]
	h_color_sensor->red_color=0;
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	2200      	movs	r2, #0
 80010be:	60da      	str	r2, [r3, #12]

	h_color_sensor->green_transformation.green_coef_dir=1;
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	2201      	movs	r2, #1
 80010c4:	82da      	strh	r2, [r3, #22]
	h_color_sensor->green_transformation.green_min_freq=1;
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	2201      	movs	r2, #1
 80010ca:	835a      	strh	r2, [r3, #26]
	h_color_sensor->green_transformation.green_ord_origin=1;
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	2201      	movs	r2, #1
 80010d0:	831a      	strh	r2, [r3, #24]

	h_color_sensor->red_transformation.red_coef_dir=1;
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	2201      	movs	r2, #1
 80010d6:	839a      	strh	r2, [r3, #28]
	h_color_sensor->red_transformation.red_min_freq=1;
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	2201      	movs	r2, #1
 80010dc:	841a      	strh	r2, [r3, #32]
	h_color_sensor->red_transformation.red_ord_origin=1;
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	2201      	movs	r2, #1
 80010e2:	83da      	strh	r2, [r3, #30]

	h_color_sensor->calib_state=WAINTING_FOR_CALIB;
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	2200      	movs	r2, #0
 80010e8:	751a      	strb	r2, [r3, #20]
	h_color_sensor->calib_struct.calib_value_rouge_canette=1;
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	2201      	movs	r2, #1
 80010ee:	84da      	strh	r2, [r3, #38]	; 0x26
	h_color_sensor->calib_struct.calib_value_rouge_vide=1;
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	2201      	movs	r2, #1
 80010f4:	851a      	strh	r2, [r3, #40]	; 0x28
	h_color_sensor->calib_struct.calib_value_vert_canette=1;
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	2201      	movs	r2, #1
 80010fa:	845a      	strh	r2, [r3, #34]	; 0x22
	h_color_sensor->calib_struct.calib_value_vert_vide=1;
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	2201      	movs	r2, #1
 8001100:	849a      	strh	r2, [r3, #36]	; 0x24
	colorSetOutputFreqScaling(h_color_sensor);
 8001102:	6878      	ldr	r0, [r7, #4]
 8001104:	f7ff ff12 	bl	8000f2c <colorSetOutputFreqScaling>
	colorSetPhotodiodeType(h_color_sensor,color);
 8001108:	78fb      	ldrb	r3, [r7, #3]
 800110a:	4619      	mov	r1, r3
 800110c:	6878      	ldr	r0, [r7, #4]
 800110e:	f7ff ff55 	bl	8000fbc <colorSetPhotodiodeType>
	colorDisable(h_color_sensor);
 8001112:	6878      	ldr	r0, [r7, #4]
 8001114:	f000 f804 	bl	8001120 <colorDisable>
}
 8001118:	bf00      	nop
 800111a:	3708      	adds	r7, #8
 800111c:	46bd      	mov	sp, r7
 800111e:	bd80      	pop	{r7, pc}

08001120 <colorDisable>:
uint32_t colorGetGreenValue(h_color_sensor_t * h_color_sensor){
	printf("sensor_value : %ld\r\n",h_color_sensor->frequence);
	return h_color_sensor->green_color;
}

void colorDisable(h_color_sensor_t * h_color_sensor){
 8001120:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001122:	b095      	sub	sp, #84	; 0x54
 8001124:	af12      	add	r7, sp, #72	; 0x48
 8001126:	6078      	str	r0, [r7, #4]
	GPIO_write(color_enable_GPIO_Port,color_enable_Pin, 1);
 8001128:	2201      	movs	r2, #1
 800112a:	2180      	movs	r1, #128	; 0x80
 800112c:	4810      	ldr	r0, [pc, #64]	; (8001170 <colorDisable+0x50>)
 800112e:	f000 fb8f 	bl	8001850 <GPIO_write>
	h_color_sensor->sensor_state=SENSOR_DISABLE;
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	2200      	movs	r2, #0
 8001136:	709a      	strb	r2, [r3, #2]
	timer_handle(htim2,INPUT_CAPTURE_IT,STOP,TIM_CHANNEL_1);
 8001138:	4e0e      	ldr	r6, [pc, #56]	; (8001174 <colorDisable+0x54>)
 800113a:	2300      	movs	r3, #0
 800113c:	9311      	str	r3, [sp, #68]	; 0x44
 800113e:	2300      	movs	r3, #0
 8001140:	9310      	str	r3, [sp, #64]	; 0x40
 8001142:	2301      	movs	r3, #1
 8001144:	930f      	str	r3, [sp, #60]	; 0x3c
 8001146:	466d      	mov	r5, sp
 8001148:	f106 0410 	add.w	r4, r6, #16
 800114c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800114e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001150:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001152:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001154:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001156:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001158:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 800115c:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8001160:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001164:	f000 fb02 	bl	800176c <timer_handle>
}
 8001168:	bf00      	nop
 800116a:	370c      	adds	r7, #12
 800116c:	46bd      	mov	sp, r7
 800116e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001170:	40020800 	.word	0x40020800
 8001174:	200006a0 	.word	0x200006a0

08001178 <colorEnable>:

void colorEnable(h_color_sensor_t * h_color_sensor){
 8001178:	b5f0      	push	{r4, r5, r6, r7, lr}
 800117a:	b095      	sub	sp, #84	; 0x54
 800117c:	af12      	add	r7, sp, #72	; 0x48
 800117e:	6078      	str	r0, [r7, #4]
	GPIO_write(color_enable_GPIO_Port,color_enable_Pin, 0);
 8001180:	2200      	movs	r2, #0
 8001182:	2180      	movs	r1, #128	; 0x80
 8001184:	4810      	ldr	r0, [pc, #64]	; (80011c8 <colorEnable+0x50>)
 8001186:	f000 fb63 	bl	8001850 <GPIO_write>
	h_color_sensor->sensor_state=SENSOR_ENABLE;
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	2201      	movs	r2, #1
 800118e:	709a      	strb	r2, [r3, #2]
	timer_handle(htim2,INPUT_CAPTURE_IT,START,TIM_CHANNEL_1);
 8001190:	4e0e      	ldr	r6, [pc, #56]	; (80011cc <colorEnable+0x54>)
 8001192:	2300      	movs	r3, #0
 8001194:	9311      	str	r3, [sp, #68]	; 0x44
 8001196:	2301      	movs	r3, #1
 8001198:	9310      	str	r3, [sp, #64]	; 0x40
 800119a:	2301      	movs	r3, #1
 800119c:	930f      	str	r3, [sp, #60]	; 0x3c
 800119e:	466d      	mov	r5, sp
 80011a0:	f106 0410 	add.w	r4, r6, #16
 80011a4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80011a6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80011a8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80011aa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80011ac:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80011ae:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80011b0:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80011b4:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 80011b8:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80011bc:	f000 fad6 	bl	800176c <timer_handle>
}
 80011c0:	bf00      	nop
 80011c2:	370c      	adds	r7, #12
 80011c4:	46bd      	mov	sp, r7
 80011c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80011c8:	40020800 	.word	0x40020800
 80011cc:	200006a0 	.word	0x200006a0

080011d0 <colorSensorHandleInputCapture_IT>:
}


// --- fonction de gestion du retour capteur ---

void colorSensorHandleInputCapture_IT(h_color_sensor_t * h_color_sensor,TIM_TypeDef *TIM){
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b082      	sub	sp, #8
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	6078      	str	r0, [r7, #4]
 80011d8:	6039      	str	r1, [r7, #0]
	//printf("entr dans tim2 IT\r\n");
	if(tour==0){
 80011da:	4b29      	ldr	r3, [pc, #164]	; (8001280 <colorSensorHandleInputCapture_IT+0xb0>)
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d107      	bne.n	80011f2 <colorSensorHandleInputCapture_IT+0x22>
		temps1=TIM->CNT;
 80011e2:	683b      	ldr	r3, [r7, #0]
 80011e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011e6:	461a      	mov	r2, r3
 80011e8:	4b26      	ldr	r3, [pc, #152]	; (8001284 <colorSensorHandleInputCapture_IT+0xb4>)
 80011ea:	601a      	str	r2, [r3, #0]
		tour=0;
 80011ec:	4b24      	ldr	r3, [pc, #144]	; (8001280 <colorSensorHandleInputCapture_IT+0xb0>)
 80011ee:	2200      	movs	r2, #0
 80011f0:	601a      	str	r2, [r3, #0]
	}
	if(tour==1){
 80011f2:	4b23      	ldr	r3, [pc, #140]	; (8001280 <colorSensorHandleInputCapture_IT+0xb0>)
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	2b01      	cmp	r3, #1
 80011f8:	d107      	bne.n	800120a <colorSensorHandleInputCapture_IT+0x3a>
		temps2=TIM->CNT;
 80011fa:	683b      	ldr	r3, [r7, #0]
 80011fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011fe:	461a      	mov	r2, r3
 8001200:	4b21      	ldr	r3, [pc, #132]	; (8001288 <colorSensorHandleInputCapture_IT+0xb8>)
 8001202:	601a      	str	r2, [r3, #0]
		tour=1;
 8001204:	4b1e      	ldr	r3, [pc, #120]	; (8001280 <colorSensorHandleInputCapture_IT+0xb0>)
 8001206:	2201      	movs	r2, #1
 8001208:	601a      	str	r2, [r3, #0]
	}
	tour=1-tour;
 800120a:	4b1d      	ldr	r3, [pc, #116]	; (8001280 <colorSensorHandleInputCapture_IT+0xb0>)
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	f1c3 0301 	rsb	r3, r3, #1
 8001212:	4a1b      	ldr	r2, [pc, #108]	; (8001280 <colorSensorHandleInputCapture_IT+0xb0>)
 8001214:	6013      	str	r3, [r2, #0]
	freq=abs(temps2-temps1);
 8001216:	4b1c      	ldr	r3, [pc, #112]	; (8001288 <colorSensorHandleInputCapture_IT+0xb8>)
 8001218:	681a      	ldr	r2, [r3, #0]
 800121a:	4b1a      	ldr	r3, [pc, #104]	; (8001284 <colorSensorHandleInputCapture_IT+0xb4>)
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	1ad3      	subs	r3, r2, r3
 8001220:	2b00      	cmp	r3, #0
 8001222:	bfb8      	it	lt
 8001224:	425b      	neglt	r3, r3
 8001226:	461a      	mov	r2, r3
 8001228:	4b18      	ldr	r3, [pc, #96]	; (800128c <colorSensorHandleInputCapture_IT+0xbc>)
 800122a:	601a      	str	r2, [r3, #0]
	h_color_sensor->frequence=freq;
 800122c:	4b17      	ldr	r3, [pc, #92]	; (800128c <colorSensorHandleInputCapture_IT+0xbc>)
 800122e:	681a      	ldr	r2, [r3, #0]
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	605a      	str	r2, [r3, #4]
		}
		printf("fin affichage\r\n");
		u=0;
	}*/

	if((calibration_flag==1)&&(freq<FREQ_MAX_ACCEPTABLE)){
 8001234:	4b16      	ldr	r3, [pc, #88]	; (8001290 <colorSensorHandleInputCapture_IT+0xc0>)
 8001236:	781b      	ldrb	r3, [r3, #0]
 8001238:	2b01      	cmp	r3, #1
 800123a:	d10c      	bne.n	8001256 <colorSensorHandleInputCapture_IT+0x86>
 800123c:	4b13      	ldr	r3, [pc, #76]	; (800128c <colorSensorHandleInputCapture_IT+0xbc>)
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	f24c 324f 	movw	r2, #49999	; 0xc34f
 8001244:	4293      	cmp	r3, r2
 8001246:	d806      	bhi.n	8001256 <colorSensorHandleInputCapture_IT+0x86>
		colorHandleCalibrationValues(h_color_sensor,freq);
 8001248:	4b10      	ldr	r3, [pc, #64]	; (800128c <colorSensorHandleInputCapture_IT+0xbc>)
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	4619      	mov	r1, r3
 800124e:	6878      	ldr	r0, [r7, #4]
 8001250:	f000 f820 	bl	8001294 <colorHandleCalibrationValues>
	}
	else if ((calibration_flag==0)&&(freq<FREQ_MAX_ACCEPTABLE)){
		// Analyse des valeur pour prise de decision sur la couleur
		colorHandleRawValues(h_color_sensor, freq);
	}
}
 8001254:	e00f      	b.n	8001276 <colorSensorHandleInputCapture_IT+0xa6>
	else if ((calibration_flag==0)&&(freq<FREQ_MAX_ACCEPTABLE)){
 8001256:	4b0e      	ldr	r3, [pc, #56]	; (8001290 <colorSensorHandleInputCapture_IT+0xc0>)
 8001258:	781b      	ldrb	r3, [r3, #0]
 800125a:	2b00      	cmp	r3, #0
 800125c:	d10b      	bne.n	8001276 <colorSensorHandleInputCapture_IT+0xa6>
 800125e:	4b0b      	ldr	r3, [pc, #44]	; (800128c <colorSensorHandleInputCapture_IT+0xbc>)
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	f24c 324f 	movw	r2, #49999	; 0xc34f
 8001266:	4293      	cmp	r3, r2
 8001268:	d805      	bhi.n	8001276 <colorSensorHandleInputCapture_IT+0xa6>
		colorHandleRawValues(h_color_sensor, freq);
 800126a:	4b08      	ldr	r3, [pc, #32]	; (800128c <colorSensorHandleInputCapture_IT+0xbc>)
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	4619      	mov	r1, r3
 8001270:	6878      	ldr	r0, [r7, #4]
 8001272:	f000 f8cd 	bl	8001410 <colorHandleRawValues>
}
 8001276:	bf00      	nop
 8001278:	3708      	adds	r7, #8
 800127a:	46bd      	mov	sp, r7
 800127c:	bd80      	pop	{r7, pc}
 800127e:	bf00      	nop
 8001280:	20000208 	.word	0x20000208
 8001284:	20000200 	.word	0x20000200
 8001288:	20000204 	.word	0x20000204
 800128c:	200001fc 	.word	0x200001fc
 8001290:	200002d8 	.word	0x200002d8

08001294 <colorHandleCalibrationValues>:

static int colorHandleCalibrationValues(h_color_sensor_t * h_color_sensor, uint32_t frequence){
 8001294:	b580      	push	{r7, lr}
 8001296:	b084      	sub	sp, #16
 8001298:	af00      	add	r7, sp, #0
 800129a:	6078      	str	r0, [r7, #4]
 800129c:	6039      	str	r1, [r7, #0]
	calib_tab[u]=freq;
 800129e:	4b4e      	ldr	r3, [pc, #312]	; (80013d8 <colorHandleCalibrationValues+0x144>)
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	4a4e      	ldr	r2, [pc, #312]	; (80013dc <colorHandleCalibrationValues+0x148>)
 80012a4:	6812      	ldr	r2, [r2, #0]
 80012a6:	494e      	ldr	r1, [pc, #312]	; (80013e0 <colorHandleCalibrationValues+0x14c>)
 80012a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	u++;
 80012ac:	4b4a      	ldr	r3, [pc, #296]	; (80013d8 <colorHandleCalibrationValues+0x144>)
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	3301      	adds	r3, #1
 80012b2:	4a49      	ldr	r2, [pc, #292]	; (80013d8 <colorHandleCalibrationValues+0x144>)
 80012b4:	6013      	str	r3, [r2, #0]
	if(u==CALIBRATION_NB_VALUES){
 80012b6:	4b48      	ldr	r3, [pc, #288]	; (80013d8 <colorHandleCalibrationValues+0x144>)
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	2b1e      	cmp	r3, #30
 80012bc:	f040 8087 	bne.w	80013ce <colorHandleCalibrationValues+0x13a>
		colorDisable(h_color_sensor);
 80012c0:	6878      	ldr	r0, [r7, #4]
 80012c2:	f7ff ff2d 	bl	8001120 <colorDisable>
		uint32_t res=0;
 80012c6:	2300      	movs	r3, #0
 80012c8:	60fb      	str	r3, [r7, #12]
		for(int i=0;i<30;i++){
 80012ca:	2300      	movs	r3, #0
 80012cc:	60bb      	str	r3, [r7, #8]
 80012ce:	e012      	b.n	80012f6 <colorHandleCalibrationValues+0x62>
			res=res+calib_tab[i];
 80012d0:	4a43      	ldr	r2, [pc, #268]	; (80013e0 <colorHandleCalibrationValues+0x14c>)
 80012d2:	68bb      	ldr	r3, [r7, #8]
 80012d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012d8:	68fa      	ldr	r2, [r7, #12]
 80012da:	4413      	add	r3, r2
 80012dc:	60fb      	str	r3, [r7, #12]
			printf("calib values[%d] : %ld\r\n",i,calib_tab[i]);
 80012de:	4a40      	ldr	r2, [pc, #256]	; (80013e0 <colorHandleCalibrationValues+0x14c>)
 80012e0:	68bb      	ldr	r3, [r7, #8]
 80012e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012e6:	461a      	mov	r2, r3
 80012e8:	68b9      	ldr	r1, [r7, #8]
 80012ea:	483e      	ldr	r0, [pc, #248]	; (80013e4 <colorHandleCalibrationValues+0x150>)
 80012ec:	f007 fcc2 	bl	8008c74 <iprintf>
		for(int i=0;i<30;i++){
 80012f0:	68bb      	ldr	r3, [r7, #8]
 80012f2:	3301      	adds	r3, #1
 80012f4:	60bb      	str	r3, [r7, #8]
 80012f6:	68bb      	ldr	r3, [r7, #8]
 80012f8:	2b1d      	cmp	r3, #29
 80012fa:	dde9      	ble.n	80012d0 <colorHandleCalibrationValues+0x3c>
		}
		switch(h_color_sensor->calib_state){
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	7d1b      	ldrb	r3, [r3, #20]
 8001300:	3b01      	subs	r3, #1
 8001302:	2b03      	cmp	r3, #3
 8001304:	d85a      	bhi.n	80013bc <colorHandleCalibrationValues+0x128>
 8001306:	a201      	add	r2, pc, #4	; (adr r2, 800130c <colorHandleCalibrationValues+0x78>)
 8001308:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800130c:	0800131d 	.word	0x0800131d
 8001310:	08001349 	.word	0x08001349
 8001314:	0800136d 	.word	0x0800136d
 8001318:	08001399 	.word	0x08001399
		case CALIB_VERT_CANETTE:
			h_color_sensor->calib_struct.calib_value_vert_canette=(uint16_t)(res/CALIBRATION_NB_VALUES);
 800131c:	68fb      	ldr	r3, [r7, #12]
 800131e:	4a32      	ldr	r2, [pc, #200]	; (80013e8 <colorHandleCalibrationValues+0x154>)
 8001320:	fba2 2303 	umull	r2, r3, r2, r3
 8001324:	091b      	lsrs	r3, r3, #4
 8001326:	b29a      	uxth	r2, r3
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	845a      	strh	r2, [r3, #34]	; 0x22
			h_color_sensor->green_transformation.green_min_freq=h_color_sensor->calib_struct.calib_value_vert_canette;
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	8c5a      	ldrh	r2, [r3, #34]	; 0x22
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	835a      	strh	r2, [r3, #26]
			printf("Struct calib : champ vert_canette remplie\r\n");
 8001334:	482d      	ldr	r0, [pc, #180]	; (80013ec <colorHandleCalibrationValues+0x158>)
 8001336:	f007 fd23 	bl	8008d80 <puts>
			printf("Calib_value_vert_canette : %u\r\n\n",h_color_sensor->calib_struct.calib_value_vert_canette);
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 800133e:	4619      	mov	r1, r3
 8001340:	482b      	ldr	r0, [pc, #172]	; (80013f0 <colorHandleCalibrationValues+0x15c>)
 8001342:	f007 fc97 	bl	8008c74 <iprintf>
			break;
 8001346:	e03d      	b.n	80013c4 <colorHandleCalibrationValues+0x130>
		case CALIB_VERT_VIDE:
			h_color_sensor->calib_struct.calib_value_vert_vide=(uint16_t)(res/CALIBRATION_NB_VALUES);
 8001348:	68fb      	ldr	r3, [r7, #12]
 800134a:	4a27      	ldr	r2, [pc, #156]	; (80013e8 <colorHandleCalibrationValues+0x154>)
 800134c:	fba2 2303 	umull	r2, r3, r2, r3
 8001350:	091b      	lsrs	r3, r3, #4
 8001352:	b29a      	uxth	r2, r3
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	849a      	strh	r2, [r3, #36]	; 0x24
			printf("Struct calib : champ vert_vide remplie\r\n");
 8001358:	4826      	ldr	r0, [pc, #152]	; (80013f4 <colorHandleCalibrationValues+0x160>)
 800135a:	f007 fd11 	bl	8008d80 <puts>
			printf("Calib_value_vert_vide : %u\r\n\n",h_color_sensor->calib_struct.calib_value_vert_vide);
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001362:	4619      	mov	r1, r3
 8001364:	4824      	ldr	r0, [pc, #144]	; (80013f8 <colorHandleCalibrationValues+0x164>)
 8001366:	f007 fc85 	bl	8008c74 <iprintf>
			break;
 800136a:	e02b      	b.n	80013c4 <colorHandleCalibrationValues+0x130>
		case CALIB_ROUGE_CANETTE:
			h_color_sensor->calib_struct.calib_value_rouge_canette=(uint16_t)(res/CALIBRATION_NB_VALUES);
 800136c:	68fb      	ldr	r3, [r7, #12]
 800136e:	4a1e      	ldr	r2, [pc, #120]	; (80013e8 <colorHandleCalibrationValues+0x154>)
 8001370:	fba2 2303 	umull	r2, r3, r2, r3
 8001374:	091b      	lsrs	r3, r3, #4
 8001376:	b29a      	uxth	r2, r3
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	84da      	strh	r2, [r3, #38]	; 0x26
			h_color_sensor->red_transformation.red_min_freq=h_color_sensor->calib_struct.calib_value_rouge_canette;
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	8cda      	ldrh	r2, [r3, #38]	; 0x26
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	841a      	strh	r2, [r3, #32]
			printf("Struct calib : champ rouge_canette remplie\r\n");
 8001384:	481d      	ldr	r0, [pc, #116]	; (80013fc <colorHandleCalibrationValues+0x168>)
 8001386:	f007 fcfb 	bl	8008d80 <puts>
			printf("Calib_value_rouge_canette : %u\r\n\n",h_color_sensor->calib_struct.calib_value_rouge_canette);
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800138e:	4619      	mov	r1, r3
 8001390:	481b      	ldr	r0, [pc, #108]	; (8001400 <colorHandleCalibrationValues+0x16c>)
 8001392:	f007 fc6f 	bl	8008c74 <iprintf>
			break;
 8001396:	e015      	b.n	80013c4 <colorHandleCalibrationValues+0x130>
		case CALIB_ROUGE_VIDE:
			h_color_sensor->calib_struct.calib_value_rouge_vide=(uint16_t)(res/CALIBRATION_NB_VALUES);
 8001398:	68fb      	ldr	r3, [r7, #12]
 800139a:	4a13      	ldr	r2, [pc, #76]	; (80013e8 <colorHandleCalibrationValues+0x154>)
 800139c:	fba2 2303 	umull	r2, r3, r2, r3
 80013a0:	091b      	lsrs	r3, r3, #4
 80013a2:	b29a      	uxth	r2, r3
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	851a      	strh	r2, [r3, #40]	; 0x28
			printf("Struct calib : champ rouge_vide remplie\r\n");
 80013a8:	4816      	ldr	r0, [pc, #88]	; (8001404 <colorHandleCalibrationValues+0x170>)
 80013aa:	f007 fce9 	bl	8008d80 <puts>
			printf("Calib_value_vert_canette : %u\r\n",h_color_sensor->calib_struct.calib_value_rouge_vide);
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80013b2:	4619      	mov	r1, r3
 80013b4:	4814      	ldr	r0, [pc, #80]	; (8001408 <colorHandleCalibrationValues+0x174>)
 80013b6:	f007 fc5d 	bl	8008c74 <iprintf>
			break;
 80013ba:	e003      	b.n	80013c4 <colorHandleCalibrationValues+0x130>
		default:
			printf("bug dans la calibration\r\n\n");
 80013bc:	4813      	ldr	r0, [pc, #76]	; (800140c <colorHandleCalibrationValues+0x178>)
 80013be:	f007 fcdf 	bl	8008d80 <puts>
			break;
 80013c2:	bf00      	nop
		}
		u=0;
 80013c4:	4b04      	ldr	r3, [pc, #16]	; (80013d8 <colorHandleCalibrationValues+0x144>)
 80013c6:	2200      	movs	r2, #0
 80013c8:	601a      	str	r2, [r3, #0]
		return 1;
 80013ca:	2301      	movs	r3, #1
 80013cc:	e000      	b.n	80013d0 <colorHandleCalibrationValues+0x13c>
	}
	return 0;
 80013ce:	2300      	movs	r3, #0
}
 80013d0:	4618      	mov	r0, r3
 80013d2:	3710      	adds	r7, #16
 80013d4:	46bd      	mov	sp, r7
 80013d6:	bd80      	pop	{r7, pc}
 80013d8:	20000354 	.word	0x20000354
 80013dc:	200001fc 	.word	0x200001fc
 80013e0:	200002dc 	.word	0x200002dc
 80013e4:	0800b0a8 	.word	0x0800b0a8
 80013e8:	88888889 	.word	0x88888889
 80013ec:	0800b0c4 	.word	0x0800b0c4
 80013f0:	0800b0f0 	.word	0x0800b0f0
 80013f4:	0800b114 	.word	0x0800b114
 80013f8:	0800b13c 	.word	0x0800b13c
 80013fc:	0800b15c 	.word	0x0800b15c
 8001400:	0800b188 	.word	0x0800b188
 8001404:	0800b1ac 	.word	0x0800b1ac
 8001408:	0800b1d8 	.word	0x0800b1d8
 800140c:	0800b1f8 	.word	0x0800b1f8

08001410 <colorHandleRawValues>:

static int colorHandleRawValues(h_color_sensor_t * h_color_sensor, uint32_t frequence){
 8001410:	b580      	push	{r7, lr}
 8001412:	b08a      	sub	sp, #40	; 0x28
 8001414:	af02      	add	r7, sp, #8
 8001416:	6078      	str	r0, [r7, #4]
 8001418:	6039      	str	r1, [r7, #0]
	//printf("entre dans color_handle\r\n");
	if(raw_values_compteur<((NB_MEASURE_WANTED/2)-1)){
 800141a:	4b84      	ldr	r3, [pc, #528]	; (800162c <colorHandleRawValues+0x21c>)
 800141c:	781b      	ldrb	r3, [r3, #0]
 800141e:	2b08      	cmp	r3, #8
 8001420:	d826      	bhi.n	8001470 <colorHandleRawValues+0x60>
		// premieres valeurs du tableau donc on est dans le vert
		if(frequence<(h_color_sensor->green_transformation.green_min_freq)){
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	8b5b      	ldrh	r3, [r3, #26]
 8001426:	461a      	mov	r2, r3
 8001428:	683b      	ldr	r3, [r7, #0]
 800142a:	4293      	cmp	r3, r2
 800142c:	d202      	bcs.n	8001434 <colorHandleRawValues+0x24>
			frequence = (uint32_t)h_color_sensor->green_transformation.green_min_freq;
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	8b5b      	ldrh	r3, [r3, #26]
 8001432:	603b      	str	r3, [r7, #0]
		}
		//--debug
		color_raw_values[raw_values_compteur]=frequence;
 8001434:	4b7d      	ldr	r3, [pc, #500]	; (800162c <colorHandleRawValues+0x21c>)
 8001436:	781b      	ldrb	r3, [r3, #0]
 8001438:	4619      	mov	r1, r3
 800143a:	4a7d      	ldr	r2, [pc, #500]	; (8001630 <colorHandleRawValues+0x220>)
 800143c:	683b      	ldr	r3, [r7, #0]
 800143e:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
		//--fin debug
		color_scaled_values[raw_values_compteur]=((h_color_sensor->green_transformation.green_coef_dir)*frequence)+(h_color_sensor->green_transformation.green_ord_origin);
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	8adb      	ldrh	r3, [r3, #22]
 8001446:	461a      	mov	r2, r3
 8001448:	683b      	ldr	r3, [r7, #0]
 800144a:	fb02 f303 	mul.w	r3, r2, r3
 800144e:	687a      	ldr	r2, [r7, #4]
 8001450:	8b12      	ldrh	r2, [r2, #24]
 8001452:	4610      	mov	r0, r2
 8001454:	4a75      	ldr	r2, [pc, #468]	; (800162c <colorHandleRawValues+0x21c>)
 8001456:	7812      	ldrb	r2, [r2, #0]
 8001458:	4611      	mov	r1, r2
 800145a:	4403      	add	r3, r0
 800145c:	4a75      	ldr	r2, [pc, #468]	; (8001634 <colorHandleRawValues+0x224>)
 800145e:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
		raw_values_compteur++;
 8001462:	4b72      	ldr	r3, [pc, #456]	; (800162c <colorHandleRawValues+0x21c>)
 8001464:	781b      	ldrb	r3, [r3, #0]
 8001466:	3301      	adds	r3, #1
 8001468:	b2da      	uxtb	r2, r3
 800146a:	4b70      	ldr	r3, [pc, #448]	; (800162c <colorHandleRawValues+0x21c>)
 800146c:	701a      	strb	r2, [r3, #0]
 800146e:	e0d7      	b.n	8001620 <colorHandleRawValues+0x210>
	}

	else if(raw_values_compteur==((NB_MEASURE_WANTED/2)-1)){
 8001470:	4b6e      	ldr	r3, [pc, #440]	; (800162c <colorHandleRawValues+0x21c>)
 8001472:	781b      	ldrb	r3, [r3, #0]
 8001474:	2b09      	cmp	r3, #9
 8001476:	d130      	bne.n	80014da <colorHandleRawValues+0xca>
		//on est encore dans le vert mais on doit en plus changer la couleur de detection
		if(frequence<(h_color_sensor->green_transformation.green_min_freq)){
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	8b5b      	ldrh	r3, [r3, #26]
 800147c:	461a      	mov	r2, r3
 800147e:	683b      	ldr	r3, [r7, #0]
 8001480:	4293      	cmp	r3, r2
 8001482:	d202      	bcs.n	800148a <colorHandleRawValues+0x7a>
			frequence = (uint32_t)h_color_sensor->green_transformation.green_min_freq;
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	8b5b      	ldrh	r3, [r3, #26]
 8001488:	603b      	str	r3, [r7, #0]
		}
		//--debug
		color_raw_values[raw_values_compteur]=frequence;
 800148a:	4b68      	ldr	r3, [pc, #416]	; (800162c <colorHandleRawValues+0x21c>)
 800148c:	781b      	ldrb	r3, [r3, #0]
 800148e:	4619      	mov	r1, r3
 8001490:	4a67      	ldr	r2, [pc, #412]	; (8001630 <colorHandleRawValues+0x220>)
 8001492:	683b      	ldr	r3, [r7, #0]
 8001494:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
		//--fin debug
		color_scaled_values[raw_values_compteur]=((h_color_sensor->green_transformation.green_coef_dir)*frequence)+(h_color_sensor->green_transformation.green_ord_origin);
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	8adb      	ldrh	r3, [r3, #22]
 800149c:	461a      	mov	r2, r3
 800149e:	683b      	ldr	r3, [r7, #0]
 80014a0:	fb02 f303 	mul.w	r3, r2, r3
 80014a4:	687a      	ldr	r2, [r7, #4]
 80014a6:	8b12      	ldrh	r2, [r2, #24]
 80014a8:	4610      	mov	r0, r2
 80014aa:	4a60      	ldr	r2, [pc, #384]	; (800162c <colorHandleRawValues+0x21c>)
 80014ac:	7812      	ldrb	r2, [r2, #0]
 80014ae:	4611      	mov	r1, r2
 80014b0:	4403      	add	r3, r0
 80014b2:	4a60      	ldr	r2, [pc, #384]	; (8001634 <colorHandleRawValues+0x224>)
 80014b4:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
		raw_values_compteur++;
 80014b8:	4b5c      	ldr	r3, [pc, #368]	; (800162c <colorHandleRawValues+0x21c>)
 80014ba:	781b      	ldrb	r3, [r3, #0]
 80014bc:	3301      	adds	r3, #1
 80014be:	b2da      	uxtb	r2, r3
 80014c0:	4b5a      	ldr	r3, [pc, #360]	; (800162c <colorHandleRawValues+0x21c>)
 80014c2:	701a      	strb	r2, [r3, #0]

		// color change
		colorDisable(h_color_sensor);
 80014c4:	6878      	ldr	r0, [r7, #4]
 80014c6:	f7ff fe2b 	bl	8001120 <colorDisable>
		colorSetPhotodiodeType(h_color_sensor,RED);
 80014ca:	2101      	movs	r1, #1
 80014cc:	6878      	ldr	r0, [r7, #4]
 80014ce:	f7ff fd75 	bl	8000fbc <colorSetPhotodiodeType>
		colorEnable(h_color_sensor);
 80014d2:	6878      	ldr	r0, [r7, #4]
 80014d4:	f7ff fe50 	bl	8001178 <colorEnable>
 80014d8:	e0a2      	b.n	8001620 <colorHandleRawValues+0x210>
	}

	else if((raw_values_compteur>((NB_MEASURE_WANTED/2)-1))&&(raw_values_compteur<NB_MEASURE_WANTED)){
 80014da:	4b54      	ldr	r3, [pc, #336]	; (800162c <colorHandleRawValues+0x21c>)
 80014dc:	781b      	ldrb	r3, [r3, #0]
 80014de:	2b09      	cmp	r3, #9
 80014e0:	d92a      	bls.n	8001538 <colorHandleRawValues+0x128>
 80014e2:	4b52      	ldr	r3, [pc, #328]	; (800162c <colorHandleRawValues+0x21c>)
 80014e4:	781b      	ldrb	r3, [r3, #0]
 80014e6:	2b13      	cmp	r3, #19
 80014e8:	d826      	bhi.n	8001538 <colorHandleRawValues+0x128>
		// valeures rouges
		if(frequence<(h_color_sensor->red_transformation.red_min_freq)){
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	8c1b      	ldrh	r3, [r3, #32]
 80014ee:	461a      	mov	r2, r3
 80014f0:	683b      	ldr	r3, [r7, #0]
 80014f2:	4293      	cmp	r3, r2
 80014f4:	d202      	bcs.n	80014fc <colorHandleRawValues+0xec>
			frequence = (uint32_t)h_color_sensor->red_transformation.red_min_freq;
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	8c1b      	ldrh	r3, [r3, #32]
 80014fa:	603b      	str	r3, [r7, #0]
		}
		//--debug
		color_raw_values[raw_values_compteur]=frequence;
 80014fc:	4b4b      	ldr	r3, [pc, #300]	; (800162c <colorHandleRawValues+0x21c>)
 80014fe:	781b      	ldrb	r3, [r3, #0]
 8001500:	4619      	mov	r1, r3
 8001502:	4a4b      	ldr	r2, [pc, #300]	; (8001630 <colorHandleRawValues+0x220>)
 8001504:	683b      	ldr	r3, [r7, #0]
 8001506:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
		//--fin debug
		color_scaled_values[raw_values_compteur]=((h_color_sensor->red_transformation.red_coef_dir)*frequence)+(h_color_sensor->red_transformation.red_ord_origin);
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	8b9b      	ldrh	r3, [r3, #28]
 800150e:	461a      	mov	r2, r3
 8001510:	683b      	ldr	r3, [r7, #0]
 8001512:	fb02 f303 	mul.w	r3, r2, r3
 8001516:	687a      	ldr	r2, [r7, #4]
 8001518:	8bd2      	ldrh	r2, [r2, #30]
 800151a:	4610      	mov	r0, r2
 800151c:	4a43      	ldr	r2, [pc, #268]	; (800162c <colorHandleRawValues+0x21c>)
 800151e:	7812      	ldrb	r2, [r2, #0]
 8001520:	4611      	mov	r1, r2
 8001522:	4403      	add	r3, r0
 8001524:	4a43      	ldr	r2, [pc, #268]	; (8001634 <colorHandleRawValues+0x224>)
 8001526:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
		raw_values_compteur++;
 800152a:	4b40      	ldr	r3, [pc, #256]	; (800162c <colorHandleRawValues+0x21c>)
 800152c:	781b      	ldrb	r3, [r3, #0]
 800152e:	3301      	adds	r3, #1
 8001530:	b2da      	uxtb	r2, r3
 8001532:	4b3e      	ldr	r3, [pc, #248]	; (800162c <colorHandleRawValues+0x21c>)
 8001534:	701a      	strb	r2, [r3, #0]
 8001536:	e073      	b.n	8001620 <colorHandleRawValues+0x210>
	}

	else if(raw_values_compteur==NB_MEASURE_WANTED){
 8001538:	4b3c      	ldr	r3, [pc, #240]	; (800162c <colorHandleRawValues+0x21c>)
 800153a:	781b      	ldrb	r3, [r3, #0]
 800153c:	2b14      	cmp	r3, #20
 800153e:	d16f      	bne.n	8001620 <colorHandleRawValues+0x210>
		// Pret a faire la moyenne du tableau pour plus de fiabilit
		colorDisable(h_color_sensor);
 8001540:	6878      	ldr	r0, [r7, #4]
 8001542:	f7ff fded 	bl	8001120 <colorDisable>
		uint32_t green_mean=0;
 8001546:	2300      	movs	r3, #0
 8001548:	61fb      	str	r3, [r7, #28]
		uint32_t red_mean=0;
 800154a:	2300      	movs	r3, #0
 800154c:	61bb      	str	r3, [r7, #24]

		// green mean with erase of waste values (the 2 first one each time)
		//printf("calcul moyenne vert\r\n");
		for(int i=DECHET_MEASURE; i<((NB_MEASURE_WANTED/2));i++){
 800154e:	2302      	movs	r3, #2
 8001550:	617b      	str	r3, [r7, #20]
 8001552:	e009      	b.n	8001568 <colorHandleRawValues+0x158>
			green_mean=green_mean+color_scaled_values[i];
 8001554:	4a37      	ldr	r2, [pc, #220]	; (8001634 <colorHandleRawValues+0x224>)
 8001556:	697b      	ldr	r3, [r7, #20]
 8001558:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800155c:	69fa      	ldr	r2, [r7, #28]
 800155e:	4413      	add	r3, r2
 8001560:	61fb      	str	r3, [r7, #28]
		for(int i=DECHET_MEASURE; i<((NB_MEASURE_WANTED/2));i++){
 8001562:	697b      	ldr	r3, [r7, #20]
 8001564:	3301      	adds	r3, #1
 8001566:	617b      	str	r3, [r7, #20]
 8001568:	697b      	ldr	r3, [r7, #20]
 800156a:	2b09      	cmp	r3, #9
 800156c:	ddf2      	ble.n	8001554 <colorHandleRawValues+0x144>

			//--debug
			/*printf("i=%d,\t ajout a la moyenne verte : %ld\r\n",i,color_scaled_values[i]);
			printf("green mean : %ld\r\n",green_mean);*/
		}
		green_color_value=floor(green_mean/((NB_MEASURE_WANTED/2)-DECHET_MEASURE));
 800156e:	69fb      	ldr	r3, [r7, #28]
 8001570:	08db      	lsrs	r3, r3, #3
 8001572:	4618      	mov	r0, r3
 8001574:	f7fe ffe6 	bl	8000544 <__aeabi_ui2d>
 8001578:	4602      	mov	r2, r0
 800157a:	460b      	mov	r3, r1
 800157c:	4610      	mov	r0, r2
 800157e:	4619      	mov	r1, r3
 8001580:	f7ff fb32 	bl	8000be8 <__aeabi_d2uiz>
 8001584:	4603      	mov	r3, r0
 8001586:	4a2c      	ldr	r2, [pc, #176]	; (8001638 <colorHandleRawValues+0x228>)
 8001588:	6013      	str	r3, [r2, #0]
		h_color_sensor->green_color=green_color_value;
 800158a:	4b2b      	ldr	r3, [pc, #172]	; (8001638 <colorHandleRawValues+0x228>)
 800158c:	681a      	ldr	r2, [r3, #0]
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	609a      	str	r2, [r3, #8]
		//printf("green color value : %ld\r\n",green_color_value);


		//red values mean
		//printf("calcul moyenne rouge\r\n");
		for(int i=((NB_MEASURE_WANTED/2)+DECHET_MEASURE);i<NB_MEASURE_WANTED;i++){
 8001592:	230c      	movs	r3, #12
 8001594:	613b      	str	r3, [r7, #16]
 8001596:	e009      	b.n	80015ac <colorHandleRawValues+0x19c>
			red_mean=red_mean+color_scaled_values[i];
 8001598:	4a26      	ldr	r2, [pc, #152]	; (8001634 <colorHandleRawValues+0x224>)
 800159a:	693b      	ldr	r3, [r7, #16]
 800159c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015a0:	69ba      	ldr	r2, [r7, #24]
 80015a2:	4413      	add	r3, r2
 80015a4:	61bb      	str	r3, [r7, #24]
		for(int i=((NB_MEASURE_WANTED/2)+DECHET_MEASURE);i<NB_MEASURE_WANTED;i++){
 80015a6:	693b      	ldr	r3, [r7, #16]
 80015a8:	3301      	adds	r3, #1
 80015aa:	613b      	str	r3, [r7, #16]
 80015ac:	693b      	ldr	r3, [r7, #16]
 80015ae:	2b13      	cmp	r3, #19
 80015b0:	ddf2      	ble.n	8001598 <colorHandleRawValues+0x188>

			//--debug
			/*printf("i=%d,\t ajout a la moyenne rouge : %ld\r\n",i,color_scaled_values[i]);
			printf("red mean : %ld\r\n",red_mean);*/
		}
		red_color_value=floor(red_mean/((NB_MEASURE_WANTED/2)-DECHET_MEASURE));
 80015b2:	69bb      	ldr	r3, [r7, #24]
 80015b4:	08db      	lsrs	r3, r3, #3
 80015b6:	4618      	mov	r0, r3
 80015b8:	f7fe ffc4 	bl	8000544 <__aeabi_ui2d>
 80015bc:	4602      	mov	r2, r0
 80015be:	460b      	mov	r3, r1
 80015c0:	4610      	mov	r0, r2
 80015c2:	4619      	mov	r1, r3
 80015c4:	f7ff fb10 	bl	8000be8 <__aeabi_d2uiz>
 80015c8:	4603      	mov	r3, r0
 80015ca:	4a1c      	ldr	r2, [pc, #112]	; (800163c <colorHandleRawValues+0x22c>)
 80015cc:	6013      	str	r3, [r2, #0]
		h_color_sensor->red_color=red_color_value;
 80015ce:	4b1b      	ldr	r3, [pc, #108]	; (800163c <colorHandleRawValues+0x22c>)
 80015d0:	681a      	ldr	r2, [r3, #0]
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	60da      	str	r2, [r3, #12]

		//--debug
		//printf("red color value : %ld\r\n",red_color_value);

		raw_values_compteur=0;
 80015d6:	4b15      	ldr	r3, [pc, #84]	; (800162c <colorHandleRawValues+0x21c>)
 80015d8:	2200      	movs	r2, #0
 80015da:	701a      	strb	r2, [r3, #0]

		//Affichage tableau
		for(int i=0;i<NB_MEASURE_WANTED;i++){
 80015dc:	2300      	movs	r3, #0
 80015de:	60fb      	str	r3, [r7, #12]
 80015e0:	e010      	b.n	8001604 <colorHandleRawValues+0x1f4>
			printf("color_raw_values[%d] : %ld\t->\t color_scaled_value[%d] : %ld\r\n",i,color_raw_values[i],i,color_scaled_values[i]);
 80015e2:	4a13      	ldr	r2, [pc, #76]	; (8001630 <colorHandleRawValues+0x220>)
 80015e4:	68fb      	ldr	r3, [r7, #12]
 80015e6:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80015ea:	4912      	ldr	r1, [pc, #72]	; (8001634 <colorHandleRawValues+0x224>)
 80015ec:	68fb      	ldr	r3, [r7, #12]
 80015ee:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80015f2:	9300      	str	r3, [sp, #0]
 80015f4:	68fb      	ldr	r3, [r7, #12]
 80015f6:	68f9      	ldr	r1, [r7, #12]
 80015f8:	4811      	ldr	r0, [pc, #68]	; (8001640 <colorHandleRawValues+0x230>)
 80015fa:	f007 fb3b 	bl	8008c74 <iprintf>
		for(int i=0;i<NB_MEASURE_WANTED;i++){
 80015fe:	68fb      	ldr	r3, [r7, #12]
 8001600:	3301      	adds	r3, #1
 8001602:	60fb      	str	r3, [r7, #12]
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	2b13      	cmp	r3, #19
 8001608:	ddeb      	ble.n	80015e2 <colorHandleRawValues+0x1d2>
		}
		colorAnalyse(h_color_sensor,green_color_value,red_color_value);
 800160a:	4b0b      	ldr	r3, [pc, #44]	; (8001638 <colorHandleRawValues+0x228>)
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	4a0b      	ldr	r2, [pc, #44]	; (800163c <colorHandleRawValues+0x22c>)
 8001610:	6812      	ldr	r2, [r2, #0]
 8001612:	4619      	mov	r1, r3
 8001614:	6878      	ldr	r0, [r7, #4]
 8001616:	f000 f817 	bl	8001648 <colorAnalyse>
		printf("waiting for button press : \r\n");
 800161a:	480a      	ldr	r0, [pc, #40]	; (8001644 <colorHandleRawValues+0x234>)
 800161c:	f007 fbb0 	bl	8008d80 <puts>
	}

	return 0; // fonctionnement normal
 8001620:	2300      	movs	r3, #0
}
 8001622:	4618      	mov	r0, r3
 8001624:	3720      	adds	r7, #32
 8001626:	46bd      	mov	sp, r7
 8001628:	bd80      	pop	{r7, pc}
 800162a:	bf00      	nop
 800162c:	200002cc 	.word	0x200002cc
 8001630:	2000026c 	.word	0x2000026c
 8001634:	2000020c 	.word	0x2000020c
 8001638:	200002d0 	.word	0x200002d0
 800163c:	200002d4 	.word	0x200002d4
 8001640:	0800b214 	.word	0x0800b214
 8001644:	0800b254 	.word	0x0800b254

08001648 <colorAnalyse>:


// --- fonction d'analyse et de prise de dcision ---

static void colorAnalyse(h_color_sensor_t * h_color_sensor, color_t green, color_t red){
 8001648:	b580      	push	{r7, lr}
 800164a:	b084      	sub	sp, #16
 800164c:	af00      	add	r7, sp, #0
 800164e:	60f8      	str	r0, [r7, #12]
 8001650:	60b9      	str	r1, [r7, #8]
 8001652:	607a      	str	r2, [r7, #4]
	printf("green : %ld \r\n",green);
 8001654:	68b9      	ldr	r1, [r7, #8]
 8001656:	480f      	ldr	r0, [pc, #60]	; (8001694 <colorAnalyse+0x4c>)
 8001658:	f007 fb0c 	bl	8008c74 <iprintf>
	printf("red : %ld \r\n",red);
 800165c:	6879      	ldr	r1, [r7, #4]
 800165e:	480e      	ldr	r0, [pc, #56]	; (8001698 <colorAnalyse+0x50>)
 8001660:	f007 fb08 	bl	8008c74 <iprintf>
	if(green<red){
 8001664:	68ba      	ldr	r2, [r7, #8]
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	429a      	cmp	r2, r3
 800166a:	d203      	bcs.n	8001674 <colorAnalyse+0x2c>
		printf("c'est vert\r\n");
 800166c:	480b      	ldr	r0, [pc, #44]	; (800169c <colorAnalyse+0x54>)
 800166e:	f007 fb87 	bl	8008d80 <puts>
		colorDoMeasureAgain(h_color_sensor);
	}
	else {
		printf("c'est rouge\r\n");
	}
}
 8001672:	e00a      	b.n	800168a <colorAnalyse+0x42>
	else if(green==red){
 8001674:	68ba      	ldr	r2, [r7, #8]
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	429a      	cmp	r2, r3
 800167a:	d103      	bne.n	8001684 <colorAnalyse+0x3c>
		colorDoMeasureAgain(h_color_sensor);
 800167c:	68f8      	ldr	r0, [r7, #12]
 800167e:	f000 f811 	bl	80016a4 <colorDoMeasureAgain>
}
 8001682:	e002      	b.n	800168a <colorAnalyse+0x42>
		printf("c'est rouge\r\n");
 8001684:	4806      	ldr	r0, [pc, #24]	; (80016a0 <colorAnalyse+0x58>)
 8001686:	f007 fb7b 	bl	8008d80 <puts>
}
 800168a:	bf00      	nop
 800168c:	3710      	adds	r7, #16
 800168e:	46bd      	mov	sp, r7
 8001690:	bd80      	pop	{r7, pc}
 8001692:	bf00      	nop
 8001694:	0800b274 	.word	0x0800b274
 8001698:	0800b284 	.word	0x0800b284
 800169c:	0800b294 	.word	0x0800b294
 80016a0:	0800b2a0 	.word	0x0800b2a0

080016a4 <colorDoMeasureAgain>:

static void colorDoMeasureAgain(h_color_sensor_t * h_color_sensor){
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b082      	sub	sp, #8
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	6078      	str	r0, [r7, #4]
	colorEnable(h_color_sensor);
 80016ac:	6878      	ldr	r0, [r7, #4]
 80016ae:	f7ff fd63 	bl	8001178 <colorEnable>
}
 80016b2:	bf00      	nop
 80016b4:	3708      	adds	r7, #8
 80016b6:	46bd      	mov	sp, r7
 80016b8:	bd80      	pop	{r7, pc}
	...

080016bc <colorMeasureTask>:
// --- FreeRTOS ---

extern TaskHandle_t h_colorMeasureTask;
extern SemaphoreHandle_t colorMeasureSemaphore;

void colorMeasureTask(void * pvParameters){
 80016bc:	b580      	push	{r7, lr}
 80016be:	b082      	sub	sp, #8
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	6078      	str	r0, [r7, #4]
	for(;;){
		xSemaphoreTake(colorMeasureSemaphore,portMAX_DELAY);
 80016c4:	4b05      	ldr	r3, [pc, #20]	; (80016dc <colorMeasureTask+0x20>)
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	f04f 31ff 	mov.w	r1, #4294967295
 80016cc:	4618      	mov	r0, r3
 80016ce:	f004 fe5f 	bl	8006390 <xQueueSemaphoreTake>
		printf("-----contenu de colorMeasureTask------\r\n");
 80016d2:	4803      	ldr	r0, [pc, #12]	; (80016e0 <colorMeasureTask+0x24>)
 80016d4:	f007 fb54 	bl	8008d80 <puts>
		xSemaphoreTake(colorMeasureSemaphore,portMAX_DELAY);
 80016d8:	e7f4      	b.n	80016c4 <colorMeasureTask+0x8>
 80016da:	bf00      	nop
 80016dc:	2000063c 	.word	0x2000063c
 80016e0:	0800b2b0 	.word	0x0800b2b0

080016e4 <colorStartSensor>:
		h_color_sensor_t * h_color_sensor =(h_color_sensor_t *) pvParameters;
		colorEnable(h_color_sensor);*/
	}
}

int colorStartSensor(h_color_sensor_t * h_color_sensor){
 80016e4:	b580      	push	{r7, lr}
 80016e6:	b084      	sub	sp, #16
 80016e8:	af02      	add	r7, sp, #8
 80016ea:	6078      	str	r0, [r7, #4]

	//creation colorMeasureTask et colorMeasureSempahore
	if(pdTRUE==xTaskCreate(colorMeasureTask,"colorMeasureTask",COLOR_STACK_DEPTH,(void *)h_color_sensor,COLOR_MEASURE_TASK_PRIORiTY,&h_colorMeasureTask)){
 80016ec:	4b17      	ldr	r3, [pc, #92]	; (800174c <colorStartSensor+0x68>)
 80016ee:	9301      	str	r3, [sp, #4]
 80016f0:	2303      	movs	r3, #3
 80016f2:	9300      	str	r3, [sp, #0]
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80016fa:	4915      	ldr	r1, [pc, #84]	; (8001750 <colorStartSensor+0x6c>)
 80016fc:	4815      	ldr	r0, [pc, #84]	; (8001754 <colorStartSensor+0x70>)
 80016fe:	f005 f8c0 	bl	8006882 <xTaskCreate>
 8001702:	4603      	mov	r3, r0
 8001704:	2b01      	cmp	r3, #1
 8001706:	d10f      	bne.n	8001728 <colorStartSensor+0x44>
		printf("colorMeasureTask created successfully\r\n");
 8001708:	4813      	ldr	r0, [pc, #76]	; (8001758 <colorStartSensor+0x74>)
 800170a:	f007 fb39 	bl	8008d80 <puts>
	}
	else{
		printf("colorMeasureTask creation failed !\r\n");
		return 1;
	}
	colorMeasureSemaphore=xSemaphoreCreateBinary();
 800170e:	2203      	movs	r2, #3
 8001710:	2100      	movs	r1, #0
 8001712:	2001      	movs	r0, #1
 8001714:	f004 fcd4 	bl	80060c0 <xQueueGenericCreate>
 8001718:	4603      	mov	r3, r0
 800171a:	4a10      	ldr	r2, [pc, #64]	; (800175c <colorStartSensor+0x78>)
 800171c:	6013      	str	r3, [r2, #0]
	if(colorMeasureSemaphore==NULL){
 800171e:	4b0f      	ldr	r3, [pc, #60]	; (800175c <colorStartSensor+0x78>)
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	2b00      	cmp	r3, #0
 8001724:	d10a      	bne.n	800173c <colorStartSensor+0x58>
 8001726:	e004      	b.n	8001732 <colorStartSensor+0x4e>
		printf("colorMeasureTask creation failed !\r\n");
 8001728:	480d      	ldr	r0, [pc, #52]	; (8001760 <colorStartSensor+0x7c>)
 800172a:	f007 fb29 	bl	8008d80 <puts>
		return 1;
 800172e:	2301      	movs	r3, #1
 8001730:	e008      	b.n	8001744 <colorStartSensor+0x60>
		printf("colorCalibSemaphore creation failed ! \r\n");
 8001732:	480c      	ldr	r0, [pc, #48]	; (8001764 <colorStartSensor+0x80>)
 8001734:	f007 fb24 	bl	8008d80 <puts>
		return 1;
 8001738:	2301      	movs	r3, #1
 800173a:	e003      	b.n	8001744 <colorStartSensor+0x60>
	}
	printf("colorMeasureSemaphore created successfully\r\n");
 800173c:	480a      	ldr	r0, [pc, #40]	; (8001768 <colorStartSensor+0x84>)
 800173e:	f007 fb1f 	bl	8008d80 <puts>
	return 0;
 8001742:	2300      	movs	r3, #0
}
 8001744:	4618      	mov	r0, r3
 8001746:	3708      	adds	r7, #8
 8001748:	46bd      	mov	sp, r7
 800174a:	bd80      	pop	{r7, pc}
 800174c:	20000640 	.word	0x20000640
 8001750:	0800b2d8 	.word	0x0800b2d8
 8001754:	080016bd 	.word	0x080016bd
 8001758:	0800b2ec 	.word	0x0800b2ec
 800175c:	2000063c 	.word	0x2000063c
 8001760:	0800b314 	.word	0x0800b314
 8001764:	0800b338 	.word	0x0800b338
 8001768:	0800b360 	.word	0x0800b360

0800176c <timer_handle>:
 * tim_mode_t mode : htim configuration accirding to what is in .ioc file (INPUT_CAPTURE_IT, BASE_IT, PWM)
 * tim_status_t status : same but START,STOP
 * uint32_t channel ; the output channel of htim
 * @return none
 */
void timer_handle(TIM_HandleTypeDef htim, tim_mode_t mode, tim_status_t status,uint32_t channel){
 800176c:	b084      	sub	sp, #16
 800176e:	b580      	push	{r7, lr}
 8001770:	af00      	add	r7, sp, #0
 8001772:	f107 0c08 	add.w	ip, r7, #8
 8001776:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	if(status==START){
 800177a:	f897 3058 	ldrb.w	r3, [r7, #88]	; 0x58
 800177e:	2b01      	cmp	r3, #1
 8001780:	d11b      	bne.n	80017ba <timer_handle+0x4e>
		switch(mode){
 8001782:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8001786:	2b03      	cmp	r3, #3
 8001788:	d00c      	beq.n	80017a4 <timer_handle+0x38>
 800178a:	2b03      	cmp	r3, #3
 800178c:	dc53      	bgt.n	8001836 <timer_handle+0xca>
 800178e:	2b01      	cmp	r3, #1
 8001790:	d002      	beq.n	8001798 <timer_handle+0x2c>
 8001792:	2b02      	cmp	r3, #2
 8001794:	d00c      	beq.n	80017b0 <timer_handle+0x44>
			break;
		case BASE_IT:
			HAL_TIM_Base_Start_IT(&htim);
			break;
		default :
			break;
 8001796:	e04e      	b.n	8001836 <timer_handle+0xca>
			HAL_TIM_IC_Start_IT(&htim, channel);
 8001798:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800179a:	f107 0008 	add.w	r0, r7, #8
 800179e:	f002 fd67 	bl	8004270 <HAL_TIM_IC_Start_IT>
			break;
 80017a2:	e04f      	b.n	8001844 <timer_handle+0xd8>
			HAL_TIM_PWM_Start(&htim,channel);
 80017a4:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 80017a6:	f107 0008 	add.w	r0, r7, #8
 80017aa:	f002 fb85 	bl	8003eb8 <HAL_TIM_PWM_Start>
			break;
 80017ae:	e049      	b.n	8001844 <timer_handle+0xd8>
			HAL_TIM_Base_Start_IT(&htim);
 80017b0:	f107 0008 	add.w	r0, r7, #8
 80017b4:	f002 fa78 	bl	8003ca8 <HAL_TIM_Base_Start_IT>
			break;
 80017b8:	e044      	b.n	8001844 <timer_handle+0xd8>
		}
	}
	else if (status==STOP){
 80017ba:	f897 3058 	ldrb.w	r3, [r7, #88]	; 0x58
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d11b      	bne.n	80017fa <timer_handle+0x8e>
		switch(mode){
 80017c2:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 80017c6:	2b03      	cmp	r3, #3
 80017c8:	d00c      	beq.n	80017e4 <timer_handle+0x78>
 80017ca:	2b03      	cmp	r3, #3
 80017cc:	dc35      	bgt.n	800183a <timer_handle+0xce>
 80017ce:	2b01      	cmp	r3, #1
 80017d0:	d002      	beq.n	80017d8 <timer_handle+0x6c>
 80017d2:	2b02      	cmp	r3, #2
 80017d4:	d00c      	beq.n	80017f0 <timer_handle+0x84>
			break;
		case BASE_IT:
			HAL_TIM_Base_Stop_IT(&htim);
			break;
		default :
			break;
 80017d6:	e030      	b.n	800183a <timer_handle+0xce>
			HAL_TIM_IC_Stop_IT(&htim, channel);
 80017d8:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 80017da:	f107 0008 	add.w	r0, r7, #8
 80017de:	f002 fe97 	bl	8004510 <HAL_TIM_IC_Stop_IT>
			break;
 80017e2:	e02f      	b.n	8001844 <timer_handle+0xd8>
			HAL_TIM_PWM_Stop(&htim,channel);
 80017e4:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 80017e6:	f107 0008 	add.w	r0, r7, #8
 80017ea:	f002 fc5f 	bl	80040ac <HAL_TIM_PWM_Stop>
			break;
 80017ee:	e029      	b.n	8001844 <timer_handle+0xd8>
			HAL_TIM_Base_Stop_IT(&htim);
 80017f0:	f107 0008 	add.w	r0, r7, #8
 80017f4:	f002 fad0 	bl	8003d98 <HAL_TIM_Base_Stop_IT>
			break;
 80017f8:	e024      	b.n	8001844 <timer_handle+0xd8>
		}
	}
	else if (status==INIT){
 80017fa:	f897 3058 	ldrb.w	r3, [r7, #88]	; 0x58
 80017fe:	2b02      	cmp	r3, #2
 8001800:	d11d      	bne.n	800183e <timer_handle+0xd2>
		switch(mode){
 8001802:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8001806:	2b03      	cmp	r3, #3
 8001808:	d00b      	beq.n	8001822 <timer_handle+0xb6>
 800180a:	2b03      	cmp	r3, #3
 800180c:	dc19      	bgt.n	8001842 <timer_handle+0xd6>
 800180e:	2b01      	cmp	r3, #1
 8001810:	d002      	beq.n	8001818 <timer_handle+0xac>
 8001812:	2b02      	cmp	r3, #2
 8001814:	d00a      	beq.n	800182c <timer_handle+0xc0>
			break;
		case BASE_IT:
			HAL_TIM_Base_Init(&htim);
			break;
		default :
			break;
 8001816:	e014      	b.n	8001842 <timer_handle+0xd6>
			HAL_TIM_IC_Init(&htim);
 8001818:	f107 0008 	add.w	r0, r7, #8
 800181c:	f002 fcc6 	bl	80041ac <HAL_TIM_IC_Init>
			break;
 8001820:	e010      	b.n	8001844 <timer_handle+0xd8>
			HAL_TIM_PWM_Init(&htim);
 8001822:	f107 0008 	add.w	r0, r7, #8
 8001826:	f002 fae6 	bl	8003df6 <HAL_TIM_PWM_Init>
			break;
 800182a:	e00b      	b.n	8001844 <timer_handle+0xd8>
			HAL_TIM_Base_Init(&htim);
 800182c:	f107 0008 	add.w	r0, r7, #8
 8001830:	f002 f9e2 	bl	8003bf8 <HAL_TIM_Base_Init>
			break;
 8001834:	e006      	b.n	8001844 <timer_handle+0xd8>
			break;
 8001836:	bf00      	nop
 8001838:	e004      	b.n	8001844 <timer_handle+0xd8>
			break;
 800183a:	bf00      	nop
 800183c:	e002      	b.n	8001844 <timer_handle+0xd8>
		}
	}
 800183e:	bf00      	nop
 8001840:	e000      	b.n	8001844 <timer_handle+0xd8>
			break;
 8001842:	bf00      	nop
}
 8001844:	bf00      	nop
 8001846:	46bd      	mov	sp, r7
 8001848:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800184c:	b004      	add	sp, #16
 800184e:	4770      	bx	lr

08001850 <GPIO_write>:
 * uint16_t gpio_pin : The pin of the GPIO you want to deal with
 * GPIO_PinState gpio_PinState : the state you want your GPIO to have (1 or 0)
 *
 * @return 0 if fail else 1
 */
void GPIO_write(GPIO_TypeDef * gpio_port,uint16_t gpio_pin,GPIO_PinState gpio_PinState ){
 8001850:	b580      	push	{r7, lr}
 8001852:	b082      	sub	sp, #8
 8001854:	af00      	add	r7, sp, #0
 8001856:	6078      	str	r0, [r7, #4]
 8001858:	460b      	mov	r3, r1
 800185a:	807b      	strh	r3, [r7, #2]
 800185c:	4613      	mov	r3, r2
 800185e:	707b      	strb	r3, [r7, #1]
	HAL_GPIO_WritePin(gpio_port,gpio_pin,gpio_PinState);
 8001860:	787a      	ldrb	r2, [r7, #1]
 8001862:	887b      	ldrh	r3, [r7, #2]
 8001864:	4619      	mov	r1, r3
 8001866:	6878      	ldr	r0, [r7, #4]
 8001868:	f001 f898 	bl	800299c <HAL_GPIO_WritePin>
}
 800186c:	bf00      	nop
 800186e:	3708      	adds	r7, #8
 8001870:	46bd      	mov	sp, r7
 8001872:	bd80      	pop	{r7, pc}

08001874 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8001874:	b480      	push	{r7}
 8001876:	b085      	sub	sp, #20
 8001878:	af00      	add	r7, sp, #0
 800187a:	60f8      	str	r0, [r7, #12]
 800187c:	60b9      	str	r1, [r7, #8]
 800187e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8001880:	68fb      	ldr	r3, [r7, #12]
 8001882:	4a07      	ldr	r2, [pc, #28]	; (80018a0 <vApplicationGetIdleTaskMemory+0x2c>)
 8001884:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8001886:	68bb      	ldr	r3, [r7, #8]
 8001888:	4a06      	ldr	r2, [pc, #24]	; (80018a4 <vApplicationGetIdleTaskMemory+0x30>)
 800188a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	2280      	movs	r2, #128	; 0x80
 8001890:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8001892:	bf00      	nop
 8001894:	3714      	adds	r7, #20
 8001896:	46bd      	mov	sp, r7
 8001898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189c:	4770      	bx	lr
 800189e:	bf00      	nop
 80018a0:	2000035c 	.word	0x2000035c
 80018a4:	20000410 	.word	0x20000410

080018a8 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80018a8:	b5b0      	push	{r4, r5, r7, lr}
 80018aa:	b088      	sub	sp, #32
 80018ac:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80018ae:	4b0a      	ldr	r3, [pc, #40]	; (80018d8 <MX_FREERTOS_Init+0x30>)
 80018b0:	1d3c      	adds	r4, r7, #4
 80018b2:	461d      	mov	r5, r3
 80018b4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80018b6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80018b8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80018bc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80018c0:	1d3b      	adds	r3, r7, #4
 80018c2:	2100      	movs	r1, #0
 80018c4:	4618      	mov	r0, r3
 80018c6:	f004 fa7d 	bl	8005dc4 <osThreadCreate>
 80018ca:	4603      	mov	r3, r0
 80018cc:	4a03      	ldr	r2, [pc, #12]	; (80018dc <MX_FREERTOS_Init+0x34>)
 80018ce:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 80018d0:	bf00      	nop
 80018d2:	3720      	adds	r7, #32
 80018d4:	46bd      	mov	sp, r7
 80018d6:	bdb0      	pop	{r4, r5, r7, pc}
 80018d8:	0800b398 	.word	0x0800b398
 80018dc:	20000358 	.word	0x20000358

080018e0 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b082      	sub	sp, #8
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80018e8:	2001      	movs	r0, #1
 80018ea:	f004 fab7 	bl	8005e5c <osDelay>
 80018ee:	e7fb      	b.n	80018e8 <StartDefaultTask+0x8>

080018f0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b08c      	sub	sp, #48	; 0x30
 80018f4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018f6:	f107 031c 	add.w	r3, r7, #28
 80018fa:	2200      	movs	r2, #0
 80018fc:	601a      	str	r2, [r3, #0]
 80018fe:	605a      	str	r2, [r3, #4]
 8001900:	609a      	str	r2, [r3, #8]
 8001902:	60da      	str	r2, [r3, #12]
 8001904:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001906:	4b4d      	ldr	r3, [pc, #308]	; (8001a3c <MX_GPIO_Init+0x14c>)
 8001908:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800190a:	4a4c      	ldr	r2, [pc, #304]	; (8001a3c <MX_GPIO_Init+0x14c>)
 800190c:	f043 0302 	orr.w	r3, r3, #2
 8001910:	6313      	str	r3, [r2, #48]	; 0x30
 8001912:	4b4a      	ldr	r3, [pc, #296]	; (8001a3c <MX_GPIO_Init+0x14c>)
 8001914:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001916:	f003 0302 	and.w	r3, r3, #2
 800191a:	61bb      	str	r3, [r7, #24]
 800191c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800191e:	4b47      	ldr	r3, [pc, #284]	; (8001a3c <MX_GPIO_Init+0x14c>)
 8001920:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001922:	4a46      	ldr	r2, [pc, #280]	; (8001a3c <MX_GPIO_Init+0x14c>)
 8001924:	f043 0301 	orr.w	r3, r3, #1
 8001928:	6313      	str	r3, [r2, #48]	; 0x30
 800192a:	4b44      	ldr	r3, [pc, #272]	; (8001a3c <MX_GPIO_Init+0x14c>)
 800192c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800192e:	f003 0301 	and.w	r3, r3, #1
 8001932:	617b      	str	r3, [r7, #20]
 8001934:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8001936:	4b41      	ldr	r3, [pc, #260]	; (8001a3c <MX_GPIO_Init+0x14c>)
 8001938:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800193a:	4a40      	ldr	r2, [pc, #256]	; (8001a3c <MX_GPIO_Init+0x14c>)
 800193c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001940:	6313      	str	r3, [r2, #48]	; 0x30
 8001942:	4b3e      	ldr	r3, [pc, #248]	; (8001a3c <MX_GPIO_Init+0x14c>)
 8001944:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001946:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800194a:	613b      	str	r3, [r7, #16]
 800194c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800194e:	4b3b      	ldr	r3, [pc, #236]	; (8001a3c <MX_GPIO_Init+0x14c>)
 8001950:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001952:	4a3a      	ldr	r2, [pc, #232]	; (8001a3c <MX_GPIO_Init+0x14c>)
 8001954:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001958:	6313      	str	r3, [r2, #48]	; 0x30
 800195a:	4b38      	ldr	r3, [pc, #224]	; (8001a3c <MX_GPIO_Init+0x14c>)
 800195c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800195e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001962:	60fb      	str	r3, [r7, #12]
 8001964:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001966:	4b35      	ldr	r3, [pc, #212]	; (8001a3c <MX_GPIO_Init+0x14c>)
 8001968:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800196a:	4a34      	ldr	r2, [pc, #208]	; (8001a3c <MX_GPIO_Init+0x14c>)
 800196c:	f043 0304 	orr.w	r3, r3, #4
 8001970:	6313      	str	r3, [r2, #48]	; 0x30
 8001972:	4b32      	ldr	r3, [pc, #200]	; (8001a3c <MX_GPIO_Init+0x14c>)
 8001974:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001976:	f003 0304 	and.w	r3, r3, #4
 800197a:	60bb      	str	r3, [r7, #8]
 800197c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800197e:	4b2f      	ldr	r3, [pc, #188]	; (8001a3c <MX_GPIO_Init+0x14c>)
 8001980:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001982:	4a2e      	ldr	r2, [pc, #184]	; (8001a3c <MX_GPIO_Init+0x14c>)
 8001984:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001988:	6313      	str	r3, [r2, #48]	; 0x30
 800198a:	4b2c      	ldr	r3, [pc, #176]	; (8001a3c <MX_GPIO_Init+0x14c>)
 800198c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800198e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001992:	607b      	str	r3, [r7, #4]
 8001994:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(color_S2_GPIO_Port, color_S2_Pin, GPIO_PIN_RESET);
 8001996:	2200      	movs	r2, #0
 8001998:	2110      	movs	r1, #16
 800199a:	4829      	ldr	r0, [pc, #164]	; (8001a40 <MX_GPIO_Init+0x150>)
 800199c:	f000 fffe 	bl	800299c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, color_enable_Pin|color_S0_Pin, GPIO_PIN_RESET);
 80019a0:	2200      	movs	r2, #0
 80019a2:	21c0      	movs	r1, #192	; 0xc0
 80019a4:	4827      	ldr	r0, [pc, #156]	; (8001a44 <MX_GPIO_Init+0x154>)
 80019a6:	f000 fff9 	bl	800299c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, color_S3_Pin|color_S1_Pin, GPIO_PIN_RESET);
 80019aa:	2200      	movs	r2, #0
 80019ac:	21c0      	movs	r1, #192	; 0xc0
 80019ae:	4826      	ldr	r0, [pc, #152]	; (8001a48 <MX_GPIO_Init+0x158>)
 80019b0:	f000 fff4 	bl	800299c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = color_S2_Pin;
 80019b4:	2310      	movs	r3, #16
 80019b6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019b8:	2301      	movs	r3, #1
 80019ba:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019bc:	2300      	movs	r3, #0
 80019be:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019c0:	2300      	movs	r3, #0
 80019c2:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(color_S2_GPIO_Port, &GPIO_InitStruct);
 80019c4:	f107 031c 	add.w	r3, r7, #28
 80019c8:	4619      	mov	r1, r3
 80019ca:	481d      	ldr	r0, [pc, #116]	; (8001a40 <MX_GPIO_Init+0x150>)
 80019cc:	f000 fe3a 	bl	8002644 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = button_Pin;
 80019d0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80019d4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80019d6:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80019da:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019dc:	2300      	movs	r3, #0
 80019de:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(button_GPIO_Port, &GPIO_InitStruct);
 80019e0:	f107 031c 	add.w	r3, r7, #28
 80019e4:	4619      	mov	r1, r3
 80019e6:	4819      	ldr	r0, [pc, #100]	; (8001a4c <MX_GPIO_Init+0x15c>)
 80019e8:	f000 fe2c 	bl	8002644 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = color_enable_Pin|color_S0_Pin;
 80019ec:	23c0      	movs	r3, #192	; 0xc0
 80019ee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019f0:	2301      	movs	r3, #1
 80019f2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019f4:	2300      	movs	r3, #0
 80019f6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019f8:	2300      	movs	r3, #0
 80019fa:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80019fc:	f107 031c 	add.w	r3, r7, #28
 8001a00:	4619      	mov	r1, r3
 8001a02:	4810      	ldr	r0, [pc, #64]	; (8001a44 <MX_GPIO_Init+0x154>)
 8001a04:	f000 fe1e 	bl	8002644 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin */
  GPIO_InitStruct.Pin = color_S3_Pin|color_S1_Pin;
 8001a08:	23c0      	movs	r3, #192	; 0xc0
 8001a0a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a0c:	2301      	movs	r3, #1
 8001a0e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a10:	2300      	movs	r3, #0
 8001a12:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a14:	2300      	movs	r3, #0
 8001a16:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001a18:	f107 031c 	add.w	r3, r7, #28
 8001a1c:	4619      	mov	r1, r3
 8001a1e:	480a      	ldr	r0, [pc, #40]	; (8001a48 <MX_GPIO_Init+0x158>)
 8001a20:	f000 fe10 	bl	8002644 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8001a24:	2200      	movs	r2, #0
 8001a26:	2105      	movs	r1, #5
 8001a28:	2028      	movs	r0, #40	; 0x28
 8001a2a:	f000 fde1 	bl	80025f0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001a2e:	2028      	movs	r0, #40	; 0x28
 8001a30:	f000 fdfa 	bl	8002628 <HAL_NVIC_EnableIRQ>

}
 8001a34:	bf00      	nop
 8001a36:	3730      	adds	r7, #48	; 0x30
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	bd80      	pop	{r7, pc}
 8001a3c:	40023800 	.word	0x40023800
 8001a40:	40020400 	.word	0x40020400
 8001a44:	40020800 	.word	0x40020800
 8001a48:	40021800 	.word	0x40021800
 8001a4c:	40022000 	.word	0x40022000

08001a50 <HAL_GPIO_EXTI_Callback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8001a50:	b480      	push	{r7}
 8001a52:	b083      	sub	sp, #12
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	4603      	mov	r3, r0
 8001a58:	80fb      	strh	r3, [r7, #6]
		colorSetPhotodiodeType(&color_sensor1, GREEN);
		printf("semaphore colormeasureSemaphore donn\r\n");
		xSemaphoreGiveFromISR(colorMeasureSemaphore,&higher_priority_task_woken);*/
		//colorEnable(&color_sensor1);
	}
}
 8001a5a:	bf00      	nop
 8001a5c:	370c      	adds	r7, #12
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a64:	4770      	bx	lr
	...

08001a68 <bidonTask>:

TaskHandle_t h_bidonTask;
TaskHandle_t h_processWU;
SemaphoreHandle_t sem_bidon;

void bidonTask(void * pvParameters){
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b082      	sub	sp, #8
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
	for(;;){
		//printf("waiting for semaphore\r\n");
		xSemaphoreTake(sem_bidon,portMAX_DELAY);
 8001a70:	4b05      	ldr	r3, [pc, #20]	; (8001a88 <bidonTask+0x20>)
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	f04f 31ff 	mov.w	r1, #4294967295
 8001a78:	4618      	mov	r0, r3
 8001a7a:	f004 fc89 	bl	8006390 <xQueueSemaphoreTake>
		printf("je suis la fonction bidon\r\n");
 8001a7e:	4803      	ldr	r0, [pc, #12]	; (8001a8c <bidonTask+0x24>)
 8001a80:	f007 f97e 	bl	8008d80 <puts>
		xSemaphoreTake(sem_bidon,portMAX_DELAY);
 8001a84:	e7f4      	b.n	8001a70 <bidonTask+0x8>
 8001a86:	bf00      	nop
 8001a88:	2000064c 	.word	0x2000064c
 8001a8c:	0800b3b4 	.word	0x0800b3b4

08001a90 <task_process_Wake_Up>:
	}
}

void task_process_Wake_Up(void * pvParameters){
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b084      	sub	sp, #16
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
	sem_bidon=xSemaphoreCreateBinary();
 8001a98:	2203      	movs	r2, #3
 8001a9a:	2100      	movs	r1, #0
 8001a9c:	2001      	movs	r0, #1
 8001a9e:	f004 fb0f 	bl	80060c0 <xQueueGenericCreate>
 8001aa2:	4603      	mov	r3, r0
 8001aa4:	4a13      	ldr	r2, [pc, #76]	; (8001af4 <task_process_Wake_Up+0x64>)
 8001aa6:	6013      	str	r3, [r2, #0]
	uint32_t counter=0;
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	60fb      	str	r3, [r7, #12]

	for(;;){
		if(counter==1000){
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001ab2:	d118      	bne.n	8001ae6 <task_process_Wake_Up+0x56>
			printf("\ncounter=1000\r\n");
 8001ab4:	4810      	ldr	r0, [pc, #64]	; (8001af8 <task_process_Wake_Up+0x68>)
 8001ab6:	f007 f963 	bl	8008d80 <puts>
			xSemaphoreGive(colorMeasureSemaphore);
 8001aba:	4b10      	ldr	r3, [pc, #64]	; (8001afc <task_process_Wake_Up+0x6c>)
 8001abc:	6818      	ldr	r0, [r3, #0]
 8001abe:	2300      	movs	r3, #0
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	2100      	movs	r1, #0
 8001ac4:	f004 fb5e 	bl	8006184 <xQueueGenericSend>
			printf("semaphore colorMeasureSemaphore donn\r\n");
 8001ac8:	480d      	ldr	r0, [pc, #52]	; (8001b00 <task_process_Wake_Up+0x70>)
 8001aca:	f007 f959 	bl	8008d80 <puts>
			xSemaphoreGive(sem_bidon);
 8001ace:	4b09      	ldr	r3, [pc, #36]	; (8001af4 <task_process_Wake_Up+0x64>)
 8001ad0:	6818      	ldr	r0, [r3, #0]
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	2100      	movs	r1, #0
 8001ad8:	f004 fb54 	bl	8006184 <xQueueGenericSend>
			printf("semaphore sem_bidon donn\r\n");
 8001adc:	4809      	ldr	r0, [pc, #36]	; (8001b04 <task_process_Wake_Up+0x74>)
 8001ade:	f007 f94f 	bl	8008d80 <puts>

			counter=0;
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	60fb      	str	r3, [r7, #12]
		}
		counter++;
 8001ae6:	68fb      	ldr	r3, [r7, #12]
 8001ae8:	3301      	adds	r3, #1
 8001aea:	60fb      	str	r3, [r7, #12]
		vTaskDelay(1); //cre le delay de 1ms
 8001aec:	2001      	movs	r0, #1
 8001aee:	f005 f817 	bl	8006b20 <vTaskDelay>
		if(counter==1000){
 8001af2:	e7db      	b.n	8001aac <task_process_Wake_Up+0x1c>
 8001af4:	2000064c 	.word	0x2000064c
 8001af8:	0800b3d0 	.word	0x0800b3d0
 8001afc:	2000063c 	.word	0x2000063c
 8001b00:	0800b3e0 	.word	0x0800b3e0
 8001b04:	0800b408 	.word	0x0800b408

08001b08 <creationTaskProcessing>:
	}
}

void creationTaskProcessing(void){
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b082      	sub	sp, #8
 8001b0c:	af02      	add	r7, sp, #8
	// creation tache process

	if(pdTRUE==xTaskCreate(task_process_Wake_Up,"Taskprocess",COLOR_STACK_DEPTH,NULL,10,&h_processWU)){
 8001b0e:	4b1f      	ldr	r3, [pc, #124]	; (8001b8c <creationTaskProcessing+0x84>)
 8001b10:	9301      	str	r3, [sp, #4]
 8001b12:	230a      	movs	r3, #10
 8001b14:	9300      	str	r3, [sp, #0]
 8001b16:	2300      	movs	r3, #0
 8001b18:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001b1c:	491c      	ldr	r1, [pc, #112]	; (8001b90 <creationTaskProcessing+0x88>)
 8001b1e:	481d      	ldr	r0, [pc, #116]	; (8001b94 <creationTaskProcessing+0x8c>)
 8001b20:	f004 feaf 	bl	8006882 <xTaskCreate>
 8001b24:	4603      	mov	r3, r0
 8001b26:	2b01      	cmp	r3, #1
 8001b28:	d103      	bne.n	8001b32 <creationTaskProcessing+0x2a>
		printf("process wake up created successfully\r\n");
 8001b2a:	481b      	ldr	r0, [pc, #108]	; (8001b98 <creationTaskProcessing+0x90>)
 8001b2c:	f007 f928 	bl	8008d80 <puts>
 8001b30:	e002      	b.n	8001b38 <creationTaskProcessing+0x30>
	}
	else{
		printf("process wake up creation failed !\r\n");
 8001b32:	481a      	ldr	r0, [pc, #104]	; (8001b9c <creationTaskProcessing+0x94>)
 8001b34:	f007 f924 	bl	8008d80 <puts>
	}

	// creation tache bidon
	if(pdTRUE==xTaskCreate(bidonTask,"bidonTask",COLOR_STACK_DEPTH,NULL,2,&h_bidonTask)){
 8001b38:	4b19      	ldr	r3, [pc, #100]	; (8001ba0 <creationTaskProcessing+0x98>)
 8001b3a:	9301      	str	r3, [sp, #4]
 8001b3c:	2302      	movs	r3, #2
 8001b3e:	9300      	str	r3, [sp, #0]
 8001b40:	2300      	movs	r3, #0
 8001b42:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001b46:	4917      	ldr	r1, [pc, #92]	; (8001ba4 <creationTaskProcessing+0x9c>)
 8001b48:	4817      	ldr	r0, [pc, #92]	; (8001ba8 <creationTaskProcessing+0xa0>)
 8001b4a:	f004 fe9a 	bl	8006882 <xTaskCreate>
 8001b4e:	4603      	mov	r3, r0
 8001b50:	2b01      	cmp	r3, #1
 8001b52:	d103      	bne.n	8001b5c <creationTaskProcessing+0x54>
		printf("bidonTask created successfully\r\n");
 8001b54:	4815      	ldr	r0, [pc, #84]	; (8001bac <creationTaskProcessing+0xa4>)
 8001b56:	f007 f913 	bl	8008d80 <puts>
 8001b5a:	e002      	b.n	8001b62 <creationTaskProcessing+0x5a>
	}
	else{
		printf("bidonTask creation failed !\r\n");
 8001b5c:	4814      	ldr	r0, [pc, #80]	; (8001bb0 <creationTaskProcessing+0xa8>)
 8001b5e:	f007 f90f 	bl	8008d80 <puts>
	}

	// creation semaphore bidon
	sem_bidon=xSemaphoreCreateBinary();
 8001b62:	2203      	movs	r2, #3
 8001b64:	2100      	movs	r1, #0
 8001b66:	2001      	movs	r0, #1
 8001b68:	f004 faaa 	bl	80060c0 <xQueueGenericCreate>
 8001b6c:	4603      	mov	r3, r0
 8001b6e:	4a11      	ldr	r2, [pc, #68]	; (8001bb4 <creationTaskProcessing+0xac>)
 8001b70:	6013      	str	r3, [r2, #0]
	if(sem_bidon==NULL){
 8001b72:	4b10      	ldr	r3, [pc, #64]	; (8001bb4 <creationTaskProcessing+0xac>)
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d102      	bne.n	8001b80 <creationTaskProcessing+0x78>
		printf("sem bidon creation failed ! \r\n");
 8001b7a:	480f      	ldr	r0, [pc, #60]	; (8001bb8 <creationTaskProcessing+0xb0>)
 8001b7c:	f007 f900 	bl	8008d80 <puts>
	}
	printf("sem bidon created sucessfully\r\n");
 8001b80:	480e      	ldr	r0, [pc, #56]	; (8001bbc <creationTaskProcessing+0xb4>)
 8001b82:	f007 f8fd 	bl	8008d80 <puts>
}
 8001b86:	bf00      	nop
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	bd80      	pop	{r7, pc}
 8001b8c:	20000648 	.word	0x20000648
 8001b90:	0800b424 	.word	0x0800b424
 8001b94:	08001a91 	.word	0x08001a91
 8001b98:	0800b430 	.word	0x0800b430
 8001b9c:	0800b458 	.word	0x0800b458
 8001ba0:	20000644 	.word	0x20000644
 8001ba4:	0800b47c 	.word	0x0800b47c
 8001ba8:	08001a69 	.word	0x08001a69
 8001bac:	0800b488 	.word	0x0800b488
 8001bb0:	0800b4a8 	.word	0x0800b4a8
 8001bb4:	2000064c 	.word	0x2000064c
 8001bb8:	0800b4c8 	.word	0x0800b4c8
 8001bbc:	0800b4e8 	.word	0x0800b4e8

08001bc0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001bc4:	f000 fc2f 	bl	8002426 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001bc8:	f000 f82e 	bl	8001c28 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001bcc:	f7ff fe90 	bl	80018f0 <MX_GPIO_Init>
  MX_TIM2_Init();
 8001bd0:	f000 fa92 	bl	80020f8 <MX_TIM2_Init>
  MX_USART1_UART_Init();
 8001bd4:	f000 fb4c 	bl	8002270 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  //desactive the internal buffering for scanf, that is set by default in syscalls.c
  setvbuf(stdin, NULL, _IONBF, 0);
 8001bd8:	4b0f      	ldr	r3, [pc, #60]	; (8001c18 <main+0x58>)
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	6858      	ldr	r0, [r3, #4]
 8001bde:	2300      	movs	r3, #0
 8001be0:	2202      	movs	r2, #2
 8001be2:	2100      	movs	r1, #0
 8001be4:	f007 f94e 	bl	8008e84 <setvbuf>

	printf("\n\n---- color sensor ----\r\n");
 8001be8:	480c      	ldr	r0, [pc, #48]	; (8001c1c <main+0x5c>)
 8001bea:	f007 f8c9 	bl	8008d80 <puts>
  	colorHandleCalibrationSensor(&color_sensor1);
  	printf("waiting for button press to measure : \r\n");*/

	// ----- test 4 : FreeRTOS -----

	colorSensorInit(&color_sensor1, GREEN,CENT_POUR_CENT,SENSOR_DISABLE);
 8001bee:	2300      	movs	r3, #0
 8001bf0:	2204      	movs	r2, #4
 8001bf2:	2104      	movs	r1, #4
 8001bf4:	480a      	ldr	r0, [pc, #40]	; (8001c20 <main+0x60>)
 8001bf6:	f7ff fa41 	bl	800107c <colorSensorInit>
	//colorHandleCalibrationSensor(&color_sensor1);

	colorStartSensor(&color_sensor1);
 8001bfa:	4809      	ldr	r0, [pc, #36]	; (8001c20 <main+0x60>)
 8001bfc:	f7ff fd72 	bl	80016e4 <colorStartSensor>
	creationTaskProcessing();
 8001c00:	f7ff ff82 	bl	8001b08 <creationTaskProcessing>
	//colorStartSensor(&color_sensor1);




	printf("scheduler started\r\n");
 8001c04:	4807      	ldr	r0, [pc, #28]	; (8001c24 <main+0x64>)
 8001c06:	f007 f8bb 	bl	8008d80 <puts>
  	vTaskStartScheduler();
 8001c0a:	f004 ffbf 	bl	8006b8c <vTaskStartScheduler>
  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init();
 8001c0e:	f7ff fe4b 	bl	80018a8 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8001c12:	f004 f8d0 	bl	8005db6 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
 8001c16:	e7fe      	b.n	8001c16 <main+0x56>
 8001c18:	20000010 	.word	0x20000010
 8001c1c:	0800b508 	.word	0x0800b508
 8001c20:	20000610 	.word	0x20000610
 8001c24:	0800b524 	.word	0x0800b524

08001c28 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b094      	sub	sp, #80	; 0x50
 8001c2c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001c2e:	f107 0320 	add.w	r3, r7, #32
 8001c32:	2230      	movs	r2, #48	; 0x30
 8001c34:	2100      	movs	r1, #0
 8001c36:	4618      	mov	r0, r3
 8001c38:	f006 fb15 	bl	8008266 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001c3c:	f107 030c 	add.w	r3, r7, #12
 8001c40:	2200      	movs	r2, #0
 8001c42:	601a      	str	r2, [r3, #0]
 8001c44:	605a      	str	r2, [r3, #4]
 8001c46:	609a      	str	r2, [r3, #8]
 8001c48:	60da      	str	r2, [r3, #12]
 8001c4a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c4c:	4b2b      	ldr	r3, [pc, #172]	; (8001cfc <SystemClock_Config+0xd4>)
 8001c4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c50:	4a2a      	ldr	r2, [pc, #168]	; (8001cfc <SystemClock_Config+0xd4>)
 8001c52:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c56:	6413      	str	r3, [r2, #64]	; 0x40
 8001c58:	4b28      	ldr	r3, [pc, #160]	; (8001cfc <SystemClock_Config+0xd4>)
 8001c5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c5c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c60:	60bb      	str	r3, [r7, #8]
 8001c62:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001c64:	4b26      	ldr	r3, [pc, #152]	; (8001d00 <SystemClock_Config+0xd8>)
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	4a25      	ldr	r2, [pc, #148]	; (8001d00 <SystemClock_Config+0xd8>)
 8001c6a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001c6e:	6013      	str	r3, [r2, #0]
 8001c70:	4b23      	ldr	r3, [pc, #140]	; (8001d00 <SystemClock_Config+0xd8>)
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001c78:	607b      	str	r3, [r7, #4]
 8001c7a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001c7c:	2301      	movs	r3, #1
 8001c7e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001c80:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001c84:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001c86:	2302      	movs	r3, #2
 8001c88:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001c8a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001c8e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8001c90:	2319      	movs	r3, #25
 8001c92:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 400;
 8001c94:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8001c98:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001c9a:	2302      	movs	r3, #2
 8001c9c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 9;
 8001c9e:	2309      	movs	r3, #9
 8001ca0:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001ca2:	f107 0320 	add.w	r3, r7, #32
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	f000 fefa 	bl	8002aa0 <HAL_RCC_OscConfig>
 8001cac:	4603      	mov	r3, r0
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d001      	beq.n	8001cb6 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8001cb2:	f000 f869 	bl	8001d88 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001cb6:	f000 fea3 	bl	8002a00 <HAL_PWREx_EnableOverDrive>
 8001cba:	4603      	mov	r3, r0
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d001      	beq.n	8001cc4 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8001cc0:	f000 f862 	bl	8001d88 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001cc4:	230f      	movs	r3, #15
 8001cc6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001cc8:	2302      	movs	r3, #2
 8001cca:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001ccc:	2300      	movs	r3, #0
 8001cce:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001cd0:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001cd4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001cd6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001cda:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK)
 8001cdc:	f107 030c 	add.w	r3, r7, #12
 8001ce0:	2106      	movs	r1, #6
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	f001 f980 	bl	8002fe8 <HAL_RCC_ClockConfig>
 8001ce8:	4603      	mov	r3, r0
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d001      	beq.n	8001cf2 <SystemClock_Config+0xca>
  {
    Error_Handler();
 8001cee:	f000 f84b 	bl	8001d88 <Error_Handler>
  }
}
 8001cf2:	bf00      	nop
 8001cf4:	3750      	adds	r7, #80	; 0x50
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	bd80      	pop	{r7, pc}
 8001cfa:	bf00      	nop
 8001cfc:	40023800 	.word	0x40023800
 8001d00:	40007000 	.word	0x40007000

08001d04 <__io_putchar>:

/* USER CODE BEGIN 4 */

//--_ Redirection du printf
int __io_putchar(int ch){
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b082      	sub	sp, #8
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 0xFFFF);
 8001d0c:	1d39      	adds	r1, r7, #4
 8001d0e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001d12:	2201      	movs	r2, #1
 8001d14:	4803      	ldr	r0, [pc, #12]	; (8001d24 <__io_putchar+0x20>)
 8001d16:	f003 faeb 	bl	80052f0 <HAL_UART_Transmit>
	return ch;
 8001d1a:	687b      	ldr	r3, [r7, #4]
}
 8001d1c:	4618      	mov	r0, r3
 8001d1e:	3708      	adds	r7, #8
 8001d20:	46bd      	mov	sp, r7
 8001d22:	bd80      	pop	{r7, pc}
 8001d24:	200006ec 	.word	0x200006ec

08001d28 <__io_getchar>:


// --- redirection du scanf
int __io_getchar(void){
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	b082      	sub	sp, #8
 8001d2c:	af00      	add	r7, sp, #0
  uint8_t ch = 0;
 8001d2e:	2300      	movs	r3, #0
 8001d30:	71fb      	strb	r3, [r7, #7]

  /* Clear the Overrun flag just before receiving the first character */
  __HAL_UART_CLEAR_OREFLAG(&huart1);
 8001d32:	4b0b      	ldr	r3, [pc, #44]	; (8001d60 <__io_getchar+0x38>)
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	2208      	movs	r2, #8
 8001d38:	621a      	str	r2, [r3, #32]

  /* Wait for reception of a character on the USART RX line and echo this
   * character on console */
  HAL_UART_Receive(&huart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8001d3a:	1df9      	adds	r1, r7, #7
 8001d3c:	f04f 33ff 	mov.w	r3, #4294967295
 8001d40:	2201      	movs	r2, #1
 8001d42:	4807      	ldr	r0, [pc, #28]	; (8001d60 <__io_getchar+0x38>)
 8001d44:	f003 fb57 	bl	80053f6 <HAL_UART_Receive>
  HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8001d48:	1df9      	adds	r1, r7, #7
 8001d4a:	f04f 33ff 	mov.w	r3, #4294967295
 8001d4e:	2201      	movs	r2, #1
 8001d50:	4803      	ldr	r0, [pc, #12]	; (8001d60 <__io_getchar+0x38>)
 8001d52:	f003 facd 	bl	80052f0 <HAL_UART_Transmit>
  return ch;
 8001d56:	79fb      	ldrb	r3, [r7, #7]
}
 8001d58:	4618      	mov	r0, r3
 8001d5a:	3708      	adds	r7, #8
 8001d5c:	46bd      	mov	sp, r7
 8001d5e:	bd80      	pop	{r7, pc}
 8001d60:	200006ec 	.word	0x200006ec

08001d64 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	b082      	sub	sp, #8
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	4a04      	ldr	r2, [pc, #16]	; (8001d84 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001d72:	4293      	cmp	r3, r2
 8001d74:	d101      	bne.n	8001d7a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001d76:	f000 fb63 	bl	8002440 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001d7a:	bf00      	nop
 8001d7c:	3708      	adds	r7, #8
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	bd80      	pop	{r7, pc}
 8001d82:	bf00      	nop
 8001d84:	40001000 	.word	0x40001000

08001d88 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d88:	b480      	push	{r7}
 8001d8a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001d8c:	b672      	cpsid	i
}
 8001d8e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001d90:	e7fe      	b.n	8001d90 <Error_Handler+0x8>
	...

08001d94 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b082      	sub	sp, #8
 8001d98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001d9a:	4b11      	ldr	r3, [pc, #68]	; (8001de0 <HAL_MspInit+0x4c>)
 8001d9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d9e:	4a10      	ldr	r2, [pc, #64]	; (8001de0 <HAL_MspInit+0x4c>)
 8001da0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001da4:	6413      	str	r3, [r2, #64]	; 0x40
 8001da6:	4b0e      	ldr	r3, [pc, #56]	; (8001de0 <HAL_MspInit+0x4c>)
 8001da8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001daa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001dae:	607b      	str	r3, [r7, #4]
 8001db0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001db2:	4b0b      	ldr	r3, [pc, #44]	; (8001de0 <HAL_MspInit+0x4c>)
 8001db4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001db6:	4a0a      	ldr	r2, [pc, #40]	; (8001de0 <HAL_MspInit+0x4c>)
 8001db8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001dbc:	6453      	str	r3, [r2, #68]	; 0x44
 8001dbe:	4b08      	ldr	r3, [pc, #32]	; (8001de0 <HAL_MspInit+0x4c>)
 8001dc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dc2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001dc6:	603b      	str	r3, [r7, #0]
 8001dc8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001dca:	2200      	movs	r2, #0
 8001dcc:	210f      	movs	r1, #15
 8001dce:	f06f 0001 	mvn.w	r0, #1
 8001dd2:	f000 fc0d 	bl	80025f0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001dd6:	bf00      	nop
 8001dd8:	3708      	adds	r7, #8
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	bd80      	pop	{r7, pc}
 8001dde:	bf00      	nop
 8001de0:	40023800 	.word	0x40023800

08001de4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	b08e      	sub	sp, #56	; 0x38
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001dec:	2300      	movs	r3, #0
 8001dee:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001df0:	2300      	movs	r3, #0
 8001df2:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001df4:	4b33      	ldr	r3, [pc, #204]	; (8001ec4 <HAL_InitTick+0xe0>)
 8001df6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001df8:	4a32      	ldr	r2, [pc, #200]	; (8001ec4 <HAL_InitTick+0xe0>)
 8001dfa:	f043 0310 	orr.w	r3, r3, #16
 8001dfe:	6413      	str	r3, [r2, #64]	; 0x40
 8001e00:	4b30      	ldr	r3, [pc, #192]	; (8001ec4 <HAL_InitTick+0xe0>)
 8001e02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e04:	f003 0310 	and.w	r3, r3, #16
 8001e08:	60fb      	str	r3, [r7, #12]
 8001e0a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001e0c:	f107 0210 	add.w	r2, r7, #16
 8001e10:	f107 0314 	add.w	r3, r7, #20
 8001e14:	4611      	mov	r1, r2
 8001e16:	4618      	mov	r0, r3
 8001e18:	f001 facc 	bl	80033b4 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001e1c:	6a3b      	ldr	r3, [r7, #32]
 8001e1e:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001e20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d103      	bne.n	8001e2e <HAL_InitTick+0x4a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001e26:	f001 fa9d 	bl	8003364 <HAL_RCC_GetPCLK1Freq>
 8001e2a:	6378      	str	r0, [r7, #52]	; 0x34
 8001e2c:	e004      	b.n	8001e38 <HAL_InitTick+0x54>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001e2e:	f001 fa99 	bl	8003364 <HAL_RCC_GetPCLK1Freq>
 8001e32:	4603      	mov	r3, r0
 8001e34:	005b      	lsls	r3, r3, #1
 8001e36:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001e38:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001e3a:	4a23      	ldr	r2, [pc, #140]	; (8001ec8 <HAL_InitTick+0xe4>)
 8001e3c:	fba2 2303 	umull	r2, r3, r2, r3
 8001e40:	0c9b      	lsrs	r3, r3, #18
 8001e42:	3b01      	subs	r3, #1
 8001e44:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001e46:	4b21      	ldr	r3, [pc, #132]	; (8001ecc <HAL_InitTick+0xe8>)
 8001e48:	4a21      	ldr	r2, [pc, #132]	; (8001ed0 <HAL_InitTick+0xec>)
 8001e4a:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001e4c:	4b1f      	ldr	r3, [pc, #124]	; (8001ecc <HAL_InitTick+0xe8>)
 8001e4e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001e52:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001e54:	4a1d      	ldr	r2, [pc, #116]	; (8001ecc <HAL_InitTick+0xe8>)
 8001e56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e58:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001e5a:	4b1c      	ldr	r3, [pc, #112]	; (8001ecc <HAL_InitTick+0xe8>)
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e60:	4b1a      	ldr	r3, [pc, #104]	; (8001ecc <HAL_InitTick+0xe8>)
 8001e62:	2200      	movs	r2, #0
 8001e64:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e66:	4b19      	ldr	r3, [pc, #100]	; (8001ecc <HAL_InitTick+0xe8>)
 8001e68:	2200      	movs	r2, #0
 8001e6a:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8001e6c:	4817      	ldr	r0, [pc, #92]	; (8001ecc <HAL_InitTick+0xe8>)
 8001e6e:	f001 fec3 	bl	8003bf8 <HAL_TIM_Base_Init>
 8001e72:	4603      	mov	r3, r0
 8001e74:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8001e78:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d11b      	bne.n	8001eb8 <HAL_InitTick+0xd4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8001e80:	4812      	ldr	r0, [pc, #72]	; (8001ecc <HAL_InitTick+0xe8>)
 8001e82:	f001 ff11 	bl	8003ca8 <HAL_TIM_Base_Start_IT>
 8001e86:	4603      	mov	r3, r0
 8001e88:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8001e8c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d111      	bne.n	8001eb8 <HAL_InitTick+0xd4>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001e94:	2036      	movs	r0, #54	; 0x36
 8001e96:	f000 fbc7 	bl	8002628 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	2b0f      	cmp	r3, #15
 8001e9e:	d808      	bhi.n	8001eb2 <HAL_InitTick+0xce>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	6879      	ldr	r1, [r7, #4]
 8001ea4:	2036      	movs	r0, #54	; 0x36
 8001ea6:	f000 fba3 	bl	80025f0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001eaa:	4a0a      	ldr	r2, [pc, #40]	; (8001ed4 <HAL_InitTick+0xf0>)
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	6013      	str	r3, [r2, #0]
 8001eb0:	e002      	b.n	8001eb8 <HAL_InitTick+0xd4>
      }
      else
      {
        status = HAL_ERROR;
 8001eb2:	2301      	movs	r3, #1
 8001eb4:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001eb8:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8001ebc:	4618      	mov	r0, r3
 8001ebe:	3738      	adds	r7, #56	; 0x38
 8001ec0:	46bd      	mov	sp, r7
 8001ec2:	bd80      	pop	{r7, pc}
 8001ec4:	40023800 	.word	0x40023800
 8001ec8:	431bde83 	.word	0x431bde83
 8001ecc:	20000650 	.word	0x20000650
 8001ed0:	40001000 	.word	0x40001000
 8001ed4:	20000004 	.word	0x20000004

08001ed8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ed8:	b480      	push	{r7}
 8001eda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001edc:	e7fe      	b.n	8001edc <NMI_Handler+0x4>

08001ede <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ede:	b480      	push	{r7}
 8001ee0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ee2:	e7fe      	b.n	8001ee2 <HardFault_Handler+0x4>

08001ee4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ee4:	b480      	push	{r7}
 8001ee6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ee8:	e7fe      	b.n	8001ee8 <MemManage_Handler+0x4>

08001eea <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001eea:	b480      	push	{r7}
 8001eec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001eee:	e7fe      	b.n	8001eee <BusFault_Handler+0x4>

08001ef0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ef0:	b480      	push	{r7}
 8001ef2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ef4:	e7fe      	b.n	8001ef4 <UsageFault_Handler+0x4>

08001ef6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ef6:	b480      	push	{r7}
 8001ef8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001efa:	bf00      	nop
 8001efc:	46bd      	mov	sp, r7
 8001efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f02:	4770      	bx	lr

08001f04 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */
	colorSensorHandleInputCapture_IT(&color_sensor1, TIM2);
 8001f08:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001f0c:	4803      	ldr	r0, [pc, #12]	; (8001f1c <TIM2_IRQHandler+0x18>)
 8001f0e:	f7ff f95f 	bl	80011d0 <colorSensorHandleInputCapture_IT>
  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001f12:	4803      	ldr	r0, [pc, #12]	; (8001f20 <TIM2_IRQHandler+0x1c>)
 8001f14:	f002 fbba 	bl	800468c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001f18:	bf00      	nop
 8001f1a:	bd80      	pop	{r7, pc}
 8001f1c:	20000610 	.word	0x20000610
 8001f20:	200006a0 	.word	0x200006a0

08001f24 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(button_Pin);
 8001f28:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8001f2c:	f000 fd50 	bl	80029d0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001f30:	bf00      	nop
 8001f32:	bd80      	pop	{r7, pc}

08001f34 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001f38:	4802      	ldr	r0, [pc, #8]	; (8001f44 <TIM6_DAC_IRQHandler+0x10>)
 8001f3a:	f002 fba7 	bl	800468c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001f3e:	bf00      	nop
 8001f40:	bd80      	pop	{r7, pc}
 8001f42:	bf00      	nop
 8001f44:	20000650 	.word	0x20000650

08001f48 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001f48:	b480      	push	{r7}
 8001f4a:	af00      	add	r7, sp, #0
	return 1;
 8001f4c:	2301      	movs	r3, #1
}
 8001f4e:	4618      	mov	r0, r3
 8001f50:	46bd      	mov	sp, r7
 8001f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f56:	4770      	bx	lr

08001f58 <_kill>:

int _kill(int pid, int sig)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b082      	sub	sp, #8
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	6078      	str	r0, [r7, #4]
 8001f60:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001f62:	f006 f84f 	bl	8008004 <__errno>
 8001f66:	4603      	mov	r3, r0
 8001f68:	2216      	movs	r2, #22
 8001f6a:	601a      	str	r2, [r3, #0]
	return -1;
 8001f6c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f70:	4618      	mov	r0, r3
 8001f72:	3708      	adds	r7, #8
 8001f74:	46bd      	mov	sp, r7
 8001f76:	bd80      	pop	{r7, pc}

08001f78 <_exit>:

void _exit (int status)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b082      	sub	sp, #8
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001f80:	f04f 31ff 	mov.w	r1, #4294967295
 8001f84:	6878      	ldr	r0, [r7, #4]
 8001f86:	f7ff ffe7 	bl	8001f58 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001f8a:	e7fe      	b.n	8001f8a <_exit+0x12>

08001f8c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	b086      	sub	sp, #24
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	60f8      	str	r0, [r7, #12]
 8001f94:	60b9      	str	r1, [r7, #8]
 8001f96:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f98:	2300      	movs	r3, #0
 8001f9a:	617b      	str	r3, [r7, #20]
 8001f9c:	e00a      	b.n	8001fb4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001f9e:	f7ff fec3 	bl	8001d28 <__io_getchar>
 8001fa2:	4601      	mov	r1, r0
 8001fa4:	68bb      	ldr	r3, [r7, #8]
 8001fa6:	1c5a      	adds	r2, r3, #1
 8001fa8:	60ba      	str	r2, [r7, #8]
 8001faa:	b2ca      	uxtb	r2, r1
 8001fac:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fae:	697b      	ldr	r3, [r7, #20]
 8001fb0:	3301      	adds	r3, #1
 8001fb2:	617b      	str	r3, [r7, #20]
 8001fb4:	697a      	ldr	r2, [r7, #20]
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	429a      	cmp	r2, r3
 8001fba:	dbf0      	blt.n	8001f9e <_read+0x12>
	}

return len;
 8001fbc:	687b      	ldr	r3, [r7, #4]
}
 8001fbe:	4618      	mov	r0, r3
 8001fc0:	3718      	adds	r7, #24
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	bd80      	pop	{r7, pc}

08001fc6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001fc6:	b580      	push	{r7, lr}
 8001fc8:	b086      	sub	sp, #24
 8001fca:	af00      	add	r7, sp, #0
 8001fcc:	60f8      	str	r0, [r7, #12]
 8001fce:	60b9      	str	r1, [r7, #8]
 8001fd0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	617b      	str	r3, [r7, #20]
 8001fd6:	e009      	b.n	8001fec <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001fd8:	68bb      	ldr	r3, [r7, #8]
 8001fda:	1c5a      	adds	r2, r3, #1
 8001fdc:	60ba      	str	r2, [r7, #8]
 8001fde:	781b      	ldrb	r3, [r3, #0]
 8001fe0:	4618      	mov	r0, r3
 8001fe2:	f7ff fe8f 	bl	8001d04 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fe6:	697b      	ldr	r3, [r7, #20]
 8001fe8:	3301      	adds	r3, #1
 8001fea:	617b      	str	r3, [r7, #20]
 8001fec:	697a      	ldr	r2, [r7, #20]
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	429a      	cmp	r2, r3
 8001ff2:	dbf1      	blt.n	8001fd8 <_write+0x12>
	}
	return len;
 8001ff4:	687b      	ldr	r3, [r7, #4]
}
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	3718      	adds	r7, #24
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	bd80      	pop	{r7, pc}

08001ffe <_close>:

int _close(int file)
{
 8001ffe:	b480      	push	{r7}
 8002000:	b083      	sub	sp, #12
 8002002:	af00      	add	r7, sp, #0
 8002004:	6078      	str	r0, [r7, #4]
	return -1;
 8002006:	f04f 33ff 	mov.w	r3, #4294967295
}
 800200a:	4618      	mov	r0, r3
 800200c:	370c      	adds	r7, #12
 800200e:	46bd      	mov	sp, r7
 8002010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002014:	4770      	bx	lr

08002016 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002016:	b480      	push	{r7}
 8002018:	b083      	sub	sp, #12
 800201a:	af00      	add	r7, sp, #0
 800201c:	6078      	str	r0, [r7, #4]
 800201e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002020:	683b      	ldr	r3, [r7, #0]
 8002022:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002026:	605a      	str	r2, [r3, #4]
	return 0;
 8002028:	2300      	movs	r3, #0
}
 800202a:	4618      	mov	r0, r3
 800202c:	370c      	adds	r7, #12
 800202e:	46bd      	mov	sp, r7
 8002030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002034:	4770      	bx	lr

08002036 <_isatty>:

int _isatty(int file)
{
 8002036:	b480      	push	{r7}
 8002038:	b083      	sub	sp, #12
 800203a:	af00      	add	r7, sp, #0
 800203c:	6078      	str	r0, [r7, #4]
	return 1;
 800203e:	2301      	movs	r3, #1
}
 8002040:	4618      	mov	r0, r3
 8002042:	370c      	adds	r7, #12
 8002044:	46bd      	mov	sp, r7
 8002046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204a:	4770      	bx	lr

0800204c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800204c:	b480      	push	{r7}
 800204e:	b085      	sub	sp, #20
 8002050:	af00      	add	r7, sp, #0
 8002052:	60f8      	str	r0, [r7, #12]
 8002054:	60b9      	str	r1, [r7, #8]
 8002056:	607a      	str	r2, [r7, #4]
	return 0;
 8002058:	2300      	movs	r3, #0
}
 800205a:	4618      	mov	r0, r3
 800205c:	3714      	adds	r7, #20
 800205e:	46bd      	mov	sp, r7
 8002060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002064:	4770      	bx	lr
	...

08002068 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	b086      	sub	sp, #24
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002070:	4a14      	ldr	r2, [pc, #80]	; (80020c4 <_sbrk+0x5c>)
 8002072:	4b15      	ldr	r3, [pc, #84]	; (80020c8 <_sbrk+0x60>)
 8002074:	1ad3      	subs	r3, r2, r3
 8002076:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002078:	697b      	ldr	r3, [r7, #20]
 800207a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800207c:	4b13      	ldr	r3, [pc, #76]	; (80020cc <_sbrk+0x64>)
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	2b00      	cmp	r3, #0
 8002082:	d102      	bne.n	800208a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002084:	4b11      	ldr	r3, [pc, #68]	; (80020cc <_sbrk+0x64>)
 8002086:	4a12      	ldr	r2, [pc, #72]	; (80020d0 <_sbrk+0x68>)
 8002088:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800208a:	4b10      	ldr	r3, [pc, #64]	; (80020cc <_sbrk+0x64>)
 800208c:	681a      	ldr	r2, [r3, #0]
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	4413      	add	r3, r2
 8002092:	693a      	ldr	r2, [r7, #16]
 8002094:	429a      	cmp	r2, r3
 8002096:	d207      	bcs.n	80020a8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002098:	f005 ffb4 	bl	8008004 <__errno>
 800209c:	4603      	mov	r3, r0
 800209e:	220c      	movs	r2, #12
 80020a0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80020a2:	f04f 33ff 	mov.w	r3, #4294967295
 80020a6:	e009      	b.n	80020bc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80020a8:	4b08      	ldr	r3, [pc, #32]	; (80020cc <_sbrk+0x64>)
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80020ae:	4b07      	ldr	r3, [pc, #28]	; (80020cc <_sbrk+0x64>)
 80020b0:	681a      	ldr	r2, [r3, #0]
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	4413      	add	r3, r2
 80020b6:	4a05      	ldr	r2, [pc, #20]	; (80020cc <_sbrk+0x64>)
 80020b8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80020ba:	68fb      	ldr	r3, [r7, #12]
}
 80020bc:	4618      	mov	r0, r3
 80020be:	3718      	adds	r7, #24
 80020c0:	46bd      	mov	sp, r7
 80020c2:	bd80      	pop	{r7, pc}
 80020c4:	20050000 	.word	0x20050000
 80020c8:	00000400 	.word	0x00000400
 80020cc:	2000069c 	.word	0x2000069c
 80020d0:	200044d8 	.word	0x200044d8

080020d4 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80020d4:	b480      	push	{r7}
 80020d6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80020d8:	4b06      	ldr	r3, [pc, #24]	; (80020f4 <SystemInit+0x20>)
 80020da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80020de:	4a05      	ldr	r2, [pc, #20]	; (80020f4 <SystemInit+0x20>)
 80020e0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80020e4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80020e8:	bf00      	nop
 80020ea:	46bd      	mov	sp, r7
 80020ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f0:	4770      	bx	lr
 80020f2:	bf00      	nop
 80020f4:	e000ed00 	.word	0xe000ed00

080020f8 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	b08c      	sub	sp, #48	; 0x30
 80020fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80020fe:	f107 0320 	add.w	r3, r7, #32
 8002102:	2200      	movs	r2, #0
 8002104:	601a      	str	r2, [r3, #0]
 8002106:	605a      	str	r2, [r3, #4]
 8002108:	609a      	str	r2, [r3, #8]
 800210a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800210c:	f107 0314 	add.w	r3, r7, #20
 8002110:	2200      	movs	r2, #0
 8002112:	601a      	str	r2, [r3, #0]
 8002114:	605a      	str	r2, [r3, #4]
 8002116:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8002118:	1d3b      	adds	r3, r7, #4
 800211a:	2200      	movs	r2, #0
 800211c:	601a      	str	r2, [r3, #0]
 800211e:	605a      	str	r2, [r3, #4]
 8002120:	609a      	str	r2, [r3, #8]
 8002122:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002124:	4b2b      	ldr	r3, [pc, #172]	; (80021d4 <MX_TIM2_Init+0xdc>)
 8002126:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800212a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 100-1;
 800212c:	4b29      	ldr	r3, [pc, #164]	; (80021d4 <MX_TIM2_Init+0xdc>)
 800212e:	2263      	movs	r2, #99	; 0x63
 8002130:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002132:	4b28      	ldr	r3, [pc, #160]	; (80021d4 <MX_TIM2_Init+0xdc>)
 8002134:	2200      	movs	r2, #0
 8002136:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000000;
 8002138:	4b26      	ldr	r3, [pc, #152]	; (80021d4 <MX_TIM2_Init+0xdc>)
 800213a:	4a27      	ldr	r2, [pc, #156]	; (80021d8 <MX_TIM2_Init+0xe0>)
 800213c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800213e:	4b25      	ldr	r3, [pc, #148]	; (80021d4 <MX_TIM2_Init+0xdc>)
 8002140:	2200      	movs	r2, #0
 8002142:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002144:	4b23      	ldr	r3, [pc, #140]	; (80021d4 <MX_TIM2_Init+0xdc>)
 8002146:	2200      	movs	r2, #0
 8002148:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800214a:	4822      	ldr	r0, [pc, #136]	; (80021d4 <MX_TIM2_Init+0xdc>)
 800214c:	f001 fd54 	bl	8003bf8 <HAL_TIM_Base_Init>
 8002150:	4603      	mov	r3, r0
 8002152:	2b00      	cmp	r3, #0
 8002154:	d001      	beq.n	800215a <MX_TIM2_Init+0x62>
  {
    Error_Handler();
 8002156:	f7ff fe17 	bl	8001d88 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800215a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800215e:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002160:	f107 0320 	add.w	r3, r7, #32
 8002164:	4619      	mov	r1, r3
 8002166:	481b      	ldr	r0, [pc, #108]	; (80021d4 <MX_TIM2_Init+0xdc>)
 8002168:	f002 fc4c 	bl	8004a04 <HAL_TIM_ConfigClockSource>
 800216c:	4603      	mov	r3, r0
 800216e:	2b00      	cmp	r3, #0
 8002170:	d001      	beq.n	8002176 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8002172:	f7ff fe09 	bl	8001d88 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8002176:	4817      	ldr	r0, [pc, #92]	; (80021d4 <MX_TIM2_Init+0xdc>)
 8002178:	f002 f818 	bl	80041ac <HAL_TIM_IC_Init>
 800217c:	4603      	mov	r3, r0
 800217e:	2b00      	cmp	r3, #0
 8002180:	d001      	beq.n	8002186 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8002182:	f7ff fe01 	bl	8001d88 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002186:	2300      	movs	r3, #0
 8002188:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800218a:	2300      	movs	r3, #0
 800218c:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800218e:	f107 0314 	add.w	r3, r7, #20
 8002192:	4619      	mov	r1, r3
 8002194:	480f      	ldr	r0, [pc, #60]	; (80021d4 <MX_TIM2_Init+0xdc>)
 8002196:	f002 ffb1 	bl	80050fc <HAL_TIMEx_MasterConfigSynchronization>
 800219a:	4603      	mov	r3, r0
 800219c:	2b00      	cmp	r3, #0
 800219e:	d001      	beq.n	80021a4 <MX_TIM2_Init+0xac>
  {
    Error_Handler();
 80021a0:	f7ff fdf2 	bl	8001d88 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80021a4:	2300      	movs	r3, #0
 80021a6:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80021a8:	2301      	movs	r3, #1
 80021aa:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80021ac:	2300      	movs	r3, #0
 80021ae:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 80021b0:	2300      	movs	r3, #0
 80021b2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80021b4:	1d3b      	adds	r3, r7, #4
 80021b6:	2200      	movs	r2, #0
 80021b8:	4619      	mov	r1, r3
 80021ba:	4806      	ldr	r0, [pc, #24]	; (80021d4 <MX_TIM2_Init+0xdc>)
 80021bc:	f002 fb85 	bl	80048ca <HAL_TIM_IC_ConfigChannel>
 80021c0:	4603      	mov	r3, r0
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d001      	beq.n	80021ca <MX_TIM2_Init+0xd2>
  {
    Error_Handler();
 80021c6:	f7ff fddf 	bl	8001d88 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80021ca:	bf00      	nop
 80021cc:	3730      	adds	r7, #48	; 0x30
 80021ce:	46bd      	mov	sp, r7
 80021d0:	bd80      	pop	{r7, pc}
 80021d2:	bf00      	nop
 80021d4:	200006a0 	.word	0x200006a0
 80021d8:	000f4240 	.word	0x000f4240

080021dc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80021dc:	b580      	push	{r7, lr}
 80021de:	b08a      	sub	sp, #40	; 0x28
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021e4:	f107 0314 	add.w	r3, r7, #20
 80021e8:	2200      	movs	r2, #0
 80021ea:	601a      	str	r2, [r3, #0]
 80021ec:	605a      	str	r2, [r3, #4]
 80021ee:	609a      	str	r2, [r3, #8]
 80021f0:	60da      	str	r2, [r3, #12]
 80021f2:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM2)
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80021fc:	d130      	bne.n	8002260 <HAL_TIM_Base_MspInit+0x84>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80021fe:	4b1a      	ldr	r3, [pc, #104]	; (8002268 <HAL_TIM_Base_MspInit+0x8c>)
 8002200:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002202:	4a19      	ldr	r2, [pc, #100]	; (8002268 <HAL_TIM_Base_MspInit+0x8c>)
 8002204:	f043 0301 	orr.w	r3, r3, #1
 8002208:	6413      	str	r3, [r2, #64]	; 0x40
 800220a:	4b17      	ldr	r3, [pc, #92]	; (8002268 <HAL_TIM_Base_MspInit+0x8c>)
 800220c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800220e:	f003 0301 	and.w	r3, r3, #1
 8002212:	613b      	str	r3, [r7, #16]
 8002214:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002216:	4b14      	ldr	r3, [pc, #80]	; (8002268 <HAL_TIM_Base_MspInit+0x8c>)
 8002218:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800221a:	4a13      	ldr	r2, [pc, #76]	; (8002268 <HAL_TIM_Base_MspInit+0x8c>)
 800221c:	f043 0301 	orr.w	r3, r3, #1
 8002220:	6313      	str	r3, [r2, #48]	; 0x30
 8002222:	4b11      	ldr	r3, [pc, #68]	; (8002268 <HAL_TIM_Base_MspInit+0x8c>)
 8002224:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002226:	f003 0301 	and.w	r3, r3, #1
 800222a:	60fb      	str	r3, [r7, #12]
 800222c:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = color_input_freq_Pin;
 800222e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002232:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002234:	2302      	movs	r3, #2
 8002236:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002238:	2301      	movs	r3, #1
 800223a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800223c:	2302      	movs	r3, #2
 800223e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002240:	2301      	movs	r3, #1
 8002242:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(color_input_freq_GPIO_Port, &GPIO_InitStruct);
 8002244:	f107 0314 	add.w	r3, r7, #20
 8002248:	4619      	mov	r1, r3
 800224a:	4808      	ldr	r0, [pc, #32]	; (800226c <HAL_TIM_Base_MspInit+0x90>)
 800224c:	f000 f9fa 	bl	8002644 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8002250:	2200      	movs	r2, #0
 8002252:	2105      	movs	r1, #5
 8002254:	201c      	movs	r0, #28
 8002256:	f000 f9cb 	bl	80025f0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800225a:	201c      	movs	r0, #28
 800225c:	f000 f9e4 	bl	8002628 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8002260:	bf00      	nop
 8002262:	3728      	adds	r7, #40	; 0x28
 8002264:	46bd      	mov	sp, r7
 8002266:	bd80      	pop	{r7, pc}
 8002268:	40023800 	.word	0x40023800
 800226c:	40020000 	.word	0x40020000

08002270 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002270:	b580      	push	{r7, lr}
 8002272:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002274:	4b14      	ldr	r3, [pc, #80]	; (80022c8 <MX_USART1_UART_Init+0x58>)
 8002276:	4a15      	ldr	r2, [pc, #84]	; (80022cc <MX_USART1_UART_Init+0x5c>)
 8002278:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800227a:	4b13      	ldr	r3, [pc, #76]	; (80022c8 <MX_USART1_UART_Init+0x58>)
 800227c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002280:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002282:	4b11      	ldr	r3, [pc, #68]	; (80022c8 <MX_USART1_UART_Init+0x58>)
 8002284:	2200      	movs	r2, #0
 8002286:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002288:	4b0f      	ldr	r3, [pc, #60]	; (80022c8 <MX_USART1_UART_Init+0x58>)
 800228a:	2200      	movs	r2, #0
 800228c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800228e:	4b0e      	ldr	r3, [pc, #56]	; (80022c8 <MX_USART1_UART_Init+0x58>)
 8002290:	2200      	movs	r2, #0
 8002292:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002294:	4b0c      	ldr	r3, [pc, #48]	; (80022c8 <MX_USART1_UART_Init+0x58>)
 8002296:	220c      	movs	r2, #12
 8002298:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800229a:	4b0b      	ldr	r3, [pc, #44]	; (80022c8 <MX_USART1_UART_Init+0x58>)
 800229c:	2200      	movs	r2, #0
 800229e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80022a0:	4b09      	ldr	r3, [pc, #36]	; (80022c8 <MX_USART1_UART_Init+0x58>)
 80022a2:	2200      	movs	r2, #0
 80022a4:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80022a6:	4b08      	ldr	r3, [pc, #32]	; (80022c8 <MX_USART1_UART_Init+0x58>)
 80022a8:	2200      	movs	r2, #0
 80022aa:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80022ac:	4b06      	ldr	r3, [pc, #24]	; (80022c8 <MX_USART1_UART_Init+0x58>)
 80022ae:	2200      	movs	r2, #0
 80022b0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80022b2:	4805      	ldr	r0, [pc, #20]	; (80022c8 <MX_USART1_UART_Init+0x58>)
 80022b4:	f002 ffce 	bl	8005254 <HAL_UART_Init>
 80022b8:	4603      	mov	r3, r0
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d001      	beq.n	80022c2 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80022be:	f7ff fd63 	bl	8001d88 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80022c2:	bf00      	nop
 80022c4:	bd80      	pop	{r7, pc}
 80022c6:	bf00      	nop
 80022c8:	200006ec 	.word	0x200006ec
 80022cc:	40011000 	.word	0x40011000

080022d0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	b0ac      	sub	sp, #176	; 0xb0
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022d8:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80022dc:	2200      	movs	r2, #0
 80022de:	601a      	str	r2, [r3, #0]
 80022e0:	605a      	str	r2, [r3, #4]
 80022e2:	609a      	str	r2, [r3, #8]
 80022e4:	60da      	str	r2, [r3, #12]
 80022e6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80022e8:	f107 0318 	add.w	r3, r7, #24
 80022ec:	2284      	movs	r2, #132	; 0x84
 80022ee:	2100      	movs	r1, #0
 80022f0:	4618      	mov	r0, r3
 80022f2:	f005 ffb8 	bl	8008266 <memset>
  if(uartHandle->Instance==USART1)
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	4a32      	ldr	r2, [pc, #200]	; (80023c4 <HAL_UART_MspInit+0xf4>)
 80022fc:	4293      	cmp	r3, r2
 80022fe:	d15c      	bne.n	80023ba <HAL_UART_MspInit+0xea>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002300:	2340      	movs	r3, #64	; 0x40
 8002302:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002304:	2300      	movs	r3, #0
 8002306:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002308:	f107 0318 	add.w	r3, r7, #24
 800230c:	4618      	mov	r0, r3
 800230e:	f001 f883 	bl	8003418 <HAL_RCCEx_PeriphCLKConfig>
 8002312:	4603      	mov	r3, r0
 8002314:	2b00      	cmp	r3, #0
 8002316:	d001      	beq.n	800231c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002318:	f7ff fd36 	bl	8001d88 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800231c:	4b2a      	ldr	r3, [pc, #168]	; (80023c8 <HAL_UART_MspInit+0xf8>)
 800231e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002320:	4a29      	ldr	r2, [pc, #164]	; (80023c8 <HAL_UART_MspInit+0xf8>)
 8002322:	f043 0310 	orr.w	r3, r3, #16
 8002326:	6453      	str	r3, [r2, #68]	; 0x44
 8002328:	4b27      	ldr	r3, [pc, #156]	; (80023c8 <HAL_UART_MspInit+0xf8>)
 800232a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800232c:	f003 0310 	and.w	r3, r3, #16
 8002330:	617b      	str	r3, [r7, #20]
 8002332:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002334:	4b24      	ldr	r3, [pc, #144]	; (80023c8 <HAL_UART_MspInit+0xf8>)
 8002336:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002338:	4a23      	ldr	r2, [pc, #140]	; (80023c8 <HAL_UART_MspInit+0xf8>)
 800233a:	f043 0302 	orr.w	r3, r3, #2
 800233e:	6313      	str	r3, [r2, #48]	; 0x30
 8002340:	4b21      	ldr	r3, [pc, #132]	; (80023c8 <HAL_UART_MspInit+0xf8>)
 8002342:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002344:	f003 0302 	and.w	r3, r3, #2
 8002348:	613b      	str	r3, [r7, #16]
 800234a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800234c:	4b1e      	ldr	r3, [pc, #120]	; (80023c8 <HAL_UART_MspInit+0xf8>)
 800234e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002350:	4a1d      	ldr	r2, [pc, #116]	; (80023c8 <HAL_UART_MspInit+0xf8>)
 8002352:	f043 0301 	orr.w	r3, r3, #1
 8002356:	6313      	str	r3, [r2, #48]	; 0x30
 8002358:	4b1b      	ldr	r3, [pc, #108]	; (80023c8 <HAL_UART_MspInit+0xf8>)
 800235a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800235c:	f003 0301 	and.w	r3, r3, #1
 8002360:	60fb      	str	r3, [r7, #12]
 8002362:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002364:	2380      	movs	r3, #128	; 0x80
 8002366:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800236a:	2302      	movs	r3, #2
 800236c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002370:	2300      	movs	r3, #0
 8002372:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002376:	2303      	movs	r3, #3
 8002378:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800237c:	2307      	movs	r3, #7
 800237e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002382:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002386:	4619      	mov	r1, r3
 8002388:	4810      	ldr	r0, [pc, #64]	; (80023cc <HAL_UART_MspInit+0xfc>)
 800238a:	f000 f95b 	bl	8002644 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800238e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002392:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002396:	2302      	movs	r3, #2
 8002398:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800239c:	2300      	movs	r3, #0
 800239e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023a2:	2303      	movs	r3, #3
 80023a4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80023a8:	2307      	movs	r3, #7
 80023aa:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023ae:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80023b2:	4619      	mov	r1, r3
 80023b4:	4806      	ldr	r0, [pc, #24]	; (80023d0 <HAL_UART_MspInit+0x100>)
 80023b6:	f000 f945 	bl	8002644 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80023ba:	bf00      	nop
 80023bc:	37b0      	adds	r7, #176	; 0xb0
 80023be:	46bd      	mov	sp, r7
 80023c0:	bd80      	pop	{r7, pc}
 80023c2:	bf00      	nop
 80023c4:	40011000 	.word	0x40011000
 80023c8:	40023800 	.word	0x40023800
 80023cc:	40020400 	.word	0x40020400
 80023d0:	40020000 	.word	0x40020000

080023d4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80023d4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800240c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80023d8:	480d      	ldr	r0, [pc, #52]	; (8002410 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80023da:	490e      	ldr	r1, [pc, #56]	; (8002414 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80023dc:	4a0e      	ldr	r2, [pc, #56]	; (8002418 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80023de:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80023e0:	e002      	b.n	80023e8 <LoopCopyDataInit>

080023e2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80023e2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80023e4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80023e6:	3304      	adds	r3, #4

080023e8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80023e8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80023ea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80023ec:	d3f9      	bcc.n	80023e2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80023ee:	4a0b      	ldr	r2, [pc, #44]	; (800241c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80023f0:	4c0b      	ldr	r4, [pc, #44]	; (8002420 <LoopFillZerobss+0x26>)
  movs r3, #0
 80023f2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80023f4:	e001      	b.n	80023fa <LoopFillZerobss>

080023f6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80023f6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80023f8:	3204      	adds	r2, #4

080023fa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80023fa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80023fc:	d3fb      	bcc.n	80023f6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80023fe:	f7ff fe69 	bl	80020d4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002402:	f005 fefb 	bl	80081fc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002406:	f7ff fbdb 	bl	8001bc0 <main>
  bx  lr    
 800240a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800240c:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8002410:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002414:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8002418:	0800b944 	.word	0x0800b944
  ldr r2, =_sbss
 800241c:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8002420:	200044d4 	.word	0x200044d4

08002424 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002424:	e7fe      	b.n	8002424 <ADC_IRQHandler>

08002426 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002426:	b580      	push	{r7, lr}
 8002428:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800242a:	2003      	movs	r0, #3
 800242c:	f000 f8d5 	bl	80025da <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002430:	200f      	movs	r0, #15
 8002432:	f7ff fcd7 	bl	8001de4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002436:	f7ff fcad 	bl	8001d94 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800243a:	2300      	movs	r3, #0
}
 800243c:	4618      	mov	r0, r3
 800243e:	bd80      	pop	{r7, pc}

08002440 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002440:	b480      	push	{r7}
 8002442:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002444:	4b06      	ldr	r3, [pc, #24]	; (8002460 <HAL_IncTick+0x20>)
 8002446:	781b      	ldrb	r3, [r3, #0]
 8002448:	461a      	mov	r2, r3
 800244a:	4b06      	ldr	r3, [pc, #24]	; (8002464 <HAL_IncTick+0x24>)
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	4413      	add	r3, r2
 8002450:	4a04      	ldr	r2, [pc, #16]	; (8002464 <HAL_IncTick+0x24>)
 8002452:	6013      	str	r3, [r2, #0]
}
 8002454:	bf00      	nop
 8002456:	46bd      	mov	sp, r7
 8002458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800245c:	4770      	bx	lr
 800245e:	bf00      	nop
 8002460:	20000008 	.word	0x20000008
 8002464:	20000774 	.word	0x20000774

08002468 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002468:	b480      	push	{r7}
 800246a:	af00      	add	r7, sp, #0
  return uwTick;
 800246c:	4b03      	ldr	r3, [pc, #12]	; (800247c <HAL_GetTick+0x14>)
 800246e:	681b      	ldr	r3, [r3, #0]
}
 8002470:	4618      	mov	r0, r3
 8002472:	46bd      	mov	sp, r7
 8002474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002478:	4770      	bx	lr
 800247a:	bf00      	nop
 800247c:	20000774 	.word	0x20000774

08002480 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002480:	b480      	push	{r7}
 8002482:	b085      	sub	sp, #20
 8002484:	af00      	add	r7, sp, #0
 8002486:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	f003 0307 	and.w	r3, r3, #7
 800248e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002490:	4b0b      	ldr	r3, [pc, #44]	; (80024c0 <__NVIC_SetPriorityGrouping+0x40>)
 8002492:	68db      	ldr	r3, [r3, #12]
 8002494:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002496:	68ba      	ldr	r2, [r7, #8]
 8002498:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800249c:	4013      	ands	r3, r2
 800249e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80024a4:	68bb      	ldr	r3, [r7, #8]
 80024a6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80024a8:	4b06      	ldr	r3, [pc, #24]	; (80024c4 <__NVIC_SetPriorityGrouping+0x44>)
 80024aa:	4313      	orrs	r3, r2
 80024ac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80024ae:	4a04      	ldr	r2, [pc, #16]	; (80024c0 <__NVIC_SetPriorityGrouping+0x40>)
 80024b0:	68bb      	ldr	r3, [r7, #8]
 80024b2:	60d3      	str	r3, [r2, #12]
}
 80024b4:	bf00      	nop
 80024b6:	3714      	adds	r7, #20
 80024b8:	46bd      	mov	sp, r7
 80024ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024be:	4770      	bx	lr
 80024c0:	e000ed00 	.word	0xe000ed00
 80024c4:	05fa0000 	.word	0x05fa0000

080024c8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80024c8:	b480      	push	{r7}
 80024ca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80024cc:	4b04      	ldr	r3, [pc, #16]	; (80024e0 <__NVIC_GetPriorityGrouping+0x18>)
 80024ce:	68db      	ldr	r3, [r3, #12]
 80024d0:	0a1b      	lsrs	r3, r3, #8
 80024d2:	f003 0307 	and.w	r3, r3, #7
}
 80024d6:	4618      	mov	r0, r3
 80024d8:	46bd      	mov	sp, r7
 80024da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024de:	4770      	bx	lr
 80024e0:	e000ed00 	.word	0xe000ed00

080024e4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024e4:	b480      	push	{r7}
 80024e6:	b083      	sub	sp, #12
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	4603      	mov	r3, r0
 80024ec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	db0b      	blt.n	800250e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80024f6:	79fb      	ldrb	r3, [r7, #7]
 80024f8:	f003 021f 	and.w	r2, r3, #31
 80024fc:	4907      	ldr	r1, [pc, #28]	; (800251c <__NVIC_EnableIRQ+0x38>)
 80024fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002502:	095b      	lsrs	r3, r3, #5
 8002504:	2001      	movs	r0, #1
 8002506:	fa00 f202 	lsl.w	r2, r0, r2
 800250a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800250e:	bf00      	nop
 8002510:	370c      	adds	r7, #12
 8002512:	46bd      	mov	sp, r7
 8002514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002518:	4770      	bx	lr
 800251a:	bf00      	nop
 800251c:	e000e100 	.word	0xe000e100

08002520 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002520:	b480      	push	{r7}
 8002522:	b083      	sub	sp, #12
 8002524:	af00      	add	r7, sp, #0
 8002526:	4603      	mov	r3, r0
 8002528:	6039      	str	r1, [r7, #0]
 800252a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800252c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002530:	2b00      	cmp	r3, #0
 8002532:	db0a      	blt.n	800254a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002534:	683b      	ldr	r3, [r7, #0]
 8002536:	b2da      	uxtb	r2, r3
 8002538:	490c      	ldr	r1, [pc, #48]	; (800256c <__NVIC_SetPriority+0x4c>)
 800253a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800253e:	0112      	lsls	r2, r2, #4
 8002540:	b2d2      	uxtb	r2, r2
 8002542:	440b      	add	r3, r1
 8002544:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002548:	e00a      	b.n	8002560 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800254a:	683b      	ldr	r3, [r7, #0]
 800254c:	b2da      	uxtb	r2, r3
 800254e:	4908      	ldr	r1, [pc, #32]	; (8002570 <__NVIC_SetPriority+0x50>)
 8002550:	79fb      	ldrb	r3, [r7, #7]
 8002552:	f003 030f 	and.w	r3, r3, #15
 8002556:	3b04      	subs	r3, #4
 8002558:	0112      	lsls	r2, r2, #4
 800255a:	b2d2      	uxtb	r2, r2
 800255c:	440b      	add	r3, r1
 800255e:	761a      	strb	r2, [r3, #24]
}
 8002560:	bf00      	nop
 8002562:	370c      	adds	r7, #12
 8002564:	46bd      	mov	sp, r7
 8002566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800256a:	4770      	bx	lr
 800256c:	e000e100 	.word	0xe000e100
 8002570:	e000ed00 	.word	0xe000ed00

08002574 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002574:	b480      	push	{r7}
 8002576:	b089      	sub	sp, #36	; 0x24
 8002578:	af00      	add	r7, sp, #0
 800257a:	60f8      	str	r0, [r7, #12]
 800257c:	60b9      	str	r1, [r7, #8]
 800257e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	f003 0307 	and.w	r3, r3, #7
 8002586:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002588:	69fb      	ldr	r3, [r7, #28]
 800258a:	f1c3 0307 	rsb	r3, r3, #7
 800258e:	2b04      	cmp	r3, #4
 8002590:	bf28      	it	cs
 8002592:	2304      	movcs	r3, #4
 8002594:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002596:	69fb      	ldr	r3, [r7, #28]
 8002598:	3304      	adds	r3, #4
 800259a:	2b06      	cmp	r3, #6
 800259c:	d902      	bls.n	80025a4 <NVIC_EncodePriority+0x30>
 800259e:	69fb      	ldr	r3, [r7, #28]
 80025a0:	3b03      	subs	r3, #3
 80025a2:	e000      	b.n	80025a6 <NVIC_EncodePriority+0x32>
 80025a4:	2300      	movs	r3, #0
 80025a6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025a8:	f04f 32ff 	mov.w	r2, #4294967295
 80025ac:	69bb      	ldr	r3, [r7, #24]
 80025ae:	fa02 f303 	lsl.w	r3, r2, r3
 80025b2:	43da      	mvns	r2, r3
 80025b4:	68bb      	ldr	r3, [r7, #8]
 80025b6:	401a      	ands	r2, r3
 80025b8:	697b      	ldr	r3, [r7, #20]
 80025ba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80025bc:	f04f 31ff 	mov.w	r1, #4294967295
 80025c0:	697b      	ldr	r3, [r7, #20]
 80025c2:	fa01 f303 	lsl.w	r3, r1, r3
 80025c6:	43d9      	mvns	r1, r3
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025cc:	4313      	orrs	r3, r2
         );
}
 80025ce:	4618      	mov	r0, r3
 80025d0:	3724      	adds	r7, #36	; 0x24
 80025d2:	46bd      	mov	sp, r7
 80025d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d8:	4770      	bx	lr

080025da <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025da:	b580      	push	{r7, lr}
 80025dc:	b082      	sub	sp, #8
 80025de:	af00      	add	r7, sp, #0
 80025e0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80025e2:	6878      	ldr	r0, [r7, #4]
 80025e4:	f7ff ff4c 	bl	8002480 <__NVIC_SetPriorityGrouping>
}
 80025e8:	bf00      	nop
 80025ea:	3708      	adds	r7, #8
 80025ec:	46bd      	mov	sp, r7
 80025ee:	bd80      	pop	{r7, pc}

080025f0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80025f0:	b580      	push	{r7, lr}
 80025f2:	b086      	sub	sp, #24
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	4603      	mov	r3, r0
 80025f8:	60b9      	str	r1, [r7, #8]
 80025fa:	607a      	str	r2, [r7, #4]
 80025fc:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80025fe:	2300      	movs	r3, #0
 8002600:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002602:	f7ff ff61 	bl	80024c8 <__NVIC_GetPriorityGrouping>
 8002606:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002608:	687a      	ldr	r2, [r7, #4]
 800260a:	68b9      	ldr	r1, [r7, #8]
 800260c:	6978      	ldr	r0, [r7, #20]
 800260e:	f7ff ffb1 	bl	8002574 <NVIC_EncodePriority>
 8002612:	4602      	mov	r2, r0
 8002614:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002618:	4611      	mov	r1, r2
 800261a:	4618      	mov	r0, r3
 800261c:	f7ff ff80 	bl	8002520 <__NVIC_SetPriority>
}
 8002620:	bf00      	nop
 8002622:	3718      	adds	r7, #24
 8002624:	46bd      	mov	sp, r7
 8002626:	bd80      	pop	{r7, pc}

08002628 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002628:	b580      	push	{r7, lr}
 800262a:	b082      	sub	sp, #8
 800262c:	af00      	add	r7, sp, #0
 800262e:	4603      	mov	r3, r0
 8002630:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002632:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002636:	4618      	mov	r0, r3
 8002638:	f7ff ff54 	bl	80024e4 <__NVIC_EnableIRQ>
}
 800263c:	bf00      	nop
 800263e:	3708      	adds	r7, #8
 8002640:	46bd      	mov	sp, r7
 8002642:	bd80      	pop	{r7, pc}

08002644 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002644:	b480      	push	{r7}
 8002646:	b089      	sub	sp, #36	; 0x24
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]
 800264c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800264e:	2300      	movs	r3, #0
 8002650:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8002652:	2300      	movs	r3, #0
 8002654:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8002656:	2300      	movs	r3, #0
 8002658:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800265a:	2300      	movs	r3, #0
 800265c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 800265e:	2300      	movs	r3, #0
 8002660:	61fb      	str	r3, [r7, #28]
 8002662:	e175      	b.n	8002950 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8002664:	2201      	movs	r2, #1
 8002666:	69fb      	ldr	r3, [r7, #28]
 8002668:	fa02 f303 	lsl.w	r3, r2, r3
 800266c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800266e:	683b      	ldr	r3, [r7, #0]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	697a      	ldr	r2, [r7, #20]
 8002674:	4013      	ands	r3, r2
 8002676:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002678:	693a      	ldr	r2, [r7, #16]
 800267a:	697b      	ldr	r3, [r7, #20]
 800267c:	429a      	cmp	r2, r3
 800267e:	f040 8164 	bne.w	800294a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002682:	683b      	ldr	r3, [r7, #0]
 8002684:	685b      	ldr	r3, [r3, #4]
 8002686:	f003 0303 	and.w	r3, r3, #3
 800268a:	2b01      	cmp	r3, #1
 800268c:	d005      	beq.n	800269a <HAL_GPIO_Init+0x56>
 800268e:	683b      	ldr	r3, [r7, #0]
 8002690:	685b      	ldr	r3, [r3, #4]
 8002692:	f003 0303 	and.w	r3, r3, #3
 8002696:	2b02      	cmp	r3, #2
 8002698:	d130      	bne.n	80026fc <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	689b      	ldr	r3, [r3, #8]
 800269e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80026a0:	69fb      	ldr	r3, [r7, #28]
 80026a2:	005b      	lsls	r3, r3, #1
 80026a4:	2203      	movs	r2, #3
 80026a6:	fa02 f303 	lsl.w	r3, r2, r3
 80026aa:	43db      	mvns	r3, r3
 80026ac:	69ba      	ldr	r2, [r7, #24]
 80026ae:	4013      	ands	r3, r2
 80026b0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80026b2:	683b      	ldr	r3, [r7, #0]
 80026b4:	68da      	ldr	r2, [r3, #12]
 80026b6:	69fb      	ldr	r3, [r7, #28]
 80026b8:	005b      	lsls	r3, r3, #1
 80026ba:	fa02 f303 	lsl.w	r3, r2, r3
 80026be:	69ba      	ldr	r2, [r7, #24]
 80026c0:	4313      	orrs	r3, r2
 80026c2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	69ba      	ldr	r2, [r7, #24]
 80026c8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	685b      	ldr	r3, [r3, #4]
 80026ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80026d0:	2201      	movs	r2, #1
 80026d2:	69fb      	ldr	r3, [r7, #28]
 80026d4:	fa02 f303 	lsl.w	r3, r2, r3
 80026d8:	43db      	mvns	r3, r3
 80026da:	69ba      	ldr	r2, [r7, #24]
 80026dc:	4013      	ands	r3, r2
 80026de:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80026e0:	683b      	ldr	r3, [r7, #0]
 80026e2:	685b      	ldr	r3, [r3, #4]
 80026e4:	091b      	lsrs	r3, r3, #4
 80026e6:	f003 0201 	and.w	r2, r3, #1
 80026ea:	69fb      	ldr	r3, [r7, #28]
 80026ec:	fa02 f303 	lsl.w	r3, r2, r3
 80026f0:	69ba      	ldr	r2, [r7, #24]
 80026f2:	4313      	orrs	r3, r2
 80026f4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	69ba      	ldr	r2, [r7, #24]
 80026fa:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80026fc:	683b      	ldr	r3, [r7, #0]
 80026fe:	685b      	ldr	r3, [r3, #4]
 8002700:	f003 0303 	and.w	r3, r3, #3
 8002704:	2b03      	cmp	r3, #3
 8002706:	d017      	beq.n	8002738 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	68db      	ldr	r3, [r3, #12]
 800270c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800270e:	69fb      	ldr	r3, [r7, #28]
 8002710:	005b      	lsls	r3, r3, #1
 8002712:	2203      	movs	r2, #3
 8002714:	fa02 f303 	lsl.w	r3, r2, r3
 8002718:	43db      	mvns	r3, r3
 800271a:	69ba      	ldr	r2, [r7, #24]
 800271c:	4013      	ands	r3, r2
 800271e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8002720:	683b      	ldr	r3, [r7, #0]
 8002722:	689a      	ldr	r2, [r3, #8]
 8002724:	69fb      	ldr	r3, [r7, #28]
 8002726:	005b      	lsls	r3, r3, #1
 8002728:	fa02 f303 	lsl.w	r3, r2, r3
 800272c:	69ba      	ldr	r2, [r7, #24]
 800272e:	4313      	orrs	r3, r2
 8002730:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	69ba      	ldr	r2, [r7, #24]
 8002736:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002738:	683b      	ldr	r3, [r7, #0]
 800273a:	685b      	ldr	r3, [r3, #4]
 800273c:	f003 0303 	and.w	r3, r3, #3
 8002740:	2b02      	cmp	r3, #2
 8002742:	d123      	bne.n	800278c <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8002744:	69fb      	ldr	r3, [r7, #28]
 8002746:	08da      	lsrs	r2, r3, #3
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	3208      	adds	r2, #8
 800274c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002750:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8002752:	69fb      	ldr	r3, [r7, #28]
 8002754:	f003 0307 	and.w	r3, r3, #7
 8002758:	009b      	lsls	r3, r3, #2
 800275a:	220f      	movs	r2, #15
 800275c:	fa02 f303 	lsl.w	r3, r2, r3
 8002760:	43db      	mvns	r3, r3
 8002762:	69ba      	ldr	r2, [r7, #24]
 8002764:	4013      	ands	r3, r2
 8002766:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8002768:	683b      	ldr	r3, [r7, #0]
 800276a:	691a      	ldr	r2, [r3, #16]
 800276c:	69fb      	ldr	r3, [r7, #28]
 800276e:	f003 0307 	and.w	r3, r3, #7
 8002772:	009b      	lsls	r3, r3, #2
 8002774:	fa02 f303 	lsl.w	r3, r2, r3
 8002778:	69ba      	ldr	r2, [r7, #24]
 800277a:	4313      	orrs	r3, r2
 800277c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800277e:	69fb      	ldr	r3, [r7, #28]
 8002780:	08da      	lsrs	r2, r3, #3
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	3208      	adds	r2, #8
 8002786:	69b9      	ldr	r1, [r7, #24]
 8002788:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8002792:	69fb      	ldr	r3, [r7, #28]
 8002794:	005b      	lsls	r3, r3, #1
 8002796:	2203      	movs	r2, #3
 8002798:	fa02 f303 	lsl.w	r3, r2, r3
 800279c:	43db      	mvns	r3, r3
 800279e:	69ba      	ldr	r2, [r7, #24]
 80027a0:	4013      	ands	r3, r2
 80027a2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80027a4:	683b      	ldr	r3, [r7, #0]
 80027a6:	685b      	ldr	r3, [r3, #4]
 80027a8:	f003 0203 	and.w	r2, r3, #3
 80027ac:	69fb      	ldr	r3, [r7, #28]
 80027ae:	005b      	lsls	r3, r3, #1
 80027b0:	fa02 f303 	lsl.w	r3, r2, r3
 80027b4:	69ba      	ldr	r2, [r7, #24]
 80027b6:	4313      	orrs	r3, r2
 80027b8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	69ba      	ldr	r2, [r7, #24]
 80027be:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80027c0:	683b      	ldr	r3, [r7, #0]
 80027c2:	685b      	ldr	r3, [r3, #4]
 80027c4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	f000 80be 	beq.w	800294a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80027ce:	4b66      	ldr	r3, [pc, #408]	; (8002968 <HAL_GPIO_Init+0x324>)
 80027d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027d2:	4a65      	ldr	r2, [pc, #404]	; (8002968 <HAL_GPIO_Init+0x324>)
 80027d4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80027d8:	6453      	str	r3, [r2, #68]	; 0x44
 80027da:	4b63      	ldr	r3, [pc, #396]	; (8002968 <HAL_GPIO_Init+0x324>)
 80027dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027de:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80027e2:	60fb      	str	r3, [r7, #12]
 80027e4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80027e6:	4a61      	ldr	r2, [pc, #388]	; (800296c <HAL_GPIO_Init+0x328>)
 80027e8:	69fb      	ldr	r3, [r7, #28]
 80027ea:	089b      	lsrs	r3, r3, #2
 80027ec:	3302      	adds	r3, #2
 80027ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80027f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80027f4:	69fb      	ldr	r3, [r7, #28]
 80027f6:	f003 0303 	and.w	r3, r3, #3
 80027fa:	009b      	lsls	r3, r3, #2
 80027fc:	220f      	movs	r2, #15
 80027fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002802:	43db      	mvns	r3, r3
 8002804:	69ba      	ldr	r2, [r7, #24]
 8002806:	4013      	ands	r3, r2
 8002808:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	4a58      	ldr	r2, [pc, #352]	; (8002970 <HAL_GPIO_Init+0x32c>)
 800280e:	4293      	cmp	r3, r2
 8002810:	d037      	beq.n	8002882 <HAL_GPIO_Init+0x23e>
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	4a57      	ldr	r2, [pc, #348]	; (8002974 <HAL_GPIO_Init+0x330>)
 8002816:	4293      	cmp	r3, r2
 8002818:	d031      	beq.n	800287e <HAL_GPIO_Init+0x23a>
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	4a56      	ldr	r2, [pc, #344]	; (8002978 <HAL_GPIO_Init+0x334>)
 800281e:	4293      	cmp	r3, r2
 8002820:	d02b      	beq.n	800287a <HAL_GPIO_Init+0x236>
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	4a55      	ldr	r2, [pc, #340]	; (800297c <HAL_GPIO_Init+0x338>)
 8002826:	4293      	cmp	r3, r2
 8002828:	d025      	beq.n	8002876 <HAL_GPIO_Init+0x232>
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	4a54      	ldr	r2, [pc, #336]	; (8002980 <HAL_GPIO_Init+0x33c>)
 800282e:	4293      	cmp	r3, r2
 8002830:	d01f      	beq.n	8002872 <HAL_GPIO_Init+0x22e>
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	4a53      	ldr	r2, [pc, #332]	; (8002984 <HAL_GPIO_Init+0x340>)
 8002836:	4293      	cmp	r3, r2
 8002838:	d019      	beq.n	800286e <HAL_GPIO_Init+0x22a>
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	4a52      	ldr	r2, [pc, #328]	; (8002988 <HAL_GPIO_Init+0x344>)
 800283e:	4293      	cmp	r3, r2
 8002840:	d013      	beq.n	800286a <HAL_GPIO_Init+0x226>
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	4a51      	ldr	r2, [pc, #324]	; (800298c <HAL_GPIO_Init+0x348>)
 8002846:	4293      	cmp	r3, r2
 8002848:	d00d      	beq.n	8002866 <HAL_GPIO_Init+0x222>
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	4a50      	ldr	r2, [pc, #320]	; (8002990 <HAL_GPIO_Init+0x34c>)
 800284e:	4293      	cmp	r3, r2
 8002850:	d007      	beq.n	8002862 <HAL_GPIO_Init+0x21e>
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	4a4f      	ldr	r2, [pc, #316]	; (8002994 <HAL_GPIO_Init+0x350>)
 8002856:	4293      	cmp	r3, r2
 8002858:	d101      	bne.n	800285e <HAL_GPIO_Init+0x21a>
 800285a:	2309      	movs	r3, #9
 800285c:	e012      	b.n	8002884 <HAL_GPIO_Init+0x240>
 800285e:	230a      	movs	r3, #10
 8002860:	e010      	b.n	8002884 <HAL_GPIO_Init+0x240>
 8002862:	2308      	movs	r3, #8
 8002864:	e00e      	b.n	8002884 <HAL_GPIO_Init+0x240>
 8002866:	2307      	movs	r3, #7
 8002868:	e00c      	b.n	8002884 <HAL_GPIO_Init+0x240>
 800286a:	2306      	movs	r3, #6
 800286c:	e00a      	b.n	8002884 <HAL_GPIO_Init+0x240>
 800286e:	2305      	movs	r3, #5
 8002870:	e008      	b.n	8002884 <HAL_GPIO_Init+0x240>
 8002872:	2304      	movs	r3, #4
 8002874:	e006      	b.n	8002884 <HAL_GPIO_Init+0x240>
 8002876:	2303      	movs	r3, #3
 8002878:	e004      	b.n	8002884 <HAL_GPIO_Init+0x240>
 800287a:	2302      	movs	r3, #2
 800287c:	e002      	b.n	8002884 <HAL_GPIO_Init+0x240>
 800287e:	2301      	movs	r3, #1
 8002880:	e000      	b.n	8002884 <HAL_GPIO_Init+0x240>
 8002882:	2300      	movs	r3, #0
 8002884:	69fa      	ldr	r2, [r7, #28]
 8002886:	f002 0203 	and.w	r2, r2, #3
 800288a:	0092      	lsls	r2, r2, #2
 800288c:	4093      	lsls	r3, r2
 800288e:	69ba      	ldr	r2, [r7, #24]
 8002890:	4313      	orrs	r3, r2
 8002892:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002894:	4935      	ldr	r1, [pc, #212]	; (800296c <HAL_GPIO_Init+0x328>)
 8002896:	69fb      	ldr	r3, [r7, #28]
 8002898:	089b      	lsrs	r3, r3, #2
 800289a:	3302      	adds	r3, #2
 800289c:	69ba      	ldr	r2, [r7, #24]
 800289e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80028a2:	4b3d      	ldr	r3, [pc, #244]	; (8002998 <HAL_GPIO_Init+0x354>)
 80028a4:	689b      	ldr	r3, [r3, #8]
 80028a6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028a8:	693b      	ldr	r3, [r7, #16]
 80028aa:	43db      	mvns	r3, r3
 80028ac:	69ba      	ldr	r2, [r7, #24]
 80028ae:	4013      	ands	r3, r2
 80028b0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80028b2:	683b      	ldr	r3, [r7, #0]
 80028b4:	685b      	ldr	r3, [r3, #4]
 80028b6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d003      	beq.n	80028c6 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80028be:	69ba      	ldr	r2, [r7, #24]
 80028c0:	693b      	ldr	r3, [r7, #16]
 80028c2:	4313      	orrs	r3, r2
 80028c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80028c6:	4a34      	ldr	r2, [pc, #208]	; (8002998 <HAL_GPIO_Init+0x354>)
 80028c8:	69bb      	ldr	r3, [r7, #24]
 80028ca:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80028cc:	4b32      	ldr	r3, [pc, #200]	; (8002998 <HAL_GPIO_Init+0x354>)
 80028ce:	68db      	ldr	r3, [r3, #12]
 80028d0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028d2:	693b      	ldr	r3, [r7, #16]
 80028d4:	43db      	mvns	r3, r3
 80028d6:	69ba      	ldr	r2, [r7, #24]
 80028d8:	4013      	ands	r3, r2
 80028da:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80028dc:	683b      	ldr	r3, [r7, #0]
 80028de:	685b      	ldr	r3, [r3, #4]
 80028e0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d003      	beq.n	80028f0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80028e8:	69ba      	ldr	r2, [r7, #24]
 80028ea:	693b      	ldr	r3, [r7, #16]
 80028ec:	4313      	orrs	r3, r2
 80028ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80028f0:	4a29      	ldr	r2, [pc, #164]	; (8002998 <HAL_GPIO_Init+0x354>)
 80028f2:	69bb      	ldr	r3, [r7, #24]
 80028f4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80028f6:	4b28      	ldr	r3, [pc, #160]	; (8002998 <HAL_GPIO_Init+0x354>)
 80028f8:	685b      	ldr	r3, [r3, #4]
 80028fa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028fc:	693b      	ldr	r3, [r7, #16]
 80028fe:	43db      	mvns	r3, r3
 8002900:	69ba      	ldr	r2, [r7, #24]
 8002902:	4013      	ands	r3, r2
 8002904:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002906:	683b      	ldr	r3, [r7, #0]
 8002908:	685b      	ldr	r3, [r3, #4]
 800290a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800290e:	2b00      	cmp	r3, #0
 8002910:	d003      	beq.n	800291a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002912:	69ba      	ldr	r2, [r7, #24]
 8002914:	693b      	ldr	r3, [r7, #16]
 8002916:	4313      	orrs	r3, r2
 8002918:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800291a:	4a1f      	ldr	r2, [pc, #124]	; (8002998 <HAL_GPIO_Init+0x354>)
 800291c:	69bb      	ldr	r3, [r7, #24]
 800291e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002920:	4b1d      	ldr	r3, [pc, #116]	; (8002998 <HAL_GPIO_Init+0x354>)
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002926:	693b      	ldr	r3, [r7, #16]
 8002928:	43db      	mvns	r3, r3
 800292a:	69ba      	ldr	r2, [r7, #24]
 800292c:	4013      	ands	r3, r2
 800292e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002930:	683b      	ldr	r3, [r7, #0]
 8002932:	685b      	ldr	r3, [r3, #4]
 8002934:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002938:	2b00      	cmp	r3, #0
 800293a:	d003      	beq.n	8002944 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800293c:	69ba      	ldr	r2, [r7, #24]
 800293e:	693b      	ldr	r3, [r7, #16]
 8002940:	4313      	orrs	r3, r2
 8002942:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002944:	4a14      	ldr	r2, [pc, #80]	; (8002998 <HAL_GPIO_Init+0x354>)
 8002946:	69bb      	ldr	r3, [r7, #24]
 8002948:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 800294a:	69fb      	ldr	r3, [r7, #28]
 800294c:	3301      	adds	r3, #1
 800294e:	61fb      	str	r3, [r7, #28]
 8002950:	69fb      	ldr	r3, [r7, #28]
 8002952:	2b0f      	cmp	r3, #15
 8002954:	f67f ae86 	bls.w	8002664 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8002958:	bf00      	nop
 800295a:	bf00      	nop
 800295c:	3724      	adds	r7, #36	; 0x24
 800295e:	46bd      	mov	sp, r7
 8002960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002964:	4770      	bx	lr
 8002966:	bf00      	nop
 8002968:	40023800 	.word	0x40023800
 800296c:	40013800 	.word	0x40013800
 8002970:	40020000 	.word	0x40020000
 8002974:	40020400 	.word	0x40020400
 8002978:	40020800 	.word	0x40020800
 800297c:	40020c00 	.word	0x40020c00
 8002980:	40021000 	.word	0x40021000
 8002984:	40021400 	.word	0x40021400
 8002988:	40021800 	.word	0x40021800
 800298c:	40021c00 	.word	0x40021c00
 8002990:	40022000 	.word	0x40022000
 8002994:	40022400 	.word	0x40022400
 8002998:	40013c00 	.word	0x40013c00

0800299c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800299c:	b480      	push	{r7}
 800299e:	b083      	sub	sp, #12
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	6078      	str	r0, [r7, #4]
 80029a4:	460b      	mov	r3, r1
 80029a6:	807b      	strh	r3, [r7, #2]
 80029a8:	4613      	mov	r3, r2
 80029aa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80029ac:	787b      	ldrb	r3, [r7, #1]
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d003      	beq.n	80029ba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80029b2:	887a      	ldrh	r2, [r7, #2]
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80029b8:	e003      	b.n	80029c2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80029ba:	887b      	ldrh	r3, [r7, #2]
 80029bc:	041a      	lsls	r2, r3, #16
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	619a      	str	r2, [r3, #24]
}
 80029c2:	bf00      	nop
 80029c4:	370c      	adds	r7, #12
 80029c6:	46bd      	mov	sp, r7
 80029c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029cc:	4770      	bx	lr
	...

080029d0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80029d0:	b580      	push	{r7, lr}
 80029d2:	b082      	sub	sp, #8
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	4603      	mov	r3, r0
 80029d8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80029da:	4b08      	ldr	r3, [pc, #32]	; (80029fc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80029dc:	695a      	ldr	r2, [r3, #20]
 80029de:	88fb      	ldrh	r3, [r7, #6]
 80029e0:	4013      	ands	r3, r2
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d006      	beq.n	80029f4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80029e6:	4a05      	ldr	r2, [pc, #20]	; (80029fc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80029e8:	88fb      	ldrh	r3, [r7, #6]
 80029ea:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80029ec:	88fb      	ldrh	r3, [r7, #6]
 80029ee:	4618      	mov	r0, r3
 80029f0:	f7ff f82e 	bl	8001a50 <HAL_GPIO_EXTI_Callback>
  }
}
 80029f4:	bf00      	nop
 80029f6:	3708      	adds	r7, #8
 80029f8:	46bd      	mov	sp, r7
 80029fa:	bd80      	pop	{r7, pc}
 80029fc:	40013c00 	.word	0x40013c00

08002a00 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8002a00:	b580      	push	{r7, lr}
 8002a02:	b082      	sub	sp, #8
 8002a04:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8002a06:	2300      	movs	r3, #0
 8002a08:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8002a0a:	4b23      	ldr	r3, [pc, #140]	; (8002a98 <HAL_PWREx_EnableOverDrive+0x98>)
 8002a0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a0e:	4a22      	ldr	r2, [pc, #136]	; (8002a98 <HAL_PWREx_EnableOverDrive+0x98>)
 8002a10:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a14:	6413      	str	r3, [r2, #64]	; 0x40
 8002a16:	4b20      	ldr	r3, [pc, #128]	; (8002a98 <HAL_PWREx_EnableOverDrive+0x98>)
 8002a18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a1e:	603b      	str	r3, [r7, #0]
 8002a20:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8002a22:	4b1e      	ldr	r3, [pc, #120]	; (8002a9c <HAL_PWREx_EnableOverDrive+0x9c>)
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	4a1d      	ldr	r2, [pc, #116]	; (8002a9c <HAL_PWREx_EnableOverDrive+0x9c>)
 8002a28:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a2c:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002a2e:	f7ff fd1b 	bl	8002468 <HAL_GetTick>
 8002a32:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002a34:	e009      	b.n	8002a4a <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002a36:	f7ff fd17 	bl	8002468 <HAL_GetTick>
 8002a3a:	4602      	mov	r2, r0
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	1ad3      	subs	r3, r2, r3
 8002a40:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002a44:	d901      	bls.n	8002a4a <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8002a46:	2303      	movs	r3, #3
 8002a48:	e022      	b.n	8002a90 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002a4a:	4b14      	ldr	r3, [pc, #80]	; (8002a9c <HAL_PWREx_EnableOverDrive+0x9c>)
 8002a4c:	685b      	ldr	r3, [r3, #4]
 8002a4e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002a52:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a56:	d1ee      	bne.n	8002a36 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8002a58:	4b10      	ldr	r3, [pc, #64]	; (8002a9c <HAL_PWREx_EnableOverDrive+0x9c>)
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	4a0f      	ldr	r2, [pc, #60]	; (8002a9c <HAL_PWREx_EnableOverDrive+0x9c>)
 8002a5e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002a62:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002a64:	f7ff fd00 	bl	8002468 <HAL_GetTick>
 8002a68:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002a6a:	e009      	b.n	8002a80 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002a6c:	f7ff fcfc 	bl	8002468 <HAL_GetTick>
 8002a70:	4602      	mov	r2, r0
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	1ad3      	subs	r3, r2, r3
 8002a76:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002a7a:	d901      	bls.n	8002a80 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8002a7c:	2303      	movs	r3, #3
 8002a7e:	e007      	b.n	8002a90 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002a80:	4b06      	ldr	r3, [pc, #24]	; (8002a9c <HAL_PWREx_EnableOverDrive+0x9c>)
 8002a82:	685b      	ldr	r3, [r3, #4]
 8002a84:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a88:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002a8c:	d1ee      	bne.n	8002a6c <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8002a8e:	2300      	movs	r3, #0
}
 8002a90:	4618      	mov	r0, r3
 8002a92:	3708      	adds	r7, #8
 8002a94:	46bd      	mov	sp, r7
 8002a96:	bd80      	pop	{r7, pc}
 8002a98:	40023800 	.word	0x40023800
 8002a9c:	40007000 	.word	0x40007000

08002aa0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	b086      	sub	sp, #24
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8002aa8:	2300      	movs	r3, #0
 8002aaa:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d101      	bne.n	8002ab6 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8002ab2:	2301      	movs	r3, #1
 8002ab4:	e291      	b.n	8002fda <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	f003 0301 	and.w	r3, r3, #1
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	f000 8087 	beq.w	8002bd2 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002ac4:	4b96      	ldr	r3, [pc, #600]	; (8002d20 <HAL_RCC_OscConfig+0x280>)
 8002ac6:	689b      	ldr	r3, [r3, #8]
 8002ac8:	f003 030c 	and.w	r3, r3, #12
 8002acc:	2b04      	cmp	r3, #4
 8002ace:	d00c      	beq.n	8002aea <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002ad0:	4b93      	ldr	r3, [pc, #588]	; (8002d20 <HAL_RCC_OscConfig+0x280>)
 8002ad2:	689b      	ldr	r3, [r3, #8]
 8002ad4:	f003 030c 	and.w	r3, r3, #12
 8002ad8:	2b08      	cmp	r3, #8
 8002ada:	d112      	bne.n	8002b02 <HAL_RCC_OscConfig+0x62>
 8002adc:	4b90      	ldr	r3, [pc, #576]	; (8002d20 <HAL_RCC_OscConfig+0x280>)
 8002ade:	685b      	ldr	r3, [r3, #4]
 8002ae0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002ae4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002ae8:	d10b      	bne.n	8002b02 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002aea:	4b8d      	ldr	r3, [pc, #564]	; (8002d20 <HAL_RCC_OscConfig+0x280>)
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d06c      	beq.n	8002bd0 <HAL_RCC_OscConfig+0x130>
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	685b      	ldr	r3, [r3, #4]
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d168      	bne.n	8002bd0 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002afe:	2301      	movs	r3, #1
 8002b00:	e26b      	b.n	8002fda <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	685b      	ldr	r3, [r3, #4]
 8002b06:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002b0a:	d106      	bne.n	8002b1a <HAL_RCC_OscConfig+0x7a>
 8002b0c:	4b84      	ldr	r3, [pc, #528]	; (8002d20 <HAL_RCC_OscConfig+0x280>)
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	4a83      	ldr	r2, [pc, #524]	; (8002d20 <HAL_RCC_OscConfig+0x280>)
 8002b12:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b16:	6013      	str	r3, [r2, #0]
 8002b18:	e02e      	b.n	8002b78 <HAL_RCC_OscConfig+0xd8>
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	685b      	ldr	r3, [r3, #4]
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d10c      	bne.n	8002b3c <HAL_RCC_OscConfig+0x9c>
 8002b22:	4b7f      	ldr	r3, [pc, #508]	; (8002d20 <HAL_RCC_OscConfig+0x280>)
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	4a7e      	ldr	r2, [pc, #504]	; (8002d20 <HAL_RCC_OscConfig+0x280>)
 8002b28:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002b2c:	6013      	str	r3, [r2, #0]
 8002b2e:	4b7c      	ldr	r3, [pc, #496]	; (8002d20 <HAL_RCC_OscConfig+0x280>)
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	4a7b      	ldr	r2, [pc, #492]	; (8002d20 <HAL_RCC_OscConfig+0x280>)
 8002b34:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002b38:	6013      	str	r3, [r2, #0]
 8002b3a:	e01d      	b.n	8002b78 <HAL_RCC_OscConfig+0xd8>
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	685b      	ldr	r3, [r3, #4]
 8002b40:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002b44:	d10c      	bne.n	8002b60 <HAL_RCC_OscConfig+0xc0>
 8002b46:	4b76      	ldr	r3, [pc, #472]	; (8002d20 <HAL_RCC_OscConfig+0x280>)
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	4a75      	ldr	r2, [pc, #468]	; (8002d20 <HAL_RCC_OscConfig+0x280>)
 8002b4c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002b50:	6013      	str	r3, [r2, #0]
 8002b52:	4b73      	ldr	r3, [pc, #460]	; (8002d20 <HAL_RCC_OscConfig+0x280>)
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	4a72      	ldr	r2, [pc, #456]	; (8002d20 <HAL_RCC_OscConfig+0x280>)
 8002b58:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b5c:	6013      	str	r3, [r2, #0]
 8002b5e:	e00b      	b.n	8002b78 <HAL_RCC_OscConfig+0xd8>
 8002b60:	4b6f      	ldr	r3, [pc, #444]	; (8002d20 <HAL_RCC_OscConfig+0x280>)
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	4a6e      	ldr	r2, [pc, #440]	; (8002d20 <HAL_RCC_OscConfig+0x280>)
 8002b66:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002b6a:	6013      	str	r3, [r2, #0]
 8002b6c:	4b6c      	ldr	r3, [pc, #432]	; (8002d20 <HAL_RCC_OscConfig+0x280>)
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	4a6b      	ldr	r2, [pc, #428]	; (8002d20 <HAL_RCC_OscConfig+0x280>)
 8002b72:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002b76:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	685b      	ldr	r3, [r3, #4]
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d013      	beq.n	8002ba8 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b80:	f7ff fc72 	bl	8002468 <HAL_GetTick>
 8002b84:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b86:	e008      	b.n	8002b9a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002b88:	f7ff fc6e 	bl	8002468 <HAL_GetTick>
 8002b8c:	4602      	mov	r2, r0
 8002b8e:	693b      	ldr	r3, [r7, #16]
 8002b90:	1ad3      	subs	r3, r2, r3
 8002b92:	2b64      	cmp	r3, #100	; 0x64
 8002b94:	d901      	bls.n	8002b9a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002b96:	2303      	movs	r3, #3
 8002b98:	e21f      	b.n	8002fda <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b9a:	4b61      	ldr	r3, [pc, #388]	; (8002d20 <HAL_RCC_OscConfig+0x280>)
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d0f0      	beq.n	8002b88 <HAL_RCC_OscConfig+0xe8>
 8002ba6:	e014      	b.n	8002bd2 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ba8:	f7ff fc5e 	bl	8002468 <HAL_GetTick>
 8002bac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002bae:	e008      	b.n	8002bc2 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002bb0:	f7ff fc5a 	bl	8002468 <HAL_GetTick>
 8002bb4:	4602      	mov	r2, r0
 8002bb6:	693b      	ldr	r3, [r7, #16]
 8002bb8:	1ad3      	subs	r3, r2, r3
 8002bba:	2b64      	cmp	r3, #100	; 0x64
 8002bbc:	d901      	bls.n	8002bc2 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8002bbe:	2303      	movs	r3, #3
 8002bc0:	e20b      	b.n	8002fda <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002bc2:	4b57      	ldr	r3, [pc, #348]	; (8002d20 <HAL_RCC_OscConfig+0x280>)
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d1f0      	bne.n	8002bb0 <HAL_RCC_OscConfig+0x110>
 8002bce:	e000      	b.n	8002bd2 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002bd0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	f003 0302 	and.w	r3, r3, #2
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d069      	beq.n	8002cb2 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002bde:	4b50      	ldr	r3, [pc, #320]	; (8002d20 <HAL_RCC_OscConfig+0x280>)
 8002be0:	689b      	ldr	r3, [r3, #8]
 8002be2:	f003 030c 	and.w	r3, r3, #12
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d00b      	beq.n	8002c02 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002bea:	4b4d      	ldr	r3, [pc, #308]	; (8002d20 <HAL_RCC_OscConfig+0x280>)
 8002bec:	689b      	ldr	r3, [r3, #8]
 8002bee:	f003 030c 	and.w	r3, r3, #12
 8002bf2:	2b08      	cmp	r3, #8
 8002bf4:	d11c      	bne.n	8002c30 <HAL_RCC_OscConfig+0x190>
 8002bf6:	4b4a      	ldr	r3, [pc, #296]	; (8002d20 <HAL_RCC_OscConfig+0x280>)
 8002bf8:	685b      	ldr	r3, [r3, #4]
 8002bfa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d116      	bne.n	8002c30 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c02:	4b47      	ldr	r3, [pc, #284]	; (8002d20 <HAL_RCC_OscConfig+0x280>)
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	f003 0302 	and.w	r3, r3, #2
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d005      	beq.n	8002c1a <HAL_RCC_OscConfig+0x17a>
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	68db      	ldr	r3, [r3, #12]
 8002c12:	2b01      	cmp	r3, #1
 8002c14:	d001      	beq.n	8002c1a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8002c16:	2301      	movs	r3, #1
 8002c18:	e1df      	b.n	8002fda <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c1a:	4b41      	ldr	r3, [pc, #260]	; (8002d20 <HAL_RCC_OscConfig+0x280>)
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	691b      	ldr	r3, [r3, #16]
 8002c26:	00db      	lsls	r3, r3, #3
 8002c28:	493d      	ldr	r1, [pc, #244]	; (8002d20 <HAL_RCC_OscConfig+0x280>)
 8002c2a:	4313      	orrs	r3, r2
 8002c2c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c2e:	e040      	b.n	8002cb2 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	68db      	ldr	r3, [r3, #12]
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d023      	beq.n	8002c80 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002c38:	4b39      	ldr	r3, [pc, #228]	; (8002d20 <HAL_RCC_OscConfig+0x280>)
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	4a38      	ldr	r2, [pc, #224]	; (8002d20 <HAL_RCC_OscConfig+0x280>)
 8002c3e:	f043 0301 	orr.w	r3, r3, #1
 8002c42:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c44:	f7ff fc10 	bl	8002468 <HAL_GetTick>
 8002c48:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c4a:	e008      	b.n	8002c5e <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c4c:	f7ff fc0c 	bl	8002468 <HAL_GetTick>
 8002c50:	4602      	mov	r2, r0
 8002c52:	693b      	ldr	r3, [r7, #16]
 8002c54:	1ad3      	subs	r3, r2, r3
 8002c56:	2b02      	cmp	r3, #2
 8002c58:	d901      	bls.n	8002c5e <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8002c5a:	2303      	movs	r3, #3
 8002c5c:	e1bd      	b.n	8002fda <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c5e:	4b30      	ldr	r3, [pc, #192]	; (8002d20 <HAL_RCC_OscConfig+0x280>)
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	f003 0302 	and.w	r3, r3, #2
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d0f0      	beq.n	8002c4c <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c6a:	4b2d      	ldr	r3, [pc, #180]	; (8002d20 <HAL_RCC_OscConfig+0x280>)
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	691b      	ldr	r3, [r3, #16]
 8002c76:	00db      	lsls	r3, r3, #3
 8002c78:	4929      	ldr	r1, [pc, #164]	; (8002d20 <HAL_RCC_OscConfig+0x280>)
 8002c7a:	4313      	orrs	r3, r2
 8002c7c:	600b      	str	r3, [r1, #0]
 8002c7e:	e018      	b.n	8002cb2 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002c80:	4b27      	ldr	r3, [pc, #156]	; (8002d20 <HAL_RCC_OscConfig+0x280>)
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	4a26      	ldr	r2, [pc, #152]	; (8002d20 <HAL_RCC_OscConfig+0x280>)
 8002c86:	f023 0301 	bic.w	r3, r3, #1
 8002c8a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c8c:	f7ff fbec 	bl	8002468 <HAL_GetTick>
 8002c90:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c92:	e008      	b.n	8002ca6 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c94:	f7ff fbe8 	bl	8002468 <HAL_GetTick>
 8002c98:	4602      	mov	r2, r0
 8002c9a:	693b      	ldr	r3, [r7, #16]
 8002c9c:	1ad3      	subs	r3, r2, r3
 8002c9e:	2b02      	cmp	r3, #2
 8002ca0:	d901      	bls.n	8002ca6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002ca2:	2303      	movs	r3, #3
 8002ca4:	e199      	b.n	8002fda <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002ca6:	4b1e      	ldr	r3, [pc, #120]	; (8002d20 <HAL_RCC_OscConfig+0x280>)
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	f003 0302 	and.w	r3, r3, #2
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d1f0      	bne.n	8002c94 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	f003 0308 	and.w	r3, r3, #8
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d038      	beq.n	8002d30 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	695b      	ldr	r3, [r3, #20]
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d019      	beq.n	8002cfa <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002cc6:	4b16      	ldr	r3, [pc, #88]	; (8002d20 <HAL_RCC_OscConfig+0x280>)
 8002cc8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002cca:	4a15      	ldr	r2, [pc, #84]	; (8002d20 <HAL_RCC_OscConfig+0x280>)
 8002ccc:	f043 0301 	orr.w	r3, r3, #1
 8002cd0:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002cd2:	f7ff fbc9 	bl	8002468 <HAL_GetTick>
 8002cd6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002cd8:	e008      	b.n	8002cec <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002cda:	f7ff fbc5 	bl	8002468 <HAL_GetTick>
 8002cde:	4602      	mov	r2, r0
 8002ce0:	693b      	ldr	r3, [r7, #16]
 8002ce2:	1ad3      	subs	r3, r2, r3
 8002ce4:	2b02      	cmp	r3, #2
 8002ce6:	d901      	bls.n	8002cec <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002ce8:	2303      	movs	r3, #3
 8002cea:	e176      	b.n	8002fda <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002cec:	4b0c      	ldr	r3, [pc, #48]	; (8002d20 <HAL_RCC_OscConfig+0x280>)
 8002cee:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002cf0:	f003 0302 	and.w	r3, r3, #2
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d0f0      	beq.n	8002cda <HAL_RCC_OscConfig+0x23a>
 8002cf8:	e01a      	b.n	8002d30 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002cfa:	4b09      	ldr	r3, [pc, #36]	; (8002d20 <HAL_RCC_OscConfig+0x280>)
 8002cfc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002cfe:	4a08      	ldr	r2, [pc, #32]	; (8002d20 <HAL_RCC_OscConfig+0x280>)
 8002d00:	f023 0301 	bic.w	r3, r3, #1
 8002d04:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d06:	f7ff fbaf 	bl	8002468 <HAL_GetTick>
 8002d0a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d0c:	e00a      	b.n	8002d24 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d0e:	f7ff fbab 	bl	8002468 <HAL_GetTick>
 8002d12:	4602      	mov	r2, r0
 8002d14:	693b      	ldr	r3, [r7, #16]
 8002d16:	1ad3      	subs	r3, r2, r3
 8002d18:	2b02      	cmp	r3, #2
 8002d1a:	d903      	bls.n	8002d24 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002d1c:	2303      	movs	r3, #3
 8002d1e:	e15c      	b.n	8002fda <HAL_RCC_OscConfig+0x53a>
 8002d20:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d24:	4b91      	ldr	r3, [pc, #580]	; (8002f6c <HAL_RCC_OscConfig+0x4cc>)
 8002d26:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002d28:	f003 0302 	and.w	r3, r3, #2
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d1ee      	bne.n	8002d0e <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	f003 0304 	and.w	r3, r3, #4
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	f000 80a4 	beq.w	8002e86 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002d3e:	4b8b      	ldr	r3, [pc, #556]	; (8002f6c <HAL_RCC_OscConfig+0x4cc>)
 8002d40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d42:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d10d      	bne.n	8002d66 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d4a:	4b88      	ldr	r3, [pc, #544]	; (8002f6c <HAL_RCC_OscConfig+0x4cc>)
 8002d4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d4e:	4a87      	ldr	r2, [pc, #540]	; (8002f6c <HAL_RCC_OscConfig+0x4cc>)
 8002d50:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002d54:	6413      	str	r3, [r2, #64]	; 0x40
 8002d56:	4b85      	ldr	r3, [pc, #532]	; (8002f6c <HAL_RCC_OscConfig+0x4cc>)
 8002d58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d5a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d5e:	60bb      	str	r3, [r7, #8]
 8002d60:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002d62:	2301      	movs	r3, #1
 8002d64:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002d66:	4b82      	ldr	r3, [pc, #520]	; (8002f70 <HAL_RCC_OscConfig+0x4d0>)
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d118      	bne.n	8002da4 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8002d72:	4b7f      	ldr	r3, [pc, #508]	; (8002f70 <HAL_RCC_OscConfig+0x4d0>)
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	4a7e      	ldr	r2, [pc, #504]	; (8002f70 <HAL_RCC_OscConfig+0x4d0>)
 8002d78:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d7c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002d7e:	f7ff fb73 	bl	8002468 <HAL_GetTick>
 8002d82:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002d84:	e008      	b.n	8002d98 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d86:	f7ff fb6f 	bl	8002468 <HAL_GetTick>
 8002d8a:	4602      	mov	r2, r0
 8002d8c:	693b      	ldr	r3, [r7, #16]
 8002d8e:	1ad3      	subs	r3, r2, r3
 8002d90:	2b64      	cmp	r3, #100	; 0x64
 8002d92:	d901      	bls.n	8002d98 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8002d94:	2303      	movs	r3, #3
 8002d96:	e120      	b.n	8002fda <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002d98:	4b75      	ldr	r3, [pc, #468]	; (8002f70 <HAL_RCC_OscConfig+0x4d0>)
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d0f0      	beq.n	8002d86 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	689b      	ldr	r3, [r3, #8]
 8002da8:	2b01      	cmp	r3, #1
 8002daa:	d106      	bne.n	8002dba <HAL_RCC_OscConfig+0x31a>
 8002dac:	4b6f      	ldr	r3, [pc, #444]	; (8002f6c <HAL_RCC_OscConfig+0x4cc>)
 8002dae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002db0:	4a6e      	ldr	r2, [pc, #440]	; (8002f6c <HAL_RCC_OscConfig+0x4cc>)
 8002db2:	f043 0301 	orr.w	r3, r3, #1
 8002db6:	6713      	str	r3, [r2, #112]	; 0x70
 8002db8:	e02d      	b.n	8002e16 <HAL_RCC_OscConfig+0x376>
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	689b      	ldr	r3, [r3, #8]
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d10c      	bne.n	8002ddc <HAL_RCC_OscConfig+0x33c>
 8002dc2:	4b6a      	ldr	r3, [pc, #424]	; (8002f6c <HAL_RCC_OscConfig+0x4cc>)
 8002dc4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002dc6:	4a69      	ldr	r2, [pc, #420]	; (8002f6c <HAL_RCC_OscConfig+0x4cc>)
 8002dc8:	f023 0301 	bic.w	r3, r3, #1
 8002dcc:	6713      	str	r3, [r2, #112]	; 0x70
 8002dce:	4b67      	ldr	r3, [pc, #412]	; (8002f6c <HAL_RCC_OscConfig+0x4cc>)
 8002dd0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002dd2:	4a66      	ldr	r2, [pc, #408]	; (8002f6c <HAL_RCC_OscConfig+0x4cc>)
 8002dd4:	f023 0304 	bic.w	r3, r3, #4
 8002dd8:	6713      	str	r3, [r2, #112]	; 0x70
 8002dda:	e01c      	b.n	8002e16 <HAL_RCC_OscConfig+0x376>
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	689b      	ldr	r3, [r3, #8]
 8002de0:	2b05      	cmp	r3, #5
 8002de2:	d10c      	bne.n	8002dfe <HAL_RCC_OscConfig+0x35e>
 8002de4:	4b61      	ldr	r3, [pc, #388]	; (8002f6c <HAL_RCC_OscConfig+0x4cc>)
 8002de6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002de8:	4a60      	ldr	r2, [pc, #384]	; (8002f6c <HAL_RCC_OscConfig+0x4cc>)
 8002dea:	f043 0304 	orr.w	r3, r3, #4
 8002dee:	6713      	str	r3, [r2, #112]	; 0x70
 8002df0:	4b5e      	ldr	r3, [pc, #376]	; (8002f6c <HAL_RCC_OscConfig+0x4cc>)
 8002df2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002df4:	4a5d      	ldr	r2, [pc, #372]	; (8002f6c <HAL_RCC_OscConfig+0x4cc>)
 8002df6:	f043 0301 	orr.w	r3, r3, #1
 8002dfa:	6713      	str	r3, [r2, #112]	; 0x70
 8002dfc:	e00b      	b.n	8002e16 <HAL_RCC_OscConfig+0x376>
 8002dfe:	4b5b      	ldr	r3, [pc, #364]	; (8002f6c <HAL_RCC_OscConfig+0x4cc>)
 8002e00:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e02:	4a5a      	ldr	r2, [pc, #360]	; (8002f6c <HAL_RCC_OscConfig+0x4cc>)
 8002e04:	f023 0301 	bic.w	r3, r3, #1
 8002e08:	6713      	str	r3, [r2, #112]	; 0x70
 8002e0a:	4b58      	ldr	r3, [pc, #352]	; (8002f6c <HAL_RCC_OscConfig+0x4cc>)
 8002e0c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e0e:	4a57      	ldr	r2, [pc, #348]	; (8002f6c <HAL_RCC_OscConfig+0x4cc>)
 8002e10:	f023 0304 	bic.w	r3, r3, #4
 8002e14:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	689b      	ldr	r3, [r3, #8]
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d015      	beq.n	8002e4a <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e1e:	f7ff fb23 	bl	8002468 <HAL_GetTick>
 8002e22:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e24:	e00a      	b.n	8002e3c <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e26:	f7ff fb1f 	bl	8002468 <HAL_GetTick>
 8002e2a:	4602      	mov	r2, r0
 8002e2c:	693b      	ldr	r3, [r7, #16]
 8002e2e:	1ad3      	subs	r3, r2, r3
 8002e30:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e34:	4293      	cmp	r3, r2
 8002e36:	d901      	bls.n	8002e3c <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8002e38:	2303      	movs	r3, #3
 8002e3a:	e0ce      	b.n	8002fda <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e3c:	4b4b      	ldr	r3, [pc, #300]	; (8002f6c <HAL_RCC_OscConfig+0x4cc>)
 8002e3e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e40:	f003 0302 	and.w	r3, r3, #2
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d0ee      	beq.n	8002e26 <HAL_RCC_OscConfig+0x386>
 8002e48:	e014      	b.n	8002e74 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e4a:	f7ff fb0d 	bl	8002468 <HAL_GetTick>
 8002e4e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e50:	e00a      	b.n	8002e68 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e52:	f7ff fb09 	bl	8002468 <HAL_GetTick>
 8002e56:	4602      	mov	r2, r0
 8002e58:	693b      	ldr	r3, [r7, #16]
 8002e5a:	1ad3      	subs	r3, r2, r3
 8002e5c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e60:	4293      	cmp	r3, r2
 8002e62:	d901      	bls.n	8002e68 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8002e64:	2303      	movs	r3, #3
 8002e66:	e0b8      	b.n	8002fda <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e68:	4b40      	ldr	r3, [pc, #256]	; (8002f6c <HAL_RCC_OscConfig+0x4cc>)
 8002e6a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e6c:	f003 0302 	and.w	r3, r3, #2
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d1ee      	bne.n	8002e52 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002e74:	7dfb      	ldrb	r3, [r7, #23]
 8002e76:	2b01      	cmp	r3, #1
 8002e78:	d105      	bne.n	8002e86 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e7a:	4b3c      	ldr	r3, [pc, #240]	; (8002f6c <HAL_RCC_OscConfig+0x4cc>)
 8002e7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e7e:	4a3b      	ldr	r2, [pc, #236]	; (8002f6c <HAL_RCC_OscConfig+0x4cc>)
 8002e80:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002e84:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	699b      	ldr	r3, [r3, #24]
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	f000 80a4 	beq.w	8002fd8 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002e90:	4b36      	ldr	r3, [pc, #216]	; (8002f6c <HAL_RCC_OscConfig+0x4cc>)
 8002e92:	689b      	ldr	r3, [r3, #8]
 8002e94:	f003 030c 	and.w	r3, r3, #12
 8002e98:	2b08      	cmp	r3, #8
 8002e9a:	d06b      	beq.n	8002f74 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	699b      	ldr	r3, [r3, #24]
 8002ea0:	2b02      	cmp	r3, #2
 8002ea2:	d149      	bne.n	8002f38 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ea4:	4b31      	ldr	r3, [pc, #196]	; (8002f6c <HAL_RCC_OscConfig+0x4cc>)
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	4a30      	ldr	r2, [pc, #192]	; (8002f6c <HAL_RCC_OscConfig+0x4cc>)
 8002eaa:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002eae:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002eb0:	f7ff fada 	bl	8002468 <HAL_GetTick>
 8002eb4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002eb6:	e008      	b.n	8002eca <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002eb8:	f7ff fad6 	bl	8002468 <HAL_GetTick>
 8002ebc:	4602      	mov	r2, r0
 8002ebe:	693b      	ldr	r3, [r7, #16]
 8002ec0:	1ad3      	subs	r3, r2, r3
 8002ec2:	2b02      	cmp	r3, #2
 8002ec4:	d901      	bls.n	8002eca <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8002ec6:	2303      	movs	r3, #3
 8002ec8:	e087      	b.n	8002fda <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002eca:	4b28      	ldr	r3, [pc, #160]	; (8002f6c <HAL_RCC_OscConfig+0x4cc>)
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d1f0      	bne.n	8002eb8 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	69da      	ldr	r2, [r3, #28]
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	6a1b      	ldr	r3, [r3, #32]
 8002ede:	431a      	orrs	r2, r3
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ee4:	019b      	lsls	r3, r3, #6
 8002ee6:	431a      	orrs	r2, r3
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002eec:	085b      	lsrs	r3, r3, #1
 8002eee:	3b01      	subs	r3, #1
 8002ef0:	041b      	lsls	r3, r3, #16
 8002ef2:	431a      	orrs	r2, r3
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ef8:	061b      	lsls	r3, r3, #24
 8002efa:	4313      	orrs	r3, r2
 8002efc:	4a1b      	ldr	r2, [pc, #108]	; (8002f6c <HAL_RCC_OscConfig+0x4cc>)
 8002efe:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8002f02:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002f04:	4b19      	ldr	r3, [pc, #100]	; (8002f6c <HAL_RCC_OscConfig+0x4cc>)
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	4a18      	ldr	r2, [pc, #96]	; (8002f6c <HAL_RCC_OscConfig+0x4cc>)
 8002f0a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002f0e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f10:	f7ff faaa 	bl	8002468 <HAL_GetTick>
 8002f14:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f16:	e008      	b.n	8002f2a <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f18:	f7ff faa6 	bl	8002468 <HAL_GetTick>
 8002f1c:	4602      	mov	r2, r0
 8002f1e:	693b      	ldr	r3, [r7, #16]
 8002f20:	1ad3      	subs	r3, r2, r3
 8002f22:	2b02      	cmp	r3, #2
 8002f24:	d901      	bls.n	8002f2a <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8002f26:	2303      	movs	r3, #3
 8002f28:	e057      	b.n	8002fda <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f2a:	4b10      	ldr	r3, [pc, #64]	; (8002f6c <HAL_RCC_OscConfig+0x4cc>)
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d0f0      	beq.n	8002f18 <HAL_RCC_OscConfig+0x478>
 8002f36:	e04f      	b.n	8002fd8 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f38:	4b0c      	ldr	r3, [pc, #48]	; (8002f6c <HAL_RCC_OscConfig+0x4cc>)
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	4a0b      	ldr	r2, [pc, #44]	; (8002f6c <HAL_RCC_OscConfig+0x4cc>)
 8002f3e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002f42:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f44:	f7ff fa90 	bl	8002468 <HAL_GetTick>
 8002f48:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f4a:	e008      	b.n	8002f5e <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f4c:	f7ff fa8c 	bl	8002468 <HAL_GetTick>
 8002f50:	4602      	mov	r2, r0
 8002f52:	693b      	ldr	r3, [r7, #16]
 8002f54:	1ad3      	subs	r3, r2, r3
 8002f56:	2b02      	cmp	r3, #2
 8002f58:	d901      	bls.n	8002f5e <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8002f5a:	2303      	movs	r3, #3
 8002f5c:	e03d      	b.n	8002fda <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f5e:	4b03      	ldr	r3, [pc, #12]	; (8002f6c <HAL_RCC_OscConfig+0x4cc>)
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d1f0      	bne.n	8002f4c <HAL_RCC_OscConfig+0x4ac>
 8002f6a:	e035      	b.n	8002fd8 <HAL_RCC_OscConfig+0x538>
 8002f6c:	40023800 	.word	0x40023800
 8002f70:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8002f74:	4b1b      	ldr	r3, [pc, #108]	; (8002fe4 <HAL_RCC_OscConfig+0x544>)
 8002f76:	685b      	ldr	r3, [r3, #4]
 8002f78:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	699b      	ldr	r3, [r3, #24]
 8002f7e:	2b01      	cmp	r3, #1
 8002f80:	d028      	beq.n	8002fd4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002f8c:	429a      	cmp	r2, r3
 8002f8e:	d121      	bne.n	8002fd4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f9a:	429a      	cmp	r2, r3
 8002f9c:	d11a      	bne.n	8002fd4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002f9e:	68fa      	ldr	r2, [r7, #12]
 8002fa0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002fa4:	4013      	ands	r3, r2
 8002fa6:	687a      	ldr	r2, [r7, #4]
 8002fa8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002faa:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002fac:	4293      	cmp	r3, r2
 8002fae:	d111      	bne.n	8002fd4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fba:	085b      	lsrs	r3, r3, #1
 8002fbc:	3b01      	subs	r3, #1
 8002fbe:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002fc0:	429a      	cmp	r2, r3
 8002fc2:	d107      	bne.n	8002fd4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fce:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002fd0:	429a      	cmp	r2, r3
 8002fd2:	d001      	beq.n	8002fd8 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8002fd4:	2301      	movs	r3, #1
 8002fd6:	e000      	b.n	8002fda <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8002fd8:	2300      	movs	r3, #0
}
 8002fda:	4618      	mov	r0, r3
 8002fdc:	3718      	adds	r7, #24
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	bd80      	pop	{r7, pc}
 8002fe2:	bf00      	nop
 8002fe4:	40023800 	.word	0x40023800

08002fe8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002fe8:	b580      	push	{r7, lr}
 8002fea:	b084      	sub	sp, #16
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	6078      	str	r0, [r7, #4]
 8002ff0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8002ff2:	2300      	movs	r3, #0
 8002ff4:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d101      	bne.n	8003000 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002ffc:	2301      	movs	r3, #1
 8002ffe:	e0d0      	b.n	80031a2 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003000:	4b6a      	ldr	r3, [pc, #424]	; (80031ac <HAL_RCC_ClockConfig+0x1c4>)
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f003 030f 	and.w	r3, r3, #15
 8003008:	683a      	ldr	r2, [r7, #0]
 800300a:	429a      	cmp	r2, r3
 800300c:	d910      	bls.n	8003030 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800300e:	4b67      	ldr	r3, [pc, #412]	; (80031ac <HAL_RCC_ClockConfig+0x1c4>)
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	f023 020f 	bic.w	r2, r3, #15
 8003016:	4965      	ldr	r1, [pc, #404]	; (80031ac <HAL_RCC_ClockConfig+0x1c4>)
 8003018:	683b      	ldr	r3, [r7, #0]
 800301a:	4313      	orrs	r3, r2
 800301c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800301e:	4b63      	ldr	r3, [pc, #396]	; (80031ac <HAL_RCC_ClockConfig+0x1c4>)
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	f003 030f 	and.w	r3, r3, #15
 8003026:	683a      	ldr	r2, [r7, #0]
 8003028:	429a      	cmp	r2, r3
 800302a:	d001      	beq.n	8003030 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800302c:	2301      	movs	r3, #1
 800302e:	e0b8      	b.n	80031a2 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	f003 0302 	and.w	r3, r3, #2
 8003038:	2b00      	cmp	r3, #0
 800303a:	d020      	beq.n	800307e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	f003 0304 	and.w	r3, r3, #4
 8003044:	2b00      	cmp	r3, #0
 8003046:	d005      	beq.n	8003054 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003048:	4b59      	ldr	r3, [pc, #356]	; (80031b0 <HAL_RCC_ClockConfig+0x1c8>)
 800304a:	689b      	ldr	r3, [r3, #8]
 800304c:	4a58      	ldr	r2, [pc, #352]	; (80031b0 <HAL_RCC_ClockConfig+0x1c8>)
 800304e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003052:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	f003 0308 	and.w	r3, r3, #8
 800305c:	2b00      	cmp	r3, #0
 800305e:	d005      	beq.n	800306c <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003060:	4b53      	ldr	r3, [pc, #332]	; (80031b0 <HAL_RCC_ClockConfig+0x1c8>)
 8003062:	689b      	ldr	r3, [r3, #8]
 8003064:	4a52      	ldr	r2, [pc, #328]	; (80031b0 <HAL_RCC_ClockConfig+0x1c8>)
 8003066:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800306a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800306c:	4b50      	ldr	r3, [pc, #320]	; (80031b0 <HAL_RCC_ClockConfig+0x1c8>)
 800306e:	689b      	ldr	r3, [r3, #8]
 8003070:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	689b      	ldr	r3, [r3, #8]
 8003078:	494d      	ldr	r1, [pc, #308]	; (80031b0 <HAL_RCC_ClockConfig+0x1c8>)
 800307a:	4313      	orrs	r3, r2
 800307c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	f003 0301 	and.w	r3, r3, #1
 8003086:	2b00      	cmp	r3, #0
 8003088:	d040      	beq.n	800310c <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	685b      	ldr	r3, [r3, #4]
 800308e:	2b01      	cmp	r3, #1
 8003090:	d107      	bne.n	80030a2 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003092:	4b47      	ldr	r3, [pc, #284]	; (80031b0 <HAL_RCC_ClockConfig+0x1c8>)
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800309a:	2b00      	cmp	r3, #0
 800309c:	d115      	bne.n	80030ca <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800309e:	2301      	movs	r3, #1
 80030a0:	e07f      	b.n	80031a2 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	685b      	ldr	r3, [r3, #4]
 80030a6:	2b02      	cmp	r3, #2
 80030a8:	d107      	bne.n	80030ba <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80030aa:	4b41      	ldr	r3, [pc, #260]	; (80031b0 <HAL_RCC_ClockConfig+0x1c8>)
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d109      	bne.n	80030ca <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80030b6:	2301      	movs	r3, #1
 80030b8:	e073      	b.n	80031a2 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80030ba:	4b3d      	ldr	r3, [pc, #244]	; (80031b0 <HAL_RCC_ClockConfig+0x1c8>)
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	f003 0302 	and.w	r3, r3, #2
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d101      	bne.n	80030ca <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80030c6:	2301      	movs	r3, #1
 80030c8:	e06b      	b.n	80031a2 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80030ca:	4b39      	ldr	r3, [pc, #228]	; (80031b0 <HAL_RCC_ClockConfig+0x1c8>)
 80030cc:	689b      	ldr	r3, [r3, #8]
 80030ce:	f023 0203 	bic.w	r2, r3, #3
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	685b      	ldr	r3, [r3, #4]
 80030d6:	4936      	ldr	r1, [pc, #216]	; (80031b0 <HAL_RCC_ClockConfig+0x1c8>)
 80030d8:	4313      	orrs	r3, r2
 80030da:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80030dc:	f7ff f9c4 	bl	8002468 <HAL_GetTick>
 80030e0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030e2:	e00a      	b.n	80030fa <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80030e4:	f7ff f9c0 	bl	8002468 <HAL_GetTick>
 80030e8:	4602      	mov	r2, r0
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	1ad3      	subs	r3, r2, r3
 80030ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80030f2:	4293      	cmp	r3, r2
 80030f4:	d901      	bls.n	80030fa <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80030f6:	2303      	movs	r3, #3
 80030f8:	e053      	b.n	80031a2 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030fa:	4b2d      	ldr	r3, [pc, #180]	; (80031b0 <HAL_RCC_ClockConfig+0x1c8>)
 80030fc:	689b      	ldr	r3, [r3, #8]
 80030fe:	f003 020c 	and.w	r2, r3, #12
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	685b      	ldr	r3, [r3, #4]
 8003106:	009b      	lsls	r3, r3, #2
 8003108:	429a      	cmp	r2, r3
 800310a:	d1eb      	bne.n	80030e4 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800310c:	4b27      	ldr	r3, [pc, #156]	; (80031ac <HAL_RCC_ClockConfig+0x1c4>)
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	f003 030f 	and.w	r3, r3, #15
 8003114:	683a      	ldr	r2, [r7, #0]
 8003116:	429a      	cmp	r2, r3
 8003118:	d210      	bcs.n	800313c <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800311a:	4b24      	ldr	r3, [pc, #144]	; (80031ac <HAL_RCC_ClockConfig+0x1c4>)
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	f023 020f 	bic.w	r2, r3, #15
 8003122:	4922      	ldr	r1, [pc, #136]	; (80031ac <HAL_RCC_ClockConfig+0x1c4>)
 8003124:	683b      	ldr	r3, [r7, #0]
 8003126:	4313      	orrs	r3, r2
 8003128:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800312a:	4b20      	ldr	r3, [pc, #128]	; (80031ac <HAL_RCC_ClockConfig+0x1c4>)
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	f003 030f 	and.w	r3, r3, #15
 8003132:	683a      	ldr	r2, [r7, #0]
 8003134:	429a      	cmp	r2, r3
 8003136:	d001      	beq.n	800313c <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8003138:	2301      	movs	r3, #1
 800313a:	e032      	b.n	80031a2 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	f003 0304 	and.w	r3, r3, #4
 8003144:	2b00      	cmp	r3, #0
 8003146:	d008      	beq.n	800315a <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003148:	4b19      	ldr	r3, [pc, #100]	; (80031b0 <HAL_RCC_ClockConfig+0x1c8>)
 800314a:	689b      	ldr	r3, [r3, #8]
 800314c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	68db      	ldr	r3, [r3, #12]
 8003154:	4916      	ldr	r1, [pc, #88]	; (80031b0 <HAL_RCC_ClockConfig+0x1c8>)
 8003156:	4313      	orrs	r3, r2
 8003158:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	f003 0308 	and.w	r3, r3, #8
 8003162:	2b00      	cmp	r3, #0
 8003164:	d009      	beq.n	800317a <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003166:	4b12      	ldr	r3, [pc, #72]	; (80031b0 <HAL_RCC_ClockConfig+0x1c8>)
 8003168:	689b      	ldr	r3, [r3, #8]
 800316a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	691b      	ldr	r3, [r3, #16]
 8003172:	00db      	lsls	r3, r3, #3
 8003174:	490e      	ldr	r1, [pc, #56]	; (80031b0 <HAL_RCC_ClockConfig+0x1c8>)
 8003176:	4313      	orrs	r3, r2
 8003178:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800317a:	f000 f821 	bl	80031c0 <HAL_RCC_GetSysClockFreq>
 800317e:	4602      	mov	r2, r0
 8003180:	4b0b      	ldr	r3, [pc, #44]	; (80031b0 <HAL_RCC_ClockConfig+0x1c8>)
 8003182:	689b      	ldr	r3, [r3, #8]
 8003184:	091b      	lsrs	r3, r3, #4
 8003186:	f003 030f 	and.w	r3, r3, #15
 800318a:	490a      	ldr	r1, [pc, #40]	; (80031b4 <HAL_RCC_ClockConfig+0x1cc>)
 800318c:	5ccb      	ldrb	r3, [r1, r3]
 800318e:	fa22 f303 	lsr.w	r3, r2, r3
 8003192:	4a09      	ldr	r2, [pc, #36]	; (80031b8 <HAL_RCC_ClockConfig+0x1d0>)
 8003194:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003196:	4b09      	ldr	r3, [pc, #36]	; (80031bc <HAL_RCC_ClockConfig+0x1d4>)
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	4618      	mov	r0, r3
 800319c:	f7fe fe22 	bl	8001de4 <HAL_InitTick>

  return HAL_OK;
 80031a0:	2300      	movs	r3, #0
}
 80031a2:	4618      	mov	r0, r3
 80031a4:	3710      	adds	r7, #16
 80031a6:	46bd      	mov	sp, r7
 80031a8:	bd80      	pop	{r7, pc}
 80031aa:	bf00      	nop
 80031ac:	40023c00 	.word	0x40023c00
 80031b0:	40023800 	.word	0x40023800
 80031b4:	0800b540 	.word	0x0800b540
 80031b8:	20000000 	.word	0x20000000
 80031bc:	20000004 	.word	0x20000004

080031c0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80031c0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80031c4:	b090      	sub	sp, #64	; 0x40
 80031c6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80031c8:	2300      	movs	r3, #0
 80031ca:	637b      	str	r3, [r7, #52]	; 0x34
 80031cc:	2300      	movs	r3, #0
 80031ce:	63fb      	str	r3, [r7, #60]	; 0x3c
 80031d0:	2300      	movs	r3, #0
 80031d2:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0;
 80031d4:	2300      	movs	r3, #0
 80031d6:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80031d8:	4b59      	ldr	r3, [pc, #356]	; (8003340 <HAL_RCC_GetSysClockFreq+0x180>)
 80031da:	689b      	ldr	r3, [r3, #8]
 80031dc:	f003 030c 	and.w	r3, r3, #12
 80031e0:	2b08      	cmp	r3, #8
 80031e2:	d00d      	beq.n	8003200 <HAL_RCC_GetSysClockFreq+0x40>
 80031e4:	2b08      	cmp	r3, #8
 80031e6:	f200 80a1 	bhi.w	800332c <HAL_RCC_GetSysClockFreq+0x16c>
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d002      	beq.n	80031f4 <HAL_RCC_GetSysClockFreq+0x34>
 80031ee:	2b04      	cmp	r3, #4
 80031f0:	d003      	beq.n	80031fa <HAL_RCC_GetSysClockFreq+0x3a>
 80031f2:	e09b      	b.n	800332c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80031f4:	4b53      	ldr	r3, [pc, #332]	; (8003344 <HAL_RCC_GetSysClockFreq+0x184>)
 80031f6:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80031f8:	e09b      	b.n	8003332 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80031fa:	4b53      	ldr	r3, [pc, #332]	; (8003348 <HAL_RCC_GetSysClockFreq+0x188>)
 80031fc:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80031fe:	e098      	b.n	8003332 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003200:	4b4f      	ldr	r3, [pc, #316]	; (8003340 <HAL_RCC_GetSysClockFreq+0x180>)
 8003202:	685b      	ldr	r3, [r3, #4]
 8003204:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003208:	637b      	str	r3, [r7, #52]	; 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800320a:	4b4d      	ldr	r3, [pc, #308]	; (8003340 <HAL_RCC_GetSysClockFreq+0x180>)
 800320c:	685b      	ldr	r3, [r3, #4]
 800320e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003212:	2b00      	cmp	r3, #0
 8003214:	d028      	beq.n	8003268 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003216:	4b4a      	ldr	r3, [pc, #296]	; (8003340 <HAL_RCC_GetSysClockFreq+0x180>)
 8003218:	685b      	ldr	r3, [r3, #4]
 800321a:	099b      	lsrs	r3, r3, #6
 800321c:	2200      	movs	r2, #0
 800321e:	623b      	str	r3, [r7, #32]
 8003220:	627a      	str	r2, [r7, #36]	; 0x24
 8003222:	6a3b      	ldr	r3, [r7, #32]
 8003224:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003228:	2100      	movs	r1, #0
 800322a:	4b47      	ldr	r3, [pc, #284]	; (8003348 <HAL_RCC_GetSysClockFreq+0x188>)
 800322c:	fb03 f201 	mul.w	r2, r3, r1
 8003230:	2300      	movs	r3, #0
 8003232:	fb00 f303 	mul.w	r3, r0, r3
 8003236:	4413      	add	r3, r2
 8003238:	4a43      	ldr	r2, [pc, #268]	; (8003348 <HAL_RCC_GetSysClockFreq+0x188>)
 800323a:	fba0 1202 	umull	r1, r2, r0, r2
 800323e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003240:	460a      	mov	r2, r1
 8003242:	62ba      	str	r2, [r7, #40]	; 0x28
 8003244:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003246:	4413      	add	r3, r2
 8003248:	62fb      	str	r3, [r7, #44]	; 0x2c
 800324a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800324c:	2200      	movs	r2, #0
 800324e:	61bb      	str	r3, [r7, #24]
 8003250:	61fa      	str	r2, [r7, #28]
 8003252:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003256:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800325a:	f7fd fce5 	bl	8000c28 <__aeabi_uldivmod>
 800325e:	4602      	mov	r2, r0
 8003260:	460b      	mov	r3, r1
 8003262:	4613      	mov	r3, r2
 8003264:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003266:	e053      	b.n	8003310 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003268:	4b35      	ldr	r3, [pc, #212]	; (8003340 <HAL_RCC_GetSysClockFreq+0x180>)
 800326a:	685b      	ldr	r3, [r3, #4]
 800326c:	099b      	lsrs	r3, r3, #6
 800326e:	2200      	movs	r2, #0
 8003270:	613b      	str	r3, [r7, #16]
 8003272:	617a      	str	r2, [r7, #20]
 8003274:	693b      	ldr	r3, [r7, #16]
 8003276:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800327a:	f04f 0b00 	mov.w	fp, #0
 800327e:	4652      	mov	r2, sl
 8003280:	465b      	mov	r3, fp
 8003282:	f04f 0000 	mov.w	r0, #0
 8003286:	f04f 0100 	mov.w	r1, #0
 800328a:	0159      	lsls	r1, r3, #5
 800328c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003290:	0150      	lsls	r0, r2, #5
 8003292:	4602      	mov	r2, r0
 8003294:	460b      	mov	r3, r1
 8003296:	ebb2 080a 	subs.w	r8, r2, sl
 800329a:	eb63 090b 	sbc.w	r9, r3, fp
 800329e:	f04f 0200 	mov.w	r2, #0
 80032a2:	f04f 0300 	mov.w	r3, #0
 80032a6:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80032aa:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80032ae:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80032b2:	ebb2 0408 	subs.w	r4, r2, r8
 80032b6:	eb63 0509 	sbc.w	r5, r3, r9
 80032ba:	f04f 0200 	mov.w	r2, #0
 80032be:	f04f 0300 	mov.w	r3, #0
 80032c2:	00eb      	lsls	r3, r5, #3
 80032c4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80032c8:	00e2      	lsls	r2, r4, #3
 80032ca:	4614      	mov	r4, r2
 80032cc:	461d      	mov	r5, r3
 80032ce:	eb14 030a 	adds.w	r3, r4, sl
 80032d2:	603b      	str	r3, [r7, #0]
 80032d4:	eb45 030b 	adc.w	r3, r5, fp
 80032d8:	607b      	str	r3, [r7, #4]
 80032da:	f04f 0200 	mov.w	r2, #0
 80032de:	f04f 0300 	mov.w	r3, #0
 80032e2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80032e6:	4629      	mov	r1, r5
 80032e8:	028b      	lsls	r3, r1, #10
 80032ea:	4621      	mov	r1, r4
 80032ec:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80032f0:	4621      	mov	r1, r4
 80032f2:	028a      	lsls	r2, r1, #10
 80032f4:	4610      	mov	r0, r2
 80032f6:	4619      	mov	r1, r3
 80032f8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80032fa:	2200      	movs	r2, #0
 80032fc:	60bb      	str	r3, [r7, #8]
 80032fe:	60fa      	str	r2, [r7, #12]
 8003300:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003304:	f7fd fc90 	bl	8000c28 <__aeabi_uldivmod>
 8003308:	4602      	mov	r2, r0
 800330a:	460b      	mov	r3, r1
 800330c:	4613      	mov	r3, r2
 800330e:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8003310:	4b0b      	ldr	r3, [pc, #44]	; (8003340 <HAL_RCC_GetSysClockFreq+0x180>)
 8003312:	685b      	ldr	r3, [r3, #4]
 8003314:	0c1b      	lsrs	r3, r3, #16
 8003316:	f003 0303 	and.w	r3, r3, #3
 800331a:	3301      	adds	r3, #1
 800331c:	005b      	lsls	r3, r3, #1
 800331e:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco / pllp;
 8003320:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003322:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003324:	fbb2 f3f3 	udiv	r3, r2, r3
 8003328:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800332a:	e002      	b.n	8003332 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800332c:	4b05      	ldr	r3, [pc, #20]	; (8003344 <HAL_RCC_GetSysClockFreq+0x184>)
 800332e:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003330:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003332:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8003334:	4618      	mov	r0, r3
 8003336:	3740      	adds	r7, #64	; 0x40
 8003338:	46bd      	mov	sp, r7
 800333a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800333e:	bf00      	nop
 8003340:	40023800 	.word	0x40023800
 8003344:	00f42400 	.word	0x00f42400
 8003348:	017d7840 	.word	0x017d7840

0800334c <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800334c:	b480      	push	{r7}
 800334e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003350:	4b03      	ldr	r3, [pc, #12]	; (8003360 <HAL_RCC_GetHCLKFreq+0x14>)
 8003352:	681b      	ldr	r3, [r3, #0]
}
 8003354:	4618      	mov	r0, r3
 8003356:	46bd      	mov	sp, r7
 8003358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800335c:	4770      	bx	lr
 800335e:	bf00      	nop
 8003360:	20000000 	.word	0x20000000

08003364 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003364:	b580      	push	{r7, lr}
 8003366:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003368:	f7ff fff0 	bl	800334c <HAL_RCC_GetHCLKFreq>
 800336c:	4602      	mov	r2, r0
 800336e:	4b05      	ldr	r3, [pc, #20]	; (8003384 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003370:	689b      	ldr	r3, [r3, #8]
 8003372:	0a9b      	lsrs	r3, r3, #10
 8003374:	f003 0307 	and.w	r3, r3, #7
 8003378:	4903      	ldr	r1, [pc, #12]	; (8003388 <HAL_RCC_GetPCLK1Freq+0x24>)
 800337a:	5ccb      	ldrb	r3, [r1, r3]
 800337c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003380:	4618      	mov	r0, r3
 8003382:	bd80      	pop	{r7, pc}
 8003384:	40023800 	.word	0x40023800
 8003388:	0800b550 	.word	0x0800b550

0800338c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800338c:	b580      	push	{r7, lr}
 800338e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003390:	f7ff ffdc 	bl	800334c <HAL_RCC_GetHCLKFreq>
 8003394:	4602      	mov	r2, r0
 8003396:	4b05      	ldr	r3, [pc, #20]	; (80033ac <HAL_RCC_GetPCLK2Freq+0x20>)
 8003398:	689b      	ldr	r3, [r3, #8]
 800339a:	0b5b      	lsrs	r3, r3, #13
 800339c:	f003 0307 	and.w	r3, r3, #7
 80033a0:	4903      	ldr	r1, [pc, #12]	; (80033b0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80033a2:	5ccb      	ldrb	r3, [r1, r3]
 80033a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80033a8:	4618      	mov	r0, r3
 80033aa:	bd80      	pop	{r7, pc}
 80033ac:	40023800 	.word	0x40023800
 80033b0:	0800b550 	.word	0x0800b550

080033b4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80033b4:	b480      	push	{r7}
 80033b6:	b083      	sub	sp, #12
 80033b8:	af00      	add	r7, sp, #0
 80033ba:	6078      	str	r0, [r7, #4]
 80033bc:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	220f      	movs	r2, #15
 80033c2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80033c4:	4b12      	ldr	r3, [pc, #72]	; (8003410 <HAL_RCC_GetClockConfig+0x5c>)
 80033c6:	689b      	ldr	r3, [r3, #8]
 80033c8:	f003 0203 	and.w	r2, r3, #3
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80033d0:	4b0f      	ldr	r3, [pc, #60]	; (8003410 <HAL_RCC_GetClockConfig+0x5c>)
 80033d2:	689b      	ldr	r3, [r3, #8]
 80033d4:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80033dc:	4b0c      	ldr	r3, [pc, #48]	; (8003410 <HAL_RCC_GetClockConfig+0x5c>)
 80033de:	689b      	ldr	r3, [r3, #8]
 80033e0:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 80033e8:	4b09      	ldr	r3, [pc, #36]	; (8003410 <HAL_RCC_GetClockConfig+0x5c>)
 80033ea:	689b      	ldr	r3, [r3, #8]
 80033ec:	08db      	lsrs	r3, r3, #3
 80033ee:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80033f6:	4b07      	ldr	r3, [pc, #28]	; (8003414 <HAL_RCC_GetClockConfig+0x60>)
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	f003 020f 	and.w	r2, r3, #15
 80033fe:	683b      	ldr	r3, [r7, #0]
 8003400:	601a      	str	r2, [r3, #0]
}
 8003402:	bf00      	nop
 8003404:	370c      	adds	r7, #12
 8003406:	46bd      	mov	sp, r7
 8003408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800340c:	4770      	bx	lr
 800340e:	bf00      	nop
 8003410:	40023800 	.word	0x40023800
 8003414:	40023c00 	.word	0x40023c00

08003418 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003418:	b580      	push	{r7, lr}
 800341a:	b088      	sub	sp, #32
 800341c:	af00      	add	r7, sp, #0
 800341e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8003420:	2300      	movs	r3, #0
 8003422:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8003424:	2300      	movs	r3, #0
 8003426:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8003428:	2300      	movs	r3, #0
 800342a:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 800342c:	2300      	movs	r3, #0
 800342e:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8003430:	2300      	movs	r3, #0
 8003432:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	f003 0301 	and.w	r3, r3, #1
 800343c:	2b00      	cmp	r3, #0
 800343e:	d012      	beq.n	8003466 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003440:	4b69      	ldr	r3, [pc, #420]	; (80035e8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003442:	689b      	ldr	r3, [r3, #8]
 8003444:	4a68      	ldr	r2, [pc, #416]	; (80035e8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003446:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800344a:	6093      	str	r3, [r2, #8]
 800344c:	4b66      	ldr	r3, [pc, #408]	; (80035e8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800344e:	689a      	ldr	r2, [r3, #8]
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003454:	4964      	ldr	r1, [pc, #400]	; (80035e8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003456:	4313      	orrs	r3, r2
 8003458:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800345e:	2b00      	cmp	r3, #0
 8003460:	d101      	bne.n	8003466 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8003462:	2301      	movs	r3, #1
 8003464:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800346e:	2b00      	cmp	r3, #0
 8003470:	d017      	beq.n	80034a2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003472:	4b5d      	ldr	r3, [pc, #372]	; (80035e8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003474:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003478:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003480:	4959      	ldr	r1, [pc, #356]	; (80035e8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003482:	4313      	orrs	r3, r2
 8003484:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800348c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003490:	d101      	bne.n	8003496 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8003492:	2301      	movs	r3, #1
 8003494:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800349a:	2b00      	cmp	r3, #0
 800349c:	d101      	bne.n	80034a2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 800349e:	2301      	movs	r3, #1
 80034a0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d017      	beq.n	80034de <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80034ae:	4b4e      	ldr	r3, [pc, #312]	; (80035e8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80034b0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80034b4:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034bc:	494a      	ldr	r1, [pc, #296]	; (80035e8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80034be:	4313      	orrs	r3, r2
 80034c0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034c8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80034cc:	d101      	bne.n	80034d2 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80034ce:	2301      	movs	r3, #1
 80034d0:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d101      	bne.n	80034de <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 80034da:	2301      	movs	r3, #1
 80034dc:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d001      	beq.n	80034ee <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 80034ea:	2301      	movs	r3, #1
 80034ec:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	f003 0320 	and.w	r3, r3, #32
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	f000 808b 	beq.w	8003612 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80034fc:	4b3a      	ldr	r3, [pc, #232]	; (80035e8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80034fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003500:	4a39      	ldr	r2, [pc, #228]	; (80035e8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003502:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003506:	6413      	str	r3, [r2, #64]	; 0x40
 8003508:	4b37      	ldr	r3, [pc, #220]	; (80035e8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800350a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800350c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003510:	60bb      	str	r3, [r7, #8]
 8003512:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003514:	4b35      	ldr	r3, [pc, #212]	; (80035ec <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	4a34      	ldr	r2, [pc, #208]	; (80035ec <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800351a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800351e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003520:	f7fe ffa2 	bl	8002468 <HAL_GetTick>
 8003524:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003526:	e008      	b.n	800353a <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003528:	f7fe ff9e 	bl	8002468 <HAL_GetTick>
 800352c:	4602      	mov	r2, r0
 800352e:	697b      	ldr	r3, [r7, #20]
 8003530:	1ad3      	subs	r3, r2, r3
 8003532:	2b64      	cmp	r3, #100	; 0x64
 8003534:	d901      	bls.n	800353a <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8003536:	2303      	movs	r3, #3
 8003538:	e357      	b.n	8003bea <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800353a:	4b2c      	ldr	r3, [pc, #176]	; (80035ec <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003542:	2b00      	cmp	r3, #0
 8003544:	d0f0      	beq.n	8003528 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003546:	4b28      	ldr	r3, [pc, #160]	; (80035e8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003548:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800354a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800354e:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003550:	693b      	ldr	r3, [r7, #16]
 8003552:	2b00      	cmp	r3, #0
 8003554:	d035      	beq.n	80035c2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800355a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800355e:	693a      	ldr	r2, [r7, #16]
 8003560:	429a      	cmp	r2, r3
 8003562:	d02e      	beq.n	80035c2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003564:	4b20      	ldr	r3, [pc, #128]	; (80035e8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003566:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003568:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800356c:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800356e:	4b1e      	ldr	r3, [pc, #120]	; (80035e8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003570:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003572:	4a1d      	ldr	r2, [pc, #116]	; (80035e8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003574:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003578:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800357a:	4b1b      	ldr	r3, [pc, #108]	; (80035e8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800357c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800357e:	4a1a      	ldr	r2, [pc, #104]	; (80035e8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003580:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003584:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8003586:	4a18      	ldr	r2, [pc, #96]	; (80035e8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003588:	693b      	ldr	r3, [r7, #16]
 800358a:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800358c:	4b16      	ldr	r3, [pc, #88]	; (80035e8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800358e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003590:	f003 0301 	and.w	r3, r3, #1
 8003594:	2b01      	cmp	r3, #1
 8003596:	d114      	bne.n	80035c2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003598:	f7fe ff66 	bl	8002468 <HAL_GetTick>
 800359c:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800359e:	e00a      	b.n	80035b6 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80035a0:	f7fe ff62 	bl	8002468 <HAL_GetTick>
 80035a4:	4602      	mov	r2, r0
 80035a6:	697b      	ldr	r3, [r7, #20]
 80035a8:	1ad3      	subs	r3, r2, r3
 80035aa:	f241 3288 	movw	r2, #5000	; 0x1388
 80035ae:	4293      	cmp	r3, r2
 80035b0:	d901      	bls.n	80035b6 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80035b2:	2303      	movs	r3, #3
 80035b4:	e319      	b.n	8003bea <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80035b6:	4b0c      	ldr	r3, [pc, #48]	; (80035e8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80035b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80035ba:	f003 0302 	and.w	r3, r3, #2
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d0ee      	beq.n	80035a0 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035c6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80035ca:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80035ce:	d111      	bne.n	80035f4 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 80035d0:	4b05      	ldr	r3, [pc, #20]	; (80035e8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80035d2:	689b      	ldr	r3, [r3, #8]
 80035d4:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80035dc:	4b04      	ldr	r3, [pc, #16]	; (80035f0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80035de:	400b      	ands	r3, r1
 80035e0:	4901      	ldr	r1, [pc, #4]	; (80035e8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80035e2:	4313      	orrs	r3, r2
 80035e4:	608b      	str	r3, [r1, #8]
 80035e6:	e00b      	b.n	8003600 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 80035e8:	40023800 	.word	0x40023800
 80035ec:	40007000 	.word	0x40007000
 80035f0:	0ffffcff 	.word	0x0ffffcff
 80035f4:	4baa      	ldr	r3, [pc, #680]	; (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80035f6:	689b      	ldr	r3, [r3, #8]
 80035f8:	4aa9      	ldr	r2, [pc, #676]	; (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80035fa:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80035fe:	6093      	str	r3, [r2, #8]
 8003600:	4ba7      	ldr	r3, [pc, #668]	; (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003602:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003608:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800360c:	49a4      	ldr	r1, [pc, #656]	; (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800360e:	4313      	orrs	r3, r2
 8003610:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	f003 0310 	and.w	r3, r3, #16
 800361a:	2b00      	cmp	r3, #0
 800361c:	d010      	beq.n	8003640 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800361e:	4ba0      	ldr	r3, [pc, #640]	; (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003620:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003624:	4a9e      	ldr	r2, [pc, #632]	; (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003626:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800362a:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 800362e:	4b9c      	ldr	r3, [pc, #624]	; (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003630:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003638:	4999      	ldr	r1, [pc, #612]	; (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800363a:	4313      	orrs	r3, r2
 800363c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003648:	2b00      	cmp	r3, #0
 800364a:	d00a      	beq.n	8003662 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800364c:	4b94      	ldr	r3, [pc, #592]	; (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800364e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003652:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800365a:	4991      	ldr	r1, [pc, #580]	; (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800365c:	4313      	orrs	r3, r2
 800365e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800366a:	2b00      	cmp	r3, #0
 800366c:	d00a      	beq.n	8003684 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800366e:	4b8c      	ldr	r3, [pc, #560]	; (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003670:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003674:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800367c:	4988      	ldr	r1, [pc, #544]	; (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800367e:	4313      	orrs	r3, r2
 8003680:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800368c:	2b00      	cmp	r3, #0
 800368e:	d00a      	beq.n	80036a6 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003690:	4b83      	ldr	r3, [pc, #524]	; (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003692:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003696:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800369e:	4980      	ldr	r1, [pc, #512]	; (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80036a0:	4313      	orrs	r3, r2
 80036a2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d00a      	beq.n	80036c8 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80036b2:	4b7b      	ldr	r3, [pc, #492]	; (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80036b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036b8:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80036c0:	4977      	ldr	r1, [pc, #476]	; (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80036c2:	4313      	orrs	r3, r2
 80036c4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d00a      	beq.n	80036ea <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80036d4:	4b72      	ldr	r3, [pc, #456]	; (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80036d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036da:	f023 0203 	bic.w	r2, r3, #3
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036e2:	496f      	ldr	r1, [pc, #444]	; (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80036e4:	4313      	orrs	r3, r2
 80036e6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d00a      	beq.n	800370c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80036f6:	4b6a      	ldr	r3, [pc, #424]	; (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80036f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036fc:	f023 020c 	bic.w	r2, r3, #12
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003704:	4966      	ldr	r1, [pc, #408]	; (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003706:	4313      	orrs	r3, r2
 8003708:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003714:	2b00      	cmp	r3, #0
 8003716:	d00a      	beq.n	800372e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003718:	4b61      	ldr	r3, [pc, #388]	; (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800371a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800371e:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003726:	495e      	ldr	r1, [pc, #376]	; (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003728:	4313      	orrs	r3, r2
 800372a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003736:	2b00      	cmp	r3, #0
 8003738:	d00a      	beq.n	8003750 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800373a:	4b59      	ldr	r3, [pc, #356]	; (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800373c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003740:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003748:	4955      	ldr	r1, [pc, #340]	; (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800374a:	4313      	orrs	r3, r2
 800374c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003758:	2b00      	cmp	r3, #0
 800375a:	d00a      	beq.n	8003772 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800375c:	4b50      	ldr	r3, [pc, #320]	; (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800375e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003762:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800376a:	494d      	ldr	r1, [pc, #308]	; (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800376c:	4313      	orrs	r3, r2
 800376e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800377a:	2b00      	cmp	r3, #0
 800377c:	d00a      	beq.n	8003794 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800377e:	4b48      	ldr	r3, [pc, #288]	; (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003780:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003784:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800378c:	4944      	ldr	r1, [pc, #272]	; (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800378e:	4313      	orrs	r3, r2
 8003790:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800379c:	2b00      	cmp	r3, #0
 800379e:	d00a      	beq.n	80037b6 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80037a0:	4b3f      	ldr	r3, [pc, #252]	; (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80037a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037a6:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037ae:	493c      	ldr	r1, [pc, #240]	; (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80037b0:	4313      	orrs	r3, r2
 80037b2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d00a      	beq.n	80037d8 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80037c2:	4b37      	ldr	r3, [pc, #220]	; (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80037c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037c8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80037d0:	4933      	ldr	r1, [pc, #204]	; (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80037d2:	4313      	orrs	r3, r2
 80037d4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d00a      	beq.n	80037fa <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80037e4:	4b2e      	ldr	r3, [pc, #184]	; (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80037e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037ea:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80037f2:	492b      	ldr	r1, [pc, #172]	; (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80037f4:	4313      	orrs	r3, r2
 80037f6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003802:	2b00      	cmp	r3, #0
 8003804:	d011      	beq.n	800382a <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8003806:	4b26      	ldr	r3, [pc, #152]	; (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003808:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800380c:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003814:	4922      	ldr	r1, [pc, #136]	; (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003816:	4313      	orrs	r3, r2
 8003818:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003820:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003824:	d101      	bne.n	800382a <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8003826:	2301      	movs	r3, #1
 8003828:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f003 0308 	and.w	r3, r3, #8
 8003832:	2b00      	cmp	r3, #0
 8003834:	d001      	beq.n	800383a <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8003836:	2301      	movs	r3, #1
 8003838:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003842:	2b00      	cmp	r3, #0
 8003844:	d00a      	beq.n	800385c <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003846:	4b16      	ldr	r3, [pc, #88]	; (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003848:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800384c:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003854:	4912      	ldr	r1, [pc, #72]	; (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003856:	4313      	orrs	r3, r2
 8003858:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003864:	2b00      	cmp	r3, #0
 8003866:	d00b      	beq.n	8003880 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003868:	4b0d      	ldr	r3, [pc, #52]	; (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800386a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800386e:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003878:	4909      	ldr	r1, [pc, #36]	; (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800387a:	4313      	orrs	r3, r2
 800387c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003880:	69fb      	ldr	r3, [r7, #28]
 8003882:	2b01      	cmp	r3, #1
 8003884:	d006      	beq.n	8003894 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800388e:	2b00      	cmp	r3, #0
 8003890:	f000 80d9 	beq.w	8003a46 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003894:	4b02      	ldr	r3, [pc, #8]	; (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	4a01      	ldr	r2, [pc, #4]	; (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800389a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800389e:	e001      	b.n	80038a4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 80038a0:	40023800 	.word	0x40023800
 80038a4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80038a6:	f7fe fddf 	bl	8002468 <HAL_GetTick>
 80038aa:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80038ac:	e008      	b.n	80038c0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80038ae:	f7fe fddb 	bl	8002468 <HAL_GetTick>
 80038b2:	4602      	mov	r2, r0
 80038b4:	697b      	ldr	r3, [r7, #20]
 80038b6:	1ad3      	subs	r3, r2, r3
 80038b8:	2b64      	cmp	r3, #100	; 0x64
 80038ba:	d901      	bls.n	80038c0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80038bc:	2303      	movs	r3, #3
 80038be:	e194      	b.n	8003bea <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80038c0:	4b6c      	ldr	r3, [pc, #432]	; (8003a74 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d1f0      	bne.n	80038ae <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	f003 0301 	and.w	r3, r3, #1
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d021      	beq.n	800391c <HAL_RCCEx_PeriphCLKConfig+0x504>
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d11d      	bne.n	800391c <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80038e0:	4b64      	ldr	r3, [pc, #400]	; (8003a74 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80038e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80038e6:	0c1b      	lsrs	r3, r3, #16
 80038e8:	f003 0303 	and.w	r3, r3, #3
 80038ec:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80038ee:	4b61      	ldr	r3, [pc, #388]	; (8003a74 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80038f0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80038f4:	0e1b      	lsrs	r3, r3, #24
 80038f6:	f003 030f 	and.w	r3, r3, #15
 80038fa:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	685b      	ldr	r3, [r3, #4]
 8003900:	019a      	lsls	r2, r3, #6
 8003902:	693b      	ldr	r3, [r7, #16]
 8003904:	041b      	lsls	r3, r3, #16
 8003906:	431a      	orrs	r2, r3
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	061b      	lsls	r3, r3, #24
 800390c:	431a      	orrs	r2, r3
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	689b      	ldr	r3, [r3, #8]
 8003912:	071b      	lsls	r3, r3, #28
 8003914:	4957      	ldr	r1, [pc, #348]	; (8003a74 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003916:	4313      	orrs	r3, r2
 8003918:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003924:	2b00      	cmp	r3, #0
 8003926:	d004      	beq.n	8003932 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800392c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003930:	d00a      	beq.n	8003948 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800393a:	2b00      	cmp	r3, #0
 800393c:	d02e      	beq.n	800399c <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003942:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003946:	d129      	bne.n	800399c <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003948:	4b4a      	ldr	r3, [pc, #296]	; (8003a74 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800394a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800394e:	0c1b      	lsrs	r3, r3, #16
 8003950:	f003 0303 	and.w	r3, r3, #3
 8003954:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003956:	4b47      	ldr	r3, [pc, #284]	; (8003a74 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003958:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800395c:	0f1b      	lsrs	r3, r3, #28
 800395e:	f003 0307 	and.w	r3, r3, #7
 8003962:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	685b      	ldr	r3, [r3, #4]
 8003968:	019a      	lsls	r2, r3, #6
 800396a:	693b      	ldr	r3, [r7, #16]
 800396c:	041b      	lsls	r3, r3, #16
 800396e:	431a      	orrs	r2, r3
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	68db      	ldr	r3, [r3, #12]
 8003974:	061b      	lsls	r3, r3, #24
 8003976:	431a      	orrs	r2, r3
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	071b      	lsls	r3, r3, #28
 800397c:	493d      	ldr	r1, [pc, #244]	; (8003a74 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800397e:	4313      	orrs	r3, r2
 8003980:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003984:	4b3b      	ldr	r3, [pc, #236]	; (8003a74 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003986:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800398a:	f023 021f 	bic.w	r2, r3, #31
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003992:	3b01      	subs	r3, #1
 8003994:	4937      	ldr	r1, [pc, #220]	; (8003a74 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003996:	4313      	orrs	r3, r2
 8003998:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d01d      	beq.n	80039e4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80039a8:	4b32      	ldr	r3, [pc, #200]	; (8003a74 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80039aa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80039ae:	0e1b      	lsrs	r3, r3, #24
 80039b0:	f003 030f 	and.w	r3, r3, #15
 80039b4:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80039b6:	4b2f      	ldr	r3, [pc, #188]	; (8003a74 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80039b8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80039bc:	0f1b      	lsrs	r3, r3, #28
 80039be:	f003 0307 	and.w	r3, r3, #7
 80039c2:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	685b      	ldr	r3, [r3, #4]
 80039c8:	019a      	lsls	r2, r3, #6
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	691b      	ldr	r3, [r3, #16]
 80039ce:	041b      	lsls	r3, r3, #16
 80039d0:	431a      	orrs	r2, r3
 80039d2:	693b      	ldr	r3, [r7, #16]
 80039d4:	061b      	lsls	r3, r3, #24
 80039d6:	431a      	orrs	r2, r3
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	071b      	lsls	r3, r3, #28
 80039dc:	4925      	ldr	r1, [pc, #148]	; (8003a74 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80039de:	4313      	orrs	r3, r2
 80039e0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d011      	beq.n	8003a14 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	685b      	ldr	r3, [r3, #4]
 80039f4:	019a      	lsls	r2, r3, #6
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	691b      	ldr	r3, [r3, #16]
 80039fa:	041b      	lsls	r3, r3, #16
 80039fc:	431a      	orrs	r2, r3
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	68db      	ldr	r3, [r3, #12]
 8003a02:	061b      	lsls	r3, r3, #24
 8003a04:	431a      	orrs	r2, r3
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	689b      	ldr	r3, [r3, #8]
 8003a0a:	071b      	lsls	r3, r3, #28
 8003a0c:	4919      	ldr	r1, [pc, #100]	; (8003a74 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003a0e:	4313      	orrs	r3, r2
 8003a10:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003a14:	4b17      	ldr	r3, [pc, #92]	; (8003a74 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	4a16      	ldr	r2, [pc, #88]	; (8003a74 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003a1a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003a1e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003a20:	f7fe fd22 	bl	8002468 <HAL_GetTick>
 8003a24:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003a26:	e008      	b.n	8003a3a <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003a28:	f7fe fd1e 	bl	8002468 <HAL_GetTick>
 8003a2c:	4602      	mov	r2, r0
 8003a2e:	697b      	ldr	r3, [r7, #20]
 8003a30:	1ad3      	subs	r3, r2, r3
 8003a32:	2b64      	cmp	r3, #100	; 0x64
 8003a34:	d901      	bls.n	8003a3a <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003a36:	2303      	movs	r3, #3
 8003a38:	e0d7      	b.n	8003bea <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003a3a:	4b0e      	ldr	r3, [pc, #56]	; (8003a74 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d0f0      	beq.n	8003a28 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8003a46:	69bb      	ldr	r3, [r7, #24]
 8003a48:	2b01      	cmp	r3, #1
 8003a4a:	f040 80cd 	bne.w	8003be8 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8003a4e:	4b09      	ldr	r3, [pc, #36]	; (8003a74 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	4a08      	ldr	r2, [pc, #32]	; (8003a74 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003a54:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003a58:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003a5a:	f7fe fd05 	bl	8002468 <HAL_GetTick>
 8003a5e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003a60:	e00a      	b.n	8003a78 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003a62:	f7fe fd01 	bl	8002468 <HAL_GetTick>
 8003a66:	4602      	mov	r2, r0
 8003a68:	697b      	ldr	r3, [r7, #20]
 8003a6a:	1ad3      	subs	r3, r2, r3
 8003a6c:	2b64      	cmp	r3, #100	; 0x64
 8003a6e:	d903      	bls.n	8003a78 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003a70:	2303      	movs	r3, #3
 8003a72:	e0ba      	b.n	8003bea <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8003a74:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003a78:	4b5e      	ldr	r3, [pc, #376]	; (8003bf4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003a80:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003a84:	d0ed      	beq.n	8003a62 <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d003      	beq.n	8003a9a <HAL_RCCEx_PeriphCLKConfig+0x682>
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d009      	beq.n	8003aae <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d02e      	beq.n	8003b04 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d12a      	bne.n	8003b04 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003aae:	4b51      	ldr	r3, [pc, #324]	; (8003bf4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003ab0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ab4:	0c1b      	lsrs	r3, r3, #16
 8003ab6:	f003 0303 	and.w	r3, r3, #3
 8003aba:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003abc:	4b4d      	ldr	r3, [pc, #308]	; (8003bf4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003abe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ac2:	0f1b      	lsrs	r3, r3, #28
 8003ac4:	f003 0307 	and.w	r3, r3, #7
 8003ac8:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	695b      	ldr	r3, [r3, #20]
 8003ace:	019a      	lsls	r2, r3, #6
 8003ad0:	693b      	ldr	r3, [r7, #16]
 8003ad2:	041b      	lsls	r3, r3, #16
 8003ad4:	431a      	orrs	r2, r3
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	699b      	ldr	r3, [r3, #24]
 8003ada:	061b      	lsls	r3, r3, #24
 8003adc:	431a      	orrs	r2, r3
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	071b      	lsls	r3, r3, #28
 8003ae2:	4944      	ldr	r1, [pc, #272]	; (8003bf4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003ae4:	4313      	orrs	r3, r2
 8003ae6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8003aea:	4b42      	ldr	r3, [pc, #264]	; (8003bf4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003aec:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003af0:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003af8:	3b01      	subs	r3, #1
 8003afa:	021b      	lsls	r3, r3, #8
 8003afc:	493d      	ldr	r1, [pc, #244]	; (8003bf4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003afe:	4313      	orrs	r3, r2
 8003b00:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d022      	beq.n	8003b56 <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003b14:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003b18:	d11d      	bne.n	8003b56 <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003b1a:	4b36      	ldr	r3, [pc, #216]	; (8003bf4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003b1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b20:	0e1b      	lsrs	r3, r3, #24
 8003b22:	f003 030f 	and.w	r3, r3, #15
 8003b26:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003b28:	4b32      	ldr	r3, [pc, #200]	; (8003bf4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003b2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b2e:	0f1b      	lsrs	r3, r3, #28
 8003b30:	f003 0307 	and.w	r3, r3, #7
 8003b34:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	695b      	ldr	r3, [r3, #20]
 8003b3a:	019a      	lsls	r2, r3, #6
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	6a1b      	ldr	r3, [r3, #32]
 8003b40:	041b      	lsls	r3, r3, #16
 8003b42:	431a      	orrs	r2, r3
 8003b44:	693b      	ldr	r3, [r7, #16]
 8003b46:	061b      	lsls	r3, r3, #24
 8003b48:	431a      	orrs	r2, r3
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	071b      	lsls	r3, r3, #28
 8003b4e:	4929      	ldr	r1, [pc, #164]	; (8003bf4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003b50:	4313      	orrs	r3, r2
 8003b52:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f003 0308 	and.w	r3, r3, #8
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d028      	beq.n	8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003b62:	4b24      	ldr	r3, [pc, #144]	; (8003bf4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003b64:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b68:	0e1b      	lsrs	r3, r3, #24
 8003b6a:	f003 030f 	and.w	r3, r3, #15
 8003b6e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003b70:	4b20      	ldr	r3, [pc, #128]	; (8003bf4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003b72:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b76:	0c1b      	lsrs	r3, r3, #16
 8003b78:	f003 0303 	and.w	r3, r3, #3
 8003b7c:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	695b      	ldr	r3, [r3, #20]
 8003b82:	019a      	lsls	r2, r3, #6
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	041b      	lsls	r3, r3, #16
 8003b88:	431a      	orrs	r2, r3
 8003b8a:	693b      	ldr	r3, [r7, #16]
 8003b8c:	061b      	lsls	r3, r3, #24
 8003b8e:	431a      	orrs	r2, r3
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	69db      	ldr	r3, [r3, #28]
 8003b94:	071b      	lsls	r3, r3, #28
 8003b96:	4917      	ldr	r1, [pc, #92]	; (8003bf4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003b98:	4313      	orrs	r3, r2
 8003b9a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8003b9e:	4b15      	ldr	r3, [pc, #84]	; (8003bf4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003ba0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003ba4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bac:	4911      	ldr	r1, [pc, #68]	; (8003bf4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003bae:	4313      	orrs	r3, r2
 8003bb0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8003bb4:	4b0f      	ldr	r3, [pc, #60]	; (8003bf4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	4a0e      	ldr	r2, [pc, #56]	; (8003bf4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003bba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003bbe:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003bc0:	f7fe fc52 	bl	8002468 <HAL_GetTick>
 8003bc4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003bc6:	e008      	b.n	8003bda <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003bc8:	f7fe fc4e 	bl	8002468 <HAL_GetTick>
 8003bcc:	4602      	mov	r2, r0
 8003bce:	697b      	ldr	r3, [r7, #20]
 8003bd0:	1ad3      	subs	r3, r2, r3
 8003bd2:	2b64      	cmp	r3, #100	; 0x64
 8003bd4:	d901      	bls.n	8003bda <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003bd6:	2303      	movs	r3, #3
 8003bd8:	e007      	b.n	8003bea <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003bda:	4b06      	ldr	r3, [pc, #24]	; (8003bf4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003be2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003be6:	d1ef      	bne.n	8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 8003be8:	2300      	movs	r3, #0
}
 8003bea:	4618      	mov	r0, r3
 8003bec:	3720      	adds	r7, #32
 8003bee:	46bd      	mov	sp, r7
 8003bf0:	bd80      	pop	{r7, pc}
 8003bf2:	bf00      	nop
 8003bf4:	40023800 	.word	0x40023800

08003bf8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003bf8:	b580      	push	{r7, lr}
 8003bfa:	b082      	sub	sp, #8
 8003bfc:	af00      	add	r7, sp, #0
 8003bfe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d101      	bne.n	8003c0a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003c06:	2301      	movs	r3, #1
 8003c08:	e049      	b.n	8003c9e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c10:	b2db      	uxtb	r3, r3
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d106      	bne.n	8003c24 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	2200      	movs	r2, #0
 8003c1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003c1e:	6878      	ldr	r0, [r7, #4]
 8003c20:	f7fe fadc 	bl	80021dc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	2202      	movs	r2, #2
 8003c28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681a      	ldr	r2, [r3, #0]
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	3304      	adds	r3, #4
 8003c34:	4619      	mov	r1, r3
 8003c36:	4610      	mov	r0, r2
 8003c38:	f000 ffd6 	bl	8004be8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	2201      	movs	r2, #1
 8003c40:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	2201      	movs	r2, #1
 8003c48:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	2201      	movs	r2, #1
 8003c50:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	2201      	movs	r2, #1
 8003c58:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	2201      	movs	r2, #1
 8003c60:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	2201      	movs	r2, #1
 8003c68:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	2201      	movs	r2, #1
 8003c70:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	2201      	movs	r2, #1
 8003c78:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	2201      	movs	r2, #1
 8003c80:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	2201      	movs	r2, #1
 8003c88:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	2201      	movs	r2, #1
 8003c90:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	2201      	movs	r2, #1
 8003c98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003c9c:	2300      	movs	r3, #0
}
 8003c9e:	4618      	mov	r0, r3
 8003ca0:	3708      	adds	r7, #8
 8003ca2:	46bd      	mov	sp, r7
 8003ca4:	bd80      	pop	{r7, pc}
	...

08003ca8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003ca8:	b480      	push	{r7}
 8003caa:	b085      	sub	sp, #20
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003cb6:	b2db      	uxtb	r3, r3
 8003cb8:	2b01      	cmp	r3, #1
 8003cba:	d001      	beq.n	8003cc0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003cbc:	2301      	movs	r3, #1
 8003cbe:	e054      	b.n	8003d6a <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	2202      	movs	r2, #2
 8003cc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	68da      	ldr	r2, [r3, #12]
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	f042 0201 	orr.w	r2, r2, #1
 8003cd6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	4a26      	ldr	r2, [pc, #152]	; (8003d78 <HAL_TIM_Base_Start_IT+0xd0>)
 8003cde:	4293      	cmp	r3, r2
 8003ce0:	d022      	beq.n	8003d28 <HAL_TIM_Base_Start_IT+0x80>
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003cea:	d01d      	beq.n	8003d28 <HAL_TIM_Base_Start_IT+0x80>
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	4a22      	ldr	r2, [pc, #136]	; (8003d7c <HAL_TIM_Base_Start_IT+0xd4>)
 8003cf2:	4293      	cmp	r3, r2
 8003cf4:	d018      	beq.n	8003d28 <HAL_TIM_Base_Start_IT+0x80>
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	4a21      	ldr	r2, [pc, #132]	; (8003d80 <HAL_TIM_Base_Start_IT+0xd8>)
 8003cfc:	4293      	cmp	r3, r2
 8003cfe:	d013      	beq.n	8003d28 <HAL_TIM_Base_Start_IT+0x80>
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	4a1f      	ldr	r2, [pc, #124]	; (8003d84 <HAL_TIM_Base_Start_IT+0xdc>)
 8003d06:	4293      	cmp	r3, r2
 8003d08:	d00e      	beq.n	8003d28 <HAL_TIM_Base_Start_IT+0x80>
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	4a1e      	ldr	r2, [pc, #120]	; (8003d88 <HAL_TIM_Base_Start_IT+0xe0>)
 8003d10:	4293      	cmp	r3, r2
 8003d12:	d009      	beq.n	8003d28 <HAL_TIM_Base_Start_IT+0x80>
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	4a1c      	ldr	r2, [pc, #112]	; (8003d8c <HAL_TIM_Base_Start_IT+0xe4>)
 8003d1a:	4293      	cmp	r3, r2
 8003d1c:	d004      	beq.n	8003d28 <HAL_TIM_Base_Start_IT+0x80>
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	4a1b      	ldr	r2, [pc, #108]	; (8003d90 <HAL_TIM_Base_Start_IT+0xe8>)
 8003d24:	4293      	cmp	r3, r2
 8003d26:	d115      	bne.n	8003d54 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	689a      	ldr	r2, [r3, #8]
 8003d2e:	4b19      	ldr	r3, [pc, #100]	; (8003d94 <HAL_TIM_Base_Start_IT+0xec>)
 8003d30:	4013      	ands	r3, r2
 8003d32:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	2b06      	cmp	r3, #6
 8003d38:	d015      	beq.n	8003d66 <HAL_TIM_Base_Start_IT+0xbe>
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003d40:	d011      	beq.n	8003d66 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	681a      	ldr	r2, [r3, #0]
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	f042 0201 	orr.w	r2, r2, #1
 8003d50:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d52:	e008      	b.n	8003d66 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	681a      	ldr	r2, [r3, #0]
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	f042 0201 	orr.w	r2, r2, #1
 8003d62:	601a      	str	r2, [r3, #0]
 8003d64:	e000      	b.n	8003d68 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d66:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003d68:	2300      	movs	r3, #0
}
 8003d6a:	4618      	mov	r0, r3
 8003d6c:	3714      	adds	r7, #20
 8003d6e:	46bd      	mov	sp, r7
 8003d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d74:	4770      	bx	lr
 8003d76:	bf00      	nop
 8003d78:	40010000 	.word	0x40010000
 8003d7c:	40000400 	.word	0x40000400
 8003d80:	40000800 	.word	0x40000800
 8003d84:	40000c00 	.word	0x40000c00
 8003d88:	40010400 	.word	0x40010400
 8003d8c:	40014000 	.word	0x40014000
 8003d90:	40001800 	.word	0x40001800
 8003d94:	00010007 	.word	0x00010007

08003d98 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8003d98:	b480      	push	{r7}
 8003d9a:	b083      	sub	sp, #12
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	68da      	ldr	r2, [r3, #12]
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	f022 0201 	bic.w	r2, r2, #1
 8003dae:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	6a1a      	ldr	r2, [r3, #32]
 8003db6:	f241 1311 	movw	r3, #4369	; 0x1111
 8003dba:	4013      	ands	r3, r2
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d10f      	bne.n	8003de0 <HAL_TIM_Base_Stop_IT+0x48>
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	6a1a      	ldr	r2, [r3, #32]
 8003dc6:	f240 4344 	movw	r3, #1092	; 0x444
 8003dca:	4013      	ands	r3, r2
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d107      	bne.n	8003de0 <HAL_TIM_Base_Stop_IT+0x48>
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	681a      	ldr	r2, [r3, #0]
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	f022 0201 	bic.w	r2, r2, #1
 8003dde:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	2201      	movs	r2, #1
 8003de4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8003de8:	2300      	movs	r3, #0
}
 8003dea:	4618      	mov	r0, r3
 8003dec:	370c      	adds	r7, #12
 8003dee:	46bd      	mov	sp, r7
 8003df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df4:	4770      	bx	lr

08003df6 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003df6:	b580      	push	{r7, lr}
 8003df8:	b082      	sub	sp, #8
 8003dfa:	af00      	add	r7, sp, #0
 8003dfc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d101      	bne.n	8003e08 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003e04:	2301      	movs	r3, #1
 8003e06:	e049      	b.n	8003e9c <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003e0e:	b2db      	uxtb	r3, r3
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d106      	bne.n	8003e22 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	2200      	movs	r2, #0
 8003e18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003e1c:	6878      	ldr	r0, [r7, #4]
 8003e1e:	f000 f841 	bl	8003ea4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	2202      	movs	r2, #2
 8003e26:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681a      	ldr	r2, [r3, #0]
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	3304      	adds	r3, #4
 8003e32:	4619      	mov	r1, r3
 8003e34:	4610      	mov	r0, r2
 8003e36:	f000 fed7 	bl	8004be8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	2201      	movs	r2, #1
 8003e3e:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	2201      	movs	r2, #1
 8003e46:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	2201      	movs	r2, #1
 8003e4e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	2201      	movs	r2, #1
 8003e56:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	2201      	movs	r2, #1
 8003e5e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	2201      	movs	r2, #1
 8003e66:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	2201      	movs	r2, #1
 8003e6e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	2201      	movs	r2, #1
 8003e76:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	2201      	movs	r2, #1
 8003e7e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	2201      	movs	r2, #1
 8003e86:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	2201      	movs	r2, #1
 8003e8e:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	2201      	movs	r2, #1
 8003e96:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003e9a:	2300      	movs	r3, #0
}
 8003e9c:	4618      	mov	r0, r3
 8003e9e:	3708      	adds	r7, #8
 8003ea0:	46bd      	mov	sp, r7
 8003ea2:	bd80      	pop	{r7, pc}

08003ea4 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003ea4:	b480      	push	{r7}
 8003ea6:	b083      	sub	sp, #12
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003eac:	bf00      	nop
 8003eae:	370c      	adds	r7, #12
 8003eb0:	46bd      	mov	sp, r7
 8003eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb6:	4770      	bx	lr

08003eb8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003eb8:	b580      	push	{r7, lr}
 8003eba:	b084      	sub	sp, #16
 8003ebc:	af00      	add	r7, sp, #0
 8003ebe:	6078      	str	r0, [r7, #4]
 8003ec0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003ec2:	683b      	ldr	r3, [r7, #0]
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d109      	bne.n	8003edc <HAL_TIM_PWM_Start+0x24>
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003ece:	b2db      	uxtb	r3, r3
 8003ed0:	2b01      	cmp	r3, #1
 8003ed2:	bf14      	ite	ne
 8003ed4:	2301      	movne	r3, #1
 8003ed6:	2300      	moveq	r3, #0
 8003ed8:	b2db      	uxtb	r3, r3
 8003eda:	e03c      	b.n	8003f56 <HAL_TIM_PWM_Start+0x9e>
 8003edc:	683b      	ldr	r3, [r7, #0]
 8003ede:	2b04      	cmp	r3, #4
 8003ee0:	d109      	bne.n	8003ef6 <HAL_TIM_PWM_Start+0x3e>
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003ee8:	b2db      	uxtb	r3, r3
 8003eea:	2b01      	cmp	r3, #1
 8003eec:	bf14      	ite	ne
 8003eee:	2301      	movne	r3, #1
 8003ef0:	2300      	moveq	r3, #0
 8003ef2:	b2db      	uxtb	r3, r3
 8003ef4:	e02f      	b.n	8003f56 <HAL_TIM_PWM_Start+0x9e>
 8003ef6:	683b      	ldr	r3, [r7, #0]
 8003ef8:	2b08      	cmp	r3, #8
 8003efa:	d109      	bne.n	8003f10 <HAL_TIM_PWM_Start+0x58>
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003f02:	b2db      	uxtb	r3, r3
 8003f04:	2b01      	cmp	r3, #1
 8003f06:	bf14      	ite	ne
 8003f08:	2301      	movne	r3, #1
 8003f0a:	2300      	moveq	r3, #0
 8003f0c:	b2db      	uxtb	r3, r3
 8003f0e:	e022      	b.n	8003f56 <HAL_TIM_PWM_Start+0x9e>
 8003f10:	683b      	ldr	r3, [r7, #0]
 8003f12:	2b0c      	cmp	r3, #12
 8003f14:	d109      	bne.n	8003f2a <HAL_TIM_PWM_Start+0x72>
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003f1c:	b2db      	uxtb	r3, r3
 8003f1e:	2b01      	cmp	r3, #1
 8003f20:	bf14      	ite	ne
 8003f22:	2301      	movne	r3, #1
 8003f24:	2300      	moveq	r3, #0
 8003f26:	b2db      	uxtb	r3, r3
 8003f28:	e015      	b.n	8003f56 <HAL_TIM_PWM_Start+0x9e>
 8003f2a:	683b      	ldr	r3, [r7, #0]
 8003f2c:	2b10      	cmp	r3, #16
 8003f2e:	d109      	bne.n	8003f44 <HAL_TIM_PWM_Start+0x8c>
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003f36:	b2db      	uxtb	r3, r3
 8003f38:	2b01      	cmp	r3, #1
 8003f3a:	bf14      	ite	ne
 8003f3c:	2301      	movne	r3, #1
 8003f3e:	2300      	moveq	r3, #0
 8003f40:	b2db      	uxtb	r3, r3
 8003f42:	e008      	b.n	8003f56 <HAL_TIM_PWM_Start+0x9e>
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8003f4a:	b2db      	uxtb	r3, r3
 8003f4c:	2b01      	cmp	r3, #1
 8003f4e:	bf14      	ite	ne
 8003f50:	2301      	movne	r3, #1
 8003f52:	2300      	moveq	r3, #0
 8003f54:	b2db      	uxtb	r3, r3
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d001      	beq.n	8003f5e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8003f5a:	2301      	movs	r3, #1
 8003f5c:	e092      	b.n	8004084 <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003f5e:	683b      	ldr	r3, [r7, #0]
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d104      	bne.n	8003f6e <HAL_TIM_PWM_Start+0xb6>
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	2202      	movs	r2, #2
 8003f68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003f6c:	e023      	b.n	8003fb6 <HAL_TIM_PWM_Start+0xfe>
 8003f6e:	683b      	ldr	r3, [r7, #0]
 8003f70:	2b04      	cmp	r3, #4
 8003f72:	d104      	bne.n	8003f7e <HAL_TIM_PWM_Start+0xc6>
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	2202      	movs	r2, #2
 8003f78:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003f7c:	e01b      	b.n	8003fb6 <HAL_TIM_PWM_Start+0xfe>
 8003f7e:	683b      	ldr	r3, [r7, #0]
 8003f80:	2b08      	cmp	r3, #8
 8003f82:	d104      	bne.n	8003f8e <HAL_TIM_PWM_Start+0xd6>
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	2202      	movs	r2, #2
 8003f88:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003f8c:	e013      	b.n	8003fb6 <HAL_TIM_PWM_Start+0xfe>
 8003f8e:	683b      	ldr	r3, [r7, #0]
 8003f90:	2b0c      	cmp	r3, #12
 8003f92:	d104      	bne.n	8003f9e <HAL_TIM_PWM_Start+0xe6>
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	2202      	movs	r2, #2
 8003f98:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003f9c:	e00b      	b.n	8003fb6 <HAL_TIM_PWM_Start+0xfe>
 8003f9e:	683b      	ldr	r3, [r7, #0]
 8003fa0:	2b10      	cmp	r3, #16
 8003fa2:	d104      	bne.n	8003fae <HAL_TIM_PWM_Start+0xf6>
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	2202      	movs	r2, #2
 8003fa8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003fac:	e003      	b.n	8003fb6 <HAL_TIM_PWM_Start+0xfe>
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	2202      	movs	r2, #2
 8003fb2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	2201      	movs	r2, #1
 8003fbc:	6839      	ldr	r1, [r7, #0]
 8003fbe:	4618      	mov	r0, r3
 8003fc0:	f001 f876 	bl	80050b0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	4a30      	ldr	r2, [pc, #192]	; (800408c <HAL_TIM_PWM_Start+0x1d4>)
 8003fca:	4293      	cmp	r3, r2
 8003fcc:	d004      	beq.n	8003fd8 <HAL_TIM_PWM_Start+0x120>
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	4a2f      	ldr	r2, [pc, #188]	; (8004090 <HAL_TIM_PWM_Start+0x1d8>)
 8003fd4:	4293      	cmp	r3, r2
 8003fd6:	d101      	bne.n	8003fdc <HAL_TIM_PWM_Start+0x124>
 8003fd8:	2301      	movs	r3, #1
 8003fda:	e000      	b.n	8003fde <HAL_TIM_PWM_Start+0x126>
 8003fdc:	2300      	movs	r3, #0
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d007      	beq.n	8003ff2 <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003ff0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	4a25      	ldr	r2, [pc, #148]	; (800408c <HAL_TIM_PWM_Start+0x1d4>)
 8003ff8:	4293      	cmp	r3, r2
 8003ffa:	d022      	beq.n	8004042 <HAL_TIM_PWM_Start+0x18a>
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004004:	d01d      	beq.n	8004042 <HAL_TIM_PWM_Start+0x18a>
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	4a22      	ldr	r2, [pc, #136]	; (8004094 <HAL_TIM_PWM_Start+0x1dc>)
 800400c:	4293      	cmp	r3, r2
 800400e:	d018      	beq.n	8004042 <HAL_TIM_PWM_Start+0x18a>
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	4a20      	ldr	r2, [pc, #128]	; (8004098 <HAL_TIM_PWM_Start+0x1e0>)
 8004016:	4293      	cmp	r3, r2
 8004018:	d013      	beq.n	8004042 <HAL_TIM_PWM_Start+0x18a>
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	4a1f      	ldr	r2, [pc, #124]	; (800409c <HAL_TIM_PWM_Start+0x1e4>)
 8004020:	4293      	cmp	r3, r2
 8004022:	d00e      	beq.n	8004042 <HAL_TIM_PWM_Start+0x18a>
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	4a19      	ldr	r2, [pc, #100]	; (8004090 <HAL_TIM_PWM_Start+0x1d8>)
 800402a:	4293      	cmp	r3, r2
 800402c:	d009      	beq.n	8004042 <HAL_TIM_PWM_Start+0x18a>
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	4a1b      	ldr	r2, [pc, #108]	; (80040a0 <HAL_TIM_PWM_Start+0x1e8>)
 8004034:	4293      	cmp	r3, r2
 8004036:	d004      	beq.n	8004042 <HAL_TIM_PWM_Start+0x18a>
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	4a19      	ldr	r2, [pc, #100]	; (80040a4 <HAL_TIM_PWM_Start+0x1ec>)
 800403e:	4293      	cmp	r3, r2
 8004040:	d115      	bne.n	800406e <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	689a      	ldr	r2, [r3, #8]
 8004048:	4b17      	ldr	r3, [pc, #92]	; (80040a8 <HAL_TIM_PWM_Start+0x1f0>)
 800404a:	4013      	ands	r3, r2
 800404c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	2b06      	cmp	r3, #6
 8004052:	d015      	beq.n	8004080 <HAL_TIM_PWM_Start+0x1c8>
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800405a:	d011      	beq.n	8004080 <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	681a      	ldr	r2, [r3, #0]
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	f042 0201 	orr.w	r2, r2, #1
 800406a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800406c:	e008      	b.n	8004080 <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	681a      	ldr	r2, [r3, #0]
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f042 0201 	orr.w	r2, r2, #1
 800407c:	601a      	str	r2, [r3, #0]
 800407e:	e000      	b.n	8004082 <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004080:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004082:	2300      	movs	r3, #0
}
 8004084:	4618      	mov	r0, r3
 8004086:	3710      	adds	r7, #16
 8004088:	46bd      	mov	sp, r7
 800408a:	bd80      	pop	{r7, pc}
 800408c:	40010000 	.word	0x40010000
 8004090:	40010400 	.word	0x40010400
 8004094:	40000400 	.word	0x40000400
 8004098:	40000800 	.word	0x40000800
 800409c:	40000c00 	.word	0x40000c00
 80040a0:	40014000 	.word	0x40014000
 80040a4:	40001800 	.word	0x40001800
 80040a8:	00010007 	.word	0x00010007

080040ac <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80040ac:	b580      	push	{r7, lr}
 80040ae:	b082      	sub	sp, #8
 80040b0:	af00      	add	r7, sp, #0
 80040b2:	6078      	str	r0, [r7, #4]
 80040b4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	2200      	movs	r2, #0
 80040bc:	6839      	ldr	r1, [r7, #0]
 80040be:	4618      	mov	r0, r3
 80040c0:	f000 fff6 	bl	80050b0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	4a36      	ldr	r2, [pc, #216]	; (80041a4 <HAL_TIM_PWM_Stop+0xf8>)
 80040ca:	4293      	cmp	r3, r2
 80040cc:	d004      	beq.n	80040d8 <HAL_TIM_PWM_Stop+0x2c>
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	4a35      	ldr	r2, [pc, #212]	; (80041a8 <HAL_TIM_PWM_Stop+0xfc>)
 80040d4:	4293      	cmp	r3, r2
 80040d6:	d101      	bne.n	80040dc <HAL_TIM_PWM_Stop+0x30>
 80040d8:	2301      	movs	r3, #1
 80040da:	e000      	b.n	80040de <HAL_TIM_PWM_Stop+0x32>
 80040dc:	2300      	movs	r3, #0
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d017      	beq.n	8004112 <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	6a1a      	ldr	r2, [r3, #32]
 80040e8:	f241 1311 	movw	r3, #4369	; 0x1111
 80040ec:	4013      	ands	r3, r2
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d10f      	bne.n	8004112 <HAL_TIM_PWM_Stop+0x66>
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	6a1a      	ldr	r2, [r3, #32]
 80040f8:	f240 4344 	movw	r3, #1092	; 0x444
 80040fc:	4013      	ands	r3, r2
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d107      	bne.n	8004112 <HAL_TIM_PWM_Stop+0x66>
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004110:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	6a1a      	ldr	r2, [r3, #32]
 8004118:	f241 1311 	movw	r3, #4369	; 0x1111
 800411c:	4013      	ands	r3, r2
 800411e:	2b00      	cmp	r3, #0
 8004120:	d10f      	bne.n	8004142 <HAL_TIM_PWM_Stop+0x96>
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	6a1a      	ldr	r2, [r3, #32]
 8004128:	f240 4344 	movw	r3, #1092	; 0x444
 800412c:	4013      	ands	r3, r2
 800412e:	2b00      	cmp	r3, #0
 8004130:	d107      	bne.n	8004142 <HAL_TIM_PWM_Stop+0x96>
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	681a      	ldr	r2, [r3, #0]
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	f022 0201 	bic.w	r2, r2, #1
 8004140:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8004142:	683b      	ldr	r3, [r7, #0]
 8004144:	2b00      	cmp	r3, #0
 8004146:	d104      	bne.n	8004152 <HAL_TIM_PWM_Stop+0xa6>
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	2201      	movs	r2, #1
 800414c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004150:	e023      	b.n	800419a <HAL_TIM_PWM_Stop+0xee>
 8004152:	683b      	ldr	r3, [r7, #0]
 8004154:	2b04      	cmp	r3, #4
 8004156:	d104      	bne.n	8004162 <HAL_TIM_PWM_Stop+0xb6>
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	2201      	movs	r2, #1
 800415c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004160:	e01b      	b.n	800419a <HAL_TIM_PWM_Stop+0xee>
 8004162:	683b      	ldr	r3, [r7, #0]
 8004164:	2b08      	cmp	r3, #8
 8004166:	d104      	bne.n	8004172 <HAL_TIM_PWM_Stop+0xc6>
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	2201      	movs	r2, #1
 800416c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004170:	e013      	b.n	800419a <HAL_TIM_PWM_Stop+0xee>
 8004172:	683b      	ldr	r3, [r7, #0]
 8004174:	2b0c      	cmp	r3, #12
 8004176:	d104      	bne.n	8004182 <HAL_TIM_PWM_Stop+0xd6>
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	2201      	movs	r2, #1
 800417c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004180:	e00b      	b.n	800419a <HAL_TIM_PWM_Stop+0xee>
 8004182:	683b      	ldr	r3, [r7, #0]
 8004184:	2b10      	cmp	r3, #16
 8004186:	d104      	bne.n	8004192 <HAL_TIM_PWM_Stop+0xe6>
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	2201      	movs	r2, #1
 800418c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004190:	e003      	b.n	800419a <HAL_TIM_PWM_Stop+0xee>
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	2201      	movs	r2, #1
 8004196:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Return function status */
  return HAL_OK;
 800419a:	2300      	movs	r3, #0
}
 800419c:	4618      	mov	r0, r3
 800419e:	3708      	adds	r7, #8
 80041a0:	46bd      	mov	sp, r7
 80041a2:	bd80      	pop	{r7, pc}
 80041a4:	40010000 	.word	0x40010000
 80041a8:	40010400 	.word	0x40010400

080041ac <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80041ac:	b580      	push	{r7, lr}
 80041ae:	b082      	sub	sp, #8
 80041b0:	af00      	add	r7, sp, #0
 80041b2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d101      	bne.n	80041be <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80041ba:	2301      	movs	r3, #1
 80041bc:	e049      	b.n	8004252 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80041c4:	b2db      	uxtb	r3, r3
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d106      	bne.n	80041d8 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	2200      	movs	r2, #0
 80041ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80041d2:	6878      	ldr	r0, [r7, #4]
 80041d4:	f000 f841 	bl	800425a <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	2202      	movs	r2, #2
 80041dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681a      	ldr	r2, [r3, #0]
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	3304      	adds	r3, #4
 80041e8:	4619      	mov	r1, r3
 80041ea:	4610      	mov	r0, r2
 80041ec:	f000 fcfc 	bl	8004be8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	2201      	movs	r2, #1
 80041f4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	2201      	movs	r2, #1
 80041fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	2201      	movs	r2, #1
 8004204:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	2201      	movs	r2, #1
 800420c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	2201      	movs	r2, #1
 8004214:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	2201      	movs	r2, #1
 800421c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	2201      	movs	r2, #1
 8004224:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	2201      	movs	r2, #1
 800422c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	2201      	movs	r2, #1
 8004234:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	2201      	movs	r2, #1
 800423c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	2201      	movs	r2, #1
 8004244:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	2201      	movs	r2, #1
 800424c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004250:	2300      	movs	r3, #0
}
 8004252:	4618      	mov	r0, r3
 8004254:	3708      	adds	r7, #8
 8004256:	46bd      	mov	sp, r7
 8004258:	bd80      	pop	{r7, pc}

0800425a <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800425a:	b480      	push	{r7}
 800425c:	b083      	sub	sp, #12
 800425e:	af00      	add	r7, sp, #0
 8004260:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8004262:	bf00      	nop
 8004264:	370c      	adds	r7, #12
 8004266:	46bd      	mov	sp, r7
 8004268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800426c:	4770      	bx	lr
	...

08004270 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004270:	b580      	push	{r7, lr}
 8004272:	b084      	sub	sp, #16
 8004274:	af00      	add	r7, sp, #0
 8004276:	6078      	str	r0, [r7, #4]
 8004278:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800427a:	2300      	movs	r3, #0
 800427c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800427e:	683b      	ldr	r3, [r7, #0]
 8004280:	2b00      	cmp	r3, #0
 8004282:	d104      	bne.n	800428e <HAL_TIM_IC_Start_IT+0x1e>
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800428a:	b2db      	uxtb	r3, r3
 800428c:	e023      	b.n	80042d6 <HAL_TIM_IC_Start_IT+0x66>
 800428e:	683b      	ldr	r3, [r7, #0]
 8004290:	2b04      	cmp	r3, #4
 8004292:	d104      	bne.n	800429e <HAL_TIM_IC_Start_IT+0x2e>
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800429a:	b2db      	uxtb	r3, r3
 800429c:	e01b      	b.n	80042d6 <HAL_TIM_IC_Start_IT+0x66>
 800429e:	683b      	ldr	r3, [r7, #0]
 80042a0:	2b08      	cmp	r3, #8
 80042a2:	d104      	bne.n	80042ae <HAL_TIM_IC_Start_IT+0x3e>
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80042aa:	b2db      	uxtb	r3, r3
 80042ac:	e013      	b.n	80042d6 <HAL_TIM_IC_Start_IT+0x66>
 80042ae:	683b      	ldr	r3, [r7, #0]
 80042b0:	2b0c      	cmp	r3, #12
 80042b2:	d104      	bne.n	80042be <HAL_TIM_IC_Start_IT+0x4e>
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80042ba:	b2db      	uxtb	r3, r3
 80042bc:	e00b      	b.n	80042d6 <HAL_TIM_IC_Start_IT+0x66>
 80042be:	683b      	ldr	r3, [r7, #0]
 80042c0:	2b10      	cmp	r3, #16
 80042c2:	d104      	bne.n	80042ce <HAL_TIM_IC_Start_IT+0x5e>
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80042ca:	b2db      	uxtb	r3, r3
 80042cc:	e003      	b.n	80042d6 <HAL_TIM_IC_Start_IT+0x66>
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80042d4:	b2db      	uxtb	r3, r3
 80042d6:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80042d8:	683b      	ldr	r3, [r7, #0]
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d104      	bne.n	80042e8 <HAL_TIM_IC_Start_IT+0x78>
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80042e4:	b2db      	uxtb	r3, r3
 80042e6:	e013      	b.n	8004310 <HAL_TIM_IC_Start_IT+0xa0>
 80042e8:	683b      	ldr	r3, [r7, #0]
 80042ea:	2b04      	cmp	r3, #4
 80042ec:	d104      	bne.n	80042f8 <HAL_TIM_IC_Start_IT+0x88>
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80042f4:	b2db      	uxtb	r3, r3
 80042f6:	e00b      	b.n	8004310 <HAL_TIM_IC_Start_IT+0xa0>
 80042f8:	683b      	ldr	r3, [r7, #0]
 80042fa:	2b08      	cmp	r3, #8
 80042fc:	d104      	bne.n	8004308 <HAL_TIM_IC_Start_IT+0x98>
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8004304:	b2db      	uxtb	r3, r3
 8004306:	e003      	b.n	8004310 <HAL_TIM_IC_Start_IT+0xa0>
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 800430e:	b2db      	uxtb	r3, r3
 8004310:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8004312:	7bbb      	ldrb	r3, [r7, #14]
 8004314:	2b01      	cmp	r3, #1
 8004316:	d102      	bne.n	800431e <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8004318:	7b7b      	ldrb	r3, [r7, #13]
 800431a:	2b01      	cmp	r3, #1
 800431c:	d001      	beq.n	8004322 <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 800431e:	2301      	movs	r3, #1
 8004320:	e0e2      	b.n	80044e8 <HAL_TIM_IC_Start_IT+0x278>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004322:	683b      	ldr	r3, [r7, #0]
 8004324:	2b00      	cmp	r3, #0
 8004326:	d104      	bne.n	8004332 <HAL_TIM_IC_Start_IT+0xc2>
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	2202      	movs	r2, #2
 800432c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004330:	e023      	b.n	800437a <HAL_TIM_IC_Start_IT+0x10a>
 8004332:	683b      	ldr	r3, [r7, #0]
 8004334:	2b04      	cmp	r3, #4
 8004336:	d104      	bne.n	8004342 <HAL_TIM_IC_Start_IT+0xd2>
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	2202      	movs	r2, #2
 800433c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004340:	e01b      	b.n	800437a <HAL_TIM_IC_Start_IT+0x10a>
 8004342:	683b      	ldr	r3, [r7, #0]
 8004344:	2b08      	cmp	r3, #8
 8004346:	d104      	bne.n	8004352 <HAL_TIM_IC_Start_IT+0xe2>
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	2202      	movs	r2, #2
 800434c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004350:	e013      	b.n	800437a <HAL_TIM_IC_Start_IT+0x10a>
 8004352:	683b      	ldr	r3, [r7, #0]
 8004354:	2b0c      	cmp	r3, #12
 8004356:	d104      	bne.n	8004362 <HAL_TIM_IC_Start_IT+0xf2>
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	2202      	movs	r2, #2
 800435c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004360:	e00b      	b.n	800437a <HAL_TIM_IC_Start_IT+0x10a>
 8004362:	683b      	ldr	r3, [r7, #0]
 8004364:	2b10      	cmp	r3, #16
 8004366:	d104      	bne.n	8004372 <HAL_TIM_IC_Start_IT+0x102>
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	2202      	movs	r2, #2
 800436c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004370:	e003      	b.n	800437a <HAL_TIM_IC_Start_IT+0x10a>
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	2202      	movs	r2, #2
 8004376:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800437a:	683b      	ldr	r3, [r7, #0]
 800437c:	2b00      	cmp	r3, #0
 800437e:	d104      	bne.n	800438a <HAL_TIM_IC_Start_IT+0x11a>
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	2202      	movs	r2, #2
 8004384:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004388:	e013      	b.n	80043b2 <HAL_TIM_IC_Start_IT+0x142>
 800438a:	683b      	ldr	r3, [r7, #0]
 800438c:	2b04      	cmp	r3, #4
 800438e:	d104      	bne.n	800439a <HAL_TIM_IC_Start_IT+0x12a>
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	2202      	movs	r2, #2
 8004394:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004398:	e00b      	b.n	80043b2 <HAL_TIM_IC_Start_IT+0x142>
 800439a:	683b      	ldr	r3, [r7, #0]
 800439c:	2b08      	cmp	r3, #8
 800439e:	d104      	bne.n	80043aa <HAL_TIM_IC_Start_IT+0x13a>
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	2202      	movs	r2, #2
 80043a4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80043a8:	e003      	b.n	80043b2 <HAL_TIM_IC_Start_IT+0x142>
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	2202      	movs	r2, #2
 80043ae:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  switch (Channel)
 80043b2:	683b      	ldr	r3, [r7, #0]
 80043b4:	2b0c      	cmp	r3, #12
 80043b6:	d841      	bhi.n	800443c <HAL_TIM_IC_Start_IT+0x1cc>
 80043b8:	a201      	add	r2, pc, #4	; (adr r2, 80043c0 <HAL_TIM_IC_Start_IT+0x150>)
 80043ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80043be:	bf00      	nop
 80043c0:	080043f5 	.word	0x080043f5
 80043c4:	0800443d 	.word	0x0800443d
 80043c8:	0800443d 	.word	0x0800443d
 80043cc:	0800443d 	.word	0x0800443d
 80043d0:	08004407 	.word	0x08004407
 80043d4:	0800443d 	.word	0x0800443d
 80043d8:	0800443d 	.word	0x0800443d
 80043dc:	0800443d 	.word	0x0800443d
 80043e0:	08004419 	.word	0x08004419
 80043e4:	0800443d 	.word	0x0800443d
 80043e8:	0800443d 	.word	0x0800443d
 80043ec:	0800443d 	.word	0x0800443d
 80043f0:	0800442b 	.word	0x0800442b
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	68da      	ldr	r2, [r3, #12]
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	f042 0202 	orr.w	r2, r2, #2
 8004402:	60da      	str	r2, [r3, #12]
      break;
 8004404:	e01d      	b.n	8004442 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	68da      	ldr	r2, [r3, #12]
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	f042 0204 	orr.w	r2, r2, #4
 8004414:	60da      	str	r2, [r3, #12]
      break;
 8004416:	e014      	b.n	8004442 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	68da      	ldr	r2, [r3, #12]
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	f042 0208 	orr.w	r2, r2, #8
 8004426:	60da      	str	r2, [r3, #12]
      break;
 8004428:	e00b      	b.n	8004442 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	68da      	ldr	r2, [r3, #12]
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	f042 0210 	orr.w	r2, r2, #16
 8004438:	60da      	str	r2, [r3, #12]
      break;
 800443a:	e002      	b.n	8004442 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 800443c:	2301      	movs	r3, #1
 800443e:	73fb      	strb	r3, [r7, #15]
      break;
 8004440:	bf00      	nop
  }

  if (status == HAL_OK)
 8004442:	7bfb      	ldrb	r3, [r7, #15]
 8004444:	2b00      	cmp	r3, #0
 8004446:	d14e      	bne.n	80044e6 <HAL_TIM_IC_Start_IT+0x276>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	2201      	movs	r2, #1
 800444e:	6839      	ldr	r1, [r7, #0]
 8004450:	4618      	mov	r0, r3
 8004452:	f000 fe2d 	bl	80050b0 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	4a25      	ldr	r2, [pc, #148]	; (80044f0 <HAL_TIM_IC_Start_IT+0x280>)
 800445c:	4293      	cmp	r3, r2
 800445e:	d022      	beq.n	80044a6 <HAL_TIM_IC_Start_IT+0x236>
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004468:	d01d      	beq.n	80044a6 <HAL_TIM_IC_Start_IT+0x236>
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	4a21      	ldr	r2, [pc, #132]	; (80044f4 <HAL_TIM_IC_Start_IT+0x284>)
 8004470:	4293      	cmp	r3, r2
 8004472:	d018      	beq.n	80044a6 <HAL_TIM_IC_Start_IT+0x236>
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	4a1f      	ldr	r2, [pc, #124]	; (80044f8 <HAL_TIM_IC_Start_IT+0x288>)
 800447a:	4293      	cmp	r3, r2
 800447c:	d013      	beq.n	80044a6 <HAL_TIM_IC_Start_IT+0x236>
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	4a1e      	ldr	r2, [pc, #120]	; (80044fc <HAL_TIM_IC_Start_IT+0x28c>)
 8004484:	4293      	cmp	r3, r2
 8004486:	d00e      	beq.n	80044a6 <HAL_TIM_IC_Start_IT+0x236>
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	4a1c      	ldr	r2, [pc, #112]	; (8004500 <HAL_TIM_IC_Start_IT+0x290>)
 800448e:	4293      	cmp	r3, r2
 8004490:	d009      	beq.n	80044a6 <HAL_TIM_IC_Start_IT+0x236>
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	4a1b      	ldr	r2, [pc, #108]	; (8004504 <HAL_TIM_IC_Start_IT+0x294>)
 8004498:	4293      	cmp	r3, r2
 800449a:	d004      	beq.n	80044a6 <HAL_TIM_IC_Start_IT+0x236>
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	4a19      	ldr	r2, [pc, #100]	; (8004508 <HAL_TIM_IC_Start_IT+0x298>)
 80044a2:	4293      	cmp	r3, r2
 80044a4:	d115      	bne.n	80044d2 <HAL_TIM_IC_Start_IT+0x262>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	689a      	ldr	r2, [r3, #8]
 80044ac:	4b17      	ldr	r3, [pc, #92]	; (800450c <HAL_TIM_IC_Start_IT+0x29c>)
 80044ae:	4013      	ands	r3, r2
 80044b0:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80044b2:	68bb      	ldr	r3, [r7, #8]
 80044b4:	2b06      	cmp	r3, #6
 80044b6:	d015      	beq.n	80044e4 <HAL_TIM_IC_Start_IT+0x274>
 80044b8:	68bb      	ldr	r3, [r7, #8]
 80044ba:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80044be:	d011      	beq.n	80044e4 <HAL_TIM_IC_Start_IT+0x274>
      {
        __HAL_TIM_ENABLE(htim);
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	681a      	ldr	r2, [r3, #0]
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	f042 0201 	orr.w	r2, r2, #1
 80044ce:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80044d0:	e008      	b.n	80044e4 <HAL_TIM_IC_Start_IT+0x274>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	681a      	ldr	r2, [r3, #0]
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	f042 0201 	orr.w	r2, r2, #1
 80044e0:	601a      	str	r2, [r3, #0]
 80044e2:	e000      	b.n	80044e6 <HAL_TIM_IC_Start_IT+0x276>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80044e4:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 80044e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80044e8:	4618      	mov	r0, r3
 80044ea:	3710      	adds	r7, #16
 80044ec:	46bd      	mov	sp, r7
 80044ee:	bd80      	pop	{r7, pc}
 80044f0:	40010000 	.word	0x40010000
 80044f4:	40000400 	.word	0x40000400
 80044f8:	40000800 	.word	0x40000800
 80044fc:	40000c00 	.word	0x40000c00
 8004500:	40010400 	.word	0x40010400
 8004504:	40014000 	.word	0x40014000
 8004508:	40001800 	.word	0x40001800
 800450c:	00010007 	.word	0x00010007

08004510 <HAL_TIM_IC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004510:	b580      	push	{r7, lr}
 8004512:	b084      	sub	sp, #16
 8004514:	af00      	add	r7, sp, #0
 8004516:	6078      	str	r0, [r7, #4]
 8004518:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800451a:	2300      	movs	r3, #0
 800451c:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 800451e:	683b      	ldr	r3, [r7, #0]
 8004520:	2b0c      	cmp	r3, #12
 8004522:	d841      	bhi.n	80045a8 <HAL_TIM_IC_Stop_IT+0x98>
 8004524:	a201      	add	r2, pc, #4	; (adr r2, 800452c <HAL_TIM_IC_Stop_IT+0x1c>)
 8004526:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800452a:	bf00      	nop
 800452c:	08004561 	.word	0x08004561
 8004530:	080045a9 	.word	0x080045a9
 8004534:	080045a9 	.word	0x080045a9
 8004538:	080045a9 	.word	0x080045a9
 800453c:	08004573 	.word	0x08004573
 8004540:	080045a9 	.word	0x080045a9
 8004544:	080045a9 	.word	0x080045a9
 8004548:	080045a9 	.word	0x080045a9
 800454c:	08004585 	.word	0x08004585
 8004550:	080045a9 	.word	0x080045a9
 8004554:	080045a9 	.word	0x080045a9
 8004558:	080045a9 	.word	0x080045a9
 800455c:	08004597 	.word	0x08004597
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	68da      	ldr	r2, [r3, #12]
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	f022 0202 	bic.w	r2, r2, #2
 800456e:	60da      	str	r2, [r3, #12]
      break;
 8004570:	e01d      	b.n	80045ae <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	68da      	ldr	r2, [r3, #12]
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	f022 0204 	bic.w	r2, r2, #4
 8004580:	60da      	str	r2, [r3, #12]
      break;
 8004582:	e014      	b.n	80045ae <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	68da      	ldr	r2, [r3, #12]
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	f022 0208 	bic.w	r2, r2, #8
 8004592:	60da      	str	r2, [r3, #12]
      break;
 8004594:	e00b      	b.n	80045ae <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	68da      	ldr	r2, [r3, #12]
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	f022 0210 	bic.w	r2, r2, #16
 80045a4:	60da      	str	r2, [r3, #12]
      break;
 80045a6:	e002      	b.n	80045ae <HAL_TIM_IC_Stop_IT+0x9e>
    }

    default:
      status = HAL_ERROR;
 80045a8:	2301      	movs	r3, #1
 80045aa:	73fb      	strb	r3, [r7, #15]
      break;
 80045ac:	bf00      	nop
  }

  if (status == HAL_OK)
 80045ae:	7bfb      	ldrb	r3, [r7, #15]
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d166      	bne.n	8004682 <HAL_TIM_IC_Stop_IT+0x172>
  {
    /* Disable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	2200      	movs	r2, #0
 80045ba:	6839      	ldr	r1, [r7, #0]
 80045bc:	4618      	mov	r0, r3
 80045be:	f000 fd77 	bl	80050b0 <TIM_CCxChannelCmd>

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	6a1a      	ldr	r2, [r3, #32]
 80045c8:	f241 1311 	movw	r3, #4369	; 0x1111
 80045cc:	4013      	ands	r3, r2
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d10f      	bne.n	80045f2 <HAL_TIM_IC_Stop_IT+0xe2>
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	6a1a      	ldr	r2, [r3, #32]
 80045d8:	f240 4344 	movw	r3, #1092	; 0x444
 80045dc:	4013      	ands	r3, r2
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d107      	bne.n	80045f2 <HAL_TIM_IC_Stop_IT+0xe2>
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	681a      	ldr	r2, [r3, #0]
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	f022 0201 	bic.w	r2, r2, #1
 80045f0:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80045f2:	683b      	ldr	r3, [r7, #0]
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d104      	bne.n	8004602 <HAL_TIM_IC_Stop_IT+0xf2>
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	2201      	movs	r2, #1
 80045fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004600:	e023      	b.n	800464a <HAL_TIM_IC_Stop_IT+0x13a>
 8004602:	683b      	ldr	r3, [r7, #0]
 8004604:	2b04      	cmp	r3, #4
 8004606:	d104      	bne.n	8004612 <HAL_TIM_IC_Stop_IT+0x102>
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	2201      	movs	r2, #1
 800460c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004610:	e01b      	b.n	800464a <HAL_TIM_IC_Stop_IT+0x13a>
 8004612:	683b      	ldr	r3, [r7, #0]
 8004614:	2b08      	cmp	r3, #8
 8004616:	d104      	bne.n	8004622 <HAL_TIM_IC_Stop_IT+0x112>
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	2201      	movs	r2, #1
 800461c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004620:	e013      	b.n	800464a <HAL_TIM_IC_Stop_IT+0x13a>
 8004622:	683b      	ldr	r3, [r7, #0]
 8004624:	2b0c      	cmp	r3, #12
 8004626:	d104      	bne.n	8004632 <HAL_TIM_IC_Stop_IT+0x122>
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	2201      	movs	r2, #1
 800462c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004630:	e00b      	b.n	800464a <HAL_TIM_IC_Stop_IT+0x13a>
 8004632:	683b      	ldr	r3, [r7, #0]
 8004634:	2b10      	cmp	r3, #16
 8004636:	d104      	bne.n	8004642 <HAL_TIM_IC_Stop_IT+0x132>
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	2201      	movs	r2, #1
 800463c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004640:	e003      	b.n	800464a <HAL_TIM_IC_Stop_IT+0x13a>
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	2201      	movs	r2, #1
 8004646:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800464a:	683b      	ldr	r3, [r7, #0]
 800464c:	2b00      	cmp	r3, #0
 800464e:	d104      	bne.n	800465a <HAL_TIM_IC_Stop_IT+0x14a>
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	2201      	movs	r2, #1
 8004654:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004658:	e013      	b.n	8004682 <HAL_TIM_IC_Stop_IT+0x172>
 800465a:	683b      	ldr	r3, [r7, #0]
 800465c:	2b04      	cmp	r3, #4
 800465e:	d104      	bne.n	800466a <HAL_TIM_IC_Stop_IT+0x15a>
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	2201      	movs	r2, #1
 8004664:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004668:	e00b      	b.n	8004682 <HAL_TIM_IC_Stop_IT+0x172>
 800466a:	683b      	ldr	r3, [r7, #0]
 800466c:	2b08      	cmp	r3, #8
 800466e:	d104      	bne.n	800467a <HAL_TIM_IC_Stop_IT+0x16a>
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	2201      	movs	r2, #1
 8004674:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004678:	e003      	b.n	8004682 <HAL_TIM_IC_Stop_IT+0x172>
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	2201      	movs	r2, #1
 800467e:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
  }

  /* Return function status */
  return status;
 8004682:	7bfb      	ldrb	r3, [r7, #15]
}
 8004684:	4618      	mov	r0, r3
 8004686:	3710      	adds	r7, #16
 8004688:	46bd      	mov	sp, r7
 800468a:	bd80      	pop	{r7, pc}

0800468c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800468c:	b580      	push	{r7, lr}
 800468e:	b082      	sub	sp, #8
 8004690:	af00      	add	r7, sp, #0
 8004692:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	691b      	ldr	r3, [r3, #16]
 800469a:	f003 0302 	and.w	r3, r3, #2
 800469e:	2b02      	cmp	r3, #2
 80046a0:	d122      	bne.n	80046e8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	68db      	ldr	r3, [r3, #12]
 80046a8:	f003 0302 	and.w	r3, r3, #2
 80046ac:	2b02      	cmp	r3, #2
 80046ae:	d11b      	bne.n	80046e8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	f06f 0202 	mvn.w	r2, #2
 80046b8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	2201      	movs	r2, #1
 80046be:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	699b      	ldr	r3, [r3, #24]
 80046c6:	f003 0303 	and.w	r3, r3, #3
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d003      	beq.n	80046d6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80046ce:	6878      	ldr	r0, [r7, #4]
 80046d0:	f000 fa6c 	bl	8004bac <HAL_TIM_IC_CaptureCallback>
 80046d4:	e005      	b.n	80046e2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80046d6:	6878      	ldr	r0, [r7, #4]
 80046d8:	f000 fa5e 	bl	8004b98 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80046dc:	6878      	ldr	r0, [r7, #4]
 80046de:	f000 fa6f 	bl	8004bc0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	2200      	movs	r2, #0
 80046e6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	691b      	ldr	r3, [r3, #16]
 80046ee:	f003 0304 	and.w	r3, r3, #4
 80046f2:	2b04      	cmp	r3, #4
 80046f4:	d122      	bne.n	800473c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	68db      	ldr	r3, [r3, #12]
 80046fc:	f003 0304 	and.w	r3, r3, #4
 8004700:	2b04      	cmp	r3, #4
 8004702:	d11b      	bne.n	800473c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	f06f 0204 	mvn.w	r2, #4
 800470c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	2202      	movs	r2, #2
 8004712:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	699b      	ldr	r3, [r3, #24]
 800471a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800471e:	2b00      	cmp	r3, #0
 8004720:	d003      	beq.n	800472a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004722:	6878      	ldr	r0, [r7, #4]
 8004724:	f000 fa42 	bl	8004bac <HAL_TIM_IC_CaptureCallback>
 8004728:	e005      	b.n	8004736 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800472a:	6878      	ldr	r0, [r7, #4]
 800472c:	f000 fa34 	bl	8004b98 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004730:	6878      	ldr	r0, [r7, #4]
 8004732:	f000 fa45 	bl	8004bc0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	2200      	movs	r2, #0
 800473a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	691b      	ldr	r3, [r3, #16]
 8004742:	f003 0308 	and.w	r3, r3, #8
 8004746:	2b08      	cmp	r3, #8
 8004748:	d122      	bne.n	8004790 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	68db      	ldr	r3, [r3, #12]
 8004750:	f003 0308 	and.w	r3, r3, #8
 8004754:	2b08      	cmp	r3, #8
 8004756:	d11b      	bne.n	8004790 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	f06f 0208 	mvn.w	r2, #8
 8004760:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	2204      	movs	r2, #4
 8004766:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	69db      	ldr	r3, [r3, #28]
 800476e:	f003 0303 	and.w	r3, r3, #3
 8004772:	2b00      	cmp	r3, #0
 8004774:	d003      	beq.n	800477e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004776:	6878      	ldr	r0, [r7, #4]
 8004778:	f000 fa18 	bl	8004bac <HAL_TIM_IC_CaptureCallback>
 800477c:	e005      	b.n	800478a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800477e:	6878      	ldr	r0, [r7, #4]
 8004780:	f000 fa0a 	bl	8004b98 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004784:	6878      	ldr	r0, [r7, #4]
 8004786:	f000 fa1b 	bl	8004bc0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	2200      	movs	r2, #0
 800478e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	691b      	ldr	r3, [r3, #16]
 8004796:	f003 0310 	and.w	r3, r3, #16
 800479a:	2b10      	cmp	r3, #16
 800479c:	d122      	bne.n	80047e4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	68db      	ldr	r3, [r3, #12]
 80047a4:	f003 0310 	and.w	r3, r3, #16
 80047a8:	2b10      	cmp	r3, #16
 80047aa:	d11b      	bne.n	80047e4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	f06f 0210 	mvn.w	r2, #16
 80047b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	2208      	movs	r2, #8
 80047ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	69db      	ldr	r3, [r3, #28]
 80047c2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d003      	beq.n	80047d2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80047ca:	6878      	ldr	r0, [r7, #4]
 80047cc:	f000 f9ee 	bl	8004bac <HAL_TIM_IC_CaptureCallback>
 80047d0:	e005      	b.n	80047de <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80047d2:	6878      	ldr	r0, [r7, #4]
 80047d4:	f000 f9e0 	bl	8004b98 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80047d8:	6878      	ldr	r0, [r7, #4]
 80047da:	f000 f9f1 	bl	8004bc0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	2200      	movs	r2, #0
 80047e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	691b      	ldr	r3, [r3, #16]
 80047ea:	f003 0301 	and.w	r3, r3, #1
 80047ee:	2b01      	cmp	r3, #1
 80047f0:	d10e      	bne.n	8004810 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	68db      	ldr	r3, [r3, #12]
 80047f8:	f003 0301 	and.w	r3, r3, #1
 80047fc:	2b01      	cmp	r3, #1
 80047fe:	d107      	bne.n	8004810 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	f06f 0201 	mvn.w	r2, #1
 8004808:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800480a:	6878      	ldr	r0, [r7, #4]
 800480c:	f7fd faaa 	bl	8001d64 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	691b      	ldr	r3, [r3, #16]
 8004816:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800481a:	2b80      	cmp	r3, #128	; 0x80
 800481c:	d10e      	bne.n	800483c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	68db      	ldr	r3, [r3, #12]
 8004824:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004828:	2b80      	cmp	r3, #128	; 0x80
 800482a:	d107      	bne.n	800483c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004834:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004836:	6878      	ldr	r0, [r7, #4]
 8004838:	f000 fcf8 	bl	800522c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	691b      	ldr	r3, [r3, #16]
 8004842:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004846:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800484a:	d10e      	bne.n	800486a <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	68db      	ldr	r3, [r3, #12]
 8004852:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004856:	2b80      	cmp	r3, #128	; 0x80
 8004858:	d107      	bne.n	800486a <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8004862:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004864:	6878      	ldr	r0, [r7, #4]
 8004866:	f000 fceb 	bl	8005240 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	691b      	ldr	r3, [r3, #16]
 8004870:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004874:	2b40      	cmp	r3, #64	; 0x40
 8004876:	d10e      	bne.n	8004896 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	68db      	ldr	r3, [r3, #12]
 800487e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004882:	2b40      	cmp	r3, #64	; 0x40
 8004884:	d107      	bne.n	8004896 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800488e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004890:	6878      	ldr	r0, [r7, #4]
 8004892:	f000 f99f 	bl	8004bd4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	691b      	ldr	r3, [r3, #16]
 800489c:	f003 0320 	and.w	r3, r3, #32
 80048a0:	2b20      	cmp	r3, #32
 80048a2:	d10e      	bne.n	80048c2 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	68db      	ldr	r3, [r3, #12]
 80048aa:	f003 0320 	and.w	r3, r3, #32
 80048ae:	2b20      	cmp	r3, #32
 80048b0:	d107      	bne.n	80048c2 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	f06f 0220 	mvn.w	r2, #32
 80048ba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80048bc:	6878      	ldr	r0, [r7, #4]
 80048be:	f000 fcab 	bl	8005218 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80048c2:	bf00      	nop
 80048c4:	3708      	adds	r7, #8
 80048c6:	46bd      	mov	sp, r7
 80048c8:	bd80      	pop	{r7, pc}

080048ca <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80048ca:	b580      	push	{r7, lr}
 80048cc:	b086      	sub	sp, #24
 80048ce:	af00      	add	r7, sp, #0
 80048d0:	60f8      	str	r0, [r7, #12]
 80048d2:	60b9      	str	r1, [r7, #8]
 80048d4:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80048d6:	2300      	movs	r3, #0
 80048d8:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80048e0:	2b01      	cmp	r3, #1
 80048e2:	d101      	bne.n	80048e8 <HAL_TIM_IC_ConfigChannel+0x1e>
 80048e4:	2302      	movs	r3, #2
 80048e6:	e088      	b.n	80049fa <HAL_TIM_IC_ConfigChannel+0x130>
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	2201      	movs	r2, #1
 80048ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d11b      	bne.n	800492e <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	6818      	ldr	r0, [r3, #0]
 80048fa:	68bb      	ldr	r3, [r7, #8]
 80048fc:	6819      	ldr	r1, [r3, #0]
 80048fe:	68bb      	ldr	r3, [r7, #8]
 8004900:	685a      	ldr	r2, [r3, #4]
 8004902:	68bb      	ldr	r3, [r7, #8]
 8004904:	68db      	ldr	r3, [r3, #12]
 8004906:	f000 fa0f 	bl	8004d28 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	699a      	ldr	r2, [r3, #24]
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	f022 020c 	bic.w	r2, r2, #12
 8004918:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	6999      	ldr	r1, [r3, #24]
 8004920:	68bb      	ldr	r3, [r7, #8]
 8004922:	689a      	ldr	r2, [r3, #8]
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	430a      	orrs	r2, r1
 800492a:	619a      	str	r2, [r3, #24]
 800492c:	e060      	b.n	80049f0 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	2b04      	cmp	r3, #4
 8004932:	d11c      	bne.n	800496e <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	6818      	ldr	r0, [r3, #0]
 8004938:	68bb      	ldr	r3, [r7, #8]
 800493a:	6819      	ldr	r1, [r3, #0]
 800493c:	68bb      	ldr	r3, [r7, #8]
 800493e:	685a      	ldr	r2, [r3, #4]
 8004940:	68bb      	ldr	r3, [r7, #8]
 8004942:	68db      	ldr	r3, [r3, #12]
 8004944:	f000 fa93 	bl	8004e6e <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	699a      	ldr	r2, [r3, #24]
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8004956:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	6999      	ldr	r1, [r3, #24]
 800495e:	68bb      	ldr	r3, [r7, #8]
 8004960:	689b      	ldr	r3, [r3, #8]
 8004962:	021a      	lsls	r2, r3, #8
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	430a      	orrs	r2, r1
 800496a:	619a      	str	r2, [r3, #24]
 800496c:	e040      	b.n	80049f0 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	2b08      	cmp	r3, #8
 8004972:	d11b      	bne.n	80049ac <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	6818      	ldr	r0, [r3, #0]
 8004978:	68bb      	ldr	r3, [r7, #8]
 800497a:	6819      	ldr	r1, [r3, #0]
 800497c:	68bb      	ldr	r3, [r7, #8]
 800497e:	685a      	ldr	r2, [r3, #4]
 8004980:	68bb      	ldr	r3, [r7, #8]
 8004982:	68db      	ldr	r3, [r3, #12]
 8004984:	f000 fae0 	bl	8004f48 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	69da      	ldr	r2, [r3, #28]
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	f022 020c 	bic.w	r2, r2, #12
 8004996:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	69d9      	ldr	r1, [r3, #28]
 800499e:	68bb      	ldr	r3, [r7, #8]
 80049a0:	689a      	ldr	r2, [r3, #8]
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	430a      	orrs	r2, r1
 80049a8:	61da      	str	r2, [r3, #28]
 80049aa:	e021      	b.n	80049f0 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	2b0c      	cmp	r3, #12
 80049b0:	d11c      	bne.n	80049ec <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	6818      	ldr	r0, [r3, #0]
 80049b6:	68bb      	ldr	r3, [r7, #8]
 80049b8:	6819      	ldr	r1, [r3, #0]
 80049ba:	68bb      	ldr	r3, [r7, #8]
 80049bc:	685a      	ldr	r2, [r3, #4]
 80049be:	68bb      	ldr	r3, [r7, #8]
 80049c0:	68db      	ldr	r3, [r3, #12]
 80049c2:	f000 fafd 	bl	8004fc0 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	69da      	ldr	r2, [r3, #28]
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80049d4:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	69d9      	ldr	r1, [r3, #28]
 80049dc:	68bb      	ldr	r3, [r7, #8]
 80049de:	689b      	ldr	r3, [r3, #8]
 80049e0:	021a      	lsls	r2, r3, #8
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	430a      	orrs	r2, r1
 80049e8:	61da      	str	r2, [r3, #28]
 80049ea:	e001      	b.n	80049f0 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 80049ec:	2301      	movs	r3, #1
 80049ee:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	2200      	movs	r2, #0
 80049f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80049f8:	7dfb      	ldrb	r3, [r7, #23]
}
 80049fa:	4618      	mov	r0, r3
 80049fc:	3718      	adds	r7, #24
 80049fe:	46bd      	mov	sp, r7
 8004a00:	bd80      	pop	{r7, pc}
	...

08004a04 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004a04:	b580      	push	{r7, lr}
 8004a06:	b084      	sub	sp, #16
 8004a08:	af00      	add	r7, sp, #0
 8004a0a:	6078      	str	r0, [r7, #4]
 8004a0c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004a0e:	2300      	movs	r3, #0
 8004a10:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004a18:	2b01      	cmp	r3, #1
 8004a1a:	d101      	bne.n	8004a20 <HAL_TIM_ConfigClockSource+0x1c>
 8004a1c:	2302      	movs	r3, #2
 8004a1e:	e0b4      	b.n	8004b8a <HAL_TIM_ConfigClockSource+0x186>
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	2201      	movs	r2, #1
 8004a24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	2202      	movs	r2, #2
 8004a2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	689b      	ldr	r3, [r3, #8]
 8004a36:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004a38:	68ba      	ldr	r2, [r7, #8]
 8004a3a:	4b56      	ldr	r3, [pc, #344]	; (8004b94 <HAL_TIM_ConfigClockSource+0x190>)
 8004a3c:	4013      	ands	r3, r2
 8004a3e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004a40:	68bb      	ldr	r3, [r7, #8]
 8004a42:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004a46:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	68ba      	ldr	r2, [r7, #8]
 8004a4e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004a50:	683b      	ldr	r3, [r7, #0]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004a58:	d03e      	beq.n	8004ad8 <HAL_TIM_ConfigClockSource+0xd4>
 8004a5a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004a5e:	f200 8087 	bhi.w	8004b70 <HAL_TIM_ConfigClockSource+0x16c>
 8004a62:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004a66:	f000 8086 	beq.w	8004b76 <HAL_TIM_ConfigClockSource+0x172>
 8004a6a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004a6e:	d87f      	bhi.n	8004b70 <HAL_TIM_ConfigClockSource+0x16c>
 8004a70:	2b70      	cmp	r3, #112	; 0x70
 8004a72:	d01a      	beq.n	8004aaa <HAL_TIM_ConfigClockSource+0xa6>
 8004a74:	2b70      	cmp	r3, #112	; 0x70
 8004a76:	d87b      	bhi.n	8004b70 <HAL_TIM_ConfigClockSource+0x16c>
 8004a78:	2b60      	cmp	r3, #96	; 0x60
 8004a7a:	d050      	beq.n	8004b1e <HAL_TIM_ConfigClockSource+0x11a>
 8004a7c:	2b60      	cmp	r3, #96	; 0x60
 8004a7e:	d877      	bhi.n	8004b70 <HAL_TIM_ConfigClockSource+0x16c>
 8004a80:	2b50      	cmp	r3, #80	; 0x50
 8004a82:	d03c      	beq.n	8004afe <HAL_TIM_ConfigClockSource+0xfa>
 8004a84:	2b50      	cmp	r3, #80	; 0x50
 8004a86:	d873      	bhi.n	8004b70 <HAL_TIM_ConfigClockSource+0x16c>
 8004a88:	2b40      	cmp	r3, #64	; 0x40
 8004a8a:	d058      	beq.n	8004b3e <HAL_TIM_ConfigClockSource+0x13a>
 8004a8c:	2b40      	cmp	r3, #64	; 0x40
 8004a8e:	d86f      	bhi.n	8004b70 <HAL_TIM_ConfigClockSource+0x16c>
 8004a90:	2b30      	cmp	r3, #48	; 0x30
 8004a92:	d064      	beq.n	8004b5e <HAL_TIM_ConfigClockSource+0x15a>
 8004a94:	2b30      	cmp	r3, #48	; 0x30
 8004a96:	d86b      	bhi.n	8004b70 <HAL_TIM_ConfigClockSource+0x16c>
 8004a98:	2b20      	cmp	r3, #32
 8004a9a:	d060      	beq.n	8004b5e <HAL_TIM_ConfigClockSource+0x15a>
 8004a9c:	2b20      	cmp	r3, #32
 8004a9e:	d867      	bhi.n	8004b70 <HAL_TIM_ConfigClockSource+0x16c>
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d05c      	beq.n	8004b5e <HAL_TIM_ConfigClockSource+0x15a>
 8004aa4:	2b10      	cmp	r3, #16
 8004aa6:	d05a      	beq.n	8004b5e <HAL_TIM_ConfigClockSource+0x15a>
 8004aa8:	e062      	b.n	8004b70 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	6818      	ldr	r0, [r3, #0]
 8004aae:	683b      	ldr	r3, [r7, #0]
 8004ab0:	6899      	ldr	r1, [r3, #8]
 8004ab2:	683b      	ldr	r3, [r7, #0]
 8004ab4:	685a      	ldr	r2, [r3, #4]
 8004ab6:	683b      	ldr	r3, [r7, #0]
 8004ab8:	68db      	ldr	r3, [r3, #12]
 8004aba:	f000 fad9 	bl	8005070 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	689b      	ldr	r3, [r3, #8]
 8004ac4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004ac6:	68bb      	ldr	r3, [r7, #8]
 8004ac8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004acc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	68ba      	ldr	r2, [r7, #8]
 8004ad4:	609a      	str	r2, [r3, #8]
      break;
 8004ad6:	e04f      	b.n	8004b78 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	6818      	ldr	r0, [r3, #0]
 8004adc:	683b      	ldr	r3, [r7, #0]
 8004ade:	6899      	ldr	r1, [r3, #8]
 8004ae0:	683b      	ldr	r3, [r7, #0]
 8004ae2:	685a      	ldr	r2, [r3, #4]
 8004ae4:	683b      	ldr	r3, [r7, #0]
 8004ae6:	68db      	ldr	r3, [r3, #12]
 8004ae8:	f000 fac2 	bl	8005070 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	689a      	ldr	r2, [r3, #8]
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004afa:	609a      	str	r2, [r3, #8]
      break;
 8004afc:	e03c      	b.n	8004b78 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	6818      	ldr	r0, [r3, #0]
 8004b02:	683b      	ldr	r3, [r7, #0]
 8004b04:	6859      	ldr	r1, [r3, #4]
 8004b06:	683b      	ldr	r3, [r7, #0]
 8004b08:	68db      	ldr	r3, [r3, #12]
 8004b0a:	461a      	mov	r2, r3
 8004b0c:	f000 f980 	bl	8004e10 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	2150      	movs	r1, #80	; 0x50
 8004b16:	4618      	mov	r0, r3
 8004b18:	f000 fa8f 	bl	800503a <TIM_ITRx_SetConfig>
      break;
 8004b1c:	e02c      	b.n	8004b78 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	6818      	ldr	r0, [r3, #0]
 8004b22:	683b      	ldr	r3, [r7, #0]
 8004b24:	6859      	ldr	r1, [r3, #4]
 8004b26:	683b      	ldr	r3, [r7, #0]
 8004b28:	68db      	ldr	r3, [r3, #12]
 8004b2a:	461a      	mov	r2, r3
 8004b2c:	f000 f9dc 	bl	8004ee8 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	2160      	movs	r1, #96	; 0x60
 8004b36:	4618      	mov	r0, r3
 8004b38:	f000 fa7f 	bl	800503a <TIM_ITRx_SetConfig>
      break;
 8004b3c:	e01c      	b.n	8004b78 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	6818      	ldr	r0, [r3, #0]
 8004b42:	683b      	ldr	r3, [r7, #0]
 8004b44:	6859      	ldr	r1, [r3, #4]
 8004b46:	683b      	ldr	r3, [r7, #0]
 8004b48:	68db      	ldr	r3, [r3, #12]
 8004b4a:	461a      	mov	r2, r3
 8004b4c:	f000 f960 	bl	8004e10 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	2140      	movs	r1, #64	; 0x40
 8004b56:	4618      	mov	r0, r3
 8004b58:	f000 fa6f 	bl	800503a <TIM_ITRx_SetConfig>
      break;
 8004b5c:	e00c      	b.n	8004b78 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681a      	ldr	r2, [r3, #0]
 8004b62:	683b      	ldr	r3, [r7, #0]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	4619      	mov	r1, r3
 8004b68:	4610      	mov	r0, r2
 8004b6a:	f000 fa66 	bl	800503a <TIM_ITRx_SetConfig>
      break;
 8004b6e:	e003      	b.n	8004b78 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004b70:	2301      	movs	r3, #1
 8004b72:	73fb      	strb	r3, [r7, #15]
      break;
 8004b74:	e000      	b.n	8004b78 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004b76:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	2201      	movs	r2, #1
 8004b7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	2200      	movs	r2, #0
 8004b84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004b88:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b8a:	4618      	mov	r0, r3
 8004b8c:	3710      	adds	r7, #16
 8004b8e:	46bd      	mov	sp, r7
 8004b90:	bd80      	pop	{r7, pc}
 8004b92:	bf00      	nop
 8004b94:	fffeff88 	.word	0xfffeff88

08004b98 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004b98:	b480      	push	{r7}
 8004b9a:	b083      	sub	sp, #12
 8004b9c:	af00      	add	r7, sp, #0
 8004b9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004ba0:	bf00      	nop
 8004ba2:	370c      	adds	r7, #12
 8004ba4:	46bd      	mov	sp, r7
 8004ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004baa:	4770      	bx	lr

08004bac <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004bac:	b480      	push	{r7}
 8004bae:	b083      	sub	sp, #12
 8004bb0:	af00      	add	r7, sp, #0
 8004bb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004bb4:	bf00      	nop
 8004bb6:	370c      	adds	r7, #12
 8004bb8:	46bd      	mov	sp, r7
 8004bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bbe:	4770      	bx	lr

08004bc0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004bc0:	b480      	push	{r7}
 8004bc2:	b083      	sub	sp, #12
 8004bc4:	af00      	add	r7, sp, #0
 8004bc6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004bc8:	bf00      	nop
 8004bca:	370c      	adds	r7, #12
 8004bcc:	46bd      	mov	sp, r7
 8004bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd2:	4770      	bx	lr

08004bd4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004bd4:	b480      	push	{r7}
 8004bd6:	b083      	sub	sp, #12
 8004bd8:	af00      	add	r7, sp, #0
 8004bda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004bdc:	bf00      	nop
 8004bde:	370c      	adds	r7, #12
 8004be0:	46bd      	mov	sp, r7
 8004be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004be6:	4770      	bx	lr

08004be8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004be8:	b480      	push	{r7}
 8004bea:	b085      	sub	sp, #20
 8004bec:	af00      	add	r7, sp, #0
 8004bee:	6078      	str	r0, [r7, #4]
 8004bf0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	4a40      	ldr	r2, [pc, #256]	; (8004cfc <TIM_Base_SetConfig+0x114>)
 8004bfc:	4293      	cmp	r3, r2
 8004bfe:	d013      	beq.n	8004c28 <TIM_Base_SetConfig+0x40>
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004c06:	d00f      	beq.n	8004c28 <TIM_Base_SetConfig+0x40>
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	4a3d      	ldr	r2, [pc, #244]	; (8004d00 <TIM_Base_SetConfig+0x118>)
 8004c0c:	4293      	cmp	r3, r2
 8004c0e:	d00b      	beq.n	8004c28 <TIM_Base_SetConfig+0x40>
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	4a3c      	ldr	r2, [pc, #240]	; (8004d04 <TIM_Base_SetConfig+0x11c>)
 8004c14:	4293      	cmp	r3, r2
 8004c16:	d007      	beq.n	8004c28 <TIM_Base_SetConfig+0x40>
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	4a3b      	ldr	r2, [pc, #236]	; (8004d08 <TIM_Base_SetConfig+0x120>)
 8004c1c:	4293      	cmp	r3, r2
 8004c1e:	d003      	beq.n	8004c28 <TIM_Base_SetConfig+0x40>
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	4a3a      	ldr	r2, [pc, #232]	; (8004d0c <TIM_Base_SetConfig+0x124>)
 8004c24:	4293      	cmp	r3, r2
 8004c26:	d108      	bne.n	8004c3a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c2e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004c30:	683b      	ldr	r3, [r7, #0]
 8004c32:	685b      	ldr	r3, [r3, #4]
 8004c34:	68fa      	ldr	r2, [r7, #12]
 8004c36:	4313      	orrs	r3, r2
 8004c38:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	4a2f      	ldr	r2, [pc, #188]	; (8004cfc <TIM_Base_SetConfig+0x114>)
 8004c3e:	4293      	cmp	r3, r2
 8004c40:	d02b      	beq.n	8004c9a <TIM_Base_SetConfig+0xb2>
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004c48:	d027      	beq.n	8004c9a <TIM_Base_SetConfig+0xb2>
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	4a2c      	ldr	r2, [pc, #176]	; (8004d00 <TIM_Base_SetConfig+0x118>)
 8004c4e:	4293      	cmp	r3, r2
 8004c50:	d023      	beq.n	8004c9a <TIM_Base_SetConfig+0xb2>
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	4a2b      	ldr	r2, [pc, #172]	; (8004d04 <TIM_Base_SetConfig+0x11c>)
 8004c56:	4293      	cmp	r3, r2
 8004c58:	d01f      	beq.n	8004c9a <TIM_Base_SetConfig+0xb2>
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	4a2a      	ldr	r2, [pc, #168]	; (8004d08 <TIM_Base_SetConfig+0x120>)
 8004c5e:	4293      	cmp	r3, r2
 8004c60:	d01b      	beq.n	8004c9a <TIM_Base_SetConfig+0xb2>
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	4a29      	ldr	r2, [pc, #164]	; (8004d0c <TIM_Base_SetConfig+0x124>)
 8004c66:	4293      	cmp	r3, r2
 8004c68:	d017      	beq.n	8004c9a <TIM_Base_SetConfig+0xb2>
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	4a28      	ldr	r2, [pc, #160]	; (8004d10 <TIM_Base_SetConfig+0x128>)
 8004c6e:	4293      	cmp	r3, r2
 8004c70:	d013      	beq.n	8004c9a <TIM_Base_SetConfig+0xb2>
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	4a27      	ldr	r2, [pc, #156]	; (8004d14 <TIM_Base_SetConfig+0x12c>)
 8004c76:	4293      	cmp	r3, r2
 8004c78:	d00f      	beq.n	8004c9a <TIM_Base_SetConfig+0xb2>
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	4a26      	ldr	r2, [pc, #152]	; (8004d18 <TIM_Base_SetConfig+0x130>)
 8004c7e:	4293      	cmp	r3, r2
 8004c80:	d00b      	beq.n	8004c9a <TIM_Base_SetConfig+0xb2>
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	4a25      	ldr	r2, [pc, #148]	; (8004d1c <TIM_Base_SetConfig+0x134>)
 8004c86:	4293      	cmp	r3, r2
 8004c88:	d007      	beq.n	8004c9a <TIM_Base_SetConfig+0xb2>
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	4a24      	ldr	r2, [pc, #144]	; (8004d20 <TIM_Base_SetConfig+0x138>)
 8004c8e:	4293      	cmp	r3, r2
 8004c90:	d003      	beq.n	8004c9a <TIM_Base_SetConfig+0xb2>
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	4a23      	ldr	r2, [pc, #140]	; (8004d24 <TIM_Base_SetConfig+0x13c>)
 8004c96:	4293      	cmp	r3, r2
 8004c98:	d108      	bne.n	8004cac <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004ca0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004ca2:	683b      	ldr	r3, [r7, #0]
 8004ca4:	68db      	ldr	r3, [r3, #12]
 8004ca6:	68fa      	ldr	r2, [r7, #12]
 8004ca8:	4313      	orrs	r3, r2
 8004caa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004cb2:	683b      	ldr	r3, [r7, #0]
 8004cb4:	695b      	ldr	r3, [r3, #20]
 8004cb6:	4313      	orrs	r3, r2
 8004cb8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	68fa      	ldr	r2, [r7, #12]
 8004cbe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004cc0:	683b      	ldr	r3, [r7, #0]
 8004cc2:	689a      	ldr	r2, [r3, #8]
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004cc8:	683b      	ldr	r3, [r7, #0]
 8004cca:	681a      	ldr	r2, [r3, #0]
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	4a0a      	ldr	r2, [pc, #40]	; (8004cfc <TIM_Base_SetConfig+0x114>)
 8004cd4:	4293      	cmp	r3, r2
 8004cd6:	d003      	beq.n	8004ce0 <TIM_Base_SetConfig+0xf8>
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	4a0c      	ldr	r2, [pc, #48]	; (8004d0c <TIM_Base_SetConfig+0x124>)
 8004cdc:	4293      	cmp	r3, r2
 8004cde:	d103      	bne.n	8004ce8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004ce0:	683b      	ldr	r3, [r7, #0]
 8004ce2:	691a      	ldr	r2, [r3, #16]
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	2201      	movs	r2, #1
 8004cec:	615a      	str	r2, [r3, #20]
}
 8004cee:	bf00      	nop
 8004cf0:	3714      	adds	r7, #20
 8004cf2:	46bd      	mov	sp, r7
 8004cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf8:	4770      	bx	lr
 8004cfa:	bf00      	nop
 8004cfc:	40010000 	.word	0x40010000
 8004d00:	40000400 	.word	0x40000400
 8004d04:	40000800 	.word	0x40000800
 8004d08:	40000c00 	.word	0x40000c00
 8004d0c:	40010400 	.word	0x40010400
 8004d10:	40014000 	.word	0x40014000
 8004d14:	40014400 	.word	0x40014400
 8004d18:	40014800 	.word	0x40014800
 8004d1c:	40001800 	.word	0x40001800
 8004d20:	40001c00 	.word	0x40001c00
 8004d24:	40002000 	.word	0x40002000

08004d28 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8004d28:	b480      	push	{r7}
 8004d2a:	b087      	sub	sp, #28
 8004d2c:	af00      	add	r7, sp, #0
 8004d2e:	60f8      	str	r0, [r7, #12]
 8004d30:	60b9      	str	r1, [r7, #8]
 8004d32:	607a      	str	r2, [r7, #4]
 8004d34:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	6a1b      	ldr	r3, [r3, #32]
 8004d3a:	f023 0201 	bic.w	r2, r3, #1
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	699b      	ldr	r3, [r3, #24]
 8004d46:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	6a1b      	ldr	r3, [r3, #32]
 8004d4c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	4a28      	ldr	r2, [pc, #160]	; (8004df4 <TIM_TI1_SetConfig+0xcc>)
 8004d52:	4293      	cmp	r3, r2
 8004d54:	d01b      	beq.n	8004d8e <TIM_TI1_SetConfig+0x66>
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d5c:	d017      	beq.n	8004d8e <TIM_TI1_SetConfig+0x66>
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	4a25      	ldr	r2, [pc, #148]	; (8004df8 <TIM_TI1_SetConfig+0xd0>)
 8004d62:	4293      	cmp	r3, r2
 8004d64:	d013      	beq.n	8004d8e <TIM_TI1_SetConfig+0x66>
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	4a24      	ldr	r2, [pc, #144]	; (8004dfc <TIM_TI1_SetConfig+0xd4>)
 8004d6a:	4293      	cmp	r3, r2
 8004d6c:	d00f      	beq.n	8004d8e <TIM_TI1_SetConfig+0x66>
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	4a23      	ldr	r2, [pc, #140]	; (8004e00 <TIM_TI1_SetConfig+0xd8>)
 8004d72:	4293      	cmp	r3, r2
 8004d74:	d00b      	beq.n	8004d8e <TIM_TI1_SetConfig+0x66>
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	4a22      	ldr	r2, [pc, #136]	; (8004e04 <TIM_TI1_SetConfig+0xdc>)
 8004d7a:	4293      	cmp	r3, r2
 8004d7c:	d007      	beq.n	8004d8e <TIM_TI1_SetConfig+0x66>
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	4a21      	ldr	r2, [pc, #132]	; (8004e08 <TIM_TI1_SetConfig+0xe0>)
 8004d82:	4293      	cmp	r3, r2
 8004d84:	d003      	beq.n	8004d8e <TIM_TI1_SetConfig+0x66>
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	4a20      	ldr	r2, [pc, #128]	; (8004e0c <TIM_TI1_SetConfig+0xe4>)
 8004d8a:	4293      	cmp	r3, r2
 8004d8c:	d101      	bne.n	8004d92 <TIM_TI1_SetConfig+0x6a>
 8004d8e:	2301      	movs	r3, #1
 8004d90:	e000      	b.n	8004d94 <TIM_TI1_SetConfig+0x6c>
 8004d92:	2300      	movs	r3, #0
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d008      	beq.n	8004daa <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8004d98:	697b      	ldr	r3, [r7, #20]
 8004d9a:	f023 0303 	bic.w	r3, r3, #3
 8004d9e:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8004da0:	697a      	ldr	r2, [r7, #20]
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	4313      	orrs	r3, r2
 8004da6:	617b      	str	r3, [r7, #20]
 8004da8:	e003      	b.n	8004db2 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8004daa:	697b      	ldr	r3, [r7, #20]
 8004dac:	f043 0301 	orr.w	r3, r3, #1
 8004db0:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004db2:	697b      	ldr	r3, [r7, #20]
 8004db4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004db8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8004dba:	683b      	ldr	r3, [r7, #0]
 8004dbc:	011b      	lsls	r3, r3, #4
 8004dbe:	b2db      	uxtb	r3, r3
 8004dc0:	697a      	ldr	r2, [r7, #20]
 8004dc2:	4313      	orrs	r3, r2
 8004dc4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004dc6:	693b      	ldr	r3, [r7, #16]
 8004dc8:	f023 030a 	bic.w	r3, r3, #10
 8004dcc:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8004dce:	68bb      	ldr	r3, [r7, #8]
 8004dd0:	f003 030a 	and.w	r3, r3, #10
 8004dd4:	693a      	ldr	r2, [r7, #16]
 8004dd6:	4313      	orrs	r3, r2
 8004dd8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	697a      	ldr	r2, [r7, #20]
 8004dde:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	693a      	ldr	r2, [r7, #16]
 8004de4:	621a      	str	r2, [r3, #32]
}
 8004de6:	bf00      	nop
 8004de8:	371c      	adds	r7, #28
 8004dea:	46bd      	mov	sp, r7
 8004dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df0:	4770      	bx	lr
 8004df2:	bf00      	nop
 8004df4:	40010000 	.word	0x40010000
 8004df8:	40000400 	.word	0x40000400
 8004dfc:	40000800 	.word	0x40000800
 8004e00:	40000c00 	.word	0x40000c00
 8004e04:	40010400 	.word	0x40010400
 8004e08:	40014000 	.word	0x40014000
 8004e0c:	40001800 	.word	0x40001800

08004e10 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004e10:	b480      	push	{r7}
 8004e12:	b087      	sub	sp, #28
 8004e14:	af00      	add	r7, sp, #0
 8004e16:	60f8      	str	r0, [r7, #12]
 8004e18:	60b9      	str	r1, [r7, #8]
 8004e1a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	6a1b      	ldr	r3, [r3, #32]
 8004e20:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	6a1b      	ldr	r3, [r3, #32]
 8004e26:	f023 0201 	bic.w	r2, r3, #1
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	699b      	ldr	r3, [r3, #24]
 8004e32:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004e34:	693b      	ldr	r3, [r7, #16]
 8004e36:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004e3a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	011b      	lsls	r3, r3, #4
 8004e40:	693a      	ldr	r2, [r7, #16]
 8004e42:	4313      	orrs	r3, r2
 8004e44:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004e46:	697b      	ldr	r3, [r7, #20]
 8004e48:	f023 030a 	bic.w	r3, r3, #10
 8004e4c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004e4e:	697a      	ldr	r2, [r7, #20]
 8004e50:	68bb      	ldr	r3, [r7, #8]
 8004e52:	4313      	orrs	r3, r2
 8004e54:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	693a      	ldr	r2, [r7, #16]
 8004e5a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	697a      	ldr	r2, [r7, #20]
 8004e60:	621a      	str	r2, [r3, #32]
}
 8004e62:	bf00      	nop
 8004e64:	371c      	adds	r7, #28
 8004e66:	46bd      	mov	sp, r7
 8004e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e6c:	4770      	bx	lr

08004e6e <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004e6e:	b480      	push	{r7}
 8004e70:	b087      	sub	sp, #28
 8004e72:	af00      	add	r7, sp, #0
 8004e74:	60f8      	str	r0, [r7, #12]
 8004e76:	60b9      	str	r1, [r7, #8]
 8004e78:	607a      	str	r2, [r7, #4]
 8004e7a:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	6a1b      	ldr	r3, [r3, #32]
 8004e80:	f023 0210 	bic.w	r2, r3, #16
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	699b      	ldr	r3, [r3, #24]
 8004e8c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	6a1b      	ldr	r3, [r3, #32]
 8004e92:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8004e94:	697b      	ldr	r3, [r7, #20]
 8004e96:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004e9a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	021b      	lsls	r3, r3, #8
 8004ea0:	697a      	ldr	r2, [r7, #20]
 8004ea2:	4313      	orrs	r3, r2
 8004ea4:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004ea6:	697b      	ldr	r3, [r7, #20]
 8004ea8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004eac:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8004eae:	683b      	ldr	r3, [r7, #0]
 8004eb0:	031b      	lsls	r3, r3, #12
 8004eb2:	b29b      	uxth	r3, r3
 8004eb4:	697a      	ldr	r2, [r7, #20]
 8004eb6:	4313      	orrs	r3, r2
 8004eb8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004eba:	693b      	ldr	r3, [r7, #16]
 8004ebc:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004ec0:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8004ec2:	68bb      	ldr	r3, [r7, #8]
 8004ec4:	011b      	lsls	r3, r3, #4
 8004ec6:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8004eca:	693a      	ldr	r2, [r7, #16]
 8004ecc:	4313      	orrs	r3, r2
 8004ece:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	697a      	ldr	r2, [r7, #20]
 8004ed4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	693a      	ldr	r2, [r7, #16]
 8004eda:	621a      	str	r2, [r3, #32]
}
 8004edc:	bf00      	nop
 8004ede:	371c      	adds	r7, #28
 8004ee0:	46bd      	mov	sp, r7
 8004ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee6:	4770      	bx	lr

08004ee8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004ee8:	b480      	push	{r7}
 8004eea:	b087      	sub	sp, #28
 8004eec:	af00      	add	r7, sp, #0
 8004eee:	60f8      	str	r0, [r7, #12]
 8004ef0:	60b9      	str	r1, [r7, #8]
 8004ef2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	6a1b      	ldr	r3, [r3, #32]
 8004ef8:	f023 0210 	bic.w	r2, r3, #16
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	699b      	ldr	r3, [r3, #24]
 8004f04:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	6a1b      	ldr	r3, [r3, #32]
 8004f0a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004f0c:	697b      	ldr	r3, [r7, #20]
 8004f0e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004f12:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	031b      	lsls	r3, r3, #12
 8004f18:	697a      	ldr	r2, [r7, #20]
 8004f1a:	4313      	orrs	r3, r2
 8004f1c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004f1e:	693b      	ldr	r3, [r7, #16]
 8004f20:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004f24:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004f26:	68bb      	ldr	r3, [r7, #8]
 8004f28:	011b      	lsls	r3, r3, #4
 8004f2a:	693a      	ldr	r2, [r7, #16]
 8004f2c:	4313      	orrs	r3, r2
 8004f2e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	697a      	ldr	r2, [r7, #20]
 8004f34:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	693a      	ldr	r2, [r7, #16]
 8004f3a:	621a      	str	r2, [r3, #32]
}
 8004f3c:	bf00      	nop
 8004f3e:	371c      	adds	r7, #28
 8004f40:	46bd      	mov	sp, r7
 8004f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f46:	4770      	bx	lr

08004f48 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004f48:	b480      	push	{r7}
 8004f4a:	b087      	sub	sp, #28
 8004f4c:	af00      	add	r7, sp, #0
 8004f4e:	60f8      	str	r0, [r7, #12]
 8004f50:	60b9      	str	r1, [r7, #8]
 8004f52:	607a      	str	r2, [r7, #4]
 8004f54:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	6a1b      	ldr	r3, [r3, #32]
 8004f5a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	69db      	ldr	r3, [r3, #28]
 8004f66:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	6a1b      	ldr	r3, [r3, #32]
 8004f6c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8004f6e:	697b      	ldr	r3, [r7, #20]
 8004f70:	f023 0303 	bic.w	r3, r3, #3
 8004f74:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8004f76:	697a      	ldr	r2, [r7, #20]
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	4313      	orrs	r3, r2
 8004f7c:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8004f7e:	697b      	ldr	r3, [r7, #20]
 8004f80:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004f84:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8004f86:	683b      	ldr	r3, [r7, #0]
 8004f88:	011b      	lsls	r3, r3, #4
 8004f8a:	b2db      	uxtb	r3, r3
 8004f8c:	697a      	ldr	r2, [r7, #20]
 8004f8e:	4313      	orrs	r3, r2
 8004f90:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8004f92:	693b      	ldr	r3, [r7, #16]
 8004f94:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8004f98:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8004f9a:	68bb      	ldr	r3, [r7, #8]
 8004f9c:	021b      	lsls	r3, r3, #8
 8004f9e:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8004fa2:	693a      	ldr	r2, [r7, #16]
 8004fa4:	4313      	orrs	r3, r2
 8004fa6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	697a      	ldr	r2, [r7, #20]
 8004fac:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	693a      	ldr	r2, [r7, #16]
 8004fb2:	621a      	str	r2, [r3, #32]
}
 8004fb4:	bf00      	nop
 8004fb6:	371c      	adds	r7, #28
 8004fb8:	46bd      	mov	sp, r7
 8004fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fbe:	4770      	bx	lr

08004fc0 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004fc0:	b480      	push	{r7}
 8004fc2:	b087      	sub	sp, #28
 8004fc4:	af00      	add	r7, sp, #0
 8004fc6:	60f8      	str	r0, [r7, #12]
 8004fc8:	60b9      	str	r1, [r7, #8]
 8004fca:	607a      	str	r2, [r7, #4]
 8004fcc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	6a1b      	ldr	r3, [r3, #32]
 8004fd2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	69db      	ldr	r3, [r3, #28]
 8004fde:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	6a1b      	ldr	r3, [r3, #32]
 8004fe4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8004fe6:	697b      	ldr	r3, [r7, #20]
 8004fe8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004fec:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	021b      	lsls	r3, r3, #8
 8004ff2:	697a      	ldr	r2, [r7, #20]
 8004ff4:	4313      	orrs	r3, r2
 8004ff6:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8004ff8:	697b      	ldr	r3, [r7, #20]
 8004ffa:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004ffe:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8005000:	683b      	ldr	r3, [r7, #0]
 8005002:	031b      	lsls	r3, r3, #12
 8005004:	b29b      	uxth	r3, r3
 8005006:	697a      	ldr	r2, [r7, #20]
 8005008:	4313      	orrs	r3, r2
 800500a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800500c:	693b      	ldr	r3, [r7, #16]
 800500e:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8005012:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8005014:	68bb      	ldr	r3, [r7, #8]
 8005016:	031b      	lsls	r3, r3, #12
 8005018:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 800501c:	693a      	ldr	r2, [r7, #16]
 800501e:	4313      	orrs	r3, r2
 8005020:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	697a      	ldr	r2, [r7, #20]
 8005026:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	693a      	ldr	r2, [r7, #16]
 800502c:	621a      	str	r2, [r3, #32]
}
 800502e:	bf00      	nop
 8005030:	371c      	adds	r7, #28
 8005032:	46bd      	mov	sp, r7
 8005034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005038:	4770      	bx	lr

0800503a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800503a:	b480      	push	{r7}
 800503c:	b085      	sub	sp, #20
 800503e:	af00      	add	r7, sp, #0
 8005040:	6078      	str	r0, [r7, #4]
 8005042:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	689b      	ldr	r3, [r3, #8]
 8005048:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005050:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005052:	683a      	ldr	r2, [r7, #0]
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	4313      	orrs	r3, r2
 8005058:	f043 0307 	orr.w	r3, r3, #7
 800505c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	68fa      	ldr	r2, [r7, #12]
 8005062:	609a      	str	r2, [r3, #8]
}
 8005064:	bf00      	nop
 8005066:	3714      	adds	r7, #20
 8005068:	46bd      	mov	sp, r7
 800506a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800506e:	4770      	bx	lr

08005070 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005070:	b480      	push	{r7}
 8005072:	b087      	sub	sp, #28
 8005074:	af00      	add	r7, sp, #0
 8005076:	60f8      	str	r0, [r7, #12]
 8005078:	60b9      	str	r1, [r7, #8]
 800507a:	607a      	str	r2, [r7, #4]
 800507c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	689b      	ldr	r3, [r3, #8]
 8005082:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005084:	697b      	ldr	r3, [r7, #20]
 8005086:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800508a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800508c:	683b      	ldr	r3, [r7, #0]
 800508e:	021a      	lsls	r2, r3, #8
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	431a      	orrs	r2, r3
 8005094:	68bb      	ldr	r3, [r7, #8]
 8005096:	4313      	orrs	r3, r2
 8005098:	697a      	ldr	r2, [r7, #20]
 800509a:	4313      	orrs	r3, r2
 800509c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	697a      	ldr	r2, [r7, #20]
 80050a2:	609a      	str	r2, [r3, #8]
}
 80050a4:	bf00      	nop
 80050a6:	371c      	adds	r7, #28
 80050a8:	46bd      	mov	sp, r7
 80050aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ae:	4770      	bx	lr

080050b0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80050b0:	b480      	push	{r7}
 80050b2:	b087      	sub	sp, #28
 80050b4:	af00      	add	r7, sp, #0
 80050b6:	60f8      	str	r0, [r7, #12]
 80050b8:	60b9      	str	r1, [r7, #8]
 80050ba:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80050bc:	68bb      	ldr	r3, [r7, #8]
 80050be:	f003 031f 	and.w	r3, r3, #31
 80050c2:	2201      	movs	r2, #1
 80050c4:	fa02 f303 	lsl.w	r3, r2, r3
 80050c8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	6a1a      	ldr	r2, [r3, #32]
 80050ce:	697b      	ldr	r3, [r7, #20]
 80050d0:	43db      	mvns	r3, r3
 80050d2:	401a      	ands	r2, r3
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	6a1a      	ldr	r2, [r3, #32]
 80050dc:	68bb      	ldr	r3, [r7, #8]
 80050de:	f003 031f 	and.w	r3, r3, #31
 80050e2:	6879      	ldr	r1, [r7, #4]
 80050e4:	fa01 f303 	lsl.w	r3, r1, r3
 80050e8:	431a      	orrs	r2, r3
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	621a      	str	r2, [r3, #32]
}
 80050ee:	bf00      	nop
 80050f0:	371c      	adds	r7, #28
 80050f2:	46bd      	mov	sp, r7
 80050f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f8:	4770      	bx	lr
	...

080050fc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80050fc:	b480      	push	{r7}
 80050fe:	b085      	sub	sp, #20
 8005100:	af00      	add	r7, sp, #0
 8005102:	6078      	str	r0, [r7, #4]
 8005104:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800510c:	2b01      	cmp	r3, #1
 800510e:	d101      	bne.n	8005114 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005110:	2302      	movs	r3, #2
 8005112:	e06d      	b.n	80051f0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	2201      	movs	r2, #1
 8005118:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	2202      	movs	r2, #2
 8005120:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	685b      	ldr	r3, [r3, #4]
 800512a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	689b      	ldr	r3, [r3, #8]
 8005132:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	4a30      	ldr	r2, [pc, #192]	; (80051fc <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800513a:	4293      	cmp	r3, r2
 800513c:	d004      	beq.n	8005148 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	4a2f      	ldr	r2, [pc, #188]	; (8005200 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005144:	4293      	cmp	r3, r2
 8005146:	d108      	bne.n	800515a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800514e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005150:	683b      	ldr	r3, [r7, #0]
 8005152:	685b      	ldr	r3, [r3, #4]
 8005154:	68fa      	ldr	r2, [r7, #12]
 8005156:	4313      	orrs	r3, r2
 8005158:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005160:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005162:	683b      	ldr	r3, [r7, #0]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	68fa      	ldr	r2, [r7, #12]
 8005168:	4313      	orrs	r3, r2
 800516a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	68fa      	ldr	r2, [r7, #12]
 8005172:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	4a20      	ldr	r2, [pc, #128]	; (80051fc <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800517a:	4293      	cmp	r3, r2
 800517c:	d022      	beq.n	80051c4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005186:	d01d      	beq.n	80051c4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	4a1d      	ldr	r2, [pc, #116]	; (8005204 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800518e:	4293      	cmp	r3, r2
 8005190:	d018      	beq.n	80051c4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	4a1c      	ldr	r2, [pc, #112]	; (8005208 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8005198:	4293      	cmp	r3, r2
 800519a:	d013      	beq.n	80051c4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	4a1a      	ldr	r2, [pc, #104]	; (800520c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80051a2:	4293      	cmp	r3, r2
 80051a4:	d00e      	beq.n	80051c4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	4a15      	ldr	r2, [pc, #84]	; (8005200 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80051ac:	4293      	cmp	r3, r2
 80051ae:	d009      	beq.n	80051c4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	4a16      	ldr	r2, [pc, #88]	; (8005210 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80051b6:	4293      	cmp	r3, r2
 80051b8:	d004      	beq.n	80051c4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	4a15      	ldr	r2, [pc, #84]	; (8005214 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80051c0:	4293      	cmp	r3, r2
 80051c2:	d10c      	bne.n	80051de <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80051c4:	68bb      	ldr	r3, [r7, #8]
 80051c6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80051ca:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80051cc:	683b      	ldr	r3, [r7, #0]
 80051ce:	689b      	ldr	r3, [r3, #8]
 80051d0:	68ba      	ldr	r2, [r7, #8]
 80051d2:	4313      	orrs	r3, r2
 80051d4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	68ba      	ldr	r2, [r7, #8]
 80051dc:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	2201      	movs	r2, #1
 80051e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	2200      	movs	r2, #0
 80051ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80051ee:	2300      	movs	r3, #0
}
 80051f0:	4618      	mov	r0, r3
 80051f2:	3714      	adds	r7, #20
 80051f4:	46bd      	mov	sp, r7
 80051f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051fa:	4770      	bx	lr
 80051fc:	40010000 	.word	0x40010000
 8005200:	40010400 	.word	0x40010400
 8005204:	40000400 	.word	0x40000400
 8005208:	40000800 	.word	0x40000800
 800520c:	40000c00 	.word	0x40000c00
 8005210:	40014000 	.word	0x40014000
 8005214:	40001800 	.word	0x40001800

08005218 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005218:	b480      	push	{r7}
 800521a:	b083      	sub	sp, #12
 800521c:	af00      	add	r7, sp, #0
 800521e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005220:	bf00      	nop
 8005222:	370c      	adds	r7, #12
 8005224:	46bd      	mov	sp, r7
 8005226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800522a:	4770      	bx	lr

0800522c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800522c:	b480      	push	{r7}
 800522e:	b083      	sub	sp, #12
 8005230:	af00      	add	r7, sp, #0
 8005232:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005234:	bf00      	nop
 8005236:	370c      	adds	r7, #12
 8005238:	46bd      	mov	sp, r7
 800523a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800523e:	4770      	bx	lr

08005240 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005240:	b480      	push	{r7}
 8005242:	b083      	sub	sp, #12
 8005244:	af00      	add	r7, sp, #0
 8005246:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005248:	bf00      	nop
 800524a:	370c      	adds	r7, #12
 800524c:	46bd      	mov	sp, r7
 800524e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005252:	4770      	bx	lr

08005254 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005254:	b580      	push	{r7, lr}
 8005256:	b082      	sub	sp, #8
 8005258:	af00      	add	r7, sp, #0
 800525a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	2b00      	cmp	r3, #0
 8005260:	d101      	bne.n	8005266 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005262:	2301      	movs	r3, #1
 8005264:	e040      	b.n	80052e8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800526a:	2b00      	cmp	r3, #0
 800526c:	d106      	bne.n	800527c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	2200      	movs	r2, #0
 8005272:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005276:	6878      	ldr	r0, [r7, #4]
 8005278:	f7fd f82a 	bl	80022d0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	2224      	movs	r2, #36	; 0x24
 8005280:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	681a      	ldr	r2, [r3, #0]
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	f022 0201 	bic.w	r2, r2, #1
 8005290:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005292:	6878      	ldr	r0, [r7, #4]
 8005294:	f000 f974 	bl	8005580 <UART_SetConfig>
 8005298:	4603      	mov	r3, r0
 800529a:	2b01      	cmp	r3, #1
 800529c:	d101      	bne.n	80052a2 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800529e:	2301      	movs	r3, #1
 80052a0:	e022      	b.n	80052e8 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d002      	beq.n	80052b0 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80052aa:	6878      	ldr	r0, [r7, #4]
 80052ac:	f000 fbcc 	bl	8005a48 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	685a      	ldr	r2, [r3, #4]
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80052be:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	689a      	ldr	r2, [r3, #8]
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80052ce:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	681a      	ldr	r2, [r3, #0]
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	f042 0201 	orr.w	r2, r2, #1
 80052de:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80052e0:	6878      	ldr	r0, [r7, #4]
 80052e2:	f000 fc53 	bl	8005b8c <UART_CheckIdleState>
 80052e6:	4603      	mov	r3, r0
}
 80052e8:	4618      	mov	r0, r3
 80052ea:	3708      	adds	r7, #8
 80052ec:	46bd      	mov	sp, r7
 80052ee:	bd80      	pop	{r7, pc}

080052f0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80052f0:	b580      	push	{r7, lr}
 80052f2:	b08a      	sub	sp, #40	; 0x28
 80052f4:	af02      	add	r7, sp, #8
 80052f6:	60f8      	str	r0, [r7, #12]
 80052f8:	60b9      	str	r1, [r7, #8]
 80052fa:	603b      	str	r3, [r7, #0]
 80052fc:	4613      	mov	r3, r2
 80052fe:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005304:	2b20      	cmp	r3, #32
 8005306:	d171      	bne.n	80053ec <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8005308:	68bb      	ldr	r3, [r7, #8]
 800530a:	2b00      	cmp	r3, #0
 800530c:	d002      	beq.n	8005314 <HAL_UART_Transmit+0x24>
 800530e:	88fb      	ldrh	r3, [r7, #6]
 8005310:	2b00      	cmp	r3, #0
 8005312:	d101      	bne.n	8005318 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8005314:	2301      	movs	r3, #1
 8005316:	e06a      	b.n	80053ee <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	2200      	movs	r2, #0
 800531c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	2221      	movs	r2, #33	; 0x21
 8005324:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005326:	f7fd f89f 	bl	8002468 <HAL_GetTick>
 800532a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	88fa      	ldrh	r2, [r7, #6]
 8005330:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	88fa      	ldrh	r2, [r7, #6]
 8005338:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	689b      	ldr	r3, [r3, #8]
 8005340:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005344:	d108      	bne.n	8005358 <HAL_UART_Transmit+0x68>
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	691b      	ldr	r3, [r3, #16]
 800534a:	2b00      	cmp	r3, #0
 800534c:	d104      	bne.n	8005358 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800534e:	2300      	movs	r3, #0
 8005350:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005352:	68bb      	ldr	r3, [r7, #8]
 8005354:	61bb      	str	r3, [r7, #24]
 8005356:	e003      	b.n	8005360 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8005358:	68bb      	ldr	r3, [r7, #8]
 800535a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800535c:	2300      	movs	r3, #0
 800535e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005360:	e02c      	b.n	80053bc <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005362:	683b      	ldr	r3, [r7, #0]
 8005364:	9300      	str	r3, [sp, #0]
 8005366:	697b      	ldr	r3, [r7, #20]
 8005368:	2200      	movs	r2, #0
 800536a:	2180      	movs	r1, #128	; 0x80
 800536c:	68f8      	ldr	r0, [r7, #12]
 800536e:	f000 fc44 	bl	8005bfa <UART_WaitOnFlagUntilTimeout>
 8005372:	4603      	mov	r3, r0
 8005374:	2b00      	cmp	r3, #0
 8005376:	d001      	beq.n	800537c <HAL_UART_Transmit+0x8c>
      {
        return HAL_TIMEOUT;
 8005378:	2303      	movs	r3, #3
 800537a:	e038      	b.n	80053ee <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 800537c:	69fb      	ldr	r3, [r7, #28]
 800537e:	2b00      	cmp	r3, #0
 8005380:	d10b      	bne.n	800539a <HAL_UART_Transmit+0xaa>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005382:	69bb      	ldr	r3, [r7, #24]
 8005384:	881b      	ldrh	r3, [r3, #0]
 8005386:	461a      	mov	r2, r3
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005390:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005392:	69bb      	ldr	r3, [r7, #24]
 8005394:	3302      	adds	r3, #2
 8005396:	61bb      	str	r3, [r7, #24]
 8005398:	e007      	b.n	80053aa <HAL_UART_Transmit+0xba>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800539a:	69fb      	ldr	r3, [r7, #28]
 800539c:	781a      	ldrb	r2, [r3, #0]
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80053a4:	69fb      	ldr	r3, [r7, #28]
 80053a6:	3301      	adds	r3, #1
 80053a8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80053b0:	b29b      	uxth	r3, r3
 80053b2:	3b01      	subs	r3, #1
 80053b4:	b29a      	uxth	r2, r3
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80053c2:	b29b      	uxth	r3, r3
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d1cc      	bne.n	8005362 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80053c8:	683b      	ldr	r3, [r7, #0]
 80053ca:	9300      	str	r3, [sp, #0]
 80053cc:	697b      	ldr	r3, [r7, #20]
 80053ce:	2200      	movs	r2, #0
 80053d0:	2140      	movs	r1, #64	; 0x40
 80053d2:	68f8      	ldr	r0, [r7, #12]
 80053d4:	f000 fc11 	bl	8005bfa <UART_WaitOnFlagUntilTimeout>
 80053d8:	4603      	mov	r3, r0
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d001      	beq.n	80053e2 <HAL_UART_Transmit+0xf2>
    {
      return HAL_TIMEOUT;
 80053de:	2303      	movs	r3, #3
 80053e0:	e005      	b.n	80053ee <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	2220      	movs	r2, #32
 80053e6:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 80053e8:	2300      	movs	r3, #0
 80053ea:	e000      	b.n	80053ee <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 80053ec:	2302      	movs	r3, #2
  }
}
 80053ee:	4618      	mov	r0, r3
 80053f0:	3720      	adds	r7, #32
 80053f2:	46bd      	mov	sp, r7
 80053f4:	bd80      	pop	{r7, pc}

080053f6 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80053f6:	b580      	push	{r7, lr}
 80053f8:	b08a      	sub	sp, #40	; 0x28
 80053fa:	af02      	add	r7, sp, #8
 80053fc:	60f8      	str	r0, [r7, #12]
 80053fe:	60b9      	str	r1, [r7, #8]
 8005400:	603b      	str	r3, [r7, #0]
 8005402:	4613      	mov	r3, r2
 8005404:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800540c:	2b20      	cmp	r3, #32
 800540e:	f040 80b1 	bne.w	8005574 <HAL_UART_Receive+0x17e>
  {
    if ((pData == NULL) || (Size == 0U))
 8005412:	68bb      	ldr	r3, [r7, #8]
 8005414:	2b00      	cmp	r3, #0
 8005416:	d002      	beq.n	800541e <HAL_UART_Receive+0x28>
 8005418:	88fb      	ldrh	r3, [r7, #6]
 800541a:	2b00      	cmp	r3, #0
 800541c:	d101      	bne.n	8005422 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 800541e:	2301      	movs	r3, #1
 8005420:	e0a9      	b.n	8005576 <HAL_UART_Receive+0x180>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	2200      	movs	r2, #0
 8005426:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	2222      	movs	r2, #34	; 0x22
 800542e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	2200      	movs	r2, #0
 8005436:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005438:	f7fd f816 	bl	8002468 <HAL_GetTick>
 800543c:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	88fa      	ldrh	r2, [r7, #6]
 8005442:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	88fa      	ldrh	r2, [r7, #6]
 800544a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	689b      	ldr	r3, [r3, #8]
 8005452:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005456:	d10e      	bne.n	8005476 <HAL_UART_Receive+0x80>
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	691b      	ldr	r3, [r3, #16]
 800545c:	2b00      	cmp	r3, #0
 800545e:	d105      	bne.n	800546c <HAL_UART_Receive+0x76>
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	f240 12ff 	movw	r2, #511	; 0x1ff
 8005466:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800546a:	e02d      	b.n	80054c8 <HAL_UART_Receive+0xd2>
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	22ff      	movs	r2, #255	; 0xff
 8005470:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005474:	e028      	b.n	80054c8 <HAL_UART_Receive+0xd2>
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	689b      	ldr	r3, [r3, #8]
 800547a:	2b00      	cmp	r3, #0
 800547c:	d10d      	bne.n	800549a <HAL_UART_Receive+0xa4>
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	691b      	ldr	r3, [r3, #16]
 8005482:	2b00      	cmp	r3, #0
 8005484:	d104      	bne.n	8005490 <HAL_UART_Receive+0x9a>
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	22ff      	movs	r2, #255	; 0xff
 800548a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800548e:	e01b      	b.n	80054c8 <HAL_UART_Receive+0xd2>
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	227f      	movs	r2, #127	; 0x7f
 8005494:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005498:	e016      	b.n	80054c8 <HAL_UART_Receive+0xd2>
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	689b      	ldr	r3, [r3, #8]
 800549e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80054a2:	d10d      	bne.n	80054c0 <HAL_UART_Receive+0xca>
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	691b      	ldr	r3, [r3, #16]
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d104      	bne.n	80054b6 <HAL_UART_Receive+0xc0>
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	227f      	movs	r2, #127	; 0x7f
 80054b0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80054b4:	e008      	b.n	80054c8 <HAL_UART_Receive+0xd2>
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	223f      	movs	r2, #63	; 0x3f
 80054ba:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80054be:	e003      	b.n	80054c8 <HAL_UART_Receive+0xd2>
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	2200      	movs	r2, #0
 80054c4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80054ce:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	689b      	ldr	r3, [r3, #8]
 80054d4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80054d8:	d108      	bne.n	80054ec <HAL_UART_Receive+0xf6>
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	691b      	ldr	r3, [r3, #16]
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d104      	bne.n	80054ec <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 80054e2:	2300      	movs	r3, #0
 80054e4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80054e6:	68bb      	ldr	r3, [r7, #8]
 80054e8:	61bb      	str	r3, [r7, #24]
 80054ea:	e003      	b.n	80054f4 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 80054ec:	68bb      	ldr	r3, [r7, #8]
 80054ee:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80054f0:	2300      	movs	r3, #0
 80054f2:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 80054f4:	e032      	b.n	800555c <HAL_UART_Receive+0x166>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80054f6:	683b      	ldr	r3, [r7, #0]
 80054f8:	9300      	str	r3, [sp, #0]
 80054fa:	697b      	ldr	r3, [r7, #20]
 80054fc:	2200      	movs	r2, #0
 80054fe:	2120      	movs	r1, #32
 8005500:	68f8      	ldr	r0, [r7, #12]
 8005502:	f000 fb7a 	bl	8005bfa <UART_WaitOnFlagUntilTimeout>
 8005506:	4603      	mov	r3, r0
 8005508:	2b00      	cmp	r3, #0
 800550a:	d001      	beq.n	8005510 <HAL_UART_Receive+0x11a>
      {
        return HAL_TIMEOUT;
 800550c:	2303      	movs	r3, #3
 800550e:	e032      	b.n	8005576 <HAL_UART_Receive+0x180>
      }
      if (pdata8bits == NULL)
 8005510:	69fb      	ldr	r3, [r7, #28]
 8005512:	2b00      	cmp	r3, #0
 8005514:	d10c      	bne.n	8005530 <HAL_UART_Receive+0x13a>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800551c:	b29a      	uxth	r2, r3
 800551e:	8a7b      	ldrh	r3, [r7, #18]
 8005520:	4013      	ands	r3, r2
 8005522:	b29a      	uxth	r2, r3
 8005524:	69bb      	ldr	r3, [r7, #24]
 8005526:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8005528:	69bb      	ldr	r3, [r7, #24]
 800552a:	3302      	adds	r3, #2
 800552c:	61bb      	str	r3, [r7, #24]
 800552e:	e00c      	b.n	800554a <HAL_UART_Receive+0x154>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005536:	b2da      	uxtb	r2, r3
 8005538:	8a7b      	ldrh	r3, [r7, #18]
 800553a:	b2db      	uxtb	r3, r3
 800553c:	4013      	ands	r3, r2
 800553e:	b2da      	uxtb	r2, r3
 8005540:	69fb      	ldr	r3, [r7, #28]
 8005542:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8005544:	69fb      	ldr	r3, [r7, #28]
 8005546:	3301      	adds	r3, #1
 8005548:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005550:	b29b      	uxth	r3, r3
 8005552:	3b01      	subs	r3, #1
 8005554:	b29a      	uxth	r2, r3
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005562:	b29b      	uxth	r3, r3
 8005564:	2b00      	cmp	r3, #0
 8005566:	d1c6      	bne.n	80054f6 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	2220      	movs	r2, #32
 800556c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    return HAL_OK;
 8005570:	2300      	movs	r3, #0
 8005572:	e000      	b.n	8005576 <HAL_UART_Receive+0x180>
  }
  else
  {
    return HAL_BUSY;
 8005574:	2302      	movs	r3, #2
  }
}
 8005576:	4618      	mov	r0, r3
 8005578:	3720      	adds	r7, #32
 800557a:	46bd      	mov	sp, r7
 800557c:	bd80      	pop	{r7, pc}
	...

08005580 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005580:	b580      	push	{r7, lr}
 8005582:	b088      	sub	sp, #32
 8005584:	af00      	add	r7, sp, #0
 8005586:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005588:	2300      	movs	r3, #0
 800558a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	689a      	ldr	r2, [r3, #8]
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	691b      	ldr	r3, [r3, #16]
 8005594:	431a      	orrs	r2, r3
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	695b      	ldr	r3, [r3, #20]
 800559a:	431a      	orrs	r2, r3
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	69db      	ldr	r3, [r3, #28]
 80055a0:	4313      	orrs	r3, r2
 80055a2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	681a      	ldr	r2, [r3, #0]
 80055aa:	4ba6      	ldr	r3, [pc, #664]	; (8005844 <UART_SetConfig+0x2c4>)
 80055ac:	4013      	ands	r3, r2
 80055ae:	687a      	ldr	r2, [r7, #4]
 80055b0:	6812      	ldr	r2, [r2, #0]
 80055b2:	6979      	ldr	r1, [r7, #20]
 80055b4:	430b      	orrs	r3, r1
 80055b6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	685b      	ldr	r3, [r3, #4]
 80055be:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	68da      	ldr	r2, [r3, #12]
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	430a      	orrs	r2, r1
 80055cc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	699b      	ldr	r3, [r3, #24]
 80055d2:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	6a1b      	ldr	r3, [r3, #32]
 80055d8:	697a      	ldr	r2, [r7, #20]
 80055da:	4313      	orrs	r3, r2
 80055dc:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	689b      	ldr	r3, [r3, #8]
 80055e4:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	697a      	ldr	r2, [r7, #20]
 80055ee:	430a      	orrs	r2, r1
 80055f0:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	4a94      	ldr	r2, [pc, #592]	; (8005848 <UART_SetConfig+0x2c8>)
 80055f8:	4293      	cmp	r3, r2
 80055fa:	d120      	bne.n	800563e <UART_SetConfig+0xbe>
 80055fc:	4b93      	ldr	r3, [pc, #588]	; (800584c <UART_SetConfig+0x2cc>)
 80055fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005602:	f003 0303 	and.w	r3, r3, #3
 8005606:	2b03      	cmp	r3, #3
 8005608:	d816      	bhi.n	8005638 <UART_SetConfig+0xb8>
 800560a:	a201      	add	r2, pc, #4	; (adr r2, 8005610 <UART_SetConfig+0x90>)
 800560c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005610:	08005621 	.word	0x08005621
 8005614:	0800562d 	.word	0x0800562d
 8005618:	08005627 	.word	0x08005627
 800561c:	08005633 	.word	0x08005633
 8005620:	2301      	movs	r3, #1
 8005622:	77fb      	strb	r3, [r7, #31]
 8005624:	e150      	b.n	80058c8 <UART_SetConfig+0x348>
 8005626:	2302      	movs	r3, #2
 8005628:	77fb      	strb	r3, [r7, #31]
 800562a:	e14d      	b.n	80058c8 <UART_SetConfig+0x348>
 800562c:	2304      	movs	r3, #4
 800562e:	77fb      	strb	r3, [r7, #31]
 8005630:	e14a      	b.n	80058c8 <UART_SetConfig+0x348>
 8005632:	2308      	movs	r3, #8
 8005634:	77fb      	strb	r3, [r7, #31]
 8005636:	e147      	b.n	80058c8 <UART_SetConfig+0x348>
 8005638:	2310      	movs	r3, #16
 800563a:	77fb      	strb	r3, [r7, #31]
 800563c:	e144      	b.n	80058c8 <UART_SetConfig+0x348>
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	4a83      	ldr	r2, [pc, #524]	; (8005850 <UART_SetConfig+0x2d0>)
 8005644:	4293      	cmp	r3, r2
 8005646:	d132      	bne.n	80056ae <UART_SetConfig+0x12e>
 8005648:	4b80      	ldr	r3, [pc, #512]	; (800584c <UART_SetConfig+0x2cc>)
 800564a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800564e:	f003 030c 	and.w	r3, r3, #12
 8005652:	2b0c      	cmp	r3, #12
 8005654:	d828      	bhi.n	80056a8 <UART_SetConfig+0x128>
 8005656:	a201      	add	r2, pc, #4	; (adr r2, 800565c <UART_SetConfig+0xdc>)
 8005658:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800565c:	08005691 	.word	0x08005691
 8005660:	080056a9 	.word	0x080056a9
 8005664:	080056a9 	.word	0x080056a9
 8005668:	080056a9 	.word	0x080056a9
 800566c:	0800569d 	.word	0x0800569d
 8005670:	080056a9 	.word	0x080056a9
 8005674:	080056a9 	.word	0x080056a9
 8005678:	080056a9 	.word	0x080056a9
 800567c:	08005697 	.word	0x08005697
 8005680:	080056a9 	.word	0x080056a9
 8005684:	080056a9 	.word	0x080056a9
 8005688:	080056a9 	.word	0x080056a9
 800568c:	080056a3 	.word	0x080056a3
 8005690:	2300      	movs	r3, #0
 8005692:	77fb      	strb	r3, [r7, #31]
 8005694:	e118      	b.n	80058c8 <UART_SetConfig+0x348>
 8005696:	2302      	movs	r3, #2
 8005698:	77fb      	strb	r3, [r7, #31]
 800569a:	e115      	b.n	80058c8 <UART_SetConfig+0x348>
 800569c:	2304      	movs	r3, #4
 800569e:	77fb      	strb	r3, [r7, #31]
 80056a0:	e112      	b.n	80058c8 <UART_SetConfig+0x348>
 80056a2:	2308      	movs	r3, #8
 80056a4:	77fb      	strb	r3, [r7, #31]
 80056a6:	e10f      	b.n	80058c8 <UART_SetConfig+0x348>
 80056a8:	2310      	movs	r3, #16
 80056aa:	77fb      	strb	r3, [r7, #31]
 80056ac:	e10c      	b.n	80058c8 <UART_SetConfig+0x348>
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	4a68      	ldr	r2, [pc, #416]	; (8005854 <UART_SetConfig+0x2d4>)
 80056b4:	4293      	cmp	r3, r2
 80056b6:	d120      	bne.n	80056fa <UART_SetConfig+0x17a>
 80056b8:	4b64      	ldr	r3, [pc, #400]	; (800584c <UART_SetConfig+0x2cc>)
 80056ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80056be:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80056c2:	2b30      	cmp	r3, #48	; 0x30
 80056c4:	d013      	beq.n	80056ee <UART_SetConfig+0x16e>
 80056c6:	2b30      	cmp	r3, #48	; 0x30
 80056c8:	d814      	bhi.n	80056f4 <UART_SetConfig+0x174>
 80056ca:	2b20      	cmp	r3, #32
 80056cc:	d009      	beq.n	80056e2 <UART_SetConfig+0x162>
 80056ce:	2b20      	cmp	r3, #32
 80056d0:	d810      	bhi.n	80056f4 <UART_SetConfig+0x174>
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d002      	beq.n	80056dc <UART_SetConfig+0x15c>
 80056d6:	2b10      	cmp	r3, #16
 80056d8:	d006      	beq.n	80056e8 <UART_SetConfig+0x168>
 80056da:	e00b      	b.n	80056f4 <UART_SetConfig+0x174>
 80056dc:	2300      	movs	r3, #0
 80056de:	77fb      	strb	r3, [r7, #31]
 80056e0:	e0f2      	b.n	80058c8 <UART_SetConfig+0x348>
 80056e2:	2302      	movs	r3, #2
 80056e4:	77fb      	strb	r3, [r7, #31]
 80056e6:	e0ef      	b.n	80058c8 <UART_SetConfig+0x348>
 80056e8:	2304      	movs	r3, #4
 80056ea:	77fb      	strb	r3, [r7, #31]
 80056ec:	e0ec      	b.n	80058c8 <UART_SetConfig+0x348>
 80056ee:	2308      	movs	r3, #8
 80056f0:	77fb      	strb	r3, [r7, #31]
 80056f2:	e0e9      	b.n	80058c8 <UART_SetConfig+0x348>
 80056f4:	2310      	movs	r3, #16
 80056f6:	77fb      	strb	r3, [r7, #31]
 80056f8:	e0e6      	b.n	80058c8 <UART_SetConfig+0x348>
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	4a56      	ldr	r2, [pc, #344]	; (8005858 <UART_SetConfig+0x2d8>)
 8005700:	4293      	cmp	r3, r2
 8005702:	d120      	bne.n	8005746 <UART_SetConfig+0x1c6>
 8005704:	4b51      	ldr	r3, [pc, #324]	; (800584c <UART_SetConfig+0x2cc>)
 8005706:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800570a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800570e:	2bc0      	cmp	r3, #192	; 0xc0
 8005710:	d013      	beq.n	800573a <UART_SetConfig+0x1ba>
 8005712:	2bc0      	cmp	r3, #192	; 0xc0
 8005714:	d814      	bhi.n	8005740 <UART_SetConfig+0x1c0>
 8005716:	2b80      	cmp	r3, #128	; 0x80
 8005718:	d009      	beq.n	800572e <UART_SetConfig+0x1ae>
 800571a:	2b80      	cmp	r3, #128	; 0x80
 800571c:	d810      	bhi.n	8005740 <UART_SetConfig+0x1c0>
 800571e:	2b00      	cmp	r3, #0
 8005720:	d002      	beq.n	8005728 <UART_SetConfig+0x1a8>
 8005722:	2b40      	cmp	r3, #64	; 0x40
 8005724:	d006      	beq.n	8005734 <UART_SetConfig+0x1b4>
 8005726:	e00b      	b.n	8005740 <UART_SetConfig+0x1c0>
 8005728:	2300      	movs	r3, #0
 800572a:	77fb      	strb	r3, [r7, #31]
 800572c:	e0cc      	b.n	80058c8 <UART_SetConfig+0x348>
 800572e:	2302      	movs	r3, #2
 8005730:	77fb      	strb	r3, [r7, #31]
 8005732:	e0c9      	b.n	80058c8 <UART_SetConfig+0x348>
 8005734:	2304      	movs	r3, #4
 8005736:	77fb      	strb	r3, [r7, #31]
 8005738:	e0c6      	b.n	80058c8 <UART_SetConfig+0x348>
 800573a:	2308      	movs	r3, #8
 800573c:	77fb      	strb	r3, [r7, #31]
 800573e:	e0c3      	b.n	80058c8 <UART_SetConfig+0x348>
 8005740:	2310      	movs	r3, #16
 8005742:	77fb      	strb	r3, [r7, #31]
 8005744:	e0c0      	b.n	80058c8 <UART_SetConfig+0x348>
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	4a44      	ldr	r2, [pc, #272]	; (800585c <UART_SetConfig+0x2dc>)
 800574c:	4293      	cmp	r3, r2
 800574e:	d125      	bne.n	800579c <UART_SetConfig+0x21c>
 8005750:	4b3e      	ldr	r3, [pc, #248]	; (800584c <UART_SetConfig+0x2cc>)
 8005752:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005756:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800575a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800575e:	d017      	beq.n	8005790 <UART_SetConfig+0x210>
 8005760:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005764:	d817      	bhi.n	8005796 <UART_SetConfig+0x216>
 8005766:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800576a:	d00b      	beq.n	8005784 <UART_SetConfig+0x204>
 800576c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005770:	d811      	bhi.n	8005796 <UART_SetConfig+0x216>
 8005772:	2b00      	cmp	r3, #0
 8005774:	d003      	beq.n	800577e <UART_SetConfig+0x1fe>
 8005776:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800577a:	d006      	beq.n	800578a <UART_SetConfig+0x20a>
 800577c:	e00b      	b.n	8005796 <UART_SetConfig+0x216>
 800577e:	2300      	movs	r3, #0
 8005780:	77fb      	strb	r3, [r7, #31]
 8005782:	e0a1      	b.n	80058c8 <UART_SetConfig+0x348>
 8005784:	2302      	movs	r3, #2
 8005786:	77fb      	strb	r3, [r7, #31]
 8005788:	e09e      	b.n	80058c8 <UART_SetConfig+0x348>
 800578a:	2304      	movs	r3, #4
 800578c:	77fb      	strb	r3, [r7, #31]
 800578e:	e09b      	b.n	80058c8 <UART_SetConfig+0x348>
 8005790:	2308      	movs	r3, #8
 8005792:	77fb      	strb	r3, [r7, #31]
 8005794:	e098      	b.n	80058c8 <UART_SetConfig+0x348>
 8005796:	2310      	movs	r3, #16
 8005798:	77fb      	strb	r3, [r7, #31]
 800579a:	e095      	b.n	80058c8 <UART_SetConfig+0x348>
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	4a2f      	ldr	r2, [pc, #188]	; (8005860 <UART_SetConfig+0x2e0>)
 80057a2:	4293      	cmp	r3, r2
 80057a4:	d125      	bne.n	80057f2 <UART_SetConfig+0x272>
 80057a6:	4b29      	ldr	r3, [pc, #164]	; (800584c <UART_SetConfig+0x2cc>)
 80057a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80057ac:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80057b0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80057b4:	d017      	beq.n	80057e6 <UART_SetConfig+0x266>
 80057b6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80057ba:	d817      	bhi.n	80057ec <UART_SetConfig+0x26c>
 80057bc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80057c0:	d00b      	beq.n	80057da <UART_SetConfig+0x25a>
 80057c2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80057c6:	d811      	bhi.n	80057ec <UART_SetConfig+0x26c>
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d003      	beq.n	80057d4 <UART_SetConfig+0x254>
 80057cc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80057d0:	d006      	beq.n	80057e0 <UART_SetConfig+0x260>
 80057d2:	e00b      	b.n	80057ec <UART_SetConfig+0x26c>
 80057d4:	2301      	movs	r3, #1
 80057d6:	77fb      	strb	r3, [r7, #31]
 80057d8:	e076      	b.n	80058c8 <UART_SetConfig+0x348>
 80057da:	2302      	movs	r3, #2
 80057dc:	77fb      	strb	r3, [r7, #31]
 80057de:	e073      	b.n	80058c8 <UART_SetConfig+0x348>
 80057e0:	2304      	movs	r3, #4
 80057e2:	77fb      	strb	r3, [r7, #31]
 80057e4:	e070      	b.n	80058c8 <UART_SetConfig+0x348>
 80057e6:	2308      	movs	r3, #8
 80057e8:	77fb      	strb	r3, [r7, #31]
 80057ea:	e06d      	b.n	80058c8 <UART_SetConfig+0x348>
 80057ec:	2310      	movs	r3, #16
 80057ee:	77fb      	strb	r3, [r7, #31]
 80057f0:	e06a      	b.n	80058c8 <UART_SetConfig+0x348>
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	4a1b      	ldr	r2, [pc, #108]	; (8005864 <UART_SetConfig+0x2e4>)
 80057f8:	4293      	cmp	r3, r2
 80057fa:	d138      	bne.n	800586e <UART_SetConfig+0x2ee>
 80057fc:	4b13      	ldr	r3, [pc, #76]	; (800584c <UART_SetConfig+0x2cc>)
 80057fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005802:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8005806:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800580a:	d017      	beq.n	800583c <UART_SetConfig+0x2bc>
 800580c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8005810:	d82a      	bhi.n	8005868 <UART_SetConfig+0x2e8>
 8005812:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005816:	d00b      	beq.n	8005830 <UART_SetConfig+0x2b0>
 8005818:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800581c:	d824      	bhi.n	8005868 <UART_SetConfig+0x2e8>
 800581e:	2b00      	cmp	r3, #0
 8005820:	d003      	beq.n	800582a <UART_SetConfig+0x2aa>
 8005822:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005826:	d006      	beq.n	8005836 <UART_SetConfig+0x2b6>
 8005828:	e01e      	b.n	8005868 <UART_SetConfig+0x2e8>
 800582a:	2300      	movs	r3, #0
 800582c:	77fb      	strb	r3, [r7, #31]
 800582e:	e04b      	b.n	80058c8 <UART_SetConfig+0x348>
 8005830:	2302      	movs	r3, #2
 8005832:	77fb      	strb	r3, [r7, #31]
 8005834:	e048      	b.n	80058c8 <UART_SetConfig+0x348>
 8005836:	2304      	movs	r3, #4
 8005838:	77fb      	strb	r3, [r7, #31]
 800583a:	e045      	b.n	80058c8 <UART_SetConfig+0x348>
 800583c:	2308      	movs	r3, #8
 800583e:	77fb      	strb	r3, [r7, #31]
 8005840:	e042      	b.n	80058c8 <UART_SetConfig+0x348>
 8005842:	bf00      	nop
 8005844:	efff69f3 	.word	0xefff69f3
 8005848:	40011000 	.word	0x40011000
 800584c:	40023800 	.word	0x40023800
 8005850:	40004400 	.word	0x40004400
 8005854:	40004800 	.word	0x40004800
 8005858:	40004c00 	.word	0x40004c00
 800585c:	40005000 	.word	0x40005000
 8005860:	40011400 	.word	0x40011400
 8005864:	40007800 	.word	0x40007800
 8005868:	2310      	movs	r3, #16
 800586a:	77fb      	strb	r3, [r7, #31]
 800586c:	e02c      	b.n	80058c8 <UART_SetConfig+0x348>
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	4a72      	ldr	r2, [pc, #456]	; (8005a3c <UART_SetConfig+0x4bc>)
 8005874:	4293      	cmp	r3, r2
 8005876:	d125      	bne.n	80058c4 <UART_SetConfig+0x344>
 8005878:	4b71      	ldr	r3, [pc, #452]	; (8005a40 <UART_SetConfig+0x4c0>)
 800587a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800587e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8005882:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8005886:	d017      	beq.n	80058b8 <UART_SetConfig+0x338>
 8005888:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800588c:	d817      	bhi.n	80058be <UART_SetConfig+0x33e>
 800588e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005892:	d00b      	beq.n	80058ac <UART_SetConfig+0x32c>
 8005894:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005898:	d811      	bhi.n	80058be <UART_SetConfig+0x33e>
 800589a:	2b00      	cmp	r3, #0
 800589c:	d003      	beq.n	80058a6 <UART_SetConfig+0x326>
 800589e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80058a2:	d006      	beq.n	80058b2 <UART_SetConfig+0x332>
 80058a4:	e00b      	b.n	80058be <UART_SetConfig+0x33e>
 80058a6:	2300      	movs	r3, #0
 80058a8:	77fb      	strb	r3, [r7, #31]
 80058aa:	e00d      	b.n	80058c8 <UART_SetConfig+0x348>
 80058ac:	2302      	movs	r3, #2
 80058ae:	77fb      	strb	r3, [r7, #31]
 80058b0:	e00a      	b.n	80058c8 <UART_SetConfig+0x348>
 80058b2:	2304      	movs	r3, #4
 80058b4:	77fb      	strb	r3, [r7, #31]
 80058b6:	e007      	b.n	80058c8 <UART_SetConfig+0x348>
 80058b8:	2308      	movs	r3, #8
 80058ba:	77fb      	strb	r3, [r7, #31]
 80058bc:	e004      	b.n	80058c8 <UART_SetConfig+0x348>
 80058be:	2310      	movs	r3, #16
 80058c0:	77fb      	strb	r3, [r7, #31]
 80058c2:	e001      	b.n	80058c8 <UART_SetConfig+0x348>
 80058c4:	2310      	movs	r3, #16
 80058c6:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	69db      	ldr	r3, [r3, #28]
 80058cc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80058d0:	d15b      	bne.n	800598a <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 80058d2:	7ffb      	ldrb	r3, [r7, #31]
 80058d4:	2b08      	cmp	r3, #8
 80058d6:	d828      	bhi.n	800592a <UART_SetConfig+0x3aa>
 80058d8:	a201      	add	r2, pc, #4	; (adr r2, 80058e0 <UART_SetConfig+0x360>)
 80058da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058de:	bf00      	nop
 80058e0:	08005905 	.word	0x08005905
 80058e4:	0800590d 	.word	0x0800590d
 80058e8:	08005915 	.word	0x08005915
 80058ec:	0800592b 	.word	0x0800592b
 80058f0:	0800591b 	.word	0x0800591b
 80058f4:	0800592b 	.word	0x0800592b
 80058f8:	0800592b 	.word	0x0800592b
 80058fc:	0800592b 	.word	0x0800592b
 8005900:	08005923 	.word	0x08005923
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005904:	f7fd fd2e 	bl	8003364 <HAL_RCC_GetPCLK1Freq>
 8005908:	61b8      	str	r0, [r7, #24]
        break;
 800590a:	e013      	b.n	8005934 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800590c:	f7fd fd3e 	bl	800338c <HAL_RCC_GetPCLK2Freq>
 8005910:	61b8      	str	r0, [r7, #24]
        break;
 8005912:	e00f      	b.n	8005934 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005914:	4b4b      	ldr	r3, [pc, #300]	; (8005a44 <UART_SetConfig+0x4c4>)
 8005916:	61bb      	str	r3, [r7, #24]
        break;
 8005918:	e00c      	b.n	8005934 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800591a:	f7fd fc51 	bl	80031c0 <HAL_RCC_GetSysClockFreq>
 800591e:	61b8      	str	r0, [r7, #24]
        break;
 8005920:	e008      	b.n	8005934 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005922:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005926:	61bb      	str	r3, [r7, #24]
        break;
 8005928:	e004      	b.n	8005934 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 800592a:	2300      	movs	r3, #0
 800592c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800592e:	2301      	movs	r3, #1
 8005930:	77bb      	strb	r3, [r7, #30]
        break;
 8005932:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005934:	69bb      	ldr	r3, [r7, #24]
 8005936:	2b00      	cmp	r3, #0
 8005938:	d074      	beq.n	8005a24 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800593a:	69bb      	ldr	r3, [r7, #24]
 800593c:	005a      	lsls	r2, r3, #1
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	685b      	ldr	r3, [r3, #4]
 8005942:	085b      	lsrs	r3, r3, #1
 8005944:	441a      	add	r2, r3
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	685b      	ldr	r3, [r3, #4]
 800594a:	fbb2 f3f3 	udiv	r3, r2, r3
 800594e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005950:	693b      	ldr	r3, [r7, #16]
 8005952:	2b0f      	cmp	r3, #15
 8005954:	d916      	bls.n	8005984 <UART_SetConfig+0x404>
 8005956:	693b      	ldr	r3, [r7, #16]
 8005958:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800595c:	d212      	bcs.n	8005984 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800595e:	693b      	ldr	r3, [r7, #16]
 8005960:	b29b      	uxth	r3, r3
 8005962:	f023 030f 	bic.w	r3, r3, #15
 8005966:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005968:	693b      	ldr	r3, [r7, #16]
 800596a:	085b      	lsrs	r3, r3, #1
 800596c:	b29b      	uxth	r3, r3
 800596e:	f003 0307 	and.w	r3, r3, #7
 8005972:	b29a      	uxth	r2, r3
 8005974:	89fb      	ldrh	r3, [r7, #14]
 8005976:	4313      	orrs	r3, r2
 8005978:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	89fa      	ldrh	r2, [r7, #14]
 8005980:	60da      	str	r2, [r3, #12]
 8005982:	e04f      	b.n	8005a24 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8005984:	2301      	movs	r3, #1
 8005986:	77bb      	strb	r3, [r7, #30]
 8005988:	e04c      	b.n	8005a24 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800598a:	7ffb      	ldrb	r3, [r7, #31]
 800598c:	2b08      	cmp	r3, #8
 800598e:	d828      	bhi.n	80059e2 <UART_SetConfig+0x462>
 8005990:	a201      	add	r2, pc, #4	; (adr r2, 8005998 <UART_SetConfig+0x418>)
 8005992:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005996:	bf00      	nop
 8005998:	080059bd 	.word	0x080059bd
 800599c:	080059c5 	.word	0x080059c5
 80059a0:	080059cd 	.word	0x080059cd
 80059a4:	080059e3 	.word	0x080059e3
 80059a8:	080059d3 	.word	0x080059d3
 80059ac:	080059e3 	.word	0x080059e3
 80059b0:	080059e3 	.word	0x080059e3
 80059b4:	080059e3 	.word	0x080059e3
 80059b8:	080059db 	.word	0x080059db
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80059bc:	f7fd fcd2 	bl	8003364 <HAL_RCC_GetPCLK1Freq>
 80059c0:	61b8      	str	r0, [r7, #24]
        break;
 80059c2:	e013      	b.n	80059ec <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80059c4:	f7fd fce2 	bl	800338c <HAL_RCC_GetPCLK2Freq>
 80059c8:	61b8      	str	r0, [r7, #24]
        break;
 80059ca:	e00f      	b.n	80059ec <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80059cc:	4b1d      	ldr	r3, [pc, #116]	; (8005a44 <UART_SetConfig+0x4c4>)
 80059ce:	61bb      	str	r3, [r7, #24]
        break;
 80059d0:	e00c      	b.n	80059ec <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80059d2:	f7fd fbf5 	bl	80031c0 <HAL_RCC_GetSysClockFreq>
 80059d6:	61b8      	str	r0, [r7, #24]
        break;
 80059d8:	e008      	b.n	80059ec <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80059da:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80059de:	61bb      	str	r3, [r7, #24]
        break;
 80059e0:	e004      	b.n	80059ec <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 80059e2:	2300      	movs	r3, #0
 80059e4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80059e6:	2301      	movs	r3, #1
 80059e8:	77bb      	strb	r3, [r7, #30]
        break;
 80059ea:	bf00      	nop
    }

    if (pclk != 0U)
 80059ec:	69bb      	ldr	r3, [r7, #24]
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d018      	beq.n	8005a24 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	685b      	ldr	r3, [r3, #4]
 80059f6:	085a      	lsrs	r2, r3, #1
 80059f8:	69bb      	ldr	r3, [r7, #24]
 80059fa:	441a      	add	r2, r3
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	685b      	ldr	r3, [r3, #4]
 8005a00:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a04:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005a06:	693b      	ldr	r3, [r7, #16]
 8005a08:	2b0f      	cmp	r3, #15
 8005a0a:	d909      	bls.n	8005a20 <UART_SetConfig+0x4a0>
 8005a0c:	693b      	ldr	r3, [r7, #16]
 8005a0e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005a12:	d205      	bcs.n	8005a20 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005a14:	693b      	ldr	r3, [r7, #16]
 8005a16:	b29a      	uxth	r2, r3
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	60da      	str	r2, [r3, #12]
 8005a1e:	e001      	b.n	8005a24 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8005a20:	2301      	movs	r3, #1
 8005a22:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	2200      	movs	r2, #0
 8005a28:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	2200      	movs	r2, #0
 8005a2e:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8005a30:	7fbb      	ldrb	r3, [r7, #30]
}
 8005a32:	4618      	mov	r0, r3
 8005a34:	3720      	adds	r7, #32
 8005a36:	46bd      	mov	sp, r7
 8005a38:	bd80      	pop	{r7, pc}
 8005a3a:	bf00      	nop
 8005a3c:	40007c00 	.word	0x40007c00
 8005a40:	40023800 	.word	0x40023800
 8005a44:	00f42400 	.word	0x00f42400

08005a48 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005a48:	b480      	push	{r7}
 8005a4a:	b083      	sub	sp, #12
 8005a4c:	af00      	add	r7, sp, #0
 8005a4e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a54:	f003 0301 	and.w	r3, r3, #1
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d00a      	beq.n	8005a72 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	685b      	ldr	r3, [r3, #4]
 8005a62:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	430a      	orrs	r2, r1
 8005a70:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a76:	f003 0302 	and.w	r3, r3, #2
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d00a      	beq.n	8005a94 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	685b      	ldr	r3, [r3, #4]
 8005a84:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	430a      	orrs	r2, r1
 8005a92:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a98:	f003 0304 	and.w	r3, r3, #4
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d00a      	beq.n	8005ab6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	685b      	ldr	r3, [r3, #4]
 8005aa6:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	430a      	orrs	r2, r1
 8005ab4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005aba:	f003 0308 	and.w	r3, r3, #8
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d00a      	beq.n	8005ad8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	685b      	ldr	r3, [r3, #4]
 8005ac8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	430a      	orrs	r2, r1
 8005ad6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005adc:	f003 0310 	and.w	r3, r3, #16
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d00a      	beq.n	8005afa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	689b      	ldr	r3, [r3, #8]
 8005aea:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	430a      	orrs	r2, r1
 8005af8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005afe:	f003 0320 	and.w	r3, r3, #32
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d00a      	beq.n	8005b1c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	689b      	ldr	r3, [r3, #8]
 8005b0c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	430a      	orrs	r2, r1
 8005b1a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d01a      	beq.n	8005b5e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	685b      	ldr	r3, [r3, #4]
 8005b2e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	430a      	orrs	r2, r1
 8005b3c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b42:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005b46:	d10a      	bne.n	8005b5e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	685b      	ldr	r3, [r3, #4]
 8005b4e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	430a      	orrs	r2, r1
 8005b5c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b62:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d00a      	beq.n	8005b80 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	685b      	ldr	r3, [r3, #4]
 8005b70:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	430a      	orrs	r2, r1
 8005b7e:	605a      	str	r2, [r3, #4]
  }
}
 8005b80:	bf00      	nop
 8005b82:	370c      	adds	r7, #12
 8005b84:	46bd      	mov	sp, r7
 8005b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b8a:	4770      	bx	lr

08005b8c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005b8c:	b580      	push	{r7, lr}
 8005b8e:	b086      	sub	sp, #24
 8005b90:	af02      	add	r7, sp, #8
 8005b92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	2200      	movs	r2, #0
 8005b98:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005b9c:	f7fc fc64 	bl	8002468 <HAL_GetTick>
 8005ba0:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	f003 0308 	and.w	r3, r3, #8
 8005bac:	2b08      	cmp	r3, #8
 8005bae:	d10e      	bne.n	8005bce <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005bb0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005bb4:	9300      	str	r3, [sp, #0]
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	2200      	movs	r2, #0
 8005bba:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005bbe:	6878      	ldr	r0, [r7, #4]
 8005bc0:	f000 f81b 	bl	8005bfa <UART_WaitOnFlagUntilTimeout>
 8005bc4:	4603      	mov	r3, r0
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d001      	beq.n	8005bce <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005bca:	2303      	movs	r3, #3
 8005bcc:	e011      	b.n	8005bf2 <UART_CheckIdleState+0x66>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	2220      	movs	r2, #32
 8005bd2:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	2220      	movs	r2, #32
 8005bd8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	2200      	movs	r2, #0
 8005be0:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	2200      	movs	r2, #0
 8005be6:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	2200      	movs	r2, #0
 8005bec:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8005bf0:	2300      	movs	r3, #0
}
 8005bf2:	4618      	mov	r0, r3
 8005bf4:	3710      	adds	r7, #16
 8005bf6:	46bd      	mov	sp, r7
 8005bf8:	bd80      	pop	{r7, pc}

08005bfa <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005bfa:	b580      	push	{r7, lr}
 8005bfc:	b09c      	sub	sp, #112	; 0x70
 8005bfe:	af00      	add	r7, sp, #0
 8005c00:	60f8      	str	r0, [r7, #12]
 8005c02:	60b9      	str	r1, [r7, #8]
 8005c04:	603b      	str	r3, [r7, #0]
 8005c06:	4613      	mov	r3, r2
 8005c08:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005c0a:	e0a7      	b.n	8005d5c <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005c0c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005c0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c12:	f000 80a3 	beq.w	8005d5c <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005c16:	f7fc fc27 	bl	8002468 <HAL_GetTick>
 8005c1a:	4602      	mov	r2, r0
 8005c1c:	683b      	ldr	r3, [r7, #0]
 8005c1e:	1ad3      	subs	r3, r2, r3
 8005c20:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8005c22:	429a      	cmp	r2, r3
 8005c24:	d302      	bcc.n	8005c2c <UART_WaitOnFlagUntilTimeout+0x32>
 8005c26:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d13f      	bne.n	8005cac <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c32:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005c34:	e853 3f00 	ldrex	r3, [r3]
 8005c38:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8005c3a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005c3c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005c40:	667b      	str	r3, [r7, #100]	; 0x64
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	461a      	mov	r2, r3
 8005c48:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005c4a:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005c4c:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c4e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8005c50:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8005c52:	e841 2300 	strex	r3, r2, [r1]
 8005c56:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8005c58:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d1e6      	bne.n	8005c2c <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	3308      	adds	r3, #8
 8005c64:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c66:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005c68:	e853 3f00 	ldrex	r3, [r3]
 8005c6c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005c6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c70:	f023 0301 	bic.w	r3, r3, #1
 8005c74:	663b      	str	r3, [r7, #96]	; 0x60
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	3308      	adds	r3, #8
 8005c7c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8005c7e:	64ba      	str	r2, [r7, #72]	; 0x48
 8005c80:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c82:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8005c84:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005c86:	e841 2300 	strex	r3, r2, [r1]
 8005c8a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8005c8c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d1e5      	bne.n	8005c5e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	2220      	movs	r2, #32
 8005c96:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	2220      	movs	r2, #32
 8005c9c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	2200      	movs	r2, #0
 8005ca4:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 8005ca8:	2303      	movs	r3, #3
 8005caa:	e068      	b.n	8005d7e <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	f003 0304 	and.w	r3, r3, #4
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d050      	beq.n	8005d5c <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	69db      	ldr	r3, [r3, #28]
 8005cc0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005cc4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005cc8:	d148      	bne.n	8005d5c <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005cd2:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005cdc:	e853 3f00 	ldrex	r3, [r3]
 8005ce0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005ce2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ce4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005ce8:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	461a      	mov	r2, r3
 8005cf0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005cf2:	637b      	str	r3, [r7, #52]	; 0x34
 8005cf4:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cf6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005cf8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005cfa:	e841 2300 	strex	r3, r2, [r1]
 8005cfe:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005d00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d1e6      	bne.n	8005cd4 <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	3308      	adds	r3, #8
 8005d0c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d0e:	697b      	ldr	r3, [r7, #20]
 8005d10:	e853 3f00 	ldrex	r3, [r3]
 8005d14:	613b      	str	r3, [r7, #16]
   return(result);
 8005d16:	693b      	ldr	r3, [r7, #16]
 8005d18:	f023 0301 	bic.w	r3, r3, #1
 8005d1c:	66bb      	str	r3, [r7, #104]	; 0x68
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	3308      	adds	r3, #8
 8005d24:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8005d26:	623a      	str	r2, [r7, #32]
 8005d28:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d2a:	69f9      	ldr	r1, [r7, #28]
 8005d2c:	6a3a      	ldr	r2, [r7, #32]
 8005d2e:	e841 2300 	strex	r3, r2, [r1]
 8005d32:	61bb      	str	r3, [r7, #24]
   return(result);
 8005d34:	69bb      	ldr	r3, [r7, #24]
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d1e5      	bne.n	8005d06 <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	2220      	movs	r2, #32
 8005d3e:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	2220      	movs	r2, #32
 8005d44:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	2220      	movs	r2, #32
 8005d4c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	2200      	movs	r2, #0
 8005d54:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8005d58:	2303      	movs	r3, #3
 8005d5a:	e010      	b.n	8005d7e <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	69da      	ldr	r2, [r3, #28]
 8005d62:	68bb      	ldr	r3, [r7, #8]
 8005d64:	4013      	ands	r3, r2
 8005d66:	68ba      	ldr	r2, [r7, #8]
 8005d68:	429a      	cmp	r2, r3
 8005d6a:	bf0c      	ite	eq
 8005d6c:	2301      	moveq	r3, #1
 8005d6e:	2300      	movne	r3, #0
 8005d70:	b2db      	uxtb	r3, r3
 8005d72:	461a      	mov	r2, r3
 8005d74:	79fb      	ldrb	r3, [r7, #7]
 8005d76:	429a      	cmp	r2, r3
 8005d78:	f43f af48 	beq.w	8005c0c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005d7c:	2300      	movs	r3, #0
}
 8005d7e:	4618      	mov	r0, r3
 8005d80:	3770      	adds	r7, #112	; 0x70
 8005d82:	46bd      	mov	sp, r7
 8005d84:	bd80      	pop	{r7, pc}

08005d86 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8005d86:	b480      	push	{r7}
 8005d88:	b085      	sub	sp, #20
 8005d8a:	af00      	add	r7, sp, #0
 8005d8c:	4603      	mov	r3, r0
 8005d8e:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8005d90:	2300      	movs	r3, #0
 8005d92:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8005d94:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005d98:	2b84      	cmp	r3, #132	; 0x84
 8005d9a:	d005      	beq.n	8005da8 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8005d9c:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	4413      	add	r3, r2
 8005da4:	3303      	adds	r3, #3
 8005da6:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8005da8:	68fb      	ldr	r3, [r7, #12]
}
 8005daa:	4618      	mov	r0, r3
 8005dac:	3714      	adds	r7, #20
 8005dae:	46bd      	mov	sp, r7
 8005db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005db4:	4770      	bx	lr

08005db6 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8005db6:	b580      	push	{r7, lr}
 8005db8:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8005dba:	f000 fee7 	bl	8006b8c <vTaskStartScheduler>
  
  return osOK;
 8005dbe:	2300      	movs	r3, #0
}
 8005dc0:	4618      	mov	r0, r3
 8005dc2:	bd80      	pop	{r7, pc}

08005dc4 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8005dc4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005dc6:	b089      	sub	sp, #36	; 0x24
 8005dc8:	af04      	add	r7, sp, #16
 8005dca:	6078      	str	r0, [r7, #4]
 8005dcc:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	695b      	ldr	r3, [r3, #20]
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d020      	beq.n	8005e18 <osThreadCreate+0x54>
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	699b      	ldr	r3, [r3, #24]
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d01c      	beq.n	8005e18 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	685c      	ldr	r4, [r3, #4]
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681d      	ldr	r5, [r3, #0]
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	691e      	ldr	r6, [r3, #16]
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8005df0:	4618      	mov	r0, r3
 8005df2:	f7ff ffc8 	bl	8005d86 <makeFreeRtosPriority>
 8005df6:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	695b      	ldr	r3, [r3, #20]
 8005dfc:	687a      	ldr	r2, [r7, #4]
 8005dfe:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005e00:	9202      	str	r2, [sp, #8]
 8005e02:	9301      	str	r3, [sp, #4]
 8005e04:	9100      	str	r1, [sp, #0]
 8005e06:	683b      	ldr	r3, [r7, #0]
 8005e08:	4632      	mov	r2, r6
 8005e0a:	4629      	mov	r1, r5
 8005e0c:	4620      	mov	r0, r4
 8005e0e:	f000 fcd5 	bl	80067bc <xTaskCreateStatic>
 8005e12:	4603      	mov	r3, r0
 8005e14:	60fb      	str	r3, [r7, #12]
 8005e16:	e01c      	b.n	8005e52 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	685c      	ldr	r4, [r3, #4]
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005e24:	b29e      	uxth	r6, r3
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8005e2c:	4618      	mov	r0, r3
 8005e2e:	f7ff ffaa 	bl	8005d86 <makeFreeRtosPriority>
 8005e32:	4602      	mov	r2, r0
 8005e34:	f107 030c 	add.w	r3, r7, #12
 8005e38:	9301      	str	r3, [sp, #4]
 8005e3a:	9200      	str	r2, [sp, #0]
 8005e3c:	683b      	ldr	r3, [r7, #0]
 8005e3e:	4632      	mov	r2, r6
 8005e40:	4629      	mov	r1, r5
 8005e42:	4620      	mov	r0, r4
 8005e44:	f000 fd1d 	bl	8006882 <xTaskCreate>
 8005e48:	4603      	mov	r3, r0
 8005e4a:	2b01      	cmp	r3, #1
 8005e4c:	d001      	beq.n	8005e52 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8005e4e:	2300      	movs	r3, #0
 8005e50:	e000      	b.n	8005e54 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8005e52:	68fb      	ldr	r3, [r7, #12]
}
 8005e54:	4618      	mov	r0, r3
 8005e56:	3714      	adds	r7, #20
 8005e58:	46bd      	mov	sp, r7
 8005e5a:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005e5c <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8005e5c:	b580      	push	{r7, lr}
 8005e5e:	b084      	sub	sp, #16
 8005e60:	af00      	add	r7, sp, #0
 8005e62:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d001      	beq.n	8005e72 <osDelay+0x16>
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	e000      	b.n	8005e74 <osDelay+0x18>
 8005e72:	2301      	movs	r3, #1
 8005e74:	4618      	mov	r0, r3
 8005e76:	f000 fe53 	bl	8006b20 <vTaskDelay>
  
  return osOK;
 8005e7a:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8005e7c:	4618      	mov	r0, r3
 8005e7e:	3710      	adds	r7, #16
 8005e80:	46bd      	mov	sp, r7
 8005e82:	bd80      	pop	{r7, pc}

08005e84 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005e84:	b480      	push	{r7}
 8005e86:	b083      	sub	sp, #12
 8005e88:	af00      	add	r7, sp, #0
 8005e8a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	f103 0208 	add.w	r2, r3, #8
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	f04f 32ff 	mov.w	r2, #4294967295
 8005e9c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	f103 0208 	add.w	r2, r3, #8
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	f103 0208 	add.w	r2, r3, #8
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	2200      	movs	r2, #0
 8005eb6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005eb8:	bf00      	nop
 8005eba:	370c      	adds	r7, #12
 8005ebc:	46bd      	mov	sp, r7
 8005ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ec2:	4770      	bx	lr

08005ec4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005ec4:	b480      	push	{r7}
 8005ec6:	b083      	sub	sp, #12
 8005ec8:	af00      	add	r7, sp, #0
 8005eca:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	2200      	movs	r2, #0
 8005ed0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005ed2:	bf00      	nop
 8005ed4:	370c      	adds	r7, #12
 8005ed6:	46bd      	mov	sp, r7
 8005ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005edc:	4770      	bx	lr

08005ede <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005ede:	b480      	push	{r7}
 8005ee0:	b085      	sub	sp, #20
 8005ee2:	af00      	add	r7, sp, #0
 8005ee4:	6078      	str	r0, [r7, #4]
 8005ee6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	685b      	ldr	r3, [r3, #4]
 8005eec:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005eee:	683b      	ldr	r3, [r7, #0]
 8005ef0:	68fa      	ldr	r2, [r7, #12]
 8005ef2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	689a      	ldr	r2, [r3, #8]
 8005ef8:	683b      	ldr	r3, [r7, #0]
 8005efa:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	689b      	ldr	r3, [r3, #8]
 8005f00:	683a      	ldr	r2, [r7, #0]
 8005f02:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	683a      	ldr	r2, [r7, #0]
 8005f08:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8005f0a:	683b      	ldr	r3, [r7, #0]
 8005f0c:	687a      	ldr	r2, [r7, #4]
 8005f0e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	1c5a      	adds	r2, r3, #1
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	601a      	str	r2, [r3, #0]
}
 8005f1a:	bf00      	nop
 8005f1c:	3714      	adds	r7, #20
 8005f1e:	46bd      	mov	sp, r7
 8005f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f24:	4770      	bx	lr

08005f26 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005f26:	b480      	push	{r7}
 8005f28:	b085      	sub	sp, #20
 8005f2a:	af00      	add	r7, sp, #0
 8005f2c:	6078      	str	r0, [r7, #4]
 8005f2e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005f30:	683b      	ldr	r3, [r7, #0]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005f36:	68bb      	ldr	r3, [r7, #8]
 8005f38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f3c:	d103      	bne.n	8005f46 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	691b      	ldr	r3, [r3, #16]
 8005f42:	60fb      	str	r3, [r7, #12]
 8005f44:	e00c      	b.n	8005f60 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	3308      	adds	r3, #8
 8005f4a:	60fb      	str	r3, [r7, #12]
 8005f4c:	e002      	b.n	8005f54 <vListInsert+0x2e>
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	685b      	ldr	r3, [r3, #4]
 8005f52:	60fb      	str	r3, [r7, #12]
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	685b      	ldr	r3, [r3, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	68ba      	ldr	r2, [r7, #8]
 8005f5c:	429a      	cmp	r2, r3
 8005f5e:	d2f6      	bcs.n	8005f4e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	685a      	ldr	r2, [r3, #4]
 8005f64:	683b      	ldr	r3, [r7, #0]
 8005f66:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005f68:	683b      	ldr	r3, [r7, #0]
 8005f6a:	685b      	ldr	r3, [r3, #4]
 8005f6c:	683a      	ldr	r2, [r7, #0]
 8005f6e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005f70:	683b      	ldr	r3, [r7, #0]
 8005f72:	68fa      	ldr	r2, [r7, #12]
 8005f74:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	683a      	ldr	r2, [r7, #0]
 8005f7a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005f7c:	683b      	ldr	r3, [r7, #0]
 8005f7e:	687a      	ldr	r2, [r7, #4]
 8005f80:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	1c5a      	adds	r2, r3, #1
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	601a      	str	r2, [r3, #0]
}
 8005f8c:	bf00      	nop
 8005f8e:	3714      	adds	r7, #20
 8005f90:	46bd      	mov	sp, r7
 8005f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f96:	4770      	bx	lr

08005f98 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005f98:	b480      	push	{r7}
 8005f9a:	b085      	sub	sp, #20
 8005f9c:	af00      	add	r7, sp, #0
 8005f9e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	691b      	ldr	r3, [r3, #16]
 8005fa4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	685b      	ldr	r3, [r3, #4]
 8005faa:	687a      	ldr	r2, [r7, #4]
 8005fac:	6892      	ldr	r2, [r2, #8]
 8005fae:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	689b      	ldr	r3, [r3, #8]
 8005fb4:	687a      	ldr	r2, [r7, #4]
 8005fb6:	6852      	ldr	r2, [r2, #4]
 8005fb8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	685b      	ldr	r3, [r3, #4]
 8005fbe:	687a      	ldr	r2, [r7, #4]
 8005fc0:	429a      	cmp	r2, r3
 8005fc2:	d103      	bne.n	8005fcc <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	689a      	ldr	r2, [r3, #8]
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	2200      	movs	r2, #0
 8005fd0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	1e5a      	subs	r2, r3, #1
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	681b      	ldr	r3, [r3, #0]
}
 8005fe0:	4618      	mov	r0, r3
 8005fe2:	3714      	adds	r7, #20
 8005fe4:	46bd      	mov	sp, r7
 8005fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fea:	4770      	bx	lr

08005fec <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005fec:	b580      	push	{r7, lr}
 8005fee:	b084      	sub	sp, #16
 8005ff0:	af00      	add	r7, sp, #0
 8005ff2:	6078      	str	r0, [r7, #4]
 8005ff4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d10c      	bne.n	800601a <xQueueGenericReset+0x2e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006000:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006004:	b672      	cpsid	i
 8006006:	f383 8811 	msr	BASEPRI, r3
 800600a:	f3bf 8f6f 	isb	sy
 800600e:	f3bf 8f4f 	dsb	sy
 8006012:	b662      	cpsie	i
 8006014:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8006016:	bf00      	nop
 8006018:	e7fe      	b.n	8006018 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 800601a:	f001 fd27 	bl	8007a6c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	681a      	ldr	r2, [r3, #0]
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006026:	68f9      	ldr	r1, [r7, #12]
 8006028:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800602a:	fb01 f303 	mul.w	r3, r1, r3
 800602e:	441a      	add	r2, r3
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	2200      	movs	r2, #0
 8006038:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	681a      	ldr	r2, [r3, #0]
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	681a      	ldr	r2, [r3, #0]
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800604a:	3b01      	subs	r3, #1
 800604c:	68f9      	ldr	r1, [r7, #12]
 800604e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8006050:	fb01 f303 	mul.w	r3, r1, r3
 8006054:	441a      	add	r2, r3
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	22ff      	movs	r2, #255	; 0xff
 800605e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	22ff      	movs	r2, #255	; 0xff
 8006066:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800606a:	683b      	ldr	r3, [r7, #0]
 800606c:	2b00      	cmp	r3, #0
 800606e:	d114      	bne.n	800609a <xQueueGenericReset+0xae>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	691b      	ldr	r3, [r3, #16]
 8006074:	2b00      	cmp	r3, #0
 8006076:	d01a      	beq.n	80060ae <xQueueGenericReset+0xc2>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	3310      	adds	r3, #16
 800607c:	4618      	mov	r0, r3
 800607e:	f000 ffe3 	bl	8007048 <xTaskRemoveFromEventList>
 8006082:	4603      	mov	r3, r0
 8006084:	2b00      	cmp	r3, #0
 8006086:	d012      	beq.n	80060ae <xQueueGenericReset+0xc2>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8006088:	4b0c      	ldr	r3, [pc, #48]	; (80060bc <xQueueGenericReset+0xd0>)
 800608a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800608e:	601a      	str	r2, [r3, #0]
 8006090:	f3bf 8f4f 	dsb	sy
 8006094:	f3bf 8f6f 	isb	sy
 8006098:	e009      	b.n	80060ae <xQueueGenericReset+0xc2>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	3310      	adds	r3, #16
 800609e:	4618      	mov	r0, r3
 80060a0:	f7ff fef0 	bl	8005e84 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	3324      	adds	r3, #36	; 0x24
 80060a8:	4618      	mov	r0, r3
 80060aa:	f7ff feeb 	bl	8005e84 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80060ae:	f001 fd11 	bl	8007ad4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80060b2:	2301      	movs	r3, #1
}
 80060b4:	4618      	mov	r0, r3
 80060b6:	3710      	adds	r7, #16
 80060b8:	46bd      	mov	sp, r7
 80060ba:	bd80      	pop	{r7, pc}
 80060bc:	e000ed04 	.word	0xe000ed04

080060c0 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80060c0:	b580      	push	{r7, lr}
 80060c2:	b08a      	sub	sp, #40	; 0x28
 80060c4:	af02      	add	r7, sp, #8
 80060c6:	60f8      	str	r0, [r7, #12]
 80060c8:	60b9      	str	r1, [r7, #8]
 80060ca:	4613      	mov	r3, r2
 80060cc:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d10c      	bne.n	80060ee <xQueueGenericCreate+0x2e>
	__asm volatile
 80060d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060d8:	b672      	cpsid	i
 80060da:	f383 8811 	msr	BASEPRI, r3
 80060de:	f3bf 8f6f 	isb	sy
 80060e2:	f3bf 8f4f 	dsb	sy
 80060e6:	b662      	cpsie	i
 80060e8:	613b      	str	r3, [r7, #16]
}
 80060ea:	bf00      	nop
 80060ec:	e7fe      	b.n	80060ec <xQueueGenericCreate+0x2c>

		if( uxItemSize == ( UBaseType_t ) 0 )
 80060ee:	68bb      	ldr	r3, [r7, #8]
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d102      	bne.n	80060fa <xQueueGenericCreate+0x3a>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 80060f4:	2300      	movs	r3, #0
 80060f6:	61fb      	str	r3, [r7, #28]
 80060f8:	e004      	b.n	8006104 <xQueueGenericCreate+0x44>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	68ba      	ldr	r2, [r7, #8]
 80060fe:	fb02 f303 	mul.w	r3, r2, r3
 8006102:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8006104:	69fb      	ldr	r3, [r7, #28]
 8006106:	3348      	adds	r3, #72	; 0x48
 8006108:	4618      	mov	r0, r3
 800610a:	f001 fd97 	bl	8007c3c <pvPortMalloc>
 800610e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8006110:	69bb      	ldr	r3, [r7, #24]
 8006112:	2b00      	cmp	r3, #0
 8006114:	d011      	beq.n	800613a <xQueueGenericCreate+0x7a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8006116:	69bb      	ldr	r3, [r7, #24]
 8006118:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800611a:	697b      	ldr	r3, [r7, #20]
 800611c:	3348      	adds	r3, #72	; 0x48
 800611e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8006120:	69bb      	ldr	r3, [r7, #24]
 8006122:	2200      	movs	r2, #0
 8006124:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006128:	79fa      	ldrb	r2, [r7, #7]
 800612a:	69bb      	ldr	r3, [r7, #24]
 800612c:	9300      	str	r3, [sp, #0]
 800612e:	4613      	mov	r3, r2
 8006130:	697a      	ldr	r2, [r7, #20]
 8006132:	68b9      	ldr	r1, [r7, #8]
 8006134:	68f8      	ldr	r0, [r7, #12]
 8006136:	f000 f805 	bl	8006144 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800613a:	69bb      	ldr	r3, [r7, #24]
	}
 800613c:	4618      	mov	r0, r3
 800613e:	3720      	adds	r7, #32
 8006140:	46bd      	mov	sp, r7
 8006142:	bd80      	pop	{r7, pc}

08006144 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8006144:	b580      	push	{r7, lr}
 8006146:	b084      	sub	sp, #16
 8006148:	af00      	add	r7, sp, #0
 800614a:	60f8      	str	r0, [r7, #12]
 800614c:	60b9      	str	r1, [r7, #8]
 800614e:	607a      	str	r2, [r7, #4]
 8006150:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8006152:	68bb      	ldr	r3, [r7, #8]
 8006154:	2b00      	cmp	r3, #0
 8006156:	d103      	bne.n	8006160 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006158:	69bb      	ldr	r3, [r7, #24]
 800615a:	69ba      	ldr	r2, [r7, #24]
 800615c:	601a      	str	r2, [r3, #0]
 800615e:	e002      	b.n	8006166 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8006160:	69bb      	ldr	r3, [r7, #24]
 8006162:	687a      	ldr	r2, [r7, #4]
 8006164:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8006166:	69bb      	ldr	r3, [r7, #24]
 8006168:	68fa      	ldr	r2, [r7, #12]
 800616a:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800616c:	69bb      	ldr	r3, [r7, #24]
 800616e:	68ba      	ldr	r2, [r7, #8]
 8006170:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8006172:	2101      	movs	r1, #1
 8006174:	69b8      	ldr	r0, [r7, #24]
 8006176:	f7ff ff39 	bl	8005fec <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800617a:	bf00      	nop
 800617c:	3710      	adds	r7, #16
 800617e:	46bd      	mov	sp, r7
 8006180:	bd80      	pop	{r7, pc}
	...

08006184 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8006184:	b580      	push	{r7, lr}
 8006186:	b08e      	sub	sp, #56	; 0x38
 8006188:	af00      	add	r7, sp, #0
 800618a:	60f8      	str	r0, [r7, #12]
 800618c:	60b9      	str	r1, [r7, #8]
 800618e:	607a      	str	r2, [r7, #4]
 8006190:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8006192:	2300      	movs	r3, #0
 8006194:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800619a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800619c:	2b00      	cmp	r3, #0
 800619e:	d10c      	bne.n	80061ba <xQueueGenericSend+0x36>
	__asm volatile
 80061a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061a4:	b672      	cpsid	i
 80061a6:	f383 8811 	msr	BASEPRI, r3
 80061aa:	f3bf 8f6f 	isb	sy
 80061ae:	f3bf 8f4f 	dsb	sy
 80061b2:	b662      	cpsie	i
 80061b4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80061b6:	bf00      	nop
 80061b8:	e7fe      	b.n	80061b8 <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80061ba:	68bb      	ldr	r3, [r7, #8]
 80061bc:	2b00      	cmp	r3, #0
 80061be:	d103      	bne.n	80061c8 <xQueueGenericSend+0x44>
 80061c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d101      	bne.n	80061cc <xQueueGenericSend+0x48>
 80061c8:	2301      	movs	r3, #1
 80061ca:	e000      	b.n	80061ce <xQueueGenericSend+0x4a>
 80061cc:	2300      	movs	r3, #0
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d10c      	bne.n	80061ec <xQueueGenericSend+0x68>
	__asm volatile
 80061d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061d6:	b672      	cpsid	i
 80061d8:	f383 8811 	msr	BASEPRI, r3
 80061dc:	f3bf 8f6f 	isb	sy
 80061e0:	f3bf 8f4f 	dsb	sy
 80061e4:	b662      	cpsie	i
 80061e6:	627b      	str	r3, [r7, #36]	; 0x24
}
 80061e8:	bf00      	nop
 80061ea:	e7fe      	b.n	80061ea <xQueueGenericSend+0x66>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80061ec:	683b      	ldr	r3, [r7, #0]
 80061ee:	2b02      	cmp	r3, #2
 80061f0:	d103      	bne.n	80061fa <xQueueGenericSend+0x76>
 80061f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80061f6:	2b01      	cmp	r3, #1
 80061f8:	d101      	bne.n	80061fe <xQueueGenericSend+0x7a>
 80061fa:	2301      	movs	r3, #1
 80061fc:	e000      	b.n	8006200 <xQueueGenericSend+0x7c>
 80061fe:	2300      	movs	r3, #0
 8006200:	2b00      	cmp	r3, #0
 8006202:	d10c      	bne.n	800621e <xQueueGenericSend+0x9a>
	__asm volatile
 8006204:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006208:	b672      	cpsid	i
 800620a:	f383 8811 	msr	BASEPRI, r3
 800620e:	f3bf 8f6f 	isb	sy
 8006212:	f3bf 8f4f 	dsb	sy
 8006216:	b662      	cpsie	i
 8006218:	623b      	str	r3, [r7, #32]
}
 800621a:	bf00      	nop
 800621c:	e7fe      	b.n	800621c <xQueueGenericSend+0x98>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800621e:	f001 f8db 	bl	80073d8 <xTaskGetSchedulerState>
 8006222:	4603      	mov	r3, r0
 8006224:	2b00      	cmp	r3, #0
 8006226:	d102      	bne.n	800622e <xQueueGenericSend+0xaa>
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	2b00      	cmp	r3, #0
 800622c:	d101      	bne.n	8006232 <xQueueGenericSend+0xae>
 800622e:	2301      	movs	r3, #1
 8006230:	e000      	b.n	8006234 <xQueueGenericSend+0xb0>
 8006232:	2300      	movs	r3, #0
 8006234:	2b00      	cmp	r3, #0
 8006236:	d10c      	bne.n	8006252 <xQueueGenericSend+0xce>
	__asm volatile
 8006238:	f04f 0350 	mov.w	r3, #80	; 0x50
 800623c:	b672      	cpsid	i
 800623e:	f383 8811 	msr	BASEPRI, r3
 8006242:	f3bf 8f6f 	isb	sy
 8006246:	f3bf 8f4f 	dsb	sy
 800624a:	b662      	cpsie	i
 800624c:	61fb      	str	r3, [r7, #28]
}
 800624e:	bf00      	nop
 8006250:	e7fe      	b.n	8006250 <xQueueGenericSend+0xcc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006252:	f001 fc0b 	bl	8007a6c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006256:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006258:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800625a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800625c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800625e:	429a      	cmp	r2, r3
 8006260:	d302      	bcc.n	8006268 <xQueueGenericSend+0xe4>
 8006262:	683b      	ldr	r3, [r7, #0]
 8006264:	2b02      	cmp	r3, #2
 8006266:	d129      	bne.n	80062bc <xQueueGenericSend+0x138>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006268:	683a      	ldr	r2, [r7, #0]
 800626a:	68b9      	ldr	r1, [r7, #8]
 800626c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800626e:	f000 f9bb 	bl	80065e8 <prvCopyDataToQueue>
 8006272:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006274:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006276:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006278:	2b00      	cmp	r3, #0
 800627a:	d010      	beq.n	800629e <xQueueGenericSend+0x11a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800627c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800627e:	3324      	adds	r3, #36	; 0x24
 8006280:	4618      	mov	r0, r3
 8006282:	f000 fee1 	bl	8007048 <xTaskRemoveFromEventList>
 8006286:	4603      	mov	r3, r0
 8006288:	2b00      	cmp	r3, #0
 800628a:	d013      	beq.n	80062b4 <xQueueGenericSend+0x130>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800628c:	4b3f      	ldr	r3, [pc, #252]	; (800638c <xQueueGenericSend+0x208>)
 800628e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006292:	601a      	str	r2, [r3, #0]
 8006294:	f3bf 8f4f 	dsb	sy
 8006298:	f3bf 8f6f 	isb	sy
 800629c:	e00a      	b.n	80062b4 <xQueueGenericSend+0x130>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800629e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d007      	beq.n	80062b4 <xQueueGenericSend+0x130>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80062a4:	4b39      	ldr	r3, [pc, #228]	; (800638c <xQueueGenericSend+0x208>)
 80062a6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80062aa:	601a      	str	r2, [r3, #0]
 80062ac:	f3bf 8f4f 	dsb	sy
 80062b0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80062b4:	f001 fc0e 	bl	8007ad4 <vPortExitCritical>
				return pdPASS;
 80062b8:	2301      	movs	r3, #1
 80062ba:	e063      	b.n	8006384 <xQueueGenericSend+0x200>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d103      	bne.n	80062ca <xQueueGenericSend+0x146>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80062c2:	f001 fc07 	bl	8007ad4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80062c6:	2300      	movs	r3, #0
 80062c8:	e05c      	b.n	8006384 <xQueueGenericSend+0x200>
				}
				else if( xEntryTimeSet == pdFALSE )
 80062ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d106      	bne.n	80062de <xQueueGenericSend+0x15a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80062d0:	f107 0314 	add.w	r3, r7, #20
 80062d4:	4618      	mov	r0, r3
 80062d6:	f000 ff1b 	bl	8007110 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80062da:	2301      	movs	r3, #1
 80062dc:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80062de:	f001 fbf9 	bl	8007ad4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80062e2:	f000 fcc1 	bl	8006c68 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80062e6:	f001 fbc1 	bl	8007a6c <vPortEnterCritical>
 80062ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062ec:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80062f0:	b25b      	sxtb	r3, r3
 80062f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062f6:	d103      	bne.n	8006300 <xQueueGenericSend+0x17c>
 80062f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062fa:	2200      	movs	r2, #0
 80062fc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006300:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006302:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006306:	b25b      	sxtb	r3, r3
 8006308:	f1b3 3fff 	cmp.w	r3, #4294967295
 800630c:	d103      	bne.n	8006316 <xQueueGenericSend+0x192>
 800630e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006310:	2200      	movs	r2, #0
 8006312:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006316:	f001 fbdd 	bl	8007ad4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800631a:	1d3a      	adds	r2, r7, #4
 800631c:	f107 0314 	add.w	r3, r7, #20
 8006320:	4611      	mov	r1, r2
 8006322:	4618      	mov	r0, r3
 8006324:	f000 ff0a 	bl	800713c <xTaskCheckForTimeOut>
 8006328:	4603      	mov	r3, r0
 800632a:	2b00      	cmp	r3, #0
 800632c:	d124      	bne.n	8006378 <xQueueGenericSend+0x1f4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800632e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006330:	f000 fa2c 	bl	800678c <prvIsQueueFull>
 8006334:	4603      	mov	r3, r0
 8006336:	2b00      	cmp	r3, #0
 8006338:	d018      	beq.n	800636c <xQueueGenericSend+0x1e8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800633a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800633c:	3310      	adds	r3, #16
 800633e:	687a      	ldr	r2, [r7, #4]
 8006340:	4611      	mov	r1, r2
 8006342:	4618      	mov	r0, r3
 8006344:	f000 fe5a 	bl	8006ffc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8006348:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800634a:	f000 f9b7 	bl	80066bc <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800634e:	f000 fc99 	bl	8006c84 <xTaskResumeAll>
 8006352:	4603      	mov	r3, r0
 8006354:	2b00      	cmp	r3, #0
 8006356:	f47f af7c 	bne.w	8006252 <xQueueGenericSend+0xce>
				{
					portYIELD_WITHIN_API();
 800635a:	4b0c      	ldr	r3, [pc, #48]	; (800638c <xQueueGenericSend+0x208>)
 800635c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006360:	601a      	str	r2, [r3, #0]
 8006362:	f3bf 8f4f 	dsb	sy
 8006366:	f3bf 8f6f 	isb	sy
 800636a:	e772      	b.n	8006252 <xQueueGenericSend+0xce>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800636c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800636e:	f000 f9a5 	bl	80066bc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006372:	f000 fc87 	bl	8006c84 <xTaskResumeAll>
 8006376:	e76c      	b.n	8006252 <xQueueGenericSend+0xce>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8006378:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800637a:	f000 f99f 	bl	80066bc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800637e:	f000 fc81 	bl	8006c84 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8006382:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8006384:	4618      	mov	r0, r3
 8006386:	3738      	adds	r7, #56	; 0x38
 8006388:	46bd      	mov	sp, r7
 800638a:	bd80      	pop	{r7, pc}
 800638c:	e000ed04 	.word	0xe000ed04

08006390 <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8006390:	b580      	push	{r7, lr}
 8006392:	b08e      	sub	sp, #56	; 0x38
 8006394:	af00      	add	r7, sp, #0
 8006396:	6078      	str	r0, [r7, #4]
 8006398:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800639a:	2300      	movs	r3, #0
 800639c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80063a2:	2300      	movs	r3, #0
 80063a4:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80063a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d10c      	bne.n	80063c6 <xQueueSemaphoreTake+0x36>
	__asm volatile
 80063ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063b0:	b672      	cpsid	i
 80063b2:	f383 8811 	msr	BASEPRI, r3
 80063b6:	f3bf 8f6f 	isb	sy
 80063ba:	f3bf 8f4f 	dsb	sy
 80063be:	b662      	cpsie	i
 80063c0:	623b      	str	r3, [r7, #32]
}
 80063c2:	bf00      	nop
 80063c4:	e7fe      	b.n	80063c4 <xQueueSemaphoreTake+0x34>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80063c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80063c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d00c      	beq.n	80063e8 <xQueueSemaphoreTake+0x58>
	__asm volatile
 80063ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063d2:	b672      	cpsid	i
 80063d4:	f383 8811 	msr	BASEPRI, r3
 80063d8:	f3bf 8f6f 	isb	sy
 80063dc:	f3bf 8f4f 	dsb	sy
 80063e0:	b662      	cpsie	i
 80063e2:	61fb      	str	r3, [r7, #28]
}
 80063e4:	bf00      	nop
 80063e6:	e7fe      	b.n	80063e6 <xQueueSemaphoreTake+0x56>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80063e8:	f000 fff6 	bl	80073d8 <xTaskGetSchedulerState>
 80063ec:	4603      	mov	r3, r0
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d102      	bne.n	80063f8 <xQueueSemaphoreTake+0x68>
 80063f2:	683b      	ldr	r3, [r7, #0]
 80063f4:	2b00      	cmp	r3, #0
 80063f6:	d101      	bne.n	80063fc <xQueueSemaphoreTake+0x6c>
 80063f8:	2301      	movs	r3, #1
 80063fa:	e000      	b.n	80063fe <xQueueSemaphoreTake+0x6e>
 80063fc:	2300      	movs	r3, #0
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d10c      	bne.n	800641c <xQueueSemaphoreTake+0x8c>
	__asm volatile
 8006402:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006406:	b672      	cpsid	i
 8006408:	f383 8811 	msr	BASEPRI, r3
 800640c:	f3bf 8f6f 	isb	sy
 8006410:	f3bf 8f4f 	dsb	sy
 8006414:	b662      	cpsie	i
 8006416:	61bb      	str	r3, [r7, #24]
}
 8006418:	bf00      	nop
 800641a:	e7fe      	b.n	800641a <xQueueSemaphoreTake+0x8a>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800641c:	f001 fb26 	bl	8007a6c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8006420:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006422:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006424:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8006426:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006428:	2b00      	cmp	r3, #0
 800642a:	d024      	beq.n	8006476 <xQueueSemaphoreTake+0xe6>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800642c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800642e:	1e5a      	subs	r2, r3, #1
 8006430:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006432:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006434:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	2b00      	cmp	r3, #0
 800643a:	d104      	bne.n	8006446 <xQueueSemaphoreTake+0xb6>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800643c:	f001 f992 	bl	8007764 <pvTaskIncrementMutexHeldCount>
 8006440:	4602      	mov	r2, r0
 8006442:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006444:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006446:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006448:	691b      	ldr	r3, [r3, #16]
 800644a:	2b00      	cmp	r3, #0
 800644c:	d00f      	beq.n	800646e <xQueueSemaphoreTake+0xde>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800644e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006450:	3310      	adds	r3, #16
 8006452:	4618      	mov	r0, r3
 8006454:	f000 fdf8 	bl	8007048 <xTaskRemoveFromEventList>
 8006458:	4603      	mov	r3, r0
 800645a:	2b00      	cmp	r3, #0
 800645c:	d007      	beq.n	800646e <xQueueSemaphoreTake+0xde>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800645e:	4b55      	ldr	r3, [pc, #340]	; (80065b4 <xQueueSemaphoreTake+0x224>)
 8006460:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006464:	601a      	str	r2, [r3, #0]
 8006466:	f3bf 8f4f 	dsb	sy
 800646a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800646e:	f001 fb31 	bl	8007ad4 <vPortExitCritical>
				return pdPASS;
 8006472:	2301      	movs	r3, #1
 8006474:	e099      	b.n	80065aa <xQueueSemaphoreTake+0x21a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006476:	683b      	ldr	r3, [r7, #0]
 8006478:	2b00      	cmp	r3, #0
 800647a:	d113      	bne.n	80064a4 <xQueueSemaphoreTake+0x114>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800647c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800647e:	2b00      	cmp	r3, #0
 8006480:	d00c      	beq.n	800649c <xQueueSemaphoreTake+0x10c>
	__asm volatile
 8006482:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006486:	b672      	cpsid	i
 8006488:	f383 8811 	msr	BASEPRI, r3
 800648c:	f3bf 8f6f 	isb	sy
 8006490:	f3bf 8f4f 	dsb	sy
 8006494:	b662      	cpsie	i
 8006496:	617b      	str	r3, [r7, #20]
}
 8006498:	bf00      	nop
 800649a:	e7fe      	b.n	800649a <xQueueSemaphoreTake+0x10a>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800649c:	f001 fb1a 	bl	8007ad4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80064a0:	2300      	movs	r3, #0
 80064a2:	e082      	b.n	80065aa <xQueueSemaphoreTake+0x21a>
				}
				else if( xEntryTimeSet == pdFALSE )
 80064a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d106      	bne.n	80064b8 <xQueueSemaphoreTake+0x128>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80064aa:	f107 030c 	add.w	r3, r7, #12
 80064ae:	4618      	mov	r0, r3
 80064b0:	f000 fe2e 	bl	8007110 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80064b4:	2301      	movs	r3, #1
 80064b6:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80064b8:	f001 fb0c 	bl	8007ad4 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80064bc:	f000 fbd4 	bl	8006c68 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80064c0:	f001 fad4 	bl	8007a6c <vPortEnterCritical>
 80064c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064c6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80064ca:	b25b      	sxtb	r3, r3
 80064cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064d0:	d103      	bne.n	80064da <xQueueSemaphoreTake+0x14a>
 80064d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064d4:	2200      	movs	r2, #0
 80064d6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80064da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064dc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80064e0:	b25b      	sxtb	r3, r3
 80064e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064e6:	d103      	bne.n	80064f0 <xQueueSemaphoreTake+0x160>
 80064e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064ea:	2200      	movs	r2, #0
 80064ec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80064f0:	f001 faf0 	bl	8007ad4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80064f4:	463a      	mov	r2, r7
 80064f6:	f107 030c 	add.w	r3, r7, #12
 80064fa:	4611      	mov	r1, r2
 80064fc:	4618      	mov	r0, r3
 80064fe:	f000 fe1d 	bl	800713c <xTaskCheckForTimeOut>
 8006502:	4603      	mov	r3, r0
 8006504:	2b00      	cmp	r3, #0
 8006506:	d132      	bne.n	800656e <xQueueSemaphoreTake+0x1de>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006508:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800650a:	f000 f929 	bl	8006760 <prvIsQueueEmpty>
 800650e:	4603      	mov	r3, r0
 8006510:	2b00      	cmp	r3, #0
 8006512:	d026      	beq.n	8006562 <xQueueSemaphoreTake+0x1d2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006514:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	2b00      	cmp	r3, #0
 800651a:	d109      	bne.n	8006530 <xQueueSemaphoreTake+0x1a0>
					{
						taskENTER_CRITICAL();
 800651c:	f001 faa6 	bl	8007a6c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006520:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006522:	689b      	ldr	r3, [r3, #8]
 8006524:	4618      	mov	r0, r3
 8006526:	f000 ff75 	bl	8007414 <xTaskPriorityInherit>
 800652a:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 800652c:	f001 fad2 	bl	8007ad4 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006530:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006532:	3324      	adds	r3, #36	; 0x24
 8006534:	683a      	ldr	r2, [r7, #0]
 8006536:	4611      	mov	r1, r2
 8006538:	4618      	mov	r0, r3
 800653a:	f000 fd5f 	bl	8006ffc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800653e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006540:	f000 f8bc 	bl	80066bc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006544:	f000 fb9e 	bl	8006c84 <xTaskResumeAll>
 8006548:	4603      	mov	r3, r0
 800654a:	2b00      	cmp	r3, #0
 800654c:	f47f af66 	bne.w	800641c <xQueueSemaphoreTake+0x8c>
				{
					portYIELD_WITHIN_API();
 8006550:	4b18      	ldr	r3, [pc, #96]	; (80065b4 <xQueueSemaphoreTake+0x224>)
 8006552:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006556:	601a      	str	r2, [r3, #0]
 8006558:	f3bf 8f4f 	dsb	sy
 800655c:	f3bf 8f6f 	isb	sy
 8006560:	e75c      	b.n	800641c <xQueueSemaphoreTake+0x8c>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8006562:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006564:	f000 f8aa 	bl	80066bc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006568:	f000 fb8c 	bl	8006c84 <xTaskResumeAll>
 800656c:	e756      	b.n	800641c <xQueueSemaphoreTake+0x8c>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800656e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006570:	f000 f8a4 	bl	80066bc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006574:	f000 fb86 	bl	8006c84 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006578:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800657a:	f000 f8f1 	bl	8006760 <prvIsQueueEmpty>
 800657e:	4603      	mov	r3, r0
 8006580:	2b00      	cmp	r3, #0
 8006582:	f43f af4b 	beq.w	800641c <xQueueSemaphoreTake+0x8c>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8006586:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006588:	2b00      	cmp	r3, #0
 800658a:	d00d      	beq.n	80065a8 <xQueueSemaphoreTake+0x218>
					{
						taskENTER_CRITICAL();
 800658c:	f001 fa6e 	bl	8007a6c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8006590:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006592:	f000 f811 	bl	80065b8 <prvGetDisinheritPriorityAfterTimeout>
 8006596:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8006598:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800659a:	689b      	ldr	r3, [r3, #8]
 800659c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800659e:	4618      	mov	r0, r3
 80065a0:	f001 f842 	bl	8007628 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80065a4:	f001 fa96 	bl	8007ad4 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80065a8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80065aa:	4618      	mov	r0, r3
 80065ac:	3738      	adds	r7, #56	; 0x38
 80065ae:	46bd      	mov	sp, r7
 80065b0:	bd80      	pop	{r7, pc}
 80065b2:	bf00      	nop
 80065b4:	e000ed04 	.word	0xe000ed04

080065b8 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80065b8:	b480      	push	{r7}
 80065ba:	b085      	sub	sp, #20
 80065bc:	af00      	add	r7, sp, #0
 80065be:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d006      	beq.n	80065d6 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	f1c3 0307 	rsb	r3, r3, #7
 80065d2:	60fb      	str	r3, [r7, #12]
 80065d4:	e001      	b.n	80065da <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80065d6:	2300      	movs	r3, #0
 80065d8:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80065da:	68fb      	ldr	r3, [r7, #12]
	}
 80065dc:	4618      	mov	r0, r3
 80065de:	3714      	adds	r7, #20
 80065e0:	46bd      	mov	sp, r7
 80065e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065e6:	4770      	bx	lr

080065e8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80065e8:	b580      	push	{r7, lr}
 80065ea:	b086      	sub	sp, #24
 80065ec:	af00      	add	r7, sp, #0
 80065ee:	60f8      	str	r0, [r7, #12]
 80065f0:	60b9      	str	r1, [r7, #8]
 80065f2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80065f4:	2300      	movs	r3, #0
 80065f6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065fc:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006602:	2b00      	cmp	r3, #0
 8006604:	d10d      	bne.n	8006622 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	2b00      	cmp	r3, #0
 800660c:	d14d      	bne.n	80066aa <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	689b      	ldr	r3, [r3, #8]
 8006612:	4618      	mov	r0, r3
 8006614:	f000 ff7e 	bl	8007514 <xTaskPriorityDisinherit>
 8006618:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	2200      	movs	r2, #0
 800661e:	609a      	str	r2, [r3, #8]
 8006620:	e043      	b.n	80066aa <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	2b00      	cmp	r3, #0
 8006626:	d119      	bne.n	800665c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	6858      	ldr	r0, [r3, #4]
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006630:	461a      	mov	r2, r3
 8006632:	68b9      	ldr	r1, [r7, #8]
 8006634:	f001 fe09 	bl	800824a <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	685a      	ldr	r2, [r3, #4]
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006640:	441a      	add	r2, r3
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	685a      	ldr	r2, [r3, #4]
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	689b      	ldr	r3, [r3, #8]
 800664e:	429a      	cmp	r2, r3
 8006650:	d32b      	bcc.n	80066aa <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	681a      	ldr	r2, [r3, #0]
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	605a      	str	r2, [r3, #4]
 800665a:	e026      	b.n	80066aa <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	68d8      	ldr	r0, [r3, #12]
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006664:	461a      	mov	r2, r3
 8006666:	68b9      	ldr	r1, [r7, #8]
 8006668:	f001 fdef 	bl	800824a <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	68da      	ldr	r2, [r3, #12]
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006674:	425b      	negs	r3, r3
 8006676:	441a      	add	r2, r3
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	68da      	ldr	r2, [r3, #12]
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	429a      	cmp	r2, r3
 8006686:	d207      	bcs.n	8006698 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	689a      	ldr	r2, [r3, #8]
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006690:	425b      	negs	r3, r3
 8006692:	441a      	add	r2, r3
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	2b02      	cmp	r3, #2
 800669c:	d105      	bne.n	80066aa <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800669e:	693b      	ldr	r3, [r7, #16]
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d002      	beq.n	80066aa <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80066a4:	693b      	ldr	r3, [r7, #16]
 80066a6:	3b01      	subs	r3, #1
 80066a8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80066aa:	693b      	ldr	r3, [r7, #16]
 80066ac:	1c5a      	adds	r2, r3, #1
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80066b2:	697b      	ldr	r3, [r7, #20]
}
 80066b4:	4618      	mov	r0, r3
 80066b6:	3718      	adds	r7, #24
 80066b8:	46bd      	mov	sp, r7
 80066ba:	bd80      	pop	{r7, pc}

080066bc <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80066bc:	b580      	push	{r7, lr}
 80066be:	b084      	sub	sp, #16
 80066c0:	af00      	add	r7, sp, #0
 80066c2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80066c4:	f001 f9d2 	bl	8007a6c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80066ce:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80066d0:	e011      	b.n	80066f6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d012      	beq.n	8006700 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	3324      	adds	r3, #36	; 0x24
 80066de:	4618      	mov	r0, r3
 80066e0:	f000 fcb2 	bl	8007048 <xTaskRemoveFromEventList>
 80066e4:	4603      	mov	r3, r0
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d001      	beq.n	80066ee <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80066ea:	f000 fd8d 	bl	8007208 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80066ee:	7bfb      	ldrb	r3, [r7, #15]
 80066f0:	3b01      	subs	r3, #1
 80066f2:	b2db      	uxtb	r3, r3
 80066f4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80066f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	dce9      	bgt.n	80066d2 <prvUnlockQueue+0x16>
 80066fe:	e000      	b.n	8006702 <prvUnlockQueue+0x46>
					break;
 8006700:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	22ff      	movs	r2, #255	; 0xff
 8006706:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800670a:	f001 f9e3 	bl	8007ad4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800670e:	f001 f9ad 	bl	8007a6c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006718:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800671a:	e011      	b.n	8006740 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	691b      	ldr	r3, [r3, #16]
 8006720:	2b00      	cmp	r3, #0
 8006722:	d012      	beq.n	800674a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	3310      	adds	r3, #16
 8006728:	4618      	mov	r0, r3
 800672a:	f000 fc8d 	bl	8007048 <xTaskRemoveFromEventList>
 800672e:	4603      	mov	r3, r0
 8006730:	2b00      	cmp	r3, #0
 8006732:	d001      	beq.n	8006738 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8006734:	f000 fd68 	bl	8007208 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8006738:	7bbb      	ldrb	r3, [r7, #14]
 800673a:	3b01      	subs	r3, #1
 800673c:	b2db      	uxtb	r3, r3
 800673e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006740:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006744:	2b00      	cmp	r3, #0
 8006746:	dce9      	bgt.n	800671c <prvUnlockQueue+0x60>
 8006748:	e000      	b.n	800674c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800674a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	22ff      	movs	r2, #255	; 0xff
 8006750:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8006754:	f001 f9be 	bl	8007ad4 <vPortExitCritical>
}
 8006758:	bf00      	nop
 800675a:	3710      	adds	r7, #16
 800675c:	46bd      	mov	sp, r7
 800675e:	bd80      	pop	{r7, pc}

08006760 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8006760:	b580      	push	{r7, lr}
 8006762:	b084      	sub	sp, #16
 8006764:	af00      	add	r7, sp, #0
 8006766:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006768:	f001 f980 	bl	8007a6c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006770:	2b00      	cmp	r3, #0
 8006772:	d102      	bne.n	800677a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8006774:	2301      	movs	r3, #1
 8006776:	60fb      	str	r3, [r7, #12]
 8006778:	e001      	b.n	800677e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800677a:	2300      	movs	r3, #0
 800677c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800677e:	f001 f9a9 	bl	8007ad4 <vPortExitCritical>

	return xReturn;
 8006782:	68fb      	ldr	r3, [r7, #12]
}
 8006784:	4618      	mov	r0, r3
 8006786:	3710      	adds	r7, #16
 8006788:	46bd      	mov	sp, r7
 800678a:	bd80      	pop	{r7, pc}

0800678c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800678c:	b580      	push	{r7, lr}
 800678e:	b084      	sub	sp, #16
 8006790:	af00      	add	r7, sp, #0
 8006792:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006794:	f001 f96a 	bl	8007a6c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80067a0:	429a      	cmp	r2, r3
 80067a2:	d102      	bne.n	80067aa <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80067a4:	2301      	movs	r3, #1
 80067a6:	60fb      	str	r3, [r7, #12]
 80067a8:	e001      	b.n	80067ae <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80067aa:	2300      	movs	r3, #0
 80067ac:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80067ae:	f001 f991 	bl	8007ad4 <vPortExitCritical>

	return xReturn;
 80067b2:	68fb      	ldr	r3, [r7, #12]
}
 80067b4:	4618      	mov	r0, r3
 80067b6:	3710      	adds	r7, #16
 80067b8:	46bd      	mov	sp, r7
 80067ba:	bd80      	pop	{r7, pc}

080067bc <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80067bc:	b580      	push	{r7, lr}
 80067be:	b08e      	sub	sp, #56	; 0x38
 80067c0:	af04      	add	r7, sp, #16
 80067c2:	60f8      	str	r0, [r7, #12]
 80067c4:	60b9      	str	r1, [r7, #8]
 80067c6:	607a      	str	r2, [r7, #4]
 80067c8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80067ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d10c      	bne.n	80067ea <xTaskCreateStatic+0x2e>
	__asm volatile
 80067d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067d4:	b672      	cpsid	i
 80067d6:	f383 8811 	msr	BASEPRI, r3
 80067da:	f3bf 8f6f 	isb	sy
 80067de:	f3bf 8f4f 	dsb	sy
 80067e2:	b662      	cpsie	i
 80067e4:	623b      	str	r3, [r7, #32]
}
 80067e6:	bf00      	nop
 80067e8:	e7fe      	b.n	80067e8 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 80067ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	d10c      	bne.n	800680a <xTaskCreateStatic+0x4e>
	__asm volatile
 80067f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067f4:	b672      	cpsid	i
 80067f6:	f383 8811 	msr	BASEPRI, r3
 80067fa:	f3bf 8f6f 	isb	sy
 80067fe:	f3bf 8f4f 	dsb	sy
 8006802:	b662      	cpsie	i
 8006804:	61fb      	str	r3, [r7, #28]
}
 8006806:	bf00      	nop
 8006808:	e7fe      	b.n	8006808 <xTaskCreateStatic+0x4c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800680a:	23b4      	movs	r3, #180	; 0xb4
 800680c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800680e:	693b      	ldr	r3, [r7, #16]
 8006810:	2bb4      	cmp	r3, #180	; 0xb4
 8006812:	d00c      	beq.n	800682e <xTaskCreateStatic+0x72>
	__asm volatile
 8006814:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006818:	b672      	cpsid	i
 800681a:	f383 8811 	msr	BASEPRI, r3
 800681e:	f3bf 8f6f 	isb	sy
 8006822:	f3bf 8f4f 	dsb	sy
 8006826:	b662      	cpsie	i
 8006828:	61bb      	str	r3, [r7, #24]
}
 800682a:	bf00      	nop
 800682c:	e7fe      	b.n	800682c <xTaskCreateStatic+0x70>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800682e:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8006830:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006832:	2b00      	cmp	r3, #0
 8006834:	d01e      	beq.n	8006874 <xTaskCreateStatic+0xb8>
 8006836:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006838:	2b00      	cmp	r3, #0
 800683a:	d01b      	beq.n	8006874 <xTaskCreateStatic+0xb8>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800683c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800683e:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8006840:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006842:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006844:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006846:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006848:	2202      	movs	r2, #2
 800684a:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800684e:	2300      	movs	r3, #0
 8006850:	9303      	str	r3, [sp, #12]
 8006852:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006854:	9302      	str	r3, [sp, #8]
 8006856:	f107 0314 	add.w	r3, r7, #20
 800685a:	9301      	str	r3, [sp, #4]
 800685c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800685e:	9300      	str	r3, [sp, #0]
 8006860:	683b      	ldr	r3, [r7, #0]
 8006862:	687a      	ldr	r2, [r7, #4]
 8006864:	68b9      	ldr	r1, [r7, #8]
 8006866:	68f8      	ldr	r0, [r7, #12]
 8006868:	f000 f850 	bl	800690c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800686c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800686e:	f000 f8ed 	bl	8006a4c <prvAddNewTaskToReadyList>
 8006872:	e001      	b.n	8006878 <xTaskCreateStatic+0xbc>
		}
		else
		{
			xReturn = NULL;
 8006874:	2300      	movs	r3, #0
 8006876:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006878:	697b      	ldr	r3, [r7, #20]
	}
 800687a:	4618      	mov	r0, r3
 800687c:	3728      	adds	r7, #40	; 0x28
 800687e:	46bd      	mov	sp, r7
 8006880:	bd80      	pop	{r7, pc}

08006882 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006882:	b580      	push	{r7, lr}
 8006884:	b08c      	sub	sp, #48	; 0x30
 8006886:	af04      	add	r7, sp, #16
 8006888:	60f8      	str	r0, [r7, #12]
 800688a:	60b9      	str	r1, [r7, #8]
 800688c:	603b      	str	r3, [r7, #0]
 800688e:	4613      	mov	r3, r2
 8006890:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006892:	88fb      	ldrh	r3, [r7, #6]
 8006894:	009b      	lsls	r3, r3, #2
 8006896:	4618      	mov	r0, r3
 8006898:	f001 f9d0 	bl	8007c3c <pvPortMalloc>
 800689c:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800689e:	697b      	ldr	r3, [r7, #20]
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d00e      	beq.n	80068c2 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80068a4:	20b4      	movs	r0, #180	; 0xb4
 80068a6:	f001 f9c9 	bl	8007c3c <pvPortMalloc>
 80068aa:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80068ac:	69fb      	ldr	r3, [r7, #28]
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d003      	beq.n	80068ba <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80068b2:	69fb      	ldr	r3, [r7, #28]
 80068b4:	697a      	ldr	r2, [r7, #20]
 80068b6:	631a      	str	r2, [r3, #48]	; 0x30
 80068b8:	e005      	b.n	80068c6 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80068ba:	6978      	ldr	r0, [r7, #20]
 80068bc:	f001 fa88 	bl	8007dd0 <vPortFree>
 80068c0:	e001      	b.n	80068c6 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80068c2:	2300      	movs	r3, #0
 80068c4:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80068c6:	69fb      	ldr	r3, [r7, #28]
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	d017      	beq.n	80068fc <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80068cc:	69fb      	ldr	r3, [r7, #28]
 80068ce:	2200      	movs	r2, #0
 80068d0:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80068d4:	88fa      	ldrh	r2, [r7, #6]
 80068d6:	2300      	movs	r3, #0
 80068d8:	9303      	str	r3, [sp, #12]
 80068da:	69fb      	ldr	r3, [r7, #28]
 80068dc:	9302      	str	r3, [sp, #8]
 80068de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80068e0:	9301      	str	r3, [sp, #4]
 80068e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80068e4:	9300      	str	r3, [sp, #0]
 80068e6:	683b      	ldr	r3, [r7, #0]
 80068e8:	68b9      	ldr	r1, [r7, #8]
 80068ea:	68f8      	ldr	r0, [r7, #12]
 80068ec:	f000 f80e 	bl	800690c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80068f0:	69f8      	ldr	r0, [r7, #28]
 80068f2:	f000 f8ab 	bl	8006a4c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80068f6:	2301      	movs	r3, #1
 80068f8:	61bb      	str	r3, [r7, #24]
 80068fa:	e002      	b.n	8006902 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80068fc:	f04f 33ff 	mov.w	r3, #4294967295
 8006900:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006902:	69bb      	ldr	r3, [r7, #24]
	}
 8006904:	4618      	mov	r0, r3
 8006906:	3720      	adds	r7, #32
 8006908:	46bd      	mov	sp, r7
 800690a:	bd80      	pop	{r7, pc}

0800690c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800690c:	b580      	push	{r7, lr}
 800690e:	b088      	sub	sp, #32
 8006910:	af00      	add	r7, sp, #0
 8006912:	60f8      	str	r0, [r7, #12]
 8006914:	60b9      	str	r1, [r7, #8]
 8006916:	607a      	str	r2, [r7, #4]
 8006918:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800691a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800691c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800691e:	6879      	ldr	r1, [r7, #4]
 8006920:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 8006924:	440b      	add	r3, r1
 8006926:	009b      	lsls	r3, r3, #2
 8006928:	4413      	add	r3, r2
 800692a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800692c:	69bb      	ldr	r3, [r7, #24]
 800692e:	f023 0307 	bic.w	r3, r3, #7
 8006932:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006934:	69bb      	ldr	r3, [r7, #24]
 8006936:	f003 0307 	and.w	r3, r3, #7
 800693a:	2b00      	cmp	r3, #0
 800693c:	d00c      	beq.n	8006958 <prvInitialiseNewTask+0x4c>
	__asm volatile
 800693e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006942:	b672      	cpsid	i
 8006944:	f383 8811 	msr	BASEPRI, r3
 8006948:	f3bf 8f6f 	isb	sy
 800694c:	f3bf 8f4f 	dsb	sy
 8006950:	b662      	cpsie	i
 8006952:	617b      	str	r3, [r7, #20]
}
 8006954:	bf00      	nop
 8006956:	e7fe      	b.n	8006956 <prvInitialiseNewTask+0x4a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8006958:	68bb      	ldr	r3, [r7, #8]
 800695a:	2b00      	cmp	r3, #0
 800695c:	d01f      	beq.n	800699e <prvInitialiseNewTask+0x92>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800695e:	2300      	movs	r3, #0
 8006960:	61fb      	str	r3, [r7, #28]
 8006962:	e012      	b.n	800698a <prvInitialiseNewTask+0x7e>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006964:	68ba      	ldr	r2, [r7, #8]
 8006966:	69fb      	ldr	r3, [r7, #28]
 8006968:	4413      	add	r3, r2
 800696a:	7819      	ldrb	r1, [r3, #0]
 800696c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800696e:	69fb      	ldr	r3, [r7, #28]
 8006970:	4413      	add	r3, r2
 8006972:	3334      	adds	r3, #52	; 0x34
 8006974:	460a      	mov	r2, r1
 8006976:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8006978:	68ba      	ldr	r2, [r7, #8]
 800697a:	69fb      	ldr	r3, [r7, #28]
 800697c:	4413      	add	r3, r2
 800697e:	781b      	ldrb	r3, [r3, #0]
 8006980:	2b00      	cmp	r3, #0
 8006982:	d006      	beq.n	8006992 <prvInitialiseNewTask+0x86>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006984:	69fb      	ldr	r3, [r7, #28]
 8006986:	3301      	adds	r3, #1
 8006988:	61fb      	str	r3, [r7, #28]
 800698a:	69fb      	ldr	r3, [r7, #28]
 800698c:	2b0f      	cmp	r3, #15
 800698e:	d9e9      	bls.n	8006964 <prvInitialiseNewTask+0x58>
 8006990:	e000      	b.n	8006994 <prvInitialiseNewTask+0x88>
			{
				break;
 8006992:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006994:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006996:	2200      	movs	r2, #0
 8006998:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800699c:	e003      	b.n	80069a6 <prvInitialiseNewTask+0x9a>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800699e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069a0:	2200      	movs	r2, #0
 80069a2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80069a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069a8:	2b06      	cmp	r3, #6
 80069aa:	d901      	bls.n	80069b0 <prvInitialiseNewTask+0xa4>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80069ac:	2306      	movs	r3, #6
 80069ae:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80069b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069b2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80069b4:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80069b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069b8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80069ba:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80069bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069be:	2200      	movs	r2, #0
 80069c0:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80069c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069c4:	3304      	adds	r3, #4
 80069c6:	4618      	mov	r0, r3
 80069c8:	f7ff fa7c 	bl	8005ec4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80069cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069ce:	3318      	adds	r3, #24
 80069d0:	4618      	mov	r0, r3
 80069d2:	f7ff fa77 	bl	8005ec4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80069d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069d8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80069da:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80069dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069de:	f1c3 0207 	rsb	r2, r3, #7
 80069e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069e4:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80069e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069e8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80069ea:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80069ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069ee:	2200      	movs	r2, #0
 80069f0:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80069f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069f6:	2200      	movs	r2, #0
 80069f8:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80069fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069fe:	334c      	adds	r3, #76	; 0x4c
 8006a00:	2260      	movs	r2, #96	; 0x60
 8006a02:	2100      	movs	r1, #0
 8006a04:	4618      	mov	r0, r3
 8006a06:	f001 fc2e 	bl	8008266 <memset>
 8006a0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a0c:	4a0c      	ldr	r2, [pc, #48]	; (8006a40 <prvInitialiseNewTask+0x134>)
 8006a0e:	651a      	str	r2, [r3, #80]	; 0x50
 8006a10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a12:	4a0c      	ldr	r2, [pc, #48]	; (8006a44 <prvInitialiseNewTask+0x138>)
 8006a14:	655a      	str	r2, [r3, #84]	; 0x54
 8006a16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a18:	4a0b      	ldr	r2, [pc, #44]	; (8006a48 <prvInitialiseNewTask+0x13c>)
 8006a1a:	659a      	str	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006a1c:	683a      	ldr	r2, [r7, #0]
 8006a1e:	68f9      	ldr	r1, [r7, #12]
 8006a20:	69b8      	ldr	r0, [r7, #24]
 8006a22:	f000 ff19 	bl	8007858 <pxPortInitialiseStack>
 8006a26:	4602      	mov	r2, r0
 8006a28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a2a:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8006a2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	d002      	beq.n	8006a38 <prvInitialiseNewTask+0x12c>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006a32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a34:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006a36:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006a38:	bf00      	nop
 8006a3a:	3720      	adds	r7, #32
 8006a3c:	46bd      	mov	sp, r7
 8006a3e:	bd80      	pop	{r7, pc}
 8006a40:	0800b578 	.word	0x0800b578
 8006a44:	0800b598 	.word	0x0800b598
 8006a48:	0800b558 	.word	0x0800b558

08006a4c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006a4c:	b580      	push	{r7, lr}
 8006a4e:	b082      	sub	sp, #8
 8006a50:	af00      	add	r7, sp, #0
 8006a52:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006a54:	f001 f80a 	bl	8007a6c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006a58:	4b2a      	ldr	r3, [pc, #168]	; (8006b04 <prvAddNewTaskToReadyList+0xb8>)
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	3301      	adds	r3, #1
 8006a5e:	4a29      	ldr	r2, [pc, #164]	; (8006b04 <prvAddNewTaskToReadyList+0xb8>)
 8006a60:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006a62:	4b29      	ldr	r3, [pc, #164]	; (8006b08 <prvAddNewTaskToReadyList+0xbc>)
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d109      	bne.n	8006a7e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006a6a:	4a27      	ldr	r2, [pc, #156]	; (8006b08 <prvAddNewTaskToReadyList+0xbc>)
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006a70:	4b24      	ldr	r3, [pc, #144]	; (8006b04 <prvAddNewTaskToReadyList+0xb8>)
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	2b01      	cmp	r3, #1
 8006a76:	d110      	bne.n	8006a9a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006a78:	f000 fbea 	bl	8007250 <prvInitialiseTaskLists>
 8006a7c:	e00d      	b.n	8006a9a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006a7e:	4b23      	ldr	r3, [pc, #140]	; (8006b0c <prvAddNewTaskToReadyList+0xc0>)
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	d109      	bne.n	8006a9a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006a86:	4b20      	ldr	r3, [pc, #128]	; (8006b08 <prvAddNewTaskToReadyList+0xbc>)
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a90:	429a      	cmp	r2, r3
 8006a92:	d802      	bhi.n	8006a9a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006a94:	4a1c      	ldr	r2, [pc, #112]	; (8006b08 <prvAddNewTaskToReadyList+0xbc>)
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006a9a:	4b1d      	ldr	r3, [pc, #116]	; (8006b10 <prvAddNewTaskToReadyList+0xc4>)
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	3301      	adds	r3, #1
 8006aa0:	4a1b      	ldr	r2, [pc, #108]	; (8006b10 <prvAddNewTaskToReadyList+0xc4>)
 8006aa2:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006aa8:	2201      	movs	r2, #1
 8006aaa:	409a      	lsls	r2, r3
 8006aac:	4b19      	ldr	r3, [pc, #100]	; (8006b14 <prvAddNewTaskToReadyList+0xc8>)
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	4313      	orrs	r3, r2
 8006ab2:	4a18      	ldr	r2, [pc, #96]	; (8006b14 <prvAddNewTaskToReadyList+0xc8>)
 8006ab4:	6013      	str	r3, [r2, #0]
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006aba:	4613      	mov	r3, r2
 8006abc:	009b      	lsls	r3, r3, #2
 8006abe:	4413      	add	r3, r2
 8006ac0:	009b      	lsls	r3, r3, #2
 8006ac2:	4a15      	ldr	r2, [pc, #84]	; (8006b18 <prvAddNewTaskToReadyList+0xcc>)
 8006ac4:	441a      	add	r2, r3
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	3304      	adds	r3, #4
 8006aca:	4619      	mov	r1, r3
 8006acc:	4610      	mov	r0, r2
 8006ace:	f7ff fa06 	bl	8005ede <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006ad2:	f000 ffff 	bl	8007ad4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006ad6:	4b0d      	ldr	r3, [pc, #52]	; (8006b0c <prvAddNewTaskToReadyList+0xc0>)
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d00e      	beq.n	8006afc <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006ade:	4b0a      	ldr	r3, [pc, #40]	; (8006b08 <prvAddNewTaskToReadyList+0xbc>)
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ae8:	429a      	cmp	r2, r3
 8006aea:	d207      	bcs.n	8006afc <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006aec:	4b0b      	ldr	r3, [pc, #44]	; (8006b1c <prvAddNewTaskToReadyList+0xd0>)
 8006aee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006af2:	601a      	str	r2, [r3, #0]
 8006af4:	f3bf 8f4f 	dsb	sy
 8006af8:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006afc:	bf00      	nop
 8006afe:	3708      	adds	r7, #8
 8006b00:	46bd      	mov	sp, r7
 8006b02:	bd80      	pop	{r7, pc}
 8006b04:	20000878 	.word	0x20000878
 8006b08:	20000778 	.word	0x20000778
 8006b0c:	20000884 	.word	0x20000884
 8006b10:	20000894 	.word	0x20000894
 8006b14:	20000880 	.word	0x20000880
 8006b18:	2000077c 	.word	0x2000077c
 8006b1c:	e000ed04 	.word	0xe000ed04

08006b20 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006b20:	b580      	push	{r7, lr}
 8006b22:	b084      	sub	sp, #16
 8006b24:	af00      	add	r7, sp, #0
 8006b26:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006b28:	2300      	movs	r3, #0
 8006b2a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d019      	beq.n	8006b66 <vTaskDelay+0x46>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8006b32:	4b14      	ldr	r3, [pc, #80]	; (8006b84 <vTaskDelay+0x64>)
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d00c      	beq.n	8006b54 <vTaskDelay+0x34>
	__asm volatile
 8006b3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b3e:	b672      	cpsid	i
 8006b40:	f383 8811 	msr	BASEPRI, r3
 8006b44:	f3bf 8f6f 	isb	sy
 8006b48:	f3bf 8f4f 	dsb	sy
 8006b4c:	b662      	cpsie	i
 8006b4e:	60bb      	str	r3, [r7, #8]
}
 8006b50:	bf00      	nop
 8006b52:	e7fe      	b.n	8006b52 <vTaskDelay+0x32>
			vTaskSuspendAll();
 8006b54:	f000 f888 	bl	8006c68 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8006b58:	2100      	movs	r1, #0
 8006b5a:	6878      	ldr	r0, [r7, #4]
 8006b5c:	f000 fe16 	bl	800778c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8006b60:	f000 f890 	bl	8006c84 <xTaskResumeAll>
 8006b64:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d107      	bne.n	8006b7c <vTaskDelay+0x5c>
		{
			portYIELD_WITHIN_API();
 8006b6c:	4b06      	ldr	r3, [pc, #24]	; (8006b88 <vTaskDelay+0x68>)
 8006b6e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006b72:	601a      	str	r2, [r3, #0]
 8006b74:	f3bf 8f4f 	dsb	sy
 8006b78:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006b7c:	bf00      	nop
 8006b7e:	3710      	adds	r7, #16
 8006b80:	46bd      	mov	sp, r7
 8006b82:	bd80      	pop	{r7, pc}
 8006b84:	200008a0 	.word	0x200008a0
 8006b88:	e000ed04 	.word	0xe000ed04

08006b8c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006b8c:	b580      	push	{r7, lr}
 8006b8e:	b08a      	sub	sp, #40	; 0x28
 8006b90:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006b92:	2300      	movs	r3, #0
 8006b94:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006b96:	2300      	movs	r3, #0
 8006b98:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006b9a:	463a      	mov	r2, r7
 8006b9c:	1d39      	adds	r1, r7, #4
 8006b9e:	f107 0308 	add.w	r3, r7, #8
 8006ba2:	4618      	mov	r0, r3
 8006ba4:	f7fa fe66 	bl	8001874 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006ba8:	6839      	ldr	r1, [r7, #0]
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	68ba      	ldr	r2, [r7, #8]
 8006bae:	9202      	str	r2, [sp, #8]
 8006bb0:	9301      	str	r3, [sp, #4]
 8006bb2:	2300      	movs	r3, #0
 8006bb4:	9300      	str	r3, [sp, #0]
 8006bb6:	2300      	movs	r3, #0
 8006bb8:	460a      	mov	r2, r1
 8006bba:	4923      	ldr	r1, [pc, #140]	; (8006c48 <vTaskStartScheduler+0xbc>)
 8006bbc:	4823      	ldr	r0, [pc, #140]	; (8006c4c <vTaskStartScheduler+0xc0>)
 8006bbe:	f7ff fdfd 	bl	80067bc <xTaskCreateStatic>
 8006bc2:	4603      	mov	r3, r0
 8006bc4:	4a22      	ldr	r2, [pc, #136]	; (8006c50 <vTaskStartScheduler+0xc4>)
 8006bc6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006bc8:	4b21      	ldr	r3, [pc, #132]	; (8006c50 <vTaskStartScheduler+0xc4>)
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d002      	beq.n	8006bd6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006bd0:	2301      	movs	r3, #1
 8006bd2:	617b      	str	r3, [r7, #20]
 8006bd4:	e001      	b.n	8006bda <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8006bd6:	2300      	movs	r3, #0
 8006bd8:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8006bda:	697b      	ldr	r3, [r7, #20]
 8006bdc:	2b01      	cmp	r3, #1
 8006bde:	d11d      	bne.n	8006c1c <vTaskStartScheduler+0x90>
	__asm volatile
 8006be0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006be4:	b672      	cpsid	i
 8006be6:	f383 8811 	msr	BASEPRI, r3
 8006bea:	f3bf 8f6f 	isb	sy
 8006bee:	f3bf 8f4f 	dsb	sy
 8006bf2:	b662      	cpsie	i
 8006bf4:	613b      	str	r3, [r7, #16]
}
 8006bf6:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006bf8:	4b16      	ldr	r3, [pc, #88]	; (8006c54 <vTaskStartScheduler+0xc8>)
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	334c      	adds	r3, #76	; 0x4c
 8006bfe:	4a16      	ldr	r2, [pc, #88]	; (8006c58 <vTaskStartScheduler+0xcc>)
 8006c00:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006c02:	4b16      	ldr	r3, [pc, #88]	; (8006c5c <vTaskStartScheduler+0xd0>)
 8006c04:	f04f 32ff 	mov.w	r2, #4294967295
 8006c08:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006c0a:	4b15      	ldr	r3, [pc, #84]	; (8006c60 <vTaskStartScheduler+0xd4>)
 8006c0c:	2201      	movs	r2, #1
 8006c0e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006c10:	4b14      	ldr	r3, [pc, #80]	; (8006c64 <vTaskStartScheduler+0xd8>)
 8006c12:	2200      	movs	r2, #0
 8006c14:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006c16:	f000 feab 	bl	8007970 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8006c1a:	e010      	b.n	8006c3e <vTaskStartScheduler+0xb2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006c1c:	697b      	ldr	r3, [r7, #20]
 8006c1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c22:	d10c      	bne.n	8006c3e <vTaskStartScheduler+0xb2>
	__asm volatile
 8006c24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c28:	b672      	cpsid	i
 8006c2a:	f383 8811 	msr	BASEPRI, r3
 8006c2e:	f3bf 8f6f 	isb	sy
 8006c32:	f3bf 8f4f 	dsb	sy
 8006c36:	b662      	cpsie	i
 8006c38:	60fb      	str	r3, [r7, #12]
}
 8006c3a:	bf00      	nop
 8006c3c:	e7fe      	b.n	8006c3c <vTaskStartScheduler+0xb0>
}
 8006c3e:	bf00      	nop
 8006c40:	3718      	adds	r7, #24
 8006c42:	46bd      	mov	sp, r7
 8006c44:	bd80      	pop	{r7, pc}
 8006c46:	bf00      	nop
 8006c48:	0800b538 	.word	0x0800b538
 8006c4c:	08007221 	.word	0x08007221
 8006c50:	2000089c 	.word	0x2000089c
 8006c54:	20000778 	.word	0x20000778
 8006c58:	20000010 	.word	0x20000010
 8006c5c:	20000898 	.word	0x20000898
 8006c60:	20000884 	.word	0x20000884
 8006c64:	2000087c 	.word	0x2000087c

08006c68 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006c68:	b480      	push	{r7}
 8006c6a:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8006c6c:	4b04      	ldr	r3, [pc, #16]	; (8006c80 <vTaskSuspendAll+0x18>)
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	3301      	adds	r3, #1
 8006c72:	4a03      	ldr	r2, [pc, #12]	; (8006c80 <vTaskSuspendAll+0x18>)
 8006c74:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8006c76:	bf00      	nop
 8006c78:	46bd      	mov	sp, r7
 8006c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c7e:	4770      	bx	lr
 8006c80:	200008a0 	.word	0x200008a0

08006c84 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006c84:	b580      	push	{r7, lr}
 8006c86:	b084      	sub	sp, #16
 8006c88:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006c8a:	2300      	movs	r3, #0
 8006c8c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006c8e:	2300      	movs	r3, #0
 8006c90:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006c92:	4b42      	ldr	r3, [pc, #264]	; (8006d9c <xTaskResumeAll+0x118>)
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d10c      	bne.n	8006cb4 <xTaskResumeAll+0x30>
	__asm volatile
 8006c9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c9e:	b672      	cpsid	i
 8006ca0:	f383 8811 	msr	BASEPRI, r3
 8006ca4:	f3bf 8f6f 	isb	sy
 8006ca8:	f3bf 8f4f 	dsb	sy
 8006cac:	b662      	cpsie	i
 8006cae:	603b      	str	r3, [r7, #0]
}
 8006cb0:	bf00      	nop
 8006cb2:	e7fe      	b.n	8006cb2 <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006cb4:	f000 feda 	bl	8007a6c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006cb8:	4b38      	ldr	r3, [pc, #224]	; (8006d9c <xTaskResumeAll+0x118>)
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	3b01      	subs	r3, #1
 8006cbe:	4a37      	ldr	r2, [pc, #220]	; (8006d9c <xTaskResumeAll+0x118>)
 8006cc0:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006cc2:	4b36      	ldr	r3, [pc, #216]	; (8006d9c <xTaskResumeAll+0x118>)
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	d161      	bne.n	8006d8e <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006cca:	4b35      	ldr	r3, [pc, #212]	; (8006da0 <xTaskResumeAll+0x11c>)
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d05d      	beq.n	8006d8e <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006cd2:	e02e      	b.n	8006d32 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006cd4:	4b33      	ldr	r3, [pc, #204]	; (8006da4 <xTaskResumeAll+0x120>)
 8006cd6:	68db      	ldr	r3, [r3, #12]
 8006cd8:	68db      	ldr	r3, [r3, #12]
 8006cda:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	3318      	adds	r3, #24
 8006ce0:	4618      	mov	r0, r3
 8006ce2:	f7ff f959 	bl	8005f98 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	3304      	adds	r3, #4
 8006cea:	4618      	mov	r0, r3
 8006cec:	f7ff f954 	bl	8005f98 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006cf4:	2201      	movs	r2, #1
 8006cf6:	409a      	lsls	r2, r3
 8006cf8:	4b2b      	ldr	r3, [pc, #172]	; (8006da8 <xTaskResumeAll+0x124>)
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	4313      	orrs	r3, r2
 8006cfe:	4a2a      	ldr	r2, [pc, #168]	; (8006da8 <xTaskResumeAll+0x124>)
 8006d00:	6013      	str	r3, [r2, #0]
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006d06:	4613      	mov	r3, r2
 8006d08:	009b      	lsls	r3, r3, #2
 8006d0a:	4413      	add	r3, r2
 8006d0c:	009b      	lsls	r3, r3, #2
 8006d0e:	4a27      	ldr	r2, [pc, #156]	; (8006dac <xTaskResumeAll+0x128>)
 8006d10:	441a      	add	r2, r3
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	3304      	adds	r3, #4
 8006d16:	4619      	mov	r1, r3
 8006d18:	4610      	mov	r0, r2
 8006d1a:	f7ff f8e0 	bl	8005ede <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006d22:	4b23      	ldr	r3, [pc, #140]	; (8006db0 <xTaskResumeAll+0x12c>)
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d28:	429a      	cmp	r2, r3
 8006d2a:	d302      	bcc.n	8006d32 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8006d2c:	4b21      	ldr	r3, [pc, #132]	; (8006db4 <xTaskResumeAll+0x130>)
 8006d2e:	2201      	movs	r2, #1
 8006d30:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006d32:	4b1c      	ldr	r3, [pc, #112]	; (8006da4 <xTaskResumeAll+0x120>)
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	d1cc      	bne.n	8006cd4 <xTaskResumeAll+0x50>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d001      	beq.n	8006d44 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006d40:	f000 fb2a 	bl	8007398 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8006d44:	4b1c      	ldr	r3, [pc, #112]	; (8006db8 <xTaskResumeAll+0x134>)
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	d010      	beq.n	8006d72 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006d50:	f000 f836 	bl	8006dc0 <xTaskIncrementTick>
 8006d54:	4603      	mov	r3, r0
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d002      	beq.n	8006d60 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8006d5a:	4b16      	ldr	r3, [pc, #88]	; (8006db4 <xTaskResumeAll+0x130>)
 8006d5c:	2201      	movs	r2, #1
 8006d5e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	3b01      	subs	r3, #1
 8006d64:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	d1f1      	bne.n	8006d50 <xTaskResumeAll+0xcc>

						uxPendedTicks = 0;
 8006d6c:	4b12      	ldr	r3, [pc, #72]	; (8006db8 <xTaskResumeAll+0x134>)
 8006d6e:	2200      	movs	r2, #0
 8006d70:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006d72:	4b10      	ldr	r3, [pc, #64]	; (8006db4 <xTaskResumeAll+0x130>)
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d009      	beq.n	8006d8e <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006d7a:	2301      	movs	r3, #1
 8006d7c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006d7e:	4b0f      	ldr	r3, [pc, #60]	; (8006dbc <xTaskResumeAll+0x138>)
 8006d80:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006d84:	601a      	str	r2, [r3, #0]
 8006d86:	f3bf 8f4f 	dsb	sy
 8006d8a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006d8e:	f000 fea1 	bl	8007ad4 <vPortExitCritical>

	return xAlreadyYielded;
 8006d92:	68bb      	ldr	r3, [r7, #8]
}
 8006d94:	4618      	mov	r0, r3
 8006d96:	3710      	adds	r7, #16
 8006d98:	46bd      	mov	sp, r7
 8006d9a:	bd80      	pop	{r7, pc}
 8006d9c:	200008a0 	.word	0x200008a0
 8006da0:	20000878 	.word	0x20000878
 8006da4:	20000838 	.word	0x20000838
 8006da8:	20000880 	.word	0x20000880
 8006dac:	2000077c 	.word	0x2000077c
 8006db0:	20000778 	.word	0x20000778
 8006db4:	2000088c 	.word	0x2000088c
 8006db8:	20000888 	.word	0x20000888
 8006dbc:	e000ed04 	.word	0xe000ed04

08006dc0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006dc0:	b580      	push	{r7, lr}
 8006dc2:	b086      	sub	sp, #24
 8006dc4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006dc6:	2300      	movs	r3, #0
 8006dc8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006dca:	4b4f      	ldr	r3, [pc, #316]	; (8006f08 <xTaskIncrementTick+0x148>)
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	f040 808a 	bne.w	8006ee8 <xTaskIncrementTick+0x128>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006dd4:	4b4d      	ldr	r3, [pc, #308]	; (8006f0c <xTaskIncrementTick+0x14c>)
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	3301      	adds	r3, #1
 8006dda:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006ddc:	4a4b      	ldr	r2, [pc, #300]	; (8006f0c <xTaskIncrementTick+0x14c>)
 8006dde:	693b      	ldr	r3, [r7, #16]
 8006de0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006de2:	693b      	ldr	r3, [r7, #16]
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d122      	bne.n	8006e2e <xTaskIncrementTick+0x6e>
		{
			taskSWITCH_DELAYED_LISTS();
 8006de8:	4b49      	ldr	r3, [pc, #292]	; (8006f10 <xTaskIncrementTick+0x150>)
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d00c      	beq.n	8006e0c <xTaskIncrementTick+0x4c>
	__asm volatile
 8006df2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006df6:	b672      	cpsid	i
 8006df8:	f383 8811 	msr	BASEPRI, r3
 8006dfc:	f3bf 8f6f 	isb	sy
 8006e00:	f3bf 8f4f 	dsb	sy
 8006e04:	b662      	cpsie	i
 8006e06:	603b      	str	r3, [r7, #0]
}
 8006e08:	bf00      	nop
 8006e0a:	e7fe      	b.n	8006e0a <xTaskIncrementTick+0x4a>
 8006e0c:	4b40      	ldr	r3, [pc, #256]	; (8006f10 <xTaskIncrementTick+0x150>)
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	60fb      	str	r3, [r7, #12]
 8006e12:	4b40      	ldr	r3, [pc, #256]	; (8006f14 <xTaskIncrementTick+0x154>)
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	4a3e      	ldr	r2, [pc, #248]	; (8006f10 <xTaskIncrementTick+0x150>)
 8006e18:	6013      	str	r3, [r2, #0]
 8006e1a:	4a3e      	ldr	r2, [pc, #248]	; (8006f14 <xTaskIncrementTick+0x154>)
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	6013      	str	r3, [r2, #0]
 8006e20:	4b3d      	ldr	r3, [pc, #244]	; (8006f18 <xTaskIncrementTick+0x158>)
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	3301      	adds	r3, #1
 8006e26:	4a3c      	ldr	r2, [pc, #240]	; (8006f18 <xTaskIncrementTick+0x158>)
 8006e28:	6013      	str	r3, [r2, #0]
 8006e2a:	f000 fab5 	bl	8007398 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006e2e:	4b3b      	ldr	r3, [pc, #236]	; (8006f1c <xTaskIncrementTick+0x15c>)
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	693a      	ldr	r2, [r7, #16]
 8006e34:	429a      	cmp	r2, r3
 8006e36:	d348      	bcc.n	8006eca <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006e38:	4b35      	ldr	r3, [pc, #212]	; (8006f10 <xTaskIncrementTick+0x150>)
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d104      	bne.n	8006e4c <xTaskIncrementTick+0x8c>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006e42:	4b36      	ldr	r3, [pc, #216]	; (8006f1c <xTaskIncrementTick+0x15c>)
 8006e44:	f04f 32ff 	mov.w	r2, #4294967295
 8006e48:	601a      	str	r2, [r3, #0]
					break;
 8006e4a:	e03e      	b.n	8006eca <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006e4c:	4b30      	ldr	r3, [pc, #192]	; (8006f10 <xTaskIncrementTick+0x150>)
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	68db      	ldr	r3, [r3, #12]
 8006e52:	68db      	ldr	r3, [r3, #12]
 8006e54:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006e56:	68bb      	ldr	r3, [r7, #8]
 8006e58:	685b      	ldr	r3, [r3, #4]
 8006e5a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006e5c:	693a      	ldr	r2, [r7, #16]
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	429a      	cmp	r2, r3
 8006e62:	d203      	bcs.n	8006e6c <xTaskIncrementTick+0xac>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006e64:	4a2d      	ldr	r2, [pc, #180]	; (8006f1c <xTaskIncrementTick+0x15c>)
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006e6a:	e02e      	b.n	8006eca <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006e6c:	68bb      	ldr	r3, [r7, #8]
 8006e6e:	3304      	adds	r3, #4
 8006e70:	4618      	mov	r0, r3
 8006e72:	f7ff f891 	bl	8005f98 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006e76:	68bb      	ldr	r3, [r7, #8]
 8006e78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d004      	beq.n	8006e88 <xTaskIncrementTick+0xc8>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006e7e:	68bb      	ldr	r3, [r7, #8]
 8006e80:	3318      	adds	r3, #24
 8006e82:	4618      	mov	r0, r3
 8006e84:	f7ff f888 	bl	8005f98 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006e88:	68bb      	ldr	r3, [r7, #8]
 8006e8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e8c:	2201      	movs	r2, #1
 8006e8e:	409a      	lsls	r2, r3
 8006e90:	4b23      	ldr	r3, [pc, #140]	; (8006f20 <xTaskIncrementTick+0x160>)
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	4313      	orrs	r3, r2
 8006e96:	4a22      	ldr	r2, [pc, #136]	; (8006f20 <xTaskIncrementTick+0x160>)
 8006e98:	6013      	str	r3, [r2, #0]
 8006e9a:	68bb      	ldr	r3, [r7, #8]
 8006e9c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006e9e:	4613      	mov	r3, r2
 8006ea0:	009b      	lsls	r3, r3, #2
 8006ea2:	4413      	add	r3, r2
 8006ea4:	009b      	lsls	r3, r3, #2
 8006ea6:	4a1f      	ldr	r2, [pc, #124]	; (8006f24 <xTaskIncrementTick+0x164>)
 8006ea8:	441a      	add	r2, r3
 8006eaa:	68bb      	ldr	r3, [r7, #8]
 8006eac:	3304      	adds	r3, #4
 8006eae:	4619      	mov	r1, r3
 8006eb0:	4610      	mov	r0, r2
 8006eb2:	f7ff f814 	bl	8005ede <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006eb6:	68bb      	ldr	r3, [r7, #8]
 8006eb8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006eba:	4b1b      	ldr	r3, [pc, #108]	; (8006f28 <xTaskIncrementTick+0x168>)
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ec0:	429a      	cmp	r2, r3
 8006ec2:	d3b9      	bcc.n	8006e38 <xTaskIncrementTick+0x78>
						{
							xSwitchRequired = pdTRUE;
 8006ec4:	2301      	movs	r3, #1
 8006ec6:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006ec8:	e7b6      	b.n	8006e38 <xTaskIncrementTick+0x78>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006eca:	4b17      	ldr	r3, [pc, #92]	; (8006f28 <xTaskIncrementTick+0x168>)
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006ed0:	4914      	ldr	r1, [pc, #80]	; (8006f24 <xTaskIncrementTick+0x164>)
 8006ed2:	4613      	mov	r3, r2
 8006ed4:	009b      	lsls	r3, r3, #2
 8006ed6:	4413      	add	r3, r2
 8006ed8:	009b      	lsls	r3, r3, #2
 8006eda:	440b      	add	r3, r1
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	2b01      	cmp	r3, #1
 8006ee0:	d907      	bls.n	8006ef2 <xTaskIncrementTick+0x132>
			{
				xSwitchRequired = pdTRUE;
 8006ee2:	2301      	movs	r3, #1
 8006ee4:	617b      	str	r3, [r7, #20]
 8006ee6:	e004      	b.n	8006ef2 <xTaskIncrementTick+0x132>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8006ee8:	4b10      	ldr	r3, [pc, #64]	; (8006f2c <xTaskIncrementTick+0x16c>)
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	3301      	adds	r3, #1
 8006eee:	4a0f      	ldr	r2, [pc, #60]	; (8006f2c <xTaskIncrementTick+0x16c>)
 8006ef0:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8006ef2:	4b0f      	ldr	r3, [pc, #60]	; (8006f30 <xTaskIncrementTick+0x170>)
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d001      	beq.n	8006efe <xTaskIncrementTick+0x13e>
		{
			xSwitchRequired = pdTRUE;
 8006efa:	2301      	movs	r3, #1
 8006efc:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8006efe:	697b      	ldr	r3, [r7, #20]
}
 8006f00:	4618      	mov	r0, r3
 8006f02:	3718      	adds	r7, #24
 8006f04:	46bd      	mov	sp, r7
 8006f06:	bd80      	pop	{r7, pc}
 8006f08:	200008a0 	.word	0x200008a0
 8006f0c:	2000087c 	.word	0x2000087c
 8006f10:	20000830 	.word	0x20000830
 8006f14:	20000834 	.word	0x20000834
 8006f18:	20000890 	.word	0x20000890
 8006f1c:	20000898 	.word	0x20000898
 8006f20:	20000880 	.word	0x20000880
 8006f24:	2000077c 	.word	0x2000077c
 8006f28:	20000778 	.word	0x20000778
 8006f2c:	20000888 	.word	0x20000888
 8006f30:	2000088c 	.word	0x2000088c

08006f34 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006f34:	b480      	push	{r7}
 8006f36:	b087      	sub	sp, #28
 8006f38:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006f3a:	4b2a      	ldr	r3, [pc, #168]	; (8006fe4 <vTaskSwitchContext+0xb0>)
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d003      	beq.n	8006f4a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006f42:	4b29      	ldr	r3, [pc, #164]	; (8006fe8 <vTaskSwitchContext+0xb4>)
 8006f44:	2201      	movs	r2, #1
 8006f46:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006f48:	e046      	b.n	8006fd8 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 8006f4a:	4b27      	ldr	r3, [pc, #156]	; (8006fe8 <vTaskSwitchContext+0xb4>)
 8006f4c:	2200      	movs	r2, #0
 8006f4e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006f50:	4b26      	ldr	r3, [pc, #152]	; (8006fec <vTaskSwitchContext+0xb8>)
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	fab3 f383 	clz	r3, r3
 8006f5c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8006f5e:	7afb      	ldrb	r3, [r7, #11]
 8006f60:	f1c3 031f 	rsb	r3, r3, #31
 8006f64:	617b      	str	r3, [r7, #20]
 8006f66:	4922      	ldr	r1, [pc, #136]	; (8006ff0 <vTaskSwitchContext+0xbc>)
 8006f68:	697a      	ldr	r2, [r7, #20]
 8006f6a:	4613      	mov	r3, r2
 8006f6c:	009b      	lsls	r3, r3, #2
 8006f6e:	4413      	add	r3, r2
 8006f70:	009b      	lsls	r3, r3, #2
 8006f72:	440b      	add	r3, r1
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d10c      	bne.n	8006f94 <vTaskSwitchContext+0x60>
	__asm volatile
 8006f7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f7e:	b672      	cpsid	i
 8006f80:	f383 8811 	msr	BASEPRI, r3
 8006f84:	f3bf 8f6f 	isb	sy
 8006f88:	f3bf 8f4f 	dsb	sy
 8006f8c:	b662      	cpsie	i
 8006f8e:	607b      	str	r3, [r7, #4]
}
 8006f90:	bf00      	nop
 8006f92:	e7fe      	b.n	8006f92 <vTaskSwitchContext+0x5e>
 8006f94:	697a      	ldr	r2, [r7, #20]
 8006f96:	4613      	mov	r3, r2
 8006f98:	009b      	lsls	r3, r3, #2
 8006f9a:	4413      	add	r3, r2
 8006f9c:	009b      	lsls	r3, r3, #2
 8006f9e:	4a14      	ldr	r2, [pc, #80]	; (8006ff0 <vTaskSwitchContext+0xbc>)
 8006fa0:	4413      	add	r3, r2
 8006fa2:	613b      	str	r3, [r7, #16]
 8006fa4:	693b      	ldr	r3, [r7, #16]
 8006fa6:	685b      	ldr	r3, [r3, #4]
 8006fa8:	685a      	ldr	r2, [r3, #4]
 8006faa:	693b      	ldr	r3, [r7, #16]
 8006fac:	605a      	str	r2, [r3, #4]
 8006fae:	693b      	ldr	r3, [r7, #16]
 8006fb0:	685a      	ldr	r2, [r3, #4]
 8006fb2:	693b      	ldr	r3, [r7, #16]
 8006fb4:	3308      	adds	r3, #8
 8006fb6:	429a      	cmp	r2, r3
 8006fb8:	d104      	bne.n	8006fc4 <vTaskSwitchContext+0x90>
 8006fba:	693b      	ldr	r3, [r7, #16]
 8006fbc:	685b      	ldr	r3, [r3, #4]
 8006fbe:	685a      	ldr	r2, [r3, #4]
 8006fc0:	693b      	ldr	r3, [r7, #16]
 8006fc2:	605a      	str	r2, [r3, #4]
 8006fc4:	693b      	ldr	r3, [r7, #16]
 8006fc6:	685b      	ldr	r3, [r3, #4]
 8006fc8:	68db      	ldr	r3, [r3, #12]
 8006fca:	4a0a      	ldr	r2, [pc, #40]	; (8006ff4 <vTaskSwitchContext+0xc0>)
 8006fcc:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006fce:	4b09      	ldr	r3, [pc, #36]	; (8006ff4 <vTaskSwitchContext+0xc0>)
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	334c      	adds	r3, #76	; 0x4c
 8006fd4:	4a08      	ldr	r2, [pc, #32]	; (8006ff8 <vTaskSwitchContext+0xc4>)
 8006fd6:	6013      	str	r3, [r2, #0]
}
 8006fd8:	bf00      	nop
 8006fda:	371c      	adds	r7, #28
 8006fdc:	46bd      	mov	sp, r7
 8006fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fe2:	4770      	bx	lr
 8006fe4:	200008a0 	.word	0x200008a0
 8006fe8:	2000088c 	.word	0x2000088c
 8006fec:	20000880 	.word	0x20000880
 8006ff0:	2000077c 	.word	0x2000077c
 8006ff4:	20000778 	.word	0x20000778
 8006ff8:	20000010 	.word	0x20000010

08006ffc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006ffc:	b580      	push	{r7, lr}
 8006ffe:	b084      	sub	sp, #16
 8007000:	af00      	add	r7, sp, #0
 8007002:	6078      	str	r0, [r7, #4]
 8007004:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	2b00      	cmp	r3, #0
 800700a:	d10c      	bne.n	8007026 <vTaskPlaceOnEventList+0x2a>
	__asm volatile
 800700c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007010:	b672      	cpsid	i
 8007012:	f383 8811 	msr	BASEPRI, r3
 8007016:	f3bf 8f6f 	isb	sy
 800701a:	f3bf 8f4f 	dsb	sy
 800701e:	b662      	cpsie	i
 8007020:	60fb      	str	r3, [r7, #12]
}
 8007022:	bf00      	nop
 8007024:	e7fe      	b.n	8007024 <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007026:	4b07      	ldr	r3, [pc, #28]	; (8007044 <vTaskPlaceOnEventList+0x48>)
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	3318      	adds	r3, #24
 800702c:	4619      	mov	r1, r3
 800702e:	6878      	ldr	r0, [r7, #4]
 8007030:	f7fe ff79 	bl	8005f26 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007034:	2101      	movs	r1, #1
 8007036:	6838      	ldr	r0, [r7, #0]
 8007038:	f000 fba8 	bl	800778c <prvAddCurrentTaskToDelayedList>
}
 800703c:	bf00      	nop
 800703e:	3710      	adds	r7, #16
 8007040:	46bd      	mov	sp, r7
 8007042:	bd80      	pop	{r7, pc}
 8007044:	20000778 	.word	0x20000778

08007048 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007048:	b580      	push	{r7, lr}
 800704a:	b086      	sub	sp, #24
 800704c:	af00      	add	r7, sp, #0
 800704e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	68db      	ldr	r3, [r3, #12]
 8007054:	68db      	ldr	r3, [r3, #12]
 8007056:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8007058:	693b      	ldr	r3, [r7, #16]
 800705a:	2b00      	cmp	r3, #0
 800705c:	d10c      	bne.n	8007078 <xTaskRemoveFromEventList+0x30>
	__asm volatile
 800705e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007062:	b672      	cpsid	i
 8007064:	f383 8811 	msr	BASEPRI, r3
 8007068:	f3bf 8f6f 	isb	sy
 800706c:	f3bf 8f4f 	dsb	sy
 8007070:	b662      	cpsie	i
 8007072:	60fb      	str	r3, [r7, #12]
}
 8007074:	bf00      	nop
 8007076:	e7fe      	b.n	8007076 <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8007078:	693b      	ldr	r3, [r7, #16]
 800707a:	3318      	adds	r3, #24
 800707c:	4618      	mov	r0, r3
 800707e:	f7fe ff8b 	bl	8005f98 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007082:	4b1d      	ldr	r3, [pc, #116]	; (80070f8 <xTaskRemoveFromEventList+0xb0>)
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	2b00      	cmp	r3, #0
 8007088:	d11c      	bne.n	80070c4 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800708a:	693b      	ldr	r3, [r7, #16]
 800708c:	3304      	adds	r3, #4
 800708e:	4618      	mov	r0, r3
 8007090:	f7fe ff82 	bl	8005f98 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8007094:	693b      	ldr	r3, [r7, #16]
 8007096:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007098:	2201      	movs	r2, #1
 800709a:	409a      	lsls	r2, r3
 800709c:	4b17      	ldr	r3, [pc, #92]	; (80070fc <xTaskRemoveFromEventList+0xb4>)
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	4313      	orrs	r3, r2
 80070a2:	4a16      	ldr	r2, [pc, #88]	; (80070fc <xTaskRemoveFromEventList+0xb4>)
 80070a4:	6013      	str	r3, [r2, #0]
 80070a6:	693b      	ldr	r3, [r7, #16]
 80070a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80070aa:	4613      	mov	r3, r2
 80070ac:	009b      	lsls	r3, r3, #2
 80070ae:	4413      	add	r3, r2
 80070b0:	009b      	lsls	r3, r3, #2
 80070b2:	4a13      	ldr	r2, [pc, #76]	; (8007100 <xTaskRemoveFromEventList+0xb8>)
 80070b4:	441a      	add	r2, r3
 80070b6:	693b      	ldr	r3, [r7, #16]
 80070b8:	3304      	adds	r3, #4
 80070ba:	4619      	mov	r1, r3
 80070bc:	4610      	mov	r0, r2
 80070be:	f7fe ff0e 	bl	8005ede <vListInsertEnd>
 80070c2:	e005      	b.n	80070d0 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80070c4:	693b      	ldr	r3, [r7, #16]
 80070c6:	3318      	adds	r3, #24
 80070c8:	4619      	mov	r1, r3
 80070ca:	480e      	ldr	r0, [pc, #56]	; (8007104 <xTaskRemoveFromEventList+0xbc>)
 80070cc:	f7fe ff07 	bl	8005ede <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80070d0:	693b      	ldr	r3, [r7, #16]
 80070d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80070d4:	4b0c      	ldr	r3, [pc, #48]	; (8007108 <xTaskRemoveFromEventList+0xc0>)
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80070da:	429a      	cmp	r2, r3
 80070dc:	d905      	bls.n	80070ea <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80070de:	2301      	movs	r3, #1
 80070e0:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80070e2:	4b0a      	ldr	r3, [pc, #40]	; (800710c <xTaskRemoveFromEventList+0xc4>)
 80070e4:	2201      	movs	r2, #1
 80070e6:	601a      	str	r2, [r3, #0]
 80070e8:	e001      	b.n	80070ee <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 80070ea:	2300      	movs	r3, #0
 80070ec:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80070ee:	697b      	ldr	r3, [r7, #20]
}
 80070f0:	4618      	mov	r0, r3
 80070f2:	3718      	adds	r7, #24
 80070f4:	46bd      	mov	sp, r7
 80070f6:	bd80      	pop	{r7, pc}
 80070f8:	200008a0 	.word	0x200008a0
 80070fc:	20000880 	.word	0x20000880
 8007100:	2000077c 	.word	0x2000077c
 8007104:	20000838 	.word	0x20000838
 8007108:	20000778 	.word	0x20000778
 800710c:	2000088c 	.word	0x2000088c

08007110 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007110:	b480      	push	{r7}
 8007112:	b083      	sub	sp, #12
 8007114:	af00      	add	r7, sp, #0
 8007116:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007118:	4b06      	ldr	r3, [pc, #24]	; (8007134 <vTaskInternalSetTimeOutState+0x24>)
 800711a:	681a      	ldr	r2, [r3, #0]
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007120:	4b05      	ldr	r3, [pc, #20]	; (8007138 <vTaskInternalSetTimeOutState+0x28>)
 8007122:	681a      	ldr	r2, [r3, #0]
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	605a      	str	r2, [r3, #4]
}
 8007128:	bf00      	nop
 800712a:	370c      	adds	r7, #12
 800712c:	46bd      	mov	sp, r7
 800712e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007132:	4770      	bx	lr
 8007134:	20000890 	.word	0x20000890
 8007138:	2000087c 	.word	0x2000087c

0800713c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800713c:	b580      	push	{r7, lr}
 800713e:	b088      	sub	sp, #32
 8007140:	af00      	add	r7, sp, #0
 8007142:	6078      	str	r0, [r7, #4]
 8007144:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	2b00      	cmp	r3, #0
 800714a:	d10c      	bne.n	8007166 <xTaskCheckForTimeOut+0x2a>
	__asm volatile
 800714c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007150:	b672      	cpsid	i
 8007152:	f383 8811 	msr	BASEPRI, r3
 8007156:	f3bf 8f6f 	isb	sy
 800715a:	f3bf 8f4f 	dsb	sy
 800715e:	b662      	cpsie	i
 8007160:	613b      	str	r3, [r7, #16]
}
 8007162:	bf00      	nop
 8007164:	e7fe      	b.n	8007164 <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 8007166:	683b      	ldr	r3, [r7, #0]
 8007168:	2b00      	cmp	r3, #0
 800716a:	d10c      	bne.n	8007186 <xTaskCheckForTimeOut+0x4a>
	__asm volatile
 800716c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007170:	b672      	cpsid	i
 8007172:	f383 8811 	msr	BASEPRI, r3
 8007176:	f3bf 8f6f 	isb	sy
 800717a:	f3bf 8f4f 	dsb	sy
 800717e:	b662      	cpsie	i
 8007180:	60fb      	str	r3, [r7, #12]
}
 8007182:	bf00      	nop
 8007184:	e7fe      	b.n	8007184 <xTaskCheckForTimeOut+0x48>

	taskENTER_CRITICAL();
 8007186:	f000 fc71 	bl	8007a6c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800718a:	4b1d      	ldr	r3, [pc, #116]	; (8007200 <xTaskCheckForTimeOut+0xc4>)
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	685b      	ldr	r3, [r3, #4]
 8007194:	69ba      	ldr	r2, [r7, #24]
 8007196:	1ad3      	subs	r3, r2, r3
 8007198:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800719a:	683b      	ldr	r3, [r7, #0]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071a2:	d102      	bne.n	80071aa <xTaskCheckForTimeOut+0x6e>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80071a4:	2300      	movs	r3, #0
 80071a6:	61fb      	str	r3, [r7, #28]
 80071a8:	e023      	b.n	80071f2 <xTaskCheckForTimeOut+0xb6>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	681a      	ldr	r2, [r3, #0]
 80071ae:	4b15      	ldr	r3, [pc, #84]	; (8007204 <xTaskCheckForTimeOut+0xc8>)
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	429a      	cmp	r2, r3
 80071b4:	d007      	beq.n	80071c6 <xTaskCheckForTimeOut+0x8a>
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	685b      	ldr	r3, [r3, #4]
 80071ba:	69ba      	ldr	r2, [r7, #24]
 80071bc:	429a      	cmp	r2, r3
 80071be:	d302      	bcc.n	80071c6 <xTaskCheckForTimeOut+0x8a>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80071c0:	2301      	movs	r3, #1
 80071c2:	61fb      	str	r3, [r7, #28]
 80071c4:	e015      	b.n	80071f2 <xTaskCheckForTimeOut+0xb6>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80071c6:	683b      	ldr	r3, [r7, #0]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	697a      	ldr	r2, [r7, #20]
 80071cc:	429a      	cmp	r2, r3
 80071ce:	d20b      	bcs.n	80071e8 <xTaskCheckForTimeOut+0xac>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80071d0:	683b      	ldr	r3, [r7, #0]
 80071d2:	681a      	ldr	r2, [r3, #0]
 80071d4:	697b      	ldr	r3, [r7, #20]
 80071d6:	1ad2      	subs	r2, r2, r3
 80071d8:	683b      	ldr	r3, [r7, #0]
 80071da:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80071dc:	6878      	ldr	r0, [r7, #4]
 80071de:	f7ff ff97 	bl	8007110 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80071e2:	2300      	movs	r3, #0
 80071e4:	61fb      	str	r3, [r7, #28]
 80071e6:	e004      	b.n	80071f2 <xTaskCheckForTimeOut+0xb6>
		}
		else
		{
			*pxTicksToWait = 0;
 80071e8:	683b      	ldr	r3, [r7, #0]
 80071ea:	2200      	movs	r2, #0
 80071ec:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80071ee:	2301      	movs	r3, #1
 80071f0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80071f2:	f000 fc6f 	bl	8007ad4 <vPortExitCritical>

	return xReturn;
 80071f6:	69fb      	ldr	r3, [r7, #28]
}
 80071f8:	4618      	mov	r0, r3
 80071fa:	3720      	adds	r7, #32
 80071fc:	46bd      	mov	sp, r7
 80071fe:	bd80      	pop	{r7, pc}
 8007200:	2000087c 	.word	0x2000087c
 8007204:	20000890 	.word	0x20000890

08007208 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007208:	b480      	push	{r7}
 800720a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800720c:	4b03      	ldr	r3, [pc, #12]	; (800721c <vTaskMissedYield+0x14>)
 800720e:	2201      	movs	r2, #1
 8007210:	601a      	str	r2, [r3, #0]
}
 8007212:	bf00      	nop
 8007214:	46bd      	mov	sp, r7
 8007216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800721a:	4770      	bx	lr
 800721c:	2000088c 	.word	0x2000088c

08007220 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007220:	b580      	push	{r7, lr}
 8007222:	b082      	sub	sp, #8
 8007224:	af00      	add	r7, sp, #0
 8007226:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007228:	f000 f852 	bl	80072d0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800722c:	4b06      	ldr	r3, [pc, #24]	; (8007248 <prvIdleTask+0x28>)
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	2b01      	cmp	r3, #1
 8007232:	d9f9      	bls.n	8007228 <prvIdleTask+0x8>
			{
				taskYIELD();
 8007234:	4b05      	ldr	r3, [pc, #20]	; (800724c <prvIdleTask+0x2c>)
 8007236:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800723a:	601a      	str	r2, [r3, #0]
 800723c:	f3bf 8f4f 	dsb	sy
 8007240:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007244:	e7f0      	b.n	8007228 <prvIdleTask+0x8>
 8007246:	bf00      	nop
 8007248:	2000077c 	.word	0x2000077c
 800724c:	e000ed04 	.word	0xe000ed04

08007250 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007250:	b580      	push	{r7, lr}
 8007252:	b082      	sub	sp, #8
 8007254:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007256:	2300      	movs	r3, #0
 8007258:	607b      	str	r3, [r7, #4]
 800725a:	e00c      	b.n	8007276 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800725c:	687a      	ldr	r2, [r7, #4]
 800725e:	4613      	mov	r3, r2
 8007260:	009b      	lsls	r3, r3, #2
 8007262:	4413      	add	r3, r2
 8007264:	009b      	lsls	r3, r3, #2
 8007266:	4a12      	ldr	r2, [pc, #72]	; (80072b0 <prvInitialiseTaskLists+0x60>)
 8007268:	4413      	add	r3, r2
 800726a:	4618      	mov	r0, r3
 800726c:	f7fe fe0a 	bl	8005e84 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	3301      	adds	r3, #1
 8007274:	607b      	str	r3, [r7, #4]
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	2b06      	cmp	r3, #6
 800727a:	d9ef      	bls.n	800725c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800727c:	480d      	ldr	r0, [pc, #52]	; (80072b4 <prvInitialiseTaskLists+0x64>)
 800727e:	f7fe fe01 	bl	8005e84 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007282:	480d      	ldr	r0, [pc, #52]	; (80072b8 <prvInitialiseTaskLists+0x68>)
 8007284:	f7fe fdfe 	bl	8005e84 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007288:	480c      	ldr	r0, [pc, #48]	; (80072bc <prvInitialiseTaskLists+0x6c>)
 800728a:	f7fe fdfb 	bl	8005e84 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800728e:	480c      	ldr	r0, [pc, #48]	; (80072c0 <prvInitialiseTaskLists+0x70>)
 8007290:	f7fe fdf8 	bl	8005e84 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007294:	480b      	ldr	r0, [pc, #44]	; (80072c4 <prvInitialiseTaskLists+0x74>)
 8007296:	f7fe fdf5 	bl	8005e84 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800729a:	4b0b      	ldr	r3, [pc, #44]	; (80072c8 <prvInitialiseTaskLists+0x78>)
 800729c:	4a05      	ldr	r2, [pc, #20]	; (80072b4 <prvInitialiseTaskLists+0x64>)
 800729e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80072a0:	4b0a      	ldr	r3, [pc, #40]	; (80072cc <prvInitialiseTaskLists+0x7c>)
 80072a2:	4a05      	ldr	r2, [pc, #20]	; (80072b8 <prvInitialiseTaskLists+0x68>)
 80072a4:	601a      	str	r2, [r3, #0]
}
 80072a6:	bf00      	nop
 80072a8:	3708      	adds	r7, #8
 80072aa:	46bd      	mov	sp, r7
 80072ac:	bd80      	pop	{r7, pc}
 80072ae:	bf00      	nop
 80072b0:	2000077c 	.word	0x2000077c
 80072b4:	20000808 	.word	0x20000808
 80072b8:	2000081c 	.word	0x2000081c
 80072bc:	20000838 	.word	0x20000838
 80072c0:	2000084c 	.word	0x2000084c
 80072c4:	20000864 	.word	0x20000864
 80072c8:	20000830 	.word	0x20000830
 80072cc:	20000834 	.word	0x20000834

080072d0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80072d0:	b580      	push	{r7, lr}
 80072d2:	b082      	sub	sp, #8
 80072d4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80072d6:	e019      	b.n	800730c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80072d8:	f000 fbc8 	bl	8007a6c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80072dc:	4b10      	ldr	r3, [pc, #64]	; (8007320 <prvCheckTasksWaitingTermination+0x50>)
 80072de:	68db      	ldr	r3, [r3, #12]
 80072e0:	68db      	ldr	r3, [r3, #12]
 80072e2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	3304      	adds	r3, #4
 80072e8:	4618      	mov	r0, r3
 80072ea:	f7fe fe55 	bl	8005f98 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80072ee:	4b0d      	ldr	r3, [pc, #52]	; (8007324 <prvCheckTasksWaitingTermination+0x54>)
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	3b01      	subs	r3, #1
 80072f4:	4a0b      	ldr	r2, [pc, #44]	; (8007324 <prvCheckTasksWaitingTermination+0x54>)
 80072f6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80072f8:	4b0b      	ldr	r3, [pc, #44]	; (8007328 <prvCheckTasksWaitingTermination+0x58>)
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	3b01      	subs	r3, #1
 80072fe:	4a0a      	ldr	r2, [pc, #40]	; (8007328 <prvCheckTasksWaitingTermination+0x58>)
 8007300:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007302:	f000 fbe7 	bl	8007ad4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007306:	6878      	ldr	r0, [r7, #4]
 8007308:	f000 f810 	bl	800732c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800730c:	4b06      	ldr	r3, [pc, #24]	; (8007328 <prvCheckTasksWaitingTermination+0x58>)
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	2b00      	cmp	r3, #0
 8007312:	d1e1      	bne.n	80072d8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007314:	bf00      	nop
 8007316:	bf00      	nop
 8007318:	3708      	adds	r7, #8
 800731a:	46bd      	mov	sp, r7
 800731c:	bd80      	pop	{r7, pc}
 800731e:	bf00      	nop
 8007320:	2000084c 	.word	0x2000084c
 8007324:	20000878 	.word	0x20000878
 8007328:	20000860 	.word	0x20000860

0800732c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800732c:	b580      	push	{r7, lr}
 800732e:	b084      	sub	sp, #16
 8007330:	af00      	add	r7, sp, #0
 8007332:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	334c      	adds	r3, #76	; 0x4c
 8007338:	4618      	mov	r0, r3
 800733a:	f001 fd37 	bl	8008dac <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8007344:	2b00      	cmp	r3, #0
 8007346:	d108      	bne.n	800735a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800734c:	4618      	mov	r0, r3
 800734e:	f000 fd3f 	bl	8007dd0 <vPortFree>
				vPortFree( pxTCB );
 8007352:	6878      	ldr	r0, [r7, #4]
 8007354:	f000 fd3c 	bl	8007dd0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007358:	e01a      	b.n	8007390 <prvDeleteTCB+0x64>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8007360:	2b01      	cmp	r3, #1
 8007362:	d103      	bne.n	800736c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8007364:	6878      	ldr	r0, [r7, #4]
 8007366:	f000 fd33 	bl	8007dd0 <vPortFree>
	}
 800736a:	e011      	b.n	8007390 <prvDeleteTCB+0x64>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8007372:	2b02      	cmp	r3, #2
 8007374:	d00c      	beq.n	8007390 <prvDeleteTCB+0x64>
	__asm volatile
 8007376:	f04f 0350 	mov.w	r3, #80	; 0x50
 800737a:	b672      	cpsid	i
 800737c:	f383 8811 	msr	BASEPRI, r3
 8007380:	f3bf 8f6f 	isb	sy
 8007384:	f3bf 8f4f 	dsb	sy
 8007388:	b662      	cpsie	i
 800738a:	60fb      	str	r3, [r7, #12]
}
 800738c:	bf00      	nop
 800738e:	e7fe      	b.n	800738e <prvDeleteTCB+0x62>
	}
 8007390:	bf00      	nop
 8007392:	3710      	adds	r7, #16
 8007394:	46bd      	mov	sp, r7
 8007396:	bd80      	pop	{r7, pc}

08007398 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007398:	b480      	push	{r7}
 800739a:	b083      	sub	sp, #12
 800739c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800739e:	4b0c      	ldr	r3, [pc, #48]	; (80073d0 <prvResetNextTaskUnblockTime+0x38>)
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	d104      	bne.n	80073b2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80073a8:	4b0a      	ldr	r3, [pc, #40]	; (80073d4 <prvResetNextTaskUnblockTime+0x3c>)
 80073aa:	f04f 32ff 	mov.w	r2, #4294967295
 80073ae:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80073b0:	e008      	b.n	80073c4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80073b2:	4b07      	ldr	r3, [pc, #28]	; (80073d0 <prvResetNextTaskUnblockTime+0x38>)
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	68db      	ldr	r3, [r3, #12]
 80073b8:	68db      	ldr	r3, [r3, #12]
 80073ba:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	685b      	ldr	r3, [r3, #4]
 80073c0:	4a04      	ldr	r2, [pc, #16]	; (80073d4 <prvResetNextTaskUnblockTime+0x3c>)
 80073c2:	6013      	str	r3, [r2, #0]
}
 80073c4:	bf00      	nop
 80073c6:	370c      	adds	r7, #12
 80073c8:	46bd      	mov	sp, r7
 80073ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ce:	4770      	bx	lr
 80073d0:	20000830 	.word	0x20000830
 80073d4:	20000898 	.word	0x20000898

080073d8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80073d8:	b480      	push	{r7}
 80073da:	b083      	sub	sp, #12
 80073dc:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80073de:	4b0b      	ldr	r3, [pc, #44]	; (800740c <xTaskGetSchedulerState+0x34>)
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	d102      	bne.n	80073ec <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80073e6:	2301      	movs	r3, #1
 80073e8:	607b      	str	r3, [r7, #4]
 80073ea:	e008      	b.n	80073fe <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80073ec:	4b08      	ldr	r3, [pc, #32]	; (8007410 <xTaskGetSchedulerState+0x38>)
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d102      	bne.n	80073fa <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80073f4:	2302      	movs	r3, #2
 80073f6:	607b      	str	r3, [r7, #4]
 80073f8:	e001      	b.n	80073fe <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80073fa:	2300      	movs	r3, #0
 80073fc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80073fe:	687b      	ldr	r3, [r7, #4]
	}
 8007400:	4618      	mov	r0, r3
 8007402:	370c      	adds	r7, #12
 8007404:	46bd      	mov	sp, r7
 8007406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800740a:	4770      	bx	lr
 800740c:	20000884 	.word	0x20000884
 8007410:	200008a0 	.word	0x200008a0

08007414 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8007414:	b580      	push	{r7, lr}
 8007416:	b084      	sub	sp, #16
 8007418:	af00      	add	r7, sp, #0
 800741a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8007420:	2300      	movs	r3, #0
 8007422:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	2b00      	cmp	r3, #0
 8007428:	d069      	beq.n	80074fe <xTaskPriorityInherit+0xea>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800742a:	68bb      	ldr	r3, [r7, #8]
 800742c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800742e:	4b36      	ldr	r3, [pc, #216]	; (8007508 <xTaskPriorityInherit+0xf4>)
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007434:	429a      	cmp	r2, r3
 8007436:	d259      	bcs.n	80074ec <xTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007438:	68bb      	ldr	r3, [r7, #8]
 800743a:	699b      	ldr	r3, [r3, #24]
 800743c:	2b00      	cmp	r3, #0
 800743e:	db06      	blt.n	800744e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007440:	4b31      	ldr	r3, [pc, #196]	; (8007508 <xTaskPriorityInherit+0xf4>)
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007446:	f1c3 0207 	rsb	r2, r3, #7
 800744a:	68bb      	ldr	r3, [r7, #8]
 800744c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800744e:	68bb      	ldr	r3, [r7, #8]
 8007450:	6959      	ldr	r1, [r3, #20]
 8007452:	68bb      	ldr	r3, [r7, #8]
 8007454:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007456:	4613      	mov	r3, r2
 8007458:	009b      	lsls	r3, r3, #2
 800745a:	4413      	add	r3, r2
 800745c:	009b      	lsls	r3, r3, #2
 800745e:	4a2b      	ldr	r2, [pc, #172]	; (800750c <xTaskPriorityInherit+0xf8>)
 8007460:	4413      	add	r3, r2
 8007462:	4299      	cmp	r1, r3
 8007464:	d13a      	bne.n	80074dc <xTaskPriorityInherit+0xc8>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007466:	68bb      	ldr	r3, [r7, #8]
 8007468:	3304      	adds	r3, #4
 800746a:	4618      	mov	r0, r3
 800746c:	f7fe fd94 	bl	8005f98 <uxListRemove>
 8007470:	4603      	mov	r3, r0
 8007472:	2b00      	cmp	r3, #0
 8007474:	d115      	bne.n	80074a2 <xTaskPriorityInherit+0x8e>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 8007476:	68bb      	ldr	r3, [r7, #8]
 8007478:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800747a:	4924      	ldr	r1, [pc, #144]	; (800750c <xTaskPriorityInherit+0xf8>)
 800747c:	4613      	mov	r3, r2
 800747e:	009b      	lsls	r3, r3, #2
 8007480:	4413      	add	r3, r2
 8007482:	009b      	lsls	r3, r3, #2
 8007484:	440b      	add	r3, r1
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	2b00      	cmp	r3, #0
 800748a:	d10a      	bne.n	80074a2 <xTaskPriorityInherit+0x8e>
 800748c:	68bb      	ldr	r3, [r7, #8]
 800748e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007490:	2201      	movs	r2, #1
 8007492:	fa02 f303 	lsl.w	r3, r2, r3
 8007496:	43da      	mvns	r2, r3
 8007498:	4b1d      	ldr	r3, [pc, #116]	; (8007510 <xTaskPriorityInherit+0xfc>)
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	4013      	ands	r3, r2
 800749e:	4a1c      	ldr	r2, [pc, #112]	; (8007510 <xTaskPriorityInherit+0xfc>)
 80074a0:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80074a2:	4b19      	ldr	r3, [pc, #100]	; (8007508 <xTaskPriorityInherit+0xf4>)
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80074a8:	68bb      	ldr	r3, [r7, #8]
 80074aa:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80074ac:	68bb      	ldr	r3, [r7, #8]
 80074ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80074b0:	2201      	movs	r2, #1
 80074b2:	409a      	lsls	r2, r3
 80074b4:	4b16      	ldr	r3, [pc, #88]	; (8007510 <xTaskPriorityInherit+0xfc>)
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	4313      	orrs	r3, r2
 80074ba:	4a15      	ldr	r2, [pc, #84]	; (8007510 <xTaskPriorityInherit+0xfc>)
 80074bc:	6013      	str	r3, [r2, #0]
 80074be:	68bb      	ldr	r3, [r7, #8]
 80074c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80074c2:	4613      	mov	r3, r2
 80074c4:	009b      	lsls	r3, r3, #2
 80074c6:	4413      	add	r3, r2
 80074c8:	009b      	lsls	r3, r3, #2
 80074ca:	4a10      	ldr	r2, [pc, #64]	; (800750c <xTaskPriorityInherit+0xf8>)
 80074cc:	441a      	add	r2, r3
 80074ce:	68bb      	ldr	r3, [r7, #8]
 80074d0:	3304      	adds	r3, #4
 80074d2:	4619      	mov	r1, r3
 80074d4:	4610      	mov	r0, r2
 80074d6:	f7fe fd02 	bl	8005ede <vListInsertEnd>
 80074da:	e004      	b.n	80074e6 <xTaskPriorityInherit+0xd2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80074dc:	4b0a      	ldr	r3, [pc, #40]	; (8007508 <xTaskPriorityInherit+0xf4>)
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80074e2:	68bb      	ldr	r3, [r7, #8]
 80074e4:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80074e6:	2301      	movs	r3, #1
 80074e8:	60fb      	str	r3, [r7, #12]
 80074ea:	e008      	b.n	80074fe <xTaskPriorityInherit+0xea>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80074ec:	68bb      	ldr	r3, [r7, #8]
 80074ee:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80074f0:	4b05      	ldr	r3, [pc, #20]	; (8007508 <xTaskPriorityInherit+0xf4>)
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80074f6:	429a      	cmp	r2, r3
 80074f8:	d201      	bcs.n	80074fe <xTaskPriorityInherit+0xea>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80074fa:	2301      	movs	r3, #1
 80074fc:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80074fe:	68fb      	ldr	r3, [r7, #12]
	}
 8007500:	4618      	mov	r0, r3
 8007502:	3710      	adds	r7, #16
 8007504:	46bd      	mov	sp, r7
 8007506:	bd80      	pop	{r7, pc}
 8007508:	20000778 	.word	0x20000778
 800750c:	2000077c 	.word	0x2000077c
 8007510:	20000880 	.word	0x20000880

08007514 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8007514:	b580      	push	{r7, lr}
 8007516:	b086      	sub	sp, #24
 8007518:	af00      	add	r7, sp, #0
 800751a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8007520:	2300      	movs	r3, #0
 8007522:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	2b00      	cmp	r3, #0
 8007528:	d072      	beq.n	8007610 <xTaskPriorityDisinherit+0xfc>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800752a:	4b3c      	ldr	r3, [pc, #240]	; (800761c <xTaskPriorityDisinherit+0x108>)
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	693a      	ldr	r2, [r7, #16]
 8007530:	429a      	cmp	r2, r3
 8007532:	d00c      	beq.n	800754e <xTaskPriorityDisinherit+0x3a>
	__asm volatile
 8007534:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007538:	b672      	cpsid	i
 800753a:	f383 8811 	msr	BASEPRI, r3
 800753e:	f3bf 8f6f 	isb	sy
 8007542:	f3bf 8f4f 	dsb	sy
 8007546:	b662      	cpsie	i
 8007548:	60fb      	str	r3, [r7, #12]
}
 800754a:	bf00      	nop
 800754c:	e7fe      	b.n	800754c <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 800754e:	693b      	ldr	r3, [r7, #16]
 8007550:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007552:	2b00      	cmp	r3, #0
 8007554:	d10c      	bne.n	8007570 <xTaskPriorityDisinherit+0x5c>
	__asm volatile
 8007556:	f04f 0350 	mov.w	r3, #80	; 0x50
 800755a:	b672      	cpsid	i
 800755c:	f383 8811 	msr	BASEPRI, r3
 8007560:	f3bf 8f6f 	isb	sy
 8007564:	f3bf 8f4f 	dsb	sy
 8007568:	b662      	cpsie	i
 800756a:	60bb      	str	r3, [r7, #8]
}
 800756c:	bf00      	nop
 800756e:	e7fe      	b.n	800756e <xTaskPriorityDisinherit+0x5a>
			( pxTCB->uxMutexesHeld )--;
 8007570:	693b      	ldr	r3, [r7, #16]
 8007572:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007574:	1e5a      	subs	r2, r3, #1
 8007576:	693b      	ldr	r3, [r7, #16]
 8007578:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800757a:	693b      	ldr	r3, [r7, #16]
 800757c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800757e:	693b      	ldr	r3, [r7, #16]
 8007580:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007582:	429a      	cmp	r2, r3
 8007584:	d044      	beq.n	8007610 <xTaskPriorityDisinherit+0xfc>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8007586:	693b      	ldr	r3, [r7, #16]
 8007588:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800758a:	2b00      	cmp	r3, #0
 800758c:	d140      	bne.n	8007610 <xTaskPriorityDisinherit+0xfc>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800758e:	693b      	ldr	r3, [r7, #16]
 8007590:	3304      	adds	r3, #4
 8007592:	4618      	mov	r0, r3
 8007594:	f7fe fd00 	bl	8005f98 <uxListRemove>
 8007598:	4603      	mov	r3, r0
 800759a:	2b00      	cmp	r3, #0
 800759c:	d115      	bne.n	80075ca <xTaskPriorityDisinherit+0xb6>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800759e:	693b      	ldr	r3, [r7, #16]
 80075a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80075a2:	491f      	ldr	r1, [pc, #124]	; (8007620 <xTaskPriorityDisinherit+0x10c>)
 80075a4:	4613      	mov	r3, r2
 80075a6:	009b      	lsls	r3, r3, #2
 80075a8:	4413      	add	r3, r2
 80075aa:	009b      	lsls	r3, r3, #2
 80075ac:	440b      	add	r3, r1
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d10a      	bne.n	80075ca <xTaskPriorityDisinherit+0xb6>
 80075b4:	693b      	ldr	r3, [r7, #16]
 80075b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80075b8:	2201      	movs	r2, #1
 80075ba:	fa02 f303 	lsl.w	r3, r2, r3
 80075be:	43da      	mvns	r2, r3
 80075c0:	4b18      	ldr	r3, [pc, #96]	; (8007624 <xTaskPriorityDisinherit+0x110>)
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	4013      	ands	r3, r2
 80075c6:	4a17      	ldr	r2, [pc, #92]	; (8007624 <xTaskPriorityDisinherit+0x110>)
 80075c8:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80075ca:	693b      	ldr	r3, [r7, #16]
 80075cc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80075ce:	693b      	ldr	r3, [r7, #16]
 80075d0:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80075d2:	693b      	ldr	r3, [r7, #16]
 80075d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80075d6:	f1c3 0207 	rsb	r2, r3, #7
 80075da:	693b      	ldr	r3, [r7, #16]
 80075dc:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80075de:	693b      	ldr	r3, [r7, #16]
 80075e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80075e2:	2201      	movs	r2, #1
 80075e4:	409a      	lsls	r2, r3
 80075e6:	4b0f      	ldr	r3, [pc, #60]	; (8007624 <xTaskPriorityDisinherit+0x110>)
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	4313      	orrs	r3, r2
 80075ec:	4a0d      	ldr	r2, [pc, #52]	; (8007624 <xTaskPriorityDisinherit+0x110>)
 80075ee:	6013      	str	r3, [r2, #0]
 80075f0:	693b      	ldr	r3, [r7, #16]
 80075f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80075f4:	4613      	mov	r3, r2
 80075f6:	009b      	lsls	r3, r3, #2
 80075f8:	4413      	add	r3, r2
 80075fa:	009b      	lsls	r3, r3, #2
 80075fc:	4a08      	ldr	r2, [pc, #32]	; (8007620 <xTaskPriorityDisinherit+0x10c>)
 80075fe:	441a      	add	r2, r3
 8007600:	693b      	ldr	r3, [r7, #16]
 8007602:	3304      	adds	r3, #4
 8007604:	4619      	mov	r1, r3
 8007606:	4610      	mov	r0, r2
 8007608:	f7fe fc69 	bl	8005ede <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800760c:	2301      	movs	r3, #1
 800760e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007610:	697b      	ldr	r3, [r7, #20]
	}
 8007612:	4618      	mov	r0, r3
 8007614:	3718      	adds	r7, #24
 8007616:	46bd      	mov	sp, r7
 8007618:	bd80      	pop	{r7, pc}
 800761a:	bf00      	nop
 800761c:	20000778 	.word	0x20000778
 8007620:	2000077c 	.word	0x2000077c
 8007624:	20000880 	.word	0x20000880

08007628 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8007628:	b580      	push	{r7, lr}
 800762a:	b088      	sub	sp, #32
 800762c:	af00      	add	r7, sp, #0
 800762e:	6078      	str	r0, [r7, #4]
 8007630:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8007636:	2301      	movs	r3, #1
 8007638:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	2b00      	cmp	r3, #0
 800763e:	f000 8087 	beq.w	8007750 <vTaskPriorityDisinheritAfterTimeout+0x128>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8007642:	69bb      	ldr	r3, [r7, #24]
 8007644:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007646:	2b00      	cmp	r3, #0
 8007648:	d10c      	bne.n	8007664 <vTaskPriorityDisinheritAfterTimeout+0x3c>
	__asm volatile
 800764a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800764e:	b672      	cpsid	i
 8007650:	f383 8811 	msr	BASEPRI, r3
 8007654:	f3bf 8f6f 	isb	sy
 8007658:	f3bf 8f4f 	dsb	sy
 800765c:	b662      	cpsie	i
 800765e:	60fb      	str	r3, [r7, #12]
}
 8007660:	bf00      	nop
 8007662:	e7fe      	b.n	8007662 <vTaskPriorityDisinheritAfterTimeout+0x3a>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8007664:	69bb      	ldr	r3, [r7, #24]
 8007666:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007668:	683a      	ldr	r2, [r7, #0]
 800766a:	429a      	cmp	r2, r3
 800766c:	d902      	bls.n	8007674 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800766e:	683b      	ldr	r3, [r7, #0]
 8007670:	61fb      	str	r3, [r7, #28]
 8007672:	e002      	b.n	800767a <vTaskPriorityDisinheritAfterTimeout+0x52>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8007674:	69bb      	ldr	r3, [r7, #24]
 8007676:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007678:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800767a:	69bb      	ldr	r3, [r7, #24]
 800767c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800767e:	69fa      	ldr	r2, [r7, #28]
 8007680:	429a      	cmp	r2, r3
 8007682:	d065      	beq.n	8007750 <vTaskPriorityDisinheritAfterTimeout+0x128>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8007684:	69bb      	ldr	r3, [r7, #24]
 8007686:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007688:	697a      	ldr	r2, [r7, #20]
 800768a:	429a      	cmp	r2, r3
 800768c:	d160      	bne.n	8007750 <vTaskPriorityDisinheritAfterTimeout+0x128>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800768e:	4b32      	ldr	r3, [pc, #200]	; (8007758 <vTaskPriorityDisinheritAfterTimeout+0x130>)
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	69ba      	ldr	r2, [r7, #24]
 8007694:	429a      	cmp	r2, r3
 8007696:	d10c      	bne.n	80076b2 <vTaskPriorityDisinheritAfterTimeout+0x8a>
	__asm volatile
 8007698:	f04f 0350 	mov.w	r3, #80	; 0x50
 800769c:	b672      	cpsid	i
 800769e:	f383 8811 	msr	BASEPRI, r3
 80076a2:	f3bf 8f6f 	isb	sy
 80076a6:	f3bf 8f4f 	dsb	sy
 80076aa:	b662      	cpsie	i
 80076ac:	60bb      	str	r3, [r7, #8]
}
 80076ae:	bf00      	nop
 80076b0:	e7fe      	b.n	80076b0 <vTaskPriorityDisinheritAfterTimeout+0x88>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80076b2:	69bb      	ldr	r3, [r7, #24]
 80076b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80076b6:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80076b8:	69bb      	ldr	r3, [r7, #24]
 80076ba:	69fa      	ldr	r2, [r7, #28]
 80076bc:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80076be:	69bb      	ldr	r3, [r7, #24]
 80076c0:	699b      	ldr	r3, [r3, #24]
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	db04      	blt.n	80076d0 <vTaskPriorityDisinheritAfterTimeout+0xa8>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80076c6:	69fb      	ldr	r3, [r7, #28]
 80076c8:	f1c3 0207 	rsb	r2, r3, #7
 80076cc:	69bb      	ldr	r3, [r7, #24]
 80076ce:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80076d0:	69bb      	ldr	r3, [r7, #24]
 80076d2:	6959      	ldr	r1, [r3, #20]
 80076d4:	693a      	ldr	r2, [r7, #16]
 80076d6:	4613      	mov	r3, r2
 80076d8:	009b      	lsls	r3, r3, #2
 80076da:	4413      	add	r3, r2
 80076dc:	009b      	lsls	r3, r3, #2
 80076de:	4a1f      	ldr	r2, [pc, #124]	; (800775c <vTaskPriorityDisinheritAfterTimeout+0x134>)
 80076e0:	4413      	add	r3, r2
 80076e2:	4299      	cmp	r1, r3
 80076e4:	d134      	bne.n	8007750 <vTaskPriorityDisinheritAfterTimeout+0x128>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80076e6:	69bb      	ldr	r3, [r7, #24]
 80076e8:	3304      	adds	r3, #4
 80076ea:	4618      	mov	r0, r3
 80076ec:	f7fe fc54 	bl	8005f98 <uxListRemove>
 80076f0:	4603      	mov	r3, r0
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	d115      	bne.n	8007722 <vTaskPriorityDisinheritAfterTimeout+0xfa>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80076f6:	69bb      	ldr	r3, [r7, #24]
 80076f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80076fa:	4918      	ldr	r1, [pc, #96]	; (800775c <vTaskPriorityDisinheritAfterTimeout+0x134>)
 80076fc:	4613      	mov	r3, r2
 80076fe:	009b      	lsls	r3, r3, #2
 8007700:	4413      	add	r3, r2
 8007702:	009b      	lsls	r3, r3, #2
 8007704:	440b      	add	r3, r1
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	2b00      	cmp	r3, #0
 800770a:	d10a      	bne.n	8007722 <vTaskPriorityDisinheritAfterTimeout+0xfa>
 800770c:	69bb      	ldr	r3, [r7, #24]
 800770e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007710:	2201      	movs	r2, #1
 8007712:	fa02 f303 	lsl.w	r3, r2, r3
 8007716:	43da      	mvns	r2, r3
 8007718:	4b11      	ldr	r3, [pc, #68]	; (8007760 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	4013      	ands	r3, r2
 800771e:	4a10      	ldr	r2, [pc, #64]	; (8007760 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 8007720:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8007722:	69bb      	ldr	r3, [r7, #24]
 8007724:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007726:	2201      	movs	r2, #1
 8007728:	409a      	lsls	r2, r3
 800772a:	4b0d      	ldr	r3, [pc, #52]	; (8007760 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	4313      	orrs	r3, r2
 8007730:	4a0b      	ldr	r2, [pc, #44]	; (8007760 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 8007732:	6013      	str	r3, [r2, #0]
 8007734:	69bb      	ldr	r3, [r7, #24]
 8007736:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007738:	4613      	mov	r3, r2
 800773a:	009b      	lsls	r3, r3, #2
 800773c:	4413      	add	r3, r2
 800773e:	009b      	lsls	r3, r3, #2
 8007740:	4a06      	ldr	r2, [pc, #24]	; (800775c <vTaskPriorityDisinheritAfterTimeout+0x134>)
 8007742:	441a      	add	r2, r3
 8007744:	69bb      	ldr	r3, [r7, #24]
 8007746:	3304      	adds	r3, #4
 8007748:	4619      	mov	r1, r3
 800774a:	4610      	mov	r0, r2
 800774c:	f7fe fbc7 	bl	8005ede <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007750:	bf00      	nop
 8007752:	3720      	adds	r7, #32
 8007754:	46bd      	mov	sp, r7
 8007756:	bd80      	pop	{r7, pc}
 8007758:	20000778 	.word	0x20000778
 800775c:	2000077c 	.word	0x2000077c
 8007760:	20000880 	.word	0x20000880

08007764 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8007764:	b480      	push	{r7}
 8007766:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8007768:	4b07      	ldr	r3, [pc, #28]	; (8007788 <pvTaskIncrementMutexHeldCount+0x24>)
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	2b00      	cmp	r3, #0
 800776e:	d004      	beq.n	800777a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8007770:	4b05      	ldr	r3, [pc, #20]	; (8007788 <pvTaskIncrementMutexHeldCount+0x24>)
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007776:	3201      	adds	r2, #1
 8007778:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 800777a:	4b03      	ldr	r3, [pc, #12]	; (8007788 <pvTaskIncrementMutexHeldCount+0x24>)
 800777c:	681b      	ldr	r3, [r3, #0]
	}
 800777e:	4618      	mov	r0, r3
 8007780:	46bd      	mov	sp, r7
 8007782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007786:	4770      	bx	lr
 8007788:	20000778 	.word	0x20000778

0800778c <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800778c:	b580      	push	{r7, lr}
 800778e:	b084      	sub	sp, #16
 8007790:	af00      	add	r7, sp, #0
 8007792:	6078      	str	r0, [r7, #4]
 8007794:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007796:	4b29      	ldr	r3, [pc, #164]	; (800783c <prvAddCurrentTaskToDelayedList+0xb0>)
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800779c:	4b28      	ldr	r3, [pc, #160]	; (8007840 <prvAddCurrentTaskToDelayedList+0xb4>)
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	3304      	adds	r3, #4
 80077a2:	4618      	mov	r0, r3
 80077a4:	f7fe fbf8 	bl	8005f98 <uxListRemove>
 80077a8:	4603      	mov	r3, r0
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	d10b      	bne.n	80077c6 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80077ae:	4b24      	ldr	r3, [pc, #144]	; (8007840 <prvAddCurrentTaskToDelayedList+0xb4>)
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80077b4:	2201      	movs	r2, #1
 80077b6:	fa02 f303 	lsl.w	r3, r2, r3
 80077ba:	43da      	mvns	r2, r3
 80077bc:	4b21      	ldr	r3, [pc, #132]	; (8007844 <prvAddCurrentTaskToDelayedList+0xb8>)
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	4013      	ands	r3, r2
 80077c2:	4a20      	ldr	r2, [pc, #128]	; (8007844 <prvAddCurrentTaskToDelayedList+0xb8>)
 80077c4:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80077cc:	d10a      	bne.n	80077e4 <prvAddCurrentTaskToDelayedList+0x58>
 80077ce:	683b      	ldr	r3, [r7, #0]
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d007      	beq.n	80077e4 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80077d4:	4b1a      	ldr	r3, [pc, #104]	; (8007840 <prvAddCurrentTaskToDelayedList+0xb4>)
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	3304      	adds	r3, #4
 80077da:	4619      	mov	r1, r3
 80077dc:	481a      	ldr	r0, [pc, #104]	; (8007848 <prvAddCurrentTaskToDelayedList+0xbc>)
 80077de:	f7fe fb7e 	bl	8005ede <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80077e2:	e026      	b.n	8007832 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80077e4:	68fa      	ldr	r2, [r7, #12]
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	4413      	add	r3, r2
 80077ea:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80077ec:	4b14      	ldr	r3, [pc, #80]	; (8007840 <prvAddCurrentTaskToDelayedList+0xb4>)
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	68ba      	ldr	r2, [r7, #8]
 80077f2:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80077f4:	68ba      	ldr	r2, [r7, #8]
 80077f6:	68fb      	ldr	r3, [r7, #12]
 80077f8:	429a      	cmp	r2, r3
 80077fa:	d209      	bcs.n	8007810 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80077fc:	4b13      	ldr	r3, [pc, #76]	; (800784c <prvAddCurrentTaskToDelayedList+0xc0>)
 80077fe:	681a      	ldr	r2, [r3, #0]
 8007800:	4b0f      	ldr	r3, [pc, #60]	; (8007840 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	3304      	adds	r3, #4
 8007806:	4619      	mov	r1, r3
 8007808:	4610      	mov	r0, r2
 800780a:	f7fe fb8c 	bl	8005f26 <vListInsert>
}
 800780e:	e010      	b.n	8007832 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007810:	4b0f      	ldr	r3, [pc, #60]	; (8007850 <prvAddCurrentTaskToDelayedList+0xc4>)
 8007812:	681a      	ldr	r2, [r3, #0]
 8007814:	4b0a      	ldr	r3, [pc, #40]	; (8007840 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	3304      	adds	r3, #4
 800781a:	4619      	mov	r1, r3
 800781c:	4610      	mov	r0, r2
 800781e:	f7fe fb82 	bl	8005f26 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007822:	4b0c      	ldr	r3, [pc, #48]	; (8007854 <prvAddCurrentTaskToDelayedList+0xc8>)
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	68ba      	ldr	r2, [r7, #8]
 8007828:	429a      	cmp	r2, r3
 800782a:	d202      	bcs.n	8007832 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800782c:	4a09      	ldr	r2, [pc, #36]	; (8007854 <prvAddCurrentTaskToDelayedList+0xc8>)
 800782e:	68bb      	ldr	r3, [r7, #8]
 8007830:	6013      	str	r3, [r2, #0]
}
 8007832:	bf00      	nop
 8007834:	3710      	adds	r7, #16
 8007836:	46bd      	mov	sp, r7
 8007838:	bd80      	pop	{r7, pc}
 800783a:	bf00      	nop
 800783c:	2000087c 	.word	0x2000087c
 8007840:	20000778 	.word	0x20000778
 8007844:	20000880 	.word	0x20000880
 8007848:	20000864 	.word	0x20000864
 800784c:	20000834 	.word	0x20000834
 8007850:	20000830 	.word	0x20000830
 8007854:	20000898 	.word	0x20000898

08007858 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007858:	b480      	push	{r7}
 800785a:	b085      	sub	sp, #20
 800785c:	af00      	add	r7, sp, #0
 800785e:	60f8      	str	r0, [r7, #12]
 8007860:	60b9      	str	r1, [r7, #8]
 8007862:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	3b04      	subs	r3, #4
 8007868:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8007870:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	3b04      	subs	r3, #4
 8007876:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007878:	68bb      	ldr	r3, [r7, #8]
 800787a:	f023 0201 	bic.w	r2, r3, #1
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	3b04      	subs	r3, #4
 8007886:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007888:	4a0c      	ldr	r2, [pc, #48]	; (80078bc <pxPortInitialiseStack+0x64>)
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	3b14      	subs	r3, #20
 8007892:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007894:	687a      	ldr	r2, [r7, #4]
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	3b04      	subs	r3, #4
 800789e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	f06f 0202 	mvn.w	r2, #2
 80078a6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	3b20      	subs	r3, #32
 80078ac:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80078ae:	68fb      	ldr	r3, [r7, #12]
}
 80078b0:	4618      	mov	r0, r3
 80078b2:	3714      	adds	r7, #20
 80078b4:	46bd      	mov	sp, r7
 80078b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ba:	4770      	bx	lr
 80078bc:	080078c1 	.word	0x080078c1

080078c0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80078c0:	b480      	push	{r7}
 80078c2:	b085      	sub	sp, #20
 80078c4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80078c6:	2300      	movs	r3, #0
 80078c8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80078ca:	4b14      	ldr	r3, [pc, #80]	; (800791c <prvTaskExitError+0x5c>)
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80078d2:	d00c      	beq.n	80078ee <prvTaskExitError+0x2e>
	__asm volatile
 80078d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80078d8:	b672      	cpsid	i
 80078da:	f383 8811 	msr	BASEPRI, r3
 80078de:	f3bf 8f6f 	isb	sy
 80078e2:	f3bf 8f4f 	dsb	sy
 80078e6:	b662      	cpsie	i
 80078e8:	60fb      	str	r3, [r7, #12]
}
 80078ea:	bf00      	nop
 80078ec:	e7fe      	b.n	80078ec <prvTaskExitError+0x2c>
	__asm volatile
 80078ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80078f2:	b672      	cpsid	i
 80078f4:	f383 8811 	msr	BASEPRI, r3
 80078f8:	f3bf 8f6f 	isb	sy
 80078fc:	f3bf 8f4f 	dsb	sy
 8007900:	b662      	cpsie	i
 8007902:	60bb      	str	r3, [r7, #8]
}
 8007904:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007906:	bf00      	nop
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	2b00      	cmp	r3, #0
 800790c:	d0fc      	beq.n	8007908 <prvTaskExitError+0x48>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800790e:	bf00      	nop
 8007910:	bf00      	nop
 8007912:	3714      	adds	r7, #20
 8007914:	46bd      	mov	sp, r7
 8007916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800791a:	4770      	bx	lr
 800791c:	2000000c 	.word	0x2000000c

08007920 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007920:	4b07      	ldr	r3, [pc, #28]	; (8007940 <pxCurrentTCBConst2>)
 8007922:	6819      	ldr	r1, [r3, #0]
 8007924:	6808      	ldr	r0, [r1, #0]
 8007926:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800792a:	f380 8809 	msr	PSP, r0
 800792e:	f3bf 8f6f 	isb	sy
 8007932:	f04f 0000 	mov.w	r0, #0
 8007936:	f380 8811 	msr	BASEPRI, r0
 800793a:	4770      	bx	lr
 800793c:	f3af 8000 	nop.w

08007940 <pxCurrentTCBConst2>:
 8007940:	20000778 	.word	0x20000778
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007944:	bf00      	nop
 8007946:	bf00      	nop

08007948 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007948:	4808      	ldr	r0, [pc, #32]	; (800796c <prvPortStartFirstTask+0x24>)
 800794a:	6800      	ldr	r0, [r0, #0]
 800794c:	6800      	ldr	r0, [r0, #0]
 800794e:	f380 8808 	msr	MSP, r0
 8007952:	f04f 0000 	mov.w	r0, #0
 8007956:	f380 8814 	msr	CONTROL, r0
 800795a:	b662      	cpsie	i
 800795c:	b661      	cpsie	f
 800795e:	f3bf 8f4f 	dsb	sy
 8007962:	f3bf 8f6f 	isb	sy
 8007966:	df00      	svc	0
 8007968:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800796a:	bf00      	nop
 800796c:	e000ed08 	.word	0xe000ed08

08007970 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007970:	b580      	push	{r7, lr}
 8007972:	b084      	sub	sp, #16
 8007974:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007976:	4b37      	ldr	r3, [pc, #220]	; (8007a54 <xPortStartScheduler+0xe4>)
 8007978:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800797a:	68fb      	ldr	r3, [r7, #12]
 800797c:	781b      	ldrb	r3, [r3, #0]
 800797e:	b2db      	uxtb	r3, r3
 8007980:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	22ff      	movs	r2, #255	; 0xff
 8007986:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	781b      	ldrb	r3, [r3, #0]
 800798c:	b2db      	uxtb	r3, r3
 800798e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007990:	78fb      	ldrb	r3, [r7, #3]
 8007992:	b2db      	uxtb	r3, r3
 8007994:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8007998:	b2da      	uxtb	r2, r3
 800799a:	4b2f      	ldr	r3, [pc, #188]	; (8007a58 <xPortStartScheduler+0xe8>)
 800799c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800799e:	4b2f      	ldr	r3, [pc, #188]	; (8007a5c <xPortStartScheduler+0xec>)
 80079a0:	2207      	movs	r2, #7
 80079a2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80079a4:	e009      	b.n	80079ba <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 80079a6:	4b2d      	ldr	r3, [pc, #180]	; (8007a5c <xPortStartScheduler+0xec>)
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	3b01      	subs	r3, #1
 80079ac:	4a2b      	ldr	r2, [pc, #172]	; (8007a5c <xPortStartScheduler+0xec>)
 80079ae:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80079b0:	78fb      	ldrb	r3, [r7, #3]
 80079b2:	b2db      	uxtb	r3, r3
 80079b4:	005b      	lsls	r3, r3, #1
 80079b6:	b2db      	uxtb	r3, r3
 80079b8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80079ba:	78fb      	ldrb	r3, [r7, #3]
 80079bc:	b2db      	uxtb	r3, r3
 80079be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80079c2:	2b80      	cmp	r3, #128	; 0x80
 80079c4:	d0ef      	beq.n	80079a6 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80079c6:	4b25      	ldr	r3, [pc, #148]	; (8007a5c <xPortStartScheduler+0xec>)
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	f1c3 0307 	rsb	r3, r3, #7
 80079ce:	2b04      	cmp	r3, #4
 80079d0:	d00c      	beq.n	80079ec <xPortStartScheduler+0x7c>
	__asm volatile
 80079d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079d6:	b672      	cpsid	i
 80079d8:	f383 8811 	msr	BASEPRI, r3
 80079dc:	f3bf 8f6f 	isb	sy
 80079e0:	f3bf 8f4f 	dsb	sy
 80079e4:	b662      	cpsie	i
 80079e6:	60bb      	str	r3, [r7, #8]
}
 80079e8:	bf00      	nop
 80079ea:	e7fe      	b.n	80079ea <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80079ec:	4b1b      	ldr	r3, [pc, #108]	; (8007a5c <xPortStartScheduler+0xec>)
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	021b      	lsls	r3, r3, #8
 80079f2:	4a1a      	ldr	r2, [pc, #104]	; (8007a5c <xPortStartScheduler+0xec>)
 80079f4:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80079f6:	4b19      	ldr	r3, [pc, #100]	; (8007a5c <xPortStartScheduler+0xec>)
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80079fe:	4a17      	ldr	r2, [pc, #92]	; (8007a5c <xPortStartScheduler+0xec>)
 8007a00:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	b2da      	uxtb	r2, r3
 8007a06:	68fb      	ldr	r3, [r7, #12]
 8007a08:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007a0a:	4b15      	ldr	r3, [pc, #84]	; (8007a60 <xPortStartScheduler+0xf0>)
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	4a14      	ldr	r2, [pc, #80]	; (8007a60 <xPortStartScheduler+0xf0>)
 8007a10:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007a14:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007a16:	4b12      	ldr	r3, [pc, #72]	; (8007a60 <xPortStartScheduler+0xf0>)
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	4a11      	ldr	r2, [pc, #68]	; (8007a60 <xPortStartScheduler+0xf0>)
 8007a1c:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8007a20:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007a22:	f000 f8dd 	bl	8007be0 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007a26:	4b0f      	ldr	r3, [pc, #60]	; (8007a64 <xPortStartScheduler+0xf4>)
 8007a28:	2200      	movs	r2, #0
 8007a2a:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8007a2c:	f000 f8fc 	bl	8007c28 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8007a30:	4b0d      	ldr	r3, [pc, #52]	; (8007a68 <xPortStartScheduler+0xf8>)
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	4a0c      	ldr	r2, [pc, #48]	; (8007a68 <xPortStartScheduler+0xf8>)
 8007a36:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8007a3a:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007a3c:	f7ff ff84 	bl	8007948 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007a40:	f7ff fa78 	bl	8006f34 <vTaskSwitchContext>
	prvTaskExitError();
 8007a44:	f7ff ff3c 	bl	80078c0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8007a48:	2300      	movs	r3, #0
}
 8007a4a:	4618      	mov	r0, r3
 8007a4c:	3710      	adds	r7, #16
 8007a4e:	46bd      	mov	sp, r7
 8007a50:	bd80      	pop	{r7, pc}
 8007a52:	bf00      	nop
 8007a54:	e000e400 	.word	0xe000e400
 8007a58:	200008a4 	.word	0x200008a4
 8007a5c:	200008a8 	.word	0x200008a8
 8007a60:	e000ed20 	.word	0xe000ed20
 8007a64:	2000000c 	.word	0x2000000c
 8007a68:	e000ef34 	.word	0xe000ef34

08007a6c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007a6c:	b480      	push	{r7}
 8007a6e:	b083      	sub	sp, #12
 8007a70:	af00      	add	r7, sp, #0
	__asm volatile
 8007a72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a76:	b672      	cpsid	i
 8007a78:	f383 8811 	msr	BASEPRI, r3
 8007a7c:	f3bf 8f6f 	isb	sy
 8007a80:	f3bf 8f4f 	dsb	sy
 8007a84:	b662      	cpsie	i
 8007a86:	607b      	str	r3, [r7, #4]
}
 8007a88:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007a8a:	4b10      	ldr	r3, [pc, #64]	; (8007acc <vPortEnterCritical+0x60>)
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	3301      	adds	r3, #1
 8007a90:	4a0e      	ldr	r2, [pc, #56]	; (8007acc <vPortEnterCritical+0x60>)
 8007a92:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007a94:	4b0d      	ldr	r3, [pc, #52]	; (8007acc <vPortEnterCritical+0x60>)
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	2b01      	cmp	r3, #1
 8007a9a:	d111      	bne.n	8007ac0 <vPortEnterCritical+0x54>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007a9c:	4b0c      	ldr	r3, [pc, #48]	; (8007ad0 <vPortEnterCritical+0x64>)
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	b2db      	uxtb	r3, r3
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	d00c      	beq.n	8007ac0 <vPortEnterCritical+0x54>
	__asm volatile
 8007aa6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007aaa:	b672      	cpsid	i
 8007aac:	f383 8811 	msr	BASEPRI, r3
 8007ab0:	f3bf 8f6f 	isb	sy
 8007ab4:	f3bf 8f4f 	dsb	sy
 8007ab8:	b662      	cpsie	i
 8007aba:	603b      	str	r3, [r7, #0]
}
 8007abc:	bf00      	nop
 8007abe:	e7fe      	b.n	8007abe <vPortEnterCritical+0x52>
	}
}
 8007ac0:	bf00      	nop
 8007ac2:	370c      	adds	r7, #12
 8007ac4:	46bd      	mov	sp, r7
 8007ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aca:	4770      	bx	lr
 8007acc:	2000000c 	.word	0x2000000c
 8007ad0:	e000ed04 	.word	0xe000ed04

08007ad4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007ad4:	b480      	push	{r7}
 8007ad6:	b083      	sub	sp, #12
 8007ad8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007ada:	4b13      	ldr	r3, [pc, #76]	; (8007b28 <vPortExitCritical+0x54>)
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	2b00      	cmp	r3, #0
 8007ae0:	d10c      	bne.n	8007afc <vPortExitCritical+0x28>
	__asm volatile
 8007ae2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ae6:	b672      	cpsid	i
 8007ae8:	f383 8811 	msr	BASEPRI, r3
 8007aec:	f3bf 8f6f 	isb	sy
 8007af0:	f3bf 8f4f 	dsb	sy
 8007af4:	b662      	cpsie	i
 8007af6:	607b      	str	r3, [r7, #4]
}
 8007af8:	bf00      	nop
 8007afa:	e7fe      	b.n	8007afa <vPortExitCritical+0x26>
	uxCriticalNesting--;
 8007afc:	4b0a      	ldr	r3, [pc, #40]	; (8007b28 <vPortExitCritical+0x54>)
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	3b01      	subs	r3, #1
 8007b02:	4a09      	ldr	r2, [pc, #36]	; (8007b28 <vPortExitCritical+0x54>)
 8007b04:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8007b06:	4b08      	ldr	r3, [pc, #32]	; (8007b28 <vPortExitCritical+0x54>)
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	2b00      	cmp	r3, #0
 8007b0c:	d105      	bne.n	8007b1a <vPortExitCritical+0x46>
 8007b0e:	2300      	movs	r3, #0
 8007b10:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007b12:	683b      	ldr	r3, [r7, #0]
 8007b14:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8007b18:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007b1a:	bf00      	nop
 8007b1c:	370c      	adds	r7, #12
 8007b1e:	46bd      	mov	sp, r7
 8007b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b24:	4770      	bx	lr
 8007b26:	bf00      	nop
 8007b28:	2000000c 	.word	0x2000000c
 8007b2c:	00000000 	.word	0x00000000

08007b30 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007b30:	f3ef 8009 	mrs	r0, PSP
 8007b34:	f3bf 8f6f 	isb	sy
 8007b38:	4b15      	ldr	r3, [pc, #84]	; (8007b90 <pxCurrentTCBConst>)
 8007b3a:	681a      	ldr	r2, [r3, #0]
 8007b3c:	f01e 0f10 	tst.w	lr, #16
 8007b40:	bf08      	it	eq
 8007b42:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007b46:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b4a:	6010      	str	r0, [r2, #0]
 8007b4c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007b50:	f04f 0050 	mov.w	r0, #80	; 0x50
 8007b54:	b672      	cpsid	i
 8007b56:	f380 8811 	msr	BASEPRI, r0
 8007b5a:	f3bf 8f4f 	dsb	sy
 8007b5e:	f3bf 8f6f 	isb	sy
 8007b62:	b662      	cpsie	i
 8007b64:	f7ff f9e6 	bl	8006f34 <vTaskSwitchContext>
 8007b68:	f04f 0000 	mov.w	r0, #0
 8007b6c:	f380 8811 	msr	BASEPRI, r0
 8007b70:	bc09      	pop	{r0, r3}
 8007b72:	6819      	ldr	r1, [r3, #0]
 8007b74:	6808      	ldr	r0, [r1, #0]
 8007b76:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b7a:	f01e 0f10 	tst.w	lr, #16
 8007b7e:	bf08      	it	eq
 8007b80:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007b84:	f380 8809 	msr	PSP, r0
 8007b88:	f3bf 8f6f 	isb	sy
 8007b8c:	4770      	bx	lr
 8007b8e:	bf00      	nop

08007b90 <pxCurrentTCBConst>:
 8007b90:	20000778 	.word	0x20000778
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007b94:	bf00      	nop
 8007b96:	bf00      	nop

08007b98 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007b98:	b580      	push	{r7, lr}
 8007b9a:	b082      	sub	sp, #8
 8007b9c:	af00      	add	r7, sp, #0
	__asm volatile
 8007b9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ba2:	b672      	cpsid	i
 8007ba4:	f383 8811 	msr	BASEPRI, r3
 8007ba8:	f3bf 8f6f 	isb	sy
 8007bac:	f3bf 8f4f 	dsb	sy
 8007bb0:	b662      	cpsie	i
 8007bb2:	607b      	str	r3, [r7, #4]
}
 8007bb4:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007bb6:	f7ff f903 	bl	8006dc0 <xTaskIncrementTick>
 8007bba:	4603      	mov	r3, r0
 8007bbc:	2b00      	cmp	r3, #0
 8007bbe:	d003      	beq.n	8007bc8 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8007bc0:	4b06      	ldr	r3, [pc, #24]	; (8007bdc <SysTick_Handler+0x44>)
 8007bc2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007bc6:	601a      	str	r2, [r3, #0]
 8007bc8:	2300      	movs	r3, #0
 8007bca:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007bcc:	683b      	ldr	r3, [r7, #0]
 8007bce:	f383 8811 	msr	BASEPRI, r3
}
 8007bd2:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007bd4:	bf00      	nop
 8007bd6:	3708      	adds	r7, #8
 8007bd8:	46bd      	mov	sp, r7
 8007bda:	bd80      	pop	{r7, pc}
 8007bdc:	e000ed04 	.word	0xe000ed04

08007be0 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8007be0:	b480      	push	{r7}
 8007be2:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007be4:	4b0b      	ldr	r3, [pc, #44]	; (8007c14 <vPortSetupTimerInterrupt+0x34>)
 8007be6:	2200      	movs	r2, #0
 8007be8:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007bea:	4b0b      	ldr	r3, [pc, #44]	; (8007c18 <vPortSetupTimerInterrupt+0x38>)
 8007bec:	2200      	movs	r2, #0
 8007bee:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8007bf0:	4b0a      	ldr	r3, [pc, #40]	; (8007c1c <vPortSetupTimerInterrupt+0x3c>)
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	4a0a      	ldr	r2, [pc, #40]	; (8007c20 <vPortSetupTimerInterrupt+0x40>)
 8007bf6:	fba2 2303 	umull	r2, r3, r2, r3
 8007bfa:	099b      	lsrs	r3, r3, #6
 8007bfc:	4a09      	ldr	r2, [pc, #36]	; (8007c24 <vPortSetupTimerInterrupt+0x44>)
 8007bfe:	3b01      	subs	r3, #1
 8007c00:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8007c02:	4b04      	ldr	r3, [pc, #16]	; (8007c14 <vPortSetupTimerInterrupt+0x34>)
 8007c04:	2207      	movs	r2, #7
 8007c06:	601a      	str	r2, [r3, #0]
}
 8007c08:	bf00      	nop
 8007c0a:	46bd      	mov	sp, r7
 8007c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c10:	4770      	bx	lr
 8007c12:	bf00      	nop
 8007c14:	e000e010 	.word	0xe000e010
 8007c18:	e000e018 	.word	0xe000e018
 8007c1c:	20000000 	.word	0x20000000
 8007c20:	10624dd3 	.word	0x10624dd3
 8007c24:	e000e014 	.word	0xe000e014

08007c28 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8007c28:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8007c38 <vPortEnableVFP+0x10>
 8007c2c:	6801      	ldr	r1, [r0, #0]
 8007c2e:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8007c32:	6001      	str	r1, [r0, #0]
 8007c34:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8007c36:	bf00      	nop
 8007c38:	e000ed88 	.word	0xe000ed88

08007c3c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007c3c:	b580      	push	{r7, lr}
 8007c3e:	b08a      	sub	sp, #40	; 0x28
 8007c40:	af00      	add	r7, sp, #0
 8007c42:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007c44:	2300      	movs	r3, #0
 8007c46:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007c48:	f7ff f80e 	bl	8006c68 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8007c4c:	4b5b      	ldr	r3, [pc, #364]	; (8007dbc <pvPortMalloc+0x180>)
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	2b00      	cmp	r3, #0
 8007c52:	d101      	bne.n	8007c58 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007c54:	f000 f91a 	bl	8007e8c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007c58:	4b59      	ldr	r3, [pc, #356]	; (8007dc0 <pvPortMalloc+0x184>)
 8007c5a:	681a      	ldr	r2, [r3, #0]
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	4013      	ands	r3, r2
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	f040 8092 	bne.w	8007d8a <pvPortMalloc+0x14e>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	d01f      	beq.n	8007cac <pvPortMalloc+0x70>
			{
				xWantedSize += xHeapStructSize;
 8007c6c:	2208      	movs	r2, #8
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	4413      	add	r3, r2
 8007c72:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	f003 0307 	and.w	r3, r3, #7
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	d016      	beq.n	8007cac <pvPortMalloc+0x70>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	f023 0307 	bic.w	r3, r3, #7
 8007c84:	3308      	adds	r3, #8
 8007c86:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	f003 0307 	and.w	r3, r3, #7
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	d00c      	beq.n	8007cac <pvPortMalloc+0x70>
	__asm volatile
 8007c92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c96:	b672      	cpsid	i
 8007c98:	f383 8811 	msr	BASEPRI, r3
 8007c9c:	f3bf 8f6f 	isb	sy
 8007ca0:	f3bf 8f4f 	dsb	sy
 8007ca4:	b662      	cpsie	i
 8007ca6:	617b      	str	r3, [r7, #20]
}
 8007ca8:	bf00      	nop
 8007caa:	e7fe      	b.n	8007caa <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	d06b      	beq.n	8007d8a <pvPortMalloc+0x14e>
 8007cb2:	4b44      	ldr	r3, [pc, #272]	; (8007dc4 <pvPortMalloc+0x188>)
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	687a      	ldr	r2, [r7, #4]
 8007cb8:	429a      	cmp	r2, r3
 8007cba:	d866      	bhi.n	8007d8a <pvPortMalloc+0x14e>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8007cbc:	4b42      	ldr	r3, [pc, #264]	; (8007dc8 <pvPortMalloc+0x18c>)
 8007cbe:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8007cc0:	4b41      	ldr	r3, [pc, #260]	; (8007dc8 <pvPortMalloc+0x18c>)
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007cc6:	e004      	b.n	8007cd2 <pvPortMalloc+0x96>
				{
					pxPreviousBlock = pxBlock;
 8007cc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007cca:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8007ccc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007cd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007cd4:	685b      	ldr	r3, [r3, #4]
 8007cd6:	687a      	ldr	r2, [r7, #4]
 8007cd8:	429a      	cmp	r2, r3
 8007cda:	d903      	bls.n	8007ce4 <pvPortMalloc+0xa8>
 8007cdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	d1f1      	bne.n	8007cc8 <pvPortMalloc+0x8c>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8007ce4:	4b35      	ldr	r3, [pc, #212]	; (8007dbc <pvPortMalloc+0x180>)
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007cea:	429a      	cmp	r2, r3
 8007cec:	d04d      	beq.n	8007d8a <pvPortMalloc+0x14e>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007cee:	6a3b      	ldr	r3, [r7, #32]
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	2208      	movs	r2, #8
 8007cf4:	4413      	add	r3, r2
 8007cf6:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007cf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007cfa:	681a      	ldr	r2, [r3, #0]
 8007cfc:	6a3b      	ldr	r3, [r7, #32]
 8007cfe:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007d00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d02:	685a      	ldr	r2, [r3, #4]
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	1ad2      	subs	r2, r2, r3
 8007d08:	2308      	movs	r3, #8
 8007d0a:	005b      	lsls	r3, r3, #1
 8007d0c:	429a      	cmp	r2, r3
 8007d0e:	d921      	bls.n	8007d54 <pvPortMalloc+0x118>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007d10:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	4413      	add	r3, r2
 8007d16:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007d18:	69bb      	ldr	r3, [r7, #24]
 8007d1a:	f003 0307 	and.w	r3, r3, #7
 8007d1e:	2b00      	cmp	r3, #0
 8007d20:	d00c      	beq.n	8007d3c <pvPortMalloc+0x100>
	__asm volatile
 8007d22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d26:	b672      	cpsid	i
 8007d28:	f383 8811 	msr	BASEPRI, r3
 8007d2c:	f3bf 8f6f 	isb	sy
 8007d30:	f3bf 8f4f 	dsb	sy
 8007d34:	b662      	cpsie	i
 8007d36:	613b      	str	r3, [r7, #16]
}
 8007d38:	bf00      	nop
 8007d3a:	e7fe      	b.n	8007d3a <pvPortMalloc+0xfe>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007d3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d3e:	685a      	ldr	r2, [r3, #4]
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	1ad2      	subs	r2, r2, r3
 8007d44:	69bb      	ldr	r3, [r7, #24]
 8007d46:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007d48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d4a:	687a      	ldr	r2, [r7, #4]
 8007d4c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8007d4e:	69b8      	ldr	r0, [r7, #24]
 8007d50:	f000 f8fe 	bl	8007f50 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007d54:	4b1b      	ldr	r3, [pc, #108]	; (8007dc4 <pvPortMalloc+0x188>)
 8007d56:	681a      	ldr	r2, [r3, #0]
 8007d58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d5a:	685b      	ldr	r3, [r3, #4]
 8007d5c:	1ad3      	subs	r3, r2, r3
 8007d5e:	4a19      	ldr	r2, [pc, #100]	; (8007dc4 <pvPortMalloc+0x188>)
 8007d60:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007d62:	4b18      	ldr	r3, [pc, #96]	; (8007dc4 <pvPortMalloc+0x188>)
 8007d64:	681a      	ldr	r2, [r3, #0]
 8007d66:	4b19      	ldr	r3, [pc, #100]	; (8007dcc <pvPortMalloc+0x190>)
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	429a      	cmp	r2, r3
 8007d6c:	d203      	bcs.n	8007d76 <pvPortMalloc+0x13a>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8007d6e:	4b15      	ldr	r3, [pc, #84]	; (8007dc4 <pvPortMalloc+0x188>)
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	4a16      	ldr	r2, [pc, #88]	; (8007dcc <pvPortMalloc+0x190>)
 8007d74:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007d76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d78:	685a      	ldr	r2, [r3, #4]
 8007d7a:	4b11      	ldr	r3, [pc, #68]	; (8007dc0 <pvPortMalloc+0x184>)
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	431a      	orrs	r2, r3
 8007d80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d82:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007d84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d86:	2200      	movs	r2, #0
 8007d88:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007d8a:	f7fe ff7b 	bl	8006c84 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007d8e:	69fb      	ldr	r3, [r7, #28]
 8007d90:	f003 0307 	and.w	r3, r3, #7
 8007d94:	2b00      	cmp	r3, #0
 8007d96:	d00c      	beq.n	8007db2 <pvPortMalloc+0x176>
	__asm volatile
 8007d98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d9c:	b672      	cpsid	i
 8007d9e:	f383 8811 	msr	BASEPRI, r3
 8007da2:	f3bf 8f6f 	isb	sy
 8007da6:	f3bf 8f4f 	dsb	sy
 8007daa:	b662      	cpsie	i
 8007dac:	60fb      	str	r3, [r7, #12]
}
 8007dae:	bf00      	nop
 8007db0:	e7fe      	b.n	8007db0 <pvPortMalloc+0x174>
	return pvReturn;
 8007db2:	69fb      	ldr	r3, [r7, #28]
}
 8007db4:	4618      	mov	r0, r3
 8007db6:	3728      	adds	r7, #40	; 0x28
 8007db8:	46bd      	mov	sp, r7
 8007dba:	bd80      	pop	{r7, pc}
 8007dbc:	200044b4 	.word	0x200044b4
 8007dc0:	200044c0 	.word	0x200044c0
 8007dc4:	200044b8 	.word	0x200044b8
 8007dc8:	200044ac 	.word	0x200044ac
 8007dcc:	200044bc 	.word	0x200044bc

08007dd0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007dd0:	b580      	push	{r7, lr}
 8007dd2:	b086      	sub	sp, #24
 8007dd4:	af00      	add	r7, sp, #0
 8007dd6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d04c      	beq.n	8007e7c <vPortFree+0xac>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8007de2:	2308      	movs	r3, #8
 8007de4:	425b      	negs	r3, r3
 8007de6:	697a      	ldr	r2, [r7, #20]
 8007de8:	4413      	add	r3, r2
 8007dea:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007dec:	697b      	ldr	r3, [r7, #20]
 8007dee:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007df0:	693b      	ldr	r3, [r7, #16]
 8007df2:	685a      	ldr	r2, [r3, #4]
 8007df4:	4b23      	ldr	r3, [pc, #140]	; (8007e84 <vPortFree+0xb4>)
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	4013      	ands	r3, r2
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	d10c      	bne.n	8007e18 <vPortFree+0x48>
	__asm volatile
 8007dfe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e02:	b672      	cpsid	i
 8007e04:	f383 8811 	msr	BASEPRI, r3
 8007e08:	f3bf 8f6f 	isb	sy
 8007e0c:	f3bf 8f4f 	dsb	sy
 8007e10:	b662      	cpsie	i
 8007e12:	60fb      	str	r3, [r7, #12]
}
 8007e14:	bf00      	nop
 8007e16:	e7fe      	b.n	8007e16 <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8007e18:	693b      	ldr	r3, [r7, #16]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	2b00      	cmp	r3, #0
 8007e1e:	d00c      	beq.n	8007e3a <vPortFree+0x6a>
	__asm volatile
 8007e20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e24:	b672      	cpsid	i
 8007e26:	f383 8811 	msr	BASEPRI, r3
 8007e2a:	f3bf 8f6f 	isb	sy
 8007e2e:	f3bf 8f4f 	dsb	sy
 8007e32:	b662      	cpsie	i
 8007e34:	60bb      	str	r3, [r7, #8]
}
 8007e36:	bf00      	nop
 8007e38:	e7fe      	b.n	8007e38 <vPortFree+0x68>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007e3a:	693b      	ldr	r3, [r7, #16]
 8007e3c:	685a      	ldr	r2, [r3, #4]
 8007e3e:	4b11      	ldr	r3, [pc, #68]	; (8007e84 <vPortFree+0xb4>)
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	4013      	ands	r3, r2
 8007e44:	2b00      	cmp	r3, #0
 8007e46:	d019      	beq.n	8007e7c <vPortFree+0xac>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007e48:	693b      	ldr	r3, [r7, #16]
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	d115      	bne.n	8007e7c <vPortFree+0xac>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007e50:	693b      	ldr	r3, [r7, #16]
 8007e52:	685a      	ldr	r2, [r3, #4]
 8007e54:	4b0b      	ldr	r3, [pc, #44]	; (8007e84 <vPortFree+0xb4>)
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	43db      	mvns	r3, r3
 8007e5a:	401a      	ands	r2, r3
 8007e5c:	693b      	ldr	r3, [r7, #16]
 8007e5e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007e60:	f7fe ff02 	bl	8006c68 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007e64:	693b      	ldr	r3, [r7, #16]
 8007e66:	685a      	ldr	r2, [r3, #4]
 8007e68:	4b07      	ldr	r3, [pc, #28]	; (8007e88 <vPortFree+0xb8>)
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	4413      	add	r3, r2
 8007e6e:	4a06      	ldr	r2, [pc, #24]	; (8007e88 <vPortFree+0xb8>)
 8007e70:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007e72:	6938      	ldr	r0, [r7, #16]
 8007e74:	f000 f86c 	bl	8007f50 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8007e78:	f7fe ff04 	bl	8006c84 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8007e7c:	bf00      	nop
 8007e7e:	3718      	adds	r7, #24
 8007e80:	46bd      	mov	sp, r7
 8007e82:	bd80      	pop	{r7, pc}
 8007e84:	200044c0 	.word	0x200044c0
 8007e88:	200044b8 	.word	0x200044b8

08007e8c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007e8c:	b480      	push	{r7}
 8007e8e:	b085      	sub	sp, #20
 8007e90:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007e92:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8007e96:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007e98:	4b27      	ldr	r3, [pc, #156]	; (8007f38 <prvHeapInit+0xac>)
 8007e9a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007e9c:	68fb      	ldr	r3, [r7, #12]
 8007e9e:	f003 0307 	and.w	r3, r3, #7
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	d00c      	beq.n	8007ec0 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	3307      	adds	r3, #7
 8007eaa:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	f023 0307 	bic.w	r3, r3, #7
 8007eb2:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007eb4:	68ba      	ldr	r2, [r7, #8]
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	1ad3      	subs	r3, r2, r3
 8007eba:	4a1f      	ldr	r2, [pc, #124]	; (8007f38 <prvHeapInit+0xac>)
 8007ebc:	4413      	add	r3, r2
 8007ebe:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007ec4:	4a1d      	ldr	r2, [pc, #116]	; (8007f3c <prvHeapInit+0xb0>)
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8007eca:	4b1c      	ldr	r3, [pc, #112]	; (8007f3c <prvHeapInit+0xb0>)
 8007ecc:	2200      	movs	r2, #0
 8007ece:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	68ba      	ldr	r2, [r7, #8]
 8007ed4:	4413      	add	r3, r2
 8007ed6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007ed8:	2208      	movs	r2, #8
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	1a9b      	subs	r3, r3, r2
 8007ede:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	f023 0307 	bic.w	r3, r3, #7
 8007ee6:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	4a15      	ldr	r2, [pc, #84]	; (8007f40 <prvHeapInit+0xb4>)
 8007eec:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007eee:	4b14      	ldr	r3, [pc, #80]	; (8007f40 <prvHeapInit+0xb4>)
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	2200      	movs	r2, #0
 8007ef4:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8007ef6:	4b12      	ldr	r3, [pc, #72]	; (8007f40 <prvHeapInit+0xb4>)
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	2200      	movs	r2, #0
 8007efc:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8007f02:	683b      	ldr	r3, [r7, #0]
 8007f04:	68fa      	ldr	r2, [r7, #12]
 8007f06:	1ad2      	subs	r2, r2, r3
 8007f08:	683b      	ldr	r3, [r7, #0]
 8007f0a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007f0c:	4b0c      	ldr	r3, [pc, #48]	; (8007f40 <prvHeapInit+0xb4>)
 8007f0e:	681a      	ldr	r2, [r3, #0]
 8007f10:	683b      	ldr	r3, [r7, #0]
 8007f12:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007f14:	683b      	ldr	r3, [r7, #0]
 8007f16:	685b      	ldr	r3, [r3, #4]
 8007f18:	4a0a      	ldr	r2, [pc, #40]	; (8007f44 <prvHeapInit+0xb8>)
 8007f1a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007f1c:	683b      	ldr	r3, [r7, #0]
 8007f1e:	685b      	ldr	r3, [r3, #4]
 8007f20:	4a09      	ldr	r2, [pc, #36]	; (8007f48 <prvHeapInit+0xbc>)
 8007f22:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007f24:	4b09      	ldr	r3, [pc, #36]	; (8007f4c <prvHeapInit+0xc0>)
 8007f26:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8007f2a:	601a      	str	r2, [r3, #0]
}
 8007f2c:	bf00      	nop
 8007f2e:	3714      	adds	r7, #20
 8007f30:	46bd      	mov	sp, r7
 8007f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f36:	4770      	bx	lr
 8007f38:	200008ac 	.word	0x200008ac
 8007f3c:	200044ac 	.word	0x200044ac
 8007f40:	200044b4 	.word	0x200044b4
 8007f44:	200044bc 	.word	0x200044bc
 8007f48:	200044b8 	.word	0x200044b8
 8007f4c:	200044c0 	.word	0x200044c0

08007f50 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007f50:	b480      	push	{r7}
 8007f52:	b085      	sub	sp, #20
 8007f54:	af00      	add	r7, sp, #0
 8007f56:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007f58:	4b28      	ldr	r3, [pc, #160]	; (8007ffc <prvInsertBlockIntoFreeList+0xac>)
 8007f5a:	60fb      	str	r3, [r7, #12]
 8007f5c:	e002      	b.n	8007f64 <prvInsertBlockIntoFreeList+0x14>
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	60fb      	str	r3, [r7, #12]
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	687a      	ldr	r2, [r7, #4]
 8007f6a:	429a      	cmp	r2, r3
 8007f6c:	d8f7      	bhi.n	8007f5e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007f6e:	68fb      	ldr	r3, [r7, #12]
 8007f70:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007f72:	68fb      	ldr	r3, [r7, #12]
 8007f74:	685b      	ldr	r3, [r3, #4]
 8007f76:	68ba      	ldr	r2, [r7, #8]
 8007f78:	4413      	add	r3, r2
 8007f7a:	687a      	ldr	r2, [r7, #4]
 8007f7c:	429a      	cmp	r2, r3
 8007f7e:	d108      	bne.n	8007f92 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	685a      	ldr	r2, [r3, #4]
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	685b      	ldr	r3, [r3, #4]
 8007f88:	441a      	add	r2, r3
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	685b      	ldr	r3, [r3, #4]
 8007f9a:	68ba      	ldr	r2, [r7, #8]
 8007f9c:	441a      	add	r2, r3
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	429a      	cmp	r2, r3
 8007fa4:	d118      	bne.n	8007fd8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	681a      	ldr	r2, [r3, #0]
 8007faa:	4b15      	ldr	r3, [pc, #84]	; (8008000 <prvInsertBlockIntoFreeList+0xb0>)
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	429a      	cmp	r2, r3
 8007fb0:	d00d      	beq.n	8007fce <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	685a      	ldr	r2, [r3, #4]
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	685b      	ldr	r3, [r3, #4]
 8007fbc:	441a      	add	r2, r3
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007fc2:	68fb      	ldr	r3, [r7, #12]
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	681a      	ldr	r2, [r3, #0]
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	601a      	str	r2, [r3, #0]
 8007fcc:	e008      	b.n	8007fe0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007fce:	4b0c      	ldr	r3, [pc, #48]	; (8008000 <prvInsertBlockIntoFreeList+0xb0>)
 8007fd0:	681a      	ldr	r2, [r3, #0]
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	601a      	str	r2, [r3, #0]
 8007fd6:	e003      	b.n	8007fe0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007fd8:	68fb      	ldr	r3, [r7, #12]
 8007fda:	681a      	ldr	r2, [r3, #0]
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007fe0:	68fa      	ldr	r2, [r7, #12]
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	429a      	cmp	r2, r3
 8007fe6:	d002      	beq.n	8007fee <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007fe8:	68fb      	ldr	r3, [r7, #12]
 8007fea:	687a      	ldr	r2, [r7, #4]
 8007fec:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007fee:	bf00      	nop
 8007ff0:	3714      	adds	r7, #20
 8007ff2:	46bd      	mov	sp, r7
 8007ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ff8:	4770      	bx	lr
 8007ffa:	bf00      	nop
 8007ffc:	200044ac 	.word	0x200044ac
 8008000:	200044b4 	.word	0x200044b4

08008004 <__errno>:
 8008004:	4b01      	ldr	r3, [pc, #4]	; (800800c <__errno+0x8>)
 8008006:	6818      	ldr	r0, [r3, #0]
 8008008:	4770      	bx	lr
 800800a:	bf00      	nop
 800800c:	20000010 	.word	0x20000010

08008010 <std>:
 8008010:	2300      	movs	r3, #0
 8008012:	b510      	push	{r4, lr}
 8008014:	4604      	mov	r4, r0
 8008016:	e9c0 3300 	strd	r3, r3, [r0]
 800801a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800801e:	6083      	str	r3, [r0, #8]
 8008020:	8181      	strh	r1, [r0, #12]
 8008022:	6643      	str	r3, [r0, #100]	; 0x64
 8008024:	81c2      	strh	r2, [r0, #14]
 8008026:	6183      	str	r3, [r0, #24]
 8008028:	4619      	mov	r1, r3
 800802a:	2208      	movs	r2, #8
 800802c:	305c      	adds	r0, #92	; 0x5c
 800802e:	f000 f91a 	bl	8008266 <memset>
 8008032:	4b05      	ldr	r3, [pc, #20]	; (8008048 <std+0x38>)
 8008034:	6263      	str	r3, [r4, #36]	; 0x24
 8008036:	4b05      	ldr	r3, [pc, #20]	; (800804c <std+0x3c>)
 8008038:	62a3      	str	r3, [r4, #40]	; 0x28
 800803a:	4b05      	ldr	r3, [pc, #20]	; (8008050 <std+0x40>)
 800803c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800803e:	4b05      	ldr	r3, [pc, #20]	; (8008054 <std+0x44>)
 8008040:	6224      	str	r4, [r4, #32]
 8008042:	6323      	str	r3, [r4, #48]	; 0x30
 8008044:	bd10      	pop	{r4, pc}
 8008046:	bf00      	nop
 8008048:	08009011 	.word	0x08009011
 800804c:	08009033 	.word	0x08009033
 8008050:	0800906b 	.word	0x0800906b
 8008054:	0800908f 	.word	0x0800908f

08008058 <_cleanup_r>:
 8008058:	4901      	ldr	r1, [pc, #4]	; (8008060 <_cleanup_r+0x8>)
 800805a:	f000 b8af 	b.w	80081bc <_fwalk_reent>
 800805e:	bf00      	nop
 8008060:	0800a061 	.word	0x0800a061

08008064 <__sfmoreglue>:
 8008064:	b570      	push	{r4, r5, r6, lr}
 8008066:	2268      	movs	r2, #104	; 0x68
 8008068:	1e4d      	subs	r5, r1, #1
 800806a:	4355      	muls	r5, r2
 800806c:	460e      	mov	r6, r1
 800806e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008072:	f000 f921 	bl	80082b8 <_malloc_r>
 8008076:	4604      	mov	r4, r0
 8008078:	b140      	cbz	r0, 800808c <__sfmoreglue+0x28>
 800807a:	2100      	movs	r1, #0
 800807c:	e9c0 1600 	strd	r1, r6, [r0]
 8008080:	300c      	adds	r0, #12
 8008082:	60a0      	str	r0, [r4, #8]
 8008084:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008088:	f000 f8ed 	bl	8008266 <memset>
 800808c:	4620      	mov	r0, r4
 800808e:	bd70      	pop	{r4, r5, r6, pc}

08008090 <__sfp_lock_acquire>:
 8008090:	4801      	ldr	r0, [pc, #4]	; (8008098 <__sfp_lock_acquire+0x8>)
 8008092:	f000 b8d8 	b.w	8008246 <__retarget_lock_acquire_recursive>
 8008096:	bf00      	nop
 8008098:	200044c5 	.word	0x200044c5

0800809c <__sfp_lock_release>:
 800809c:	4801      	ldr	r0, [pc, #4]	; (80080a4 <__sfp_lock_release+0x8>)
 800809e:	f000 b8d3 	b.w	8008248 <__retarget_lock_release_recursive>
 80080a2:	bf00      	nop
 80080a4:	200044c5 	.word	0x200044c5

080080a8 <__sinit_lock_acquire>:
 80080a8:	4801      	ldr	r0, [pc, #4]	; (80080b0 <__sinit_lock_acquire+0x8>)
 80080aa:	f000 b8cc 	b.w	8008246 <__retarget_lock_acquire_recursive>
 80080ae:	bf00      	nop
 80080b0:	200044c6 	.word	0x200044c6

080080b4 <__sinit_lock_release>:
 80080b4:	4801      	ldr	r0, [pc, #4]	; (80080bc <__sinit_lock_release+0x8>)
 80080b6:	f000 b8c7 	b.w	8008248 <__retarget_lock_release_recursive>
 80080ba:	bf00      	nop
 80080bc:	200044c6 	.word	0x200044c6

080080c0 <__sinit>:
 80080c0:	b510      	push	{r4, lr}
 80080c2:	4604      	mov	r4, r0
 80080c4:	f7ff fff0 	bl	80080a8 <__sinit_lock_acquire>
 80080c8:	69a3      	ldr	r3, [r4, #24]
 80080ca:	b11b      	cbz	r3, 80080d4 <__sinit+0x14>
 80080cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80080d0:	f7ff bff0 	b.w	80080b4 <__sinit_lock_release>
 80080d4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80080d8:	6523      	str	r3, [r4, #80]	; 0x50
 80080da:	4b13      	ldr	r3, [pc, #76]	; (8008128 <__sinit+0x68>)
 80080dc:	4a13      	ldr	r2, [pc, #76]	; (800812c <__sinit+0x6c>)
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	62a2      	str	r2, [r4, #40]	; 0x28
 80080e2:	42a3      	cmp	r3, r4
 80080e4:	bf04      	itt	eq
 80080e6:	2301      	moveq	r3, #1
 80080e8:	61a3      	streq	r3, [r4, #24]
 80080ea:	4620      	mov	r0, r4
 80080ec:	f000 f820 	bl	8008130 <__sfp>
 80080f0:	6060      	str	r0, [r4, #4]
 80080f2:	4620      	mov	r0, r4
 80080f4:	f000 f81c 	bl	8008130 <__sfp>
 80080f8:	60a0      	str	r0, [r4, #8]
 80080fa:	4620      	mov	r0, r4
 80080fc:	f000 f818 	bl	8008130 <__sfp>
 8008100:	2200      	movs	r2, #0
 8008102:	60e0      	str	r0, [r4, #12]
 8008104:	2104      	movs	r1, #4
 8008106:	6860      	ldr	r0, [r4, #4]
 8008108:	f7ff ff82 	bl	8008010 <std>
 800810c:	68a0      	ldr	r0, [r4, #8]
 800810e:	2201      	movs	r2, #1
 8008110:	2109      	movs	r1, #9
 8008112:	f7ff ff7d 	bl	8008010 <std>
 8008116:	68e0      	ldr	r0, [r4, #12]
 8008118:	2202      	movs	r2, #2
 800811a:	2112      	movs	r1, #18
 800811c:	f7ff ff78 	bl	8008010 <std>
 8008120:	2301      	movs	r3, #1
 8008122:	61a3      	str	r3, [r4, #24]
 8008124:	e7d2      	b.n	80080cc <__sinit+0xc>
 8008126:	bf00      	nop
 8008128:	0800b5b8 	.word	0x0800b5b8
 800812c:	08008059 	.word	0x08008059

08008130 <__sfp>:
 8008130:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008132:	4607      	mov	r7, r0
 8008134:	f7ff ffac 	bl	8008090 <__sfp_lock_acquire>
 8008138:	4b1e      	ldr	r3, [pc, #120]	; (80081b4 <__sfp+0x84>)
 800813a:	681e      	ldr	r6, [r3, #0]
 800813c:	69b3      	ldr	r3, [r6, #24]
 800813e:	b913      	cbnz	r3, 8008146 <__sfp+0x16>
 8008140:	4630      	mov	r0, r6
 8008142:	f7ff ffbd 	bl	80080c0 <__sinit>
 8008146:	3648      	adds	r6, #72	; 0x48
 8008148:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800814c:	3b01      	subs	r3, #1
 800814e:	d503      	bpl.n	8008158 <__sfp+0x28>
 8008150:	6833      	ldr	r3, [r6, #0]
 8008152:	b30b      	cbz	r3, 8008198 <__sfp+0x68>
 8008154:	6836      	ldr	r6, [r6, #0]
 8008156:	e7f7      	b.n	8008148 <__sfp+0x18>
 8008158:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800815c:	b9d5      	cbnz	r5, 8008194 <__sfp+0x64>
 800815e:	4b16      	ldr	r3, [pc, #88]	; (80081b8 <__sfp+0x88>)
 8008160:	60e3      	str	r3, [r4, #12]
 8008162:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008166:	6665      	str	r5, [r4, #100]	; 0x64
 8008168:	f000 f86c 	bl	8008244 <__retarget_lock_init_recursive>
 800816c:	f7ff ff96 	bl	800809c <__sfp_lock_release>
 8008170:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008174:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008178:	6025      	str	r5, [r4, #0]
 800817a:	61a5      	str	r5, [r4, #24]
 800817c:	2208      	movs	r2, #8
 800817e:	4629      	mov	r1, r5
 8008180:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008184:	f000 f86f 	bl	8008266 <memset>
 8008188:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800818c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008190:	4620      	mov	r0, r4
 8008192:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008194:	3468      	adds	r4, #104	; 0x68
 8008196:	e7d9      	b.n	800814c <__sfp+0x1c>
 8008198:	2104      	movs	r1, #4
 800819a:	4638      	mov	r0, r7
 800819c:	f7ff ff62 	bl	8008064 <__sfmoreglue>
 80081a0:	4604      	mov	r4, r0
 80081a2:	6030      	str	r0, [r6, #0]
 80081a4:	2800      	cmp	r0, #0
 80081a6:	d1d5      	bne.n	8008154 <__sfp+0x24>
 80081a8:	f7ff ff78 	bl	800809c <__sfp_lock_release>
 80081ac:	230c      	movs	r3, #12
 80081ae:	603b      	str	r3, [r7, #0]
 80081b0:	e7ee      	b.n	8008190 <__sfp+0x60>
 80081b2:	bf00      	nop
 80081b4:	0800b5b8 	.word	0x0800b5b8
 80081b8:	ffff0001 	.word	0xffff0001

080081bc <_fwalk_reent>:
 80081bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80081c0:	4606      	mov	r6, r0
 80081c2:	4688      	mov	r8, r1
 80081c4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80081c8:	2700      	movs	r7, #0
 80081ca:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80081ce:	f1b9 0901 	subs.w	r9, r9, #1
 80081d2:	d505      	bpl.n	80081e0 <_fwalk_reent+0x24>
 80081d4:	6824      	ldr	r4, [r4, #0]
 80081d6:	2c00      	cmp	r4, #0
 80081d8:	d1f7      	bne.n	80081ca <_fwalk_reent+0xe>
 80081da:	4638      	mov	r0, r7
 80081dc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80081e0:	89ab      	ldrh	r3, [r5, #12]
 80081e2:	2b01      	cmp	r3, #1
 80081e4:	d907      	bls.n	80081f6 <_fwalk_reent+0x3a>
 80081e6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80081ea:	3301      	adds	r3, #1
 80081ec:	d003      	beq.n	80081f6 <_fwalk_reent+0x3a>
 80081ee:	4629      	mov	r1, r5
 80081f0:	4630      	mov	r0, r6
 80081f2:	47c0      	blx	r8
 80081f4:	4307      	orrs	r7, r0
 80081f6:	3568      	adds	r5, #104	; 0x68
 80081f8:	e7e9      	b.n	80081ce <_fwalk_reent+0x12>
	...

080081fc <__libc_init_array>:
 80081fc:	b570      	push	{r4, r5, r6, lr}
 80081fe:	4d0d      	ldr	r5, [pc, #52]	; (8008234 <__libc_init_array+0x38>)
 8008200:	4c0d      	ldr	r4, [pc, #52]	; (8008238 <__libc_init_array+0x3c>)
 8008202:	1b64      	subs	r4, r4, r5
 8008204:	10a4      	asrs	r4, r4, #2
 8008206:	2600      	movs	r6, #0
 8008208:	42a6      	cmp	r6, r4
 800820a:	d109      	bne.n	8008220 <__libc_init_array+0x24>
 800820c:	4d0b      	ldr	r5, [pc, #44]	; (800823c <__libc_init_array+0x40>)
 800820e:	4c0c      	ldr	r4, [pc, #48]	; (8008240 <__libc_init_array+0x44>)
 8008210:	f002 fe00 	bl	800ae14 <_init>
 8008214:	1b64      	subs	r4, r4, r5
 8008216:	10a4      	asrs	r4, r4, #2
 8008218:	2600      	movs	r6, #0
 800821a:	42a6      	cmp	r6, r4
 800821c:	d105      	bne.n	800822a <__libc_init_array+0x2e>
 800821e:	bd70      	pop	{r4, r5, r6, pc}
 8008220:	f855 3b04 	ldr.w	r3, [r5], #4
 8008224:	4798      	blx	r3
 8008226:	3601      	adds	r6, #1
 8008228:	e7ee      	b.n	8008208 <__libc_init_array+0xc>
 800822a:	f855 3b04 	ldr.w	r3, [r5], #4
 800822e:	4798      	blx	r3
 8008230:	3601      	adds	r6, #1
 8008232:	e7f2      	b.n	800821a <__libc_init_array+0x1e>
 8008234:	0800b93c 	.word	0x0800b93c
 8008238:	0800b93c 	.word	0x0800b93c
 800823c:	0800b93c 	.word	0x0800b93c
 8008240:	0800b940 	.word	0x0800b940

08008244 <__retarget_lock_init_recursive>:
 8008244:	4770      	bx	lr

08008246 <__retarget_lock_acquire_recursive>:
 8008246:	4770      	bx	lr

08008248 <__retarget_lock_release_recursive>:
 8008248:	4770      	bx	lr

0800824a <memcpy>:
 800824a:	440a      	add	r2, r1
 800824c:	4291      	cmp	r1, r2
 800824e:	f100 33ff 	add.w	r3, r0, #4294967295
 8008252:	d100      	bne.n	8008256 <memcpy+0xc>
 8008254:	4770      	bx	lr
 8008256:	b510      	push	{r4, lr}
 8008258:	f811 4b01 	ldrb.w	r4, [r1], #1
 800825c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008260:	4291      	cmp	r1, r2
 8008262:	d1f9      	bne.n	8008258 <memcpy+0xe>
 8008264:	bd10      	pop	{r4, pc}

08008266 <memset>:
 8008266:	4402      	add	r2, r0
 8008268:	4603      	mov	r3, r0
 800826a:	4293      	cmp	r3, r2
 800826c:	d100      	bne.n	8008270 <memset+0xa>
 800826e:	4770      	bx	lr
 8008270:	f803 1b01 	strb.w	r1, [r3], #1
 8008274:	e7f9      	b.n	800826a <memset+0x4>
	...

08008278 <sbrk_aligned>:
 8008278:	b570      	push	{r4, r5, r6, lr}
 800827a:	4e0e      	ldr	r6, [pc, #56]	; (80082b4 <sbrk_aligned+0x3c>)
 800827c:	460c      	mov	r4, r1
 800827e:	6831      	ldr	r1, [r6, #0]
 8008280:	4605      	mov	r5, r0
 8008282:	b911      	cbnz	r1, 800828a <sbrk_aligned+0x12>
 8008284:	f000 fdee 	bl	8008e64 <_sbrk_r>
 8008288:	6030      	str	r0, [r6, #0]
 800828a:	4621      	mov	r1, r4
 800828c:	4628      	mov	r0, r5
 800828e:	f000 fde9 	bl	8008e64 <_sbrk_r>
 8008292:	1c43      	adds	r3, r0, #1
 8008294:	d00a      	beq.n	80082ac <sbrk_aligned+0x34>
 8008296:	1cc4      	adds	r4, r0, #3
 8008298:	f024 0403 	bic.w	r4, r4, #3
 800829c:	42a0      	cmp	r0, r4
 800829e:	d007      	beq.n	80082b0 <sbrk_aligned+0x38>
 80082a0:	1a21      	subs	r1, r4, r0
 80082a2:	4628      	mov	r0, r5
 80082a4:	f000 fdde 	bl	8008e64 <_sbrk_r>
 80082a8:	3001      	adds	r0, #1
 80082aa:	d101      	bne.n	80082b0 <sbrk_aligned+0x38>
 80082ac:	f04f 34ff 	mov.w	r4, #4294967295
 80082b0:	4620      	mov	r0, r4
 80082b2:	bd70      	pop	{r4, r5, r6, pc}
 80082b4:	200044cc 	.word	0x200044cc

080082b8 <_malloc_r>:
 80082b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80082bc:	1ccd      	adds	r5, r1, #3
 80082be:	f025 0503 	bic.w	r5, r5, #3
 80082c2:	3508      	adds	r5, #8
 80082c4:	2d0c      	cmp	r5, #12
 80082c6:	bf38      	it	cc
 80082c8:	250c      	movcc	r5, #12
 80082ca:	2d00      	cmp	r5, #0
 80082cc:	4607      	mov	r7, r0
 80082ce:	db01      	blt.n	80082d4 <_malloc_r+0x1c>
 80082d0:	42a9      	cmp	r1, r5
 80082d2:	d905      	bls.n	80082e0 <_malloc_r+0x28>
 80082d4:	230c      	movs	r3, #12
 80082d6:	603b      	str	r3, [r7, #0]
 80082d8:	2600      	movs	r6, #0
 80082da:	4630      	mov	r0, r6
 80082dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80082e0:	4e2e      	ldr	r6, [pc, #184]	; (800839c <_malloc_r+0xe4>)
 80082e2:	f001 ff7d 	bl	800a1e0 <__malloc_lock>
 80082e6:	6833      	ldr	r3, [r6, #0]
 80082e8:	461c      	mov	r4, r3
 80082ea:	bb34      	cbnz	r4, 800833a <_malloc_r+0x82>
 80082ec:	4629      	mov	r1, r5
 80082ee:	4638      	mov	r0, r7
 80082f0:	f7ff ffc2 	bl	8008278 <sbrk_aligned>
 80082f4:	1c43      	adds	r3, r0, #1
 80082f6:	4604      	mov	r4, r0
 80082f8:	d14d      	bne.n	8008396 <_malloc_r+0xde>
 80082fa:	6834      	ldr	r4, [r6, #0]
 80082fc:	4626      	mov	r6, r4
 80082fe:	2e00      	cmp	r6, #0
 8008300:	d140      	bne.n	8008384 <_malloc_r+0xcc>
 8008302:	6823      	ldr	r3, [r4, #0]
 8008304:	4631      	mov	r1, r6
 8008306:	4638      	mov	r0, r7
 8008308:	eb04 0803 	add.w	r8, r4, r3
 800830c:	f000 fdaa 	bl	8008e64 <_sbrk_r>
 8008310:	4580      	cmp	r8, r0
 8008312:	d13a      	bne.n	800838a <_malloc_r+0xd2>
 8008314:	6821      	ldr	r1, [r4, #0]
 8008316:	3503      	adds	r5, #3
 8008318:	1a6d      	subs	r5, r5, r1
 800831a:	f025 0503 	bic.w	r5, r5, #3
 800831e:	3508      	adds	r5, #8
 8008320:	2d0c      	cmp	r5, #12
 8008322:	bf38      	it	cc
 8008324:	250c      	movcc	r5, #12
 8008326:	4629      	mov	r1, r5
 8008328:	4638      	mov	r0, r7
 800832a:	f7ff ffa5 	bl	8008278 <sbrk_aligned>
 800832e:	3001      	adds	r0, #1
 8008330:	d02b      	beq.n	800838a <_malloc_r+0xd2>
 8008332:	6823      	ldr	r3, [r4, #0]
 8008334:	442b      	add	r3, r5
 8008336:	6023      	str	r3, [r4, #0]
 8008338:	e00e      	b.n	8008358 <_malloc_r+0xa0>
 800833a:	6822      	ldr	r2, [r4, #0]
 800833c:	1b52      	subs	r2, r2, r5
 800833e:	d41e      	bmi.n	800837e <_malloc_r+0xc6>
 8008340:	2a0b      	cmp	r2, #11
 8008342:	d916      	bls.n	8008372 <_malloc_r+0xba>
 8008344:	1961      	adds	r1, r4, r5
 8008346:	42a3      	cmp	r3, r4
 8008348:	6025      	str	r5, [r4, #0]
 800834a:	bf18      	it	ne
 800834c:	6059      	strne	r1, [r3, #4]
 800834e:	6863      	ldr	r3, [r4, #4]
 8008350:	bf08      	it	eq
 8008352:	6031      	streq	r1, [r6, #0]
 8008354:	5162      	str	r2, [r4, r5]
 8008356:	604b      	str	r3, [r1, #4]
 8008358:	4638      	mov	r0, r7
 800835a:	f104 060b 	add.w	r6, r4, #11
 800835e:	f001 ff45 	bl	800a1ec <__malloc_unlock>
 8008362:	f026 0607 	bic.w	r6, r6, #7
 8008366:	1d23      	adds	r3, r4, #4
 8008368:	1af2      	subs	r2, r6, r3
 800836a:	d0b6      	beq.n	80082da <_malloc_r+0x22>
 800836c:	1b9b      	subs	r3, r3, r6
 800836e:	50a3      	str	r3, [r4, r2]
 8008370:	e7b3      	b.n	80082da <_malloc_r+0x22>
 8008372:	6862      	ldr	r2, [r4, #4]
 8008374:	42a3      	cmp	r3, r4
 8008376:	bf0c      	ite	eq
 8008378:	6032      	streq	r2, [r6, #0]
 800837a:	605a      	strne	r2, [r3, #4]
 800837c:	e7ec      	b.n	8008358 <_malloc_r+0xa0>
 800837e:	4623      	mov	r3, r4
 8008380:	6864      	ldr	r4, [r4, #4]
 8008382:	e7b2      	b.n	80082ea <_malloc_r+0x32>
 8008384:	4634      	mov	r4, r6
 8008386:	6876      	ldr	r6, [r6, #4]
 8008388:	e7b9      	b.n	80082fe <_malloc_r+0x46>
 800838a:	230c      	movs	r3, #12
 800838c:	603b      	str	r3, [r7, #0]
 800838e:	4638      	mov	r0, r7
 8008390:	f001 ff2c 	bl	800a1ec <__malloc_unlock>
 8008394:	e7a1      	b.n	80082da <_malloc_r+0x22>
 8008396:	6025      	str	r5, [r4, #0]
 8008398:	e7de      	b.n	8008358 <_malloc_r+0xa0>
 800839a:	bf00      	nop
 800839c:	200044c8 	.word	0x200044c8

080083a0 <__cvt>:
 80083a0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80083a4:	ec55 4b10 	vmov	r4, r5, d0
 80083a8:	2d00      	cmp	r5, #0
 80083aa:	460e      	mov	r6, r1
 80083ac:	4619      	mov	r1, r3
 80083ae:	462b      	mov	r3, r5
 80083b0:	bfbb      	ittet	lt
 80083b2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80083b6:	461d      	movlt	r5, r3
 80083b8:	2300      	movge	r3, #0
 80083ba:	232d      	movlt	r3, #45	; 0x2d
 80083bc:	700b      	strb	r3, [r1, #0]
 80083be:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80083c0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80083c4:	4691      	mov	r9, r2
 80083c6:	f023 0820 	bic.w	r8, r3, #32
 80083ca:	bfbc      	itt	lt
 80083cc:	4622      	movlt	r2, r4
 80083ce:	4614      	movlt	r4, r2
 80083d0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80083d4:	d005      	beq.n	80083e2 <__cvt+0x42>
 80083d6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80083da:	d100      	bne.n	80083de <__cvt+0x3e>
 80083dc:	3601      	adds	r6, #1
 80083de:	2102      	movs	r1, #2
 80083e0:	e000      	b.n	80083e4 <__cvt+0x44>
 80083e2:	2103      	movs	r1, #3
 80083e4:	ab03      	add	r3, sp, #12
 80083e6:	9301      	str	r3, [sp, #4]
 80083e8:	ab02      	add	r3, sp, #8
 80083ea:	9300      	str	r3, [sp, #0]
 80083ec:	ec45 4b10 	vmov	d0, r4, r5
 80083f0:	4653      	mov	r3, sl
 80083f2:	4632      	mov	r2, r6
 80083f4:	f000 ffc0 	bl	8009378 <_dtoa_r>
 80083f8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80083fc:	4607      	mov	r7, r0
 80083fe:	d102      	bne.n	8008406 <__cvt+0x66>
 8008400:	f019 0f01 	tst.w	r9, #1
 8008404:	d022      	beq.n	800844c <__cvt+0xac>
 8008406:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800840a:	eb07 0906 	add.w	r9, r7, r6
 800840e:	d110      	bne.n	8008432 <__cvt+0x92>
 8008410:	783b      	ldrb	r3, [r7, #0]
 8008412:	2b30      	cmp	r3, #48	; 0x30
 8008414:	d10a      	bne.n	800842c <__cvt+0x8c>
 8008416:	2200      	movs	r2, #0
 8008418:	2300      	movs	r3, #0
 800841a:	4620      	mov	r0, r4
 800841c:	4629      	mov	r1, r5
 800841e:	f7f8 fb73 	bl	8000b08 <__aeabi_dcmpeq>
 8008422:	b918      	cbnz	r0, 800842c <__cvt+0x8c>
 8008424:	f1c6 0601 	rsb	r6, r6, #1
 8008428:	f8ca 6000 	str.w	r6, [sl]
 800842c:	f8da 3000 	ldr.w	r3, [sl]
 8008430:	4499      	add	r9, r3
 8008432:	2200      	movs	r2, #0
 8008434:	2300      	movs	r3, #0
 8008436:	4620      	mov	r0, r4
 8008438:	4629      	mov	r1, r5
 800843a:	f7f8 fb65 	bl	8000b08 <__aeabi_dcmpeq>
 800843e:	b108      	cbz	r0, 8008444 <__cvt+0xa4>
 8008440:	f8cd 900c 	str.w	r9, [sp, #12]
 8008444:	2230      	movs	r2, #48	; 0x30
 8008446:	9b03      	ldr	r3, [sp, #12]
 8008448:	454b      	cmp	r3, r9
 800844a:	d307      	bcc.n	800845c <__cvt+0xbc>
 800844c:	9b03      	ldr	r3, [sp, #12]
 800844e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008450:	1bdb      	subs	r3, r3, r7
 8008452:	4638      	mov	r0, r7
 8008454:	6013      	str	r3, [r2, #0]
 8008456:	b004      	add	sp, #16
 8008458:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800845c:	1c59      	adds	r1, r3, #1
 800845e:	9103      	str	r1, [sp, #12]
 8008460:	701a      	strb	r2, [r3, #0]
 8008462:	e7f0      	b.n	8008446 <__cvt+0xa6>

08008464 <__exponent>:
 8008464:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008466:	4603      	mov	r3, r0
 8008468:	2900      	cmp	r1, #0
 800846a:	bfb8      	it	lt
 800846c:	4249      	neglt	r1, r1
 800846e:	f803 2b02 	strb.w	r2, [r3], #2
 8008472:	bfb4      	ite	lt
 8008474:	222d      	movlt	r2, #45	; 0x2d
 8008476:	222b      	movge	r2, #43	; 0x2b
 8008478:	2909      	cmp	r1, #9
 800847a:	7042      	strb	r2, [r0, #1]
 800847c:	dd2a      	ble.n	80084d4 <__exponent+0x70>
 800847e:	f10d 0407 	add.w	r4, sp, #7
 8008482:	46a4      	mov	ip, r4
 8008484:	270a      	movs	r7, #10
 8008486:	46a6      	mov	lr, r4
 8008488:	460a      	mov	r2, r1
 800848a:	fb91 f6f7 	sdiv	r6, r1, r7
 800848e:	fb07 1516 	mls	r5, r7, r6, r1
 8008492:	3530      	adds	r5, #48	; 0x30
 8008494:	2a63      	cmp	r2, #99	; 0x63
 8008496:	f104 34ff 	add.w	r4, r4, #4294967295
 800849a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800849e:	4631      	mov	r1, r6
 80084a0:	dcf1      	bgt.n	8008486 <__exponent+0x22>
 80084a2:	3130      	adds	r1, #48	; 0x30
 80084a4:	f1ae 0502 	sub.w	r5, lr, #2
 80084a8:	f804 1c01 	strb.w	r1, [r4, #-1]
 80084ac:	1c44      	adds	r4, r0, #1
 80084ae:	4629      	mov	r1, r5
 80084b0:	4561      	cmp	r1, ip
 80084b2:	d30a      	bcc.n	80084ca <__exponent+0x66>
 80084b4:	f10d 0209 	add.w	r2, sp, #9
 80084b8:	eba2 020e 	sub.w	r2, r2, lr
 80084bc:	4565      	cmp	r5, ip
 80084be:	bf88      	it	hi
 80084c0:	2200      	movhi	r2, #0
 80084c2:	4413      	add	r3, r2
 80084c4:	1a18      	subs	r0, r3, r0
 80084c6:	b003      	add	sp, #12
 80084c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80084ca:	f811 2b01 	ldrb.w	r2, [r1], #1
 80084ce:	f804 2f01 	strb.w	r2, [r4, #1]!
 80084d2:	e7ed      	b.n	80084b0 <__exponent+0x4c>
 80084d4:	2330      	movs	r3, #48	; 0x30
 80084d6:	3130      	adds	r1, #48	; 0x30
 80084d8:	7083      	strb	r3, [r0, #2]
 80084da:	70c1      	strb	r1, [r0, #3]
 80084dc:	1d03      	adds	r3, r0, #4
 80084de:	e7f1      	b.n	80084c4 <__exponent+0x60>

080084e0 <_printf_float>:
 80084e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084e4:	ed2d 8b02 	vpush	{d8}
 80084e8:	b08d      	sub	sp, #52	; 0x34
 80084ea:	460c      	mov	r4, r1
 80084ec:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80084f0:	4616      	mov	r6, r2
 80084f2:	461f      	mov	r7, r3
 80084f4:	4605      	mov	r5, r0
 80084f6:	f001 fdef 	bl	800a0d8 <_localeconv_r>
 80084fa:	f8d0 a000 	ldr.w	sl, [r0]
 80084fe:	4650      	mov	r0, sl
 8008500:	f7f7 fe86 	bl	8000210 <strlen>
 8008504:	2300      	movs	r3, #0
 8008506:	930a      	str	r3, [sp, #40]	; 0x28
 8008508:	6823      	ldr	r3, [r4, #0]
 800850a:	9305      	str	r3, [sp, #20]
 800850c:	f8d8 3000 	ldr.w	r3, [r8]
 8008510:	f894 b018 	ldrb.w	fp, [r4, #24]
 8008514:	3307      	adds	r3, #7
 8008516:	f023 0307 	bic.w	r3, r3, #7
 800851a:	f103 0208 	add.w	r2, r3, #8
 800851e:	f8c8 2000 	str.w	r2, [r8]
 8008522:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008526:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800852a:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800852e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008532:	9307      	str	r3, [sp, #28]
 8008534:	f8cd 8018 	str.w	r8, [sp, #24]
 8008538:	ee08 0a10 	vmov	s16, r0
 800853c:	4b9f      	ldr	r3, [pc, #636]	; (80087bc <_printf_float+0x2dc>)
 800853e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008542:	f04f 32ff 	mov.w	r2, #4294967295
 8008546:	f7f8 fb11 	bl	8000b6c <__aeabi_dcmpun>
 800854a:	bb88      	cbnz	r0, 80085b0 <_printf_float+0xd0>
 800854c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008550:	4b9a      	ldr	r3, [pc, #616]	; (80087bc <_printf_float+0x2dc>)
 8008552:	f04f 32ff 	mov.w	r2, #4294967295
 8008556:	f7f8 faeb 	bl	8000b30 <__aeabi_dcmple>
 800855a:	bb48      	cbnz	r0, 80085b0 <_printf_float+0xd0>
 800855c:	2200      	movs	r2, #0
 800855e:	2300      	movs	r3, #0
 8008560:	4640      	mov	r0, r8
 8008562:	4649      	mov	r1, r9
 8008564:	f7f8 fada 	bl	8000b1c <__aeabi_dcmplt>
 8008568:	b110      	cbz	r0, 8008570 <_printf_float+0x90>
 800856a:	232d      	movs	r3, #45	; 0x2d
 800856c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008570:	4b93      	ldr	r3, [pc, #588]	; (80087c0 <_printf_float+0x2e0>)
 8008572:	4894      	ldr	r0, [pc, #592]	; (80087c4 <_printf_float+0x2e4>)
 8008574:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8008578:	bf94      	ite	ls
 800857a:	4698      	movls	r8, r3
 800857c:	4680      	movhi	r8, r0
 800857e:	2303      	movs	r3, #3
 8008580:	6123      	str	r3, [r4, #16]
 8008582:	9b05      	ldr	r3, [sp, #20]
 8008584:	f023 0204 	bic.w	r2, r3, #4
 8008588:	6022      	str	r2, [r4, #0]
 800858a:	f04f 0900 	mov.w	r9, #0
 800858e:	9700      	str	r7, [sp, #0]
 8008590:	4633      	mov	r3, r6
 8008592:	aa0b      	add	r2, sp, #44	; 0x2c
 8008594:	4621      	mov	r1, r4
 8008596:	4628      	mov	r0, r5
 8008598:	f000 f9d8 	bl	800894c <_printf_common>
 800859c:	3001      	adds	r0, #1
 800859e:	f040 8090 	bne.w	80086c2 <_printf_float+0x1e2>
 80085a2:	f04f 30ff 	mov.w	r0, #4294967295
 80085a6:	b00d      	add	sp, #52	; 0x34
 80085a8:	ecbd 8b02 	vpop	{d8}
 80085ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80085b0:	4642      	mov	r2, r8
 80085b2:	464b      	mov	r3, r9
 80085b4:	4640      	mov	r0, r8
 80085b6:	4649      	mov	r1, r9
 80085b8:	f7f8 fad8 	bl	8000b6c <__aeabi_dcmpun>
 80085bc:	b140      	cbz	r0, 80085d0 <_printf_float+0xf0>
 80085be:	464b      	mov	r3, r9
 80085c0:	2b00      	cmp	r3, #0
 80085c2:	bfbc      	itt	lt
 80085c4:	232d      	movlt	r3, #45	; 0x2d
 80085c6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80085ca:	487f      	ldr	r0, [pc, #508]	; (80087c8 <_printf_float+0x2e8>)
 80085cc:	4b7f      	ldr	r3, [pc, #508]	; (80087cc <_printf_float+0x2ec>)
 80085ce:	e7d1      	b.n	8008574 <_printf_float+0x94>
 80085d0:	6863      	ldr	r3, [r4, #4]
 80085d2:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80085d6:	9206      	str	r2, [sp, #24]
 80085d8:	1c5a      	adds	r2, r3, #1
 80085da:	d13f      	bne.n	800865c <_printf_float+0x17c>
 80085dc:	2306      	movs	r3, #6
 80085de:	6063      	str	r3, [r4, #4]
 80085e0:	9b05      	ldr	r3, [sp, #20]
 80085e2:	6861      	ldr	r1, [r4, #4]
 80085e4:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80085e8:	2300      	movs	r3, #0
 80085ea:	9303      	str	r3, [sp, #12]
 80085ec:	ab0a      	add	r3, sp, #40	; 0x28
 80085ee:	e9cd b301 	strd	fp, r3, [sp, #4]
 80085f2:	ab09      	add	r3, sp, #36	; 0x24
 80085f4:	ec49 8b10 	vmov	d0, r8, r9
 80085f8:	9300      	str	r3, [sp, #0]
 80085fa:	6022      	str	r2, [r4, #0]
 80085fc:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8008600:	4628      	mov	r0, r5
 8008602:	f7ff fecd 	bl	80083a0 <__cvt>
 8008606:	9b06      	ldr	r3, [sp, #24]
 8008608:	9909      	ldr	r1, [sp, #36]	; 0x24
 800860a:	2b47      	cmp	r3, #71	; 0x47
 800860c:	4680      	mov	r8, r0
 800860e:	d108      	bne.n	8008622 <_printf_float+0x142>
 8008610:	1cc8      	adds	r0, r1, #3
 8008612:	db02      	blt.n	800861a <_printf_float+0x13a>
 8008614:	6863      	ldr	r3, [r4, #4]
 8008616:	4299      	cmp	r1, r3
 8008618:	dd41      	ble.n	800869e <_printf_float+0x1be>
 800861a:	f1ab 0b02 	sub.w	fp, fp, #2
 800861e:	fa5f fb8b 	uxtb.w	fp, fp
 8008622:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008626:	d820      	bhi.n	800866a <_printf_float+0x18a>
 8008628:	3901      	subs	r1, #1
 800862a:	465a      	mov	r2, fp
 800862c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8008630:	9109      	str	r1, [sp, #36]	; 0x24
 8008632:	f7ff ff17 	bl	8008464 <__exponent>
 8008636:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008638:	1813      	adds	r3, r2, r0
 800863a:	2a01      	cmp	r2, #1
 800863c:	4681      	mov	r9, r0
 800863e:	6123      	str	r3, [r4, #16]
 8008640:	dc02      	bgt.n	8008648 <_printf_float+0x168>
 8008642:	6822      	ldr	r2, [r4, #0]
 8008644:	07d2      	lsls	r2, r2, #31
 8008646:	d501      	bpl.n	800864c <_printf_float+0x16c>
 8008648:	3301      	adds	r3, #1
 800864a:	6123      	str	r3, [r4, #16]
 800864c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8008650:	2b00      	cmp	r3, #0
 8008652:	d09c      	beq.n	800858e <_printf_float+0xae>
 8008654:	232d      	movs	r3, #45	; 0x2d
 8008656:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800865a:	e798      	b.n	800858e <_printf_float+0xae>
 800865c:	9a06      	ldr	r2, [sp, #24]
 800865e:	2a47      	cmp	r2, #71	; 0x47
 8008660:	d1be      	bne.n	80085e0 <_printf_float+0x100>
 8008662:	2b00      	cmp	r3, #0
 8008664:	d1bc      	bne.n	80085e0 <_printf_float+0x100>
 8008666:	2301      	movs	r3, #1
 8008668:	e7b9      	b.n	80085de <_printf_float+0xfe>
 800866a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800866e:	d118      	bne.n	80086a2 <_printf_float+0x1c2>
 8008670:	2900      	cmp	r1, #0
 8008672:	6863      	ldr	r3, [r4, #4]
 8008674:	dd0b      	ble.n	800868e <_printf_float+0x1ae>
 8008676:	6121      	str	r1, [r4, #16]
 8008678:	b913      	cbnz	r3, 8008680 <_printf_float+0x1a0>
 800867a:	6822      	ldr	r2, [r4, #0]
 800867c:	07d0      	lsls	r0, r2, #31
 800867e:	d502      	bpl.n	8008686 <_printf_float+0x1a6>
 8008680:	3301      	adds	r3, #1
 8008682:	440b      	add	r3, r1
 8008684:	6123      	str	r3, [r4, #16]
 8008686:	65a1      	str	r1, [r4, #88]	; 0x58
 8008688:	f04f 0900 	mov.w	r9, #0
 800868c:	e7de      	b.n	800864c <_printf_float+0x16c>
 800868e:	b913      	cbnz	r3, 8008696 <_printf_float+0x1b6>
 8008690:	6822      	ldr	r2, [r4, #0]
 8008692:	07d2      	lsls	r2, r2, #31
 8008694:	d501      	bpl.n	800869a <_printf_float+0x1ba>
 8008696:	3302      	adds	r3, #2
 8008698:	e7f4      	b.n	8008684 <_printf_float+0x1a4>
 800869a:	2301      	movs	r3, #1
 800869c:	e7f2      	b.n	8008684 <_printf_float+0x1a4>
 800869e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80086a2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80086a4:	4299      	cmp	r1, r3
 80086a6:	db05      	blt.n	80086b4 <_printf_float+0x1d4>
 80086a8:	6823      	ldr	r3, [r4, #0]
 80086aa:	6121      	str	r1, [r4, #16]
 80086ac:	07d8      	lsls	r0, r3, #31
 80086ae:	d5ea      	bpl.n	8008686 <_printf_float+0x1a6>
 80086b0:	1c4b      	adds	r3, r1, #1
 80086b2:	e7e7      	b.n	8008684 <_printf_float+0x1a4>
 80086b4:	2900      	cmp	r1, #0
 80086b6:	bfd4      	ite	le
 80086b8:	f1c1 0202 	rsble	r2, r1, #2
 80086bc:	2201      	movgt	r2, #1
 80086be:	4413      	add	r3, r2
 80086c0:	e7e0      	b.n	8008684 <_printf_float+0x1a4>
 80086c2:	6823      	ldr	r3, [r4, #0]
 80086c4:	055a      	lsls	r2, r3, #21
 80086c6:	d407      	bmi.n	80086d8 <_printf_float+0x1f8>
 80086c8:	6923      	ldr	r3, [r4, #16]
 80086ca:	4642      	mov	r2, r8
 80086cc:	4631      	mov	r1, r6
 80086ce:	4628      	mov	r0, r5
 80086d0:	47b8      	blx	r7
 80086d2:	3001      	adds	r0, #1
 80086d4:	d12c      	bne.n	8008730 <_printf_float+0x250>
 80086d6:	e764      	b.n	80085a2 <_printf_float+0xc2>
 80086d8:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80086dc:	f240 80e0 	bls.w	80088a0 <_printf_float+0x3c0>
 80086e0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80086e4:	2200      	movs	r2, #0
 80086e6:	2300      	movs	r3, #0
 80086e8:	f7f8 fa0e 	bl	8000b08 <__aeabi_dcmpeq>
 80086ec:	2800      	cmp	r0, #0
 80086ee:	d034      	beq.n	800875a <_printf_float+0x27a>
 80086f0:	4a37      	ldr	r2, [pc, #220]	; (80087d0 <_printf_float+0x2f0>)
 80086f2:	2301      	movs	r3, #1
 80086f4:	4631      	mov	r1, r6
 80086f6:	4628      	mov	r0, r5
 80086f8:	47b8      	blx	r7
 80086fa:	3001      	adds	r0, #1
 80086fc:	f43f af51 	beq.w	80085a2 <_printf_float+0xc2>
 8008700:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008704:	429a      	cmp	r2, r3
 8008706:	db02      	blt.n	800870e <_printf_float+0x22e>
 8008708:	6823      	ldr	r3, [r4, #0]
 800870a:	07d8      	lsls	r0, r3, #31
 800870c:	d510      	bpl.n	8008730 <_printf_float+0x250>
 800870e:	ee18 3a10 	vmov	r3, s16
 8008712:	4652      	mov	r2, sl
 8008714:	4631      	mov	r1, r6
 8008716:	4628      	mov	r0, r5
 8008718:	47b8      	blx	r7
 800871a:	3001      	adds	r0, #1
 800871c:	f43f af41 	beq.w	80085a2 <_printf_float+0xc2>
 8008720:	f04f 0800 	mov.w	r8, #0
 8008724:	f104 091a 	add.w	r9, r4, #26
 8008728:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800872a:	3b01      	subs	r3, #1
 800872c:	4543      	cmp	r3, r8
 800872e:	dc09      	bgt.n	8008744 <_printf_float+0x264>
 8008730:	6823      	ldr	r3, [r4, #0]
 8008732:	079b      	lsls	r3, r3, #30
 8008734:	f100 8105 	bmi.w	8008942 <_printf_float+0x462>
 8008738:	68e0      	ldr	r0, [r4, #12]
 800873a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800873c:	4298      	cmp	r0, r3
 800873e:	bfb8      	it	lt
 8008740:	4618      	movlt	r0, r3
 8008742:	e730      	b.n	80085a6 <_printf_float+0xc6>
 8008744:	2301      	movs	r3, #1
 8008746:	464a      	mov	r2, r9
 8008748:	4631      	mov	r1, r6
 800874a:	4628      	mov	r0, r5
 800874c:	47b8      	blx	r7
 800874e:	3001      	adds	r0, #1
 8008750:	f43f af27 	beq.w	80085a2 <_printf_float+0xc2>
 8008754:	f108 0801 	add.w	r8, r8, #1
 8008758:	e7e6      	b.n	8008728 <_printf_float+0x248>
 800875a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800875c:	2b00      	cmp	r3, #0
 800875e:	dc39      	bgt.n	80087d4 <_printf_float+0x2f4>
 8008760:	4a1b      	ldr	r2, [pc, #108]	; (80087d0 <_printf_float+0x2f0>)
 8008762:	2301      	movs	r3, #1
 8008764:	4631      	mov	r1, r6
 8008766:	4628      	mov	r0, r5
 8008768:	47b8      	blx	r7
 800876a:	3001      	adds	r0, #1
 800876c:	f43f af19 	beq.w	80085a2 <_printf_float+0xc2>
 8008770:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008774:	4313      	orrs	r3, r2
 8008776:	d102      	bne.n	800877e <_printf_float+0x29e>
 8008778:	6823      	ldr	r3, [r4, #0]
 800877a:	07d9      	lsls	r1, r3, #31
 800877c:	d5d8      	bpl.n	8008730 <_printf_float+0x250>
 800877e:	ee18 3a10 	vmov	r3, s16
 8008782:	4652      	mov	r2, sl
 8008784:	4631      	mov	r1, r6
 8008786:	4628      	mov	r0, r5
 8008788:	47b8      	blx	r7
 800878a:	3001      	adds	r0, #1
 800878c:	f43f af09 	beq.w	80085a2 <_printf_float+0xc2>
 8008790:	f04f 0900 	mov.w	r9, #0
 8008794:	f104 0a1a 	add.w	sl, r4, #26
 8008798:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800879a:	425b      	negs	r3, r3
 800879c:	454b      	cmp	r3, r9
 800879e:	dc01      	bgt.n	80087a4 <_printf_float+0x2c4>
 80087a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80087a2:	e792      	b.n	80086ca <_printf_float+0x1ea>
 80087a4:	2301      	movs	r3, #1
 80087a6:	4652      	mov	r2, sl
 80087a8:	4631      	mov	r1, r6
 80087aa:	4628      	mov	r0, r5
 80087ac:	47b8      	blx	r7
 80087ae:	3001      	adds	r0, #1
 80087b0:	f43f aef7 	beq.w	80085a2 <_printf_float+0xc2>
 80087b4:	f109 0901 	add.w	r9, r9, #1
 80087b8:	e7ee      	b.n	8008798 <_printf_float+0x2b8>
 80087ba:	bf00      	nop
 80087bc:	7fefffff 	.word	0x7fefffff
 80087c0:	0800b5bc 	.word	0x0800b5bc
 80087c4:	0800b5c0 	.word	0x0800b5c0
 80087c8:	0800b5c8 	.word	0x0800b5c8
 80087cc:	0800b5c4 	.word	0x0800b5c4
 80087d0:	0800b5cc 	.word	0x0800b5cc
 80087d4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80087d6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80087d8:	429a      	cmp	r2, r3
 80087da:	bfa8      	it	ge
 80087dc:	461a      	movge	r2, r3
 80087de:	2a00      	cmp	r2, #0
 80087e0:	4691      	mov	r9, r2
 80087e2:	dc37      	bgt.n	8008854 <_printf_float+0x374>
 80087e4:	f04f 0b00 	mov.w	fp, #0
 80087e8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80087ec:	f104 021a 	add.w	r2, r4, #26
 80087f0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80087f2:	9305      	str	r3, [sp, #20]
 80087f4:	eba3 0309 	sub.w	r3, r3, r9
 80087f8:	455b      	cmp	r3, fp
 80087fa:	dc33      	bgt.n	8008864 <_printf_float+0x384>
 80087fc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008800:	429a      	cmp	r2, r3
 8008802:	db3b      	blt.n	800887c <_printf_float+0x39c>
 8008804:	6823      	ldr	r3, [r4, #0]
 8008806:	07da      	lsls	r2, r3, #31
 8008808:	d438      	bmi.n	800887c <_printf_float+0x39c>
 800880a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800880c:	9a05      	ldr	r2, [sp, #20]
 800880e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008810:	1a9a      	subs	r2, r3, r2
 8008812:	eba3 0901 	sub.w	r9, r3, r1
 8008816:	4591      	cmp	r9, r2
 8008818:	bfa8      	it	ge
 800881a:	4691      	movge	r9, r2
 800881c:	f1b9 0f00 	cmp.w	r9, #0
 8008820:	dc35      	bgt.n	800888e <_printf_float+0x3ae>
 8008822:	f04f 0800 	mov.w	r8, #0
 8008826:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800882a:	f104 0a1a 	add.w	sl, r4, #26
 800882e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008832:	1a9b      	subs	r3, r3, r2
 8008834:	eba3 0309 	sub.w	r3, r3, r9
 8008838:	4543      	cmp	r3, r8
 800883a:	f77f af79 	ble.w	8008730 <_printf_float+0x250>
 800883e:	2301      	movs	r3, #1
 8008840:	4652      	mov	r2, sl
 8008842:	4631      	mov	r1, r6
 8008844:	4628      	mov	r0, r5
 8008846:	47b8      	blx	r7
 8008848:	3001      	adds	r0, #1
 800884a:	f43f aeaa 	beq.w	80085a2 <_printf_float+0xc2>
 800884e:	f108 0801 	add.w	r8, r8, #1
 8008852:	e7ec      	b.n	800882e <_printf_float+0x34e>
 8008854:	4613      	mov	r3, r2
 8008856:	4631      	mov	r1, r6
 8008858:	4642      	mov	r2, r8
 800885a:	4628      	mov	r0, r5
 800885c:	47b8      	blx	r7
 800885e:	3001      	adds	r0, #1
 8008860:	d1c0      	bne.n	80087e4 <_printf_float+0x304>
 8008862:	e69e      	b.n	80085a2 <_printf_float+0xc2>
 8008864:	2301      	movs	r3, #1
 8008866:	4631      	mov	r1, r6
 8008868:	4628      	mov	r0, r5
 800886a:	9205      	str	r2, [sp, #20]
 800886c:	47b8      	blx	r7
 800886e:	3001      	adds	r0, #1
 8008870:	f43f ae97 	beq.w	80085a2 <_printf_float+0xc2>
 8008874:	9a05      	ldr	r2, [sp, #20]
 8008876:	f10b 0b01 	add.w	fp, fp, #1
 800887a:	e7b9      	b.n	80087f0 <_printf_float+0x310>
 800887c:	ee18 3a10 	vmov	r3, s16
 8008880:	4652      	mov	r2, sl
 8008882:	4631      	mov	r1, r6
 8008884:	4628      	mov	r0, r5
 8008886:	47b8      	blx	r7
 8008888:	3001      	adds	r0, #1
 800888a:	d1be      	bne.n	800880a <_printf_float+0x32a>
 800888c:	e689      	b.n	80085a2 <_printf_float+0xc2>
 800888e:	9a05      	ldr	r2, [sp, #20]
 8008890:	464b      	mov	r3, r9
 8008892:	4442      	add	r2, r8
 8008894:	4631      	mov	r1, r6
 8008896:	4628      	mov	r0, r5
 8008898:	47b8      	blx	r7
 800889a:	3001      	adds	r0, #1
 800889c:	d1c1      	bne.n	8008822 <_printf_float+0x342>
 800889e:	e680      	b.n	80085a2 <_printf_float+0xc2>
 80088a0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80088a2:	2a01      	cmp	r2, #1
 80088a4:	dc01      	bgt.n	80088aa <_printf_float+0x3ca>
 80088a6:	07db      	lsls	r3, r3, #31
 80088a8:	d538      	bpl.n	800891c <_printf_float+0x43c>
 80088aa:	2301      	movs	r3, #1
 80088ac:	4642      	mov	r2, r8
 80088ae:	4631      	mov	r1, r6
 80088b0:	4628      	mov	r0, r5
 80088b2:	47b8      	blx	r7
 80088b4:	3001      	adds	r0, #1
 80088b6:	f43f ae74 	beq.w	80085a2 <_printf_float+0xc2>
 80088ba:	ee18 3a10 	vmov	r3, s16
 80088be:	4652      	mov	r2, sl
 80088c0:	4631      	mov	r1, r6
 80088c2:	4628      	mov	r0, r5
 80088c4:	47b8      	blx	r7
 80088c6:	3001      	adds	r0, #1
 80088c8:	f43f ae6b 	beq.w	80085a2 <_printf_float+0xc2>
 80088cc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80088d0:	2200      	movs	r2, #0
 80088d2:	2300      	movs	r3, #0
 80088d4:	f7f8 f918 	bl	8000b08 <__aeabi_dcmpeq>
 80088d8:	b9d8      	cbnz	r0, 8008912 <_printf_float+0x432>
 80088da:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80088dc:	f108 0201 	add.w	r2, r8, #1
 80088e0:	3b01      	subs	r3, #1
 80088e2:	4631      	mov	r1, r6
 80088e4:	4628      	mov	r0, r5
 80088e6:	47b8      	blx	r7
 80088e8:	3001      	adds	r0, #1
 80088ea:	d10e      	bne.n	800890a <_printf_float+0x42a>
 80088ec:	e659      	b.n	80085a2 <_printf_float+0xc2>
 80088ee:	2301      	movs	r3, #1
 80088f0:	4652      	mov	r2, sl
 80088f2:	4631      	mov	r1, r6
 80088f4:	4628      	mov	r0, r5
 80088f6:	47b8      	blx	r7
 80088f8:	3001      	adds	r0, #1
 80088fa:	f43f ae52 	beq.w	80085a2 <_printf_float+0xc2>
 80088fe:	f108 0801 	add.w	r8, r8, #1
 8008902:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008904:	3b01      	subs	r3, #1
 8008906:	4543      	cmp	r3, r8
 8008908:	dcf1      	bgt.n	80088ee <_printf_float+0x40e>
 800890a:	464b      	mov	r3, r9
 800890c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8008910:	e6dc      	b.n	80086cc <_printf_float+0x1ec>
 8008912:	f04f 0800 	mov.w	r8, #0
 8008916:	f104 0a1a 	add.w	sl, r4, #26
 800891a:	e7f2      	b.n	8008902 <_printf_float+0x422>
 800891c:	2301      	movs	r3, #1
 800891e:	4642      	mov	r2, r8
 8008920:	e7df      	b.n	80088e2 <_printf_float+0x402>
 8008922:	2301      	movs	r3, #1
 8008924:	464a      	mov	r2, r9
 8008926:	4631      	mov	r1, r6
 8008928:	4628      	mov	r0, r5
 800892a:	47b8      	blx	r7
 800892c:	3001      	adds	r0, #1
 800892e:	f43f ae38 	beq.w	80085a2 <_printf_float+0xc2>
 8008932:	f108 0801 	add.w	r8, r8, #1
 8008936:	68e3      	ldr	r3, [r4, #12]
 8008938:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800893a:	1a5b      	subs	r3, r3, r1
 800893c:	4543      	cmp	r3, r8
 800893e:	dcf0      	bgt.n	8008922 <_printf_float+0x442>
 8008940:	e6fa      	b.n	8008738 <_printf_float+0x258>
 8008942:	f04f 0800 	mov.w	r8, #0
 8008946:	f104 0919 	add.w	r9, r4, #25
 800894a:	e7f4      	b.n	8008936 <_printf_float+0x456>

0800894c <_printf_common>:
 800894c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008950:	4616      	mov	r6, r2
 8008952:	4699      	mov	r9, r3
 8008954:	688a      	ldr	r2, [r1, #8]
 8008956:	690b      	ldr	r3, [r1, #16]
 8008958:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800895c:	4293      	cmp	r3, r2
 800895e:	bfb8      	it	lt
 8008960:	4613      	movlt	r3, r2
 8008962:	6033      	str	r3, [r6, #0]
 8008964:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008968:	4607      	mov	r7, r0
 800896a:	460c      	mov	r4, r1
 800896c:	b10a      	cbz	r2, 8008972 <_printf_common+0x26>
 800896e:	3301      	adds	r3, #1
 8008970:	6033      	str	r3, [r6, #0]
 8008972:	6823      	ldr	r3, [r4, #0]
 8008974:	0699      	lsls	r1, r3, #26
 8008976:	bf42      	ittt	mi
 8008978:	6833      	ldrmi	r3, [r6, #0]
 800897a:	3302      	addmi	r3, #2
 800897c:	6033      	strmi	r3, [r6, #0]
 800897e:	6825      	ldr	r5, [r4, #0]
 8008980:	f015 0506 	ands.w	r5, r5, #6
 8008984:	d106      	bne.n	8008994 <_printf_common+0x48>
 8008986:	f104 0a19 	add.w	sl, r4, #25
 800898a:	68e3      	ldr	r3, [r4, #12]
 800898c:	6832      	ldr	r2, [r6, #0]
 800898e:	1a9b      	subs	r3, r3, r2
 8008990:	42ab      	cmp	r3, r5
 8008992:	dc26      	bgt.n	80089e2 <_printf_common+0x96>
 8008994:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008998:	1e13      	subs	r3, r2, #0
 800899a:	6822      	ldr	r2, [r4, #0]
 800899c:	bf18      	it	ne
 800899e:	2301      	movne	r3, #1
 80089a0:	0692      	lsls	r2, r2, #26
 80089a2:	d42b      	bmi.n	80089fc <_printf_common+0xb0>
 80089a4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80089a8:	4649      	mov	r1, r9
 80089aa:	4638      	mov	r0, r7
 80089ac:	47c0      	blx	r8
 80089ae:	3001      	adds	r0, #1
 80089b0:	d01e      	beq.n	80089f0 <_printf_common+0xa4>
 80089b2:	6823      	ldr	r3, [r4, #0]
 80089b4:	68e5      	ldr	r5, [r4, #12]
 80089b6:	6832      	ldr	r2, [r6, #0]
 80089b8:	f003 0306 	and.w	r3, r3, #6
 80089bc:	2b04      	cmp	r3, #4
 80089be:	bf08      	it	eq
 80089c0:	1aad      	subeq	r5, r5, r2
 80089c2:	68a3      	ldr	r3, [r4, #8]
 80089c4:	6922      	ldr	r2, [r4, #16]
 80089c6:	bf0c      	ite	eq
 80089c8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80089cc:	2500      	movne	r5, #0
 80089ce:	4293      	cmp	r3, r2
 80089d0:	bfc4      	itt	gt
 80089d2:	1a9b      	subgt	r3, r3, r2
 80089d4:	18ed      	addgt	r5, r5, r3
 80089d6:	2600      	movs	r6, #0
 80089d8:	341a      	adds	r4, #26
 80089da:	42b5      	cmp	r5, r6
 80089dc:	d11a      	bne.n	8008a14 <_printf_common+0xc8>
 80089de:	2000      	movs	r0, #0
 80089e0:	e008      	b.n	80089f4 <_printf_common+0xa8>
 80089e2:	2301      	movs	r3, #1
 80089e4:	4652      	mov	r2, sl
 80089e6:	4649      	mov	r1, r9
 80089e8:	4638      	mov	r0, r7
 80089ea:	47c0      	blx	r8
 80089ec:	3001      	adds	r0, #1
 80089ee:	d103      	bne.n	80089f8 <_printf_common+0xac>
 80089f0:	f04f 30ff 	mov.w	r0, #4294967295
 80089f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80089f8:	3501      	adds	r5, #1
 80089fa:	e7c6      	b.n	800898a <_printf_common+0x3e>
 80089fc:	18e1      	adds	r1, r4, r3
 80089fe:	1c5a      	adds	r2, r3, #1
 8008a00:	2030      	movs	r0, #48	; 0x30
 8008a02:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008a06:	4422      	add	r2, r4
 8008a08:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008a0c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008a10:	3302      	adds	r3, #2
 8008a12:	e7c7      	b.n	80089a4 <_printf_common+0x58>
 8008a14:	2301      	movs	r3, #1
 8008a16:	4622      	mov	r2, r4
 8008a18:	4649      	mov	r1, r9
 8008a1a:	4638      	mov	r0, r7
 8008a1c:	47c0      	blx	r8
 8008a1e:	3001      	adds	r0, #1
 8008a20:	d0e6      	beq.n	80089f0 <_printf_common+0xa4>
 8008a22:	3601      	adds	r6, #1
 8008a24:	e7d9      	b.n	80089da <_printf_common+0x8e>
	...

08008a28 <_printf_i>:
 8008a28:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008a2c:	7e0f      	ldrb	r7, [r1, #24]
 8008a2e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008a30:	2f78      	cmp	r7, #120	; 0x78
 8008a32:	4691      	mov	r9, r2
 8008a34:	4680      	mov	r8, r0
 8008a36:	460c      	mov	r4, r1
 8008a38:	469a      	mov	sl, r3
 8008a3a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8008a3e:	d807      	bhi.n	8008a50 <_printf_i+0x28>
 8008a40:	2f62      	cmp	r7, #98	; 0x62
 8008a42:	d80a      	bhi.n	8008a5a <_printf_i+0x32>
 8008a44:	2f00      	cmp	r7, #0
 8008a46:	f000 80d8 	beq.w	8008bfa <_printf_i+0x1d2>
 8008a4a:	2f58      	cmp	r7, #88	; 0x58
 8008a4c:	f000 80a3 	beq.w	8008b96 <_printf_i+0x16e>
 8008a50:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008a54:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008a58:	e03a      	b.n	8008ad0 <_printf_i+0xa8>
 8008a5a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008a5e:	2b15      	cmp	r3, #21
 8008a60:	d8f6      	bhi.n	8008a50 <_printf_i+0x28>
 8008a62:	a101      	add	r1, pc, #4	; (adr r1, 8008a68 <_printf_i+0x40>)
 8008a64:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008a68:	08008ac1 	.word	0x08008ac1
 8008a6c:	08008ad5 	.word	0x08008ad5
 8008a70:	08008a51 	.word	0x08008a51
 8008a74:	08008a51 	.word	0x08008a51
 8008a78:	08008a51 	.word	0x08008a51
 8008a7c:	08008a51 	.word	0x08008a51
 8008a80:	08008ad5 	.word	0x08008ad5
 8008a84:	08008a51 	.word	0x08008a51
 8008a88:	08008a51 	.word	0x08008a51
 8008a8c:	08008a51 	.word	0x08008a51
 8008a90:	08008a51 	.word	0x08008a51
 8008a94:	08008be1 	.word	0x08008be1
 8008a98:	08008b05 	.word	0x08008b05
 8008a9c:	08008bc3 	.word	0x08008bc3
 8008aa0:	08008a51 	.word	0x08008a51
 8008aa4:	08008a51 	.word	0x08008a51
 8008aa8:	08008c03 	.word	0x08008c03
 8008aac:	08008a51 	.word	0x08008a51
 8008ab0:	08008b05 	.word	0x08008b05
 8008ab4:	08008a51 	.word	0x08008a51
 8008ab8:	08008a51 	.word	0x08008a51
 8008abc:	08008bcb 	.word	0x08008bcb
 8008ac0:	682b      	ldr	r3, [r5, #0]
 8008ac2:	1d1a      	adds	r2, r3, #4
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	602a      	str	r2, [r5, #0]
 8008ac8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008acc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008ad0:	2301      	movs	r3, #1
 8008ad2:	e0a3      	b.n	8008c1c <_printf_i+0x1f4>
 8008ad4:	6820      	ldr	r0, [r4, #0]
 8008ad6:	6829      	ldr	r1, [r5, #0]
 8008ad8:	0606      	lsls	r6, r0, #24
 8008ada:	f101 0304 	add.w	r3, r1, #4
 8008ade:	d50a      	bpl.n	8008af6 <_printf_i+0xce>
 8008ae0:	680e      	ldr	r6, [r1, #0]
 8008ae2:	602b      	str	r3, [r5, #0]
 8008ae4:	2e00      	cmp	r6, #0
 8008ae6:	da03      	bge.n	8008af0 <_printf_i+0xc8>
 8008ae8:	232d      	movs	r3, #45	; 0x2d
 8008aea:	4276      	negs	r6, r6
 8008aec:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008af0:	485e      	ldr	r0, [pc, #376]	; (8008c6c <_printf_i+0x244>)
 8008af2:	230a      	movs	r3, #10
 8008af4:	e019      	b.n	8008b2a <_printf_i+0x102>
 8008af6:	680e      	ldr	r6, [r1, #0]
 8008af8:	602b      	str	r3, [r5, #0]
 8008afa:	f010 0f40 	tst.w	r0, #64	; 0x40
 8008afe:	bf18      	it	ne
 8008b00:	b236      	sxthne	r6, r6
 8008b02:	e7ef      	b.n	8008ae4 <_printf_i+0xbc>
 8008b04:	682b      	ldr	r3, [r5, #0]
 8008b06:	6820      	ldr	r0, [r4, #0]
 8008b08:	1d19      	adds	r1, r3, #4
 8008b0a:	6029      	str	r1, [r5, #0]
 8008b0c:	0601      	lsls	r1, r0, #24
 8008b0e:	d501      	bpl.n	8008b14 <_printf_i+0xec>
 8008b10:	681e      	ldr	r6, [r3, #0]
 8008b12:	e002      	b.n	8008b1a <_printf_i+0xf2>
 8008b14:	0646      	lsls	r6, r0, #25
 8008b16:	d5fb      	bpl.n	8008b10 <_printf_i+0xe8>
 8008b18:	881e      	ldrh	r6, [r3, #0]
 8008b1a:	4854      	ldr	r0, [pc, #336]	; (8008c6c <_printf_i+0x244>)
 8008b1c:	2f6f      	cmp	r7, #111	; 0x6f
 8008b1e:	bf0c      	ite	eq
 8008b20:	2308      	moveq	r3, #8
 8008b22:	230a      	movne	r3, #10
 8008b24:	2100      	movs	r1, #0
 8008b26:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008b2a:	6865      	ldr	r5, [r4, #4]
 8008b2c:	60a5      	str	r5, [r4, #8]
 8008b2e:	2d00      	cmp	r5, #0
 8008b30:	bfa2      	ittt	ge
 8008b32:	6821      	ldrge	r1, [r4, #0]
 8008b34:	f021 0104 	bicge.w	r1, r1, #4
 8008b38:	6021      	strge	r1, [r4, #0]
 8008b3a:	b90e      	cbnz	r6, 8008b40 <_printf_i+0x118>
 8008b3c:	2d00      	cmp	r5, #0
 8008b3e:	d04d      	beq.n	8008bdc <_printf_i+0x1b4>
 8008b40:	4615      	mov	r5, r2
 8008b42:	fbb6 f1f3 	udiv	r1, r6, r3
 8008b46:	fb03 6711 	mls	r7, r3, r1, r6
 8008b4a:	5dc7      	ldrb	r7, [r0, r7]
 8008b4c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008b50:	4637      	mov	r7, r6
 8008b52:	42bb      	cmp	r3, r7
 8008b54:	460e      	mov	r6, r1
 8008b56:	d9f4      	bls.n	8008b42 <_printf_i+0x11a>
 8008b58:	2b08      	cmp	r3, #8
 8008b5a:	d10b      	bne.n	8008b74 <_printf_i+0x14c>
 8008b5c:	6823      	ldr	r3, [r4, #0]
 8008b5e:	07de      	lsls	r6, r3, #31
 8008b60:	d508      	bpl.n	8008b74 <_printf_i+0x14c>
 8008b62:	6923      	ldr	r3, [r4, #16]
 8008b64:	6861      	ldr	r1, [r4, #4]
 8008b66:	4299      	cmp	r1, r3
 8008b68:	bfde      	ittt	le
 8008b6a:	2330      	movle	r3, #48	; 0x30
 8008b6c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008b70:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008b74:	1b52      	subs	r2, r2, r5
 8008b76:	6122      	str	r2, [r4, #16]
 8008b78:	f8cd a000 	str.w	sl, [sp]
 8008b7c:	464b      	mov	r3, r9
 8008b7e:	aa03      	add	r2, sp, #12
 8008b80:	4621      	mov	r1, r4
 8008b82:	4640      	mov	r0, r8
 8008b84:	f7ff fee2 	bl	800894c <_printf_common>
 8008b88:	3001      	adds	r0, #1
 8008b8a:	d14c      	bne.n	8008c26 <_printf_i+0x1fe>
 8008b8c:	f04f 30ff 	mov.w	r0, #4294967295
 8008b90:	b004      	add	sp, #16
 8008b92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008b96:	4835      	ldr	r0, [pc, #212]	; (8008c6c <_printf_i+0x244>)
 8008b98:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8008b9c:	6829      	ldr	r1, [r5, #0]
 8008b9e:	6823      	ldr	r3, [r4, #0]
 8008ba0:	f851 6b04 	ldr.w	r6, [r1], #4
 8008ba4:	6029      	str	r1, [r5, #0]
 8008ba6:	061d      	lsls	r5, r3, #24
 8008ba8:	d514      	bpl.n	8008bd4 <_printf_i+0x1ac>
 8008baa:	07df      	lsls	r7, r3, #31
 8008bac:	bf44      	itt	mi
 8008bae:	f043 0320 	orrmi.w	r3, r3, #32
 8008bb2:	6023      	strmi	r3, [r4, #0]
 8008bb4:	b91e      	cbnz	r6, 8008bbe <_printf_i+0x196>
 8008bb6:	6823      	ldr	r3, [r4, #0]
 8008bb8:	f023 0320 	bic.w	r3, r3, #32
 8008bbc:	6023      	str	r3, [r4, #0]
 8008bbe:	2310      	movs	r3, #16
 8008bc0:	e7b0      	b.n	8008b24 <_printf_i+0xfc>
 8008bc2:	6823      	ldr	r3, [r4, #0]
 8008bc4:	f043 0320 	orr.w	r3, r3, #32
 8008bc8:	6023      	str	r3, [r4, #0]
 8008bca:	2378      	movs	r3, #120	; 0x78
 8008bcc:	4828      	ldr	r0, [pc, #160]	; (8008c70 <_printf_i+0x248>)
 8008bce:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008bd2:	e7e3      	b.n	8008b9c <_printf_i+0x174>
 8008bd4:	0659      	lsls	r1, r3, #25
 8008bd6:	bf48      	it	mi
 8008bd8:	b2b6      	uxthmi	r6, r6
 8008bda:	e7e6      	b.n	8008baa <_printf_i+0x182>
 8008bdc:	4615      	mov	r5, r2
 8008bde:	e7bb      	b.n	8008b58 <_printf_i+0x130>
 8008be0:	682b      	ldr	r3, [r5, #0]
 8008be2:	6826      	ldr	r6, [r4, #0]
 8008be4:	6961      	ldr	r1, [r4, #20]
 8008be6:	1d18      	adds	r0, r3, #4
 8008be8:	6028      	str	r0, [r5, #0]
 8008bea:	0635      	lsls	r5, r6, #24
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	d501      	bpl.n	8008bf4 <_printf_i+0x1cc>
 8008bf0:	6019      	str	r1, [r3, #0]
 8008bf2:	e002      	b.n	8008bfa <_printf_i+0x1d2>
 8008bf4:	0670      	lsls	r0, r6, #25
 8008bf6:	d5fb      	bpl.n	8008bf0 <_printf_i+0x1c8>
 8008bf8:	8019      	strh	r1, [r3, #0]
 8008bfa:	2300      	movs	r3, #0
 8008bfc:	6123      	str	r3, [r4, #16]
 8008bfe:	4615      	mov	r5, r2
 8008c00:	e7ba      	b.n	8008b78 <_printf_i+0x150>
 8008c02:	682b      	ldr	r3, [r5, #0]
 8008c04:	1d1a      	adds	r2, r3, #4
 8008c06:	602a      	str	r2, [r5, #0]
 8008c08:	681d      	ldr	r5, [r3, #0]
 8008c0a:	6862      	ldr	r2, [r4, #4]
 8008c0c:	2100      	movs	r1, #0
 8008c0e:	4628      	mov	r0, r5
 8008c10:	f7f7 fb06 	bl	8000220 <memchr>
 8008c14:	b108      	cbz	r0, 8008c1a <_printf_i+0x1f2>
 8008c16:	1b40      	subs	r0, r0, r5
 8008c18:	6060      	str	r0, [r4, #4]
 8008c1a:	6863      	ldr	r3, [r4, #4]
 8008c1c:	6123      	str	r3, [r4, #16]
 8008c1e:	2300      	movs	r3, #0
 8008c20:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008c24:	e7a8      	b.n	8008b78 <_printf_i+0x150>
 8008c26:	6923      	ldr	r3, [r4, #16]
 8008c28:	462a      	mov	r2, r5
 8008c2a:	4649      	mov	r1, r9
 8008c2c:	4640      	mov	r0, r8
 8008c2e:	47d0      	blx	sl
 8008c30:	3001      	adds	r0, #1
 8008c32:	d0ab      	beq.n	8008b8c <_printf_i+0x164>
 8008c34:	6823      	ldr	r3, [r4, #0]
 8008c36:	079b      	lsls	r3, r3, #30
 8008c38:	d413      	bmi.n	8008c62 <_printf_i+0x23a>
 8008c3a:	68e0      	ldr	r0, [r4, #12]
 8008c3c:	9b03      	ldr	r3, [sp, #12]
 8008c3e:	4298      	cmp	r0, r3
 8008c40:	bfb8      	it	lt
 8008c42:	4618      	movlt	r0, r3
 8008c44:	e7a4      	b.n	8008b90 <_printf_i+0x168>
 8008c46:	2301      	movs	r3, #1
 8008c48:	4632      	mov	r2, r6
 8008c4a:	4649      	mov	r1, r9
 8008c4c:	4640      	mov	r0, r8
 8008c4e:	47d0      	blx	sl
 8008c50:	3001      	adds	r0, #1
 8008c52:	d09b      	beq.n	8008b8c <_printf_i+0x164>
 8008c54:	3501      	adds	r5, #1
 8008c56:	68e3      	ldr	r3, [r4, #12]
 8008c58:	9903      	ldr	r1, [sp, #12]
 8008c5a:	1a5b      	subs	r3, r3, r1
 8008c5c:	42ab      	cmp	r3, r5
 8008c5e:	dcf2      	bgt.n	8008c46 <_printf_i+0x21e>
 8008c60:	e7eb      	b.n	8008c3a <_printf_i+0x212>
 8008c62:	2500      	movs	r5, #0
 8008c64:	f104 0619 	add.w	r6, r4, #25
 8008c68:	e7f5      	b.n	8008c56 <_printf_i+0x22e>
 8008c6a:	bf00      	nop
 8008c6c:	0800b5ce 	.word	0x0800b5ce
 8008c70:	0800b5df 	.word	0x0800b5df

08008c74 <iprintf>:
 8008c74:	b40f      	push	{r0, r1, r2, r3}
 8008c76:	4b0a      	ldr	r3, [pc, #40]	; (8008ca0 <iprintf+0x2c>)
 8008c78:	b513      	push	{r0, r1, r4, lr}
 8008c7a:	681c      	ldr	r4, [r3, #0]
 8008c7c:	b124      	cbz	r4, 8008c88 <iprintf+0x14>
 8008c7e:	69a3      	ldr	r3, [r4, #24]
 8008c80:	b913      	cbnz	r3, 8008c88 <iprintf+0x14>
 8008c82:	4620      	mov	r0, r4
 8008c84:	f7ff fa1c 	bl	80080c0 <__sinit>
 8008c88:	ab05      	add	r3, sp, #20
 8008c8a:	9a04      	ldr	r2, [sp, #16]
 8008c8c:	68a1      	ldr	r1, [r4, #8]
 8008c8e:	9301      	str	r3, [sp, #4]
 8008c90:	4620      	mov	r0, r4
 8008c92:	f001 fec1 	bl	800aa18 <_vfiprintf_r>
 8008c96:	b002      	add	sp, #8
 8008c98:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008c9c:	b004      	add	sp, #16
 8008c9e:	4770      	bx	lr
 8008ca0:	20000010 	.word	0x20000010

08008ca4 <_puts_r>:
 8008ca4:	b570      	push	{r4, r5, r6, lr}
 8008ca6:	460e      	mov	r6, r1
 8008ca8:	4605      	mov	r5, r0
 8008caa:	b118      	cbz	r0, 8008cb4 <_puts_r+0x10>
 8008cac:	6983      	ldr	r3, [r0, #24]
 8008cae:	b90b      	cbnz	r3, 8008cb4 <_puts_r+0x10>
 8008cb0:	f7ff fa06 	bl	80080c0 <__sinit>
 8008cb4:	69ab      	ldr	r3, [r5, #24]
 8008cb6:	68ac      	ldr	r4, [r5, #8]
 8008cb8:	b913      	cbnz	r3, 8008cc0 <_puts_r+0x1c>
 8008cba:	4628      	mov	r0, r5
 8008cbc:	f7ff fa00 	bl	80080c0 <__sinit>
 8008cc0:	4b2c      	ldr	r3, [pc, #176]	; (8008d74 <_puts_r+0xd0>)
 8008cc2:	429c      	cmp	r4, r3
 8008cc4:	d120      	bne.n	8008d08 <_puts_r+0x64>
 8008cc6:	686c      	ldr	r4, [r5, #4]
 8008cc8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008cca:	07db      	lsls	r3, r3, #31
 8008ccc:	d405      	bmi.n	8008cda <_puts_r+0x36>
 8008cce:	89a3      	ldrh	r3, [r4, #12]
 8008cd0:	0598      	lsls	r0, r3, #22
 8008cd2:	d402      	bmi.n	8008cda <_puts_r+0x36>
 8008cd4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008cd6:	f7ff fab6 	bl	8008246 <__retarget_lock_acquire_recursive>
 8008cda:	89a3      	ldrh	r3, [r4, #12]
 8008cdc:	0719      	lsls	r1, r3, #28
 8008cde:	d51d      	bpl.n	8008d1c <_puts_r+0x78>
 8008ce0:	6923      	ldr	r3, [r4, #16]
 8008ce2:	b1db      	cbz	r3, 8008d1c <_puts_r+0x78>
 8008ce4:	3e01      	subs	r6, #1
 8008ce6:	68a3      	ldr	r3, [r4, #8]
 8008ce8:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8008cec:	3b01      	subs	r3, #1
 8008cee:	60a3      	str	r3, [r4, #8]
 8008cf0:	bb39      	cbnz	r1, 8008d42 <_puts_r+0x9e>
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	da38      	bge.n	8008d68 <_puts_r+0xc4>
 8008cf6:	4622      	mov	r2, r4
 8008cf8:	210a      	movs	r1, #10
 8008cfa:	4628      	mov	r0, r5
 8008cfc:	f000 f9cc 	bl	8009098 <__swbuf_r>
 8008d00:	3001      	adds	r0, #1
 8008d02:	d011      	beq.n	8008d28 <_puts_r+0x84>
 8008d04:	250a      	movs	r5, #10
 8008d06:	e011      	b.n	8008d2c <_puts_r+0x88>
 8008d08:	4b1b      	ldr	r3, [pc, #108]	; (8008d78 <_puts_r+0xd4>)
 8008d0a:	429c      	cmp	r4, r3
 8008d0c:	d101      	bne.n	8008d12 <_puts_r+0x6e>
 8008d0e:	68ac      	ldr	r4, [r5, #8]
 8008d10:	e7da      	b.n	8008cc8 <_puts_r+0x24>
 8008d12:	4b1a      	ldr	r3, [pc, #104]	; (8008d7c <_puts_r+0xd8>)
 8008d14:	429c      	cmp	r4, r3
 8008d16:	bf08      	it	eq
 8008d18:	68ec      	ldreq	r4, [r5, #12]
 8008d1a:	e7d5      	b.n	8008cc8 <_puts_r+0x24>
 8008d1c:	4621      	mov	r1, r4
 8008d1e:	4628      	mov	r0, r5
 8008d20:	f000 fa1e 	bl	8009160 <__swsetup_r>
 8008d24:	2800      	cmp	r0, #0
 8008d26:	d0dd      	beq.n	8008ce4 <_puts_r+0x40>
 8008d28:	f04f 35ff 	mov.w	r5, #4294967295
 8008d2c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008d2e:	07da      	lsls	r2, r3, #31
 8008d30:	d405      	bmi.n	8008d3e <_puts_r+0x9a>
 8008d32:	89a3      	ldrh	r3, [r4, #12]
 8008d34:	059b      	lsls	r3, r3, #22
 8008d36:	d402      	bmi.n	8008d3e <_puts_r+0x9a>
 8008d38:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008d3a:	f7ff fa85 	bl	8008248 <__retarget_lock_release_recursive>
 8008d3e:	4628      	mov	r0, r5
 8008d40:	bd70      	pop	{r4, r5, r6, pc}
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	da04      	bge.n	8008d50 <_puts_r+0xac>
 8008d46:	69a2      	ldr	r2, [r4, #24]
 8008d48:	429a      	cmp	r2, r3
 8008d4a:	dc06      	bgt.n	8008d5a <_puts_r+0xb6>
 8008d4c:	290a      	cmp	r1, #10
 8008d4e:	d004      	beq.n	8008d5a <_puts_r+0xb6>
 8008d50:	6823      	ldr	r3, [r4, #0]
 8008d52:	1c5a      	adds	r2, r3, #1
 8008d54:	6022      	str	r2, [r4, #0]
 8008d56:	7019      	strb	r1, [r3, #0]
 8008d58:	e7c5      	b.n	8008ce6 <_puts_r+0x42>
 8008d5a:	4622      	mov	r2, r4
 8008d5c:	4628      	mov	r0, r5
 8008d5e:	f000 f99b 	bl	8009098 <__swbuf_r>
 8008d62:	3001      	adds	r0, #1
 8008d64:	d1bf      	bne.n	8008ce6 <_puts_r+0x42>
 8008d66:	e7df      	b.n	8008d28 <_puts_r+0x84>
 8008d68:	6823      	ldr	r3, [r4, #0]
 8008d6a:	250a      	movs	r5, #10
 8008d6c:	1c5a      	adds	r2, r3, #1
 8008d6e:	6022      	str	r2, [r4, #0]
 8008d70:	701d      	strb	r5, [r3, #0]
 8008d72:	e7db      	b.n	8008d2c <_puts_r+0x88>
 8008d74:	0800b578 	.word	0x0800b578
 8008d78:	0800b598 	.word	0x0800b598
 8008d7c:	0800b558 	.word	0x0800b558

08008d80 <puts>:
 8008d80:	4b02      	ldr	r3, [pc, #8]	; (8008d8c <puts+0xc>)
 8008d82:	4601      	mov	r1, r0
 8008d84:	6818      	ldr	r0, [r3, #0]
 8008d86:	f7ff bf8d 	b.w	8008ca4 <_puts_r>
 8008d8a:	bf00      	nop
 8008d8c:	20000010 	.word	0x20000010

08008d90 <cleanup_glue>:
 8008d90:	b538      	push	{r3, r4, r5, lr}
 8008d92:	460c      	mov	r4, r1
 8008d94:	6809      	ldr	r1, [r1, #0]
 8008d96:	4605      	mov	r5, r0
 8008d98:	b109      	cbz	r1, 8008d9e <cleanup_glue+0xe>
 8008d9a:	f7ff fff9 	bl	8008d90 <cleanup_glue>
 8008d9e:	4621      	mov	r1, r4
 8008da0:	4628      	mov	r0, r5
 8008da2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008da6:	f001 bdc1 	b.w	800a92c <_free_r>
	...

08008dac <_reclaim_reent>:
 8008dac:	4b2c      	ldr	r3, [pc, #176]	; (8008e60 <_reclaim_reent+0xb4>)
 8008dae:	681b      	ldr	r3, [r3, #0]
 8008db0:	4283      	cmp	r3, r0
 8008db2:	b570      	push	{r4, r5, r6, lr}
 8008db4:	4604      	mov	r4, r0
 8008db6:	d051      	beq.n	8008e5c <_reclaim_reent+0xb0>
 8008db8:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8008dba:	b143      	cbz	r3, 8008dce <_reclaim_reent+0x22>
 8008dbc:	68db      	ldr	r3, [r3, #12]
 8008dbe:	2b00      	cmp	r3, #0
 8008dc0:	d14a      	bne.n	8008e58 <_reclaim_reent+0xac>
 8008dc2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008dc4:	6819      	ldr	r1, [r3, #0]
 8008dc6:	b111      	cbz	r1, 8008dce <_reclaim_reent+0x22>
 8008dc8:	4620      	mov	r0, r4
 8008dca:	f001 fdaf 	bl	800a92c <_free_r>
 8008dce:	6961      	ldr	r1, [r4, #20]
 8008dd0:	b111      	cbz	r1, 8008dd8 <_reclaim_reent+0x2c>
 8008dd2:	4620      	mov	r0, r4
 8008dd4:	f001 fdaa 	bl	800a92c <_free_r>
 8008dd8:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8008dda:	b111      	cbz	r1, 8008de2 <_reclaim_reent+0x36>
 8008ddc:	4620      	mov	r0, r4
 8008dde:	f001 fda5 	bl	800a92c <_free_r>
 8008de2:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8008de4:	b111      	cbz	r1, 8008dec <_reclaim_reent+0x40>
 8008de6:	4620      	mov	r0, r4
 8008de8:	f001 fda0 	bl	800a92c <_free_r>
 8008dec:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8008dee:	b111      	cbz	r1, 8008df6 <_reclaim_reent+0x4a>
 8008df0:	4620      	mov	r0, r4
 8008df2:	f001 fd9b 	bl	800a92c <_free_r>
 8008df6:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8008df8:	b111      	cbz	r1, 8008e00 <_reclaim_reent+0x54>
 8008dfa:	4620      	mov	r0, r4
 8008dfc:	f001 fd96 	bl	800a92c <_free_r>
 8008e00:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8008e02:	b111      	cbz	r1, 8008e0a <_reclaim_reent+0x5e>
 8008e04:	4620      	mov	r0, r4
 8008e06:	f001 fd91 	bl	800a92c <_free_r>
 8008e0a:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8008e0c:	b111      	cbz	r1, 8008e14 <_reclaim_reent+0x68>
 8008e0e:	4620      	mov	r0, r4
 8008e10:	f001 fd8c 	bl	800a92c <_free_r>
 8008e14:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008e16:	b111      	cbz	r1, 8008e1e <_reclaim_reent+0x72>
 8008e18:	4620      	mov	r0, r4
 8008e1a:	f001 fd87 	bl	800a92c <_free_r>
 8008e1e:	69a3      	ldr	r3, [r4, #24]
 8008e20:	b1e3      	cbz	r3, 8008e5c <_reclaim_reent+0xb0>
 8008e22:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8008e24:	4620      	mov	r0, r4
 8008e26:	4798      	blx	r3
 8008e28:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8008e2a:	b1b9      	cbz	r1, 8008e5c <_reclaim_reent+0xb0>
 8008e2c:	4620      	mov	r0, r4
 8008e2e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8008e32:	f7ff bfad 	b.w	8008d90 <cleanup_glue>
 8008e36:	5949      	ldr	r1, [r1, r5]
 8008e38:	b941      	cbnz	r1, 8008e4c <_reclaim_reent+0xa0>
 8008e3a:	3504      	adds	r5, #4
 8008e3c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008e3e:	2d80      	cmp	r5, #128	; 0x80
 8008e40:	68d9      	ldr	r1, [r3, #12]
 8008e42:	d1f8      	bne.n	8008e36 <_reclaim_reent+0x8a>
 8008e44:	4620      	mov	r0, r4
 8008e46:	f001 fd71 	bl	800a92c <_free_r>
 8008e4a:	e7ba      	b.n	8008dc2 <_reclaim_reent+0x16>
 8008e4c:	680e      	ldr	r6, [r1, #0]
 8008e4e:	4620      	mov	r0, r4
 8008e50:	f001 fd6c 	bl	800a92c <_free_r>
 8008e54:	4631      	mov	r1, r6
 8008e56:	e7ef      	b.n	8008e38 <_reclaim_reent+0x8c>
 8008e58:	2500      	movs	r5, #0
 8008e5a:	e7ef      	b.n	8008e3c <_reclaim_reent+0x90>
 8008e5c:	bd70      	pop	{r4, r5, r6, pc}
 8008e5e:	bf00      	nop
 8008e60:	20000010 	.word	0x20000010

08008e64 <_sbrk_r>:
 8008e64:	b538      	push	{r3, r4, r5, lr}
 8008e66:	4d06      	ldr	r5, [pc, #24]	; (8008e80 <_sbrk_r+0x1c>)
 8008e68:	2300      	movs	r3, #0
 8008e6a:	4604      	mov	r4, r0
 8008e6c:	4608      	mov	r0, r1
 8008e6e:	602b      	str	r3, [r5, #0]
 8008e70:	f7f9 f8fa 	bl	8002068 <_sbrk>
 8008e74:	1c43      	adds	r3, r0, #1
 8008e76:	d102      	bne.n	8008e7e <_sbrk_r+0x1a>
 8008e78:	682b      	ldr	r3, [r5, #0]
 8008e7a:	b103      	cbz	r3, 8008e7e <_sbrk_r+0x1a>
 8008e7c:	6023      	str	r3, [r4, #0]
 8008e7e:	bd38      	pop	{r3, r4, r5, pc}
 8008e80:	200044d0 	.word	0x200044d0

08008e84 <setvbuf>:
 8008e84:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008e88:	461d      	mov	r5, r3
 8008e8a:	4b5d      	ldr	r3, [pc, #372]	; (8009000 <setvbuf+0x17c>)
 8008e8c:	681f      	ldr	r7, [r3, #0]
 8008e8e:	4604      	mov	r4, r0
 8008e90:	460e      	mov	r6, r1
 8008e92:	4690      	mov	r8, r2
 8008e94:	b127      	cbz	r7, 8008ea0 <setvbuf+0x1c>
 8008e96:	69bb      	ldr	r3, [r7, #24]
 8008e98:	b913      	cbnz	r3, 8008ea0 <setvbuf+0x1c>
 8008e9a:	4638      	mov	r0, r7
 8008e9c:	f7ff f910 	bl	80080c0 <__sinit>
 8008ea0:	4b58      	ldr	r3, [pc, #352]	; (8009004 <setvbuf+0x180>)
 8008ea2:	429c      	cmp	r4, r3
 8008ea4:	d167      	bne.n	8008f76 <setvbuf+0xf2>
 8008ea6:	687c      	ldr	r4, [r7, #4]
 8008ea8:	f1b8 0f02 	cmp.w	r8, #2
 8008eac:	d006      	beq.n	8008ebc <setvbuf+0x38>
 8008eae:	f1b8 0f01 	cmp.w	r8, #1
 8008eb2:	f200 809f 	bhi.w	8008ff4 <setvbuf+0x170>
 8008eb6:	2d00      	cmp	r5, #0
 8008eb8:	f2c0 809c 	blt.w	8008ff4 <setvbuf+0x170>
 8008ebc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008ebe:	07db      	lsls	r3, r3, #31
 8008ec0:	d405      	bmi.n	8008ece <setvbuf+0x4a>
 8008ec2:	89a3      	ldrh	r3, [r4, #12]
 8008ec4:	0598      	lsls	r0, r3, #22
 8008ec6:	d402      	bmi.n	8008ece <setvbuf+0x4a>
 8008ec8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008eca:	f7ff f9bc 	bl	8008246 <__retarget_lock_acquire_recursive>
 8008ece:	4621      	mov	r1, r4
 8008ed0:	4638      	mov	r0, r7
 8008ed2:	f001 f8c5 	bl	800a060 <_fflush_r>
 8008ed6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008ed8:	b141      	cbz	r1, 8008eec <setvbuf+0x68>
 8008eda:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008ede:	4299      	cmp	r1, r3
 8008ee0:	d002      	beq.n	8008ee8 <setvbuf+0x64>
 8008ee2:	4638      	mov	r0, r7
 8008ee4:	f001 fd22 	bl	800a92c <_free_r>
 8008ee8:	2300      	movs	r3, #0
 8008eea:	6363      	str	r3, [r4, #52]	; 0x34
 8008eec:	2300      	movs	r3, #0
 8008eee:	61a3      	str	r3, [r4, #24]
 8008ef0:	6063      	str	r3, [r4, #4]
 8008ef2:	89a3      	ldrh	r3, [r4, #12]
 8008ef4:	0619      	lsls	r1, r3, #24
 8008ef6:	d503      	bpl.n	8008f00 <setvbuf+0x7c>
 8008ef8:	6921      	ldr	r1, [r4, #16]
 8008efa:	4638      	mov	r0, r7
 8008efc:	f001 fd16 	bl	800a92c <_free_r>
 8008f00:	89a3      	ldrh	r3, [r4, #12]
 8008f02:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8008f06:	f023 0303 	bic.w	r3, r3, #3
 8008f0a:	f1b8 0f02 	cmp.w	r8, #2
 8008f0e:	81a3      	strh	r3, [r4, #12]
 8008f10:	d06c      	beq.n	8008fec <setvbuf+0x168>
 8008f12:	ab01      	add	r3, sp, #4
 8008f14:	466a      	mov	r2, sp
 8008f16:	4621      	mov	r1, r4
 8008f18:	4638      	mov	r0, r7
 8008f1a:	f001 f8f3 	bl	800a104 <__swhatbuf_r>
 8008f1e:	89a3      	ldrh	r3, [r4, #12]
 8008f20:	4318      	orrs	r0, r3
 8008f22:	81a0      	strh	r0, [r4, #12]
 8008f24:	2d00      	cmp	r5, #0
 8008f26:	d130      	bne.n	8008f8a <setvbuf+0x106>
 8008f28:	9d00      	ldr	r5, [sp, #0]
 8008f2a:	4628      	mov	r0, r5
 8008f2c:	f001 f950 	bl	800a1d0 <malloc>
 8008f30:	4606      	mov	r6, r0
 8008f32:	2800      	cmp	r0, #0
 8008f34:	d155      	bne.n	8008fe2 <setvbuf+0x15e>
 8008f36:	f8dd 9000 	ldr.w	r9, [sp]
 8008f3a:	45a9      	cmp	r9, r5
 8008f3c:	d14a      	bne.n	8008fd4 <setvbuf+0x150>
 8008f3e:	f04f 35ff 	mov.w	r5, #4294967295
 8008f42:	2200      	movs	r2, #0
 8008f44:	60a2      	str	r2, [r4, #8]
 8008f46:	f104 0247 	add.w	r2, r4, #71	; 0x47
 8008f4a:	6022      	str	r2, [r4, #0]
 8008f4c:	6122      	str	r2, [r4, #16]
 8008f4e:	2201      	movs	r2, #1
 8008f50:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008f54:	6162      	str	r2, [r4, #20]
 8008f56:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008f58:	f043 0302 	orr.w	r3, r3, #2
 8008f5c:	07d2      	lsls	r2, r2, #31
 8008f5e:	81a3      	strh	r3, [r4, #12]
 8008f60:	d405      	bmi.n	8008f6e <setvbuf+0xea>
 8008f62:	f413 7f00 	tst.w	r3, #512	; 0x200
 8008f66:	d102      	bne.n	8008f6e <setvbuf+0xea>
 8008f68:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008f6a:	f7ff f96d 	bl	8008248 <__retarget_lock_release_recursive>
 8008f6e:	4628      	mov	r0, r5
 8008f70:	b003      	add	sp, #12
 8008f72:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008f76:	4b24      	ldr	r3, [pc, #144]	; (8009008 <setvbuf+0x184>)
 8008f78:	429c      	cmp	r4, r3
 8008f7a:	d101      	bne.n	8008f80 <setvbuf+0xfc>
 8008f7c:	68bc      	ldr	r4, [r7, #8]
 8008f7e:	e793      	b.n	8008ea8 <setvbuf+0x24>
 8008f80:	4b22      	ldr	r3, [pc, #136]	; (800900c <setvbuf+0x188>)
 8008f82:	429c      	cmp	r4, r3
 8008f84:	bf08      	it	eq
 8008f86:	68fc      	ldreq	r4, [r7, #12]
 8008f88:	e78e      	b.n	8008ea8 <setvbuf+0x24>
 8008f8a:	2e00      	cmp	r6, #0
 8008f8c:	d0cd      	beq.n	8008f2a <setvbuf+0xa6>
 8008f8e:	69bb      	ldr	r3, [r7, #24]
 8008f90:	b913      	cbnz	r3, 8008f98 <setvbuf+0x114>
 8008f92:	4638      	mov	r0, r7
 8008f94:	f7ff f894 	bl	80080c0 <__sinit>
 8008f98:	f1b8 0f01 	cmp.w	r8, #1
 8008f9c:	bf08      	it	eq
 8008f9e:	89a3      	ldrheq	r3, [r4, #12]
 8008fa0:	6026      	str	r6, [r4, #0]
 8008fa2:	bf04      	itt	eq
 8008fa4:	f043 0301 	orreq.w	r3, r3, #1
 8008fa8:	81a3      	strheq	r3, [r4, #12]
 8008faa:	89a2      	ldrh	r2, [r4, #12]
 8008fac:	f012 0308 	ands.w	r3, r2, #8
 8008fb0:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8008fb4:	d01c      	beq.n	8008ff0 <setvbuf+0x16c>
 8008fb6:	07d3      	lsls	r3, r2, #31
 8008fb8:	bf41      	itttt	mi
 8008fba:	2300      	movmi	r3, #0
 8008fbc:	426d      	negmi	r5, r5
 8008fbe:	60a3      	strmi	r3, [r4, #8]
 8008fc0:	61a5      	strmi	r5, [r4, #24]
 8008fc2:	bf58      	it	pl
 8008fc4:	60a5      	strpl	r5, [r4, #8]
 8008fc6:	6e65      	ldr	r5, [r4, #100]	; 0x64
 8008fc8:	f015 0501 	ands.w	r5, r5, #1
 8008fcc:	d115      	bne.n	8008ffa <setvbuf+0x176>
 8008fce:	f412 7f00 	tst.w	r2, #512	; 0x200
 8008fd2:	e7c8      	b.n	8008f66 <setvbuf+0xe2>
 8008fd4:	4648      	mov	r0, r9
 8008fd6:	f001 f8fb 	bl	800a1d0 <malloc>
 8008fda:	4606      	mov	r6, r0
 8008fdc:	2800      	cmp	r0, #0
 8008fde:	d0ae      	beq.n	8008f3e <setvbuf+0xba>
 8008fe0:	464d      	mov	r5, r9
 8008fe2:	89a3      	ldrh	r3, [r4, #12]
 8008fe4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008fe8:	81a3      	strh	r3, [r4, #12]
 8008fea:	e7d0      	b.n	8008f8e <setvbuf+0x10a>
 8008fec:	2500      	movs	r5, #0
 8008fee:	e7a8      	b.n	8008f42 <setvbuf+0xbe>
 8008ff0:	60a3      	str	r3, [r4, #8]
 8008ff2:	e7e8      	b.n	8008fc6 <setvbuf+0x142>
 8008ff4:	f04f 35ff 	mov.w	r5, #4294967295
 8008ff8:	e7b9      	b.n	8008f6e <setvbuf+0xea>
 8008ffa:	2500      	movs	r5, #0
 8008ffc:	e7b7      	b.n	8008f6e <setvbuf+0xea>
 8008ffe:	bf00      	nop
 8009000:	20000010 	.word	0x20000010
 8009004:	0800b578 	.word	0x0800b578
 8009008:	0800b598 	.word	0x0800b598
 800900c:	0800b558 	.word	0x0800b558

08009010 <__sread>:
 8009010:	b510      	push	{r4, lr}
 8009012:	460c      	mov	r4, r1
 8009014:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009018:	f001 fe2e 	bl	800ac78 <_read_r>
 800901c:	2800      	cmp	r0, #0
 800901e:	bfab      	itete	ge
 8009020:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009022:	89a3      	ldrhlt	r3, [r4, #12]
 8009024:	181b      	addge	r3, r3, r0
 8009026:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800902a:	bfac      	ite	ge
 800902c:	6563      	strge	r3, [r4, #84]	; 0x54
 800902e:	81a3      	strhlt	r3, [r4, #12]
 8009030:	bd10      	pop	{r4, pc}

08009032 <__swrite>:
 8009032:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009036:	461f      	mov	r7, r3
 8009038:	898b      	ldrh	r3, [r1, #12]
 800903a:	05db      	lsls	r3, r3, #23
 800903c:	4605      	mov	r5, r0
 800903e:	460c      	mov	r4, r1
 8009040:	4616      	mov	r6, r2
 8009042:	d505      	bpl.n	8009050 <__swrite+0x1e>
 8009044:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009048:	2302      	movs	r3, #2
 800904a:	2200      	movs	r2, #0
 800904c:	f001 f848 	bl	800a0e0 <_lseek_r>
 8009050:	89a3      	ldrh	r3, [r4, #12]
 8009052:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009056:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800905a:	81a3      	strh	r3, [r4, #12]
 800905c:	4632      	mov	r2, r6
 800905e:	463b      	mov	r3, r7
 8009060:	4628      	mov	r0, r5
 8009062:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009066:	f000 b869 	b.w	800913c <_write_r>

0800906a <__sseek>:
 800906a:	b510      	push	{r4, lr}
 800906c:	460c      	mov	r4, r1
 800906e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009072:	f001 f835 	bl	800a0e0 <_lseek_r>
 8009076:	1c43      	adds	r3, r0, #1
 8009078:	89a3      	ldrh	r3, [r4, #12]
 800907a:	bf15      	itete	ne
 800907c:	6560      	strne	r0, [r4, #84]	; 0x54
 800907e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009082:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009086:	81a3      	strheq	r3, [r4, #12]
 8009088:	bf18      	it	ne
 800908a:	81a3      	strhne	r3, [r4, #12]
 800908c:	bd10      	pop	{r4, pc}

0800908e <__sclose>:
 800908e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009092:	f000 b8d3 	b.w	800923c <_close_r>
	...

08009098 <__swbuf_r>:
 8009098:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800909a:	460e      	mov	r6, r1
 800909c:	4614      	mov	r4, r2
 800909e:	4605      	mov	r5, r0
 80090a0:	b118      	cbz	r0, 80090aa <__swbuf_r+0x12>
 80090a2:	6983      	ldr	r3, [r0, #24]
 80090a4:	b90b      	cbnz	r3, 80090aa <__swbuf_r+0x12>
 80090a6:	f7ff f80b 	bl	80080c0 <__sinit>
 80090aa:	4b21      	ldr	r3, [pc, #132]	; (8009130 <__swbuf_r+0x98>)
 80090ac:	429c      	cmp	r4, r3
 80090ae:	d12b      	bne.n	8009108 <__swbuf_r+0x70>
 80090b0:	686c      	ldr	r4, [r5, #4]
 80090b2:	69a3      	ldr	r3, [r4, #24]
 80090b4:	60a3      	str	r3, [r4, #8]
 80090b6:	89a3      	ldrh	r3, [r4, #12]
 80090b8:	071a      	lsls	r2, r3, #28
 80090ba:	d52f      	bpl.n	800911c <__swbuf_r+0x84>
 80090bc:	6923      	ldr	r3, [r4, #16]
 80090be:	b36b      	cbz	r3, 800911c <__swbuf_r+0x84>
 80090c0:	6923      	ldr	r3, [r4, #16]
 80090c2:	6820      	ldr	r0, [r4, #0]
 80090c4:	1ac0      	subs	r0, r0, r3
 80090c6:	6963      	ldr	r3, [r4, #20]
 80090c8:	b2f6      	uxtb	r6, r6
 80090ca:	4283      	cmp	r3, r0
 80090cc:	4637      	mov	r7, r6
 80090ce:	dc04      	bgt.n	80090da <__swbuf_r+0x42>
 80090d0:	4621      	mov	r1, r4
 80090d2:	4628      	mov	r0, r5
 80090d4:	f000 ffc4 	bl	800a060 <_fflush_r>
 80090d8:	bb30      	cbnz	r0, 8009128 <__swbuf_r+0x90>
 80090da:	68a3      	ldr	r3, [r4, #8]
 80090dc:	3b01      	subs	r3, #1
 80090de:	60a3      	str	r3, [r4, #8]
 80090e0:	6823      	ldr	r3, [r4, #0]
 80090e2:	1c5a      	adds	r2, r3, #1
 80090e4:	6022      	str	r2, [r4, #0]
 80090e6:	701e      	strb	r6, [r3, #0]
 80090e8:	6963      	ldr	r3, [r4, #20]
 80090ea:	3001      	adds	r0, #1
 80090ec:	4283      	cmp	r3, r0
 80090ee:	d004      	beq.n	80090fa <__swbuf_r+0x62>
 80090f0:	89a3      	ldrh	r3, [r4, #12]
 80090f2:	07db      	lsls	r3, r3, #31
 80090f4:	d506      	bpl.n	8009104 <__swbuf_r+0x6c>
 80090f6:	2e0a      	cmp	r6, #10
 80090f8:	d104      	bne.n	8009104 <__swbuf_r+0x6c>
 80090fa:	4621      	mov	r1, r4
 80090fc:	4628      	mov	r0, r5
 80090fe:	f000 ffaf 	bl	800a060 <_fflush_r>
 8009102:	b988      	cbnz	r0, 8009128 <__swbuf_r+0x90>
 8009104:	4638      	mov	r0, r7
 8009106:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009108:	4b0a      	ldr	r3, [pc, #40]	; (8009134 <__swbuf_r+0x9c>)
 800910a:	429c      	cmp	r4, r3
 800910c:	d101      	bne.n	8009112 <__swbuf_r+0x7a>
 800910e:	68ac      	ldr	r4, [r5, #8]
 8009110:	e7cf      	b.n	80090b2 <__swbuf_r+0x1a>
 8009112:	4b09      	ldr	r3, [pc, #36]	; (8009138 <__swbuf_r+0xa0>)
 8009114:	429c      	cmp	r4, r3
 8009116:	bf08      	it	eq
 8009118:	68ec      	ldreq	r4, [r5, #12]
 800911a:	e7ca      	b.n	80090b2 <__swbuf_r+0x1a>
 800911c:	4621      	mov	r1, r4
 800911e:	4628      	mov	r0, r5
 8009120:	f000 f81e 	bl	8009160 <__swsetup_r>
 8009124:	2800      	cmp	r0, #0
 8009126:	d0cb      	beq.n	80090c0 <__swbuf_r+0x28>
 8009128:	f04f 37ff 	mov.w	r7, #4294967295
 800912c:	e7ea      	b.n	8009104 <__swbuf_r+0x6c>
 800912e:	bf00      	nop
 8009130:	0800b578 	.word	0x0800b578
 8009134:	0800b598 	.word	0x0800b598
 8009138:	0800b558 	.word	0x0800b558

0800913c <_write_r>:
 800913c:	b538      	push	{r3, r4, r5, lr}
 800913e:	4d07      	ldr	r5, [pc, #28]	; (800915c <_write_r+0x20>)
 8009140:	4604      	mov	r4, r0
 8009142:	4608      	mov	r0, r1
 8009144:	4611      	mov	r1, r2
 8009146:	2200      	movs	r2, #0
 8009148:	602a      	str	r2, [r5, #0]
 800914a:	461a      	mov	r2, r3
 800914c:	f7f8 ff3b 	bl	8001fc6 <_write>
 8009150:	1c43      	adds	r3, r0, #1
 8009152:	d102      	bne.n	800915a <_write_r+0x1e>
 8009154:	682b      	ldr	r3, [r5, #0]
 8009156:	b103      	cbz	r3, 800915a <_write_r+0x1e>
 8009158:	6023      	str	r3, [r4, #0]
 800915a:	bd38      	pop	{r3, r4, r5, pc}
 800915c:	200044d0 	.word	0x200044d0

08009160 <__swsetup_r>:
 8009160:	4b32      	ldr	r3, [pc, #200]	; (800922c <__swsetup_r+0xcc>)
 8009162:	b570      	push	{r4, r5, r6, lr}
 8009164:	681d      	ldr	r5, [r3, #0]
 8009166:	4606      	mov	r6, r0
 8009168:	460c      	mov	r4, r1
 800916a:	b125      	cbz	r5, 8009176 <__swsetup_r+0x16>
 800916c:	69ab      	ldr	r3, [r5, #24]
 800916e:	b913      	cbnz	r3, 8009176 <__swsetup_r+0x16>
 8009170:	4628      	mov	r0, r5
 8009172:	f7fe ffa5 	bl	80080c0 <__sinit>
 8009176:	4b2e      	ldr	r3, [pc, #184]	; (8009230 <__swsetup_r+0xd0>)
 8009178:	429c      	cmp	r4, r3
 800917a:	d10f      	bne.n	800919c <__swsetup_r+0x3c>
 800917c:	686c      	ldr	r4, [r5, #4]
 800917e:	89a3      	ldrh	r3, [r4, #12]
 8009180:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009184:	0719      	lsls	r1, r3, #28
 8009186:	d42c      	bmi.n	80091e2 <__swsetup_r+0x82>
 8009188:	06dd      	lsls	r5, r3, #27
 800918a:	d411      	bmi.n	80091b0 <__swsetup_r+0x50>
 800918c:	2309      	movs	r3, #9
 800918e:	6033      	str	r3, [r6, #0]
 8009190:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009194:	81a3      	strh	r3, [r4, #12]
 8009196:	f04f 30ff 	mov.w	r0, #4294967295
 800919a:	e03e      	b.n	800921a <__swsetup_r+0xba>
 800919c:	4b25      	ldr	r3, [pc, #148]	; (8009234 <__swsetup_r+0xd4>)
 800919e:	429c      	cmp	r4, r3
 80091a0:	d101      	bne.n	80091a6 <__swsetup_r+0x46>
 80091a2:	68ac      	ldr	r4, [r5, #8]
 80091a4:	e7eb      	b.n	800917e <__swsetup_r+0x1e>
 80091a6:	4b24      	ldr	r3, [pc, #144]	; (8009238 <__swsetup_r+0xd8>)
 80091a8:	429c      	cmp	r4, r3
 80091aa:	bf08      	it	eq
 80091ac:	68ec      	ldreq	r4, [r5, #12]
 80091ae:	e7e6      	b.n	800917e <__swsetup_r+0x1e>
 80091b0:	0758      	lsls	r0, r3, #29
 80091b2:	d512      	bpl.n	80091da <__swsetup_r+0x7a>
 80091b4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80091b6:	b141      	cbz	r1, 80091ca <__swsetup_r+0x6a>
 80091b8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80091bc:	4299      	cmp	r1, r3
 80091be:	d002      	beq.n	80091c6 <__swsetup_r+0x66>
 80091c0:	4630      	mov	r0, r6
 80091c2:	f001 fbb3 	bl	800a92c <_free_r>
 80091c6:	2300      	movs	r3, #0
 80091c8:	6363      	str	r3, [r4, #52]	; 0x34
 80091ca:	89a3      	ldrh	r3, [r4, #12]
 80091cc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80091d0:	81a3      	strh	r3, [r4, #12]
 80091d2:	2300      	movs	r3, #0
 80091d4:	6063      	str	r3, [r4, #4]
 80091d6:	6923      	ldr	r3, [r4, #16]
 80091d8:	6023      	str	r3, [r4, #0]
 80091da:	89a3      	ldrh	r3, [r4, #12]
 80091dc:	f043 0308 	orr.w	r3, r3, #8
 80091e0:	81a3      	strh	r3, [r4, #12]
 80091e2:	6923      	ldr	r3, [r4, #16]
 80091e4:	b94b      	cbnz	r3, 80091fa <__swsetup_r+0x9a>
 80091e6:	89a3      	ldrh	r3, [r4, #12]
 80091e8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80091ec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80091f0:	d003      	beq.n	80091fa <__swsetup_r+0x9a>
 80091f2:	4621      	mov	r1, r4
 80091f4:	4630      	mov	r0, r6
 80091f6:	f000 ffab 	bl	800a150 <__smakebuf_r>
 80091fa:	89a0      	ldrh	r0, [r4, #12]
 80091fc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009200:	f010 0301 	ands.w	r3, r0, #1
 8009204:	d00a      	beq.n	800921c <__swsetup_r+0xbc>
 8009206:	2300      	movs	r3, #0
 8009208:	60a3      	str	r3, [r4, #8]
 800920a:	6963      	ldr	r3, [r4, #20]
 800920c:	425b      	negs	r3, r3
 800920e:	61a3      	str	r3, [r4, #24]
 8009210:	6923      	ldr	r3, [r4, #16]
 8009212:	b943      	cbnz	r3, 8009226 <__swsetup_r+0xc6>
 8009214:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009218:	d1ba      	bne.n	8009190 <__swsetup_r+0x30>
 800921a:	bd70      	pop	{r4, r5, r6, pc}
 800921c:	0781      	lsls	r1, r0, #30
 800921e:	bf58      	it	pl
 8009220:	6963      	ldrpl	r3, [r4, #20]
 8009222:	60a3      	str	r3, [r4, #8]
 8009224:	e7f4      	b.n	8009210 <__swsetup_r+0xb0>
 8009226:	2000      	movs	r0, #0
 8009228:	e7f7      	b.n	800921a <__swsetup_r+0xba>
 800922a:	bf00      	nop
 800922c:	20000010 	.word	0x20000010
 8009230:	0800b578 	.word	0x0800b578
 8009234:	0800b598 	.word	0x0800b598
 8009238:	0800b558 	.word	0x0800b558

0800923c <_close_r>:
 800923c:	b538      	push	{r3, r4, r5, lr}
 800923e:	4d06      	ldr	r5, [pc, #24]	; (8009258 <_close_r+0x1c>)
 8009240:	2300      	movs	r3, #0
 8009242:	4604      	mov	r4, r0
 8009244:	4608      	mov	r0, r1
 8009246:	602b      	str	r3, [r5, #0]
 8009248:	f7f8 fed9 	bl	8001ffe <_close>
 800924c:	1c43      	adds	r3, r0, #1
 800924e:	d102      	bne.n	8009256 <_close_r+0x1a>
 8009250:	682b      	ldr	r3, [r5, #0]
 8009252:	b103      	cbz	r3, 8009256 <_close_r+0x1a>
 8009254:	6023      	str	r3, [r4, #0]
 8009256:	bd38      	pop	{r3, r4, r5, pc}
 8009258:	200044d0 	.word	0x200044d0

0800925c <quorem>:
 800925c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009260:	6903      	ldr	r3, [r0, #16]
 8009262:	690c      	ldr	r4, [r1, #16]
 8009264:	42a3      	cmp	r3, r4
 8009266:	4607      	mov	r7, r0
 8009268:	f2c0 8081 	blt.w	800936e <quorem+0x112>
 800926c:	3c01      	subs	r4, #1
 800926e:	f101 0814 	add.w	r8, r1, #20
 8009272:	f100 0514 	add.w	r5, r0, #20
 8009276:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800927a:	9301      	str	r3, [sp, #4]
 800927c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009280:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009284:	3301      	adds	r3, #1
 8009286:	429a      	cmp	r2, r3
 8009288:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800928c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009290:	fbb2 f6f3 	udiv	r6, r2, r3
 8009294:	d331      	bcc.n	80092fa <quorem+0x9e>
 8009296:	f04f 0e00 	mov.w	lr, #0
 800929a:	4640      	mov	r0, r8
 800929c:	46ac      	mov	ip, r5
 800929e:	46f2      	mov	sl, lr
 80092a0:	f850 2b04 	ldr.w	r2, [r0], #4
 80092a4:	b293      	uxth	r3, r2
 80092a6:	fb06 e303 	mla	r3, r6, r3, lr
 80092aa:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80092ae:	b29b      	uxth	r3, r3
 80092b0:	ebaa 0303 	sub.w	r3, sl, r3
 80092b4:	f8dc a000 	ldr.w	sl, [ip]
 80092b8:	0c12      	lsrs	r2, r2, #16
 80092ba:	fa13 f38a 	uxtah	r3, r3, sl
 80092be:	fb06 e202 	mla	r2, r6, r2, lr
 80092c2:	9300      	str	r3, [sp, #0]
 80092c4:	9b00      	ldr	r3, [sp, #0]
 80092c6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80092ca:	b292      	uxth	r2, r2
 80092cc:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80092d0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80092d4:	f8bd 3000 	ldrh.w	r3, [sp]
 80092d8:	4581      	cmp	r9, r0
 80092da:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80092de:	f84c 3b04 	str.w	r3, [ip], #4
 80092e2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80092e6:	d2db      	bcs.n	80092a0 <quorem+0x44>
 80092e8:	f855 300b 	ldr.w	r3, [r5, fp]
 80092ec:	b92b      	cbnz	r3, 80092fa <quorem+0x9e>
 80092ee:	9b01      	ldr	r3, [sp, #4]
 80092f0:	3b04      	subs	r3, #4
 80092f2:	429d      	cmp	r5, r3
 80092f4:	461a      	mov	r2, r3
 80092f6:	d32e      	bcc.n	8009356 <quorem+0xfa>
 80092f8:	613c      	str	r4, [r7, #16]
 80092fa:	4638      	mov	r0, r7
 80092fc:	f001 f9fe 	bl	800a6fc <__mcmp>
 8009300:	2800      	cmp	r0, #0
 8009302:	db24      	blt.n	800934e <quorem+0xf2>
 8009304:	3601      	adds	r6, #1
 8009306:	4628      	mov	r0, r5
 8009308:	f04f 0c00 	mov.w	ip, #0
 800930c:	f858 2b04 	ldr.w	r2, [r8], #4
 8009310:	f8d0 e000 	ldr.w	lr, [r0]
 8009314:	b293      	uxth	r3, r2
 8009316:	ebac 0303 	sub.w	r3, ip, r3
 800931a:	0c12      	lsrs	r2, r2, #16
 800931c:	fa13 f38e 	uxtah	r3, r3, lr
 8009320:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8009324:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009328:	b29b      	uxth	r3, r3
 800932a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800932e:	45c1      	cmp	r9, r8
 8009330:	f840 3b04 	str.w	r3, [r0], #4
 8009334:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8009338:	d2e8      	bcs.n	800930c <quorem+0xb0>
 800933a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800933e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009342:	b922      	cbnz	r2, 800934e <quorem+0xf2>
 8009344:	3b04      	subs	r3, #4
 8009346:	429d      	cmp	r5, r3
 8009348:	461a      	mov	r2, r3
 800934a:	d30a      	bcc.n	8009362 <quorem+0x106>
 800934c:	613c      	str	r4, [r7, #16]
 800934e:	4630      	mov	r0, r6
 8009350:	b003      	add	sp, #12
 8009352:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009356:	6812      	ldr	r2, [r2, #0]
 8009358:	3b04      	subs	r3, #4
 800935a:	2a00      	cmp	r2, #0
 800935c:	d1cc      	bne.n	80092f8 <quorem+0x9c>
 800935e:	3c01      	subs	r4, #1
 8009360:	e7c7      	b.n	80092f2 <quorem+0x96>
 8009362:	6812      	ldr	r2, [r2, #0]
 8009364:	3b04      	subs	r3, #4
 8009366:	2a00      	cmp	r2, #0
 8009368:	d1f0      	bne.n	800934c <quorem+0xf0>
 800936a:	3c01      	subs	r4, #1
 800936c:	e7eb      	b.n	8009346 <quorem+0xea>
 800936e:	2000      	movs	r0, #0
 8009370:	e7ee      	b.n	8009350 <quorem+0xf4>
 8009372:	0000      	movs	r0, r0
 8009374:	0000      	movs	r0, r0
	...

08009378 <_dtoa_r>:
 8009378:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800937c:	ed2d 8b04 	vpush	{d8-d9}
 8009380:	ec57 6b10 	vmov	r6, r7, d0
 8009384:	b093      	sub	sp, #76	; 0x4c
 8009386:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8009388:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800938c:	9106      	str	r1, [sp, #24]
 800938e:	ee10 aa10 	vmov	sl, s0
 8009392:	4604      	mov	r4, r0
 8009394:	9209      	str	r2, [sp, #36]	; 0x24
 8009396:	930c      	str	r3, [sp, #48]	; 0x30
 8009398:	46bb      	mov	fp, r7
 800939a:	b975      	cbnz	r5, 80093ba <_dtoa_r+0x42>
 800939c:	2010      	movs	r0, #16
 800939e:	f000 ff17 	bl	800a1d0 <malloc>
 80093a2:	4602      	mov	r2, r0
 80093a4:	6260      	str	r0, [r4, #36]	; 0x24
 80093a6:	b920      	cbnz	r0, 80093b2 <_dtoa_r+0x3a>
 80093a8:	4ba7      	ldr	r3, [pc, #668]	; (8009648 <_dtoa_r+0x2d0>)
 80093aa:	21ea      	movs	r1, #234	; 0xea
 80093ac:	48a7      	ldr	r0, [pc, #668]	; (800964c <_dtoa_r+0x2d4>)
 80093ae:	f001 fc75 	bl	800ac9c <__assert_func>
 80093b2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80093b6:	6005      	str	r5, [r0, #0]
 80093b8:	60c5      	str	r5, [r0, #12]
 80093ba:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80093bc:	6819      	ldr	r1, [r3, #0]
 80093be:	b151      	cbz	r1, 80093d6 <_dtoa_r+0x5e>
 80093c0:	685a      	ldr	r2, [r3, #4]
 80093c2:	604a      	str	r2, [r1, #4]
 80093c4:	2301      	movs	r3, #1
 80093c6:	4093      	lsls	r3, r2
 80093c8:	608b      	str	r3, [r1, #8]
 80093ca:	4620      	mov	r0, r4
 80093cc:	f000 ff54 	bl	800a278 <_Bfree>
 80093d0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80093d2:	2200      	movs	r2, #0
 80093d4:	601a      	str	r2, [r3, #0]
 80093d6:	1e3b      	subs	r3, r7, #0
 80093d8:	bfaa      	itet	ge
 80093da:	2300      	movge	r3, #0
 80093dc:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 80093e0:	f8c8 3000 	strge.w	r3, [r8]
 80093e4:	4b9a      	ldr	r3, [pc, #616]	; (8009650 <_dtoa_r+0x2d8>)
 80093e6:	bfbc      	itt	lt
 80093e8:	2201      	movlt	r2, #1
 80093ea:	f8c8 2000 	strlt.w	r2, [r8]
 80093ee:	ea33 030b 	bics.w	r3, r3, fp
 80093f2:	d11b      	bne.n	800942c <_dtoa_r+0xb4>
 80093f4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80093f6:	f242 730f 	movw	r3, #9999	; 0x270f
 80093fa:	6013      	str	r3, [r2, #0]
 80093fc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009400:	4333      	orrs	r3, r6
 8009402:	f000 8592 	beq.w	8009f2a <_dtoa_r+0xbb2>
 8009406:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009408:	b963      	cbnz	r3, 8009424 <_dtoa_r+0xac>
 800940a:	4b92      	ldr	r3, [pc, #584]	; (8009654 <_dtoa_r+0x2dc>)
 800940c:	e022      	b.n	8009454 <_dtoa_r+0xdc>
 800940e:	4b92      	ldr	r3, [pc, #584]	; (8009658 <_dtoa_r+0x2e0>)
 8009410:	9301      	str	r3, [sp, #4]
 8009412:	3308      	adds	r3, #8
 8009414:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8009416:	6013      	str	r3, [r2, #0]
 8009418:	9801      	ldr	r0, [sp, #4]
 800941a:	b013      	add	sp, #76	; 0x4c
 800941c:	ecbd 8b04 	vpop	{d8-d9}
 8009420:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009424:	4b8b      	ldr	r3, [pc, #556]	; (8009654 <_dtoa_r+0x2dc>)
 8009426:	9301      	str	r3, [sp, #4]
 8009428:	3303      	adds	r3, #3
 800942a:	e7f3      	b.n	8009414 <_dtoa_r+0x9c>
 800942c:	2200      	movs	r2, #0
 800942e:	2300      	movs	r3, #0
 8009430:	4650      	mov	r0, sl
 8009432:	4659      	mov	r1, fp
 8009434:	f7f7 fb68 	bl	8000b08 <__aeabi_dcmpeq>
 8009438:	ec4b ab19 	vmov	d9, sl, fp
 800943c:	4680      	mov	r8, r0
 800943e:	b158      	cbz	r0, 8009458 <_dtoa_r+0xe0>
 8009440:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009442:	2301      	movs	r3, #1
 8009444:	6013      	str	r3, [r2, #0]
 8009446:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009448:	2b00      	cmp	r3, #0
 800944a:	f000 856b 	beq.w	8009f24 <_dtoa_r+0xbac>
 800944e:	4883      	ldr	r0, [pc, #524]	; (800965c <_dtoa_r+0x2e4>)
 8009450:	6018      	str	r0, [r3, #0]
 8009452:	1e43      	subs	r3, r0, #1
 8009454:	9301      	str	r3, [sp, #4]
 8009456:	e7df      	b.n	8009418 <_dtoa_r+0xa0>
 8009458:	ec4b ab10 	vmov	d0, sl, fp
 800945c:	aa10      	add	r2, sp, #64	; 0x40
 800945e:	a911      	add	r1, sp, #68	; 0x44
 8009460:	4620      	mov	r0, r4
 8009462:	f001 f9f1 	bl	800a848 <__d2b>
 8009466:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800946a:	ee08 0a10 	vmov	s16, r0
 800946e:	2d00      	cmp	r5, #0
 8009470:	f000 8084 	beq.w	800957c <_dtoa_r+0x204>
 8009474:	ee19 3a90 	vmov	r3, s19
 8009478:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800947c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8009480:	4656      	mov	r6, sl
 8009482:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8009486:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800948a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800948e:	4b74      	ldr	r3, [pc, #464]	; (8009660 <_dtoa_r+0x2e8>)
 8009490:	2200      	movs	r2, #0
 8009492:	4630      	mov	r0, r6
 8009494:	4639      	mov	r1, r7
 8009496:	f7f6 ff17 	bl	80002c8 <__aeabi_dsub>
 800949a:	a365      	add	r3, pc, #404	; (adr r3, 8009630 <_dtoa_r+0x2b8>)
 800949c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094a0:	f7f7 f8ca 	bl	8000638 <__aeabi_dmul>
 80094a4:	a364      	add	r3, pc, #400	; (adr r3, 8009638 <_dtoa_r+0x2c0>)
 80094a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094aa:	f7f6 ff0f 	bl	80002cc <__adddf3>
 80094ae:	4606      	mov	r6, r0
 80094b0:	4628      	mov	r0, r5
 80094b2:	460f      	mov	r7, r1
 80094b4:	f7f7 f856 	bl	8000564 <__aeabi_i2d>
 80094b8:	a361      	add	r3, pc, #388	; (adr r3, 8009640 <_dtoa_r+0x2c8>)
 80094ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094be:	f7f7 f8bb 	bl	8000638 <__aeabi_dmul>
 80094c2:	4602      	mov	r2, r0
 80094c4:	460b      	mov	r3, r1
 80094c6:	4630      	mov	r0, r6
 80094c8:	4639      	mov	r1, r7
 80094ca:	f7f6 feff 	bl	80002cc <__adddf3>
 80094ce:	4606      	mov	r6, r0
 80094d0:	460f      	mov	r7, r1
 80094d2:	f7f7 fb61 	bl	8000b98 <__aeabi_d2iz>
 80094d6:	2200      	movs	r2, #0
 80094d8:	9000      	str	r0, [sp, #0]
 80094da:	2300      	movs	r3, #0
 80094dc:	4630      	mov	r0, r6
 80094de:	4639      	mov	r1, r7
 80094e0:	f7f7 fb1c 	bl	8000b1c <__aeabi_dcmplt>
 80094e4:	b150      	cbz	r0, 80094fc <_dtoa_r+0x184>
 80094e6:	9800      	ldr	r0, [sp, #0]
 80094e8:	f7f7 f83c 	bl	8000564 <__aeabi_i2d>
 80094ec:	4632      	mov	r2, r6
 80094ee:	463b      	mov	r3, r7
 80094f0:	f7f7 fb0a 	bl	8000b08 <__aeabi_dcmpeq>
 80094f4:	b910      	cbnz	r0, 80094fc <_dtoa_r+0x184>
 80094f6:	9b00      	ldr	r3, [sp, #0]
 80094f8:	3b01      	subs	r3, #1
 80094fa:	9300      	str	r3, [sp, #0]
 80094fc:	9b00      	ldr	r3, [sp, #0]
 80094fe:	2b16      	cmp	r3, #22
 8009500:	d85a      	bhi.n	80095b8 <_dtoa_r+0x240>
 8009502:	9a00      	ldr	r2, [sp, #0]
 8009504:	4b57      	ldr	r3, [pc, #348]	; (8009664 <_dtoa_r+0x2ec>)
 8009506:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800950a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800950e:	ec51 0b19 	vmov	r0, r1, d9
 8009512:	f7f7 fb03 	bl	8000b1c <__aeabi_dcmplt>
 8009516:	2800      	cmp	r0, #0
 8009518:	d050      	beq.n	80095bc <_dtoa_r+0x244>
 800951a:	9b00      	ldr	r3, [sp, #0]
 800951c:	3b01      	subs	r3, #1
 800951e:	9300      	str	r3, [sp, #0]
 8009520:	2300      	movs	r3, #0
 8009522:	930b      	str	r3, [sp, #44]	; 0x2c
 8009524:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009526:	1b5d      	subs	r5, r3, r5
 8009528:	1e6b      	subs	r3, r5, #1
 800952a:	9305      	str	r3, [sp, #20]
 800952c:	bf45      	ittet	mi
 800952e:	f1c5 0301 	rsbmi	r3, r5, #1
 8009532:	9304      	strmi	r3, [sp, #16]
 8009534:	2300      	movpl	r3, #0
 8009536:	2300      	movmi	r3, #0
 8009538:	bf4c      	ite	mi
 800953a:	9305      	strmi	r3, [sp, #20]
 800953c:	9304      	strpl	r3, [sp, #16]
 800953e:	9b00      	ldr	r3, [sp, #0]
 8009540:	2b00      	cmp	r3, #0
 8009542:	db3d      	blt.n	80095c0 <_dtoa_r+0x248>
 8009544:	9b05      	ldr	r3, [sp, #20]
 8009546:	9a00      	ldr	r2, [sp, #0]
 8009548:	920a      	str	r2, [sp, #40]	; 0x28
 800954a:	4413      	add	r3, r2
 800954c:	9305      	str	r3, [sp, #20]
 800954e:	2300      	movs	r3, #0
 8009550:	9307      	str	r3, [sp, #28]
 8009552:	9b06      	ldr	r3, [sp, #24]
 8009554:	2b09      	cmp	r3, #9
 8009556:	f200 8089 	bhi.w	800966c <_dtoa_r+0x2f4>
 800955a:	2b05      	cmp	r3, #5
 800955c:	bfc4      	itt	gt
 800955e:	3b04      	subgt	r3, #4
 8009560:	9306      	strgt	r3, [sp, #24]
 8009562:	9b06      	ldr	r3, [sp, #24]
 8009564:	f1a3 0302 	sub.w	r3, r3, #2
 8009568:	bfcc      	ite	gt
 800956a:	2500      	movgt	r5, #0
 800956c:	2501      	movle	r5, #1
 800956e:	2b03      	cmp	r3, #3
 8009570:	f200 8087 	bhi.w	8009682 <_dtoa_r+0x30a>
 8009574:	e8df f003 	tbb	[pc, r3]
 8009578:	59383a2d 	.word	0x59383a2d
 800957c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8009580:	441d      	add	r5, r3
 8009582:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8009586:	2b20      	cmp	r3, #32
 8009588:	bfc1      	itttt	gt
 800958a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800958e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8009592:	fa0b f303 	lslgt.w	r3, fp, r3
 8009596:	fa26 f000 	lsrgt.w	r0, r6, r0
 800959a:	bfda      	itte	le
 800959c:	f1c3 0320 	rsble	r3, r3, #32
 80095a0:	fa06 f003 	lslle.w	r0, r6, r3
 80095a4:	4318      	orrgt	r0, r3
 80095a6:	f7f6 ffcd 	bl	8000544 <__aeabi_ui2d>
 80095aa:	2301      	movs	r3, #1
 80095ac:	4606      	mov	r6, r0
 80095ae:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 80095b2:	3d01      	subs	r5, #1
 80095b4:	930e      	str	r3, [sp, #56]	; 0x38
 80095b6:	e76a      	b.n	800948e <_dtoa_r+0x116>
 80095b8:	2301      	movs	r3, #1
 80095ba:	e7b2      	b.n	8009522 <_dtoa_r+0x1aa>
 80095bc:	900b      	str	r0, [sp, #44]	; 0x2c
 80095be:	e7b1      	b.n	8009524 <_dtoa_r+0x1ac>
 80095c0:	9b04      	ldr	r3, [sp, #16]
 80095c2:	9a00      	ldr	r2, [sp, #0]
 80095c4:	1a9b      	subs	r3, r3, r2
 80095c6:	9304      	str	r3, [sp, #16]
 80095c8:	4253      	negs	r3, r2
 80095ca:	9307      	str	r3, [sp, #28]
 80095cc:	2300      	movs	r3, #0
 80095ce:	930a      	str	r3, [sp, #40]	; 0x28
 80095d0:	e7bf      	b.n	8009552 <_dtoa_r+0x1da>
 80095d2:	2300      	movs	r3, #0
 80095d4:	9308      	str	r3, [sp, #32]
 80095d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80095d8:	2b00      	cmp	r3, #0
 80095da:	dc55      	bgt.n	8009688 <_dtoa_r+0x310>
 80095dc:	2301      	movs	r3, #1
 80095de:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80095e2:	461a      	mov	r2, r3
 80095e4:	9209      	str	r2, [sp, #36]	; 0x24
 80095e6:	e00c      	b.n	8009602 <_dtoa_r+0x28a>
 80095e8:	2301      	movs	r3, #1
 80095ea:	e7f3      	b.n	80095d4 <_dtoa_r+0x25c>
 80095ec:	2300      	movs	r3, #0
 80095ee:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80095f0:	9308      	str	r3, [sp, #32]
 80095f2:	9b00      	ldr	r3, [sp, #0]
 80095f4:	4413      	add	r3, r2
 80095f6:	9302      	str	r3, [sp, #8]
 80095f8:	3301      	adds	r3, #1
 80095fa:	2b01      	cmp	r3, #1
 80095fc:	9303      	str	r3, [sp, #12]
 80095fe:	bfb8      	it	lt
 8009600:	2301      	movlt	r3, #1
 8009602:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8009604:	2200      	movs	r2, #0
 8009606:	6042      	str	r2, [r0, #4]
 8009608:	2204      	movs	r2, #4
 800960a:	f102 0614 	add.w	r6, r2, #20
 800960e:	429e      	cmp	r6, r3
 8009610:	6841      	ldr	r1, [r0, #4]
 8009612:	d93d      	bls.n	8009690 <_dtoa_r+0x318>
 8009614:	4620      	mov	r0, r4
 8009616:	f000 fdef 	bl	800a1f8 <_Balloc>
 800961a:	9001      	str	r0, [sp, #4]
 800961c:	2800      	cmp	r0, #0
 800961e:	d13b      	bne.n	8009698 <_dtoa_r+0x320>
 8009620:	4b11      	ldr	r3, [pc, #68]	; (8009668 <_dtoa_r+0x2f0>)
 8009622:	4602      	mov	r2, r0
 8009624:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8009628:	e6c0      	b.n	80093ac <_dtoa_r+0x34>
 800962a:	2301      	movs	r3, #1
 800962c:	e7df      	b.n	80095ee <_dtoa_r+0x276>
 800962e:	bf00      	nop
 8009630:	636f4361 	.word	0x636f4361
 8009634:	3fd287a7 	.word	0x3fd287a7
 8009638:	8b60c8b3 	.word	0x8b60c8b3
 800963c:	3fc68a28 	.word	0x3fc68a28
 8009640:	509f79fb 	.word	0x509f79fb
 8009644:	3fd34413 	.word	0x3fd34413
 8009648:	0800b5fd 	.word	0x0800b5fd
 800964c:	0800b614 	.word	0x0800b614
 8009650:	7ff00000 	.word	0x7ff00000
 8009654:	0800b5f9 	.word	0x0800b5f9
 8009658:	0800b5f0 	.word	0x0800b5f0
 800965c:	0800b5cd 	.word	0x0800b5cd
 8009660:	3ff80000 	.word	0x3ff80000
 8009664:	0800b708 	.word	0x0800b708
 8009668:	0800b66f 	.word	0x0800b66f
 800966c:	2501      	movs	r5, #1
 800966e:	2300      	movs	r3, #0
 8009670:	9306      	str	r3, [sp, #24]
 8009672:	9508      	str	r5, [sp, #32]
 8009674:	f04f 33ff 	mov.w	r3, #4294967295
 8009678:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800967c:	2200      	movs	r2, #0
 800967e:	2312      	movs	r3, #18
 8009680:	e7b0      	b.n	80095e4 <_dtoa_r+0x26c>
 8009682:	2301      	movs	r3, #1
 8009684:	9308      	str	r3, [sp, #32]
 8009686:	e7f5      	b.n	8009674 <_dtoa_r+0x2fc>
 8009688:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800968a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800968e:	e7b8      	b.n	8009602 <_dtoa_r+0x28a>
 8009690:	3101      	adds	r1, #1
 8009692:	6041      	str	r1, [r0, #4]
 8009694:	0052      	lsls	r2, r2, #1
 8009696:	e7b8      	b.n	800960a <_dtoa_r+0x292>
 8009698:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800969a:	9a01      	ldr	r2, [sp, #4]
 800969c:	601a      	str	r2, [r3, #0]
 800969e:	9b03      	ldr	r3, [sp, #12]
 80096a0:	2b0e      	cmp	r3, #14
 80096a2:	f200 809d 	bhi.w	80097e0 <_dtoa_r+0x468>
 80096a6:	2d00      	cmp	r5, #0
 80096a8:	f000 809a 	beq.w	80097e0 <_dtoa_r+0x468>
 80096ac:	9b00      	ldr	r3, [sp, #0]
 80096ae:	2b00      	cmp	r3, #0
 80096b0:	dd32      	ble.n	8009718 <_dtoa_r+0x3a0>
 80096b2:	4ab7      	ldr	r2, [pc, #732]	; (8009990 <_dtoa_r+0x618>)
 80096b4:	f003 030f 	and.w	r3, r3, #15
 80096b8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80096bc:	e9d3 8900 	ldrd	r8, r9, [r3]
 80096c0:	9b00      	ldr	r3, [sp, #0]
 80096c2:	05d8      	lsls	r0, r3, #23
 80096c4:	ea4f 1723 	mov.w	r7, r3, asr #4
 80096c8:	d516      	bpl.n	80096f8 <_dtoa_r+0x380>
 80096ca:	4bb2      	ldr	r3, [pc, #712]	; (8009994 <_dtoa_r+0x61c>)
 80096cc:	ec51 0b19 	vmov	r0, r1, d9
 80096d0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80096d4:	f7f7 f8da 	bl	800088c <__aeabi_ddiv>
 80096d8:	f007 070f 	and.w	r7, r7, #15
 80096dc:	4682      	mov	sl, r0
 80096de:	468b      	mov	fp, r1
 80096e0:	2503      	movs	r5, #3
 80096e2:	4eac      	ldr	r6, [pc, #688]	; (8009994 <_dtoa_r+0x61c>)
 80096e4:	b957      	cbnz	r7, 80096fc <_dtoa_r+0x384>
 80096e6:	4642      	mov	r2, r8
 80096e8:	464b      	mov	r3, r9
 80096ea:	4650      	mov	r0, sl
 80096ec:	4659      	mov	r1, fp
 80096ee:	f7f7 f8cd 	bl	800088c <__aeabi_ddiv>
 80096f2:	4682      	mov	sl, r0
 80096f4:	468b      	mov	fp, r1
 80096f6:	e028      	b.n	800974a <_dtoa_r+0x3d2>
 80096f8:	2502      	movs	r5, #2
 80096fa:	e7f2      	b.n	80096e2 <_dtoa_r+0x36a>
 80096fc:	07f9      	lsls	r1, r7, #31
 80096fe:	d508      	bpl.n	8009712 <_dtoa_r+0x39a>
 8009700:	4640      	mov	r0, r8
 8009702:	4649      	mov	r1, r9
 8009704:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009708:	f7f6 ff96 	bl	8000638 <__aeabi_dmul>
 800970c:	3501      	adds	r5, #1
 800970e:	4680      	mov	r8, r0
 8009710:	4689      	mov	r9, r1
 8009712:	107f      	asrs	r7, r7, #1
 8009714:	3608      	adds	r6, #8
 8009716:	e7e5      	b.n	80096e4 <_dtoa_r+0x36c>
 8009718:	f000 809b 	beq.w	8009852 <_dtoa_r+0x4da>
 800971c:	9b00      	ldr	r3, [sp, #0]
 800971e:	4f9d      	ldr	r7, [pc, #628]	; (8009994 <_dtoa_r+0x61c>)
 8009720:	425e      	negs	r6, r3
 8009722:	4b9b      	ldr	r3, [pc, #620]	; (8009990 <_dtoa_r+0x618>)
 8009724:	f006 020f 	and.w	r2, r6, #15
 8009728:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800972c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009730:	ec51 0b19 	vmov	r0, r1, d9
 8009734:	f7f6 ff80 	bl	8000638 <__aeabi_dmul>
 8009738:	1136      	asrs	r6, r6, #4
 800973a:	4682      	mov	sl, r0
 800973c:	468b      	mov	fp, r1
 800973e:	2300      	movs	r3, #0
 8009740:	2502      	movs	r5, #2
 8009742:	2e00      	cmp	r6, #0
 8009744:	d17a      	bne.n	800983c <_dtoa_r+0x4c4>
 8009746:	2b00      	cmp	r3, #0
 8009748:	d1d3      	bne.n	80096f2 <_dtoa_r+0x37a>
 800974a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800974c:	2b00      	cmp	r3, #0
 800974e:	f000 8082 	beq.w	8009856 <_dtoa_r+0x4de>
 8009752:	4b91      	ldr	r3, [pc, #580]	; (8009998 <_dtoa_r+0x620>)
 8009754:	2200      	movs	r2, #0
 8009756:	4650      	mov	r0, sl
 8009758:	4659      	mov	r1, fp
 800975a:	f7f7 f9df 	bl	8000b1c <__aeabi_dcmplt>
 800975e:	2800      	cmp	r0, #0
 8009760:	d079      	beq.n	8009856 <_dtoa_r+0x4de>
 8009762:	9b03      	ldr	r3, [sp, #12]
 8009764:	2b00      	cmp	r3, #0
 8009766:	d076      	beq.n	8009856 <_dtoa_r+0x4de>
 8009768:	9b02      	ldr	r3, [sp, #8]
 800976a:	2b00      	cmp	r3, #0
 800976c:	dd36      	ble.n	80097dc <_dtoa_r+0x464>
 800976e:	9b00      	ldr	r3, [sp, #0]
 8009770:	4650      	mov	r0, sl
 8009772:	4659      	mov	r1, fp
 8009774:	1e5f      	subs	r7, r3, #1
 8009776:	2200      	movs	r2, #0
 8009778:	4b88      	ldr	r3, [pc, #544]	; (800999c <_dtoa_r+0x624>)
 800977a:	f7f6 ff5d 	bl	8000638 <__aeabi_dmul>
 800977e:	9e02      	ldr	r6, [sp, #8]
 8009780:	4682      	mov	sl, r0
 8009782:	468b      	mov	fp, r1
 8009784:	3501      	adds	r5, #1
 8009786:	4628      	mov	r0, r5
 8009788:	f7f6 feec 	bl	8000564 <__aeabi_i2d>
 800978c:	4652      	mov	r2, sl
 800978e:	465b      	mov	r3, fp
 8009790:	f7f6 ff52 	bl	8000638 <__aeabi_dmul>
 8009794:	4b82      	ldr	r3, [pc, #520]	; (80099a0 <_dtoa_r+0x628>)
 8009796:	2200      	movs	r2, #0
 8009798:	f7f6 fd98 	bl	80002cc <__adddf3>
 800979c:	46d0      	mov	r8, sl
 800979e:	46d9      	mov	r9, fp
 80097a0:	4682      	mov	sl, r0
 80097a2:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 80097a6:	2e00      	cmp	r6, #0
 80097a8:	d158      	bne.n	800985c <_dtoa_r+0x4e4>
 80097aa:	4b7e      	ldr	r3, [pc, #504]	; (80099a4 <_dtoa_r+0x62c>)
 80097ac:	2200      	movs	r2, #0
 80097ae:	4640      	mov	r0, r8
 80097b0:	4649      	mov	r1, r9
 80097b2:	f7f6 fd89 	bl	80002c8 <__aeabi_dsub>
 80097b6:	4652      	mov	r2, sl
 80097b8:	465b      	mov	r3, fp
 80097ba:	4680      	mov	r8, r0
 80097bc:	4689      	mov	r9, r1
 80097be:	f7f7 f9cb 	bl	8000b58 <__aeabi_dcmpgt>
 80097c2:	2800      	cmp	r0, #0
 80097c4:	f040 8295 	bne.w	8009cf2 <_dtoa_r+0x97a>
 80097c8:	4652      	mov	r2, sl
 80097ca:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80097ce:	4640      	mov	r0, r8
 80097d0:	4649      	mov	r1, r9
 80097d2:	f7f7 f9a3 	bl	8000b1c <__aeabi_dcmplt>
 80097d6:	2800      	cmp	r0, #0
 80097d8:	f040 8289 	bne.w	8009cee <_dtoa_r+0x976>
 80097dc:	ec5b ab19 	vmov	sl, fp, d9
 80097e0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80097e2:	2b00      	cmp	r3, #0
 80097e4:	f2c0 8148 	blt.w	8009a78 <_dtoa_r+0x700>
 80097e8:	9a00      	ldr	r2, [sp, #0]
 80097ea:	2a0e      	cmp	r2, #14
 80097ec:	f300 8144 	bgt.w	8009a78 <_dtoa_r+0x700>
 80097f0:	4b67      	ldr	r3, [pc, #412]	; (8009990 <_dtoa_r+0x618>)
 80097f2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80097f6:	e9d3 8900 	ldrd	r8, r9, [r3]
 80097fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80097fc:	2b00      	cmp	r3, #0
 80097fe:	f280 80d5 	bge.w	80099ac <_dtoa_r+0x634>
 8009802:	9b03      	ldr	r3, [sp, #12]
 8009804:	2b00      	cmp	r3, #0
 8009806:	f300 80d1 	bgt.w	80099ac <_dtoa_r+0x634>
 800980a:	f040 826f 	bne.w	8009cec <_dtoa_r+0x974>
 800980e:	4b65      	ldr	r3, [pc, #404]	; (80099a4 <_dtoa_r+0x62c>)
 8009810:	2200      	movs	r2, #0
 8009812:	4640      	mov	r0, r8
 8009814:	4649      	mov	r1, r9
 8009816:	f7f6 ff0f 	bl	8000638 <__aeabi_dmul>
 800981a:	4652      	mov	r2, sl
 800981c:	465b      	mov	r3, fp
 800981e:	f7f7 f991 	bl	8000b44 <__aeabi_dcmpge>
 8009822:	9e03      	ldr	r6, [sp, #12]
 8009824:	4637      	mov	r7, r6
 8009826:	2800      	cmp	r0, #0
 8009828:	f040 8245 	bne.w	8009cb6 <_dtoa_r+0x93e>
 800982c:	9d01      	ldr	r5, [sp, #4]
 800982e:	2331      	movs	r3, #49	; 0x31
 8009830:	f805 3b01 	strb.w	r3, [r5], #1
 8009834:	9b00      	ldr	r3, [sp, #0]
 8009836:	3301      	adds	r3, #1
 8009838:	9300      	str	r3, [sp, #0]
 800983a:	e240      	b.n	8009cbe <_dtoa_r+0x946>
 800983c:	07f2      	lsls	r2, r6, #31
 800983e:	d505      	bpl.n	800984c <_dtoa_r+0x4d4>
 8009840:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009844:	f7f6 fef8 	bl	8000638 <__aeabi_dmul>
 8009848:	3501      	adds	r5, #1
 800984a:	2301      	movs	r3, #1
 800984c:	1076      	asrs	r6, r6, #1
 800984e:	3708      	adds	r7, #8
 8009850:	e777      	b.n	8009742 <_dtoa_r+0x3ca>
 8009852:	2502      	movs	r5, #2
 8009854:	e779      	b.n	800974a <_dtoa_r+0x3d2>
 8009856:	9f00      	ldr	r7, [sp, #0]
 8009858:	9e03      	ldr	r6, [sp, #12]
 800985a:	e794      	b.n	8009786 <_dtoa_r+0x40e>
 800985c:	9901      	ldr	r1, [sp, #4]
 800985e:	4b4c      	ldr	r3, [pc, #304]	; (8009990 <_dtoa_r+0x618>)
 8009860:	4431      	add	r1, r6
 8009862:	910d      	str	r1, [sp, #52]	; 0x34
 8009864:	9908      	ldr	r1, [sp, #32]
 8009866:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800986a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800986e:	2900      	cmp	r1, #0
 8009870:	d043      	beq.n	80098fa <_dtoa_r+0x582>
 8009872:	494d      	ldr	r1, [pc, #308]	; (80099a8 <_dtoa_r+0x630>)
 8009874:	2000      	movs	r0, #0
 8009876:	f7f7 f809 	bl	800088c <__aeabi_ddiv>
 800987a:	4652      	mov	r2, sl
 800987c:	465b      	mov	r3, fp
 800987e:	f7f6 fd23 	bl	80002c8 <__aeabi_dsub>
 8009882:	9d01      	ldr	r5, [sp, #4]
 8009884:	4682      	mov	sl, r0
 8009886:	468b      	mov	fp, r1
 8009888:	4649      	mov	r1, r9
 800988a:	4640      	mov	r0, r8
 800988c:	f7f7 f984 	bl	8000b98 <__aeabi_d2iz>
 8009890:	4606      	mov	r6, r0
 8009892:	f7f6 fe67 	bl	8000564 <__aeabi_i2d>
 8009896:	4602      	mov	r2, r0
 8009898:	460b      	mov	r3, r1
 800989a:	4640      	mov	r0, r8
 800989c:	4649      	mov	r1, r9
 800989e:	f7f6 fd13 	bl	80002c8 <__aeabi_dsub>
 80098a2:	3630      	adds	r6, #48	; 0x30
 80098a4:	f805 6b01 	strb.w	r6, [r5], #1
 80098a8:	4652      	mov	r2, sl
 80098aa:	465b      	mov	r3, fp
 80098ac:	4680      	mov	r8, r0
 80098ae:	4689      	mov	r9, r1
 80098b0:	f7f7 f934 	bl	8000b1c <__aeabi_dcmplt>
 80098b4:	2800      	cmp	r0, #0
 80098b6:	d163      	bne.n	8009980 <_dtoa_r+0x608>
 80098b8:	4642      	mov	r2, r8
 80098ba:	464b      	mov	r3, r9
 80098bc:	4936      	ldr	r1, [pc, #216]	; (8009998 <_dtoa_r+0x620>)
 80098be:	2000      	movs	r0, #0
 80098c0:	f7f6 fd02 	bl	80002c8 <__aeabi_dsub>
 80098c4:	4652      	mov	r2, sl
 80098c6:	465b      	mov	r3, fp
 80098c8:	f7f7 f928 	bl	8000b1c <__aeabi_dcmplt>
 80098cc:	2800      	cmp	r0, #0
 80098ce:	f040 80b5 	bne.w	8009a3c <_dtoa_r+0x6c4>
 80098d2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80098d4:	429d      	cmp	r5, r3
 80098d6:	d081      	beq.n	80097dc <_dtoa_r+0x464>
 80098d8:	4b30      	ldr	r3, [pc, #192]	; (800999c <_dtoa_r+0x624>)
 80098da:	2200      	movs	r2, #0
 80098dc:	4650      	mov	r0, sl
 80098de:	4659      	mov	r1, fp
 80098e0:	f7f6 feaa 	bl	8000638 <__aeabi_dmul>
 80098e4:	4b2d      	ldr	r3, [pc, #180]	; (800999c <_dtoa_r+0x624>)
 80098e6:	4682      	mov	sl, r0
 80098e8:	468b      	mov	fp, r1
 80098ea:	4640      	mov	r0, r8
 80098ec:	4649      	mov	r1, r9
 80098ee:	2200      	movs	r2, #0
 80098f0:	f7f6 fea2 	bl	8000638 <__aeabi_dmul>
 80098f4:	4680      	mov	r8, r0
 80098f6:	4689      	mov	r9, r1
 80098f8:	e7c6      	b.n	8009888 <_dtoa_r+0x510>
 80098fa:	4650      	mov	r0, sl
 80098fc:	4659      	mov	r1, fp
 80098fe:	f7f6 fe9b 	bl	8000638 <__aeabi_dmul>
 8009902:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009904:	9d01      	ldr	r5, [sp, #4]
 8009906:	930f      	str	r3, [sp, #60]	; 0x3c
 8009908:	4682      	mov	sl, r0
 800990a:	468b      	mov	fp, r1
 800990c:	4649      	mov	r1, r9
 800990e:	4640      	mov	r0, r8
 8009910:	f7f7 f942 	bl	8000b98 <__aeabi_d2iz>
 8009914:	4606      	mov	r6, r0
 8009916:	f7f6 fe25 	bl	8000564 <__aeabi_i2d>
 800991a:	3630      	adds	r6, #48	; 0x30
 800991c:	4602      	mov	r2, r0
 800991e:	460b      	mov	r3, r1
 8009920:	4640      	mov	r0, r8
 8009922:	4649      	mov	r1, r9
 8009924:	f7f6 fcd0 	bl	80002c8 <__aeabi_dsub>
 8009928:	f805 6b01 	strb.w	r6, [r5], #1
 800992c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800992e:	429d      	cmp	r5, r3
 8009930:	4680      	mov	r8, r0
 8009932:	4689      	mov	r9, r1
 8009934:	f04f 0200 	mov.w	r2, #0
 8009938:	d124      	bne.n	8009984 <_dtoa_r+0x60c>
 800993a:	4b1b      	ldr	r3, [pc, #108]	; (80099a8 <_dtoa_r+0x630>)
 800993c:	4650      	mov	r0, sl
 800993e:	4659      	mov	r1, fp
 8009940:	f7f6 fcc4 	bl	80002cc <__adddf3>
 8009944:	4602      	mov	r2, r0
 8009946:	460b      	mov	r3, r1
 8009948:	4640      	mov	r0, r8
 800994a:	4649      	mov	r1, r9
 800994c:	f7f7 f904 	bl	8000b58 <__aeabi_dcmpgt>
 8009950:	2800      	cmp	r0, #0
 8009952:	d173      	bne.n	8009a3c <_dtoa_r+0x6c4>
 8009954:	4652      	mov	r2, sl
 8009956:	465b      	mov	r3, fp
 8009958:	4913      	ldr	r1, [pc, #76]	; (80099a8 <_dtoa_r+0x630>)
 800995a:	2000      	movs	r0, #0
 800995c:	f7f6 fcb4 	bl	80002c8 <__aeabi_dsub>
 8009960:	4602      	mov	r2, r0
 8009962:	460b      	mov	r3, r1
 8009964:	4640      	mov	r0, r8
 8009966:	4649      	mov	r1, r9
 8009968:	f7f7 f8d8 	bl	8000b1c <__aeabi_dcmplt>
 800996c:	2800      	cmp	r0, #0
 800996e:	f43f af35 	beq.w	80097dc <_dtoa_r+0x464>
 8009972:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8009974:	1e6b      	subs	r3, r5, #1
 8009976:	930f      	str	r3, [sp, #60]	; 0x3c
 8009978:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800997c:	2b30      	cmp	r3, #48	; 0x30
 800997e:	d0f8      	beq.n	8009972 <_dtoa_r+0x5fa>
 8009980:	9700      	str	r7, [sp, #0]
 8009982:	e049      	b.n	8009a18 <_dtoa_r+0x6a0>
 8009984:	4b05      	ldr	r3, [pc, #20]	; (800999c <_dtoa_r+0x624>)
 8009986:	f7f6 fe57 	bl	8000638 <__aeabi_dmul>
 800998a:	4680      	mov	r8, r0
 800998c:	4689      	mov	r9, r1
 800998e:	e7bd      	b.n	800990c <_dtoa_r+0x594>
 8009990:	0800b708 	.word	0x0800b708
 8009994:	0800b6e0 	.word	0x0800b6e0
 8009998:	3ff00000 	.word	0x3ff00000
 800999c:	40240000 	.word	0x40240000
 80099a0:	401c0000 	.word	0x401c0000
 80099a4:	40140000 	.word	0x40140000
 80099a8:	3fe00000 	.word	0x3fe00000
 80099ac:	9d01      	ldr	r5, [sp, #4]
 80099ae:	4656      	mov	r6, sl
 80099b0:	465f      	mov	r7, fp
 80099b2:	4642      	mov	r2, r8
 80099b4:	464b      	mov	r3, r9
 80099b6:	4630      	mov	r0, r6
 80099b8:	4639      	mov	r1, r7
 80099ba:	f7f6 ff67 	bl	800088c <__aeabi_ddiv>
 80099be:	f7f7 f8eb 	bl	8000b98 <__aeabi_d2iz>
 80099c2:	4682      	mov	sl, r0
 80099c4:	f7f6 fdce 	bl	8000564 <__aeabi_i2d>
 80099c8:	4642      	mov	r2, r8
 80099ca:	464b      	mov	r3, r9
 80099cc:	f7f6 fe34 	bl	8000638 <__aeabi_dmul>
 80099d0:	4602      	mov	r2, r0
 80099d2:	460b      	mov	r3, r1
 80099d4:	4630      	mov	r0, r6
 80099d6:	4639      	mov	r1, r7
 80099d8:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 80099dc:	f7f6 fc74 	bl	80002c8 <__aeabi_dsub>
 80099e0:	f805 6b01 	strb.w	r6, [r5], #1
 80099e4:	9e01      	ldr	r6, [sp, #4]
 80099e6:	9f03      	ldr	r7, [sp, #12]
 80099e8:	1bae      	subs	r6, r5, r6
 80099ea:	42b7      	cmp	r7, r6
 80099ec:	4602      	mov	r2, r0
 80099ee:	460b      	mov	r3, r1
 80099f0:	d135      	bne.n	8009a5e <_dtoa_r+0x6e6>
 80099f2:	f7f6 fc6b 	bl	80002cc <__adddf3>
 80099f6:	4642      	mov	r2, r8
 80099f8:	464b      	mov	r3, r9
 80099fa:	4606      	mov	r6, r0
 80099fc:	460f      	mov	r7, r1
 80099fe:	f7f7 f8ab 	bl	8000b58 <__aeabi_dcmpgt>
 8009a02:	b9d0      	cbnz	r0, 8009a3a <_dtoa_r+0x6c2>
 8009a04:	4642      	mov	r2, r8
 8009a06:	464b      	mov	r3, r9
 8009a08:	4630      	mov	r0, r6
 8009a0a:	4639      	mov	r1, r7
 8009a0c:	f7f7 f87c 	bl	8000b08 <__aeabi_dcmpeq>
 8009a10:	b110      	cbz	r0, 8009a18 <_dtoa_r+0x6a0>
 8009a12:	f01a 0f01 	tst.w	sl, #1
 8009a16:	d110      	bne.n	8009a3a <_dtoa_r+0x6c2>
 8009a18:	4620      	mov	r0, r4
 8009a1a:	ee18 1a10 	vmov	r1, s16
 8009a1e:	f000 fc2b 	bl	800a278 <_Bfree>
 8009a22:	2300      	movs	r3, #0
 8009a24:	9800      	ldr	r0, [sp, #0]
 8009a26:	702b      	strb	r3, [r5, #0]
 8009a28:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009a2a:	3001      	adds	r0, #1
 8009a2c:	6018      	str	r0, [r3, #0]
 8009a2e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009a30:	2b00      	cmp	r3, #0
 8009a32:	f43f acf1 	beq.w	8009418 <_dtoa_r+0xa0>
 8009a36:	601d      	str	r5, [r3, #0]
 8009a38:	e4ee      	b.n	8009418 <_dtoa_r+0xa0>
 8009a3a:	9f00      	ldr	r7, [sp, #0]
 8009a3c:	462b      	mov	r3, r5
 8009a3e:	461d      	mov	r5, r3
 8009a40:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009a44:	2a39      	cmp	r2, #57	; 0x39
 8009a46:	d106      	bne.n	8009a56 <_dtoa_r+0x6de>
 8009a48:	9a01      	ldr	r2, [sp, #4]
 8009a4a:	429a      	cmp	r2, r3
 8009a4c:	d1f7      	bne.n	8009a3e <_dtoa_r+0x6c6>
 8009a4e:	9901      	ldr	r1, [sp, #4]
 8009a50:	2230      	movs	r2, #48	; 0x30
 8009a52:	3701      	adds	r7, #1
 8009a54:	700a      	strb	r2, [r1, #0]
 8009a56:	781a      	ldrb	r2, [r3, #0]
 8009a58:	3201      	adds	r2, #1
 8009a5a:	701a      	strb	r2, [r3, #0]
 8009a5c:	e790      	b.n	8009980 <_dtoa_r+0x608>
 8009a5e:	4ba6      	ldr	r3, [pc, #664]	; (8009cf8 <_dtoa_r+0x980>)
 8009a60:	2200      	movs	r2, #0
 8009a62:	f7f6 fde9 	bl	8000638 <__aeabi_dmul>
 8009a66:	2200      	movs	r2, #0
 8009a68:	2300      	movs	r3, #0
 8009a6a:	4606      	mov	r6, r0
 8009a6c:	460f      	mov	r7, r1
 8009a6e:	f7f7 f84b 	bl	8000b08 <__aeabi_dcmpeq>
 8009a72:	2800      	cmp	r0, #0
 8009a74:	d09d      	beq.n	80099b2 <_dtoa_r+0x63a>
 8009a76:	e7cf      	b.n	8009a18 <_dtoa_r+0x6a0>
 8009a78:	9a08      	ldr	r2, [sp, #32]
 8009a7a:	2a00      	cmp	r2, #0
 8009a7c:	f000 80d7 	beq.w	8009c2e <_dtoa_r+0x8b6>
 8009a80:	9a06      	ldr	r2, [sp, #24]
 8009a82:	2a01      	cmp	r2, #1
 8009a84:	f300 80ba 	bgt.w	8009bfc <_dtoa_r+0x884>
 8009a88:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009a8a:	2a00      	cmp	r2, #0
 8009a8c:	f000 80b2 	beq.w	8009bf4 <_dtoa_r+0x87c>
 8009a90:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8009a94:	9e07      	ldr	r6, [sp, #28]
 8009a96:	9d04      	ldr	r5, [sp, #16]
 8009a98:	9a04      	ldr	r2, [sp, #16]
 8009a9a:	441a      	add	r2, r3
 8009a9c:	9204      	str	r2, [sp, #16]
 8009a9e:	9a05      	ldr	r2, [sp, #20]
 8009aa0:	2101      	movs	r1, #1
 8009aa2:	441a      	add	r2, r3
 8009aa4:	4620      	mov	r0, r4
 8009aa6:	9205      	str	r2, [sp, #20]
 8009aa8:	f000 fc9e 	bl	800a3e8 <__i2b>
 8009aac:	4607      	mov	r7, r0
 8009aae:	2d00      	cmp	r5, #0
 8009ab0:	dd0c      	ble.n	8009acc <_dtoa_r+0x754>
 8009ab2:	9b05      	ldr	r3, [sp, #20]
 8009ab4:	2b00      	cmp	r3, #0
 8009ab6:	dd09      	ble.n	8009acc <_dtoa_r+0x754>
 8009ab8:	42ab      	cmp	r3, r5
 8009aba:	9a04      	ldr	r2, [sp, #16]
 8009abc:	bfa8      	it	ge
 8009abe:	462b      	movge	r3, r5
 8009ac0:	1ad2      	subs	r2, r2, r3
 8009ac2:	9204      	str	r2, [sp, #16]
 8009ac4:	9a05      	ldr	r2, [sp, #20]
 8009ac6:	1aed      	subs	r5, r5, r3
 8009ac8:	1ad3      	subs	r3, r2, r3
 8009aca:	9305      	str	r3, [sp, #20]
 8009acc:	9b07      	ldr	r3, [sp, #28]
 8009ace:	b31b      	cbz	r3, 8009b18 <_dtoa_r+0x7a0>
 8009ad0:	9b08      	ldr	r3, [sp, #32]
 8009ad2:	2b00      	cmp	r3, #0
 8009ad4:	f000 80af 	beq.w	8009c36 <_dtoa_r+0x8be>
 8009ad8:	2e00      	cmp	r6, #0
 8009ada:	dd13      	ble.n	8009b04 <_dtoa_r+0x78c>
 8009adc:	4639      	mov	r1, r7
 8009ade:	4632      	mov	r2, r6
 8009ae0:	4620      	mov	r0, r4
 8009ae2:	f000 fd41 	bl	800a568 <__pow5mult>
 8009ae6:	ee18 2a10 	vmov	r2, s16
 8009aea:	4601      	mov	r1, r0
 8009aec:	4607      	mov	r7, r0
 8009aee:	4620      	mov	r0, r4
 8009af0:	f000 fc90 	bl	800a414 <__multiply>
 8009af4:	ee18 1a10 	vmov	r1, s16
 8009af8:	4680      	mov	r8, r0
 8009afa:	4620      	mov	r0, r4
 8009afc:	f000 fbbc 	bl	800a278 <_Bfree>
 8009b00:	ee08 8a10 	vmov	s16, r8
 8009b04:	9b07      	ldr	r3, [sp, #28]
 8009b06:	1b9a      	subs	r2, r3, r6
 8009b08:	d006      	beq.n	8009b18 <_dtoa_r+0x7a0>
 8009b0a:	ee18 1a10 	vmov	r1, s16
 8009b0e:	4620      	mov	r0, r4
 8009b10:	f000 fd2a 	bl	800a568 <__pow5mult>
 8009b14:	ee08 0a10 	vmov	s16, r0
 8009b18:	2101      	movs	r1, #1
 8009b1a:	4620      	mov	r0, r4
 8009b1c:	f000 fc64 	bl	800a3e8 <__i2b>
 8009b20:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009b22:	2b00      	cmp	r3, #0
 8009b24:	4606      	mov	r6, r0
 8009b26:	f340 8088 	ble.w	8009c3a <_dtoa_r+0x8c2>
 8009b2a:	461a      	mov	r2, r3
 8009b2c:	4601      	mov	r1, r0
 8009b2e:	4620      	mov	r0, r4
 8009b30:	f000 fd1a 	bl	800a568 <__pow5mult>
 8009b34:	9b06      	ldr	r3, [sp, #24]
 8009b36:	2b01      	cmp	r3, #1
 8009b38:	4606      	mov	r6, r0
 8009b3a:	f340 8081 	ble.w	8009c40 <_dtoa_r+0x8c8>
 8009b3e:	f04f 0800 	mov.w	r8, #0
 8009b42:	6933      	ldr	r3, [r6, #16]
 8009b44:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8009b48:	6918      	ldr	r0, [r3, #16]
 8009b4a:	f000 fbfd 	bl	800a348 <__hi0bits>
 8009b4e:	f1c0 0020 	rsb	r0, r0, #32
 8009b52:	9b05      	ldr	r3, [sp, #20]
 8009b54:	4418      	add	r0, r3
 8009b56:	f010 001f 	ands.w	r0, r0, #31
 8009b5a:	f000 8092 	beq.w	8009c82 <_dtoa_r+0x90a>
 8009b5e:	f1c0 0320 	rsb	r3, r0, #32
 8009b62:	2b04      	cmp	r3, #4
 8009b64:	f340 808a 	ble.w	8009c7c <_dtoa_r+0x904>
 8009b68:	f1c0 001c 	rsb	r0, r0, #28
 8009b6c:	9b04      	ldr	r3, [sp, #16]
 8009b6e:	4403      	add	r3, r0
 8009b70:	9304      	str	r3, [sp, #16]
 8009b72:	9b05      	ldr	r3, [sp, #20]
 8009b74:	4403      	add	r3, r0
 8009b76:	4405      	add	r5, r0
 8009b78:	9305      	str	r3, [sp, #20]
 8009b7a:	9b04      	ldr	r3, [sp, #16]
 8009b7c:	2b00      	cmp	r3, #0
 8009b7e:	dd07      	ble.n	8009b90 <_dtoa_r+0x818>
 8009b80:	ee18 1a10 	vmov	r1, s16
 8009b84:	461a      	mov	r2, r3
 8009b86:	4620      	mov	r0, r4
 8009b88:	f000 fd48 	bl	800a61c <__lshift>
 8009b8c:	ee08 0a10 	vmov	s16, r0
 8009b90:	9b05      	ldr	r3, [sp, #20]
 8009b92:	2b00      	cmp	r3, #0
 8009b94:	dd05      	ble.n	8009ba2 <_dtoa_r+0x82a>
 8009b96:	4631      	mov	r1, r6
 8009b98:	461a      	mov	r2, r3
 8009b9a:	4620      	mov	r0, r4
 8009b9c:	f000 fd3e 	bl	800a61c <__lshift>
 8009ba0:	4606      	mov	r6, r0
 8009ba2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009ba4:	2b00      	cmp	r3, #0
 8009ba6:	d06e      	beq.n	8009c86 <_dtoa_r+0x90e>
 8009ba8:	ee18 0a10 	vmov	r0, s16
 8009bac:	4631      	mov	r1, r6
 8009bae:	f000 fda5 	bl	800a6fc <__mcmp>
 8009bb2:	2800      	cmp	r0, #0
 8009bb4:	da67      	bge.n	8009c86 <_dtoa_r+0x90e>
 8009bb6:	9b00      	ldr	r3, [sp, #0]
 8009bb8:	3b01      	subs	r3, #1
 8009bba:	ee18 1a10 	vmov	r1, s16
 8009bbe:	9300      	str	r3, [sp, #0]
 8009bc0:	220a      	movs	r2, #10
 8009bc2:	2300      	movs	r3, #0
 8009bc4:	4620      	mov	r0, r4
 8009bc6:	f000 fb79 	bl	800a2bc <__multadd>
 8009bca:	9b08      	ldr	r3, [sp, #32]
 8009bcc:	ee08 0a10 	vmov	s16, r0
 8009bd0:	2b00      	cmp	r3, #0
 8009bd2:	f000 81b1 	beq.w	8009f38 <_dtoa_r+0xbc0>
 8009bd6:	2300      	movs	r3, #0
 8009bd8:	4639      	mov	r1, r7
 8009bda:	220a      	movs	r2, #10
 8009bdc:	4620      	mov	r0, r4
 8009bde:	f000 fb6d 	bl	800a2bc <__multadd>
 8009be2:	9b02      	ldr	r3, [sp, #8]
 8009be4:	2b00      	cmp	r3, #0
 8009be6:	4607      	mov	r7, r0
 8009be8:	f300 808e 	bgt.w	8009d08 <_dtoa_r+0x990>
 8009bec:	9b06      	ldr	r3, [sp, #24]
 8009bee:	2b02      	cmp	r3, #2
 8009bf0:	dc51      	bgt.n	8009c96 <_dtoa_r+0x91e>
 8009bf2:	e089      	b.n	8009d08 <_dtoa_r+0x990>
 8009bf4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009bf6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8009bfa:	e74b      	b.n	8009a94 <_dtoa_r+0x71c>
 8009bfc:	9b03      	ldr	r3, [sp, #12]
 8009bfe:	1e5e      	subs	r6, r3, #1
 8009c00:	9b07      	ldr	r3, [sp, #28]
 8009c02:	42b3      	cmp	r3, r6
 8009c04:	bfbf      	itttt	lt
 8009c06:	9b07      	ldrlt	r3, [sp, #28]
 8009c08:	9607      	strlt	r6, [sp, #28]
 8009c0a:	1af2      	sublt	r2, r6, r3
 8009c0c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8009c0e:	bfb6      	itet	lt
 8009c10:	189b      	addlt	r3, r3, r2
 8009c12:	1b9e      	subge	r6, r3, r6
 8009c14:	930a      	strlt	r3, [sp, #40]	; 0x28
 8009c16:	9b03      	ldr	r3, [sp, #12]
 8009c18:	bfb8      	it	lt
 8009c1a:	2600      	movlt	r6, #0
 8009c1c:	2b00      	cmp	r3, #0
 8009c1e:	bfb7      	itett	lt
 8009c20:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8009c24:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8009c28:	1a9d      	sublt	r5, r3, r2
 8009c2a:	2300      	movlt	r3, #0
 8009c2c:	e734      	b.n	8009a98 <_dtoa_r+0x720>
 8009c2e:	9e07      	ldr	r6, [sp, #28]
 8009c30:	9d04      	ldr	r5, [sp, #16]
 8009c32:	9f08      	ldr	r7, [sp, #32]
 8009c34:	e73b      	b.n	8009aae <_dtoa_r+0x736>
 8009c36:	9a07      	ldr	r2, [sp, #28]
 8009c38:	e767      	b.n	8009b0a <_dtoa_r+0x792>
 8009c3a:	9b06      	ldr	r3, [sp, #24]
 8009c3c:	2b01      	cmp	r3, #1
 8009c3e:	dc18      	bgt.n	8009c72 <_dtoa_r+0x8fa>
 8009c40:	f1ba 0f00 	cmp.w	sl, #0
 8009c44:	d115      	bne.n	8009c72 <_dtoa_r+0x8fa>
 8009c46:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009c4a:	b993      	cbnz	r3, 8009c72 <_dtoa_r+0x8fa>
 8009c4c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8009c50:	0d1b      	lsrs	r3, r3, #20
 8009c52:	051b      	lsls	r3, r3, #20
 8009c54:	b183      	cbz	r3, 8009c78 <_dtoa_r+0x900>
 8009c56:	9b04      	ldr	r3, [sp, #16]
 8009c58:	3301      	adds	r3, #1
 8009c5a:	9304      	str	r3, [sp, #16]
 8009c5c:	9b05      	ldr	r3, [sp, #20]
 8009c5e:	3301      	adds	r3, #1
 8009c60:	9305      	str	r3, [sp, #20]
 8009c62:	f04f 0801 	mov.w	r8, #1
 8009c66:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009c68:	2b00      	cmp	r3, #0
 8009c6a:	f47f af6a 	bne.w	8009b42 <_dtoa_r+0x7ca>
 8009c6e:	2001      	movs	r0, #1
 8009c70:	e76f      	b.n	8009b52 <_dtoa_r+0x7da>
 8009c72:	f04f 0800 	mov.w	r8, #0
 8009c76:	e7f6      	b.n	8009c66 <_dtoa_r+0x8ee>
 8009c78:	4698      	mov	r8, r3
 8009c7a:	e7f4      	b.n	8009c66 <_dtoa_r+0x8ee>
 8009c7c:	f43f af7d 	beq.w	8009b7a <_dtoa_r+0x802>
 8009c80:	4618      	mov	r0, r3
 8009c82:	301c      	adds	r0, #28
 8009c84:	e772      	b.n	8009b6c <_dtoa_r+0x7f4>
 8009c86:	9b03      	ldr	r3, [sp, #12]
 8009c88:	2b00      	cmp	r3, #0
 8009c8a:	dc37      	bgt.n	8009cfc <_dtoa_r+0x984>
 8009c8c:	9b06      	ldr	r3, [sp, #24]
 8009c8e:	2b02      	cmp	r3, #2
 8009c90:	dd34      	ble.n	8009cfc <_dtoa_r+0x984>
 8009c92:	9b03      	ldr	r3, [sp, #12]
 8009c94:	9302      	str	r3, [sp, #8]
 8009c96:	9b02      	ldr	r3, [sp, #8]
 8009c98:	b96b      	cbnz	r3, 8009cb6 <_dtoa_r+0x93e>
 8009c9a:	4631      	mov	r1, r6
 8009c9c:	2205      	movs	r2, #5
 8009c9e:	4620      	mov	r0, r4
 8009ca0:	f000 fb0c 	bl	800a2bc <__multadd>
 8009ca4:	4601      	mov	r1, r0
 8009ca6:	4606      	mov	r6, r0
 8009ca8:	ee18 0a10 	vmov	r0, s16
 8009cac:	f000 fd26 	bl	800a6fc <__mcmp>
 8009cb0:	2800      	cmp	r0, #0
 8009cb2:	f73f adbb 	bgt.w	800982c <_dtoa_r+0x4b4>
 8009cb6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009cb8:	9d01      	ldr	r5, [sp, #4]
 8009cba:	43db      	mvns	r3, r3
 8009cbc:	9300      	str	r3, [sp, #0]
 8009cbe:	f04f 0800 	mov.w	r8, #0
 8009cc2:	4631      	mov	r1, r6
 8009cc4:	4620      	mov	r0, r4
 8009cc6:	f000 fad7 	bl	800a278 <_Bfree>
 8009cca:	2f00      	cmp	r7, #0
 8009ccc:	f43f aea4 	beq.w	8009a18 <_dtoa_r+0x6a0>
 8009cd0:	f1b8 0f00 	cmp.w	r8, #0
 8009cd4:	d005      	beq.n	8009ce2 <_dtoa_r+0x96a>
 8009cd6:	45b8      	cmp	r8, r7
 8009cd8:	d003      	beq.n	8009ce2 <_dtoa_r+0x96a>
 8009cda:	4641      	mov	r1, r8
 8009cdc:	4620      	mov	r0, r4
 8009cde:	f000 facb 	bl	800a278 <_Bfree>
 8009ce2:	4639      	mov	r1, r7
 8009ce4:	4620      	mov	r0, r4
 8009ce6:	f000 fac7 	bl	800a278 <_Bfree>
 8009cea:	e695      	b.n	8009a18 <_dtoa_r+0x6a0>
 8009cec:	2600      	movs	r6, #0
 8009cee:	4637      	mov	r7, r6
 8009cf0:	e7e1      	b.n	8009cb6 <_dtoa_r+0x93e>
 8009cf2:	9700      	str	r7, [sp, #0]
 8009cf4:	4637      	mov	r7, r6
 8009cf6:	e599      	b.n	800982c <_dtoa_r+0x4b4>
 8009cf8:	40240000 	.word	0x40240000
 8009cfc:	9b08      	ldr	r3, [sp, #32]
 8009cfe:	2b00      	cmp	r3, #0
 8009d00:	f000 80ca 	beq.w	8009e98 <_dtoa_r+0xb20>
 8009d04:	9b03      	ldr	r3, [sp, #12]
 8009d06:	9302      	str	r3, [sp, #8]
 8009d08:	2d00      	cmp	r5, #0
 8009d0a:	dd05      	ble.n	8009d18 <_dtoa_r+0x9a0>
 8009d0c:	4639      	mov	r1, r7
 8009d0e:	462a      	mov	r2, r5
 8009d10:	4620      	mov	r0, r4
 8009d12:	f000 fc83 	bl	800a61c <__lshift>
 8009d16:	4607      	mov	r7, r0
 8009d18:	f1b8 0f00 	cmp.w	r8, #0
 8009d1c:	d05b      	beq.n	8009dd6 <_dtoa_r+0xa5e>
 8009d1e:	6879      	ldr	r1, [r7, #4]
 8009d20:	4620      	mov	r0, r4
 8009d22:	f000 fa69 	bl	800a1f8 <_Balloc>
 8009d26:	4605      	mov	r5, r0
 8009d28:	b928      	cbnz	r0, 8009d36 <_dtoa_r+0x9be>
 8009d2a:	4b87      	ldr	r3, [pc, #540]	; (8009f48 <_dtoa_r+0xbd0>)
 8009d2c:	4602      	mov	r2, r0
 8009d2e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8009d32:	f7ff bb3b 	b.w	80093ac <_dtoa_r+0x34>
 8009d36:	693a      	ldr	r2, [r7, #16]
 8009d38:	3202      	adds	r2, #2
 8009d3a:	0092      	lsls	r2, r2, #2
 8009d3c:	f107 010c 	add.w	r1, r7, #12
 8009d40:	300c      	adds	r0, #12
 8009d42:	f7fe fa82 	bl	800824a <memcpy>
 8009d46:	2201      	movs	r2, #1
 8009d48:	4629      	mov	r1, r5
 8009d4a:	4620      	mov	r0, r4
 8009d4c:	f000 fc66 	bl	800a61c <__lshift>
 8009d50:	9b01      	ldr	r3, [sp, #4]
 8009d52:	f103 0901 	add.w	r9, r3, #1
 8009d56:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8009d5a:	4413      	add	r3, r2
 8009d5c:	9305      	str	r3, [sp, #20]
 8009d5e:	f00a 0301 	and.w	r3, sl, #1
 8009d62:	46b8      	mov	r8, r7
 8009d64:	9304      	str	r3, [sp, #16]
 8009d66:	4607      	mov	r7, r0
 8009d68:	4631      	mov	r1, r6
 8009d6a:	ee18 0a10 	vmov	r0, s16
 8009d6e:	f7ff fa75 	bl	800925c <quorem>
 8009d72:	4641      	mov	r1, r8
 8009d74:	9002      	str	r0, [sp, #8]
 8009d76:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8009d7a:	ee18 0a10 	vmov	r0, s16
 8009d7e:	f000 fcbd 	bl	800a6fc <__mcmp>
 8009d82:	463a      	mov	r2, r7
 8009d84:	9003      	str	r0, [sp, #12]
 8009d86:	4631      	mov	r1, r6
 8009d88:	4620      	mov	r0, r4
 8009d8a:	f000 fcd3 	bl	800a734 <__mdiff>
 8009d8e:	68c2      	ldr	r2, [r0, #12]
 8009d90:	f109 3bff 	add.w	fp, r9, #4294967295
 8009d94:	4605      	mov	r5, r0
 8009d96:	bb02      	cbnz	r2, 8009dda <_dtoa_r+0xa62>
 8009d98:	4601      	mov	r1, r0
 8009d9a:	ee18 0a10 	vmov	r0, s16
 8009d9e:	f000 fcad 	bl	800a6fc <__mcmp>
 8009da2:	4602      	mov	r2, r0
 8009da4:	4629      	mov	r1, r5
 8009da6:	4620      	mov	r0, r4
 8009da8:	9207      	str	r2, [sp, #28]
 8009daa:	f000 fa65 	bl	800a278 <_Bfree>
 8009dae:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8009db2:	ea43 0102 	orr.w	r1, r3, r2
 8009db6:	9b04      	ldr	r3, [sp, #16]
 8009db8:	430b      	orrs	r3, r1
 8009dba:	464d      	mov	r5, r9
 8009dbc:	d10f      	bne.n	8009dde <_dtoa_r+0xa66>
 8009dbe:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8009dc2:	d02a      	beq.n	8009e1a <_dtoa_r+0xaa2>
 8009dc4:	9b03      	ldr	r3, [sp, #12]
 8009dc6:	2b00      	cmp	r3, #0
 8009dc8:	dd02      	ble.n	8009dd0 <_dtoa_r+0xa58>
 8009dca:	9b02      	ldr	r3, [sp, #8]
 8009dcc:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8009dd0:	f88b a000 	strb.w	sl, [fp]
 8009dd4:	e775      	b.n	8009cc2 <_dtoa_r+0x94a>
 8009dd6:	4638      	mov	r0, r7
 8009dd8:	e7ba      	b.n	8009d50 <_dtoa_r+0x9d8>
 8009dda:	2201      	movs	r2, #1
 8009ddc:	e7e2      	b.n	8009da4 <_dtoa_r+0xa2c>
 8009dde:	9b03      	ldr	r3, [sp, #12]
 8009de0:	2b00      	cmp	r3, #0
 8009de2:	db04      	blt.n	8009dee <_dtoa_r+0xa76>
 8009de4:	9906      	ldr	r1, [sp, #24]
 8009de6:	430b      	orrs	r3, r1
 8009de8:	9904      	ldr	r1, [sp, #16]
 8009dea:	430b      	orrs	r3, r1
 8009dec:	d122      	bne.n	8009e34 <_dtoa_r+0xabc>
 8009dee:	2a00      	cmp	r2, #0
 8009df0:	ddee      	ble.n	8009dd0 <_dtoa_r+0xa58>
 8009df2:	ee18 1a10 	vmov	r1, s16
 8009df6:	2201      	movs	r2, #1
 8009df8:	4620      	mov	r0, r4
 8009dfa:	f000 fc0f 	bl	800a61c <__lshift>
 8009dfe:	4631      	mov	r1, r6
 8009e00:	ee08 0a10 	vmov	s16, r0
 8009e04:	f000 fc7a 	bl	800a6fc <__mcmp>
 8009e08:	2800      	cmp	r0, #0
 8009e0a:	dc03      	bgt.n	8009e14 <_dtoa_r+0xa9c>
 8009e0c:	d1e0      	bne.n	8009dd0 <_dtoa_r+0xa58>
 8009e0e:	f01a 0f01 	tst.w	sl, #1
 8009e12:	d0dd      	beq.n	8009dd0 <_dtoa_r+0xa58>
 8009e14:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8009e18:	d1d7      	bne.n	8009dca <_dtoa_r+0xa52>
 8009e1a:	2339      	movs	r3, #57	; 0x39
 8009e1c:	f88b 3000 	strb.w	r3, [fp]
 8009e20:	462b      	mov	r3, r5
 8009e22:	461d      	mov	r5, r3
 8009e24:	3b01      	subs	r3, #1
 8009e26:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8009e2a:	2a39      	cmp	r2, #57	; 0x39
 8009e2c:	d071      	beq.n	8009f12 <_dtoa_r+0xb9a>
 8009e2e:	3201      	adds	r2, #1
 8009e30:	701a      	strb	r2, [r3, #0]
 8009e32:	e746      	b.n	8009cc2 <_dtoa_r+0x94a>
 8009e34:	2a00      	cmp	r2, #0
 8009e36:	dd07      	ble.n	8009e48 <_dtoa_r+0xad0>
 8009e38:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8009e3c:	d0ed      	beq.n	8009e1a <_dtoa_r+0xaa2>
 8009e3e:	f10a 0301 	add.w	r3, sl, #1
 8009e42:	f88b 3000 	strb.w	r3, [fp]
 8009e46:	e73c      	b.n	8009cc2 <_dtoa_r+0x94a>
 8009e48:	9b05      	ldr	r3, [sp, #20]
 8009e4a:	f809 ac01 	strb.w	sl, [r9, #-1]
 8009e4e:	4599      	cmp	r9, r3
 8009e50:	d047      	beq.n	8009ee2 <_dtoa_r+0xb6a>
 8009e52:	ee18 1a10 	vmov	r1, s16
 8009e56:	2300      	movs	r3, #0
 8009e58:	220a      	movs	r2, #10
 8009e5a:	4620      	mov	r0, r4
 8009e5c:	f000 fa2e 	bl	800a2bc <__multadd>
 8009e60:	45b8      	cmp	r8, r7
 8009e62:	ee08 0a10 	vmov	s16, r0
 8009e66:	f04f 0300 	mov.w	r3, #0
 8009e6a:	f04f 020a 	mov.w	r2, #10
 8009e6e:	4641      	mov	r1, r8
 8009e70:	4620      	mov	r0, r4
 8009e72:	d106      	bne.n	8009e82 <_dtoa_r+0xb0a>
 8009e74:	f000 fa22 	bl	800a2bc <__multadd>
 8009e78:	4680      	mov	r8, r0
 8009e7a:	4607      	mov	r7, r0
 8009e7c:	f109 0901 	add.w	r9, r9, #1
 8009e80:	e772      	b.n	8009d68 <_dtoa_r+0x9f0>
 8009e82:	f000 fa1b 	bl	800a2bc <__multadd>
 8009e86:	4639      	mov	r1, r7
 8009e88:	4680      	mov	r8, r0
 8009e8a:	2300      	movs	r3, #0
 8009e8c:	220a      	movs	r2, #10
 8009e8e:	4620      	mov	r0, r4
 8009e90:	f000 fa14 	bl	800a2bc <__multadd>
 8009e94:	4607      	mov	r7, r0
 8009e96:	e7f1      	b.n	8009e7c <_dtoa_r+0xb04>
 8009e98:	9b03      	ldr	r3, [sp, #12]
 8009e9a:	9302      	str	r3, [sp, #8]
 8009e9c:	9d01      	ldr	r5, [sp, #4]
 8009e9e:	ee18 0a10 	vmov	r0, s16
 8009ea2:	4631      	mov	r1, r6
 8009ea4:	f7ff f9da 	bl	800925c <quorem>
 8009ea8:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8009eac:	9b01      	ldr	r3, [sp, #4]
 8009eae:	f805 ab01 	strb.w	sl, [r5], #1
 8009eb2:	1aea      	subs	r2, r5, r3
 8009eb4:	9b02      	ldr	r3, [sp, #8]
 8009eb6:	4293      	cmp	r3, r2
 8009eb8:	dd09      	ble.n	8009ece <_dtoa_r+0xb56>
 8009eba:	ee18 1a10 	vmov	r1, s16
 8009ebe:	2300      	movs	r3, #0
 8009ec0:	220a      	movs	r2, #10
 8009ec2:	4620      	mov	r0, r4
 8009ec4:	f000 f9fa 	bl	800a2bc <__multadd>
 8009ec8:	ee08 0a10 	vmov	s16, r0
 8009ecc:	e7e7      	b.n	8009e9e <_dtoa_r+0xb26>
 8009ece:	9b02      	ldr	r3, [sp, #8]
 8009ed0:	2b00      	cmp	r3, #0
 8009ed2:	bfc8      	it	gt
 8009ed4:	461d      	movgt	r5, r3
 8009ed6:	9b01      	ldr	r3, [sp, #4]
 8009ed8:	bfd8      	it	le
 8009eda:	2501      	movle	r5, #1
 8009edc:	441d      	add	r5, r3
 8009ede:	f04f 0800 	mov.w	r8, #0
 8009ee2:	ee18 1a10 	vmov	r1, s16
 8009ee6:	2201      	movs	r2, #1
 8009ee8:	4620      	mov	r0, r4
 8009eea:	f000 fb97 	bl	800a61c <__lshift>
 8009eee:	4631      	mov	r1, r6
 8009ef0:	ee08 0a10 	vmov	s16, r0
 8009ef4:	f000 fc02 	bl	800a6fc <__mcmp>
 8009ef8:	2800      	cmp	r0, #0
 8009efa:	dc91      	bgt.n	8009e20 <_dtoa_r+0xaa8>
 8009efc:	d102      	bne.n	8009f04 <_dtoa_r+0xb8c>
 8009efe:	f01a 0f01 	tst.w	sl, #1
 8009f02:	d18d      	bne.n	8009e20 <_dtoa_r+0xaa8>
 8009f04:	462b      	mov	r3, r5
 8009f06:	461d      	mov	r5, r3
 8009f08:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009f0c:	2a30      	cmp	r2, #48	; 0x30
 8009f0e:	d0fa      	beq.n	8009f06 <_dtoa_r+0xb8e>
 8009f10:	e6d7      	b.n	8009cc2 <_dtoa_r+0x94a>
 8009f12:	9a01      	ldr	r2, [sp, #4]
 8009f14:	429a      	cmp	r2, r3
 8009f16:	d184      	bne.n	8009e22 <_dtoa_r+0xaaa>
 8009f18:	9b00      	ldr	r3, [sp, #0]
 8009f1a:	3301      	adds	r3, #1
 8009f1c:	9300      	str	r3, [sp, #0]
 8009f1e:	2331      	movs	r3, #49	; 0x31
 8009f20:	7013      	strb	r3, [r2, #0]
 8009f22:	e6ce      	b.n	8009cc2 <_dtoa_r+0x94a>
 8009f24:	4b09      	ldr	r3, [pc, #36]	; (8009f4c <_dtoa_r+0xbd4>)
 8009f26:	f7ff ba95 	b.w	8009454 <_dtoa_r+0xdc>
 8009f2a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009f2c:	2b00      	cmp	r3, #0
 8009f2e:	f47f aa6e 	bne.w	800940e <_dtoa_r+0x96>
 8009f32:	4b07      	ldr	r3, [pc, #28]	; (8009f50 <_dtoa_r+0xbd8>)
 8009f34:	f7ff ba8e 	b.w	8009454 <_dtoa_r+0xdc>
 8009f38:	9b02      	ldr	r3, [sp, #8]
 8009f3a:	2b00      	cmp	r3, #0
 8009f3c:	dcae      	bgt.n	8009e9c <_dtoa_r+0xb24>
 8009f3e:	9b06      	ldr	r3, [sp, #24]
 8009f40:	2b02      	cmp	r3, #2
 8009f42:	f73f aea8 	bgt.w	8009c96 <_dtoa_r+0x91e>
 8009f46:	e7a9      	b.n	8009e9c <_dtoa_r+0xb24>
 8009f48:	0800b66f 	.word	0x0800b66f
 8009f4c:	0800b5cc 	.word	0x0800b5cc
 8009f50:	0800b5f0 	.word	0x0800b5f0

08009f54 <__sflush_r>:
 8009f54:	898a      	ldrh	r2, [r1, #12]
 8009f56:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009f5a:	4605      	mov	r5, r0
 8009f5c:	0710      	lsls	r0, r2, #28
 8009f5e:	460c      	mov	r4, r1
 8009f60:	d458      	bmi.n	800a014 <__sflush_r+0xc0>
 8009f62:	684b      	ldr	r3, [r1, #4]
 8009f64:	2b00      	cmp	r3, #0
 8009f66:	dc05      	bgt.n	8009f74 <__sflush_r+0x20>
 8009f68:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009f6a:	2b00      	cmp	r3, #0
 8009f6c:	dc02      	bgt.n	8009f74 <__sflush_r+0x20>
 8009f6e:	2000      	movs	r0, #0
 8009f70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009f74:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009f76:	2e00      	cmp	r6, #0
 8009f78:	d0f9      	beq.n	8009f6e <__sflush_r+0x1a>
 8009f7a:	2300      	movs	r3, #0
 8009f7c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009f80:	682f      	ldr	r7, [r5, #0]
 8009f82:	602b      	str	r3, [r5, #0]
 8009f84:	d032      	beq.n	8009fec <__sflush_r+0x98>
 8009f86:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009f88:	89a3      	ldrh	r3, [r4, #12]
 8009f8a:	075a      	lsls	r2, r3, #29
 8009f8c:	d505      	bpl.n	8009f9a <__sflush_r+0x46>
 8009f8e:	6863      	ldr	r3, [r4, #4]
 8009f90:	1ac0      	subs	r0, r0, r3
 8009f92:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009f94:	b10b      	cbz	r3, 8009f9a <__sflush_r+0x46>
 8009f96:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009f98:	1ac0      	subs	r0, r0, r3
 8009f9a:	2300      	movs	r3, #0
 8009f9c:	4602      	mov	r2, r0
 8009f9e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009fa0:	6a21      	ldr	r1, [r4, #32]
 8009fa2:	4628      	mov	r0, r5
 8009fa4:	47b0      	blx	r6
 8009fa6:	1c43      	adds	r3, r0, #1
 8009fa8:	89a3      	ldrh	r3, [r4, #12]
 8009faa:	d106      	bne.n	8009fba <__sflush_r+0x66>
 8009fac:	6829      	ldr	r1, [r5, #0]
 8009fae:	291d      	cmp	r1, #29
 8009fb0:	d82c      	bhi.n	800a00c <__sflush_r+0xb8>
 8009fb2:	4a2a      	ldr	r2, [pc, #168]	; (800a05c <__sflush_r+0x108>)
 8009fb4:	40ca      	lsrs	r2, r1
 8009fb6:	07d6      	lsls	r6, r2, #31
 8009fb8:	d528      	bpl.n	800a00c <__sflush_r+0xb8>
 8009fba:	2200      	movs	r2, #0
 8009fbc:	6062      	str	r2, [r4, #4]
 8009fbe:	04d9      	lsls	r1, r3, #19
 8009fc0:	6922      	ldr	r2, [r4, #16]
 8009fc2:	6022      	str	r2, [r4, #0]
 8009fc4:	d504      	bpl.n	8009fd0 <__sflush_r+0x7c>
 8009fc6:	1c42      	adds	r2, r0, #1
 8009fc8:	d101      	bne.n	8009fce <__sflush_r+0x7a>
 8009fca:	682b      	ldr	r3, [r5, #0]
 8009fcc:	b903      	cbnz	r3, 8009fd0 <__sflush_r+0x7c>
 8009fce:	6560      	str	r0, [r4, #84]	; 0x54
 8009fd0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009fd2:	602f      	str	r7, [r5, #0]
 8009fd4:	2900      	cmp	r1, #0
 8009fd6:	d0ca      	beq.n	8009f6e <__sflush_r+0x1a>
 8009fd8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009fdc:	4299      	cmp	r1, r3
 8009fde:	d002      	beq.n	8009fe6 <__sflush_r+0x92>
 8009fe0:	4628      	mov	r0, r5
 8009fe2:	f000 fca3 	bl	800a92c <_free_r>
 8009fe6:	2000      	movs	r0, #0
 8009fe8:	6360      	str	r0, [r4, #52]	; 0x34
 8009fea:	e7c1      	b.n	8009f70 <__sflush_r+0x1c>
 8009fec:	6a21      	ldr	r1, [r4, #32]
 8009fee:	2301      	movs	r3, #1
 8009ff0:	4628      	mov	r0, r5
 8009ff2:	47b0      	blx	r6
 8009ff4:	1c41      	adds	r1, r0, #1
 8009ff6:	d1c7      	bne.n	8009f88 <__sflush_r+0x34>
 8009ff8:	682b      	ldr	r3, [r5, #0]
 8009ffa:	2b00      	cmp	r3, #0
 8009ffc:	d0c4      	beq.n	8009f88 <__sflush_r+0x34>
 8009ffe:	2b1d      	cmp	r3, #29
 800a000:	d001      	beq.n	800a006 <__sflush_r+0xb2>
 800a002:	2b16      	cmp	r3, #22
 800a004:	d101      	bne.n	800a00a <__sflush_r+0xb6>
 800a006:	602f      	str	r7, [r5, #0]
 800a008:	e7b1      	b.n	8009f6e <__sflush_r+0x1a>
 800a00a:	89a3      	ldrh	r3, [r4, #12]
 800a00c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a010:	81a3      	strh	r3, [r4, #12]
 800a012:	e7ad      	b.n	8009f70 <__sflush_r+0x1c>
 800a014:	690f      	ldr	r7, [r1, #16]
 800a016:	2f00      	cmp	r7, #0
 800a018:	d0a9      	beq.n	8009f6e <__sflush_r+0x1a>
 800a01a:	0793      	lsls	r3, r2, #30
 800a01c:	680e      	ldr	r6, [r1, #0]
 800a01e:	bf08      	it	eq
 800a020:	694b      	ldreq	r3, [r1, #20]
 800a022:	600f      	str	r7, [r1, #0]
 800a024:	bf18      	it	ne
 800a026:	2300      	movne	r3, #0
 800a028:	eba6 0807 	sub.w	r8, r6, r7
 800a02c:	608b      	str	r3, [r1, #8]
 800a02e:	f1b8 0f00 	cmp.w	r8, #0
 800a032:	dd9c      	ble.n	8009f6e <__sflush_r+0x1a>
 800a034:	6a21      	ldr	r1, [r4, #32]
 800a036:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a038:	4643      	mov	r3, r8
 800a03a:	463a      	mov	r2, r7
 800a03c:	4628      	mov	r0, r5
 800a03e:	47b0      	blx	r6
 800a040:	2800      	cmp	r0, #0
 800a042:	dc06      	bgt.n	800a052 <__sflush_r+0xfe>
 800a044:	89a3      	ldrh	r3, [r4, #12]
 800a046:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a04a:	81a3      	strh	r3, [r4, #12]
 800a04c:	f04f 30ff 	mov.w	r0, #4294967295
 800a050:	e78e      	b.n	8009f70 <__sflush_r+0x1c>
 800a052:	4407      	add	r7, r0
 800a054:	eba8 0800 	sub.w	r8, r8, r0
 800a058:	e7e9      	b.n	800a02e <__sflush_r+0xda>
 800a05a:	bf00      	nop
 800a05c:	20400001 	.word	0x20400001

0800a060 <_fflush_r>:
 800a060:	b538      	push	{r3, r4, r5, lr}
 800a062:	690b      	ldr	r3, [r1, #16]
 800a064:	4605      	mov	r5, r0
 800a066:	460c      	mov	r4, r1
 800a068:	b913      	cbnz	r3, 800a070 <_fflush_r+0x10>
 800a06a:	2500      	movs	r5, #0
 800a06c:	4628      	mov	r0, r5
 800a06e:	bd38      	pop	{r3, r4, r5, pc}
 800a070:	b118      	cbz	r0, 800a07a <_fflush_r+0x1a>
 800a072:	6983      	ldr	r3, [r0, #24]
 800a074:	b90b      	cbnz	r3, 800a07a <_fflush_r+0x1a>
 800a076:	f7fe f823 	bl	80080c0 <__sinit>
 800a07a:	4b14      	ldr	r3, [pc, #80]	; (800a0cc <_fflush_r+0x6c>)
 800a07c:	429c      	cmp	r4, r3
 800a07e:	d11b      	bne.n	800a0b8 <_fflush_r+0x58>
 800a080:	686c      	ldr	r4, [r5, #4]
 800a082:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a086:	2b00      	cmp	r3, #0
 800a088:	d0ef      	beq.n	800a06a <_fflush_r+0xa>
 800a08a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a08c:	07d0      	lsls	r0, r2, #31
 800a08e:	d404      	bmi.n	800a09a <_fflush_r+0x3a>
 800a090:	0599      	lsls	r1, r3, #22
 800a092:	d402      	bmi.n	800a09a <_fflush_r+0x3a>
 800a094:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a096:	f7fe f8d6 	bl	8008246 <__retarget_lock_acquire_recursive>
 800a09a:	4628      	mov	r0, r5
 800a09c:	4621      	mov	r1, r4
 800a09e:	f7ff ff59 	bl	8009f54 <__sflush_r>
 800a0a2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a0a4:	07da      	lsls	r2, r3, #31
 800a0a6:	4605      	mov	r5, r0
 800a0a8:	d4e0      	bmi.n	800a06c <_fflush_r+0xc>
 800a0aa:	89a3      	ldrh	r3, [r4, #12]
 800a0ac:	059b      	lsls	r3, r3, #22
 800a0ae:	d4dd      	bmi.n	800a06c <_fflush_r+0xc>
 800a0b0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a0b2:	f7fe f8c9 	bl	8008248 <__retarget_lock_release_recursive>
 800a0b6:	e7d9      	b.n	800a06c <_fflush_r+0xc>
 800a0b8:	4b05      	ldr	r3, [pc, #20]	; (800a0d0 <_fflush_r+0x70>)
 800a0ba:	429c      	cmp	r4, r3
 800a0bc:	d101      	bne.n	800a0c2 <_fflush_r+0x62>
 800a0be:	68ac      	ldr	r4, [r5, #8]
 800a0c0:	e7df      	b.n	800a082 <_fflush_r+0x22>
 800a0c2:	4b04      	ldr	r3, [pc, #16]	; (800a0d4 <_fflush_r+0x74>)
 800a0c4:	429c      	cmp	r4, r3
 800a0c6:	bf08      	it	eq
 800a0c8:	68ec      	ldreq	r4, [r5, #12]
 800a0ca:	e7da      	b.n	800a082 <_fflush_r+0x22>
 800a0cc:	0800b578 	.word	0x0800b578
 800a0d0:	0800b598 	.word	0x0800b598
 800a0d4:	0800b558 	.word	0x0800b558

0800a0d8 <_localeconv_r>:
 800a0d8:	4800      	ldr	r0, [pc, #0]	; (800a0dc <_localeconv_r+0x4>)
 800a0da:	4770      	bx	lr
 800a0dc:	20000164 	.word	0x20000164

0800a0e0 <_lseek_r>:
 800a0e0:	b538      	push	{r3, r4, r5, lr}
 800a0e2:	4d07      	ldr	r5, [pc, #28]	; (800a100 <_lseek_r+0x20>)
 800a0e4:	4604      	mov	r4, r0
 800a0e6:	4608      	mov	r0, r1
 800a0e8:	4611      	mov	r1, r2
 800a0ea:	2200      	movs	r2, #0
 800a0ec:	602a      	str	r2, [r5, #0]
 800a0ee:	461a      	mov	r2, r3
 800a0f0:	f7f7 ffac 	bl	800204c <_lseek>
 800a0f4:	1c43      	adds	r3, r0, #1
 800a0f6:	d102      	bne.n	800a0fe <_lseek_r+0x1e>
 800a0f8:	682b      	ldr	r3, [r5, #0]
 800a0fa:	b103      	cbz	r3, 800a0fe <_lseek_r+0x1e>
 800a0fc:	6023      	str	r3, [r4, #0]
 800a0fe:	bd38      	pop	{r3, r4, r5, pc}
 800a100:	200044d0 	.word	0x200044d0

0800a104 <__swhatbuf_r>:
 800a104:	b570      	push	{r4, r5, r6, lr}
 800a106:	460e      	mov	r6, r1
 800a108:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a10c:	2900      	cmp	r1, #0
 800a10e:	b096      	sub	sp, #88	; 0x58
 800a110:	4614      	mov	r4, r2
 800a112:	461d      	mov	r5, r3
 800a114:	da08      	bge.n	800a128 <__swhatbuf_r+0x24>
 800a116:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800a11a:	2200      	movs	r2, #0
 800a11c:	602a      	str	r2, [r5, #0]
 800a11e:	061a      	lsls	r2, r3, #24
 800a120:	d410      	bmi.n	800a144 <__swhatbuf_r+0x40>
 800a122:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a126:	e00e      	b.n	800a146 <__swhatbuf_r+0x42>
 800a128:	466a      	mov	r2, sp
 800a12a:	f000 fde7 	bl	800acfc <_fstat_r>
 800a12e:	2800      	cmp	r0, #0
 800a130:	dbf1      	blt.n	800a116 <__swhatbuf_r+0x12>
 800a132:	9a01      	ldr	r2, [sp, #4]
 800a134:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a138:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a13c:	425a      	negs	r2, r3
 800a13e:	415a      	adcs	r2, r3
 800a140:	602a      	str	r2, [r5, #0]
 800a142:	e7ee      	b.n	800a122 <__swhatbuf_r+0x1e>
 800a144:	2340      	movs	r3, #64	; 0x40
 800a146:	2000      	movs	r0, #0
 800a148:	6023      	str	r3, [r4, #0]
 800a14a:	b016      	add	sp, #88	; 0x58
 800a14c:	bd70      	pop	{r4, r5, r6, pc}
	...

0800a150 <__smakebuf_r>:
 800a150:	898b      	ldrh	r3, [r1, #12]
 800a152:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a154:	079d      	lsls	r5, r3, #30
 800a156:	4606      	mov	r6, r0
 800a158:	460c      	mov	r4, r1
 800a15a:	d507      	bpl.n	800a16c <__smakebuf_r+0x1c>
 800a15c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a160:	6023      	str	r3, [r4, #0]
 800a162:	6123      	str	r3, [r4, #16]
 800a164:	2301      	movs	r3, #1
 800a166:	6163      	str	r3, [r4, #20]
 800a168:	b002      	add	sp, #8
 800a16a:	bd70      	pop	{r4, r5, r6, pc}
 800a16c:	ab01      	add	r3, sp, #4
 800a16e:	466a      	mov	r2, sp
 800a170:	f7ff ffc8 	bl	800a104 <__swhatbuf_r>
 800a174:	9900      	ldr	r1, [sp, #0]
 800a176:	4605      	mov	r5, r0
 800a178:	4630      	mov	r0, r6
 800a17a:	f7fe f89d 	bl	80082b8 <_malloc_r>
 800a17e:	b948      	cbnz	r0, 800a194 <__smakebuf_r+0x44>
 800a180:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a184:	059a      	lsls	r2, r3, #22
 800a186:	d4ef      	bmi.n	800a168 <__smakebuf_r+0x18>
 800a188:	f023 0303 	bic.w	r3, r3, #3
 800a18c:	f043 0302 	orr.w	r3, r3, #2
 800a190:	81a3      	strh	r3, [r4, #12]
 800a192:	e7e3      	b.n	800a15c <__smakebuf_r+0xc>
 800a194:	4b0d      	ldr	r3, [pc, #52]	; (800a1cc <__smakebuf_r+0x7c>)
 800a196:	62b3      	str	r3, [r6, #40]	; 0x28
 800a198:	89a3      	ldrh	r3, [r4, #12]
 800a19a:	6020      	str	r0, [r4, #0]
 800a19c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a1a0:	81a3      	strh	r3, [r4, #12]
 800a1a2:	9b00      	ldr	r3, [sp, #0]
 800a1a4:	6163      	str	r3, [r4, #20]
 800a1a6:	9b01      	ldr	r3, [sp, #4]
 800a1a8:	6120      	str	r0, [r4, #16]
 800a1aa:	b15b      	cbz	r3, 800a1c4 <__smakebuf_r+0x74>
 800a1ac:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a1b0:	4630      	mov	r0, r6
 800a1b2:	f000 fdb5 	bl	800ad20 <_isatty_r>
 800a1b6:	b128      	cbz	r0, 800a1c4 <__smakebuf_r+0x74>
 800a1b8:	89a3      	ldrh	r3, [r4, #12]
 800a1ba:	f023 0303 	bic.w	r3, r3, #3
 800a1be:	f043 0301 	orr.w	r3, r3, #1
 800a1c2:	81a3      	strh	r3, [r4, #12]
 800a1c4:	89a0      	ldrh	r0, [r4, #12]
 800a1c6:	4305      	orrs	r5, r0
 800a1c8:	81a5      	strh	r5, [r4, #12]
 800a1ca:	e7cd      	b.n	800a168 <__smakebuf_r+0x18>
 800a1cc:	08008059 	.word	0x08008059

0800a1d0 <malloc>:
 800a1d0:	4b02      	ldr	r3, [pc, #8]	; (800a1dc <malloc+0xc>)
 800a1d2:	4601      	mov	r1, r0
 800a1d4:	6818      	ldr	r0, [r3, #0]
 800a1d6:	f7fe b86f 	b.w	80082b8 <_malloc_r>
 800a1da:	bf00      	nop
 800a1dc:	20000010 	.word	0x20000010

0800a1e0 <__malloc_lock>:
 800a1e0:	4801      	ldr	r0, [pc, #4]	; (800a1e8 <__malloc_lock+0x8>)
 800a1e2:	f7fe b830 	b.w	8008246 <__retarget_lock_acquire_recursive>
 800a1e6:	bf00      	nop
 800a1e8:	200044c4 	.word	0x200044c4

0800a1ec <__malloc_unlock>:
 800a1ec:	4801      	ldr	r0, [pc, #4]	; (800a1f4 <__malloc_unlock+0x8>)
 800a1ee:	f7fe b82b 	b.w	8008248 <__retarget_lock_release_recursive>
 800a1f2:	bf00      	nop
 800a1f4:	200044c4 	.word	0x200044c4

0800a1f8 <_Balloc>:
 800a1f8:	b570      	push	{r4, r5, r6, lr}
 800a1fa:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a1fc:	4604      	mov	r4, r0
 800a1fe:	460d      	mov	r5, r1
 800a200:	b976      	cbnz	r6, 800a220 <_Balloc+0x28>
 800a202:	2010      	movs	r0, #16
 800a204:	f7ff ffe4 	bl	800a1d0 <malloc>
 800a208:	4602      	mov	r2, r0
 800a20a:	6260      	str	r0, [r4, #36]	; 0x24
 800a20c:	b920      	cbnz	r0, 800a218 <_Balloc+0x20>
 800a20e:	4b18      	ldr	r3, [pc, #96]	; (800a270 <_Balloc+0x78>)
 800a210:	4818      	ldr	r0, [pc, #96]	; (800a274 <_Balloc+0x7c>)
 800a212:	2166      	movs	r1, #102	; 0x66
 800a214:	f000 fd42 	bl	800ac9c <__assert_func>
 800a218:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a21c:	6006      	str	r6, [r0, #0]
 800a21e:	60c6      	str	r6, [r0, #12]
 800a220:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800a222:	68f3      	ldr	r3, [r6, #12]
 800a224:	b183      	cbz	r3, 800a248 <_Balloc+0x50>
 800a226:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a228:	68db      	ldr	r3, [r3, #12]
 800a22a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a22e:	b9b8      	cbnz	r0, 800a260 <_Balloc+0x68>
 800a230:	2101      	movs	r1, #1
 800a232:	fa01 f605 	lsl.w	r6, r1, r5
 800a236:	1d72      	adds	r2, r6, #5
 800a238:	0092      	lsls	r2, r2, #2
 800a23a:	4620      	mov	r0, r4
 800a23c:	f000 fb60 	bl	800a900 <_calloc_r>
 800a240:	b160      	cbz	r0, 800a25c <_Balloc+0x64>
 800a242:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a246:	e00e      	b.n	800a266 <_Balloc+0x6e>
 800a248:	2221      	movs	r2, #33	; 0x21
 800a24a:	2104      	movs	r1, #4
 800a24c:	4620      	mov	r0, r4
 800a24e:	f000 fb57 	bl	800a900 <_calloc_r>
 800a252:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a254:	60f0      	str	r0, [r6, #12]
 800a256:	68db      	ldr	r3, [r3, #12]
 800a258:	2b00      	cmp	r3, #0
 800a25a:	d1e4      	bne.n	800a226 <_Balloc+0x2e>
 800a25c:	2000      	movs	r0, #0
 800a25e:	bd70      	pop	{r4, r5, r6, pc}
 800a260:	6802      	ldr	r2, [r0, #0]
 800a262:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a266:	2300      	movs	r3, #0
 800a268:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a26c:	e7f7      	b.n	800a25e <_Balloc+0x66>
 800a26e:	bf00      	nop
 800a270:	0800b5fd 	.word	0x0800b5fd
 800a274:	0800b680 	.word	0x0800b680

0800a278 <_Bfree>:
 800a278:	b570      	push	{r4, r5, r6, lr}
 800a27a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a27c:	4605      	mov	r5, r0
 800a27e:	460c      	mov	r4, r1
 800a280:	b976      	cbnz	r6, 800a2a0 <_Bfree+0x28>
 800a282:	2010      	movs	r0, #16
 800a284:	f7ff ffa4 	bl	800a1d0 <malloc>
 800a288:	4602      	mov	r2, r0
 800a28a:	6268      	str	r0, [r5, #36]	; 0x24
 800a28c:	b920      	cbnz	r0, 800a298 <_Bfree+0x20>
 800a28e:	4b09      	ldr	r3, [pc, #36]	; (800a2b4 <_Bfree+0x3c>)
 800a290:	4809      	ldr	r0, [pc, #36]	; (800a2b8 <_Bfree+0x40>)
 800a292:	218a      	movs	r1, #138	; 0x8a
 800a294:	f000 fd02 	bl	800ac9c <__assert_func>
 800a298:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a29c:	6006      	str	r6, [r0, #0]
 800a29e:	60c6      	str	r6, [r0, #12]
 800a2a0:	b13c      	cbz	r4, 800a2b2 <_Bfree+0x3a>
 800a2a2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800a2a4:	6862      	ldr	r2, [r4, #4]
 800a2a6:	68db      	ldr	r3, [r3, #12]
 800a2a8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a2ac:	6021      	str	r1, [r4, #0]
 800a2ae:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a2b2:	bd70      	pop	{r4, r5, r6, pc}
 800a2b4:	0800b5fd 	.word	0x0800b5fd
 800a2b8:	0800b680 	.word	0x0800b680

0800a2bc <__multadd>:
 800a2bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a2c0:	690d      	ldr	r5, [r1, #16]
 800a2c2:	4607      	mov	r7, r0
 800a2c4:	460c      	mov	r4, r1
 800a2c6:	461e      	mov	r6, r3
 800a2c8:	f101 0c14 	add.w	ip, r1, #20
 800a2cc:	2000      	movs	r0, #0
 800a2ce:	f8dc 3000 	ldr.w	r3, [ip]
 800a2d2:	b299      	uxth	r1, r3
 800a2d4:	fb02 6101 	mla	r1, r2, r1, r6
 800a2d8:	0c1e      	lsrs	r6, r3, #16
 800a2da:	0c0b      	lsrs	r3, r1, #16
 800a2dc:	fb02 3306 	mla	r3, r2, r6, r3
 800a2e0:	b289      	uxth	r1, r1
 800a2e2:	3001      	adds	r0, #1
 800a2e4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a2e8:	4285      	cmp	r5, r0
 800a2ea:	f84c 1b04 	str.w	r1, [ip], #4
 800a2ee:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a2f2:	dcec      	bgt.n	800a2ce <__multadd+0x12>
 800a2f4:	b30e      	cbz	r6, 800a33a <__multadd+0x7e>
 800a2f6:	68a3      	ldr	r3, [r4, #8]
 800a2f8:	42ab      	cmp	r3, r5
 800a2fa:	dc19      	bgt.n	800a330 <__multadd+0x74>
 800a2fc:	6861      	ldr	r1, [r4, #4]
 800a2fe:	4638      	mov	r0, r7
 800a300:	3101      	adds	r1, #1
 800a302:	f7ff ff79 	bl	800a1f8 <_Balloc>
 800a306:	4680      	mov	r8, r0
 800a308:	b928      	cbnz	r0, 800a316 <__multadd+0x5a>
 800a30a:	4602      	mov	r2, r0
 800a30c:	4b0c      	ldr	r3, [pc, #48]	; (800a340 <__multadd+0x84>)
 800a30e:	480d      	ldr	r0, [pc, #52]	; (800a344 <__multadd+0x88>)
 800a310:	21b5      	movs	r1, #181	; 0xb5
 800a312:	f000 fcc3 	bl	800ac9c <__assert_func>
 800a316:	6922      	ldr	r2, [r4, #16]
 800a318:	3202      	adds	r2, #2
 800a31a:	f104 010c 	add.w	r1, r4, #12
 800a31e:	0092      	lsls	r2, r2, #2
 800a320:	300c      	adds	r0, #12
 800a322:	f7fd ff92 	bl	800824a <memcpy>
 800a326:	4621      	mov	r1, r4
 800a328:	4638      	mov	r0, r7
 800a32a:	f7ff ffa5 	bl	800a278 <_Bfree>
 800a32e:	4644      	mov	r4, r8
 800a330:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a334:	3501      	adds	r5, #1
 800a336:	615e      	str	r6, [r3, #20]
 800a338:	6125      	str	r5, [r4, #16]
 800a33a:	4620      	mov	r0, r4
 800a33c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a340:	0800b66f 	.word	0x0800b66f
 800a344:	0800b680 	.word	0x0800b680

0800a348 <__hi0bits>:
 800a348:	0c03      	lsrs	r3, r0, #16
 800a34a:	041b      	lsls	r3, r3, #16
 800a34c:	b9d3      	cbnz	r3, 800a384 <__hi0bits+0x3c>
 800a34e:	0400      	lsls	r0, r0, #16
 800a350:	2310      	movs	r3, #16
 800a352:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800a356:	bf04      	itt	eq
 800a358:	0200      	lsleq	r0, r0, #8
 800a35a:	3308      	addeq	r3, #8
 800a35c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800a360:	bf04      	itt	eq
 800a362:	0100      	lsleq	r0, r0, #4
 800a364:	3304      	addeq	r3, #4
 800a366:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800a36a:	bf04      	itt	eq
 800a36c:	0080      	lsleq	r0, r0, #2
 800a36e:	3302      	addeq	r3, #2
 800a370:	2800      	cmp	r0, #0
 800a372:	db05      	blt.n	800a380 <__hi0bits+0x38>
 800a374:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800a378:	f103 0301 	add.w	r3, r3, #1
 800a37c:	bf08      	it	eq
 800a37e:	2320      	moveq	r3, #32
 800a380:	4618      	mov	r0, r3
 800a382:	4770      	bx	lr
 800a384:	2300      	movs	r3, #0
 800a386:	e7e4      	b.n	800a352 <__hi0bits+0xa>

0800a388 <__lo0bits>:
 800a388:	6803      	ldr	r3, [r0, #0]
 800a38a:	f013 0207 	ands.w	r2, r3, #7
 800a38e:	4601      	mov	r1, r0
 800a390:	d00b      	beq.n	800a3aa <__lo0bits+0x22>
 800a392:	07da      	lsls	r2, r3, #31
 800a394:	d423      	bmi.n	800a3de <__lo0bits+0x56>
 800a396:	0798      	lsls	r0, r3, #30
 800a398:	bf49      	itett	mi
 800a39a:	085b      	lsrmi	r3, r3, #1
 800a39c:	089b      	lsrpl	r3, r3, #2
 800a39e:	2001      	movmi	r0, #1
 800a3a0:	600b      	strmi	r3, [r1, #0]
 800a3a2:	bf5c      	itt	pl
 800a3a4:	600b      	strpl	r3, [r1, #0]
 800a3a6:	2002      	movpl	r0, #2
 800a3a8:	4770      	bx	lr
 800a3aa:	b298      	uxth	r0, r3
 800a3ac:	b9a8      	cbnz	r0, 800a3da <__lo0bits+0x52>
 800a3ae:	0c1b      	lsrs	r3, r3, #16
 800a3b0:	2010      	movs	r0, #16
 800a3b2:	b2da      	uxtb	r2, r3
 800a3b4:	b90a      	cbnz	r2, 800a3ba <__lo0bits+0x32>
 800a3b6:	3008      	adds	r0, #8
 800a3b8:	0a1b      	lsrs	r3, r3, #8
 800a3ba:	071a      	lsls	r2, r3, #28
 800a3bc:	bf04      	itt	eq
 800a3be:	091b      	lsreq	r3, r3, #4
 800a3c0:	3004      	addeq	r0, #4
 800a3c2:	079a      	lsls	r2, r3, #30
 800a3c4:	bf04      	itt	eq
 800a3c6:	089b      	lsreq	r3, r3, #2
 800a3c8:	3002      	addeq	r0, #2
 800a3ca:	07da      	lsls	r2, r3, #31
 800a3cc:	d403      	bmi.n	800a3d6 <__lo0bits+0x4e>
 800a3ce:	085b      	lsrs	r3, r3, #1
 800a3d0:	f100 0001 	add.w	r0, r0, #1
 800a3d4:	d005      	beq.n	800a3e2 <__lo0bits+0x5a>
 800a3d6:	600b      	str	r3, [r1, #0]
 800a3d8:	4770      	bx	lr
 800a3da:	4610      	mov	r0, r2
 800a3dc:	e7e9      	b.n	800a3b2 <__lo0bits+0x2a>
 800a3de:	2000      	movs	r0, #0
 800a3e0:	4770      	bx	lr
 800a3e2:	2020      	movs	r0, #32
 800a3e4:	4770      	bx	lr
	...

0800a3e8 <__i2b>:
 800a3e8:	b510      	push	{r4, lr}
 800a3ea:	460c      	mov	r4, r1
 800a3ec:	2101      	movs	r1, #1
 800a3ee:	f7ff ff03 	bl	800a1f8 <_Balloc>
 800a3f2:	4602      	mov	r2, r0
 800a3f4:	b928      	cbnz	r0, 800a402 <__i2b+0x1a>
 800a3f6:	4b05      	ldr	r3, [pc, #20]	; (800a40c <__i2b+0x24>)
 800a3f8:	4805      	ldr	r0, [pc, #20]	; (800a410 <__i2b+0x28>)
 800a3fa:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800a3fe:	f000 fc4d 	bl	800ac9c <__assert_func>
 800a402:	2301      	movs	r3, #1
 800a404:	6144      	str	r4, [r0, #20]
 800a406:	6103      	str	r3, [r0, #16]
 800a408:	bd10      	pop	{r4, pc}
 800a40a:	bf00      	nop
 800a40c:	0800b66f 	.word	0x0800b66f
 800a410:	0800b680 	.word	0x0800b680

0800a414 <__multiply>:
 800a414:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a418:	4691      	mov	r9, r2
 800a41a:	690a      	ldr	r2, [r1, #16]
 800a41c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800a420:	429a      	cmp	r2, r3
 800a422:	bfb8      	it	lt
 800a424:	460b      	movlt	r3, r1
 800a426:	460c      	mov	r4, r1
 800a428:	bfbc      	itt	lt
 800a42a:	464c      	movlt	r4, r9
 800a42c:	4699      	movlt	r9, r3
 800a42e:	6927      	ldr	r7, [r4, #16]
 800a430:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800a434:	68a3      	ldr	r3, [r4, #8]
 800a436:	6861      	ldr	r1, [r4, #4]
 800a438:	eb07 060a 	add.w	r6, r7, sl
 800a43c:	42b3      	cmp	r3, r6
 800a43e:	b085      	sub	sp, #20
 800a440:	bfb8      	it	lt
 800a442:	3101      	addlt	r1, #1
 800a444:	f7ff fed8 	bl	800a1f8 <_Balloc>
 800a448:	b930      	cbnz	r0, 800a458 <__multiply+0x44>
 800a44a:	4602      	mov	r2, r0
 800a44c:	4b44      	ldr	r3, [pc, #272]	; (800a560 <__multiply+0x14c>)
 800a44e:	4845      	ldr	r0, [pc, #276]	; (800a564 <__multiply+0x150>)
 800a450:	f240 115d 	movw	r1, #349	; 0x15d
 800a454:	f000 fc22 	bl	800ac9c <__assert_func>
 800a458:	f100 0514 	add.w	r5, r0, #20
 800a45c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800a460:	462b      	mov	r3, r5
 800a462:	2200      	movs	r2, #0
 800a464:	4543      	cmp	r3, r8
 800a466:	d321      	bcc.n	800a4ac <__multiply+0x98>
 800a468:	f104 0314 	add.w	r3, r4, #20
 800a46c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800a470:	f109 0314 	add.w	r3, r9, #20
 800a474:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800a478:	9202      	str	r2, [sp, #8]
 800a47a:	1b3a      	subs	r2, r7, r4
 800a47c:	3a15      	subs	r2, #21
 800a47e:	f022 0203 	bic.w	r2, r2, #3
 800a482:	3204      	adds	r2, #4
 800a484:	f104 0115 	add.w	r1, r4, #21
 800a488:	428f      	cmp	r7, r1
 800a48a:	bf38      	it	cc
 800a48c:	2204      	movcc	r2, #4
 800a48e:	9201      	str	r2, [sp, #4]
 800a490:	9a02      	ldr	r2, [sp, #8]
 800a492:	9303      	str	r3, [sp, #12]
 800a494:	429a      	cmp	r2, r3
 800a496:	d80c      	bhi.n	800a4b2 <__multiply+0x9e>
 800a498:	2e00      	cmp	r6, #0
 800a49a:	dd03      	ble.n	800a4a4 <__multiply+0x90>
 800a49c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a4a0:	2b00      	cmp	r3, #0
 800a4a2:	d05a      	beq.n	800a55a <__multiply+0x146>
 800a4a4:	6106      	str	r6, [r0, #16]
 800a4a6:	b005      	add	sp, #20
 800a4a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a4ac:	f843 2b04 	str.w	r2, [r3], #4
 800a4b0:	e7d8      	b.n	800a464 <__multiply+0x50>
 800a4b2:	f8b3 a000 	ldrh.w	sl, [r3]
 800a4b6:	f1ba 0f00 	cmp.w	sl, #0
 800a4ba:	d024      	beq.n	800a506 <__multiply+0xf2>
 800a4bc:	f104 0e14 	add.w	lr, r4, #20
 800a4c0:	46a9      	mov	r9, r5
 800a4c2:	f04f 0c00 	mov.w	ip, #0
 800a4c6:	f85e 2b04 	ldr.w	r2, [lr], #4
 800a4ca:	f8d9 1000 	ldr.w	r1, [r9]
 800a4ce:	fa1f fb82 	uxth.w	fp, r2
 800a4d2:	b289      	uxth	r1, r1
 800a4d4:	fb0a 110b 	mla	r1, sl, fp, r1
 800a4d8:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800a4dc:	f8d9 2000 	ldr.w	r2, [r9]
 800a4e0:	4461      	add	r1, ip
 800a4e2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a4e6:	fb0a c20b 	mla	r2, sl, fp, ip
 800a4ea:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800a4ee:	b289      	uxth	r1, r1
 800a4f0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800a4f4:	4577      	cmp	r7, lr
 800a4f6:	f849 1b04 	str.w	r1, [r9], #4
 800a4fa:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a4fe:	d8e2      	bhi.n	800a4c6 <__multiply+0xb2>
 800a500:	9a01      	ldr	r2, [sp, #4]
 800a502:	f845 c002 	str.w	ip, [r5, r2]
 800a506:	9a03      	ldr	r2, [sp, #12]
 800a508:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800a50c:	3304      	adds	r3, #4
 800a50e:	f1b9 0f00 	cmp.w	r9, #0
 800a512:	d020      	beq.n	800a556 <__multiply+0x142>
 800a514:	6829      	ldr	r1, [r5, #0]
 800a516:	f104 0c14 	add.w	ip, r4, #20
 800a51a:	46ae      	mov	lr, r5
 800a51c:	f04f 0a00 	mov.w	sl, #0
 800a520:	f8bc b000 	ldrh.w	fp, [ip]
 800a524:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800a528:	fb09 220b 	mla	r2, r9, fp, r2
 800a52c:	4492      	add	sl, r2
 800a52e:	b289      	uxth	r1, r1
 800a530:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800a534:	f84e 1b04 	str.w	r1, [lr], #4
 800a538:	f85c 2b04 	ldr.w	r2, [ip], #4
 800a53c:	f8be 1000 	ldrh.w	r1, [lr]
 800a540:	0c12      	lsrs	r2, r2, #16
 800a542:	fb09 1102 	mla	r1, r9, r2, r1
 800a546:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800a54a:	4567      	cmp	r7, ip
 800a54c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800a550:	d8e6      	bhi.n	800a520 <__multiply+0x10c>
 800a552:	9a01      	ldr	r2, [sp, #4]
 800a554:	50a9      	str	r1, [r5, r2]
 800a556:	3504      	adds	r5, #4
 800a558:	e79a      	b.n	800a490 <__multiply+0x7c>
 800a55a:	3e01      	subs	r6, #1
 800a55c:	e79c      	b.n	800a498 <__multiply+0x84>
 800a55e:	bf00      	nop
 800a560:	0800b66f 	.word	0x0800b66f
 800a564:	0800b680 	.word	0x0800b680

0800a568 <__pow5mult>:
 800a568:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a56c:	4615      	mov	r5, r2
 800a56e:	f012 0203 	ands.w	r2, r2, #3
 800a572:	4606      	mov	r6, r0
 800a574:	460f      	mov	r7, r1
 800a576:	d007      	beq.n	800a588 <__pow5mult+0x20>
 800a578:	4c25      	ldr	r4, [pc, #148]	; (800a610 <__pow5mult+0xa8>)
 800a57a:	3a01      	subs	r2, #1
 800a57c:	2300      	movs	r3, #0
 800a57e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a582:	f7ff fe9b 	bl	800a2bc <__multadd>
 800a586:	4607      	mov	r7, r0
 800a588:	10ad      	asrs	r5, r5, #2
 800a58a:	d03d      	beq.n	800a608 <__pow5mult+0xa0>
 800a58c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800a58e:	b97c      	cbnz	r4, 800a5b0 <__pow5mult+0x48>
 800a590:	2010      	movs	r0, #16
 800a592:	f7ff fe1d 	bl	800a1d0 <malloc>
 800a596:	4602      	mov	r2, r0
 800a598:	6270      	str	r0, [r6, #36]	; 0x24
 800a59a:	b928      	cbnz	r0, 800a5a8 <__pow5mult+0x40>
 800a59c:	4b1d      	ldr	r3, [pc, #116]	; (800a614 <__pow5mult+0xac>)
 800a59e:	481e      	ldr	r0, [pc, #120]	; (800a618 <__pow5mult+0xb0>)
 800a5a0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800a5a4:	f000 fb7a 	bl	800ac9c <__assert_func>
 800a5a8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a5ac:	6004      	str	r4, [r0, #0]
 800a5ae:	60c4      	str	r4, [r0, #12]
 800a5b0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800a5b4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a5b8:	b94c      	cbnz	r4, 800a5ce <__pow5mult+0x66>
 800a5ba:	f240 2171 	movw	r1, #625	; 0x271
 800a5be:	4630      	mov	r0, r6
 800a5c0:	f7ff ff12 	bl	800a3e8 <__i2b>
 800a5c4:	2300      	movs	r3, #0
 800a5c6:	f8c8 0008 	str.w	r0, [r8, #8]
 800a5ca:	4604      	mov	r4, r0
 800a5cc:	6003      	str	r3, [r0, #0]
 800a5ce:	f04f 0900 	mov.w	r9, #0
 800a5d2:	07eb      	lsls	r3, r5, #31
 800a5d4:	d50a      	bpl.n	800a5ec <__pow5mult+0x84>
 800a5d6:	4639      	mov	r1, r7
 800a5d8:	4622      	mov	r2, r4
 800a5da:	4630      	mov	r0, r6
 800a5dc:	f7ff ff1a 	bl	800a414 <__multiply>
 800a5e0:	4639      	mov	r1, r7
 800a5e2:	4680      	mov	r8, r0
 800a5e4:	4630      	mov	r0, r6
 800a5e6:	f7ff fe47 	bl	800a278 <_Bfree>
 800a5ea:	4647      	mov	r7, r8
 800a5ec:	106d      	asrs	r5, r5, #1
 800a5ee:	d00b      	beq.n	800a608 <__pow5mult+0xa0>
 800a5f0:	6820      	ldr	r0, [r4, #0]
 800a5f2:	b938      	cbnz	r0, 800a604 <__pow5mult+0x9c>
 800a5f4:	4622      	mov	r2, r4
 800a5f6:	4621      	mov	r1, r4
 800a5f8:	4630      	mov	r0, r6
 800a5fa:	f7ff ff0b 	bl	800a414 <__multiply>
 800a5fe:	6020      	str	r0, [r4, #0]
 800a600:	f8c0 9000 	str.w	r9, [r0]
 800a604:	4604      	mov	r4, r0
 800a606:	e7e4      	b.n	800a5d2 <__pow5mult+0x6a>
 800a608:	4638      	mov	r0, r7
 800a60a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a60e:	bf00      	nop
 800a610:	0800b7d0 	.word	0x0800b7d0
 800a614:	0800b5fd 	.word	0x0800b5fd
 800a618:	0800b680 	.word	0x0800b680

0800a61c <__lshift>:
 800a61c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a620:	460c      	mov	r4, r1
 800a622:	6849      	ldr	r1, [r1, #4]
 800a624:	6923      	ldr	r3, [r4, #16]
 800a626:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a62a:	68a3      	ldr	r3, [r4, #8]
 800a62c:	4607      	mov	r7, r0
 800a62e:	4691      	mov	r9, r2
 800a630:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a634:	f108 0601 	add.w	r6, r8, #1
 800a638:	42b3      	cmp	r3, r6
 800a63a:	db0b      	blt.n	800a654 <__lshift+0x38>
 800a63c:	4638      	mov	r0, r7
 800a63e:	f7ff fddb 	bl	800a1f8 <_Balloc>
 800a642:	4605      	mov	r5, r0
 800a644:	b948      	cbnz	r0, 800a65a <__lshift+0x3e>
 800a646:	4602      	mov	r2, r0
 800a648:	4b2a      	ldr	r3, [pc, #168]	; (800a6f4 <__lshift+0xd8>)
 800a64a:	482b      	ldr	r0, [pc, #172]	; (800a6f8 <__lshift+0xdc>)
 800a64c:	f240 11d9 	movw	r1, #473	; 0x1d9
 800a650:	f000 fb24 	bl	800ac9c <__assert_func>
 800a654:	3101      	adds	r1, #1
 800a656:	005b      	lsls	r3, r3, #1
 800a658:	e7ee      	b.n	800a638 <__lshift+0x1c>
 800a65a:	2300      	movs	r3, #0
 800a65c:	f100 0114 	add.w	r1, r0, #20
 800a660:	f100 0210 	add.w	r2, r0, #16
 800a664:	4618      	mov	r0, r3
 800a666:	4553      	cmp	r3, sl
 800a668:	db37      	blt.n	800a6da <__lshift+0xbe>
 800a66a:	6920      	ldr	r0, [r4, #16]
 800a66c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a670:	f104 0314 	add.w	r3, r4, #20
 800a674:	f019 091f 	ands.w	r9, r9, #31
 800a678:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a67c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800a680:	d02f      	beq.n	800a6e2 <__lshift+0xc6>
 800a682:	f1c9 0e20 	rsb	lr, r9, #32
 800a686:	468a      	mov	sl, r1
 800a688:	f04f 0c00 	mov.w	ip, #0
 800a68c:	681a      	ldr	r2, [r3, #0]
 800a68e:	fa02 f209 	lsl.w	r2, r2, r9
 800a692:	ea42 020c 	orr.w	r2, r2, ip
 800a696:	f84a 2b04 	str.w	r2, [sl], #4
 800a69a:	f853 2b04 	ldr.w	r2, [r3], #4
 800a69e:	4298      	cmp	r0, r3
 800a6a0:	fa22 fc0e 	lsr.w	ip, r2, lr
 800a6a4:	d8f2      	bhi.n	800a68c <__lshift+0x70>
 800a6a6:	1b03      	subs	r3, r0, r4
 800a6a8:	3b15      	subs	r3, #21
 800a6aa:	f023 0303 	bic.w	r3, r3, #3
 800a6ae:	3304      	adds	r3, #4
 800a6b0:	f104 0215 	add.w	r2, r4, #21
 800a6b4:	4290      	cmp	r0, r2
 800a6b6:	bf38      	it	cc
 800a6b8:	2304      	movcc	r3, #4
 800a6ba:	f841 c003 	str.w	ip, [r1, r3]
 800a6be:	f1bc 0f00 	cmp.w	ip, #0
 800a6c2:	d001      	beq.n	800a6c8 <__lshift+0xac>
 800a6c4:	f108 0602 	add.w	r6, r8, #2
 800a6c8:	3e01      	subs	r6, #1
 800a6ca:	4638      	mov	r0, r7
 800a6cc:	612e      	str	r6, [r5, #16]
 800a6ce:	4621      	mov	r1, r4
 800a6d0:	f7ff fdd2 	bl	800a278 <_Bfree>
 800a6d4:	4628      	mov	r0, r5
 800a6d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a6da:	f842 0f04 	str.w	r0, [r2, #4]!
 800a6de:	3301      	adds	r3, #1
 800a6e0:	e7c1      	b.n	800a666 <__lshift+0x4a>
 800a6e2:	3904      	subs	r1, #4
 800a6e4:	f853 2b04 	ldr.w	r2, [r3], #4
 800a6e8:	f841 2f04 	str.w	r2, [r1, #4]!
 800a6ec:	4298      	cmp	r0, r3
 800a6ee:	d8f9      	bhi.n	800a6e4 <__lshift+0xc8>
 800a6f0:	e7ea      	b.n	800a6c8 <__lshift+0xac>
 800a6f2:	bf00      	nop
 800a6f4:	0800b66f 	.word	0x0800b66f
 800a6f8:	0800b680 	.word	0x0800b680

0800a6fc <__mcmp>:
 800a6fc:	b530      	push	{r4, r5, lr}
 800a6fe:	6902      	ldr	r2, [r0, #16]
 800a700:	690c      	ldr	r4, [r1, #16]
 800a702:	1b12      	subs	r2, r2, r4
 800a704:	d10e      	bne.n	800a724 <__mcmp+0x28>
 800a706:	f100 0314 	add.w	r3, r0, #20
 800a70a:	3114      	adds	r1, #20
 800a70c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800a710:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800a714:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800a718:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800a71c:	42a5      	cmp	r5, r4
 800a71e:	d003      	beq.n	800a728 <__mcmp+0x2c>
 800a720:	d305      	bcc.n	800a72e <__mcmp+0x32>
 800a722:	2201      	movs	r2, #1
 800a724:	4610      	mov	r0, r2
 800a726:	bd30      	pop	{r4, r5, pc}
 800a728:	4283      	cmp	r3, r0
 800a72a:	d3f3      	bcc.n	800a714 <__mcmp+0x18>
 800a72c:	e7fa      	b.n	800a724 <__mcmp+0x28>
 800a72e:	f04f 32ff 	mov.w	r2, #4294967295
 800a732:	e7f7      	b.n	800a724 <__mcmp+0x28>

0800a734 <__mdiff>:
 800a734:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a738:	460c      	mov	r4, r1
 800a73a:	4606      	mov	r6, r0
 800a73c:	4611      	mov	r1, r2
 800a73e:	4620      	mov	r0, r4
 800a740:	4690      	mov	r8, r2
 800a742:	f7ff ffdb 	bl	800a6fc <__mcmp>
 800a746:	1e05      	subs	r5, r0, #0
 800a748:	d110      	bne.n	800a76c <__mdiff+0x38>
 800a74a:	4629      	mov	r1, r5
 800a74c:	4630      	mov	r0, r6
 800a74e:	f7ff fd53 	bl	800a1f8 <_Balloc>
 800a752:	b930      	cbnz	r0, 800a762 <__mdiff+0x2e>
 800a754:	4b3a      	ldr	r3, [pc, #232]	; (800a840 <__mdiff+0x10c>)
 800a756:	4602      	mov	r2, r0
 800a758:	f240 2132 	movw	r1, #562	; 0x232
 800a75c:	4839      	ldr	r0, [pc, #228]	; (800a844 <__mdiff+0x110>)
 800a75e:	f000 fa9d 	bl	800ac9c <__assert_func>
 800a762:	2301      	movs	r3, #1
 800a764:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a768:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a76c:	bfa4      	itt	ge
 800a76e:	4643      	movge	r3, r8
 800a770:	46a0      	movge	r8, r4
 800a772:	4630      	mov	r0, r6
 800a774:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800a778:	bfa6      	itte	ge
 800a77a:	461c      	movge	r4, r3
 800a77c:	2500      	movge	r5, #0
 800a77e:	2501      	movlt	r5, #1
 800a780:	f7ff fd3a 	bl	800a1f8 <_Balloc>
 800a784:	b920      	cbnz	r0, 800a790 <__mdiff+0x5c>
 800a786:	4b2e      	ldr	r3, [pc, #184]	; (800a840 <__mdiff+0x10c>)
 800a788:	4602      	mov	r2, r0
 800a78a:	f44f 7110 	mov.w	r1, #576	; 0x240
 800a78e:	e7e5      	b.n	800a75c <__mdiff+0x28>
 800a790:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800a794:	6926      	ldr	r6, [r4, #16]
 800a796:	60c5      	str	r5, [r0, #12]
 800a798:	f104 0914 	add.w	r9, r4, #20
 800a79c:	f108 0514 	add.w	r5, r8, #20
 800a7a0:	f100 0e14 	add.w	lr, r0, #20
 800a7a4:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800a7a8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800a7ac:	f108 0210 	add.w	r2, r8, #16
 800a7b0:	46f2      	mov	sl, lr
 800a7b2:	2100      	movs	r1, #0
 800a7b4:	f859 3b04 	ldr.w	r3, [r9], #4
 800a7b8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800a7bc:	fa1f f883 	uxth.w	r8, r3
 800a7c0:	fa11 f18b 	uxtah	r1, r1, fp
 800a7c4:	0c1b      	lsrs	r3, r3, #16
 800a7c6:	eba1 0808 	sub.w	r8, r1, r8
 800a7ca:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800a7ce:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800a7d2:	fa1f f888 	uxth.w	r8, r8
 800a7d6:	1419      	asrs	r1, r3, #16
 800a7d8:	454e      	cmp	r6, r9
 800a7da:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800a7de:	f84a 3b04 	str.w	r3, [sl], #4
 800a7e2:	d8e7      	bhi.n	800a7b4 <__mdiff+0x80>
 800a7e4:	1b33      	subs	r3, r6, r4
 800a7e6:	3b15      	subs	r3, #21
 800a7e8:	f023 0303 	bic.w	r3, r3, #3
 800a7ec:	3304      	adds	r3, #4
 800a7ee:	3415      	adds	r4, #21
 800a7f0:	42a6      	cmp	r6, r4
 800a7f2:	bf38      	it	cc
 800a7f4:	2304      	movcc	r3, #4
 800a7f6:	441d      	add	r5, r3
 800a7f8:	4473      	add	r3, lr
 800a7fa:	469e      	mov	lr, r3
 800a7fc:	462e      	mov	r6, r5
 800a7fe:	4566      	cmp	r6, ip
 800a800:	d30e      	bcc.n	800a820 <__mdiff+0xec>
 800a802:	f10c 0203 	add.w	r2, ip, #3
 800a806:	1b52      	subs	r2, r2, r5
 800a808:	f022 0203 	bic.w	r2, r2, #3
 800a80c:	3d03      	subs	r5, #3
 800a80e:	45ac      	cmp	ip, r5
 800a810:	bf38      	it	cc
 800a812:	2200      	movcc	r2, #0
 800a814:	441a      	add	r2, r3
 800a816:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800a81a:	b17b      	cbz	r3, 800a83c <__mdiff+0x108>
 800a81c:	6107      	str	r7, [r0, #16]
 800a81e:	e7a3      	b.n	800a768 <__mdiff+0x34>
 800a820:	f856 8b04 	ldr.w	r8, [r6], #4
 800a824:	fa11 f288 	uxtah	r2, r1, r8
 800a828:	1414      	asrs	r4, r2, #16
 800a82a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800a82e:	b292      	uxth	r2, r2
 800a830:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800a834:	f84e 2b04 	str.w	r2, [lr], #4
 800a838:	1421      	asrs	r1, r4, #16
 800a83a:	e7e0      	b.n	800a7fe <__mdiff+0xca>
 800a83c:	3f01      	subs	r7, #1
 800a83e:	e7ea      	b.n	800a816 <__mdiff+0xe2>
 800a840:	0800b66f 	.word	0x0800b66f
 800a844:	0800b680 	.word	0x0800b680

0800a848 <__d2b>:
 800a848:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a84c:	4689      	mov	r9, r1
 800a84e:	2101      	movs	r1, #1
 800a850:	ec57 6b10 	vmov	r6, r7, d0
 800a854:	4690      	mov	r8, r2
 800a856:	f7ff fccf 	bl	800a1f8 <_Balloc>
 800a85a:	4604      	mov	r4, r0
 800a85c:	b930      	cbnz	r0, 800a86c <__d2b+0x24>
 800a85e:	4602      	mov	r2, r0
 800a860:	4b25      	ldr	r3, [pc, #148]	; (800a8f8 <__d2b+0xb0>)
 800a862:	4826      	ldr	r0, [pc, #152]	; (800a8fc <__d2b+0xb4>)
 800a864:	f240 310a 	movw	r1, #778	; 0x30a
 800a868:	f000 fa18 	bl	800ac9c <__assert_func>
 800a86c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800a870:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a874:	bb35      	cbnz	r5, 800a8c4 <__d2b+0x7c>
 800a876:	2e00      	cmp	r6, #0
 800a878:	9301      	str	r3, [sp, #4]
 800a87a:	d028      	beq.n	800a8ce <__d2b+0x86>
 800a87c:	4668      	mov	r0, sp
 800a87e:	9600      	str	r6, [sp, #0]
 800a880:	f7ff fd82 	bl	800a388 <__lo0bits>
 800a884:	9900      	ldr	r1, [sp, #0]
 800a886:	b300      	cbz	r0, 800a8ca <__d2b+0x82>
 800a888:	9a01      	ldr	r2, [sp, #4]
 800a88a:	f1c0 0320 	rsb	r3, r0, #32
 800a88e:	fa02 f303 	lsl.w	r3, r2, r3
 800a892:	430b      	orrs	r3, r1
 800a894:	40c2      	lsrs	r2, r0
 800a896:	6163      	str	r3, [r4, #20]
 800a898:	9201      	str	r2, [sp, #4]
 800a89a:	9b01      	ldr	r3, [sp, #4]
 800a89c:	61a3      	str	r3, [r4, #24]
 800a89e:	2b00      	cmp	r3, #0
 800a8a0:	bf14      	ite	ne
 800a8a2:	2202      	movne	r2, #2
 800a8a4:	2201      	moveq	r2, #1
 800a8a6:	6122      	str	r2, [r4, #16]
 800a8a8:	b1d5      	cbz	r5, 800a8e0 <__d2b+0x98>
 800a8aa:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800a8ae:	4405      	add	r5, r0
 800a8b0:	f8c9 5000 	str.w	r5, [r9]
 800a8b4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a8b8:	f8c8 0000 	str.w	r0, [r8]
 800a8bc:	4620      	mov	r0, r4
 800a8be:	b003      	add	sp, #12
 800a8c0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a8c4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a8c8:	e7d5      	b.n	800a876 <__d2b+0x2e>
 800a8ca:	6161      	str	r1, [r4, #20]
 800a8cc:	e7e5      	b.n	800a89a <__d2b+0x52>
 800a8ce:	a801      	add	r0, sp, #4
 800a8d0:	f7ff fd5a 	bl	800a388 <__lo0bits>
 800a8d4:	9b01      	ldr	r3, [sp, #4]
 800a8d6:	6163      	str	r3, [r4, #20]
 800a8d8:	2201      	movs	r2, #1
 800a8da:	6122      	str	r2, [r4, #16]
 800a8dc:	3020      	adds	r0, #32
 800a8de:	e7e3      	b.n	800a8a8 <__d2b+0x60>
 800a8e0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a8e4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a8e8:	f8c9 0000 	str.w	r0, [r9]
 800a8ec:	6918      	ldr	r0, [r3, #16]
 800a8ee:	f7ff fd2b 	bl	800a348 <__hi0bits>
 800a8f2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a8f6:	e7df      	b.n	800a8b8 <__d2b+0x70>
 800a8f8:	0800b66f 	.word	0x0800b66f
 800a8fc:	0800b680 	.word	0x0800b680

0800a900 <_calloc_r>:
 800a900:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a902:	fba1 2402 	umull	r2, r4, r1, r2
 800a906:	b94c      	cbnz	r4, 800a91c <_calloc_r+0x1c>
 800a908:	4611      	mov	r1, r2
 800a90a:	9201      	str	r2, [sp, #4]
 800a90c:	f7fd fcd4 	bl	80082b8 <_malloc_r>
 800a910:	9a01      	ldr	r2, [sp, #4]
 800a912:	4605      	mov	r5, r0
 800a914:	b930      	cbnz	r0, 800a924 <_calloc_r+0x24>
 800a916:	4628      	mov	r0, r5
 800a918:	b003      	add	sp, #12
 800a91a:	bd30      	pop	{r4, r5, pc}
 800a91c:	220c      	movs	r2, #12
 800a91e:	6002      	str	r2, [r0, #0]
 800a920:	2500      	movs	r5, #0
 800a922:	e7f8      	b.n	800a916 <_calloc_r+0x16>
 800a924:	4621      	mov	r1, r4
 800a926:	f7fd fc9e 	bl	8008266 <memset>
 800a92a:	e7f4      	b.n	800a916 <_calloc_r+0x16>

0800a92c <_free_r>:
 800a92c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a92e:	2900      	cmp	r1, #0
 800a930:	d044      	beq.n	800a9bc <_free_r+0x90>
 800a932:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a936:	9001      	str	r0, [sp, #4]
 800a938:	2b00      	cmp	r3, #0
 800a93a:	f1a1 0404 	sub.w	r4, r1, #4
 800a93e:	bfb8      	it	lt
 800a940:	18e4      	addlt	r4, r4, r3
 800a942:	f7ff fc4d 	bl	800a1e0 <__malloc_lock>
 800a946:	4a1e      	ldr	r2, [pc, #120]	; (800a9c0 <_free_r+0x94>)
 800a948:	9801      	ldr	r0, [sp, #4]
 800a94a:	6813      	ldr	r3, [r2, #0]
 800a94c:	b933      	cbnz	r3, 800a95c <_free_r+0x30>
 800a94e:	6063      	str	r3, [r4, #4]
 800a950:	6014      	str	r4, [r2, #0]
 800a952:	b003      	add	sp, #12
 800a954:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a958:	f7ff bc48 	b.w	800a1ec <__malloc_unlock>
 800a95c:	42a3      	cmp	r3, r4
 800a95e:	d908      	bls.n	800a972 <_free_r+0x46>
 800a960:	6825      	ldr	r5, [r4, #0]
 800a962:	1961      	adds	r1, r4, r5
 800a964:	428b      	cmp	r3, r1
 800a966:	bf01      	itttt	eq
 800a968:	6819      	ldreq	r1, [r3, #0]
 800a96a:	685b      	ldreq	r3, [r3, #4]
 800a96c:	1949      	addeq	r1, r1, r5
 800a96e:	6021      	streq	r1, [r4, #0]
 800a970:	e7ed      	b.n	800a94e <_free_r+0x22>
 800a972:	461a      	mov	r2, r3
 800a974:	685b      	ldr	r3, [r3, #4]
 800a976:	b10b      	cbz	r3, 800a97c <_free_r+0x50>
 800a978:	42a3      	cmp	r3, r4
 800a97a:	d9fa      	bls.n	800a972 <_free_r+0x46>
 800a97c:	6811      	ldr	r1, [r2, #0]
 800a97e:	1855      	adds	r5, r2, r1
 800a980:	42a5      	cmp	r5, r4
 800a982:	d10b      	bne.n	800a99c <_free_r+0x70>
 800a984:	6824      	ldr	r4, [r4, #0]
 800a986:	4421      	add	r1, r4
 800a988:	1854      	adds	r4, r2, r1
 800a98a:	42a3      	cmp	r3, r4
 800a98c:	6011      	str	r1, [r2, #0]
 800a98e:	d1e0      	bne.n	800a952 <_free_r+0x26>
 800a990:	681c      	ldr	r4, [r3, #0]
 800a992:	685b      	ldr	r3, [r3, #4]
 800a994:	6053      	str	r3, [r2, #4]
 800a996:	4421      	add	r1, r4
 800a998:	6011      	str	r1, [r2, #0]
 800a99a:	e7da      	b.n	800a952 <_free_r+0x26>
 800a99c:	d902      	bls.n	800a9a4 <_free_r+0x78>
 800a99e:	230c      	movs	r3, #12
 800a9a0:	6003      	str	r3, [r0, #0]
 800a9a2:	e7d6      	b.n	800a952 <_free_r+0x26>
 800a9a4:	6825      	ldr	r5, [r4, #0]
 800a9a6:	1961      	adds	r1, r4, r5
 800a9a8:	428b      	cmp	r3, r1
 800a9aa:	bf04      	itt	eq
 800a9ac:	6819      	ldreq	r1, [r3, #0]
 800a9ae:	685b      	ldreq	r3, [r3, #4]
 800a9b0:	6063      	str	r3, [r4, #4]
 800a9b2:	bf04      	itt	eq
 800a9b4:	1949      	addeq	r1, r1, r5
 800a9b6:	6021      	streq	r1, [r4, #0]
 800a9b8:	6054      	str	r4, [r2, #4]
 800a9ba:	e7ca      	b.n	800a952 <_free_r+0x26>
 800a9bc:	b003      	add	sp, #12
 800a9be:	bd30      	pop	{r4, r5, pc}
 800a9c0:	200044c8 	.word	0x200044c8

0800a9c4 <__sfputc_r>:
 800a9c4:	6893      	ldr	r3, [r2, #8]
 800a9c6:	3b01      	subs	r3, #1
 800a9c8:	2b00      	cmp	r3, #0
 800a9ca:	b410      	push	{r4}
 800a9cc:	6093      	str	r3, [r2, #8]
 800a9ce:	da08      	bge.n	800a9e2 <__sfputc_r+0x1e>
 800a9d0:	6994      	ldr	r4, [r2, #24]
 800a9d2:	42a3      	cmp	r3, r4
 800a9d4:	db01      	blt.n	800a9da <__sfputc_r+0x16>
 800a9d6:	290a      	cmp	r1, #10
 800a9d8:	d103      	bne.n	800a9e2 <__sfputc_r+0x1e>
 800a9da:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a9de:	f7fe bb5b 	b.w	8009098 <__swbuf_r>
 800a9e2:	6813      	ldr	r3, [r2, #0]
 800a9e4:	1c58      	adds	r0, r3, #1
 800a9e6:	6010      	str	r0, [r2, #0]
 800a9e8:	7019      	strb	r1, [r3, #0]
 800a9ea:	4608      	mov	r0, r1
 800a9ec:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a9f0:	4770      	bx	lr

0800a9f2 <__sfputs_r>:
 800a9f2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a9f4:	4606      	mov	r6, r0
 800a9f6:	460f      	mov	r7, r1
 800a9f8:	4614      	mov	r4, r2
 800a9fa:	18d5      	adds	r5, r2, r3
 800a9fc:	42ac      	cmp	r4, r5
 800a9fe:	d101      	bne.n	800aa04 <__sfputs_r+0x12>
 800aa00:	2000      	movs	r0, #0
 800aa02:	e007      	b.n	800aa14 <__sfputs_r+0x22>
 800aa04:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aa08:	463a      	mov	r2, r7
 800aa0a:	4630      	mov	r0, r6
 800aa0c:	f7ff ffda 	bl	800a9c4 <__sfputc_r>
 800aa10:	1c43      	adds	r3, r0, #1
 800aa12:	d1f3      	bne.n	800a9fc <__sfputs_r+0xa>
 800aa14:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800aa18 <_vfiprintf_r>:
 800aa18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa1c:	460d      	mov	r5, r1
 800aa1e:	b09d      	sub	sp, #116	; 0x74
 800aa20:	4614      	mov	r4, r2
 800aa22:	4698      	mov	r8, r3
 800aa24:	4606      	mov	r6, r0
 800aa26:	b118      	cbz	r0, 800aa30 <_vfiprintf_r+0x18>
 800aa28:	6983      	ldr	r3, [r0, #24]
 800aa2a:	b90b      	cbnz	r3, 800aa30 <_vfiprintf_r+0x18>
 800aa2c:	f7fd fb48 	bl	80080c0 <__sinit>
 800aa30:	4b89      	ldr	r3, [pc, #548]	; (800ac58 <_vfiprintf_r+0x240>)
 800aa32:	429d      	cmp	r5, r3
 800aa34:	d11b      	bne.n	800aa6e <_vfiprintf_r+0x56>
 800aa36:	6875      	ldr	r5, [r6, #4]
 800aa38:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800aa3a:	07d9      	lsls	r1, r3, #31
 800aa3c:	d405      	bmi.n	800aa4a <_vfiprintf_r+0x32>
 800aa3e:	89ab      	ldrh	r3, [r5, #12]
 800aa40:	059a      	lsls	r2, r3, #22
 800aa42:	d402      	bmi.n	800aa4a <_vfiprintf_r+0x32>
 800aa44:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800aa46:	f7fd fbfe 	bl	8008246 <__retarget_lock_acquire_recursive>
 800aa4a:	89ab      	ldrh	r3, [r5, #12]
 800aa4c:	071b      	lsls	r3, r3, #28
 800aa4e:	d501      	bpl.n	800aa54 <_vfiprintf_r+0x3c>
 800aa50:	692b      	ldr	r3, [r5, #16]
 800aa52:	b9eb      	cbnz	r3, 800aa90 <_vfiprintf_r+0x78>
 800aa54:	4629      	mov	r1, r5
 800aa56:	4630      	mov	r0, r6
 800aa58:	f7fe fb82 	bl	8009160 <__swsetup_r>
 800aa5c:	b1c0      	cbz	r0, 800aa90 <_vfiprintf_r+0x78>
 800aa5e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800aa60:	07dc      	lsls	r4, r3, #31
 800aa62:	d50e      	bpl.n	800aa82 <_vfiprintf_r+0x6a>
 800aa64:	f04f 30ff 	mov.w	r0, #4294967295
 800aa68:	b01d      	add	sp, #116	; 0x74
 800aa6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aa6e:	4b7b      	ldr	r3, [pc, #492]	; (800ac5c <_vfiprintf_r+0x244>)
 800aa70:	429d      	cmp	r5, r3
 800aa72:	d101      	bne.n	800aa78 <_vfiprintf_r+0x60>
 800aa74:	68b5      	ldr	r5, [r6, #8]
 800aa76:	e7df      	b.n	800aa38 <_vfiprintf_r+0x20>
 800aa78:	4b79      	ldr	r3, [pc, #484]	; (800ac60 <_vfiprintf_r+0x248>)
 800aa7a:	429d      	cmp	r5, r3
 800aa7c:	bf08      	it	eq
 800aa7e:	68f5      	ldreq	r5, [r6, #12]
 800aa80:	e7da      	b.n	800aa38 <_vfiprintf_r+0x20>
 800aa82:	89ab      	ldrh	r3, [r5, #12]
 800aa84:	0598      	lsls	r0, r3, #22
 800aa86:	d4ed      	bmi.n	800aa64 <_vfiprintf_r+0x4c>
 800aa88:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800aa8a:	f7fd fbdd 	bl	8008248 <__retarget_lock_release_recursive>
 800aa8e:	e7e9      	b.n	800aa64 <_vfiprintf_r+0x4c>
 800aa90:	2300      	movs	r3, #0
 800aa92:	9309      	str	r3, [sp, #36]	; 0x24
 800aa94:	2320      	movs	r3, #32
 800aa96:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800aa9a:	f8cd 800c 	str.w	r8, [sp, #12]
 800aa9e:	2330      	movs	r3, #48	; 0x30
 800aaa0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800ac64 <_vfiprintf_r+0x24c>
 800aaa4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800aaa8:	f04f 0901 	mov.w	r9, #1
 800aaac:	4623      	mov	r3, r4
 800aaae:	469a      	mov	sl, r3
 800aab0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800aab4:	b10a      	cbz	r2, 800aaba <_vfiprintf_r+0xa2>
 800aab6:	2a25      	cmp	r2, #37	; 0x25
 800aab8:	d1f9      	bne.n	800aaae <_vfiprintf_r+0x96>
 800aaba:	ebba 0b04 	subs.w	fp, sl, r4
 800aabe:	d00b      	beq.n	800aad8 <_vfiprintf_r+0xc0>
 800aac0:	465b      	mov	r3, fp
 800aac2:	4622      	mov	r2, r4
 800aac4:	4629      	mov	r1, r5
 800aac6:	4630      	mov	r0, r6
 800aac8:	f7ff ff93 	bl	800a9f2 <__sfputs_r>
 800aacc:	3001      	adds	r0, #1
 800aace:	f000 80aa 	beq.w	800ac26 <_vfiprintf_r+0x20e>
 800aad2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800aad4:	445a      	add	r2, fp
 800aad6:	9209      	str	r2, [sp, #36]	; 0x24
 800aad8:	f89a 3000 	ldrb.w	r3, [sl]
 800aadc:	2b00      	cmp	r3, #0
 800aade:	f000 80a2 	beq.w	800ac26 <_vfiprintf_r+0x20e>
 800aae2:	2300      	movs	r3, #0
 800aae4:	f04f 32ff 	mov.w	r2, #4294967295
 800aae8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800aaec:	f10a 0a01 	add.w	sl, sl, #1
 800aaf0:	9304      	str	r3, [sp, #16]
 800aaf2:	9307      	str	r3, [sp, #28]
 800aaf4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800aaf8:	931a      	str	r3, [sp, #104]	; 0x68
 800aafa:	4654      	mov	r4, sl
 800aafc:	2205      	movs	r2, #5
 800aafe:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ab02:	4858      	ldr	r0, [pc, #352]	; (800ac64 <_vfiprintf_r+0x24c>)
 800ab04:	f7f5 fb8c 	bl	8000220 <memchr>
 800ab08:	9a04      	ldr	r2, [sp, #16]
 800ab0a:	b9d8      	cbnz	r0, 800ab44 <_vfiprintf_r+0x12c>
 800ab0c:	06d1      	lsls	r1, r2, #27
 800ab0e:	bf44      	itt	mi
 800ab10:	2320      	movmi	r3, #32
 800ab12:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ab16:	0713      	lsls	r3, r2, #28
 800ab18:	bf44      	itt	mi
 800ab1a:	232b      	movmi	r3, #43	; 0x2b
 800ab1c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ab20:	f89a 3000 	ldrb.w	r3, [sl]
 800ab24:	2b2a      	cmp	r3, #42	; 0x2a
 800ab26:	d015      	beq.n	800ab54 <_vfiprintf_r+0x13c>
 800ab28:	9a07      	ldr	r2, [sp, #28]
 800ab2a:	4654      	mov	r4, sl
 800ab2c:	2000      	movs	r0, #0
 800ab2e:	f04f 0c0a 	mov.w	ip, #10
 800ab32:	4621      	mov	r1, r4
 800ab34:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ab38:	3b30      	subs	r3, #48	; 0x30
 800ab3a:	2b09      	cmp	r3, #9
 800ab3c:	d94e      	bls.n	800abdc <_vfiprintf_r+0x1c4>
 800ab3e:	b1b0      	cbz	r0, 800ab6e <_vfiprintf_r+0x156>
 800ab40:	9207      	str	r2, [sp, #28]
 800ab42:	e014      	b.n	800ab6e <_vfiprintf_r+0x156>
 800ab44:	eba0 0308 	sub.w	r3, r0, r8
 800ab48:	fa09 f303 	lsl.w	r3, r9, r3
 800ab4c:	4313      	orrs	r3, r2
 800ab4e:	9304      	str	r3, [sp, #16]
 800ab50:	46a2      	mov	sl, r4
 800ab52:	e7d2      	b.n	800aafa <_vfiprintf_r+0xe2>
 800ab54:	9b03      	ldr	r3, [sp, #12]
 800ab56:	1d19      	adds	r1, r3, #4
 800ab58:	681b      	ldr	r3, [r3, #0]
 800ab5a:	9103      	str	r1, [sp, #12]
 800ab5c:	2b00      	cmp	r3, #0
 800ab5e:	bfbb      	ittet	lt
 800ab60:	425b      	neglt	r3, r3
 800ab62:	f042 0202 	orrlt.w	r2, r2, #2
 800ab66:	9307      	strge	r3, [sp, #28]
 800ab68:	9307      	strlt	r3, [sp, #28]
 800ab6a:	bfb8      	it	lt
 800ab6c:	9204      	strlt	r2, [sp, #16]
 800ab6e:	7823      	ldrb	r3, [r4, #0]
 800ab70:	2b2e      	cmp	r3, #46	; 0x2e
 800ab72:	d10c      	bne.n	800ab8e <_vfiprintf_r+0x176>
 800ab74:	7863      	ldrb	r3, [r4, #1]
 800ab76:	2b2a      	cmp	r3, #42	; 0x2a
 800ab78:	d135      	bne.n	800abe6 <_vfiprintf_r+0x1ce>
 800ab7a:	9b03      	ldr	r3, [sp, #12]
 800ab7c:	1d1a      	adds	r2, r3, #4
 800ab7e:	681b      	ldr	r3, [r3, #0]
 800ab80:	9203      	str	r2, [sp, #12]
 800ab82:	2b00      	cmp	r3, #0
 800ab84:	bfb8      	it	lt
 800ab86:	f04f 33ff 	movlt.w	r3, #4294967295
 800ab8a:	3402      	adds	r4, #2
 800ab8c:	9305      	str	r3, [sp, #20]
 800ab8e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800ac74 <_vfiprintf_r+0x25c>
 800ab92:	7821      	ldrb	r1, [r4, #0]
 800ab94:	2203      	movs	r2, #3
 800ab96:	4650      	mov	r0, sl
 800ab98:	f7f5 fb42 	bl	8000220 <memchr>
 800ab9c:	b140      	cbz	r0, 800abb0 <_vfiprintf_r+0x198>
 800ab9e:	2340      	movs	r3, #64	; 0x40
 800aba0:	eba0 000a 	sub.w	r0, r0, sl
 800aba4:	fa03 f000 	lsl.w	r0, r3, r0
 800aba8:	9b04      	ldr	r3, [sp, #16]
 800abaa:	4303      	orrs	r3, r0
 800abac:	3401      	adds	r4, #1
 800abae:	9304      	str	r3, [sp, #16]
 800abb0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800abb4:	482c      	ldr	r0, [pc, #176]	; (800ac68 <_vfiprintf_r+0x250>)
 800abb6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800abba:	2206      	movs	r2, #6
 800abbc:	f7f5 fb30 	bl	8000220 <memchr>
 800abc0:	2800      	cmp	r0, #0
 800abc2:	d03f      	beq.n	800ac44 <_vfiprintf_r+0x22c>
 800abc4:	4b29      	ldr	r3, [pc, #164]	; (800ac6c <_vfiprintf_r+0x254>)
 800abc6:	bb1b      	cbnz	r3, 800ac10 <_vfiprintf_r+0x1f8>
 800abc8:	9b03      	ldr	r3, [sp, #12]
 800abca:	3307      	adds	r3, #7
 800abcc:	f023 0307 	bic.w	r3, r3, #7
 800abd0:	3308      	adds	r3, #8
 800abd2:	9303      	str	r3, [sp, #12]
 800abd4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800abd6:	443b      	add	r3, r7
 800abd8:	9309      	str	r3, [sp, #36]	; 0x24
 800abda:	e767      	b.n	800aaac <_vfiprintf_r+0x94>
 800abdc:	fb0c 3202 	mla	r2, ip, r2, r3
 800abe0:	460c      	mov	r4, r1
 800abe2:	2001      	movs	r0, #1
 800abe4:	e7a5      	b.n	800ab32 <_vfiprintf_r+0x11a>
 800abe6:	2300      	movs	r3, #0
 800abe8:	3401      	adds	r4, #1
 800abea:	9305      	str	r3, [sp, #20]
 800abec:	4619      	mov	r1, r3
 800abee:	f04f 0c0a 	mov.w	ip, #10
 800abf2:	4620      	mov	r0, r4
 800abf4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800abf8:	3a30      	subs	r2, #48	; 0x30
 800abfa:	2a09      	cmp	r2, #9
 800abfc:	d903      	bls.n	800ac06 <_vfiprintf_r+0x1ee>
 800abfe:	2b00      	cmp	r3, #0
 800ac00:	d0c5      	beq.n	800ab8e <_vfiprintf_r+0x176>
 800ac02:	9105      	str	r1, [sp, #20]
 800ac04:	e7c3      	b.n	800ab8e <_vfiprintf_r+0x176>
 800ac06:	fb0c 2101 	mla	r1, ip, r1, r2
 800ac0a:	4604      	mov	r4, r0
 800ac0c:	2301      	movs	r3, #1
 800ac0e:	e7f0      	b.n	800abf2 <_vfiprintf_r+0x1da>
 800ac10:	ab03      	add	r3, sp, #12
 800ac12:	9300      	str	r3, [sp, #0]
 800ac14:	462a      	mov	r2, r5
 800ac16:	4b16      	ldr	r3, [pc, #88]	; (800ac70 <_vfiprintf_r+0x258>)
 800ac18:	a904      	add	r1, sp, #16
 800ac1a:	4630      	mov	r0, r6
 800ac1c:	f7fd fc60 	bl	80084e0 <_printf_float>
 800ac20:	4607      	mov	r7, r0
 800ac22:	1c78      	adds	r0, r7, #1
 800ac24:	d1d6      	bne.n	800abd4 <_vfiprintf_r+0x1bc>
 800ac26:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ac28:	07d9      	lsls	r1, r3, #31
 800ac2a:	d405      	bmi.n	800ac38 <_vfiprintf_r+0x220>
 800ac2c:	89ab      	ldrh	r3, [r5, #12]
 800ac2e:	059a      	lsls	r2, r3, #22
 800ac30:	d402      	bmi.n	800ac38 <_vfiprintf_r+0x220>
 800ac32:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ac34:	f7fd fb08 	bl	8008248 <__retarget_lock_release_recursive>
 800ac38:	89ab      	ldrh	r3, [r5, #12]
 800ac3a:	065b      	lsls	r3, r3, #25
 800ac3c:	f53f af12 	bmi.w	800aa64 <_vfiprintf_r+0x4c>
 800ac40:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ac42:	e711      	b.n	800aa68 <_vfiprintf_r+0x50>
 800ac44:	ab03      	add	r3, sp, #12
 800ac46:	9300      	str	r3, [sp, #0]
 800ac48:	462a      	mov	r2, r5
 800ac4a:	4b09      	ldr	r3, [pc, #36]	; (800ac70 <_vfiprintf_r+0x258>)
 800ac4c:	a904      	add	r1, sp, #16
 800ac4e:	4630      	mov	r0, r6
 800ac50:	f7fd feea 	bl	8008a28 <_printf_i>
 800ac54:	e7e4      	b.n	800ac20 <_vfiprintf_r+0x208>
 800ac56:	bf00      	nop
 800ac58:	0800b578 	.word	0x0800b578
 800ac5c:	0800b598 	.word	0x0800b598
 800ac60:	0800b558 	.word	0x0800b558
 800ac64:	0800b7dc 	.word	0x0800b7dc
 800ac68:	0800b7e6 	.word	0x0800b7e6
 800ac6c:	080084e1 	.word	0x080084e1
 800ac70:	0800a9f3 	.word	0x0800a9f3
 800ac74:	0800b7e2 	.word	0x0800b7e2

0800ac78 <_read_r>:
 800ac78:	b538      	push	{r3, r4, r5, lr}
 800ac7a:	4d07      	ldr	r5, [pc, #28]	; (800ac98 <_read_r+0x20>)
 800ac7c:	4604      	mov	r4, r0
 800ac7e:	4608      	mov	r0, r1
 800ac80:	4611      	mov	r1, r2
 800ac82:	2200      	movs	r2, #0
 800ac84:	602a      	str	r2, [r5, #0]
 800ac86:	461a      	mov	r2, r3
 800ac88:	f7f7 f980 	bl	8001f8c <_read>
 800ac8c:	1c43      	adds	r3, r0, #1
 800ac8e:	d102      	bne.n	800ac96 <_read_r+0x1e>
 800ac90:	682b      	ldr	r3, [r5, #0]
 800ac92:	b103      	cbz	r3, 800ac96 <_read_r+0x1e>
 800ac94:	6023      	str	r3, [r4, #0]
 800ac96:	bd38      	pop	{r3, r4, r5, pc}
 800ac98:	200044d0 	.word	0x200044d0

0800ac9c <__assert_func>:
 800ac9c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ac9e:	4614      	mov	r4, r2
 800aca0:	461a      	mov	r2, r3
 800aca2:	4b09      	ldr	r3, [pc, #36]	; (800acc8 <__assert_func+0x2c>)
 800aca4:	681b      	ldr	r3, [r3, #0]
 800aca6:	4605      	mov	r5, r0
 800aca8:	68d8      	ldr	r0, [r3, #12]
 800acaa:	b14c      	cbz	r4, 800acc0 <__assert_func+0x24>
 800acac:	4b07      	ldr	r3, [pc, #28]	; (800accc <__assert_func+0x30>)
 800acae:	9100      	str	r1, [sp, #0]
 800acb0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800acb4:	4906      	ldr	r1, [pc, #24]	; (800acd0 <__assert_func+0x34>)
 800acb6:	462b      	mov	r3, r5
 800acb8:	f000 f80e 	bl	800acd8 <fiprintf>
 800acbc:	f000 f85f 	bl	800ad7e <abort>
 800acc0:	4b04      	ldr	r3, [pc, #16]	; (800acd4 <__assert_func+0x38>)
 800acc2:	461c      	mov	r4, r3
 800acc4:	e7f3      	b.n	800acae <__assert_func+0x12>
 800acc6:	bf00      	nop
 800acc8:	20000010 	.word	0x20000010
 800accc:	0800b7ed 	.word	0x0800b7ed
 800acd0:	0800b7fa 	.word	0x0800b7fa
 800acd4:	0800b828 	.word	0x0800b828

0800acd8 <fiprintf>:
 800acd8:	b40e      	push	{r1, r2, r3}
 800acda:	b503      	push	{r0, r1, lr}
 800acdc:	4601      	mov	r1, r0
 800acde:	ab03      	add	r3, sp, #12
 800ace0:	4805      	ldr	r0, [pc, #20]	; (800acf8 <fiprintf+0x20>)
 800ace2:	f853 2b04 	ldr.w	r2, [r3], #4
 800ace6:	6800      	ldr	r0, [r0, #0]
 800ace8:	9301      	str	r3, [sp, #4]
 800acea:	f7ff fe95 	bl	800aa18 <_vfiprintf_r>
 800acee:	b002      	add	sp, #8
 800acf0:	f85d eb04 	ldr.w	lr, [sp], #4
 800acf4:	b003      	add	sp, #12
 800acf6:	4770      	bx	lr
 800acf8:	20000010 	.word	0x20000010

0800acfc <_fstat_r>:
 800acfc:	b538      	push	{r3, r4, r5, lr}
 800acfe:	4d07      	ldr	r5, [pc, #28]	; (800ad1c <_fstat_r+0x20>)
 800ad00:	2300      	movs	r3, #0
 800ad02:	4604      	mov	r4, r0
 800ad04:	4608      	mov	r0, r1
 800ad06:	4611      	mov	r1, r2
 800ad08:	602b      	str	r3, [r5, #0]
 800ad0a:	f7f7 f984 	bl	8002016 <_fstat>
 800ad0e:	1c43      	adds	r3, r0, #1
 800ad10:	d102      	bne.n	800ad18 <_fstat_r+0x1c>
 800ad12:	682b      	ldr	r3, [r5, #0]
 800ad14:	b103      	cbz	r3, 800ad18 <_fstat_r+0x1c>
 800ad16:	6023      	str	r3, [r4, #0]
 800ad18:	bd38      	pop	{r3, r4, r5, pc}
 800ad1a:	bf00      	nop
 800ad1c:	200044d0 	.word	0x200044d0

0800ad20 <_isatty_r>:
 800ad20:	b538      	push	{r3, r4, r5, lr}
 800ad22:	4d06      	ldr	r5, [pc, #24]	; (800ad3c <_isatty_r+0x1c>)
 800ad24:	2300      	movs	r3, #0
 800ad26:	4604      	mov	r4, r0
 800ad28:	4608      	mov	r0, r1
 800ad2a:	602b      	str	r3, [r5, #0]
 800ad2c:	f7f7 f983 	bl	8002036 <_isatty>
 800ad30:	1c43      	adds	r3, r0, #1
 800ad32:	d102      	bne.n	800ad3a <_isatty_r+0x1a>
 800ad34:	682b      	ldr	r3, [r5, #0]
 800ad36:	b103      	cbz	r3, 800ad3a <_isatty_r+0x1a>
 800ad38:	6023      	str	r3, [r4, #0]
 800ad3a:	bd38      	pop	{r3, r4, r5, pc}
 800ad3c:	200044d0 	.word	0x200044d0

0800ad40 <__ascii_mbtowc>:
 800ad40:	b082      	sub	sp, #8
 800ad42:	b901      	cbnz	r1, 800ad46 <__ascii_mbtowc+0x6>
 800ad44:	a901      	add	r1, sp, #4
 800ad46:	b142      	cbz	r2, 800ad5a <__ascii_mbtowc+0x1a>
 800ad48:	b14b      	cbz	r3, 800ad5e <__ascii_mbtowc+0x1e>
 800ad4a:	7813      	ldrb	r3, [r2, #0]
 800ad4c:	600b      	str	r3, [r1, #0]
 800ad4e:	7812      	ldrb	r2, [r2, #0]
 800ad50:	1e10      	subs	r0, r2, #0
 800ad52:	bf18      	it	ne
 800ad54:	2001      	movne	r0, #1
 800ad56:	b002      	add	sp, #8
 800ad58:	4770      	bx	lr
 800ad5a:	4610      	mov	r0, r2
 800ad5c:	e7fb      	b.n	800ad56 <__ascii_mbtowc+0x16>
 800ad5e:	f06f 0001 	mvn.w	r0, #1
 800ad62:	e7f8      	b.n	800ad56 <__ascii_mbtowc+0x16>

0800ad64 <__ascii_wctomb>:
 800ad64:	b149      	cbz	r1, 800ad7a <__ascii_wctomb+0x16>
 800ad66:	2aff      	cmp	r2, #255	; 0xff
 800ad68:	bf85      	ittet	hi
 800ad6a:	238a      	movhi	r3, #138	; 0x8a
 800ad6c:	6003      	strhi	r3, [r0, #0]
 800ad6e:	700a      	strbls	r2, [r1, #0]
 800ad70:	f04f 30ff 	movhi.w	r0, #4294967295
 800ad74:	bf98      	it	ls
 800ad76:	2001      	movls	r0, #1
 800ad78:	4770      	bx	lr
 800ad7a:	4608      	mov	r0, r1
 800ad7c:	4770      	bx	lr

0800ad7e <abort>:
 800ad7e:	b508      	push	{r3, lr}
 800ad80:	2006      	movs	r0, #6
 800ad82:	f000 f82b 	bl	800addc <raise>
 800ad86:	2001      	movs	r0, #1
 800ad88:	f7f7 f8f6 	bl	8001f78 <_exit>

0800ad8c <_raise_r>:
 800ad8c:	291f      	cmp	r1, #31
 800ad8e:	b538      	push	{r3, r4, r5, lr}
 800ad90:	4604      	mov	r4, r0
 800ad92:	460d      	mov	r5, r1
 800ad94:	d904      	bls.n	800ada0 <_raise_r+0x14>
 800ad96:	2316      	movs	r3, #22
 800ad98:	6003      	str	r3, [r0, #0]
 800ad9a:	f04f 30ff 	mov.w	r0, #4294967295
 800ad9e:	bd38      	pop	{r3, r4, r5, pc}
 800ada0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800ada2:	b112      	cbz	r2, 800adaa <_raise_r+0x1e>
 800ada4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ada8:	b94b      	cbnz	r3, 800adbe <_raise_r+0x32>
 800adaa:	4620      	mov	r0, r4
 800adac:	f000 f830 	bl	800ae10 <_getpid_r>
 800adb0:	462a      	mov	r2, r5
 800adb2:	4601      	mov	r1, r0
 800adb4:	4620      	mov	r0, r4
 800adb6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800adba:	f000 b817 	b.w	800adec <_kill_r>
 800adbe:	2b01      	cmp	r3, #1
 800adc0:	d00a      	beq.n	800add8 <_raise_r+0x4c>
 800adc2:	1c59      	adds	r1, r3, #1
 800adc4:	d103      	bne.n	800adce <_raise_r+0x42>
 800adc6:	2316      	movs	r3, #22
 800adc8:	6003      	str	r3, [r0, #0]
 800adca:	2001      	movs	r0, #1
 800adcc:	e7e7      	b.n	800ad9e <_raise_r+0x12>
 800adce:	2400      	movs	r4, #0
 800add0:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800add4:	4628      	mov	r0, r5
 800add6:	4798      	blx	r3
 800add8:	2000      	movs	r0, #0
 800adda:	e7e0      	b.n	800ad9e <_raise_r+0x12>

0800addc <raise>:
 800addc:	4b02      	ldr	r3, [pc, #8]	; (800ade8 <raise+0xc>)
 800adde:	4601      	mov	r1, r0
 800ade0:	6818      	ldr	r0, [r3, #0]
 800ade2:	f7ff bfd3 	b.w	800ad8c <_raise_r>
 800ade6:	bf00      	nop
 800ade8:	20000010 	.word	0x20000010

0800adec <_kill_r>:
 800adec:	b538      	push	{r3, r4, r5, lr}
 800adee:	4d07      	ldr	r5, [pc, #28]	; (800ae0c <_kill_r+0x20>)
 800adf0:	2300      	movs	r3, #0
 800adf2:	4604      	mov	r4, r0
 800adf4:	4608      	mov	r0, r1
 800adf6:	4611      	mov	r1, r2
 800adf8:	602b      	str	r3, [r5, #0]
 800adfa:	f7f7 f8ad 	bl	8001f58 <_kill>
 800adfe:	1c43      	adds	r3, r0, #1
 800ae00:	d102      	bne.n	800ae08 <_kill_r+0x1c>
 800ae02:	682b      	ldr	r3, [r5, #0]
 800ae04:	b103      	cbz	r3, 800ae08 <_kill_r+0x1c>
 800ae06:	6023      	str	r3, [r4, #0]
 800ae08:	bd38      	pop	{r3, r4, r5, pc}
 800ae0a:	bf00      	nop
 800ae0c:	200044d0 	.word	0x200044d0

0800ae10 <_getpid_r>:
 800ae10:	f7f7 b89a 	b.w	8001f48 <_getpid>

0800ae14 <_init>:
 800ae14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ae16:	bf00      	nop
 800ae18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ae1a:	bc08      	pop	{r3}
 800ae1c:	469e      	mov	lr, r3
 800ae1e:	4770      	bx	lr

0800ae20 <_fini>:
 800ae20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ae22:	bf00      	nop
 800ae24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ae26:	bc08      	pop	{r3}
 800ae28:	469e      	mov	lr, r3
 800ae2a:	4770      	bx	lr
