<stg><name>layer1</name>


<trans_list>

<trans id="694" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="695" from="2" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
<literal name="icmp_ln181" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="696" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
<literal name="icmp_ln181" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="763" from="3" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="764" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="761" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="762" from="5" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="702" from="6" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
<literal name="and_ln195" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="703" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln195" val="1"/>
</and_exp><and_exp><literal name="icmp_ln195" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="767" from="7" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="768" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="766" from="8" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="708" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="771" from="10" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="772" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="770" from="11" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="713" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="775" from="13" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="776" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="774" from="14" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="718" from="15" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln220" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="719" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln220" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="720" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln223" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="723" from="16" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln223" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="722" from="17" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="779" from="18" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="780" from="18" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="778" from="19" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="728" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="783" from="21" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="784" from="21" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="782" from="22" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="733" from="23" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln244" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="734" from="23" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln244" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="787" from="24" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="788" from="24" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="786" from="25" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="739" from="26" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="740" from="26" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="791" from="27" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="792" from="27" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="790" from="28" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="745" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="747" from="30" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="0"/>
<literal name="icmp_ln266" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="759" from="30" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="1"/>
</and_exp><and_exp><literal name="icmp_ln264" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="795" from="31" to="33">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln270" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="796" from="31" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln270" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="794" from="32" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="752" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="753" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="754" from="35" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="758" from="35" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="756" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="757" from="37" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:0  call void (...)* @_ssdm_op_SpecInterface(i1* %corr1_out_V_dest_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str265, i32 0, i32 0, [1 x i8]* @p_str266, [1 x i8]* @p_str267, [1 x i8]* @p_str268, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str269, [1 x i8]* @p_str270)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:1  call void (...)* @_ssdm_op_SpecInterface(i1* %corr1_out_V_id_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str258, i32 0, i32 0, [1 x i8]* @p_str259, [1 x i8]* @p_str260, [1 x i8]* @p_str261, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str262, [1 x i8]* @p_str263)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:2  call void (...)* @_ssdm_op_SpecInterface(i1* %corr1_out_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str251, i32 0, i32 0, [1 x i8]* @p_str252, [1 x i8]* @p_str253, [1 x i8]* @p_str254, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str255, [1 x i8]* @p_str256)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:3  call void (...)* @_ssdm_op_SpecInterface(i1* %corr1_out_V_user_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str244, i32 0, i32 0, [1 x i8]* @p_str245, [1 x i8]* @p_str246, [1 x i8]* @p_str247, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str248, [1 x i8]* @p_str249)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:4  call void (...)* @_ssdm_op_SpecInterface(i4* %corr1_out_V_keep_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str237, i32 0, i32 0, [1 x i8]* @p_str238, [1 x i8]* @p_str239, [1 x i8]* @p_str240, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str241, [1 x i8]* @p_str242)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:5  call void (...)* @_ssdm_op_SpecInterface(i12* %corr1_out_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str230, i32 0, i32 0, [1 x i8]* @p_str231, [1 x i8]* @p_str232, [1 x i8]* @p_str233, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str234, [1 x i8]* @p_str235)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:6  call void (...)* @_ssdm_op_SpecInterface(i1* %corr1_out_V_valid_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str223, i32 0, i32 0, [1 x i8]* @p_str224, [1 x i8]* @p_str225, [1 x i8]* @p_str226, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str227, [1 x i8]* @p_str228)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0">
<![CDATA[
arrayctor.loop1.preheader:7  call void (...)* @_ssdm_op_SpecInterface(i32* %stream_in_V_data_V, i4* %stream_in_V_keep_V, i4* %stream_in_V_strb_V, i1* %stream_in_V_user_V, i1* %stream_in_V_last_V, i1* %stream_in_V_id_V, i1* %stream_in_V_dest_V, [5 x i8]* @p_str55, i32 1, i32 1, [5 x i8]* @p_str56, i32 0, i32 0, [1 x i8]* @p_str17, [1 x i8]* @p_str17, [1 x i8]* @p_str17, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str17, [1 x i8]* @p_str17) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="7" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:8  %subfilter_layer_V = alloca [25 x i7], align 1

]]></Node>
<StgValue><ssdm name="subfilter_layer_V"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="12" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:9  %correlate_img = alloca [64 x i12], align 2

]]></Node>
<StgValue><ssdm name="correlate_img"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:10  %out_layer_valid_V = alloca [3584 x i1], align 1

]]></Node>
<StgValue><ssdm name="out_layer_valid_V"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:11  %buffer_data_V = alloca [340 x i32], align 4

]]></Node>
<StgValue><ssdm name="buffer_data_V"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1.preheader:12  %buffer_data_V_addr_8 = getelementptr [340 x i32]* %buffer_data_V, i64 0, i64 274

]]></Node>
<StgValue><ssdm name="buffer_data_V_addr_8"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1.preheader:13  %buffer_data_V_addr_10 = getelementptr [340 x i32]* %buffer_data_V, i64 0, i64 337

]]></Node>
<StgValue><ssdm name="buffer_data_V_addr_10"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:14  %buffer_keep_V = alloca [340 x i4], align 1

]]></Node>
<StgValue><ssdm name="buffer_keep_V"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="9" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1.preheader:15  %buffer_keep_V_addr_8 = getelementptr [340 x i4]* %buffer_keep_V, i64 0, i64 274

]]></Node>
<StgValue><ssdm name="buffer_keep_V_addr_8"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="9" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1.preheader:16  %buffer_keep_V_addr_10 = getelementptr [340 x i4]* %buffer_keep_V, i64 0, i64 337

]]></Node>
<StgValue><ssdm name="buffer_keep_V_addr_10"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:17  %buffer_strb_V = alloca [340 x i4], align 1

]]></Node>
<StgValue><ssdm name="buffer_strb_V"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="9" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1.preheader:18  %buffer_strb_V_addr_8 = getelementptr [340 x i4]* %buffer_strb_V, i64 0, i64 274

]]></Node>
<StgValue><ssdm name="buffer_strb_V_addr_8"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="9" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1.preheader:19  %buffer_strb_V_addr_10 = getelementptr [340 x i4]* %buffer_strb_V, i64 0, i64 337

]]></Node>
<StgValue><ssdm name="buffer_strb_V_addr_10"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:20  %buffer_user_V = alloca [340 x i1], align 1

]]></Node>
<StgValue><ssdm name="buffer_user_V"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1.preheader:21  %buffer_user_V_addr_8 = getelementptr [340 x i1]* %buffer_user_V, i64 0, i64 274

]]></Node>
<StgValue><ssdm name="buffer_user_V_addr_8"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1.preheader:22  %buffer_user_V_addr_10 = getelementptr [340 x i1]* %buffer_user_V, i64 0, i64 337

]]></Node>
<StgValue><ssdm name="buffer_user_V_addr_10"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:23  %buffer_last_V = alloca [340 x i1], align 1

]]></Node>
<StgValue><ssdm name="buffer_last_V"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1.preheader:24  %buffer_last_V_addr_8 = getelementptr [340 x i1]* %buffer_last_V, i64 0, i64 274

]]></Node>
<StgValue><ssdm name="buffer_last_V_addr_8"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1.preheader:25  %buffer_last_V_addr_10 = getelementptr [340 x i1]* %buffer_last_V, i64 0, i64 337

]]></Node>
<StgValue><ssdm name="buffer_last_V_addr_10"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:26  %buffer_id_V = alloca [340 x i1], align 1

]]></Node>
<StgValue><ssdm name="buffer_id_V"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1.preheader:27  %buffer_id_V_addr_8 = getelementptr [340 x i1]* %buffer_id_V, i64 0, i64 274

]]></Node>
<StgValue><ssdm name="buffer_id_V_addr_8"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1.preheader:28  %buffer_id_V_addr_10 = getelementptr [340 x i1]* %buffer_id_V, i64 0, i64 337

]]></Node>
<StgValue><ssdm name="buffer_id_V_addr_10"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:29  %buffer_dest_V = alloca [340 x i1], align 1

]]></Node>
<StgValue><ssdm name="buffer_dest_V"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1.preheader:30  %buffer_dest_V_addr_8 = getelementptr [340 x i1]* %buffer_dest_V, i64 0, i64 274

]]></Node>
<StgValue><ssdm name="buffer_dest_V_addr_8"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1.preheader:31  %buffer_dest_V_addr_10 = getelementptr [340 x i1]* %buffer_dest_V, i64 0, i64 337

]]></Node>
<StgValue><ssdm name="buffer_dest_V_addr_10"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="12" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:32  %img_channel_V = alloca [5508 x i12], align 2

]]></Node>
<StgValue><ssdm name="img_channel_V"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="13" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1.preheader:33  %img_channel_V_addr = getelementptr [5508 x i12]* %img_channel_V, i64 0, i64 274

]]></Node>
<StgValue><ssdm name="img_channel_V_addr"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="13" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1.preheader:34  %img_channel_V_addr_1 = getelementptr [5508 x i12]* %img_channel_V, i64 0, i64 337

]]></Node>
<StgValue><ssdm name="img_channel_V_addr_1"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop1.preheader:35  br label %.preheader831

]]></Node>
<StgValue><ssdm name="br_ln178"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader831:0  %row_idx_0 = phi i7 [ %row_idx, %.loopexit ], [ 0, %arrayctor.loop1.preheader ]

]]></Node>
<StgValue><ssdm name="row_idx_0"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader831:1  %icmp_ln178 = icmp eq i7 %row_idx_0, -60

]]></Node>
<StgValue><ssdm name="icmp_ln178"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader831:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 68, i64 68, i64 68)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader831:3  %row_idx = add i7 %row_idx_0, 1

]]></Node>
<StgValue><ssdm name="row_idx"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader831:4  br i1 %icmp_ln178, label %4, label %0

]]></Node>
<StgValue><ssdm name="br_ln178"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:0  %icmp_ln181 = icmp ugt i7 %row_idx_0, 4

]]></Node>
<StgValue><ssdm name="icmp_ln181"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln181, label %.preheader828.preheader, label %.loopexit830

]]></Node>
<StgValue><ssdm name="br_ln181"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
<literal name="icmp_ln181" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
.preheader828.preheader:0  br label %.preheader828

]]></Node>
<StgValue><ssdm name="br_ln188"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln292"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader828:0  %indvar_flatten = phi i9 [ %add_ln183, %hls_label_2 ], [ 0, %.preheader828.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader828:1  %buffer_line_0 = phi i3 [ %select_ln188_1, %hls_label_2 ], [ 0, %.preheader828.preheader ]

]]></Node>
<StgValue><ssdm name="buffer_line_0"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader828:2  %buffer_col_0 = phi i7 [ %buffer_col, %hls_label_2 ], [ 0, %.preheader828.preheader ]

]]></Node>
<StgValue><ssdm name="buffer_col_0"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader828:3  %buffer_line = add i3 %buffer_line_0, 1

]]></Node>
<StgValue><ssdm name="buffer_line"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader828:4  %icmp_ln183 = icmp eq i9 %indvar_flatten, -240

]]></Node>
<StgValue><ssdm name="icmp_ln183"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader828:5  %add_ln183 = add i9 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln183"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader828:6  br i1 %icmp_ln183, label %.loopexit830.loopexit, label %hls_label_2

]]></Node>
<StgValue><ssdm name="br_ln183"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_2:1  %icmp_ln185 = icmp eq i7 %buffer_col_0, -60

]]></Node>
<StgValue><ssdm name="icmp_ln185"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_2:2  %select_ln188 = select i1 %icmp_ln185, i7 0, i7 %buffer_col_0

]]></Node>
<StgValue><ssdm name="select_ln188"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
hls_label_2:3  %select_ln188_1 = select i1 %icmp_ln185, i3 %buffer_line, i3 %buffer_line_0

]]></Node>
<StgValue><ssdm name="select_ln188_1"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="6">
<![CDATA[
hls_label_2:4  %tmp_64 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i6(i3 %select_ln188_1, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="14" op_0_bw="9">
<![CDATA[
hls_label_2:5  %zext_ln321 = zext i9 %tmp_64 to i14

]]></Node>
<StgValue><ssdm name="zext_ln321"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
hls_label_2:6  %tmp_65 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %select_ln188_1, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="14" op_0_bw="5">
<![CDATA[
hls_label_2:7  %zext_ln321_334 = zext i5 %tmp_65 to i14

]]></Node>
<StgValue><ssdm name="zext_ln321_334"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:8  %add_ln321 = add i14 %zext_ln321, %zext_ln321_334

]]></Node>
<StgValue><ssdm name="add_ln321"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_2:9  %add_ln188 = add i3 %buffer_line_0, 2

]]></Node>
<StgValue><ssdm name="add_ln188"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
hls_label_2:10  %select_ln188_2 = select i1 %icmp_ln185, i3 %add_ln188, i3 %buffer_line

]]></Node>
<StgValue><ssdm name="select_ln188_2"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="6">
<![CDATA[
hls_label_2:11  %tmp_66 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i6(i3 %select_ln188_2, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="14" op_0_bw="9">
<![CDATA[
hls_label_2:12  %zext_ln321_335 = zext i9 %tmp_66 to i14

]]></Node>
<StgValue><ssdm name="zext_ln321_335"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
hls_label_2:13  %tmp_67 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %select_ln188_2, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="14" op_0_bw="5">
<![CDATA[
hls_label_2:14  %zext_ln321_336 = zext i5 %tmp_67 to i14

]]></Node>
<StgValue><ssdm name="zext_ln321_336"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:15  %add_ln321_263 = add i14 %zext_ln321_335, %zext_ln321_336

]]></Node>
<StgValue><ssdm name="add_ln321_263"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="14" op_0_bw="7">
<![CDATA[
hls_label_2:18  %zext_ln321_337 = zext i7 %select_ln188 to i14

]]></Node>
<StgValue><ssdm name="zext_ln321_337"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:19  %add_ln321_264 = add i14 %zext_ln321_337, %add_ln321_263

]]></Node>
<StgValue><ssdm name="add_ln321_264"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:20  %zext_ln321_338 = zext i14 %add_ln321_264 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_338"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_2:22  %add_ln321_265 = add i14 %zext_ln321_337, %add_ln321

]]></Node>
<StgValue><ssdm name="add_ln321_265"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:29  %buffer_user_V_addr = getelementptr [340 x i1]* %buffer_user_V, i64 0, i64 %zext_ln321_338

]]></Node>
<StgValue><ssdm name="buffer_user_V_addr"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:31  %buffer_last_V_addr = getelementptr [340 x i1]* %buffer_last_V, i64 0, i64 %zext_ln321_338

]]></Node>
<StgValue><ssdm name="buffer_last_V_addr"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:33  %buffer_id_V_addr = getelementptr [340 x i1]* %buffer_id_V, i64 0, i64 %zext_ln321_338

]]></Node>
<StgValue><ssdm name="buffer_id_V_addr"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:35  %buffer_dest_V_addr = getelementptr [340 x i1]* %buffer_dest_V, i64 0, i64 %zext_ln321_338

]]></Node>
<StgValue><ssdm name="buffer_dest_V_addr"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="9">
<![CDATA[
hls_label_2:45  %buffer_user_V_load = load i1* %buffer_user_V_addr, align 2

]]></Node>
<StgValue><ssdm name="buffer_user_V_load"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="9">
<![CDATA[
hls_label_2:47  %buffer_last_V_load = load i1* %buffer_last_V_addr, align 1

]]></Node>
<StgValue><ssdm name="buffer_last_V_load"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="9">
<![CDATA[
hls_label_2:49  %buffer_id_V_load = load i1* %buffer_id_V_addr, align 4

]]></Node>
<StgValue><ssdm name="buffer_id_V_load"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="9">
<![CDATA[
hls_label_2:51  %buffer_dest_V_load = load i1* %buffer_dest_V_addr, align 1

]]></Node>
<StgValue><ssdm name="buffer_dest_V_load"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_2:56  %buffer_col = add i7 %select_ln188, 1

]]></Node>
<StgValue><ssdm name="buffer_col"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:21  %buffer_data_V_addr = getelementptr [340 x i32]* %buffer_data_V, i64 0, i64 %zext_ln321_338

]]></Node>
<StgValue><ssdm name="buffer_data_V_addr"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="14">
<![CDATA[
hls_label_2:23  %zext_ln321_339 = zext i14 %add_ln321_265 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_339"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="9" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:25  %buffer_keep_V_addr = getelementptr [340 x i4]* %buffer_keep_V, i64 0, i64 %zext_ln321_338

]]></Node>
<StgValue><ssdm name="buffer_keep_V_addr"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="9" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:27  %buffer_strb_V_addr = getelementptr [340 x i4]* %buffer_strb_V, i64 0, i64 %zext_ln321_338

]]></Node>
<StgValue><ssdm name="buffer_strb_V_addr"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:30  %buffer_user_V_addr_1 = getelementptr [340 x i1]* %buffer_user_V, i64 0, i64 %zext_ln321_339

]]></Node>
<StgValue><ssdm name="buffer_user_V_addr_1"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:32  %buffer_last_V_addr_1 = getelementptr [340 x i1]* %buffer_last_V, i64 0, i64 %zext_ln321_339

]]></Node>
<StgValue><ssdm name="buffer_last_V_addr_1"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:34  %buffer_id_V_addr_1 = getelementptr [340 x i1]* %buffer_id_V, i64 0, i64 %zext_ln321_339

]]></Node>
<StgValue><ssdm name="buffer_id_V_addr_1"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:36  %buffer_dest_V_addr_1 = getelementptr [340 x i1]* %buffer_dest_V, i64 0, i64 %zext_ln321_339

]]></Node>
<StgValue><ssdm name="buffer_dest_V_addr_1"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="13" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:37  %img_channel_V_addr_2 = getelementptr [5508 x i12]* %img_channel_V, i64 0, i64 %zext_ln321_338

]]></Node>
<StgValue><ssdm name="img_channel_V_addr_2"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="9">
<![CDATA[
hls_label_2:39  %buffer_data_V_load = load i32* %buffer_data_V_addr, align 4

]]></Node>
<StgValue><ssdm name="buffer_data_V_load"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="4" op_0_bw="9">
<![CDATA[
hls_label_2:41  %buffer_keep_V_load = load i4* %buffer_keep_V_addr, align 4

]]></Node>
<StgValue><ssdm name="buffer_keep_V_load"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="4" op_0_bw="9">
<![CDATA[
hls_label_2:43  %buffer_strb_V_load = load i4* %buffer_strb_V_addr, align 1

]]></Node>
<StgValue><ssdm name="buffer_strb_V_load"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="9">
<![CDATA[
hls_label_2:45  %buffer_user_V_load = load i1* %buffer_user_V_addr, align 2

]]></Node>
<StgValue><ssdm name="buffer_user_V_load"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="1" op_1_bw="9">
<![CDATA[
hls_label_2:46  store i1 %buffer_user_V_load, i1* %buffer_user_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="9">
<![CDATA[
hls_label_2:47  %buffer_last_V_load = load i1* %buffer_last_V_addr, align 1

]]></Node>
<StgValue><ssdm name="buffer_last_V_load"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="1" op_1_bw="9">
<![CDATA[
hls_label_2:48  store i1 %buffer_last_V_load, i1* %buffer_last_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="9">
<![CDATA[
hls_label_2:49  %buffer_id_V_load = load i1* %buffer_id_V_addr, align 4

]]></Node>
<StgValue><ssdm name="buffer_id_V_load"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="1" op_1_bw="9">
<![CDATA[
hls_label_2:50  store i1 %buffer_id_V_load, i1* %buffer_id_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="9">
<![CDATA[
hls_label_2:51  %buffer_dest_V_load = load i1* %buffer_dest_V_addr, align 1

]]></Node>
<StgValue><ssdm name="buffer_dest_V_load"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="1" op_1_bw="9">
<![CDATA[
hls_label_2:52  store i1 %buffer_dest_V_load, i1* %buffer_dest_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="12" op_0_bw="13">
<![CDATA[
hls_label_2:53  %img_channel_V_load = load i12* %img_channel_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="img_channel_V_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="139" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
hls_label_2:0  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 272, i64 272, i64 272)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_2:16  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str19)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_2:17  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str17) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln187"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:24  %buffer_data_V_addr_1 = getelementptr [340 x i32]* %buffer_data_V, i64 0, i64 %zext_ln321_339

]]></Node>
<StgValue><ssdm name="buffer_data_V_addr_1"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="9" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:26  %buffer_keep_V_addr_1 = getelementptr [340 x i4]* %buffer_keep_V, i64 0, i64 %zext_ln321_339

]]></Node>
<StgValue><ssdm name="buffer_keep_V_addr_1"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="9" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:28  %buffer_strb_V_addr_1 = getelementptr [340 x i4]* %buffer_strb_V, i64 0, i64 %zext_ln321_339

]]></Node>
<StgValue><ssdm name="buffer_strb_V_addr_1"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="13" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:38  %img_channel_V_addr_3 = getelementptr [5508 x i12]* %img_channel_V, i64 0, i64 %zext_ln321_339

]]></Node>
<StgValue><ssdm name="img_channel_V_addr_3"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="9">
<![CDATA[
hls_label_2:39  %buffer_data_V_load = load i32* %buffer_data_V_addr, align 4

]]></Node>
<StgValue><ssdm name="buffer_data_V_load"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
hls_label_2:40  store i32 %buffer_data_V_load, i32* %buffer_data_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="4" op_0_bw="9">
<![CDATA[
hls_label_2:41  %buffer_keep_V_load = load i4* %buffer_keep_V_addr, align 4

]]></Node>
<StgValue><ssdm name="buffer_keep_V_load"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="4" op_1_bw="9">
<![CDATA[
hls_label_2:42  store i4 %buffer_keep_V_load, i4* %buffer_keep_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="4" op_0_bw="9">
<![CDATA[
hls_label_2:43  %buffer_strb_V_load = load i4* %buffer_strb_V_addr, align 1

]]></Node>
<StgValue><ssdm name="buffer_strb_V_load"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="4" op_1_bw="9">
<![CDATA[
hls_label_2:44  store i4 %buffer_strb_V_load, i4* %buffer_strb_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="12" op_0_bw="13">
<![CDATA[
hls_label_2:53  %img_channel_V_load = load i12* %img_channel_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="img_channel_V_load"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="12" op_1_bw="13">
<![CDATA[
hls_label_2:54  store i12 %img_channel_V_load, i12* %img_channel_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_2:55  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str19, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
hls_label_2:57  br label %.preheader828

]]></Node>
<StgValue><ssdm name="br_ln185"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="156" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
.loopexit830.loopexit:0  br label %.loopexit830

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.loopexit830:0  %icmp_ln195 = icmp eq i7 %row_idx_0, 0

]]></Node>
<StgValue><ssdm name="icmp_ln195"/></StgValue>
</operation>

<operation id="158" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit830:1  br i1 %icmp_ln195, label %.loopexit830._crit_edge, label %1

]]></Node>
<StgValue><ssdm name="br_ln195"/></StgValue>
</operation>

<operation id="159" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:0  %icmp_ln195_1 = icmp ugt i7 %row_idx_0, 2

]]></Node>
<StgValue><ssdm name="icmp_ln195_1"/></StgValue>
</operation>

<operation id="160" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="5" op_0_bw="5" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %tmp_68 = call i5 @_ssdm_op_PartSelect.i5.i7.i32.i32(i7 %row_idx_0, i32 2, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="161" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %icmp_ln195_2 = icmp eq i5 %tmp_68, 0

]]></Node>
<StgValue><ssdm name="icmp_ln195_2"/></StgValue>
</operation>

<operation id="162" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3  %and_ln195 = and i1 %icmp_ln195_1, %icmp_ln195_2

]]></Node>
<StgValue><ssdm name="and_ln195"/></StgValue>
</operation>

<operation id="163" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %and_ln195, label %.loopexit830._crit_edge, label %.loopexit826

]]></Node>
<StgValue><ssdm name="br_ln195"/></StgValue>
</operation>

<operation id="164" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln195" val="1"/>
</and_exp><and_exp><literal name="icmp_ln195" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
.loopexit830._crit_edge:0  %tmp_118 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %row_idx_0, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="165" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln195" val="1"/>
</and_exp><and_exp><literal name="icmp_ln195" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="14" op_0_bw="13">
<![CDATA[
.loopexit830._crit_edge:1  %zext_ln321_340 = zext i13 %tmp_118 to i14

]]></Node>
<StgValue><ssdm name="zext_ln321_340"/></StgValue>
</operation>

<operation id="166" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln195" val="1"/>
</and_exp><and_exp><literal name="icmp_ln195" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
.loopexit830._crit_edge:2  %tmp_119 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %row_idx_0, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="167" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln195" val="1"/>
</and_exp><and_exp><literal name="icmp_ln195" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="14" op_0_bw="9">
<![CDATA[
.loopexit830._crit_edge:3  %zext_ln321_341 = zext i9 %tmp_119 to i14

]]></Node>
<StgValue><ssdm name="zext_ln321_341"/></StgValue>
</operation>

<operation id="168" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln195" val="1"/>
</and_exp><and_exp><literal name="icmp_ln195" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.loopexit830._crit_edge:4  %add_ln321_266 = add i14 %zext_ln321_341, %zext_ln321_340

]]></Node>
<StgValue><ssdm name="add_ln321_266"/></StgValue>
</operation>

<operation id="169" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln195" val="1"/>
</and_exp><and_exp><literal name="icmp_ln195" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.loopexit830._crit_edge:5  %or_ln321 = or i14 %add_ln321_266, 2

]]></Node>
<StgValue><ssdm name="or_ln321"/></StgValue>
</operation>

<operation id="170" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln195" val="1"/>
</and_exp><and_exp><literal name="icmp_ln195" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="14">
<![CDATA[
.loopexit830._crit_edge:6  %zext_ln321_342 = zext i14 %or_ln321 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_342"/></StgValue>
</operation>

<operation id="171" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln195" val="1"/>
</and_exp><and_exp><literal name="icmp_ln195" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit830._crit_edge:7  %buffer_data_V_addr_3 = getelementptr [340 x i32]* %buffer_data_V, i64 0, i64 %zext_ln321_342

]]></Node>
<StgValue><ssdm name="buffer_data_V_addr_3"/></StgValue>
</operation>

<operation id="172" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln195" val="1"/>
</and_exp><and_exp><literal name="icmp_ln195" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.loopexit830._crit_edge:8  %add_ln321_267 = add i14 %add_ln321_266, 65

]]></Node>
<StgValue><ssdm name="add_ln321_267"/></StgValue>
</operation>

<operation id="173" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln195" val="1"/>
</and_exp><and_exp><literal name="icmp_ln195" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="14">
<![CDATA[
.loopexit830._crit_edge:9  %sext_ln321 = sext i14 %add_ln321_267 to i64

]]></Node>
<StgValue><ssdm name="sext_ln321"/></StgValue>
</operation>

<operation id="174" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln195" val="1"/>
</and_exp><and_exp><literal name="icmp_ln195" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit830._crit_edge:10  %buffer_data_V_addr_5 = getelementptr [340 x i32]* %buffer_data_V, i64 0, i64 %sext_ln321

]]></Node>
<StgValue><ssdm name="buffer_data_V_addr_5"/></StgValue>
</operation>

<operation id="175" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln195" val="1"/>
</and_exp><and_exp><literal name="icmp_ln195" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="9" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit830._crit_edge:11  %buffer_keep_V_addr_3 = getelementptr [340 x i4]* %buffer_keep_V, i64 0, i64 %zext_ln321_342

]]></Node>
<StgValue><ssdm name="buffer_keep_V_addr_3"/></StgValue>
</operation>

<operation id="176" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln195" val="1"/>
</and_exp><and_exp><literal name="icmp_ln195" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="9" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit830._crit_edge:12  %buffer_keep_V_addr_5 = getelementptr [340 x i4]* %buffer_keep_V, i64 0, i64 %sext_ln321

]]></Node>
<StgValue><ssdm name="buffer_keep_V_addr_5"/></StgValue>
</operation>

<operation id="177" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln195" val="1"/>
</and_exp><and_exp><literal name="icmp_ln195" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="9" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit830._crit_edge:13  %buffer_strb_V_addr_3 = getelementptr [340 x i4]* %buffer_strb_V, i64 0, i64 %zext_ln321_342

]]></Node>
<StgValue><ssdm name="buffer_strb_V_addr_3"/></StgValue>
</operation>

<operation id="178" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln195" val="1"/>
</and_exp><and_exp><literal name="icmp_ln195" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="9" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit830._crit_edge:14  %buffer_strb_V_addr_5 = getelementptr [340 x i4]* %buffer_strb_V, i64 0, i64 %sext_ln321

]]></Node>
<StgValue><ssdm name="buffer_strb_V_addr_5"/></StgValue>
</operation>

<operation id="179" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln195" val="1"/>
</and_exp><and_exp><literal name="icmp_ln195" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit830._crit_edge:15  %buffer_user_V_addr_3 = getelementptr [340 x i1]* %buffer_user_V, i64 0, i64 %zext_ln321_342

]]></Node>
<StgValue><ssdm name="buffer_user_V_addr_3"/></StgValue>
</operation>

<operation id="180" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln195" val="1"/>
</and_exp><and_exp><literal name="icmp_ln195" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit830._crit_edge:16  %buffer_user_V_addr_5 = getelementptr [340 x i1]* %buffer_user_V, i64 0, i64 %sext_ln321

]]></Node>
<StgValue><ssdm name="buffer_user_V_addr_5"/></StgValue>
</operation>

<operation id="181" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln195" val="1"/>
</and_exp><and_exp><literal name="icmp_ln195" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit830._crit_edge:17  %buffer_last_V_addr_3 = getelementptr [340 x i1]* %buffer_last_V, i64 0, i64 %zext_ln321_342

]]></Node>
<StgValue><ssdm name="buffer_last_V_addr_3"/></StgValue>
</operation>

<operation id="182" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln195" val="1"/>
</and_exp><and_exp><literal name="icmp_ln195" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit830._crit_edge:18  %buffer_last_V_addr_5 = getelementptr [340 x i1]* %buffer_last_V, i64 0, i64 %sext_ln321

]]></Node>
<StgValue><ssdm name="buffer_last_V_addr_5"/></StgValue>
</operation>

<operation id="183" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln195" val="1"/>
</and_exp><and_exp><literal name="icmp_ln195" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit830._crit_edge:19  %buffer_id_V_addr_3 = getelementptr [340 x i1]* %buffer_id_V, i64 0, i64 %zext_ln321_342

]]></Node>
<StgValue><ssdm name="buffer_id_V_addr_3"/></StgValue>
</operation>

<operation id="184" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln195" val="1"/>
</and_exp><and_exp><literal name="icmp_ln195" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit830._crit_edge:20  %buffer_id_V_addr_5 = getelementptr [340 x i1]* %buffer_id_V, i64 0, i64 %sext_ln321

]]></Node>
<StgValue><ssdm name="buffer_id_V_addr_5"/></StgValue>
</operation>

<operation id="185" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln195" val="1"/>
</and_exp><and_exp><literal name="icmp_ln195" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit830._crit_edge:21  %buffer_dest_V_addr_3 = getelementptr [340 x i1]* %buffer_dest_V, i64 0, i64 %zext_ln321_342

]]></Node>
<StgValue><ssdm name="buffer_dest_V_addr_3"/></StgValue>
</operation>

<operation id="186" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln195" val="1"/>
</and_exp><and_exp><literal name="icmp_ln195" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit830._crit_edge:22  %buffer_dest_V_addr_5 = getelementptr [340 x i1]* %buffer_dest_V, i64 0, i64 %sext_ln321

]]></Node>
<StgValue><ssdm name="buffer_dest_V_addr_5"/></StgValue>
</operation>

<operation id="187" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln195" val="1"/>
</and_exp><and_exp><literal name="icmp_ln195" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="13" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit830._crit_edge:23  %img_channel_V_addr_4 = getelementptr [5508 x i12]* %img_channel_V, i64 0, i64 %zext_ln321_342

]]></Node>
<StgValue><ssdm name="img_channel_V_addr_4"/></StgValue>
</operation>

<operation id="188" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln195" val="1"/>
</and_exp><and_exp><literal name="icmp_ln195" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="13" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit830._crit_edge:24  %img_channel_V_addr_6 = getelementptr [5508 x i12]* %img_channel_V, i64 0, i64 %sext_ln321

]]></Node>
<StgValue><ssdm name="img_channel_V_addr_6"/></StgValue>
</operation>

<operation id="189" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln195" val="1"/>
</and_exp><and_exp><literal name="icmp_ln195" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0">
<![CDATA[
.loopexit830._crit_edge:25  br label %2

]]></Node>
<StgValue><ssdm name="br_ln198"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="190" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %buffer_col14_0 = phi i7 [ 2, %.loopexit830._crit_edge ], [ %buffer_col_1, %hls_label_3 ]

]]></Node>
<StgValue><ssdm name="buffer_col14_0"/></StgValue>
</operation>

<operation id="191" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %icmp_ln198 = icmp eq i7 %buffer_col14_0, -62

]]></Node>
<StgValue><ssdm name="icmp_ln198"/></StgValue>
</operation>

<operation id="192" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="193" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln198, label %.preheader827.preheader, label %hls_label_3

]]></Node>
<StgValue><ssdm name="br_ln198"/></StgValue>
</operation>

<operation id="194" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="14" op_0_bw="7">
<![CDATA[
hls_label_3:2  %zext_ln321_343 = zext i7 %buffer_col14_0 to i14

]]></Node>
<StgValue><ssdm name="zext_ln321_343"/></StgValue>
</operation>

<operation id="195" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_3:3  %add_ln321_268 = add i14 %zext_ln321_343, %add_ln321_266

]]></Node>
<StgValue><ssdm name="add_ln321_268"/></StgValue>
</operation>

<operation id="196" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="14">
<![CDATA[
hls_label_3:4  %zext_ln321_344 = zext i14 %add_ln321_268 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_344"/></StgValue>
</operation>

<operation id="197" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:5  %buffer_data_V_addr_2 = getelementptr [340 x i32]* %buffer_data_V, i64 0, i64 %zext_ln321_344

]]></Node>
<StgValue><ssdm name="buffer_data_V_addr_2"/></StgValue>
</operation>

<operation id="198" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="9" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:6  %buffer_keep_V_addr_2 = getelementptr [340 x i4]* %buffer_keep_V, i64 0, i64 %zext_ln321_344

]]></Node>
<StgValue><ssdm name="buffer_keep_V_addr_2"/></StgValue>
</operation>

<operation id="199" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="9" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:7  %buffer_strb_V_addr_2 = getelementptr [340 x i4]* %buffer_strb_V, i64 0, i64 %zext_ln321_344

]]></Node>
<StgValue><ssdm name="buffer_strb_V_addr_2"/></StgValue>
</operation>

<operation id="200" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:8  %buffer_user_V_addr_2 = getelementptr [340 x i1]* %buffer_user_V, i64 0, i64 %zext_ln321_344

]]></Node>
<StgValue><ssdm name="buffer_user_V_addr_2"/></StgValue>
</operation>

<operation id="201" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:9  %buffer_last_V_addr_2 = getelementptr [340 x i1]* %buffer_last_V, i64 0, i64 %zext_ln321_344

]]></Node>
<StgValue><ssdm name="buffer_last_V_addr_2"/></StgValue>
</operation>

<operation id="202" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:10  %buffer_id_V_addr_2 = getelementptr [340 x i1]* %buffer_id_V, i64 0, i64 %zext_ln321_344

]]></Node>
<StgValue><ssdm name="buffer_id_V_addr_2"/></StgValue>
</operation>

<operation id="203" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:11  %buffer_dest_V_addr_2 = getelementptr [340 x i1]* %buffer_dest_V, i64 0, i64 %zext_ln321_344

]]></Node>
<StgValue><ssdm name="buffer_dest_V_addr_2"/></StgValue>
</operation>

<operation id="204" st_id="7" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="44" op_0_bw="44" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
hls_label_3:13  %empty_92 = call { i32, i4, i4, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %stream_in_V_data_V, i4* %stream_in_V_keep_V, i4* %stream_in_V_strb_V, i1* %stream_in_V_user_V, i1* %stream_in_V_last_V, i1* %stream_in_V_id_V, i1* %stream_in_V_dest_V)

]]></Node>
<StgValue><ssdm name="empty_92"/></StgValue>
</operation>

<operation id="205" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="44">
<![CDATA[
hls_label_3:14  %tmp_data_V_16 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_92, 0

]]></Node>
<StgValue><ssdm name="tmp_data_V_16"/></StgValue>
</operation>

<operation id="206" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="4" op_0_bw="44">
<![CDATA[
hls_label_3:15  %tmp_keep_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_92, 1

]]></Node>
<StgValue><ssdm name="tmp_keep_V"/></StgValue>
</operation>

<operation id="207" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="4" op_0_bw="44">
<![CDATA[
hls_label_3:16  %tmp_strb_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_92, 2

]]></Node>
<StgValue><ssdm name="tmp_strb_V"/></StgValue>
</operation>

<operation id="208" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="44">
<![CDATA[
hls_label_3:17  %tmp_user_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_92, 3

]]></Node>
<StgValue><ssdm name="tmp_user_V"/></StgValue>
</operation>

<operation id="209" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="44">
<![CDATA[
hls_label_3:18  %tmp_last_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_92, 4

]]></Node>
<StgValue><ssdm name="tmp_last_V"/></StgValue>
</operation>

<operation id="210" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="44">
<![CDATA[
hls_label_3:19  %tmp_id_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_92, 5

]]></Node>
<StgValue><ssdm name="tmp_id_V"/></StgValue>
</operation>

<operation id="211" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="44">
<![CDATA[
hls_label_3:20  %tmp_dest_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_92, 6

]]></Node>
<StgValue><ssdm name="tmp_dest_V"/></StgValue>
</operation>

<operation id="212" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
hls_label_3:21  store i32 %tmp_data_V_16, i32* %buffer_data_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="213" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="4" op_1_bw="9">
<![CDATA[
hls_label_3:22  store i4 %tmp_keep_V, i4* %buffer_keep_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="214" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="4" op_1_bw="9">
<![CDATA[
hls_label_3:23  store i4 %tmp_strb_V, i4* %buffer_strb_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="215" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="1" op_1_bw="9">
<![CDATA[
hls_label_3:24  store i1 %tmp_user_V, i1* %buffer_user_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="216" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="1" op_1_bw="9">
<![CDATA[
hls_label_3:25  store i1 %tmp_last_V, i1* %buffer_last_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="217" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="1" op_1_bw="9">
<![CDATA[
hls_label_3:26  store i1 %tmp_id_V, i1* %buffer_id_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="218" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="1" op_1_bw="9">
<![CDATA[
hls_label_3:27  store i1 %tmp_dest_V, i1* %buffer_dest_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="219" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="32">
<![CDATA[
hls_label_3:28  %trunc_ln731 = trunc i32 %tmp_data_V_16 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln731"/></StgValue>
</operation>

<operation id="220" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
hls_label_3:29  %t_V = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %trunc_ln731, i4 0)

]]></Node>
<StgValue><ssdm name="t_V"/></StgValue>
</operation>

<operation id="221" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="26" op_0_bw="12">
<![CDATA[
hls_label_3:30  %sext_ln1148 = sext i12 %t_V to i26

]]></Node>
<StgValue><ssdm name="sext_ln1148"/></StgValue>
</operation>

<operation id="222" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
hls_label_3:31  %mul_ln1148 = mul i26 %sext_ln1148, 4113

]]></Node>
<StgValue><ssdm name="mul_ln1148"/></StgValue>
</operation>

<operation id="223" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="25" op_0_bw="26">
<![CDATA[
hls_label_3:32  %trunc_ln1148 = trunc i26 %mul_ln1148 to i25

]]></Node>
<StgValue><ssdm name="trunc_ln1148"/></StgValue>
</operation>

<operation id="224" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_3:34  %tmp_69 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_data_V_16, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="225" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="6" op_0_bw="6" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:37  %tmp_71 = call i6 @_ssdm_op_PartSelect.i6.i26.i32.i32(i26 %mul_ln1148, i32 20, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="226" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_3:44  %buffer_col_1 = add i7 %buffer_col14_0, 1

]]></Node>
<StgValue><ssdm name="buffer_col_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="227" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:0  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str20)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="228" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_3:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str17) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln200"/></StgValue>
</operation>

<operation id="229" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="13" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:12  %img_channel_V_addr_5 = getelementptr [5508 x i12]* %img_channel_V, i64 0, i64 %zext_ln321_344

]]></Node>
<StgValue><ssdm name="img_channel_V_addr_5"/></StgValue>
</operation>

<operation id="230" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
<literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
hls_label_3:33  %sub_ln1148 = sub i25 0, %trunc_ln1148

]]></Node>
<StgValue><ssdm name="sub_ln1148"/></StgValue>
</operation>

<operation id="231" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
<literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="5" op_0_bw="5" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:35  %tmp_70 = call i5 @_ssdm_op_PartSelect.i5.i25.i32.i32(i25 %sub_ln1148, i32 20, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="232" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
<literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="12" op_0_bw="5">
<![CDATA[
hls_label_3:36  %sext_ln1148_1 = sext i5 %tmp_70 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1148_1"/></StgValue>
</operation>

<operation id="233" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="12" op_0_bw="6">
<![CDATA[
hls_label_3:38  %sext_ln1148_2 = sext i6 %tmp_71 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1148_2"/></StgValue>
</operation>

<operation id="234" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
<literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_3:39  %select_ln1148 = select i1 %tmp_69, i12 %sext_ln1148_1, i12 %sext_ln1148_2

]]></Node>
<StgValue><ssdm name="select_ln1148"/></StgValue>
</operation>

<operation id="235" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
<literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_3:40  %sub_ln1148_1 = sub i12 0, %select_ln1148

]]></Node>
<StgValue><ssdm name="sub_ln1148_1"/></StgValue>
</operation>

<operation id="236" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_3:41  %select_ln1148_1 = select i1 %tmp_69, i12 %sub_ln1148_1, i12 %sext_ln1148_2

]]></Node>
<StgValue><ssdm name="select_ln1148_1"/></StgValue>
</operation>

<operation id="237" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="12" op_1_bw="13">
<![CDATA[
hls_label_3:42  store i12 %select_ln1148_1, i12* %img_channel_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="store_ln202"/></StgValue>
</operation>

<operation id="238" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:43  %empty_93 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str20, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_93"/></StgValue>
</operation>

<operation id="239" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0">
<![CDATA[
hls_label_3:45  br label %2

]]></Node>
<StgValue><ssdm name="br_ln198"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="240" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0">
<![CDATA[
.preheader827.preheader:0  br label %.preheader827

]]></Node>
<StgValue><ssdm name="br_ln205"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="241" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader827:0  %buffer_col15_0 = phi i2 [ %buffer_col_2, %hls_label_4 ], [ 0, %.preheader827.preheader ]

]]></Node>
<StgValue><ssdm name="buffer_col15_0"/></StgValue>
</operation>

<operation id="242" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader827:1  %icmp_ln205 = icmp eq i2 %buffer_col15_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln205"/></StgValue>
</operation>

<operation id="243" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader827:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="244" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader827:3  %buffer_col_2 = add i2 %buffer_col15_0, 1

]]></Node>
<StgValue><ssdm name="buffer_col_2"/></StgValue>
</operation>

<operation id="245" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader827:4  br i1 %icmp_ln205, label %.preheader825.preheader, label %hls_label_4

]]></Node>
<StgValue><ssdm name="br_ln205"/></StgValue>
</operation>

<operation id="246" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="2" op_0_bw="14">
<![CDATA[
hls_label_4:2  %trunc_ln321 = trunc i14 %add_ln321_266 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln321"/></StgValue>
</operation>

<operation id="247" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_4:3  %or_ln321_3 = or i2 %trunc_ln321, %buffer_col15_0

]]></Node>
<StgValue><ssdm name="or_ln321_3"/></StgValue>
</operation>

<operation id="248" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4:15  %buffer_data_V_load_1 = load i32* %buffer_data_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="buffer_data_V_load_1"/></StgValue>
</operation>

<operation id="249" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="4" op_0_bw="9">
<![CDATA[
hls_label_4:17  %buffer_keep_V_load_1 = load i4* %buffer_keep_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="buffer_keep_V_load_1"/></StgValue>
</operation>

<operation id="250" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="4" op_0_bw="9">
<![CDATA[
hls_label_4:19  %buffer_strb_V_load_1 = load i4* %buffer_strb_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="buffer_strb_V_load_1"/></StgValue>
</operation>

<operation id="251" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="9">
<![CDATA[
hls_label_4:21  %buffer_user_V_load_1 = load i1* %buffer_user_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="buffer_user_V_load_1"/></StgValue>
</operation>

<operation id="252" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="9">
<![CDATA[
hls_label_4:23  %buffer_last_V_load_1 = load i1* %buffer_last_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="buffer_last_V_load_1"/></StgValue>
</operation>

<operation id="253" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="9">
<![CDATA[
hls_label_4:25  %buffer_id_V_load_1 = load i1* %buffer_id_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="buffer_id_V_load_1"/></StgValue>
</operation>

<operation id="254" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="9">
<![CDATA[
hls_label_4:27  %buffer_dest_V_load_1 = load i1* %buffer_dest_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="buffer_dest_V_load_1"/></StgValue>
</operation>

<operation id="255" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="12" op_0_bw="13">
<![CDATA[
hls_label_4:29  %img_channel_V_load_1 = load i12* %img_channel_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="img_channel_V_load_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="256" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_4:0  %tmp_37 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str21)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="257" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_4:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str17) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln207"/></StgValue>
</operation>

<operation id="258" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="12" op_0_bw="12" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:4  %tmp_72 = call i12 @_ssdm_op_PartSelect.i12.i14.i32.i32(i14 %add_ln321_266, i32 2, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="259" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="14" op_0_bw="14" op_1_bw="12" op_2_bw="2">
<![CDATA[
hls_label_4:5  %tmp_73 = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %tmp_72, i2 %or_ln321_3)

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="260" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="14">
<![CDATA[
hls_label_4:6  %zext_ln321_345 = zext i14 %tmp_73 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_345"/></StgValue>
</operation>

<operation id="261" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:7  %buffer_data_V_addr_4 = getelementptr [340 x i32]* %buffer_data_V, i64 0, i64 %zext_ln321_345

]]></Node>
<StgValue><ssdm name="buffer_data_V_addr_4"/></StgValue>
</operation>

<operation id="262" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="9" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:8  %buffer_keep_V_addr_4 = getelementptr [340 x i4]* %buffer_keep_V, i64 0, i64 %zext_ln321_345

]]></Node>
<StgValue><ssdm name="buffer_keep_V_addr_4"/></StgValue>
</operation>

<operation id="263" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="9" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:9  %buffer_strb_V_addr_4 = getelementptr [340 x i4]* %buffer_strb_V, i64 0, i64 %zext_ln321_345

]]></Node>
<StgValue><ssdm name="buffer_strb_V_addr_4"/></StgValue>
</operation>

<operation id="264" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:10  %buffer_user_V_addr_4 = getelementptr [340 x i1]* %buffer_user_V, i64 0, i64 %zext_ln321_345

]]></Node>
<StgValue><ssdm name="buffer_user_V_addr_4"/></StgValue>
</operation>

<operation id="265" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:11  %buffer_last_V_addr_4 = getelementptr [340 x i1]* %buffer_last_V, i64 0, i64 %zext_ln321_345

]]></Node>
<StgValue><ssdm name="buffer_last_V_addr_4"/></StgValue>
</operation>

<operation id="266" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:12  %buffer_id_V_addr_4 = getelementptr [340 x i1]* %buffer_id_V, i64 0, i64 %zext_ln321_345

]]></Node>
<StgValue><ssdm name="buffer_id_V_addr_4"/></StgValue>
</operation>

<operation id="267" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:13  %buffer_dest_V_addr_4 = getelementptr [340 x i1]* %buffer_dest_V, i64 0, i64 %zext_ln321_345

]]></Node>
<StgValue><ssdm name="buffer_dest_V_addr_4"/></StgValue>
</operation>

<operation id="268" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="13" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:14  %img_channel_V_addr_7 = getelementptr [5508 x i12]* %img_channel_V, i64 0, i64 %zext_ln321_345

]]></Node>
<StgValue><ssdm name="img_channel_V_addr_7"/></StgValue>
</operation>

<operation id="269" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="9">
<![CDATA[
hls_label_4:15  %buffer_data_V_load_1 = load i32* %buffer_data_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="buffer_data_V_load_1"/></StgValue>
</operation>

<operation id="270" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
hls_label_4:16  store i32 %buffer_data_V_load_1, i32* %buffer_data_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="271" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="4" op_0_bw="9">
<![CDATA[
hls_label_4:17  %buffer_keep_V_load_1 = load i4* %buffer_keep_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="buffer_keep_V_load_1"/></StgValue>
</operation>

<operation id="272" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="4" op_1_bw="9">
<![CDATA[
hls_label_4:18  store i4 %buffer_keep_V_load_1, i4* %buffer_keep_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="273" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="4" op_0_bw="9">
<![CDATA[
hls_label_4:19  %buffer_strb_V_load_1 = load i4* %buffer_strb_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="buffer_strb_V_load_1"/></StgValue>
</operation>

<operation id="274" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="4" op_1_bw="9">
<![CDATA[
hls_label_4:20  store i4 %buffer_strb_V_load_1, i4* %buffer_strb_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="275" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="9">
<![CDATA[
hls_label_4:21  %buffer_user_V_load_1 = load i1* %buffer_user_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="buffer_user_V_load_1"/></StgValue>
</operation>

<operation id="276" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="1" op_1_bw="9">
<![CDATA[
hls_label_4:22  store i1 %buffer_user_V_load_1, i1* %buffer_user_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="277" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="9">
<![CDATA[
hls_label_4:23  %buffer_last_V_load_1 = load i1* %buffer_last_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="buffer_last_V_load_1"/></StgValue>
</operation>

<operation id="278" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="1" op_1_bw="9">
<![CDATA[
hls_label_4:24  store i1 %buffer_last_V_load_1, i1* %buffer_last_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="279" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="9">
<![CDATA[
hls_label_4:25  %buffer_id_V_load_1 = load i1* %buffer_id_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="buffer_id_V_load_1"/></StgValue>
</operation>

<operation id="280" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="1" op_1_bw="9">
<![CDATA[
hls_label_4:26  store i1 %buffer_id_V_load_1, i1* %buffer_id_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="281" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="9">
<![CDATA[
hls_label_4:27  %buffer_dest_V_load_1 = load i1* %buffer_dest_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="buffer_dest_V_load_1"/></StgValue>
</operation>

<operation id="282" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="1" op_1_bw="9">
<![CDATA[
hls_label_4:28  store i1 %buffer_dest_V_load_1, i1* %buffer_dest_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="283" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="12" op_0_bw="13">
<![CDATA[
hls_label_4:29  %img_channel_V_load_1 = load i12* %img_channel_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="img_channel_V_load_1"/></StgValue>
</operation>

<operation id="284" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="12" op_1_bw="13">
<![CDATA[
hls_label_4:30  store i12 %img_channel_V_load_1, i12* %img_channel_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="store_ln209"/></StgValue>
</operation>

<operation id="285" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_4:31  %empty_94 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str21, i32 %tmp_37)

]]></Node>
<StgValue><ssdm name="empty_94"/></StgValue>
</operation>

<operation id="286" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0">
<![CDATA[
hls_label_4:32  br label %.preheader827

]]></Node>
<StgValue><ssdm name="br_ln205"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="287" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="0">
<![CDATA[
.preheader825.preheader:0  br label %.preheader825

]]></Node>
<StgValue><ssdm name="br_ln212"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="288" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader825:0  %buffer_col16_0 = phi i7 [ %buffer_col_3, %hls_label_5 ], [ -62, %.preheader825.preheader ]

]]></Node>
<StgValue><ssdm name="buffer_col16_0"/></StgValue>
</operation>

<operation id="289" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader825:1  %icmp_ln212 = icmp eq i7 %buffer_col16_0, -60

]]></Node>
<StgValue><ssdm name="icmp_ln212"/></StgValue>
</operation>

<operation id="290" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader825:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="291" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader825:3  br i1 %icmp_ln212, label %.loopexit826.loopexit, label %hls_label_5

]]></Node>
<StgValue><ssdm name="br_ln212"/></StgValue>
</operation>

<operation id="292" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="14" op_0_bw="7">
<![CDATA[
hls_label_5:2  %zext_ln321_346 = zext i7 %buffer_col16_0 to i14

]]></Node>
<StgValue><ssdm name="zext_ln321_346"/></StgValue>
</operation>

<operation id="293" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_5:3  %add_ln321_269 = add i14 %add_ln321_266, %zext_ln321_346

]]></Node>
<StgValue><ssdm name="add_ln321_269"/></StgValue>
</operation>

<operation id="294" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="9">
<![CDATA[
hls_label_5:13  %buffer_data_V_load_2 = load i32* %buffer_data_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="buffer_data_V_load_2"/></StgValue>
</operation>

<operation id="295" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="4" op_0_bw="9">
<![CDATA[
hls_label_5:15  %buffer_keep_V_load_2 = load i4* %buffer_keep_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="buffer_keep_V_load_2"/></StgValue>
</operation>

<operation id="296" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="4" op_0_bw="9">
<![CDATA[
hls_label_5:17  %buffer_strb_V_load_2 = load i4* %buffer_strb_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="buffer_strb_V_load_2"/></StgValue>
</operation>

<operation id="297" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="9">
<![CDATA[
hls_label_5:19  %buffer_user_V_load_2 = load i1* %buffer_user_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="buffer_user_V_load_2"/></StgValue>
</operation>

<operation id="298" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="9">
<![CDATA[
hls_label_5:21  %buffer_last_V_load_2 = load i1* %buffer_last_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="buffer_last_V_load_2"/></StgValue>
</operation>

<operation id="299" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="9">
<![CDATA[
hls_label_5:23  %buffer_id_V_load_2 = load i1* %buffer_id_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="buffer_id_V_load_2"/></StgValue>
</operation>

<operation id="300" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="9">
<![CDATA[
hls_label_5:25  %buffer_dest_V_load_2 = load i1* %buffer_dest_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="buffer_dest_V_load_2"/></StgValue>
</operation>

<operation id="301" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="12" op_0_bw="13">
<![CDATA[
hls_label_5:27  %img_channel_V_load_2 = load i12* %img_channel_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="img_channel_V_load_2"/></StgValue>
</operation>

<operation id="302" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_5:30  %buffer_col_3 = add i7 %buffer_col16_0, 1

]]></Node>
<StgValue><ssdm name="buffer_col_3"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="303" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_5:0  %tmp_38 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="304" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_5:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str17) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln214"/></StgValue>
</operation>

<operation id="305" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="14">
<![CDATA[
hls_label_5:4  %zext_ln321_347 = zext i14 %add_ln321_269 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_347"/></StgValue>
</operation>

<operation id="306" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5:5  %buffer_data_V_addr_6 = getelementptr [340 x i32]* %buffer_data_V, i64 0, i64 %zext_ln321_347

]]></Node>
<StgValue><ssdm name="buffer_data_V_addr_6"/></StgValue>
</operation>

<operation id="307" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="9" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5:6  %buffer_keep_V_addr_6 = getelementptr [340 x i4]* %buffer_keep_V, i64 0, i64 %zext_ln321_347

]]></Node>
<StgValue><ssdm name="buffer_keep_V_addr_6"/></StgValue>
</operation>

<operation id="308" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="9" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5:7  %buffer_strb_V_addr_6 = getelementptr [340 x i4]* %buffer_strb_V, i64 0, i64 %zext_ln321_347

]]></Node>
<StgValue><ssdm name="buffer_strb_V_addr_6"/></StgValue>
</operation>

<operation id="309" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5:8  %buffer_user_V_addr_6 = getelementptr [340 x i1]* %buffer_user_V, i64 0, i64 %zext_ln321_347

]]></Node>
<StgValue><ssdm name="buffer_user_V_addr_6"/></StgValue>
</operation>

<operation id="310" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5:9  %buffer_last_V_addr_6 = getelementptr [340 x i1]* %buffer_last_V, i64 0, i64 %zext_ln321_347

]]></Node>
<StgValue><ssdm name="buffer_last_V_addr_6"/></StgValue>
</operation>

<operation id="311" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5:10  %buffer_id_V_addr_6 = getelementptr [340 x i1]* %buffer_id_V, i64 0, i64 %zext_ln321_347

]]></Node>
<StgValue><ssdm name="buffer_id_V_addr_6"/></StgValue>
</operation>

<operation id="312" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5:11  %buffer_dest_V_addr_6 = getelementptr [340 x i1]* %buffer_dest_V, i64 0, i64 %zext_ln321_347

]]></Node>
<StgValue><ssdm name="buffer_dest_V_addr_6"/></StgValue>
</operation>

<operation id="313" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="13" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5:12  %img_channel_V_addr_8 = getelementptr [5508 x i12]* %img_channel_V, i64 0, i64 %zext_ln321_347

]]></Node>
<StgValue><ssdm name="img_channel_V_addr_8"/></StgValue>
</operation>

<operation id="314" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="9">
<![CDATA[
hls_label_5:13  %buffer_data_V_load_2 = load i32* %buffer_data_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="buffer_data_V_load_2"/></StgValue>
</operation>

<operation id="315" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
hls_label_5:14  store i32 %buffer_data_V_load_2, i32* %buffer_data_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="316" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="4" op_0_bw="9">
<![CDATA[
hls_label_5:15  %buffer_keep_V_load_2 = load i4* %buffer_keep_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="buffer_keep_V_load_2"/></StgValue>
</operation>

<operation id="317" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="4" op_1_bw="9">
<![CDATA[
hls_label_5:16  store i4 %buffer_keep_V_load_2, i4* %buffer_keep_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="318" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="4" op_0_bw="9">
<![CDATA[
hls_label_5:17  %buffer_strb_V_load_2 = load i4* %buffer_strb_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="buffer_strb_V_load_2"/></StgValue>
</operation>

<operation id="319" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="4" op_1_bw="9">
<![CDATA[
hls_label_5:18  store i4 %buffer_strb_V_load_2, i4* %buffer_strb_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="320" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="9">
<![CDATA[
hls_label_5:19  %buffer_user_V_load_2 = load i1* %buffer_user_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="buffer_user_V_load_2"/></StgValue>
</operation>

<operation id="321" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="1" op_1_bw="9">
<![CDATA[
hls_label_5:20  store i1 %buffer_user_V_load_2, i1* %buffer_user_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="322" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="9">
<![CDATA[
hls_label_5:21  %buffer_last_V_load_2 = load i1* %buffer_last_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="buffer_last_V_load_2"/></StgValue>
</operation>

<operation id="323" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="1" op_1_bw="9">
<![CDATA[
hls_label_5:22  store i1 %buffer_last_V_load_2, i1* %buffer_last_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="324" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="9">
<![CDATA[
hls_label_5:23  %buffer_id_V_load_2 = load i1* %buffer_id_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="buffer_id_V_load_2"/></StgValue>
</operation>

<operation id="325" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="1" op_1_bw="9">
<![CDATA[
hls_label_5:24  store i1 %buffer_id_V_load_2, i1* %buffer_id_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="326" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="9">
<![CDATA[
hls_label_5:25  %buffer_dest_V_load_2 = load i1* %buffer_dest_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="buffer_dest_V_load_2"/></StgValue>
</operation>

<operation id="327" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="1" op_1_bw="9">
<![CDATA[
hls_label_5:26  store i1 %buffer_dest_V_load_2, i1* %buffer_dest_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="328" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="12" op_0_bw="13">
<![CDATA[
hls_label_5:27  %img_channel_V_load_2 = load i12* %img_channel_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="img_channel_V_load_2"/></StgValue>
</operation>

<operation id="329" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="12" op_1_bw="13">
<![CDATA[
hls_label_5:28  store i12 %img_channel_V_load_2, i12* %img_channel_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="store_ln216"/></StgValue>
</operation>

<operation id="330" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_5:29  %empty_95 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str22, i32 %tmp_38)

]]></Node>
<StgValue><ssdm name="empty_95"/></StgValue>
</operation>

<operation id="331" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="0">
<![CDATA[
hls_label_5:31  br label %.preheader825

]]></Node>
<StgValue><ssdm name="br_ln212"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="332" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln195" val="1"/>
</and_exp><and_exp><literal name="icmp_ln195" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0">
<![CDATA[
.loopexit826.loopexit:0  br label %.loopexit826

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="333" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.loopexit826:0  %icmp_ln220 = icmp ugt i7 %row_idx_0, -63

]]></Node>
<StgValue><ssdm name="icmp_ln220"/></StgValue>
</operation>

<operation id="334" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="5" op_0_bw="5" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
.loopexit826:1  %tmp_74 = call i5 @_ssdm_op_PartSelect.i5.i7.i32.i32(i7 %row_idx_0, i32 2, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="335" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit826:2  %icmp_ln220_1 = icmp eq i5 %tmp_74, 0

]]></Node>
<StgValue><ssdm name="icmp_ln220_1"/></StgValue>
</operation>

<operation id="336" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit826:3  %or_ln220 = or i1 %icmp_ln220, %icmp_ln220_1

]]></Node>
<StgValue><ssdm name="or_ln220"/></StgValue>
</operation>

<operation id="337" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit826:4  br i1 %or_ln220, label %.loopexit822, label %.preheader824.preheader

]]></Node>
<StgValue><ssdm name="br_ln220"/></StgValue>
</operation>

<operation id="338" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="0">
<![CDATA[
.preheader824.preheader:0  br label %.preheader824

]]></Node>
<StgValue><ssdm name="br_ln223"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="339" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader824:0  %buffer_col17_0 = phi i7 [ %buffer_col_4, %_ZN8ap_fixedILi12ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb0EEERK12ap_range_refIXT_EXT0_EE.exit68 ], [ 2, %.preheader824.preheader ]

]]></Node>
<StgValue><ssdm name="buffer_col17_0"/></StgValue>
</operation>

<operation id="340" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader824:1  %icmp_ln223 = icmp eq i7 %buffer_col17_0, -62

]]></Node>
<StgValue><ssdm name="icmp_ln223"/></StgValue>
</operation>

<operation id="341" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader824:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="342" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader824:3  br i1 %icmp_ln223, label %.preheader823.preheader, label %_ZN8ap_fixedILi12ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb0EEERK12ap_range_refIXT_EXT0_EE.exit68

]]></Node>
<StgValue><ssdm name="br_ln223"/></StgValue>
</operation>

<operation id="343" st_id="16" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="44" op_0_bw="44" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb0EEERK12ap_range_refIXT_EXT0_EE.exit68:11  %empty_96 = call { i32, i4, i4, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %stream_in_V_data_V, i4* %stream_in_V_keep_V, i4* %stream_in_V_strb_V, i1* %stream_in_V_user_V, i1* %stream_in_V_last_V, i1* %stream_in_V_id_V, i1* %stream_in_V_dest_V)

]]></Node>
<StgValue><ssdm name="empty_96"/></StgValue>
</operation>

<operation id="344" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="44">
<![CDATA[
_ZN8ap_fixedILi12ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb0EEERK12ap_range_refIXT_EXT0_EE.exit68:12  %tmp_data_V_17 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_96, 0

]]></Node>
<StgValue><ssdm name="tmp_data_V_17"/></StgValue>
</operation>

<operation id="345" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="4" op_0_bw="44">
<![CDATA[
_ZN8ap_fixedILi12ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb0EEERK12ap_range_refIXT_EXT0_EE.exit68:13  %tmp_keep_V_16 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_96, 1

]]></Node>
<StgValue><ssdm name="tmp_keep_V_16"/></StgValue>
</operation>

<operation id="346" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="4" op_0_bw="44">
<![CDATA[
_ZN8ap_fixedILi12ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb0EEERK12ap_range_refIXT_EXT0_EE.exit68:14  %tmp_strb_V_1 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_96, 2

]]></Node>
<StgValue><ssdm name="tmp_strb_V_1"/></StgValue>
</operation>

<operation id="347" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="44">
<![CDATA[
_ZN8ap_fixedILi12ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb0EEERK12ap_range_refIXT_EXT0_EE.exit68:15  %tmp_user_V_15 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_96, 3

]]></Node>
<StgValue><ssdm name="tmp_user_V_15"/></StgValue>
</operation>

<operation id="348" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="44">
<![CDATA[
_ZN8ap_fixedILi12ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb0EEERK12ap_range_refIXT_EXT0_EE.exit68:16  %tmp_last_V_16 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_96, 4

]]></Node>
<StgValue><ssdm name="tmp_last_V_16"/></StgValue>
</operation>

<operation id="349" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="44">
<![CDATA[
_ZN8ap_fixedILi12ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb0EEERK12ap_range_refIXT_EXT0_EE.exit68:17  %tmp_id_V_16 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_96, 5

]]></Node>
<StgValue><ssdm name="tmp_id_V_16"/></StgValue>
</operation>

<operation id="350" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="44">
<![CDATA[
_ZN8ap_fixedILi12ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb0EEERK12ap_range_refIXT_EXT0_EE.exit68:18  %tmp_dest_V_16 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_96, 6

]]></Node>
<StgValue><ssdm name="tmp_dest_V_16"/></StgValue>
</operation>

<operation id="351" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="8" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb0EEERK12ap_range_refIXT_EXT0_EE.exit68:26  %trunc_ln731_1 = trunc i32 %tmp_data_V_17 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln731_1"/></StgValue>
</operation>

<operation id="352" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
_ZN8ap_fixedILi12ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb0EEERK12ap_range_refIXT_EXT0_EE.exit68:27  %t_V_1 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %trunc_ln731_1, i4 0)

]]></Node>
<StgValue><ssdm name="t_V_1"/></StgValue>
</operation>

<operation id="353" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="26" op_0_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb0EEERK12ap_range_refIXT_EXT0_EE.exit68:28  %sext_ln1148_3 = sext i12 %t_V_1 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1148_3"/></StgValue>
</operation>

<operation id="354" st_id="16" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN8ap_fixedILi12ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb0EEERK12ap_range_refIXT_EXT0_EE.exit68:29  %mul_ln1148_1 = mul i26 %sext_ln1148_3, 4113

]]></Node>
<StgValue><ssdm name="mul_ln1148_1"/></StgValue>
</operation>

<operation id="355" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="25" op_0_bw="26">
<![CDATA[
_ZN8ap_fixedILi12ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb0EEERK12ap_range_refIXT_EXT0_EE.exit68:30  %trunc_ln1148_1 = trunc i26 %mul_ln1148_1 to i25

]]></Node>
<StgValue><ssdm name="trunc_ln1148_1"/></StgValue>
</operation>

<operation id="356" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb0EEERK12ap_range_refIXT_EXT0_EE.exit68:32  %tmp_75 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_data_V_17, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="357" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln223" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="6" op_0_bw="6" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb0EEERK12ap_range_refIXT_EXT0_EE.exit68:35  %tmp_77 = call i6 @_ssdm_op_PartSelect.i6.i26.i32.i32(i26 %mul_ln1148_1, i32 20, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="358" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln223" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="0">
<![CDATA[
.preheader823.preheader:0  br label %.preheader823

]]></Node>
<StgValue><ssdm name="br_ln229"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="359" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="9" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi12ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb0EEERK12ap_range_refIXT_EXT0_EE.exit68:0  %zext_ln321_348 = zext i7 %buffer_col17_0 to i9

]]></Node>
<StgValue><ssdm name="zext_ln321_348"/></StgValue>
</operation>

<operation id="360" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN8ap_fixedILi12ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb0EEERK12ap_range_refIXT_EXT0_EE.exit68:1  %add_ln321_270 = add i9 %zext_ln321_348, -240

]]></Node>
<StgValue><ssdm name="add_ln321_270"/></StgValue>
</operation>

<operation id="361" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="64" op_0_bw="9">
<![CDATA[
_ZN8ap_fixedILi12ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb0EEERK12ap_range_refIXT_EXT0_EE.exit68:2  %zext_ln321_349 = zext i9 %add_ln321_270 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_349"/></StgValue>
</operation>

<operation id="362" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi12ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb0EEERK12ap_range_refIXT_EXT0_EE.exit68:3  %buffer_data_V_addr_7 = getelementptr [340 x i32]* %buffer_data_V, i64 0, i64 %zext_ln321_349

]]></Node>
<StgValue><ssdm name="buffer_data_V_addr_7"/></StgValue>
</operation>

<operation id="363" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="9" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi12ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb0EEERK12ap_range_refIXT_EXT0_EE.exit68:4  %buffer_keep_V_addr_7 = getelementptr [340 x i4]* %buffer_keep_V, i64 0, i64 %zext_ln321_349

]]></Node>
<StgValue><ssdm name="buffer_keep_V_addr_7"/></StgValue>
</operation>

<operation id="364" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="9" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi12ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb0EEERK12ap_range_refIXT_EXT0_EE.exit68:5  %buffer_strb_V_addr_7 = getelementptr [340 x i4]* %buffer_strb_V, i64 0, i64 %zext_ln321_349

]]></Node>
<StgValue><ssdm name="buffer_strb_V_addr_7"/></StgValue>
</operation>

<operation id="365" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi12ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb0EEERK12ap_range_refIXT_EXT0_EE.exit68:6  %buffer_user_V_addr_7 = getelementptr [340 x i1]* %buffer_user_V, i64 0, i64 %zext_ln321_349

]]></Node>
<StgValue><ssdm name="buffer_user_V_addr_7"/></StgValue>
</operation>

<operation id="366" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi12ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb0EEERK12ap_range_refIXT_EXT0_EE.exit68:7  %buffer_last_V_addr_7 = getelementptr [340 x i1]* %buffer_last_V, i64 0, i64 %zext_ln321_349

]]></Node>
<StgValue><ssdm name="buffer_last_V_addr_7"/></StgValue>
</operation>

<operation id="367" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi12ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb0EEERK12ap_range_refIXT_EXT0_EE.exit68:8  %buffer_id_V_addr_7 = getelementptr [340 x i1]* %buffer_id_V, i64 0, i64 %zext_ln321_349

]]></Node>
<StgValue><ssdm name="buffer_id_V_addr_7"/></StgValue>
</operation>

<operation id="368" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi12ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb0EEERK12ap_range_refIXT_EXT0_EE.exit68:9  %buffer_dest_V_addr_7 = getelementptr [340 x i1]* %buffer_dest_V, i64 0, i64 %zext_ln321_349

]]></Node>
<StgValue><ssdm name="buffer_dest_V_addr_7"/></StgValue>
</operation>

<operation id="369" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="13" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi12ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb0EEERK12ap_range_refIXT_EXT0_EE.exit68:10  %img_channel_V_addr_9 = getelementptr [5508 x i12]* %img_channel_V, i64 0, i64 %zext_ln321_349

]]></Node>
<StgValue><ssdm name="img_channel_V_addr_9"/></StgValue>
</operation>

<operation id="370" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
_ZN8ap_fixedILi12ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb0EEERK12ap_range_refIXT_EXT0_EE.exit68:19  store i32 %tmp_data_V_17, i32* %buffer_data_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="371" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="4" op_1_bw="9">
<![CDATA[
_ZN8ap_fixedILi12ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb0EEERK12ap_range_refIXT_EXT0_EE.exit68:20  store i4 %tmp_keep_V_16, i4* %buffer_keep_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="372" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="4" op_1_bw="9">
<![CDATA[
_ZN8ap_fixedILi12ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb0EEERK12ap_range_refIXT_EXT0_EE.exit68:21  store i4 %tmp_strb_V_1, i4* %buffer_strb_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="373" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="1" op_1_bw="9">
<![CDATA[
_ZN8ap_fixedILi12ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb0EEERK12ap_range_refIXT_EXT0_EE.exit68:22  store i1 %tmp_user_V_15, i1* %buffer_user_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="374" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="1" op_1_bw="9">
<![CDATA[
_ZN8ap_fixedILi12ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb0EEERK12ap_range_refIXT_EXT0_EE.exit68:23  store i1 %tmp_last_V_16, i1* %buffer_last_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="375" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="1" op_1_bw="9">
<![CDATA[
_ZN8ap_fixedILi12ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb0EEERK12ap_range_refIXT_EXT0_EE.exit68:24  store i1 %tmp_id_V_16, i1* %buffer_id_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="376" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="1" op_1_bw="9">
<![CDATA[
_ZN8ap_fixedILi12ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb0EEERK12ap_range_refIXT_EXT0_EE.exit68:25  store i1 %tmp_dest_V_16, i1* %buffer_dest_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="377" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN8ap_fixedILi12ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb0EEERK12ap_range_refIXT_EXT0_EE.exit68:31  %sub_ln1148_2 = sub i25 0, %trunc_ln1148_1

]]></Node>
<StgValue><ssdm name="sub_ln1148_2"/></StgValue>
</operation>

<operation id="378" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="5" op_0_bw="5" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb0EEERK12ap_range_refIXT_EXT0_EE.exit68:33  %tmp_76 = call i5 @_ssdm_op_PartSelect.i5.i25.i32.i32(i25 %sub_ln1148_2, i32 20, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="379" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="12" op_0_bw="5">
<![CDATA[
_ZN8ap_fixedILi12ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb0EEERK12ap_range_refIXT_EXT0_EE.exit68:34  %sext_ln1148_4 = sext i5 %tmp_76 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1148_4"/></StgValue>
</operation>

<operation id="380" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="12" op_0_bw="6">
<![CDATA[
_ZN8ap_fixedILi12ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb0EEERK12ap_range_refIXT_EXT0_EE.exit68:36  %sext_ln1148_5 = sext i6 %tmp_77 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1148_5"/></StgValue>
</operation>

<operation id="381" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb0EEERK12ap_range_refIXT_EXT0_EE.exit68:37  %select_ln1148_2 = select i1 %tmp_75, i12 %sext_ln1148_4, i12 %sext_ln1148_5

]]></Node>
<StgValue><ssdm name="select_ln1148_2"/></StgValue>
</operation>

<operation id="382" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb0EEERK12ap_range_refIXT_EXT0_EE.exit68:38  %sub_ln1148_3 = sub i12 0, %select_ln1148_2

]]></Node>
<StgValue><ssdm name="sub_ln1148_3"/></StgValue>
</operation>

<operation id="383" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb0EEERK12ap_range_refIXT_EXT0_EE.exit68:39  %select_ln1148_3 = select i1 %tmp_75, i12 %sub_ln1148_3, i12 %sext_ln1148_5

]]></Node>
<StgValue><ssdm name="select_ln1148_3"/></StgValue>
</operation>

<operation id="384" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="12" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi12ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb0EEERK12ap_range_refIXT_EXT0_EE.exit68:40  store i12 %select_ln1148_3, i12* %img_channel_V_addr_9, align 2

]]></Node>
<StgValue><ssdm name="store_ln226"/></StgValue>
</operation>

<operation id="385" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN8ap_fixedILi12ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb0EEERK12ap_range_refIXT_EXT0_EE.exit68:41  %buffer_col_4 = add i7 %buffer_col17_0, 1

]]></Node>
<StgValue><ssdm name="buffer_col_4"/></StgValue>
</operation>

<operation id="386" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi12ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb0EEERK12ap_range_refIXT_EXT0_EE.exit68:42  br label %.preheader824

]]></Node>
<StgValue><ssdm name="br_ln223"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="387" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader823:0  %buffer_col18_0 = phi i2 [ %buffer_col_5, %hls_label_6 ], [ 0, %.preheader823.preheader ]

]]></Node>
<StgValue><ssdm name="buffer_col18_0"/></StgValue>
</operation>

<operation id="388" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader823:1  %icmp_ln229 = icmp eq i2 %buffer_col18_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln229"/></StgValue>
</operation>

<operation id="389" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader823:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="390" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader823:3  %buffer_col_5 = add i2 %buffer_col18_0, 1

]]></Node>
<StgValue><ssdm name="buffer_col_5"/></StgValue>
</operation>

<operation id="391" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader823:4  br i1 %icmp_ln229, label %.preheader821.preheader, label %hls_label_6

]]></Node>
<StgValue><ssdm name="br_ln229"/></StgValue>
</operation>

<operation id="392" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="9">
<![CDATA[
hls_label_6:11  %buffer_data_V_load_3 = load i32* %buffer_data_V_addr_8, align 8

]]></Node>
<StgValue><ssdm name="buffer_data_V_load_3"/></StgValue>
</operation>

<operation id="393" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="4" op_0_bw="9">
<![CDATA[
hls_label_6:13  %buffer_keep_V_load_3 = load i4* %buffer_keep_V_addr_8, align 4

]]></Node>
<StgValue><ssdm name="buffer_keep_V_load_3"/></StgValue>
</operation>

<operation id="394" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="4" op_0_bw="9">
<![CDATA[
hls_label_6:15  %buffer_strb_V_load_3 = load i4* %buffer_strb_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="buffer_strb_V_load_3"/></StgValue>
</operation>

<operation id="395" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="9">
<![CDATA[
hls_label_6:17  %buffer_user_V_load_3 = load i1* %buffer_user_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="buffer_user_V_load_3"/></StgValue>
</operation>

<operation id="396" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="9">
<![CDATA[
hls_label_6:19  %buffer_last_V_load_3 = load i1* %buffer_last_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="buffer_last_V_load_3"/></StgValue>
</operation>

<operation id="397" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="9">
<![CDATA[
hls_label_6:21  %buffer_id_V_load_3 = load i1* %buffer_id_V_addr_8, align 8

]]></Node>
<StgValue><ssdm name="buffer_id_V_load_3"/></StgValue>
</operation>

<operation id="398" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="9">
<![CDATA[
hls_label_6:23  %buffer_dest_V_load_3 = load i1* %buffer_dest_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="buffer_dest_V_load_3"/></StgValue>
</operation>

<operation id="399" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="12" op_0_bw="13">
<![CDATA[
hls_label_6:25  %img_channel_V_load_3 = load i12* %img_channel_V_addr, align 4

]]></Node>
<StgValue><ssdm name="img_channel_V_load_3"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="400" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_6:0  %tmp_39 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str23)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="401" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_6:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str17) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln231"/></StgValue>
</operation>

<operation id="402" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="64" op_0_bw="64" op_1_bw="62" op_2_bw="2">
<![CDATA[
hls_label_6:2  %tmp_120 = call i64 @_ssdm_op_BitConcatenate.i64.i62.i2(i62 68, i2 %buffer_col18_0)

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="403" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:3  %buffer_data_V_addr_9 = getelementptr [340 x i32]* %buffer_data_V, i64 0, i64 %tmp_120

]]></Node>
<StgValue><ssdm name="buffer_data_V_addr_9"/></StgValue>
</operation>

<operation id="404" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="9" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:4  %buffer_keep_V_addr_9 = getelementptr [340 x i4]* %buffer_keep_V, i64 0, i64 %tmp_120

]]></Node>
<StgValue><ssdm name="buffer_keep_V_addr_9"/></StgValue>
</operation>

<operation id="405" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="9" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:5  %buffer_strb_V_addr_9 = getelementptr [340 x i4]* %buffer_strb_V, i64 0, i64 %tmp_120

]]></Node>
<StgValue><ssdm name="buffer_strb_V_addr_9"/></StgValue>
</operation>

<operation id="406" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:6  %buffer_user_V_addr_9 = getelementptr [340 x i1]* %buffer_user_V, i64 0, i64 %tmp_120

]]></Node>
<StgValue><ssdm name="buffer_user_V_addr_9"/></StgValue>
</operation>

<operation id="407" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:7  %buffer_last_V_addr_9 = getelementptr [340 x i1]* %buffer_last_V, i64 0, i64 %tmp_120

]]></Node>
<StgValue><ssdm name="buffer_last_V_addr_9"/></StgValue>
</operation>

<operation id="408" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:8  %buffer_id_V_addr_9 = getelementptr [340 x i1]* %buffer_id_V, i64 0, i64 %tmp_120

]]></Node>
<StgValue><ssdm name="buffer_id_V_addr_9"/></StgValue>
</operation>

<operation id="409" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:9  %buffer_dest_V_addr_9 = getelementptr [340 x i1]* %buffer_dest_V, i64 0, i64 %tmp_120

]]></Node>
<StgValue><ssdm name="buffer_dest_V_addr_9"/></StgValue>
</operation>

<operation id="410" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="13" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:10  %img_channel_V_addr_10 = getelementptr [5508 x i12]* %img_channel_V, i64 0, i64 %tmp_120

]]></Node>
<StgValue><ssdm name="img_channel_V_addr_10"/></StgValue>
</operation>

<operation id="411" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="9">
<![CDATA[
hls_label_6:11  %buffer_data_V_load_3 = load i32* %buffer_data_V_addr_8, align 8

]]></Node>
<StgValue><ssdm name="buffer_data_V_load_3"/></StgValue>
</operation>

<operation id="412" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
hls_label_6:12  store i32 %buffer_data_V_load_3, i32* %buffer_data_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="413" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="4" op_0_bw="9">
<![CDATA[
hls_label_6:13  %buffer_keep_V_load_3 = load i4* %buffer_keep_V_addr_8, align 4

]]></Node>
<StgValue><ssdm name="buffer_keep_V_load_3"/></StgValue>
</operation>

<operation id="414" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="4" op_1_bw="9">
<![CDATA[
hls_label_6:14  store i4 %buffer_keep_V_load_3, i4* %buffer_keep_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="415" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="4" op_0_bw="9">
<![CDATA[
hls_label_6:15  %buffer_strb_V_load_3 = load i4* %buffer_strb_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="buffer_strb_V_load_3"/></StgValue>
</operation>

<operation id="416" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="4" op_1_bw="9">
<![CDATA[
hls_label_6:16  store i4 %buffer_strb_V_load_3, i4* %buffer_strb_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="417" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="9">
<![CDATA[
hls_label_6:17  %buffer_user_V_load_3 = load i1* %buffer_user_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="buffer_user_V_load_3"/></StgValue>
</operation>

<operation id="418" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="1" op_1_bw="9">
<![CDATA[
hls_label_6:18  store i1 %buffer_user_V_load_3, i1* %buffer_user_V_addr_9, align 2

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="419" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="9">
<![CDATA[
hls_label_6:19  %buffer_last_V_load_3 = load i1* %buffer_last_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="buffer_last_V_load_3"/></StgValue>
</operation>

<operation id="420" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="1" op_1_bw="9">
<![CDATA[
hls_label_6:20  store i1 %buffer_last_V_load_3, i1* %buffer_last_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="421" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="9">
<![CDATA[
hls_label_6:21  %buffer_id_V_load_3 = load i1* %buffer_id_V_addr_8, align 8

]]></Node>
<StgValue><ssdm name="buffer_id_V_load_3"/></StgValue>
</operation>

<operation id="422" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="1" op_1_bw="9">
<![CDATA[
hls_label_6:22  store i1 %buffer_id_V_load_3, i1* %buffer_id_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="423" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="9">
<![CDATA[
hls_label_6:23  %buffer_dest_V_load_3 = load i1* %buffer_dest_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="buffer_dest_V_load_3"/></StgValue>
</operation>

<operation id="424" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="1" op_1_bw="9">
<![CDATA[
hls_label_6:24  store i1 %buffer_dest_V_load_3, i1* %buffer_dest_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="425" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="12" op_0_bw="13">
<![CDATA[
hls_label_6:25  %img_channel_V_load_3 = load i12* %img_channel_V_addr, align 4

]]></Node>
<StgValue><ssdm name="img_channel_V_load_3"/></StgValue>
</operation>

<operation id="426" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="12" op_1_bw="13">
<![CDATA[
hls_label_6:26  store i12 %img_channel_V_load_3, i12* %img_channel_V_addr_10, align 2

]]></Node>
<StgValue><ssdm name="store_ln233"/></StgValue>
</operation>

<operation id="427" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_6:27  %empty_97 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str23, i32 %tmp_39)

]]></Node>
<StgValue><ssdm name="empty_97"/></StgValue>
</operation>

<operation id="428" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="0">
<![CDATA[
hls_label_6:28  br label %.preheader823

]]></Node>
<StgValue><ssdm name="br_ln229"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="429" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="0">
<![CDATA[
.preheader821.preheader:0  br label %.preheader821

]]></Node>
<StgValue><ssdm name="br_ln236"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="430" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader821:0  %buffer_col19_0 = phi i7 [ %buffer_col_6, %hls_label_7 ], [ -62, %.preheader821.preheader ]

]]></Node>
<StgValue><ssdm name="buffer_col19_0"/></StgValue>
</operation>

<operation id="431" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader821:1  %icmp_ln236 = icmp eq i7 %buffer_col19_0, -60

]]></Node>
<StgValue><ssdm name="icmp_ln236"/></StgValue>
</operation>

<operation id="432" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader821:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="433" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader821:3  br i1 %icmp_ln236, label %.loopexit822.loopexit, label %hls_label_7

]]></Node>
<StgValue><ssdm name="br_ln236"/></StgValue>
</operation>

<operation id="434" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="9" op_0_bw="7">
<![CDATA[
hls_label_7:2  %zext_ln321_350 = zext i7 %buffer_col19_0 to i9

]]></Node>
<StgValue><ssdm name="zext_ln321_350"/></StgValue>
</operation>

<operation id="435" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_7:3  %add_ln321_271 = add i9 %zext_ln321_350, -240

]]></Node>
<StgValue><ssdm name="add_ln321_271"/></StgValue>
</operation>

<operation id="436" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="9">
<![CDATA[
hls_label_7:13  %buffer_data_V_load_4 = load i32* %buffer_data_V_addr_10, align 4

]]></Node>
<StgValue><ssdm name="buffer_data_V_load_4"/></StgValue>
</operation>

<operation id="437" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="4" op_0_bw="9">
<![CDATA[
hls_label_7:15  %buffer_keep_V_load_4 = load i4* %buffer_keep_V_addr_10, align 4

]]></Node>
<StgValue><ssdm name="buffer_keep_V_load_4"/></StgValue>
</operation>

<operation id="438" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="4" op_0_bw="9">
<![CDATA[
hls_label_7:17  %buffer_strb_V_load_4 = load i4* %buffer_strb_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="buffer_strb_V_load_4"/></StgValue>
</operation>

<operation id="439" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="9">
<![CDATA[
hls_label_7:19  %buffer_user_V_load_4 = load i1* %buffer_user_V_addr_10, align 2

]]></Node>
<StgValue><ssdm name="buffer_user_V_load_4"/></StgValue>
</operation>

<operation id="440" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="9">
<![CDATA[
hls_label_7:21  %buffer_last_V_load_4 = load i1* %buffer_last_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="buffer_last_V_load_4"/></StgValue>
</operation>

<operation id="441" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="1" op_0_bw="9">
<![CDATA[
hls_label_7:23  %buffer_id_V_load_4 = load i1* %buffer_id_V_addr_10, align 4

]]></Node>
<StgValue><ssdm name="buffer_id_V_load_4"/></StgValue>
</operation>

<operation id="442" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="1" op_0_bw="9">
<![CDATA[
hls_label_7:25  %buffer_dest_V_load_4 = load i1* %buffer_dest_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="buffer_dest_V_load_4"/></StgValue>
</operation>

<operation id="443" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="12" op_0_bw="13">
<![CDATA[
hls_label_7:27  %img_channel_V_load_4 = load i12* %img_channel_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="img_channel_V_load_4"/></StgValue>
</operation>

<operation id="444" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_7:30  %buffer_col_6 = add i7 %buffer_col19_0, 1

]]></Node>
<StgValue><ssdm name="buffer_col_6"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="445" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_7:0  %tmp_40 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str24)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="446" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_7:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str17) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln238"/></StgValue>
</operation>

<operation id="447" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="64" op_0_bw="9">
<![CDATA[
hls_label_7:4  %zext_ln321_351 = zext i9 %add_ln321_271 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_351"/></StgValue>
</operation>

<operation id="448" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7:5  %buffer_data_V_addr_11 = getelementptr [340 x i32]* %buffer_data_V, i64 0, i64 %zext_ln321_351

]]></Node>
<StgValue><ssdm name="buffer_data_V_addr_11"/></StgValue>
</operation>

<operation id="449" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="9" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7:6  %buffer_keep_V_addr_11 = getelementptr [340 x i4]* %buffer_keep_V, i64 0, i64 %zext_ln321_351

]]></Node>
<StgValue><ssdm name="buffer_keep_V_addr_11"/></StgValue>
</operation>

<operation id="450" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="9" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7:7  %buffer_strb_V_addr_11 = getelementptr [340 x i4]* %buffer_strb_V, i64 0, i64 %zext_ln321_351

]]></Node>
<StgValue><ssdm name="buffer_strb_V_addr_11"/></StgValue>
</operation>

<operation id="451" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7:8  %buffer_user_V_addr_11 = getelementptr [340 x i1]* %buffer_user_V, i64 0, i64 %zext_ln321_351

]]></Node>
<StgValue><ssdm name="buffer_user_V_addr_11"/></StgValue>
</operation>

<operation id="452" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7:9  %buffer_last_V_addr_11 = getelementptr [340 x i1]* %buffer_last_V, i64 0, i64 %zext_ln321_351

]]></Node>
<StgValue><ssdm name="buffer_last_V_addr_11"/></StgValue>
</operation>

<operation id="453" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7:10  %buffer_id_V_addr_11 = getelementptr [340 x i1]* %buffer_id_V, i64 0, i64 %zext_ln321_351

]]></Node>
<StgValue><ssdm name="buffer_id_V_addr_11"/></StgValue>
</operation>

<operation id="454" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7:11  %buffer_dest_V_addr_11 = getelementptr [340 x i1]* %buffer_dest_V, i64 0, i64 %zext_ln321_351

]]></Node>
<StgValue><ssdm name="buffer_dest_V_addr_11"/></StgValue>
</operation>

<operation id="455" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="13" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_7:12  %img_channel_V_addr_11 = getelementptr [5508 x i12]* %img_channel_V, i64 0, i64 %zext_ln321_351

]]></Node>
<StgValue><ssdm name="img_channel_V_addr_11"/></StgValue>
</operation>

<operation id="456" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="9">
<![CDATA[
hls_label_7:13  %buffer_data_V_load_4 = load i32* %buffer_data_V_addr_10, align 4

]]></Node>
<StgValue><ssdm name="buffer_data_V_load_4"/></StgValue>
</operation>

<operation id="457" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
hls_label_7:14  store i32 %buffer_data_V_load_4, i32* %buffer_data_V_addr_11, align 4

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="458" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="4" op_0_bw="9">
<![CDATA[
hls_label_7:15  %buffer_keep_V_load_4 = load i4* %buffer_keep_V_addr_10, align 4

]]></Node>
<StgValue><ssdm name="buffer_keep_V_load_4"/></StgValue>
</operation>

<operation id="459" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="4" op_1_bw="9">
<![CDATA[
hls_label_7:16  store i4 %buffer_keep_V_load_4, i4* %buffer_keep_V_addr_11, align 4

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="460" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="4" op_0_bw="9">
<![CDATA[
hls_label_7:17  %buffer_strb_V_load_4 = load i4* %buffer_strb_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="buffer_strb_V_load_4"/></StgValue>
</operation>

<operation id="461" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="4" op_1_bw="9">
<![CDATA[
hls_label_7:18  store i4 %buffer_strb_V_load_4, i4* %buffer_strb_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="462" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="9">
<![CDATA[
hls_label_7:19  %buffer_user_V_load_4 = load i1* %buffer_user_V_addr_10, align 2

]]></Node>
<StgValue><ssdm name="buffer_user_V_load_4"/></StgValue>
</operation>

<operation id="463" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="1" op_1_bw="9">
<![CDATA[
hls_label_7:20  store i1 %buffer_user_V_load_4, i1* %buffer_user_V_addr_11, align 2

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="464" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="9">
<![CDATA[
hls_label_7:21  %buffer_last_V_load_4 = load i1* %buffer_last_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="buffer_last_V_load_4"/></StgValue>
</operation>

<operation id="465" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="1" op_1_bw="9">
<![CDATA[
hls_label_7:22  store i1 %buffer_last_V_load_4, i1* %buffer_last_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="466" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="1" op_0_bw="9">
<![CDATA[
hls_label_7:23  %buffer_id_V_load_4 = load i1* %buffer_id_V_addr_10, align 4

]]></Node>
<StgValue><ssdm name="buffer_id_V_load_4"/></StgValue>
</operation>

<operation id="467" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="1" op_1_bw="9">
<![CDATA[
hls_label_7:24  store i1 %buffer_id_V_load_4, i1* %buffer_id_V_addr_11, align 4

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="468" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="1" op_0_bw="9">
<![CDATA[
hls_label_7:25  %buffer_dest_V_load_4 = load i1* %buffer_dest_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="buffer_dest_V_load_4"/></StgValue>
</operation>

<operation id="469" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="1" op_1_bw="9">
<![CDATA[
hls_label_7:26  store i1 %buffer_dest_V_load_4, i1* %buffer_dest_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="470" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="12" op_0_bw="13">
<![CDATA[
hls_label_7:27  %img_channel_V_load_4 = load i12* %img_channel_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="img_channel_V_load_4"/></StgValue>
</operation>

<operation id="471" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="12" op_1_bw="13">
<![CDATA[
hls_label_7:28  store i12 %img_channel_V_load_4, i12* %img_channel_V_addr_11, align 2

]]></Node>
<StgValue><ssdm name="store_ln240"/></StgValue>
</operation>

<operation id="472" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_7:29  %empty_98 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str24, i32 %tmp_40)

]]></Node>
<StgValue><ssdm name="empty_98"/></StgValue>
</operation>

<operation id="473" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln236" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="0">
<![CDATA[
hls_label_7:31  br label %.preheader821

]]></Node>
<StgValue><ssdm name="br_ln236"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="474" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="0">
<![CDATA[
.loopexit822.loopexit:0  br label %.loopexit822

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="475" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.loopexit822:0  %icmp_ln244 = icmp ult i7 %row_idx_0, 3

]]></Node>
<StgValue><ssdm name="icmp_ln244"/></StgValue>
</operation>

<operation id="476" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.loopexit822:1  %icmp_ln244_1 = icmp ne i7 %row_idx_0, 0

]]></Node>
<StgValue><ssdm name="icmp_ln244_1"/></StgValue>
</operation>

<operation id="477" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit822:2  %and_ln244 = and i1 %icmp_ln244, %icmp_ln244_1

]]></Node>
<StgValue><ssdm name="and_ln244"/></StgValue>
</operation>

<operation id="478" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit822:3  br i1 %and_ln244, label %.preheader819.preheader, label %.loopexit820

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>

<operation id="479" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln244" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
.preheader819.preheader:0  %tmp_121 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %row_idx_0, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="480" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln244" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="14" op_0_bw="13">
<![CDATA[
.preheader819.preheader:1  %zext_ln321_352 = zext i13 %tmp_121 to i14

]]></Node>
<StgValue><ssdm name="zext_ln321_352"/></StgValue>
</operation>

<operation id="481" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln244" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
.preheader819.preheader:2  %tmp_122 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %row_idx_0, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="482" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln244" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="14" op_0_bw="9">
<![CDATA[
.preheader819.preheader:3  %zext_ln321_353 = zext i9 %tmp_122 to i14

]]></Node>
<StgValue><ssdm name="zext_ln321_353"/></StgValue>
</operation>

<operation id="483" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln244" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader819.preheader:4  %add_ln321_272 = add i14 %zext_ln321_353, %zext_ln321_352

]]></Node>
<StgValue><ssdm name="add_ln321_272"/></StgValue>
</operation>

<operation id="484" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln244" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="0">
<![CDATA[
.preheader819.preheader:5  br label %.preheader819

]]></Node>
<StgValue><ssdm name="br_ln246"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="485" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader819:0  %buffer_col20_0 = phi i7 [ %buffer_col_7, %hls_label_8 ], [ 0, %.preheader819.preheader ]

]]></Node>
<StgValue><ssdm name="buffer_col20_0"/></StgValue>
</operation>

<operation id="486" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader819:1  %icmp_ln246 = icmp eq i7 %buffer_col20_0, -60

]]></Node>
<StgValue><ssdm name="icmp_ln246"/></StgValue>
</operation>

<operation id="487" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader819:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 68, i64 68, i64 68)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="488" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader819:3  %buffer_col_7 = add i7 %buffer_col20_0, 1

]]></Node>
<StgValue><ssdm name="buffer_col_7"/></StgValue>
</operation>

<operation id="489" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader819:4  br i1 %icmp_ln246, label %.loopexit820.loopexit, label %hls_label_8

]]></Node>
<StgValue><ssdm name="br_ln246"/></StgValue>
</operation>

<operation id="490" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="64" op_0_bw="7">
<![CDATA[
hls_label_8:2  %zext_ln249 = zext i7 %buffer_col20_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln249"/></StgValue>
</operation>

<operation id="491" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="14" op_0_bw="7">
<![CDATA[
hls_label_8:3  %zext_ln321_354 = zext i7 %buffer_col20_0 to i14

]]></Node>
<StgValue><ssdm name="zext_ln321_354"/></StgValue>
</operation>

<operation id="492" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_8:4  %buffer_data_V_addr_12 = getelementptr [340 x i32]* %buffer_data_V, i64 0, i64 %zext_ln249

]]></Node>
<StgValue><ssdm name="buffer_data_V_addr_12"/></StgValue>
</operation>

<operation id="493" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_8:5  %add_ln321_273 = add i14 %add_ln321_272, %zext_ln321_354

]]></Node>
<StgValue><ssdm name="add_ln321_273"/></StgValue>
</operation>

<operation id="494" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="9" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_8:8  %buffer_keep_V_addr_12 = getelementptr [340 x i4]* %buffer_keep_V, i64 0, i64 %zext_ln249

]]></Node>
<StgValue><ssdm name="buffer_keep_V_addr_12"/></StgValue>
</operation>

<operation id="495" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="9" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_8:10  %buffer_strb_V_addr_12 = getelementptr [340 x i4]* %buffer_strb_V, i64 0, i64 %zext_ln249

]]></Node>
<StgValue><ssdm name="buffer_strb_V_addr_12"/></StgValue>
</operation>

<operation id="496" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_8:12  %buffer_user_V_addr_12 = getelementptr [340 x i1]* %buffer_user_V, i64 0, i64 %zext_ln249

]]></Node>
<StgValue><ssdm name="buffer_user_V_addr_12"/></StgValue>
</operation>

<operation id="497" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_8:14  %buffer_last_V_addr_12 = getelementptr [340 x i1]* %buffer_last_V, i64 0, i64 %zext_ln249

]]></Node>
<StgValue><ssdm name="buffer_last_V_addr_12"/></StgValue>
</operation>

<operation id="498" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_8:16  %buffer_id_V_addr_12 = getelementptr [340 x i1]* %buffer_id_V, i64 0, i64 %zext_ln249

]]></Node>
<StgValue><ssdm name="buffer_id_V_addr_12"/></StgValue>
</operation>

<operation id="499" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_8:18  %buffer_dest_V_addr_12 = getelementptr [340 x i1]* %buffer_dest_V, i64 0, i64 %zext_ln249

]]></Node>
<StgValue><ssdm name="buffer_dest_V_addr_12"/></StgValue>
</operation>

<operation id="500" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="13" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_8:20  %img_channel_V_addr_12 = getelementptr [5508 x i12]* %img_channel_V, i64 0, i64 %zext_ln249

]]></Node>
<StgValue><ssdm name="img_channel_V_addr_12"/></StgValue>
</operation>

<operation id="501" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="9">
<![CDATA[
hls_label_8:22  %buffer_data_V_load_5 = load i32* %buffer_data_V_addr_12, align 4

]]></Node>
<StgValue><ssdm name="buffer_data_V_load_5"/></StgValue>
</operation>

<operation id="502" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="4" op_0_bw="9">
<![CDATA[
hls_label_8:24  %buffer_keep_V_load_5 = load i4* %buffer_keep_V_addr_12, align 4

]]></Node>
<StgValue><ssdm name="buffer_keep_V_load_5"/></StgValue>
</operation>

<operation id="503" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="4" op_0_bw="9">
<![CDATA[
hls_label_8:26  %buffer_strb_V_load_5 = load i4* %buffer_strb_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="buffer_strb_V_load_5"/></StgValue>
</operation>

<operation id="504" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="9">
<![CDATA[
hls_label_8:28  %buffer_user_V_load_5 = load i1* %buffer_user_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name="buffer_user_V_load_5"/></StgValue>
</operation>

<operation id="505" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="1" op_0_bw="9">
<![CDATA[
hls_label_8:30  %buffer_last_V_load_5 = load i1* %buffer_last_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="buffer_last_V_load_5"/></StgValue>
</operation>

<operation id="506" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="1" op_0_bw="9">
<![CDATA[
hls_label_8:32  %buffer_id_V_load_5 = load i1* %buffer_id_V_addr_12, align 4

]]></Node>
<StgValue><ssdm name="buffer_id_V_load_5"/></StgValue>
</operation>

<operation id="507" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="1" op_0_bw="9">
<![CDATA[
hls_label_8:34  %buffer_dest_V_load_5 = load i1* %buffer_dest_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="buffer_dest_V_load_5"/></StgValue>
</operation>

<operation id="508" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="12" op_0_bw="13">
<![CDATA[
hls_label_8:36  %img_channel_V_load_5 = load i12* %img_channel_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name="img_channel_V_load_5"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="509" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_8:0  %tmp_41 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str25)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="510" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_8:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str17) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln248"/></StgValue>
</operation>

<operation id="511" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="14">
<![CDATA[
hls_label_8:6  %zext_ln321_355 = zext i14 %add_ln321_273 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_355"/></StgValue>
</operation>

<operation id="512" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_8:7  %buffer_data_V_addr_13 = getelementptr [340 x i32]* %buffer_data_V, i64 0, i64 %zext_ln321_355

]]></Node>
<StgValue><ssdm name="buffer_data_V_addr_13"/></StgValue>
</operation>

<operation id="513" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="9" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_8:9  %buffer_keep_V_addr_13 = getelementptr [340 x i4]* %buffer_keep_V, i64 0, i64 %zext_ln321_355

]]></Node>
<StgValue><ssdm name="buffer_keep_V_addr_13"/></StgValue>
</operation>

<operation id="514" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="9" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_8:11  %buffer_strb_V_addr_13 = getelementptr [340 x i4]* %buffer_strb_V, i64 0, i64 %zext_ln321_355

]]></Node>
<StgValue><ssdm name="buffer_strb_V_addr_13"/></StgValue>
</operation>

<operation id="515" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_8:13  %buffer_user_V_addr_13 = getelementptr [340 x i1]* %buffer_user_V, i64 0, i64 %zext_ln321_355

]]></Node>
<StgValue><ssdm name="buffer_user_V_addr_13"/></StgValue>
</operation>

<operation id="516" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_8:15  %buffer_last_V_addr_13 = getelementptr [340 x i1]* %buffer_last_V, i64 0, i64 %zext_ln321_355

]]></Node>
<StgValue><ssdm name="buffer_last_V_addr_13"/></StgValue>
</operation>

<operation id="517" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_8:17  %buffer_id_V_addr_13 = getelementptr [340 x i1]* %buffer_id_V, i64 0, i64 %zext_ln321_355

]]></Node>
<StgValue><ssdm name="buffer_id_V_addr_13"/></StgValue>
</operation>

<operation id="518" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_8:19  %buffer_dest_V_addr_13 = getelementptr [340 x i1]* %buffer_dest_V, i64 0, i64 %zext_ln321_355

]]></Node>
<StgValue><ssdm name="buffer_dest_V_addr_13"/></StgValue>
</operation>

<operation id="519" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="13" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_8:21  %img_channel_V_addr_13 = getelementptr [5508 x i12]* %img_channel_V, i64 0, i64 %zext_ln321_355

]]></Node>
<StgValue><ssdm name="img_channel_V_addr_13"/></StgValue>
</operation>

<operation id="520" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="9">
<![CDATA[
hls_label_8:22  %buffer_data_V_load_5 = load i32* %buffer_data_V_addr_12, align 4

]]></Node>
<StgValue><ssdm name="buffer_data_V_load_5"/></StgValue>
</operation>

<operation id="521" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="32" op_1_bw="9" op_2_bw="32">
<![CDATA[
hls_label_8:23  store i32 %buffer_data_V_load_5, i32* %buffer_data_V_addr_13, align 4

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="522" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="4" op_0_bw="9">
<![CDATA[
hls_label_8:24  %buffer_keep_V_load_5 = load i4* %buffer_keep_V_addr_12, align 4

]]></Node>
<StgValue><ssdm name="buffer_keep_V_load_5"/></StgValue>
</operation>

<operation id="523" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="4" op_1_bw="9" op_2_bw="4">
<![CDATA[
hls_label_8:25  store i4 %buffer_keep_V_load_5, i4* %buffer_keep_V_addr_13, align 4

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="524" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="4" op_0_bw="9">
<![CDATA[
hls_label_8:26  %buffer_strb_V_load_5 = load i4* %buffer_strb_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="buffer_strb_V_load_5"/></StgValue>
</operation>

<operation id="525" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="4" op_1_bw="9" op_2_bw="4">
<![CDATA[
hls_label_8:27  store i4 %buffer_strb_V_load_5, i4* %buffer_strb_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="526" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="9">
<![CDATA[
hls_label_8:28  %buffer_user_V_load_5 = load i1* %buffer_user_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name="buffer_user_V_load_5"/></StgValue>
</operation>

<operation id="527" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="1" op_1_bw="9" op_2_bw="1">
<![CDATA[
hls_label_8:29  store i1 %buffer_user_V_load_5, i1* %buffer_user_V_addr_13, align 2

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="528" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="1" op_0_bw="9">
<![CDATA[
hls_label_8:30  %buffer_last_V_load_5 = load i1* %buffer_last_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="buffer_last_V_load_5"/></StgValue>
</operation>

<operation id="529" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="1" op_1_bw="9" op_2_bw="1">
<![CDATA[
hls_label_8:31  store i1 %buffer_last_V_load_5, i1* %buffer_last_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="530" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="1" op_0_bw="9">
<![CDATA[
hls_label_8:32  %buffer_id_V_load_5 = load i1* %buffer_id_V_addr_12, align 4

]]></Node>
<StgValue><ssdm name="buffer_id_V_load_5"/></StgValue>
</operation>

<operation id="531" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="1" op_1_bw="9" op_2_bw="1">
<![CDATA[
hls_label_8:33  store i1 %buffer_id_V_load_5, i1* %buffer_id_V_addr_13, align 4

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="532" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="1" op_0_bw="9">
<![CDATA[
hls_label_8:34  %buffer_dest_V_load_5 = load i1* %buffer_dest_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="buffer_dest_V_load_5"/></StgValue>
</operation>

<operation id="533" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="1" op_1_bw="9" op_2_bw="1">
<![CDATA[
hls_label_8:35  store i1 %buffer_dest_V_load_5, i1* %buffer_dest_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="534" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="12" op_0_bw="13">
<![CDATA[
hls_label_8:36  %img_channel_V_load_5 = load i12* %img_channel_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name="img_channel_V_load_5"/></StgValue>
</operation>

<operation id="535" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="12" op_1_bw="13" op_2_bw="12">
<![CDATA[
hls_label_8:37  store i12 %img_channel_V_load_5, i12* %img_channel_V_addr_13, align 2

]]></Node>
<StgValue><ssdm name="store_ln250"/></StgValue>
</operation>

<operation id="536" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_8:38  %empty_99 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str25, i32 %tmp_41)

]]></Node>
<StgValue><ssdm name="empty_99"/></StgValue>
</operation>

<operation id="537" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="0">
<![CDATA[
hls_label_8:39  br label %.preheader819

]]></Node>
<StgValue><ssdm name="br_ln246"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="538" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln244" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="0">
<![CDATA[
.loopexit820.loopexit:0  br label %.loopexit820

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="539" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit820:0  br i1 %icmp_ln220, label %.preheader817.preheader, label %.loopexit818

]]></Node>
<StgValue><ssdm name="br_ln254"/></StgValue>
</operation>

<operation id="540" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="0">
<![CDATA[
.preheader817.preheader:0  br label %.preheader817

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="541" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader817:0  %buffer_col21_0 = phi i7 [ %buffer_col_8, %hls_label_9 ], [ 0, %.preheader817.preheader ]

]]></Node>
<StgValue><ssdm name="buffer_col21_0"/></StgValue>
</operation>

<operation id="542" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader817:1  %icmp_ln256 = icmp eq i7 %buffer_col21_0, -60

]]></Node>
<StgValue><ssdm name="icmp_ln256"/></StgValue>
</operation>

<operation id="543" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader817:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 68, i64 68, i64 68)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="544" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader817:3  %buffer_col_8 = add i7 %buffer_col21_0, 1

]]></Node>
<StgValue><ssdm name="buffer_col_8"/></StgValue>
</operation>

<operation id="545" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader817:4  br i1 %icmp_ln256, label %.loopexit818.loopexit, label %hls_label_9

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="546" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="9" op_0_bw="7">
<![CDATA[
hls_label_9:2  %zext_ln321_356 = zext i7 %buffer_col21_0 to i9

]]></Node>
<StgValue><ssdm name="zext_ln321_356"/></StgValue>
</operation>

<operation id="547" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_9:3  %add_ln321_274 = add i9 %zext_ln321_356, 204

]]></Node>
<StgValue><ssdm name="add_ln321_274"/></StgValue>
</operation>

<operation id="548" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="64" op_0_bw="9">
<![CDATA[
hls_label_9:4  %zext_ln321_357 = zext i9 %add_ln321_274 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_357"/></StgValue>
</operation>

<operation id="549" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_9:5  %buffer_data_V_addr_14 = getelementptr [340 x i32]* %buffer_data_V, i64 0, i64 %zext_ln321_357

]]></Node>
<StgValue><ssdm name="buffer_data_V_addr_14"/></StgValue>
</operation>

<operation id="550" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="9" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_9:9  %buffer_keep_V_addr_14 = getelementptr [340 x i4]* %buffer_keep_V, i64 0, i64 %zext_ln321_357

]]></Node>
<StgValue><ssdm name="buffer_keep_V_addr_14"/></StgValue>
</operation>

<operation id="551" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="9" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_9:11  %buffer_strb_V_addr_14 = getelementptr [340 x i4]* %buffer_strb_V, i64 0, i64 %zext_ln321_357

]]></Node>
<StgValue><ssdm name="buffer_strb_V_addr_14"/></StgValue>
</operation>

<operation id="552" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_9:13  %buffer_user_V_addr_14 = getelementptr [340 x i1]* %buffer_user_V, i64 0, i64 %zext_ln321_357

]]></Node>
<StgValue><ssdm name="buffer_user_V_addr_14"/></StgValue>
</operation>

<operation id="553" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_9:15  %buffer_last_V_addr_14 = getelementptr [340 x i1]* %buffer_last_V, i64 0, i64 %zext_ln321_357

]]></Node>
<StgValue><ssdm name="buffer_last_V_addr_14"/></StgValue>
</operation>

<operation id="554" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_9:17  %buffer_id_V_addr_14 = getelementptr [340 x i1]* %buffer_id_V, i64 0, i64 %zext_ln321_357

]]></Node>
<StgValue><ssdm name="buffer_id_V_addr_14"/></StgValue>
</operation>

<operation id="555" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_9:19  %buffer_dest_V_addr_14 = getelementptr [340 x i1]* %buffer_dest_V, i64 0, i64 %zext_ln321_357

]]></Node>
<StgValue><ssdm name="buffer_dest_V_addr_14"/></StgValue>
</operation>

<operation id="556" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="13" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_9:21  %img_channel_V_addr_14 = getelementptr [5508 x i12]* %img_channel_V, i64 0, i64 %zext_ln321_357

]]></Node>
<StgValue><ssdm name="img_channel_V_addr_14"/></StgValue>
</operation>

<operation id="557" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="9">
<![CDATA[
hls_label_9:23  %buffer_data_V_load_6 = load i32* %buffer_data_V_addr_14, align 4

]]></Node>
<StgValue><ssdm name="buffer_data_V_load_6"/></StgValue>
</operation>

<operation id="558" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="4" op_0_bw="9">
<![CDATA[
hls_label_9:25  %buffer_keep_V_load_6 = load i4* %buffer_keep_V_addr_14, align 4

]]></Node>
<StgValue><ssdm name="buffer_keep_V_load_6"/></StgValue>
</operation>

<operation id="559" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="4" op_0_bw="9">
<![CDATA[
hls_label_9:27  %buffer_strb_V_load_6 = load i4* %buffer_strb_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="buffer_strb_V_load_6"/></StgValue>
</operation>

<operation id="560" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="9">
<![CDATA[
hls_label_9:29  %buffer_user_V_load_6 = load i1* %buffer_user_V_addr_14, align 2

]]></Node>
<StgValue><ssdm name="buffer_user_V_load_6"/></StgValue>
</operation>

<operation id="561" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="1" op_0_bw="9">
<![CDATA[
hls_label_9:31  %buffer_last_V_load_6 = load i1* %buffer_last_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="buffer_last_V_load_6"/></StgValue>
</operation>

<operation id="562" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="1" op_0_bw="9">
<![CDATA[
hls_label_9:33  %buffer_id_V_load_6 = load i1* %buffer_id_V_addr_14, align 4

]]></Node>
<StgValue><ssdm name="buffer_id_V_load_6"/></StgValue>
</operation>

<operation id="563" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="1" op_0_bw="9">
<![CDATA[
hls_label_9:35  %buffer_dest_V_load_6 = load i1* %buffer_dest_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="buffer_dest_V_load_6"/></StgValue>
</operation>

<operation id="564" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="12" op_0_bw="13">
<![CDATA[
hls_label_9:37  %img_channel_V_load_6 = load i12* %img_channel_V_addr_14, align 2

]]></Node>
<StgValue><ssdm name="img_channel_V_load_6"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="565" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_9:0  %tmp_42 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str26)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="566" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_9:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str17) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln258"/></StgValue>
</operation>

<operation id="567" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_9:6  %add_ln321_275 = add i9 %zext_ln321_356, -240

]]></Node>
<StgValue><ssdm name="add_ln321_275"/></StgValue>
</operation>

<operation id="568" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="9">
<![CDATA[
hls_label_9:7  %zext_ln321_358 = zext i9 %add_ln321_275 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_358"/></StgValue>
</operation>

<operation id="569" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_9:8  %buffer_data_V_addr_15 = getelementptr [340 x i32]* %buffer_data_V, i64 0, i64 %zext_ln321_358

]]></Node>
<StgValue><ssdm name="buffer_data_V_addr_15"/></StgValue>
</operation>

<operation id="570" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="9" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_9:10  %buffer_keep_V_addr_15 = getelementptr [340 x i4]* %buffer_keep_V, i64 0, i64 %zext_ln321_358

]]></Node>
<StgValue><ssdm name="buffer_keep_V_addr_15"/></StgValue>
</operation>

<operation id="571" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="9" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_9:12  %buffer_strb_V_addr_15 = getelementptr [340 x i4]* %buffer_strb_V, i64 0, i64 %zext_ln321_358

]]></Node>
<StgValue><ssdm name="buffer_strb_V_addr_15"/></StgValue>
</operation>

<operation id="572" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_9:14  %buffer_user_V_addr_15 = getelementptr [340 x i1]* %buffer_user_V, i64 0, i64 %zext_ln321_358

]]></Node>
<StgValue><ssdm name="buffer_user_V_addr_15"/></StgValue>
</operation>

<operation id="573" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_9:16  %buffer_last_V_addr_15 = getelementptr [340 x i1]* %buffer_last_V, i64 0, i64 %zext_ln321_358

]]></Node>
<StgValue><ssdm name="buffer_last_V_addr_15"/></StgValue>
</operation>

<operation id="574" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_9:18  %buffer_id_V_addr_15 = getelementptr [340 x i1]* %buffer_id_V, i64 0, i64 %zext_ln321_358

]]></Node>
<StgValue><ssdm name="buffer_id_V_addr_15"/></StgValue>
</operation>

<operation id="575" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_9:20  %buffer_dest_V_addr_15 = getelementptr [340 x i1]* %buffer_dest_V, i64 0, i64 %zext_ln321_358

]]></Node>
<StgValue><ssdm name="buffer_dest_V_addr_15"/></StgValue>
</operation>

<operation id="576" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="13" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_9:22  %img_channel_V_addr_15 = getelementptr [5508 x i12]* %img_channel_V, i64 0, i64 %zext_ln321_358

]]></Node>
<StgValue><ssdm name="img_channel_V_addr_15"/></StgValue>
</operation>

<operation id="577" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="9">
<![CDATA[
hls_label_9:23  %buffer_data_V_load_6 = load i32* %buffer_data_V_addr_14, align 4

]]></Node>
<StgValue><ssdm name="buffer_data_V_load_6"/></StgValue>
</operation>

<operation id="578" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
hls_label_9:24  store i32 %buffer_data_V_load_6, i32* %buffer_data_V_addr_15, align 4

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="579" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="4" op_0_bw="9">
<![CDATA[
hls_label_9:25  %buffer_keep_V_load_6 = load i4* %buffer_keep_V_addr_14, align 4

]]></Node>
<StgValue><ssdm name="buffer_keep_V_load_6"/></StgValue>
</operation>

<operation id="580" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="4" op_1_bw="9">
<![CDATA[
hls_label_9:26  store i4 %buffer_keep_V_load_6, i4* %buffer_keep_V_addr_15, align 4

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="581" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="4" op_0_bw="9">
<![CDATA[
hls_label_9:27  %buffer_strb_V_load_6 = load i4* %buffer_strb_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="buffer_strb_V_load_6"/></StgValue>
</operation>

<operation id="582" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="4" op_1_bw="9">
<![CDATA[
hls_label_9:28  store i4 %buffer_strb_V_load_6, i4* %buffer_strb_V_addr_15, align 1

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="583" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="9">
<![CDATA[
hls_label_9:29  %buffer_user_V_load_6 = load i1* %buffer_user_V_addr_14, align 2

]]></Node>
<StgValue><ssdm name="buffer_user_V_load_6"/></StgValue>
</operation>

<operation id="584" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="1" op_1_bw="9">
<![CDATA[
hls_label_9:30  store i1 %buffer_user_V_load_6, i1* %buffer_user_V_addr_15, align 2

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="585" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="1" op_0_bw="9">
<![CDATA[
hls_label_9:31  %buffer_last_V_load_6 = load i1* %buffer_last_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="buffer_last_V_load_6"/></StgValue>
</operation>

<operation id="586" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="1" op_1_bw="9">
<![CDATA[
hls_label_9:32  store i1 %buffer_last_V_load_6, i1* %buffer_last_V_addr_15, align 1

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="587" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="1" op_0_bw="9">
<![CDATA[
hls_label_9:33  %buffer_id_V_load_6 = load i1* %buffer_id_V_addr_14, align 4

]]></Node>
<StgValue><ssdm name="buffer_id_V_load_6"/></StgValue>
</operation>

<operation id="588" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="0" op_0_bw="1" op_1_bw="9">
<![CDATA[
hls_label_9:34  store i1 %buffer_id_V_load_6, i1* %buffer_id_V_addr_15, align 4

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="589" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="1" op_0_bw="9">
<![CDATA[
hls_label_9:35  %buffer_dest_V_load_6 = load i1* %buffer_dest_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="buffer_dest_V_load_6"/></StgValue>
</operation>

<operation id="590" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="0" op_0_bw="1" op_1_bw="9">
<![CDATA[
hls_label_9:36  store i1 %buffer_dest_V_load_6, i1* %buffer_dest_V_addr_15, align 1

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="591" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="12" op_0_bw="13">
<![CDATA[
hls_label_9:37  %img_channel_V_load_6 = load i12* %img_channel_V_addr_14, align 2

]]></Node>
<StgValue><ssdm name="img_channel_V_load_6"/></StgValue>
</operation>

<operation id="592" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="12" op_1_bw="13">
<![CDATA[
hls_label_9:38  store i12 %img_channel_V_load_6, i12* %img_channel_V_addr_15, align 2

]]></Node>
<StgValue><ssdm name="store_ln260"/></StgValue>
</operation>

<operation id="593" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_9:39  %empty_100 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str26, i32 %tmp_42)

]]></Node>
<StgValue><ssdm name="empty_100"/></StgValue>
</operation>

<operation id="594" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln256" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="0" op_0_bw="0">
<![CDATA[
hls_label_9:40  br label %.preheader817

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="595" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="0" op_0_bw="0">
<![CDATA[
.loopexit818.loopexit:0  br label %.loopexit818

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="596" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="5" op_0_bw="5" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
.loopexit818:0  %tmp_78 = call i5 @_ssdm_op_PartSelect.i5.i7.i32.i32(i7 %row_idx_0, i32 2, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="597" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit818:1  %icmp_ln264 = icmp eq i5 %tmp_78, 0

]]></Node>
<StgValue><ssdm name="icmp_ln264"/></StgValue>
</operation>

<operation id="598" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit818:2  br i1 %icmp_ln264, label %.loopexit, label %.preheader816.preheader

]]></Node>
<StgValue><ssdm name="br_ln264"/></StgValue>
</operation>

<operation id="599" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="0" op_0_bw="0">
<![CDATA[
.preheader816.preheader:0  br label %.preheader816

]]></Node>
<StgValue><ssdm name="br_ln266"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="600" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader816:0  %current_filter_0 = phi i6 [ %current_filter, %.preheader816.loopexit ], [ 0, %.preheader816.preheader ]

]]></Node>
<StgValue><ssdm name="current_filter_0"/></StgValue>
</operation>

<operation id="601" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader816:1  %icmp_ln266 = icmp eq i6 %current_filter_0, -8

]]></Node>
<StgValue><ssdm name="icmp_ln266"/></StgValue>
</operation>

<operation id="602" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader816:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 56, i64 56, i64 56)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="603" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader816:3  %current_filter = add i6 %current_filter_0, 1

]]></Node>
<StgValue><ssdm name="current_filter"/></StgValue>
</operation>

<operation id="604" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader816:4  br i1 %icmp_ln266, label %.loopexit.loopexit, label %.preheader815.preheader

]]></Node>
<StgValue><ssdm name="br_ln266"/></StgValue>
</operation>

<operation id="605" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="0"/>
<literal name="icmp_ln266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="64" op_0_bw="6">
<![CDATA[
.preheader815.preheader:0  %zext_ln273 = zext i6 %current_filter_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln273"/></StgValue>
</operation>

<operation id="606" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="0"/>
<literal name="icmp_ln266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="12" op_0_bw="6">
<![CDATA[
.preheader815.preheader:1  %zext_ln162 = zext i6 %current_filter_0 to i12

]]></Node>
<StgValue><ssdm name="zext_ln162"/></StgValue>
</operation>

<operation id="607" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="0"/>
<literal name="icmp_ln266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader815.preheader:2  %tmp_123 = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %current_filter_0, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="608" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="0"/>
<literal name="icmp_ln266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="13" op_0_bw="12">
<![CDATA[
.preheader815.preheader:3  %zext_ln270 = zext i12 %tmp_123 to i13

]]></Node>
<StgValue><ssdm name="zext_ln270"/></StgValue>
</operation>

<operation id="609" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="0"/>
<literal name="icmp_ln266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="0" op_0_bw="0">
<![CDATA[
.preheader815.preheader:4  br label %.preheader.0

]]></Node>
<StgValue><ssdm name="br_ln270"/></StgValue>
</operation>

<operation id="610" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="0"/>
<literal name="icmp_ln266" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="611" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="1"/>
</and_exp><and_exp><literal name="icmp_ln264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:0  br label %.preheader831

]]></Node>
<StgValue><ssdm name="br_ln178"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="612" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader.0:0  %filter_element_0_0 = phi i5 [ %add_ln270, %hls_label_10 ], [ 0, %.preheader815.preheader ]

]]></Node>
<StgValue><ssdm name="filter_element_0_0"/></StgValue>
</operation>

<operation id="613" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.0:1  %icmp_ln270 = icmp eq i5 %filter_element_0_0, -7

]]></Node>
<StgValue><ssdm name="icmp_ln270"/></StgValue>
</operation>

<operation id="614" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.0:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 25, i64 25, i64 25)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="615" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.0:3  %add_ln270 = add i5 %filter_element_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln270"/></StgValue>
</operation>

<operation id="616" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.0:4  br i1 %icmp_ln270, label %.preheader815.1, label %hls_label_10

]]></Node>
<StgValue><ssdm name="br_ln270"/></StgValue>
</operation>

<operation id="617" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln270" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="11" op_0_bw="11" op_1_bw="5" op_2_bw="6">
<![CDATA[
hls_label_10:3  %tmp_124 = call i11 @_ssdm_op_BitConcatenate.i11.i5.i6(i5 %filter_element_0_0, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="618" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln270" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="12" op_0_bw="11">
<![CDATA[
hls_label_10:4  %zext_ln203 = zext i11 %tmp_124 to i12

]]></Node>
<StgValue><ssdm name="zext_ln203"/></StgValue>
</operation>

<operation id="619" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln270" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
hls_label_10:5  %tmp_125 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %filter_element_0_0, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="620" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln270" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="12" op_0_bw="8">
<![CDATA[
hls_label_10:6  %zext_ln203_92 = zext i8 %tmp_125 to i12

]]></Node>
<StgValue><ssdm name="zext_ln203_92"/></StgValue>
</operation>

<operation id="621" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln270" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_10:7  %sub_ln203 = sub i12 %zext_ln203, %zext_ln203_92

]]></Node>
<StgValue><ssdm name="sub_ln203"/></StgValue>
</operation>

<operation id="622" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln270" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_10:8  %add_ln203_55 = add i12 %sub_ln203, %zext_ln162

]]></Node>
<StgValue><ssdm name="add_ln203_55"/></StgValue>
</operation>

<operation id="623" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln270" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="64" op_0_bw="12">
<![CDATA[
hls_label_10:9  %sext_ln203 = sext i12 %add_ln203_55 to i64

]]></Node>
<StgValue><ssdm name="sext_ln203"/></StgValue>
</operation>

<operation id="624" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln270" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="11" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_10:10  %weights_layer1_V_0_a = getelementptr [1400 x i6]* @weights_layer1_V_0, i64 0, i64 %sext_ln203

]]></Node>
<StgValue><ssdm name="weights_layer1_V_0_a"/></StgValue>
</operation>

<operation id="625" st_id="31" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln270" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="6" op_0_bw="11">
<![CDATA[
hls_label_10:11  %weights_layer1_V_0_l = load i6* %weights_layer1_V_0_a, align 1

]]></Node>
<StgValue><ssdm name="weights_layer1_V_0_l"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="626" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln270" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_10:0  %tmp_43 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str27)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="627" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln270" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_10:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str17) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln272"/></StgValue>
</operation>

<operation id="628" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln270" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="64" op_0_bw="5">
<![CDATA[
hls_label_10:2  %zext_ln273_1 = zext i5 %filter_element_0_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln273_1"/></StgValue>
</operation>

<operation id="629" st_id="32" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln270" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="6" op_0_bw="11">
<![CDATA[
hls_label_10:11  %weights_layer1_V_0_l = load i6* %weights_layer1_V_0_a, align 1

]]></Node>
<StgValue><ssdm name="weights_layer1_V_0_l"/></StgValue>
</operation>

<operation id="630" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln270" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_10:12  %subfilter_layer_V_ad = getelementptr [25 x i7]* %subfilter_layer_V, i64 0, i64 %zext_ln273_1

]]></Node>
<StgValue><ssdm name="subfilter_layer_V_ad"/></StgValue>
</operation>

<operation id="631" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln270" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="7" op_0_bw="6">
<![CDATA[
hls_label_10:13  %sext_ln203_12 = sext i6 %weights_layer1_V_0_l to i7

]]></Node>
<StgValue><ssdm name="sext_ln203_12"/></StgValue>
</operation>

<operation id="632" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln270" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="7" op_1_bw="5">
<![CDATA[
hls_label_10:14  store i7 %sext_ln203_12, i7* %subfilter_layer_V_ad, align 1

]]></Node>
<StgValue><ssdm name="store_ln273"/></StgValue>
</operation>

<operation id="633" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln270" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_10:15  %empty_101 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str27, i32 %tmp_43)

]]></Node>
<StgValue><ssdm name="empty_101"/></StgValue>
</operation>

<operation id="634" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln270" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="0">
<![CDATA[
hls_label_10:16  br label %.preheader.0

]]></Node>
<StgValue><ssdm name="br_ln270"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="635" st_id="33" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="7" op_3_bw="12">
<![CDATA[
.preheader815.1:0  call fastcc void @CORRELATE.2([5508 x i12]* %img_channel_V, [25 x i7]* %subfilter_layer_V, [64 x i12]* %correlate_img)

]]></Node>
<StgValue><ssdm name="call_ln276"/></StgValue>
</operation>

<operation id="636" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="6" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader815.1:1  %biases_layer1_V_addr = getelementptr [56 x i5]* @biases_layer1_V, i64 0, i64 %zext_ln273

]]></Node>
<StgValue><ssdm name="biases_layer1_V_addr"/></StgValue>
</operation>

<operation id="637" st_id="33" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="5" op_0_bw="6">
<![CDATA[
.preheader815.1:2  %p_Val2_35 = load i5* %biases_layer1_V_addr, align 1

]]></Node>
<StgValue><ssdm name="p_Val2_35"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="638" st_id="34" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="7" op_3_bw="12">
<![CDATA[
.preheader815.1:0  call fastcc void @CORRELATE.2([5508 x i12]* %img_channel_V, [25 x i7]* %subfilter_layer_V, [64 x i12]* %correlate_img)

]]></Node>
<StgValue><ssdm name="call_ln276"/></StgValue>
</operation>

<operation id="639" st_id="34" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="5" op_0_bw="6">
<![CDATA[
.preheader815.1:2  %p_Val2_35 = load i5* %biases_layer1_V_addr, align 1

]]></Node>
<StgValue><ssdm name="p_Val2_35"/></StgValue>
</operation>

<operation id="640" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="12" op_0_bw="5">
<![CDATA[
.preheader815.1:3  %sext_ln1265 = sext i5 %p_Val2_35 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1265"/></StgValue>
</operation>

<operation id="641" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="11" op_0_bw="5">
<![CDATA[
.preheader815.1:4  %sext_ln703 = sext i5 %p_Val2_35 to i11

]]></Node>
<StgValue><ssdm name="sext_ln703"/></StgValue>
</operation>

<operation id="642" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="0" op_0_bw="0">
<![CDATA[
.preheader815.1:5  br label %3

]]></Node>
<StgValue><ssdm name="br_ln277"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="643" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %k_0 = phi i7 [ 0, %.preheader815.1 ], [ %k, %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i ]

]]></Node>
<StgValue><ssdm name="k_0"/></StgValue>
</operation>

<operation id="644" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %icmp_ln277 = icmp eq i7 %k_0, -64

]]></Node>
<StgValue><ssdm name="icmp_ln277"/></StgValue>
</operation>

<operation id="645" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="646" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %k = add i7 %k_0, 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="647" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln277, label %.preheader816.loopexit, label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i

]]></Node>
<StgValue><ssdm name="br_ln277"/></StgValue>
</operation>

<operation id="648" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="64" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:0  %zext_ln279 = zext i7 %k_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln279"/></StgValue>
</operation>

<operation id="649" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="13" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:1  %zext_ln162_9 = zext i7 %k_0 to i13

]]></Node>
<StgValue><ssdm name="zext_ln162_9"/></StgValue>
</operation>

<operation id="650" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:2  %add_ln162 = add i13 %zext_ln162_9, %zext_ln270

]]></Node>
<StgValue><ssdm name="add_ln162"/></StgValue>
</operation>

<operation id="651" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="64" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:3  %zext_ln162_10 = zext i13 %add_ln162 to i64

]]></Node>
<StgValue><ssdm name="zext_ln162_10"/></StgValue>
</operation>

<operation id="652" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:4  %out_layer_valid_V_ad = getelementptr [3584 x i1]* %out_layer_valid_V, i64 0, i64 %zext_ln162_10

]]></Node>
<StgValue><ssdm name="out_layer_valid_V_ad"/></StgValue>
</operation>

<operation id="653" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:5  %correlate_img_addr = getelementptr [64 x i12]* %correlate_img, i64 0, i64 %zext_ln279

]]></Node>
<StgValue><ssdm name="correlate_img_addr"/></StgValue>
</operation>

<operation id="654" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:6  %p_Val2_34 = load i12* %correlate_img_addr, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_34"/></StgValue>
</operation>

<operation id="655" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="1" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:35  %tmp_valid_V = load i1* %out_layer_valid_V_ad, align 2

]]></Node>
<StgValue><ssdm name="tmp_valid_V"/></StgValue>
</operation>

<operation id="656" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="0" op_0_bw="0">
<![CDATA[
.preheader816.loopexit:0  br label %.preheader816

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="657" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:6  %p_Val2_34 = load i12* %correlate_img_addr, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_34"/></StgValue>
</operation>

<operation id="658" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="11" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:7  %trunc_ln703 = trunc i12 %p_Val2_34 to i11

]]></Node>
<StgValue><ssdm name="trunc_ln703"/></StgValue>
</operation>

<operation id="659" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:8  %aux_sum_V = add i12 %sext_ln1265, %p_Val2_34

]]></Node>
<StgValue><ssdm name="aux_sum_V"/></StgValue>
</operation>

<operation id="660" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:9  %add_ln203 = add i11 %sext_ln703, %trunc_ln703

]]></Node>
<StgValue><ssdm name="add_ln203"/></StgValue>
</operation>

<operation id="661" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:10  %icmp_ln1494 = icmp sgt i12 %aux_sum_V, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494"/></StgValue>
</operation>

<operation id="662" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:11  %tmp_79 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %aux_sum_V, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="663" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:12  %select_ln7 = select i1 %tmp_79, i12 %aux_sum_V, i12 0

]]></Node>
<StgValue><ssdm name="select_ln7"/></StgValue>
</operation>

<operation id="664" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:16  %select_ln14 = select i1 %icmp_ln1494, i11 %add_ln203, i11 0

]]></Node>
<StgValue><ssdm name="select_ln14"/></StgValue>
</operation>

<operation id="665" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:21  %add_ln282 = add i7 2, %k_0

]]></Node>
<StgValue><ssdm name="add_ln282"/></StgValue>
</operation>

<operation id="666" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="8" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:22  %zext_ln321_359 = zext i7 %add_ln282 to i8

]]></Node>
<StgValue><ssdm name="zext_ln321_359"/></StgValue>
</operation>

<operation id="667" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:23  %add_ln321_276 = add i8 -120, %zext_ln321_359

]]></Node>
<StgValue><ssdm name="add_ln321_276"/></StgValue>
</operation>

<operation id="668" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="64" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:24  %zext_ln321_360 = zext i8 %add_ln321_276 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_360"/></StgValue>
</operation>

<operation id="669" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="9" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:25  %buffer_keep_V_addr_16 = getelementptr [340 x i4]* %buffer_keep_V, i64 0, i64 %zext_ln321_360

]]></Node>
<StgValue><ssdm name="buffer_keep_V_addr_16"/></StgValue>
</operation>

<operation id="670" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:26  %buffer_user_V_addr_16 = getelementptr [340 x i1]* %buffer_user_V, i64 0, i64 %zext_ln321_360

]]></Node>
<StgValue><ssdm name="buffer_user_V_addr_16"/></StgValue>
</operation>

<operation id="671" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:27  %buffer_last_V_addr_16 = getelementptr [340 x i1]* %buffer_last_V, i64 0, i64 %zext_ln321_360

]]></Node>
<StgValue><ssdm name="buffer_last_V_addr_16"/></StgValue>
</operation>

<operation id="672" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:28  %buffer_id_V_addr_16 = getelementptr [340 x i1]* %buffer_id_V, i64 0, i64 %zext_ln321_360

]]></Node>
<StgValue><ssdm name="buffer_id_V_addr_16"/></StgValue>
</operation>

<operation id="673" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:29  %buffer_dest_V_addr_16 = getelementptr [340 x i1]* %buffer_dest_V, i64 0, i64 %zext_ln321_360

]]></Node>
<StgValue><ssdm name="buffer_dest_V_addr_16"/></StgValue>
</operation>

<operation id="674" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="4" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:30  %tmp_keep_V_17 = load i4* %buffer_keep_V_addr_16, align 4

]]></Node>
<StgValue><ssdm name="tmp_keep_V_17"/></StgValue>
</operation>

<operation id="675" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="1" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:31  %tmp_user_V_16 = load i1* %buffer_user_V_addr_16, align 2

]]></Node>
<StgValue><ssdm name="tmp_user_V_16"/></StgValue>
</operation>

<operation id="676" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="1" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:32  %tmp_last_V_17 = load i1* %buffer_last_V_addr_16, align 1

]]></Node>
<StgValue><ssdm name="tmp_last_V_17"/></StgValue>
</operation>

<operation id="677" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="1" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:33  %tmp_id_V_17 = load i1* %buffer_id_V_addr_16, align 4

]]></Node>
<StgValue><ssdm name="tmp_id_V_17"/></StgValue>
</operation>

<operation id="678" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="1" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:34  %tmp_dest_V_17 = load i1* %buffer_dest_V_addr_16, align 1

]]></Node>
<StgValue><ssdm name="tmp_dest_V_17"/></StgValue>
</operation>

<operation id="679" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="1" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:35  %tmp_valid_V = load i1* %out_layer_valid_V_ad, align 2

]]></Node>
<StgValue><ssdm name="tmp_valid_V"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="680" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="16" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:13  %sext_ln1192 = sext i12 %select_ln7 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1192"/></StgValue>
</operation>

<operation id="681" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="16" op_0_bw="16" op_1_bw="12" op_2_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:14  %p_shl = call i16 @_ssdm_op_BitConcatenate.i16.i12.i4(i12 %select_ln7, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="682" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:15  %sub_ln1192 = sub i16 %sext_ln1192, %p_shl

]]></Node>
<StgValue><ssdm name="sub_ln1192"/></StgValue>
</operation>

<operation id="683" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:17  %lhs_V = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %select_ln14, i4 0)

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="684" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="16" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:18  %zext_ln728 = zext i15 %lhs_V to i16

]]></Node>
<StgValue><ssdm name="zext_ln728"/></StgValue>
</operation>

<operation id="685" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:19  %ret_V = add i16 %zext_ln728, %sub_ln1192

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="686" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:20  %tmp_data_V = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %ret_V, i32 4, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_data_V"/></StgValue>
</operation>

<operation id="687" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="4" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:30  %tmp_keep_V_17 = load i4* %buffer_keep_V_addr_16, align 4

]]></Node>
<StgValue><ssdm name="tmp_keep_V_17"/></StgValue>
</operation>

<operation id="688" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="1" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:31  %tmp_user_V_16 = load i1* %buffer_user_V_addr_16, align 2

]]></Node>
<StgValue><ssdm name="tmp_user_V_16"/></StgValue>
</operation>

<operation id="689" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="1" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:32  %tmp_last_V_17 = load i1* %buffer_last_V_addr_16, align 1

]]></Node>
<StgValue><ssdm name="tmp_last_V_17"/></StgValue>
</operation>

<operation id="690" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="1" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:33  %tmp_id_V_17 = load i1* %buffer_id_V_addr_16, align 4

]]></Node>
<StgValue><ssdm name="tmp_id_V_17"/></StgValue>
</operation>

<operation id="691" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="1" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:34  %tmp_dest_V_17 = load i1* %buffer_dest_V_addr_16, align 1

]]></Node>
<StgValue><ssdm name="tmp_dest_V_17"/></StgValue>
</operation>

<operation id="692" st_id="37" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="12" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="12" op_10_bw="4" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:36  call void @_ssdm_op_Write.ap_fifo.volatile.i1P.i12P.i4P.i1P.i1P.i1P.i1P(i1* %corr1_out_V_valid_V, i12* %corr1_out_V_data_V, i4* %corr1_out_V_keep_V, i1* %corr1_out_V_user_V, i1* %corr1_out_V_last_V, i1* %corr1_out_V_id_V, i1* %corr1_out_V_dest_V, i1 %tmp_valid_V, i12 %tmp_data_V, i4 %tmp_keep_V_17, i1 %tmp_user_V_16, i1 %tmp_last_V_17, i1 %tmp_id_V_17, i1 %tmp_dest_V_17)

]]></Node>
<StgValue><ssdm name="write_ln287"/></StgValue>
</operation>

<operation id="693" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:37  br label %3

]]></Node>
<StgValue><ssdm name="br_ln277"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
