

================================================================
== Vitis HLS Report for 'funcD'
================================================================
* Date:           Tue Mar 19 12:47:57 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        lab4opt
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.165 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       13|       13|  0.130 us|  0.130 us|   13|   13|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop0   |       11|       11|         3|          1|          1|    10|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     73|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     54|    -|
|Register         |        -|   -|     49|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|     49|    127|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|     ~0|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln35_fu_83_p2                 |         +|   0|  0|  13|           4|           1|
    |add_ln37_fu_100_p2                |         +|   0|  0|  39|          32|          32|
    |ap_condition_111                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln35_fu_77_p2                |      icmp|   0|  0|  13|           4|           4|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  73|          44|          42|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    4|          8|
    |c3_blk_n                 |   9|          2|    1|          2|
    |c4_blk_n                 |   9|          2|    1|          2|
    |i_fu_40                  |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   12|         24|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln37_reg_126                  |  32|   0|   32|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_1_reg_117                       |   4|   0|    4|          0|
    |i_1_reg_117_pp0_iter1_reg         |   4|   0|    4|          0|
    |i_fu_40                           |   4|   0|    4|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  49|   0|   49|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|         funcD|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|         funcD|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|         funcD|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|         funcD|  return value|
|ap_continue        |   in|    1|  ap_ctrl_hs|         funcD|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|         funcD|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|         funcD|  return value|
|c3_dout            |   in|   32|     ap_fifo|            c3|       pointer|
|c3_num_data_valid  |   in|    5|     ap_fifo|            c3|       pointer|
|c3_fifo_cap        |   in|    5|     ap_fifo|            c3|       pointer|
|c3_empty_n         |   in|    1|     ap_fifo|            c3|       pointer|
|c3_read            |  out|    1|     ap_fifo|            c3|       pointer|
|c4_dout            |   in|   32|     ap_fifo|            c4|       pointer|
|c4_num_data_valid  |   in|    5|     ap_fifo|            c4|       pointer|
|c4_fifo_cap        |   in|    5|     ap_fifo|            c4|       pointer|
|c4_empty_n         |   in|    1|     ap_fifo|            c4|       pointer|
|c4_read            |  out|    1|     ap_fifo|            c4|       pointer|
|vecOut_address0    |  out|    4|   ap_memory|        vecOut|         array|
|vecOut_ce0         |  out|    1|   ap_memory|        vecOut|         array|
|vecOut_we0         |  out|    1|   ap_memory|        vecOut|         array|
|vecOut_d0          |  out|   32|   ap_memory|        vecOut|         array|
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.91>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../../../labs/Lab4/Lab4/functionDF.cpp:35]   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c4, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c3, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vecOut, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln35 = store i4 0, i4 %i" [../../../labs/Lab4/Lab4/functionDF.cpp:35]   --->   Operation 10 'store' 'store_ln35' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln35 = br void %for.inc" [../../../labs/Lab4/Lab4/functionDF.cpp:35]   --->   Operation 11 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i" [../../../labs/Lab4/Lab4/functionDF.cpp:35]   --->   Operation 12 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.73ns)   --->   "%icmp_ln35 = icmp_eq  i4 %i_1, i4 10" [../../../labs/Lab4/Lab4/functionDF.cpp:35]   --->   Operation 13 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (1.73ns)   --->   "%add_ln35 = add i4 %i_1, i4 1" [../../../labs/Lab4/Lab4/functionDF.cpp:35]   --->   Operation 14 'add' 'add_ln35' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %icmp_ln35, void %for.inc.split, void %for.end" [../../../labs/Lab4/Lab4/functionDF.cpp:35]   --->   Operation 15 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln35 = store i4 %add_ln35, i4 %i" [../../../labs/Lab4/Lab4/functionDF.cpp:35]   --->   Operation 16 'store' 'store_ln35' <Predicate = (!icmp_ln35)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.16>
ST_2 : Operation 17 [1/1] (3.61ns)   --->   "%c3_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %c3" [../../../labs/Lab4/Lab4/functionDF.cpp:37]   --->   Operation 17 'read' 'c3_read' <Predicate = true> <Delay = 3.61> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 10> <FIFO>
ST_2 : Operation 18 [1/1] (3.61ns)   --->   "%c4_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %c4" [../../../labs/Lab4/Lab4/functionDF.cpp:37]   --->   Operation 18 'read' 'c4_read' <Predicate = true> <Delay = 3.61> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 10> <FIFO>
ST_2 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node add_ln37)   --->   "%shl_ln37 = shl i32 %c4_read, i32 1" [../../../labs/Lab4/Lab4/functionDF.cpp:37]   --->   Operation 19 'shl' 'shl_ln37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln37 = add i32 %c3_read, i32 %shl_ln37" [../../../labs/Lab4/Lab4/functionDF.cpp:37]   --->   Operation 20 'add' 'add_ln37' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%ret_ln39 = ret" [../../../labs/Lab4/Lab4/functionDF.cpp:39]   --->   Operation 28 'ret' 'ret_ln39' <Predicate = (icmp_ln35)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i4 %i_1" [../../../labs/Lab4/Lab4/functionDF.cpp:35]   --->   Operation 21 'zext' 'zext_ln35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln35 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../../../labs/Lab4/Lab4/functionDF.cpp:35]   --->   Operation 22 'specpipeline' 'specpipeline_ln35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%speclooptripcount_ln35 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10" [../../../labs/Lab4/Lab4/functionDF.cpp:35]   --->   Operation 23 'speclooptripcount' 'speclooptripcount_ln35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln35 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [../../../labs/Lab4/Lab4/functionDF.cpp:35]   --->   Operation 24 'specloopname' 'specloopname_ln35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%vecOut_addr = getelementptr i32 %vecOut, i64 0, i64 %zext_ln35" [../../../labs/Lab4/Lab4/functionDF.cpp:37]   --->   Operation 25 'getelementptr' 'vecOut_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (2.32ns)   --->   "%store_ln37 = store i32 %add_ln37, i4 %vecOut_addr" [../../../labs/Lab4/Lab4/functionDF.cpp:37]   --->   Operation 26 'store' 'store_ln37' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln35 = br void %for.inc" [../../../labs/Lab4/Lab4/functionDF.cpp:35]   --->   Operation 27 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ c3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ c4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ vecOut]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 0100]
specinterface_ln0      (specinterface    ) [ 0000]
specinterface_ln0      (specinterface    ) [ 0000]
specinterface_ln0      (specinterface    ) [ 0000]
store_ln35             (store            ) [ 0000]
br_ln35                (br               ) [ 0000]
i_1                    (load             ) [ 0111]
icmp_ln35              (icmp             ) [ 0110]
add_ln35               (add              ) [ 0000]
br_ln35                (br               ) [ 0000]
store_ln35             (store            ) [ 0000]
c3_read                (read             ) [ 0000]
c4_read                (read             ) [ 0000]
shl_ln37               (shl              ) [ 0000]
add_ln37               (add              ) [ 0101]
zext_ln35              (zext             ) [ 0000]
specpipeline_ln35      (specpipeline     ) [ 0000]
speclooptripcount_ln35 (speclooptripcount) [ 0000]
specloopname_ln35      (specloopname     ) [ 0000]
vecOut_addr            (getelementptr    ) [ 0000]
store_ln37             (store            ) [ 0000]
br_ln35                (br               ) [ 0000]
ret_ln39               (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="c3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c3"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="c4">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c4"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="vecOut">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vecOut"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="i_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="c3_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="0"/>
<pin id="46" dir="0" index="1" bw="32" slack="0"/>
<pin id="47" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c3_read/2 "/>
</bind>
</comp>

<comp id="50" class="1004" name="c4_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c4_read/2 "/>
</bind>
</comp>

<comp id="56" class="1004" name="vecOut_addr_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="4" slack="0"/>
<pin id="60" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vecOut_addr/3 "/>
</bind>
</comp>

<comp id="63" class="1004" name="store_ln37_access_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="4" slack="0"/>
<pin id="65" dir="0" index="1" bw="32" slack="1"/>
<pin id="66" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="67" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/3 "/>
</bind>
</comp>

<comp id="69" class="1004" name="store_ln35_store_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="1" slack="0"/>
<pin id="71" dir="0" index="1" bw="4" slack="0"/>
<pin id="72" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="i_1_load_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="4" slack="0"/>
<pin id="76" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="icmp_ln35_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="4" slack="0"/>
<pin id="79" dir="0" index="1" bw="4" slack="0"/>
<pin id="80" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="add_ln35_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="4" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="store_ln35_store_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="4" slack="0"/>
<pin id="91" dir="0" index="1" bw="4" slack="0"/>
<pin id="92" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="shl_ln37_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln37/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="add_ln37_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="zext_ln35_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="4" slack="2"/>
<pin id="108" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/3 "/>
</bind>
</comp>

<comp id="110" class="1005" name="i_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="4" slack="0"/>
<pin id="112" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="117" class="1005" name="i_1_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="4" slack="2"/>
<pin id="119" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="122" class="1005" name="icmp_ln35_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="1"/>
<pin id="124" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln35 "/>
</bind>
</comp>

<comp id="126" class="1005" name="add_ln37_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="1"/>
<pin id="128" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln37 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="6" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="48"><net_src comp="26" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="0" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="26" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="2" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="61"><net_src comp="4" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="38" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="68"><net_src comp="56" pin="3"/><net_sink comp="63" pin=0"/></net>

<net id="73"><net_src comp="20" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="81"><net_src comp="74" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="82"><net_src comp="22" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="87"><net_src comp="74" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="88"><net_src comp="24" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="93"><net_src comp="83" pin="2"/><net_sink comp="89" pin=0"/></net>

<net id="98"><net_src comp="50" pin="2"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="44" pin="2"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="94" pin="2"/><net_sink comp="100" pin=1"/></net>

<net id="109"><net_src comp="106" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="113"><net_src comp="40" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="114"><net_src comp="110" pin="1"/><net_sink comp="69" pin=1"/></net>

<net id="115"><net_src comp="110" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="116"><net_src comp="110" pin="1"/><net_sink comp="89" pin=1"/></net>

<net id="120"><net_src comp="74" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="121"><net_src comp="117" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="125"><net_src comp="77" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="100" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="126" pin="1"/><net_sink comp="63" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: vecOut | {3 }
 - Input state : 
	Port: funcD : c3 | {2 }
	Port: funcD : c4 | {2 }
	Port: funcD : vecOut | {}
  - Chain level:
	State 1
		store_ln35 : 1
		i_1 : 1
		icmp_ln35 : 2
		add_ln35 : 2
		br_ln35 : 3
		store_ln35 : 3
	State 2
	State 3
		vecOut_addr : 1
		store_ln37 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|    add   |   add_ln35_fu_83   |    0    |    13   |
|          |   add_ln37_fu_100  |    0    |    39   |
|----------|--------------------|---------|---------|
|   icmp   |   icmp_ln35_fu_77  |    0    |    13   |
|----------|--------------------|---------|---------|
|   read   | c3_read_read_fu_44 |    0    |    0    |
|          | c4_read_read_fu_50 |    0    |    0    |
|----------|--------------------|---------|---------|
|    shl   |   shl_ln37_fu_94   |    0    |    0    |
|----------|--------------------|---------|---------|
|   zext   |  zext_ln35_fu_106  |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |    65   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
| add_ln37_reg_126|   32   |
|   i_1_reg_117   |    4   |
|    i_reg_110    |    4   |
|icmp_ln35_reg_122|    1   |
+-----------------+--------+
|      Total      |   41   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   65   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   41   |    -   |
+-----------+--------+--------+
|   Total   |   41   |   65   |
+-----------+--------+--------+
