WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2505309 heartbeat IPC: 3.992 cumulative IPC: 3.992 (Simulation time: 00 hr 00 min 18 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5010445 heartbeat IPC: 3.992 cumulative IPC: 3.992 (Simulation time: 00 hr 00 min 37 sec)
Warmup finished CPU 0 instructions: 25000003 cycles: 6262946 cumulative IPC: 3.992 (Simulation time: 00 hr 00 min 47 sec)
Warmup complete CPU 0 instructions: 25000003 cycles: 6262946 cumulative IPC: 3.992 (Simulation time: 00 hr 00 min 47 sec)
Heartbeat CPU 0 instructions: 30000001 cycles: 9673377 heartbeat IPC: 2.145 cumulative IPC: 1.466 (Simulation time: 00 hr 01 min 03 sec)
Heartbeat CPU 0 instructions: 40000000 cycles: 16484448 heartbeat IPC: 1.468 cumulative IPC: 1.467 (Simulation time: 00 hr 01 min 36 sec)
Heartbeat CPU 0 instructions: 50000002 cycles: 23350240 heartbeat IPC: 1.456 cumulative IPC: 1.463 (Simulation time: 00 hr 02 min 09 sec)
Heartbeat CPU 0 instructions: 60000002 cycles: 30198342 heartbeat IPC: 1.46 cumulative IPC: 1.462 (Simulation time: 00 hr 02 min 42 sec)
Heartbeat CPU 0 instructions: 70000000 cycles: 37068108 heartbeat IPC: 1.456 cumulative IPC: 1.461 (Simulation time: 00 hr 03 min 15 sec)
Heartbeat CPU 0 instructions: 80000003 cycles: 43892757 heartbeat IPC: 1.465 cumulative IPC: 1.462 (Simulation time: 00 hr 03 min 48 sec)
Heartbeat CPU 0 instructions: 90000002 cycles: 50674813 heartbeat IPC: 1.474 cumulative IPC: 1.464 (Simulation time: 00 hr 04 min 21 sec)
Heartbeat CPU 0 instructions: 100000000 cycles: 57512650 heartbeat IPC: 1.462 cumulative IPC: 1.463 (Simulation time: 00 hr 04 min 54 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_604.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000004 cycles: 64394923 heartbeat IPC: 1.453 cumulative IPC: 1.462 (Simulation time: 00 hr 05 min 27 sec)
Heartbeat CPU 0 instructions: 120000001 cycles: 71277866 heartbeat IPC: 1.453 cumulative IPC: 1.461 (Simulation time: 00 hr 06 min 01 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 68393724 cumulative IPC: 1.462 (Simulation time: 00 hr 06 min 17 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 68393724 cumulative IPC: 1.462 (Simulation time: 00 hr 06 min 17 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/compute_int/compute_int_604.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.462 instructions: 100000000 cycles: 68393724
CPU 0 Branch Prediction Accuracy: 83.04% MPKI: 27.52 Average ROB Occupancy at Mispredict: 11
Branch type MPKI
BRANCH_DIRECT_JUMP: 2e-05
BRANCH_INDIRECT: 4.33
BRANCH_CONDITIONAL: 23.2
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.00062
BRANCH_RETURN: 4e-05

LLC TOTAL        ACCESS:       1688 HIT:        484 MISS:       1204
LLC LOAD         ACCESS:       1088 HIT:        335 MISS:        753
LLC RFO          ACCESS:        429 HIT:         18 MISS:        411
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:        127 HIT:        127 MISS:          0
LLC TRANSLATION  ACCESS:         44 HIT:          4 MISS:         40
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 132.8 cycles
cpu0_DTLB TOTAL        ACCESS:   20561854 HIT:   20422697 MISS:     139157
cpu0_DTLB LOAD         ACCESS:   20561854 HIT:   20422697 MISS:     139157
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 4.617 cycles
cpu0_ITLB TOTAL        ACCESS:    3175111 HIT:    3174791 MISS:        320
cpu0_ITLB LOAD         ACCESS:    3175111 HIT:    3174791 MISS:        320
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 2.578 cycles
cpu0_L1D TOTAL        ACCESS:   25597393 HIT:   24901240 MISS:     696153
cpu0_L1D LOAD         ACCESS:   19885529 HIT:   19437102 MISS:     448427
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    5711657 HIT:    5464138 MISS:     247519
cpu0_L1D TRANSLATION  ACCESS:        207 HIT:          0 MISS:        207
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 4.026 cycles
cpu0_L1I TOTAL        ACCESS:    3549992 HIT:    3547132 MISS:       2860
cpu0_L1I LOAD         ACCESS:    3549992 HIT:    3547132 MISS:       2860
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 7.625 cycles
cpu0_L2C TOTAL        ACCESS:     433205 HIT:     431633 MISS:       1572
cpu0_L2C LOAD         ACCESS:     242386 HIT:     241298 MISS:       1088
cpu0_L2C RFO          ACCESS:      69177 HIT:      68748 MISS:        429
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     121435 HIT:     121424 MISS:         11
cpu0_L2C TRANSLATION  ACCESS:        207 HIT:        163 MISS:         44
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 122.3 cycles
cpu0_STLB TOTAL        ACCESS:      84564 HIT:      84357 MISS:        207
cpu0_STLB LOAD         ACCESS:      84564 HIT:      84357 MISS:        207
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 253.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        404
  ROW_BUFFER_MISS:        800
 AVG DBUS CONGESTED CYCLE: 3.649
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          0
  FULL:          0
