// Seed: 2674936203
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout uwire id_1;
  logic id_5;
  assign id_1 = -1;
  wire id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout tri1 id_4;
  output tri1 id_3;
  input wire id_2;
  output wire id_1;
  assign id_4 = -1'h0;
  assign id_3 = id_4;
  assign id_4 = -1;
  assign id_3 = -1;
  wire id_6;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_3,
      id_2
  );
  wire id_7;
  ;
endmodule
