
uart_328p.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000000a  00800100  000002d0  00000344  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000002d0  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .comment      00000030  00000000  00000000  0000034e  2**0
                  CONTENTS, READONLY
  3 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000380  2**2
                  CONTENTS, READONLY
  4 .debug_aranges 000000a0  00000000  00000000  000003c0  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   000018b2  00000000  00000000  00000460  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000ca8  00000000  00000000  00001d12  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   000010a9  00000000  00000000  000029ba  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000001b4  00000000  00000000  00003a64  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    0000ff58  00000000  00000000  00003c18  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000bba  00000000  00000000  00013b70  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000088  00000000  00000000  0001472a  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00003dcd  00000000  00000000  000147b2  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	33 c0       	rjmp	.+102    	; 0x68 <__ctors_end>
   2:	00 00       	nop
   4:	44 c0       	rjmp	.+136    	; 0x8e <__bad_interrupt>
   6:	00 00       	nop
   8:	42 c0       	rjmp	.+132    	; 0x8e <__bad_interrupt>
   a:	00 00       	nop
   c:	40 c0       	rjmp	.+128    	; 0x8e <__bad_interrupt>
   e:	00 00       	nop
  10:	3e c0       	rjmp	.+124    	; 0x8e <__bad_interrupt>
  12:	00 00       	nop
  14:	3c c0       	rjmp	.+120    	; 0x8e <__bad_interrupt>
  16:	00 00       	nop
  18:	3a c0       	rjmp	.+116    	; 0x8e <__bad_interrupt>
  1a:	00 00       	nop
  1c:	38 c0       	rjmp	.+112    	; 0x8e <__bad_interrupt>
  1e:	00 00       	nop
  20:	36 c0       	rjmp	.+108    	; 0x8e <__bad_interrupt>
  22:	00 00       	nop
  24:	34 c0       	rjmp	.+104    	; 0x8e <__bad_interrupt>
  26:	00 00       	nop
  28:	32 c0       	rjmp	.+100    	; 0x8e <__bad_interrupt>
  2a:	00 00       	nop
  2c:	30 c0       	rjmp	.+96     	; 0x8e <__bad_interrupt>
  2e:	00 00       	nop
  30:	2e c0       	rjmp	.+92     	; 0x8e <__bad_interrupt>
  32:	00 00       	nop
  34:	2c c0       	rjmp	.+88     	; 0x8e <__bad_interrupt>
  36:	00 00       	nop
  38:	2a c0       	rjmp	.+84     	; 0x8e <__bad_interrupt>
  3a:	00 00       	nop
  3c:	28 c0       	rjmp	.+80     	; 0x8e <__bad_interrupt>
  3e:	00 00       	nop
  40:	26 c0       	rjmp	.+76     	; 0x8e <__bad_interrupt>
  42:	00 00       	nop
  44:	24 c0       	rjmp	.+72     	; 0x8e <__bad_interrupt>
  46:	00 00       	nop
  48:	22 c0       	rjmp	.+68     	; 0x8e <__bad_interrupt>
  4a:	00 00       	nop
  4c:	20 c0       	rjmp	.+64     	; 0x8e <__bad_interrupt>
  4e:	00 00       	nop
  50:	1e c0       	rjmp	.+60     	; 0x8e <__bad_interrupt>
  52:	00 00       	nop
  54:	1c c0       	rjmp	.+56     	; 0x8e <__bad_interrupt>
  56:	00 00       	nop
  58:	1a c0       	rjmp	.+52     	; 0x8e <__bad_interrupt>
  5a:	00 00       	nop
  5c:	18 c0       	rjmp	.+48     	; 0x8e <__bad_interrupt>
  5e:	00 00       	nop
  60:	16 c0       	rjmp	.+44     	; 0x8e <__bad_interrupt>
  62:	00 00       	nop
  64:	14 c0       	rjmp	.+40     	; 0x8e <__bad_interrupt>
	...

00000068 <__ctors_end>:
  68:	11 24       	eor	r1, r1
  6a:	1f be       	out	0x3f, r1	; 63
  6c:	cf ef       	ldi	r28, 0xFF	; 255
  6e:	d8 e0       	ldi	r29, 0x08	; 8
  70:	de bf       	out	0x3e, r29	; 62
  72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
  74:	11 e0       	ldi	r17, 0x01	; 1
  76:	a0 e0       	ldi	r26, 0x00	; 0
  78:	b1 e0       	ldi	r27, 0x01	; 1
  7a:	e0 ed       	ldi	r30, 0xD0	; 208
  7c:	f2 e0       	ldi	r31, 0x02	; 2
  7e:	02 c0       	rjmp	.+4      	; 0x84 <__do_copy_data+0x10>
  80:	05 90       	lpm	r0, Z+
  82:	0d 92       	st	X+, r0
  84:	aa 30       	cpi	r26, 0x0A	; 10
  86:	b1 07       	cpc	r27, r17
  88:	d9 f7       	brne	.-10     	; 0x80 <__do_copy_data+0xc>
  8a:	02 d0       	rcall	.+4      	; 0x90 <main>
  8c:	1f c1       	rjmp	.+574    	; 0x2cc <_exit>

0000008e <__bad_interrupt>:
  8e:	b8 cf       	rjmp	.-144    	; 0x0 <__vectors>

00000090 <main>:
		enum ioport_direction dir)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
  90:	25 9a       	sbi	0x04, 5	; 4
		base_add->PORTDATA
			= (base_add->PORTDATA  | arch_ioport_pin_to_mask
					(pin));
	} else {
		base_add->PORTDATA
			= (base_add->PORTDATA  & (~arch_ioport_pin_to_mask
  92:	2d 98       	cbi	0x05, 5	; 5
int main(void)
{
	ioport_init();
	ioport_set_pin_dir(MY_LED, IOPORT_DIR_OUTPUT);
	ioport_set_pin_low(MY_LED);
	usart_init_rs232(&USART0, &USART_OPTIONS);
  94:	60 e0       	ldi	r22, 0x00	; 0
  96:	71 e0       	ldi	r23, 0x01	; 1
  98:	80 ec       	ldi	r24, 0xC0	; 192
  9a:	90 e0       	ldi	r25, 0x00	; 0
  9c:	b3 d0       	rcall	.+358    	; 0x204 <usart_init_rs232>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
  9e:	2f ef       	ldi	r18, 0xFF	; 255
  a0:	33 ed       	ldi	r19, 0xD3	; 211
  a2:	80 e3       	ldi	r24, 0x30	; 48
  a4:	21 50       	subi	r18, 0x01	; 1
  a6:	30 40       	sbci	r19, 0x00	; 0
  a8:	80 40       	sbci	r24, 0x00	; 0
  aa:	e1 f7       	brne	.-8      	; 0xa4 <main+0x14>
  ac:	00 c0       	rjmp	.+0      	; 0xae <main+0x1e>
  ae:	00 00       	nop
 * \param usart The USART module.
 * \param txdata The data to be transmitted.
 */
static inline void usart_put(USART_t *usart, uint8_t txdata)
{
	(usart)->UDR = txdata;
  b0:	e0 ec       	ldi	r30, 0xC0	; 192
  b2:	f0 e0       	ldi	r31, 0x00	; 0
  b4:	87 e0       	ldi	r24, 0x07	; 7
  b6:	91 e0       	ldi	r25, 0x01	; 1
  b8:	2d 98       	cbi	0x05, 5	; 5
  ba:	9f ef       	ldi	r25, 0xFF	; 255
  bc:	23 ed       	ldi	r18, 0xD3	; 211
  be:	30 e3       	ldi	r19, 0x30	; 48
  c0:	91 50       	subi	r25, 0x01	; 1
  c2:	20 40       	sbci	r18, 0x00	; 0
  c4:	30 40       	sbci	r19, 0x00	; 0
  c6:	e1 f7       	brne	.-8      	; 0xc0 <main+0x30>
  c8:	00 c0       	rjmp	.+0      	; 0xca <main+0x3a>
  ca:	00 00       	nop
  cc:	86 83       	std	Z+6, r24	; 0x06
{
	PORT_t *base_add = arch_ioport_port_to_base(pin >> 3);

	if (level) {
		base_add->PORTDATA
			= (base_add->PORTDATA  | arch_ioport_pin_to_mask
  ce:	2d 9a       	sbi	0x05, 5	; 5
  d0:	9f ef       	ldi	r25, 0xFF	; 255
  d2:	23 ed       	ldi	r18, 0xD3	; 211
  d4:	30 e3       	ldi	r19, 0x30	; 48
  d6:	91 50       	subi	r25, 0x01	; 1
  d8:	20 40       	sbci	r18, 0x00	; 0
  da:	30 40       	sbci	r19, 0x00	; 0
  dc:	e1 f7       	brne	.-8      	; 0xd6 <main+0x46>
  de:	00 c0       	rjmp	.+0      	; 0xe0 <main+0x50>
  e0:	00 00       	nop
  e2:	ea cf       	rjmp	.-44     	; 0xb8 <main+0x28>

000000e4 <sysclk_enable_module>:
 * \param port ID of the port to which the module is connected (one of
 * the \c power_red_id *definitions).
 * \param id The ID (bitmask) of the peripheral module to be enabled.
 */
void sysclk_enable_module(enum power_red_id port, uint8_t id)
{
  e4:	cf 93       	push	r28
  e6:	df 93       	push	r29
  e8:	1f 92       	push	r1
  ea:	cd b7       	in	r28, 0x3d	; 61
  ec:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
  ee:	9f b7       	in	r25, 0x3f	; 63
  f0:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
  f2:	f8 94       	cli
	return flags;
  f4:	99 81       	ldd	r25, Y+1	; 0x01
#if !MEGA_UNSPECIFIED && !MEGA_XX
	uint8_t *reg = (uint8_t *)&(POWER_REG_ADD);
	irqflags_t flags = cpu_irq_save();

	if (port < NUMBER_OF_POWER_REG) {
  f6:	81 11       	cpse	r24, r1
  f8:	06 c0       	rjmp	.+12     	; 0x106 <sysclk_enable_module+0x22>
		*(reg + port)  &= ~id;
  fa:	e4 e6       	ldi	r30, 0x64	; 100
  fc:	f0 e0       	ldi	r31, 0x00	; 0
  fe:	60 95       	com	r22
 100:	80 81       	ld	r24, Z
 102:	68 23       	and	r22, r24
 104:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
 106:	9f bf       	out	0x3f, r25	; 63
	}
	cpu_irq_restore(flags);
#endif
}
 108:	0f 90       	pop	r0
 10a:	df 91       	pop	r29
 10c:	cf 91       	pop	r28
 10e:	08 95       	ret

00000110 <usart_set_baudrate>:
 * \retval true if the hardware supports the baud rate
 * \retval false if the hardware does not support the baud rate (i.e. it's
 *               either too high or too low.)
 */
bool usart_set_baudrate(USART_t *usart, uint32_t baud, uint32_t cpu_hz)
{
 110:	8f 92       	push	r8
 112:	9f 92       	push	r9
 114:	af 92       	push	r10
 116:	bf 92       	push	r11
 118:	cf 92       	push	r12
 11a:	df 92       	push	r13
 11c:	ef 92       	push	r14
 11e:	ff 92       	push	r15
 120:	0f 93       	push	r16
 122:	1f 93       	push	r17
 124:	cf 93       	push	r28
 126:	df 93       	push	r29
 128:	ec 01       	movw	r28, r24
 12a:	6a 01       	movw	r12, r20
 12c:	7b 01       	movw	r14, r22

	/*
	 * Check if the hardware supports the given baud rate
	 */
	/* 8 =  8 * (0 + 1) = (UBRRn_min + 1) */
	max_rate = cpu_hz / 8;
 12e:	b9 01       	movw	r22, r18
 130:	a8 01       	movw	r20, r16
 132:	68 94       	set
 134:	12 f8       	bld	r1, 2
 136:	76 95       	lsr	r23
 138:	67 95       	ror	r22
 13a:	57 95       	ror	r21
 13c:	47 95       	ror	r20
 13e:	16 94       	lsr	r1
 140:	d1 f7       	brne	.-12     	; 0x136 <usart_set_baudrate+0x26>
	/* 524288 =  8 * (65535 + 1)  =  8 *(UBRRn_max+1) */
	min_rate = cpu_hz / 524288;
 142:	d9 01       	movw	r26, r18
 144:	c8 01       	movw	r24, r16
 146:	07 2e       	mov	r0, r23
 148:	73 e1       	ldi	r23, 0x13	; 19
 14a:	b6 95       	lsr	r27
 14c:	a7 95       	ror	r26
 14e:	97 95       	ror	r25
 150:	87 95       	ror	r24
 152:	7a 95       	dec	r23
 154:	d1 f7       	brne	.-12     	; 0x14a <usart_set_baudrate+0x3a>
 156:	70 2d       	mov	r23, r0

	if (usart->UCSRnA & USART_U2X_bm) {
 158:	e8 81       	ld	r30, Y
 15a:	e1 ff       	sbrs	r30, 1
 15c:	0b c0       	rjmp	.+22     	; 0x174 <usart_set_baudrate+0x64>
		max_rate /= 2;
 15e:	4a 01       	movw	r8, r20
 160:	5b 01       	movw	r10, r22
 162:	b6 94       	lsr	r11
 164:	a7 94       	ror	r10
 166:	97 94       	ror	r9
 168:	87 94       	ror	r8
		min_rate /= 2;
 16a:	b6 95       	lsr	r27
 16c:	a7 95       	ror	r26
 16e:	97 95       	ror	r25
 170:	87 95       	ror	r24
 172:	02 c0       	rjmp	.+4      	; 0x178 <usart_set_baudrate+0x68>

	/*
	 * Check if the hardware supports the given baud rate
	 */
	/* 8 =  8 * (0 + 1) = (UBRRn_min + 1) */
	max_rate = cpu_hz / 8;
 174:	4a 01       	movw	r8, r20
 176:	5b 01       	movw	r10, r22
	if (usart->UCSRnA & USART_U2X_bm) {
		max_rate /= 2;
		min_rate /= 2;
	}

	if ((baud > max_rate) || (baud < min_rate)) {
 178:	8c 14       	cp	r8, r12
 17a:	9d 04       	cpc	r9, r13
 17c:	ae 04       	cpc	r10, r14
 17e:	bf 04       	cpc	r11, r15
 180:	88 f1       	brcs	.+98     	; 0x1e4 <usart_set_baudrate+0xd4>
 182:	c8 16       	cp	r12, r24
 184:	d9 06       	cpc	r13, r25
 186:	ea 06       	cpc	r14, r26
 188:	fb 06       	cpc	r15, r27
 18a:	70 f1       	brcs	.+92     	; 0x1e8 <usart_set_baudrate+0xd8>
		return false;
	}

	/* Check if double speed is enabled. */
	if (usart->UCSRnA & USART_U2X_bm) {
 18c:	88 81       	ld	r24, Y
 18e:	81 ff       	sbrs	r24, 1
 190:	0f c0       	rjmp	.+30     	; 0x1b0 <usart_set_baudrate+0xa0>
		baud *= 2;
 192:	cc 0c       	add	r12, r12
 194:	dd 1c       	adc	r13, r13
 196:	ee 1c       	adc	r14, r14
 198:	ff 1c       	adc	r15, r15
		ubrr = (uint32_t)(cpu_hz / 8 / baud) - 1;
 19a:	cb 01       	movw	r24, r22
 19c:	ba 01       	movw	r22, r20
 19e:	a7 01       	movw	r20, r14
 1a0:	96 01       	movw	r18, r12
 1a2:	72 d0       	rcall	.+228    	; 0x288 <__udivmodsi4>
 1a4:	da 01       	movw	r26, r20
 1a6:	c9 01       	movw	r24, r18
 1a8:	01 97       	sbiw	r24, 0x01	; 1
 1aa:	a1 09       	sbc	r26, r1
 1ac:	b1 09       	sbc	r27, r1
 1ae:	12 c0       	rjmp	.+36     	; 0x1d4 <usart_set_baudrate+0xc4>
	} else {
		ubrr = (uint32_t)(cpu_hz / 16 / baud) - 1;
 1b0:	c9 01       	movw	r24, r18
 1b2:	b8 01       	movw	r22, r16
 1b4:	68 94       	set
 1b6:	13 f8       	bld	r1, 3
 1b8:	96 95       	lsr	r25
 1ba:	87 95       	ror	r24
 1bc:	77 95       	ror	r23
 1be:	67 95       	ror	r22
 1c0:	16 94       	lsr	r1
 1c2:	d1 f7       	brne	.-12     	; 0x1b8 <usart_set_baudrate+0xa8>
 1c4:	a7 01       	movw	r20, r14
 1c6:	96 01       	movw	r18, r12
 1c8:	5f d0       	rcall	.+190    	; 0x288 <__udivmodsi4>
 1ca:	da 01       	movw	r26, r20
 1cc:	c9 01       	movw	r24, r18
 1ce:	01 97       	sbiw	r24, 0x01	; 1
 1d0:	a1 09       	sbc	r26, r1
 1d2:	b1 09       	sbc	r27, r1
	}

	usart->UBRR = ubrr;
 1d4:	9d 83       	std	Y+5, r25	; 0x05
 1d6:	8c 83       	std	Y+4, r24	; 0x04
	
	//igor
	usart->UBRR = 0x067;
 1d8:	87 e6       	ldi	r24, 0x67	; 103
 1da:	90 e0       	ldi	r25, 0x00	; 0
 1dc:	9d 83       	std	Y+5, r25	; 0x05
 1de:	8c 83       	std	Y+4, r24	; 0x04
	//igor
	return true;
 1e0:	81 e0       	ldi	r24, 0x01	; 1
 1e2:	03 c0       	rjmp	.+6      	; 0x1ea <usart_set_baudrate+0xda>
		max_rate /= 2;
		min_rate /= 2;
	}

	if ((baud > max_rate) || (baud < min_rate)) {
		return false;
 1e4:	80 e0       	ldi	r24, 0x00	; 0
 1e6:	01 c0       	rjmp	.+2      	; 0x1ea <usart_set_baudrate+0xda>
 1e8:	80 e0       	ldi	r24, 0x00	; 0
	
	//igor
	usart->UBRR = 0x067;
	//igor
	return true;
}
 1ea:	df 91       	pop	r29
 1ec:	cf 91       	pop	r28
 1ee:	1f 91       	pop	r17
 1f0:	0f 91       	pop	r16
 1f2:	ff 90       	pop	r15
 1f4:	ef 90       	pop	r14
 1f6:	df 90       	pop	r13
 1f8:	cf 90       	pop	r12
 1fa:	bf 90       	pop	r11
 1fc:	af 90       	pop	r10
 1fe:	9f 90       	pop	r9
 200:	8f 90       	pop	r8
 202:	08 95       	ret

00000204 <usart_init_rs232>:
 *
 * \retval true if the initialization was successful
 * \retval false if the initialization failed (error in baud rate calculation)
 */
bool usart_init_rs232(USART_t *usart, const usart_rs232_options_t *opt)
{
 204:	0f 93       	push	r16
 206:	1f 93       	push	r17
 208:	cf 93       	push	r28
 20a:	df 93       	push	r29
 20c:	ec 01       	movw	r28, r24
 20e:	8b 01       	movw	r16, r22
 * \brief usart Pointer to an USART module.
 */
static inline void usart_enable_module_clock(USART_t *usart)
{
#ifdef USART0
	if ((uintptr_t)usart == (uintptr_t)&UCSR0A) {
 210:	80 3c       	cpi	r24, 0xC0	; 192
 212:	91 05       	cpc	r25, r1
 214:	19 f4       	brne	.+6      	; 0x21c <usart_init_rs232+0x18>
		sysclk_enable_module(POWER_RED_REG0, PRUSART0_bm); //0x01
 216:	62 e0       	ldi	r22, 0x02	; 2
 218:	80 e0       	ldi	r24, 0x00	; 0
 21a:	64 df       	rcall	.-312    	; 0xe4 <sysclk_enable_module>
 * - 0x2        : IrDA mode.
 * - 0x3        : Master SPI mode.
 */
static inline void usart_set_mode(USART_t *usart, USART_CMODE_t usartmode)
{
	(usart)->UCSRnC = ((usart)->UCSRnC & (~USART_UMSEL01_gm)) | usartmode; //usart0c&0011 1111
 21c:	8a 81       	ldd	r24, Y+2	; 0x02
 21e:	8f 73       	andi	r24, 0x3F	; 63
 220:	8a 83       	std	Y+2, r24	; 0x02
bool usart_init_rs232(USART_t *usart, const usart_rs232_options_t *opt)
{
	bool result;
	usart_enable_module_clock(usart);
	usart_set_mode(usart, USART_CMODE_ASYNCHRONOUS_gc);
	usart_format_set(usart, opt->charlength, opt->paritytype,
 222:	f8 01       	movw	r30, r16
 224:	26 81       	ldd	r18, Z+6	; 0x06
 226:	35 81       	ldd	r19, Z+5	; 0x05
 228:	84 81       	ldd	r24, Z+4	; 0x04
 *  \param twoStopBits Enable two stop bit mode. Use bool type.
 */
static inline void usart_format_set(USART_t *usart, USART_CHSIZE_t charSize,
		USART_PMODE_t parityMode, bool twoStopBits)
{
	(usart)->UCSRnC = ((usart)->UCSRnC & (~USART_CHSIZE01C_gm)) | ((charSize & 0x03) << USART_CHSIZE01C_gp); //ucsr0c&1111 1001|0000 0110
 22a:	9a 81       	ldd	r25, Y+2	; 0x02
 22c:	48 2f       	mov	r20, r24
 22e:	43 70       	andi	r20, 0x03	; 3
 230:	44 0f       	add	r20, r20
 232:	99 7f       	andi	r25, 0xF9	; 249
 234:	94 2b       	or	r25, r20
 236:	9a 83       	std	Y+2, r25	; 0x02
		
	(usart)->UCSRnB = ((usart)->UCSRnB & (~USART_CHSIZE2_bm)) | ((charSize & 0x04) << USART_CHSIZE2_bp); //ucsr0b&1111 1011
 238:	99 81       	ldd	r25, Y+1	; 0x01
 23a:	84 70       	andi	r24, 0x04	; 4
 23c:	88 0f       	add	r24, r24
 23e:	88 0f       	add	r24, r24
 240:	9b 7f       	andi	r25, 0xFB	; 251
 242:	89 2b       	or	r24, r25
 244:	89 83       	std	Y+1, r24	; 0x01

	(usart)->UCSRnC = ((usart)->UCSRnC & (~USART_PMODE_gm)) | parityMode; //ucsr0c&1100 1111 
 246:	8a 81       	ldd	r24, Y+2	; 0x02
 248:	8f 7c       	andi	r24, 0xCF	; 207
 24a:	83 2b       	or	r24, r19
 24c:	8a 83       	std	Y+2, r24	; 0x02

	(usart)->UCSRnC = ((usart)->UCSRnC & (~USART_STOPB_bm)) | (twoStopBits << USART_STOPB_bp); //ucsr0c&1111 0111 -1-stop bit
 24e:	8a 81       	ldd	r24, Y+2	; 0x02
 250:	92 2f       	mov	r25, r18
 252:	99 0f       	add	r25, r25
 254:	99 0f       	add	r25, r25
 256:	99 0f       	add	r25, r25
 258:	87 7f       	andi	r24, 0xF7	; 247
 25a:	89 2b       	or	r24, r25
 25c:	8a 83       	std	Y+2, r24	; 0x02
			opt->stopbits);
	result = usart_set_baudrate(usart, opt->baudrate,
 25e:	40 81       	ld	r20, Z
 260:	51 81       	ldd	r21, Z+1	; 0x01
 262:	62 81       	ldd	r22, Z+2	; 0x02
 264:	73 81       	ldd	r23, Z+3	; 0x03
 266:	00 e4       	ldi	r16, 0x40	; 64
 268:	12 e4       	ldi	r17, 0x42	; 66
 26a:	2f e0       	ldi	r18, 0x0F	; 15
 26c:	30 e0       	ldi	r19, 0x00	; 0
 26e:	ce 01       	movw	r24, r28
 270:	4f df       	rcall	.-354    	; 0x110 <usart_set_baudrate>
 *
 * \param usart Pointer to the USART module.
 */
static inline void usart_tx_enable(USART_t *usart)
{
	(usart)->UCSRnB |= USART_TXEN_bm;
 272:	99 81       	ldd	r25, Y+1	; 0x01
 274:	98 60       	ori	r25, 0x08	; 8
 276:	99 83       	std	Y+1, r25	; 0x01
 *
 * \param usart Pointer to the USART module
 */
static inline void usart_rx_enable(USART_t *usart)
{
	(usart)->UCSRnB |= USART_RXEN_bm;
 278:	99 81       	ldd	r25, Y+1	; 0x01
 27a:	90 61       	ori	r25, 0x10	; 16
 27c:	99 83       	std	Y+1, r25	; 0x01
			sysclk_get_source_clock_hz());
	usart_tx_enable(usart);
	usart_rx_enable(usart);
	return result;
}
 27e:	df 91       	pop	r29
 280:	cf 91       	pop	r28
 282:	1f 91       	pop	r17
 284:	0f 91       	pop	r16
 286:	08 95       	ret

00000288 <__udivmodsi4>:
 288:	a1 e2       	ldi	r26, 0x21	; 33
 28a:	1a 2e       	mov	r1, r26
 28c:	aa 1b       	sub	r26, r26
 28e:	bb 1b       	sub	r27, r27
 290:	fd 01       	movw	r30, r26
 292:	0d c0       	rjmp	.+26     	; 0x2ae <__udivmodsi4_ep>

00000294 <__udivmodsi4_loop>:
 294:	aa 1f       	adc	r26, r26
 296:	bb 1f       	adc	r27, r27
 298:	ee 1f       	adc	r30, r30
 29a:	ff 1f       	adc	r31, r31
 29c:	a2 17       	cp	r26, r18
 29e:	b3 07       	cpc	r27, r19
 2a0:	e4 07       	cpc	r30, r20
 2a2:	f5 07       	cpc	r31, r21
 2a4:	20 f0       	brcs	.+8      	; 0x2ae <__udivmodsi4_ep>
 2a6:	a2 1b       	sub	r26, r18
 2a8:	b3 0b       	sbc	r27, r19
 2aa:	e4 0b       	sbc	r30, r20
 2ac:	f5 0b       	sbc	r31, r21

000002ae <__udivmodsi4_ep>:
 2ae:	66 1f       	adc	r22, r22
 2b0:	77 1f       	adc	r23, r23
 2b2:	88 1f       	adc	r24, r24
 2b4:	99 1f       	adc	r25, r25
 2b6:	1a 94       	dec	r1
 2b8:	69 f7       	brne	.-38     	; 0x294 <__udivmodsi4_loop>
 2ba:	60 95       	com	r22
 2bc:	70 95       	com	r23
 2be:	80 95       	com	r24
 2c0:	90 95       	com	r25
 2c2:	9b 01       	movw	r18, r22
 2c4:	ac 01       	movw	r20, r24
 2c6:	bd 01       	movw	r22, r26
 2c8:	cf 01       	movw	r24, r30
 2ca:	08 95       	ret

000002cc <_exit>:
 2cc:	f8 94       	cli

000002ce <__stop_program>:
 2ce:	ff cf       	rjmp	.-2      	; 0x2ce <__stop_program>
