# This file provides name mapping information for all objects
# on the schematic design.  It provides a mapping for each
# object between its name on the schematic and its name in the netlist.
version 1.0

Cell PMOS4
   Pin D D
   Pin G G
   Pin S S
   Pin B B
End Cell

Cell NMOS4
   Pin D D
   Pin G G
   Pin S S
   Pin B B
End Cell

Cell EXC
   Pin OUT OUT
   Pin GND GND
   Pin IN1 IN1
   Pin IN2 IN2
   Pin VDD VDD
   Net N$32 N$32
   Net VDD VDD
   Net IN2 IN2
   Net IN1 IN1
   Net GND GND
   Net OUT OUT
   Inst MP4 MP4 PMOS4
   Inst MN4 MN4 NMOS4
   Inst MN2 MN2 NMOS4
   Inst MP2 MP2 PMOS4
   Inst MN1 MN1 NMOS4
   Inst MP1 MP1 PMOS4
End Cell

Cell XOR
   Pin OUT OUT
   Pin GND GND
   Pin IN1 IN1
   Pin IN2 IN2
   Pin VDD VDD
   Net N$47 N$47
   Net N$59 N$59
   Net N$24 N$24
   Net N$2 N$2
   Net N$22 N$22
   Net N$7 N$7
   Net N$31 N$31
   Net IN2 IN2
   Net IN1 IN1
   Net GND GND
   Net VDD VDD
   Net OUT OUT
   Inst MN7 MN7 NMOS4
   Inst MP7 MP7 PMOS4
   Inst MP6 MP6 PMOS4
   Inst MN6 MN6 NMOS4
   Inst MP5 MP5 PMOS4
   Inst MN5 MN5 NMOS4
   Inst MN1 MN1 NMOS4
   Inst MN4 MN4 NMOS4
   Inst MN3 MN3 NMOS4
   Inst MN2 MN2 NMOS4
   Inst MP4 MP4 PMOS4
   Inst MP3 MP3 PMOS4
   Inst MP2 MP2 PMOS4
   Inst MP1 MP1 PMOS4
End Cell

Cell #top#
   Pin OUT1 OUT1
   Pin OUT2 OUT2
   Pin GND GND
   Pin IN1 IN1
   Pin IN2 IN2
   Pin VDD VDD
   Net OUT2 OUT2
   Net VDD VDD
   Net OUT1 OUT1
   Net IN1 IN1
   Net IN2 IN2
   Net GND GND
   Inst EXC1 X_EXC1 EXC
   Inst EXC2 X_EXC2 XOR
End Cell

