// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module reduce32 (
        ap_ready,
        a,
        ap_return
);


output   ap_ready;
input  [31:0] a;
output  [24:0] ap_return;

wire   [22:0] t_fu_20_p1;
wire   [8:0] tmp_fu_28_p4;
wire   [21:0] tmp_s_fu_42_p3;
wire   [23:0] t_cast_fu_24_p1;
wire   [23:0] a_assign_cast_fu_38_p1;
wire   [23:0] tmp_26_fu_54_p2;
wire   [24:0] tmp_cast_fu_50_p1;
wire  signed [24:0] tmp_35_cast_fu_60_p1;

assign a_assign_cast_fu_38_p1 = tmp_fu_28_p4;

assign ap_ready = 1'b1;

assign ap_return = ($signed(tmp_cast_fu_50_p1) + $signed(tmp_35_cast_fu_60_p1));

assign t_cast_fu_24_p1 = t_fu_20_p1;

assign t_fu_20_p1 = a[22:0];

assign tmp_26_fu_54_p2 = (t_cast_fu_24_p1 - a_assign_cast_fu_38_p1);

assign tmp_35_cast_fu_60_p1 = $signed(tmp_26_fu_54_p2);

assign tmp_cast_fu_50_p1 = tmp_s_fu_42_p3;

assign tmp_fu_28_p4 = {{a[31:23]}};

assign tmp_s_fu_42_p3 = {{tmp_fu_28_p4}, {13'd0}};

endmodule //reduce32
