Protel Design System Design Rule Check
PCB File : C:\Users\Nick Mah\Documents\GitHub\Altium-Designs\CPRacing Designs\Analog CAN Module\SG_CAN_Board 2018\SG_CAN_Board.PcbDoc
Date     : 12/22/2018
Time     : 10:48:48 PM

Processing Rule : Clearance Constraint (Gap=10mil) (InNetClass('All Nets')),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=5mil) (Max=150mil) (Preferred=15mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=15mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=10mil) (Max=247mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Arc (600.353mil,2972.637mil) on Bottom Overlay And Pad D5-1(586.573mil,2923.425mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.244mil < 10mil) Between Pad C10_U_ThermoAmp2-1(4795mil,7623.425mil) on Top Layer And Text "TP39_U_ThermoAmp2" (4130mil,7648.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C10_U_ThermoAmp2-1(4795mil,7623.425mil) on Top Layer And Track (4767.441mil,7594.882mil)(4767.441mil,7705.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C10_U_ThermoAmp2-1(4795mil,7623.425mil) on Top Layer And Track (4767.441mil,7594.882mil)(4779.252mil,7594.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C10_U_ThermoAmp2-1(4795mil,7623.425mil) on Top Layer And Track (4767.441mil,7650mil)(4822.559mil,7650mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C10_U_ThermoAmp2-1(4795mil,7623.425mil) on Top Layer And Track (4810.748mil,7594.882mil)(4822.559mil,7594.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C10_U_ThermoAmp2-1(4795mil,7623.425mil) on Top Layer And Track (4822.559mil,7594.882mil)(4822.559mil,7705.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C11_U_ThermoAmp1-1(1733.425mil,328.425mil) on Top Layer And Text "TP41_U_ThermoAmp1" (1185mil,293.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.741mil < 10mil) Between Pad C11_U_ThermoAmp1-1(1733.425mil,328.425mil) on Top Layer And Text "U5_U_ThermoAmp1" (1610mil,308.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.741mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C11_U_ThermoAmp1-1(1733.425mil,328.425mil) on Top Layer And Track (1704.882mil,300.866mil)(1704.882mil,312.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C11_U_ThermoAmp1-1(1733.425mil,328.425mil) on Top Layer And Track (1704.882mil,300.866mil)(1815.118mil,300.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C11_U_ThermoAmp1-1(1733.425mil,328.425mil) on Top Layer And Track (1704.882mil,344.173mil)(1704.882mil,355.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C11_U_ThermoAmp1-1(1733.425mil,328.425mil) on Top Layer And Track (1704.882mil,355.984mil)(1815.118mil,355.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C11_U_ThermoAmp1-1(1733.425mil,328.425mil) on Top Layer And Track (1760mil,300.866mil)(1760mil,355.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C11_U_ThermoAmp1-2(1786.575mil,328.425mil) on Top Layer And Text "TP41_U_ThermoAmp1" (1185mil,293.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C11_U_ThermoAmp1-2(1786.575mil,328.425mil) on Top Layer And Text "U5_U_ThermoAmp1" (1610mil,308.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C11_U_ThermoAmp1-2(1786.575mil,328.425mil) on Top Layer And Track (1704.882mil,300.866mil)(1815.118mil,300.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C11_U_ThermoAmp1-2(1786.575mil,328.425mil) on Top Layer And Track (1704.882mil,355.984mil)(1815.118mil,355.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C11_U_ThermoAmp1-2(1786.575mil,328.425mil) on Top Layer And Track (1760mil,300.866mil)(1760mil,355.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C11_U_ThermoAmp1-2(1786.575mil,328.425mil) on Top Layer And Track (1815.118mil,300.866mil)(1815.118mil,312.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C11_U_ThermoAmp1-2(1786.575mil,328.425mil) on Top Layer And Track (1815.118mil,344.173mil)(1815.118mil,355.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C11_U_ThermoAmp2-1(4963.425mil,7755mil) on Top Layer And Text "TP41_U_ThermoAmp2" (4415mil,7720mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.741mil < 10mil) Between Pad C11_U_ThermoAmp2-1(4963.425mil,7755mil) on Top Layer And Text "U5_U_ThermoAmp2" (4840mil,7735mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.741mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C11_U_ThermoAmp2-1(4963.425mil,7755mil) on Top Layer And Track (4934.882mil,7727.441mil)(4934.882mil,7739.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C11_U_ThermoAmp2-1(4963.425mil,7755mil) on Top Layer And Track (4934.882mil,7727.441mil)(5045.118mil,7727.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C11_U_ThermoAmp2-1(4963.425mil,7755mil) on Top Layer And Track (4934.882mil,7770.748mil)(4934.882mil,7782.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C11_U_ThermoAmp2-1(4963.425mil,7755mil) on Top Layer And Track (4934.882mil,7782.559mil)(5045.118mil,7782.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C11_U_ThermoAmp2-1(4963.425mil,7755mil) on Top Layer And Track (4990mil,7727.441mil)(4990mil,7782.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C11_U_ThermoAmp2-2(5016.575mil,7755mil) on Top Layer And Text "TP41_U_ThermoAmp2" (4415mil,7720mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C11_U_ThermoAmp2-2(5016.575mil,7755mil) on Top Layer And Text "U5_U_ThermoAmp2" (4840mil,7735mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C11_U_ThermoAmp2-2(5016.575mil,7755mil) on Top Layer And Track (4934.882mil,7727.441mil)(5045.118mil,7727.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C11_U_ThermoAmp2-2(5016.575mil,7755mil) on Top Layer And Track (4934.882mil,7782.559mil)(5045.118mil,7782.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C11_U_ThermoAmp2-2(5016.575mil,7755mil) on Top Layer And Track (4990mil,7727.441mil)(4990mil,7782.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C11_U_ThermoAmp2-2(5016.575mil,7755mil) on Top Layer And Track (5045.118mil,7727.441mil)(5045.118mil,7739.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C11_U_ThermoAmp2-2(5016.575mil,7755mil) on Top Layer And Track (5045.118mil,7770.748mil)(5045.118mil,7782.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C12_U_ThermoAmp1-1(1738.425mil,103.425mil) on Top Layer And Track (1709.882mil,119.173mil)(1709.882mil,130.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C12_U_ThermoAmp1-1(1738.425mil,103.425mil) on Top Layer And Track (1709.882mil,130.984mil)(1820.118mil,130.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C12_U_ThermoAmp1-1(1738.425mil,103.425mil) on Top Layer And Track (1709.882mil,75.866mil)(1709.882mil,87.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C12_U_ThermoAmp1-1(1738.425mil,103.425mil) on Top Layer And Track (1709.882mil,75.866mil)(1820.118mil,75.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C12_U_ThermoAmp1-1(1738.425mil,103.425mil) on Top Layer And Track (1765mil,75.866mil)(1765mil,130.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C12_U_ThermoAmp1-2(1791.575mil,103.425mil) on Top Layer And Track (1709.882mil,130.984mil)(1820.118mil,130.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C12_U_ThermoAmp1-2(1791.575mil,103.425mil) on Top Layer And Track (1709.882mil,75.866mil)(1820.118mil,75.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C12_U_ThermoAmp1-2(1791.575mil,103.425mil) on Top Layer And Track (1765mil,75.866mil)(1765mil,130.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C12_U_ThermoAmp1-2(1791.575mil,103.425mil) on Top Layer And Track (1820.118mil,119.173mil)(1820.118mil,130.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C12_U_ThermoAmp1-2(1791.575mil,103.425mil) on Top Layer And Track (1820.118mil,75.866mil)(1820.118mil,87.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C13-1(5013.425mil,3120mil) on Top Layer And Track (4984.882mil,3092.441mil)(4984.882mil,3104.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C13-1(5013.425mil,3120mil) on Top Layer And Track (4984.882mil,3092.441mil)(5095.118mil,3092.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C13-1(5013.425mil,3120mil) on Top Layer And Track (4984.882mil,3135.748mil)(4984.882mil,3147.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C13-1(5013.425mil,3120mil) on Top Layer And Track (4984.882mil,3147.559mil)(5095.118mil,3147.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C13-1(5013.425mil,3120mil) on Top Layer And Track (5040mil,3092.441mil)(5040mil,3147.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C13-2(5066.575mil,3120mil) on Top Layer And Track (4984.882mil,3092.441mil)(5095.118mil,3092.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C13-2(5066.575mil,3120mil) on Top Layer And Track (4984.882mil,3147.559mil)(5095.118mil,3147.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C13-2(5066.575mil,3120mil) on Top Layer And Track (5040mil,3092.441mil)(5040mil,3147.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C13-2(5066.575mil,3120mil) on Top Layer And Track (5095.118mil,3092.441mil)(5095.118mil,3104.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C13-2(5066.575mil,3120mil) on Top Layer And Track (5095.118mil,3135.748mil)(5095.118mil,3147.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C14-1(5055mil,5701.85mil) on Top Layer And Track (5027.441mil,5673.307mil)(5027.441mil,5783.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C14-1(5055mil,5701.85mil) on Top Layer And Track (5027.441mil,5673.307mil)(5039.252mil,5673.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C14-1(5055mil,5701.85mil) on Top Layer And Track (5027.441mil,5728.425mil)(5082.559mil,5728.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C14-1(5055mil,5701.85mil) on Top Layer And Track (5070.748mil,5673.307mil)(5082.559mil,5673.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C14-1(5055mil,5701.85mil) on Top Layer And Track (5082.559mil,5673.307mil)(5082.559mil,5783.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C14-2(5055mil,5755mil) on Top Layer And Track (5027.441mil,5673.307mil)(5027.441mil,5783.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C14-2(5055mil,5755mil) on Top Layer And Track (5027.441mil,5728.425mil)(5082.559mil,5728.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C14-2(5055mil,5755mil) on Top Layer And Track (5027.441mil,5783.543mil)(5039.252mil,5783.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C14-2(5055mil,5755mil) on Top Layer And Track (5070.748mil,5783.543mil)(5082.559mil,5783.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C14-2(5055mil,5755mil) on Top Layer And Track (5082.559mil,5673.307mil)(5082.559mil,5783.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C16-2(6586.575mil,1373.582mil) on Top Layer And Track (6559.016mil,1402.126mil)(6570.827mil,1402.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C20-1(7590mil,869.008mil) on Top Layer And Track (7562.441mil,840.465mil)(7562.441mil,950.701mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C20-1(7590mil,869.008mil) on Top Layer And Track (7562.441mil,840.465mil)(7574.252mil,840.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C20-1(7590mil,869.008mil) on Top Layer And Track (7562.441mil,895.583mil)(7617.559mil,895.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C20-1(7590mil,869.008mil) on Top Layer And Track (7605.748mil,840.465mil)(7617.559mil,840.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C20-1(7590mil,869.008mil) on Top Layer And Track (7617.559mil,840.465mil)(7617.559mil,950.701mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C20-2(7590mil,922.157mil) on Top Layer And Track (7562.441mil,840.465mil)(7562.441mil,950.701mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C20-2(7590mil,922.157mil) on Top Layer And Track (7562.441mil,895.583mil)(7617.559mil,895.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C20-2(7590mil,922.157mil) on Top Layer And Track (7562.441mil,950.701mil)(7574.252mil,950.701mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C20-2(7590mil,922.157mil) on Top Layer And Track (7605.748mil,950.701mil)(7617.559mil,950.701mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C20-2(7590mil,922.157mil) on Top Layer And Track (7617.559mil,840.465mil)(7617.559mil,950.701mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C21-1(7977.837mil,1202.086mil) on Top Layer And Track (7942.404mil,1166.653mil)(7942.404mil,1300.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C21-1(7977.837mil,1202.086mil) on Top Layer And Track (7942.404mil,1166.653mil)(7958.152mil,1166.653mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 10mil) Between Pad C21-1(7977.837mil,1202.086mil) on Top Layer And Track (7942.404mil,1233.583mil)(8013.27mil,1233.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C21-1(7977.837mil,1202.086mil) on Top Layer And Track (7997.522mil,1166.653mil)(8013.27mil,1166.653mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C21-1(7977.837mil,1202.086mil) on Top Layer And Track (8013.27mil,1166.653mil)(8013.27mil,1300.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C21-2(7977.837mil,1265.079mil) on Top Layer And Track (7942.404mil,1166.653mil)(7942.404mil,1300.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 10mil) Between Pad C21-2(7977.837mil,1265.079mil) on Top Layer And Track (7942.404mil,1233.583mil)(8013.27mil,1233.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C21-2(7977.837mil,1265.079mil) on Top Layer And Track (7942.404mil,1300.512mil)(7958.152mil,1300.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C21-2(7977.837mil,1265.079mil) on Top Layer And Track (7997.522mil,1300.512mil)(8013.27mil,1300.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C21-2(7977.837mil,1265.079mil) on Top Layer And Track (8013.27mil,1166.653mil)(8013.27mil,1300.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C22-1(8337.283mil,1284.764mil) on Bottom Layer And Track (8301.85mil,1186.339mil)(8301.85mil,1320.197mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 10mil) Between Pad C22-1(8337.283mil,1284.764mil) on Bottom Layer And Track (8301.85mil,1253.268mil)(8372.717mil,1253.268mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C22-1(8337.283mil,1284.764mil) on Bottom Layer And Track (8301.85mil,1320.197mil)(8317.598mil,1320.197mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C22-1(8337.283mil,1284.764mil) on Bottom Layer And Track (8356.968mil,1320.197mil)(8372.717mil,1320.197mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C22-1(8337.283mil,1284.764mil) on Bottom Layer And Track (8372.717mil,1186.339mil)(8372.717mil,1320.197mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C25_SG_Amp1-1(1568.365mil,2166.773mil) on Bottom Layer And Text "R17_SG_Amp1" (1558.32mil,2088.621mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C25_SG_Amp1-1(1568.365mil,2166.773mil) on Bottom Layer And Track (1540.806mil,2138.23mil)(1540.806mil,2248.466mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C25_SG_Amp1-1(1568.365mil,2166.773mil) on Bottom Layer And Track (1540.806mil,2138.23mil)(1552.617mil,2138.23mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C25_SG_Amp1-1(1568.365mil,2166.773mil) on Bottom Layer And Track (1540.806mil,2193.348mil)(1595.924mil,2193.348mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.924mil < 10mil) Between Pad C25_SG_Amp1-1(1568.365mil,2166.773mil) on Bottom Layer And Track (1553.879mil,2128.621mil)(1553.879mil,2136.18mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.924mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.924mil < 10mil) Between Pad C25_SG_Amp1-1(1568.365mil,2166.773mil) on Bottom Layer And Track (1553.879mil,2136.18mil)(1653.879mil,2136.18mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.924mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C25_SG_Amp1-1(1568.365mil,2166.773mil) on Bottom Layer And Track (1584.113mil,2138.23mil)(1595.924mil,2138.23mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C25_SG_Amp1-1(1568.365mil,2166.773mil) on Bottom Layer And Track (1595.924mil,2138.23mil)(1595.924mil,2248.466mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.331mil < 10mil) Between Pad C25_SG_Amp1-1(1568.365mil,2166.773mil) on Bottom Layer And Track (1600.334mil,2143.345mil)(1600.334mil,2243.345mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C25_SG_Amp3-2(1568.365mil,1783.789mil) on Bottom Layer And Track (1540.806mil,1702.096mil)(1540.806mil,1812.332mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C25_SG_Amp3-2(1568.365mil,1783.789mil) on Bottom Layer And Track (1540.806mil,1757.214mil)(1595.924mil,1757.214mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C25_SG_Amp3-2(1568.365mil,1783.789mil) on Bottom Layer And Track (1540.806mil,1812.332mil)(1552.617mil,1812.332mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C25_SG_Amp3-2(1568.365mil,1783.789mil) on Bottom Layer And Track (1584.113mil,1812.332mil)(1595.924mil,1812.332mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C25_SG_Amp3-2(1568.365mil,1783.789mil) on Bottom Layer And Track (1595.924mil,1702.096mil)(1595.924mil,1812.332mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.331mil < 10mil) Between Pad C25_SG_Amp3-2(1568.365mil,1783.789mil) on Bottom Layer And Track (1600.334mil,1707.211mil)(1600.334mil,1807.211mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C25_SG_Amp4-1(1568.365mil,1508.859mil) on Bottom Layer And Text "R21_SG_Amp4" (1558.32mil,1430.707mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C25_SG_Amp4-1(1568.365mil,1508.859mil) on Bottom Layer And Track (1540.806mil,1480.316mil)(1540.806mil,1590.552mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C25_SG_Amp4-1(1568.365mil,1508.859mil) on Bottom Layer And Track (1540.806mil,1480.316mil)(1552.617mil,1480.316mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C25_SG_Amp4-1(1568.365mil,1508.859mil) on Bottom Layer And Track (1540.806mil,1535.434mil)(1595.924mil,1535.434mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.924mil < 10mil) Between Pad C25_SG_Amp4-1(1568.365mil,1508.859mil) on Bottom Layer And Track (1553.879mil,1470.707mil)(1553.879mil,1478.266mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.924mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.924mil < 10mil) Between Pad C25_SG_Amp4-1(1568.365mil,1508.859mil) on Bottom Layer And Track (1553.879mil,1478.266mil)(1653.879mil,1478.266mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.924mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C25_SG_Amp4-1(1568.365mil,1508.859mil) on Bottom Layer And Track (1584.113mil,1480.316mil)(1595.924mil,1480.316mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C25_SG_Amp4-1(1568.365mil,1508.859mil) on Bottom Layer And Track (1595.924mil,1480.316mil)(1595.924mil,1590.552mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.331mil < 10mil) Between Pad C25_SG_Amp4-1(1568.365mil,1508.859mil) on Bottom Layer And Track (1600.334mil,1485.431mil)(1600.334mil,1585.431mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C25_SG_Amp6-1(1570.297mil,1068.859mil) on Bottom Layer And Text "R21_SG_Amp6" (1550.254mil,990.707mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C25_SG_Amp6-1(1570.297mil,1068.859mil) on Bottom Layer And Track (1542.738mil,1040.316mil)(1542.738mil,1150.552mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C25_SG_Amp6-1(1570.297mil,1068.859mil) on Bottom Layer And Track (1542.738mil,1040.316mil)(1554.549mil,1040.316mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C25_SG_Amp6-1(1570.297mil,1068.859mil) on Bottom Layer And Track (1542.738mil,1095.434mil)(1597.856mil,1095.434mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.924mil < 10mil) Between Pad C25_SG_Amp6-1(1570.297mil,1068.859mil) on Bottom Layer And Track (1555.81mil,1030.707mil)(1555.81mil,1038.266mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.924mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.924mil < 10mil) Between Pad C25_SG_Amp6-1(1570.297mil,1068.859mil) on Bottom Layer And Track (1555.81mil,1038.266mil)(1655.81mil,1038.266mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.924mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C25_SG_Amp6-1(1570.297mil,1068.859mil) on Bottom Layer And Track (1586.045mil,1040.316mil)(1597.856mil,1040.316mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C25_SG_Amp6-1(1570.297mil,1068.859mil) on Bottom Layer And Track (1597.856mil,1040.316mil)(1597.856mil,1150.552mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.331mil < 10mil) Between Pad C25_SG_Amp6-1(1570.297mil,1068.859mil) on Bottom Layer And Track (1602.265mil,1045.431mil)(1602.265mil,1145.431mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C25_SG_Amp6-2(1570.297mil,1122.009mil) on Bottom Layer And Track (1542.738mil,1040.316mil)(1542.738mil,1150.552mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C25_SG_Amp6-2(1570.297mil,1122.009mil) on Bottom Layer And Track (1542.738mil,1095.434mil)(1597.856mil,1095.434mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C25_SG_Amp6-2(1570.297mil,1122.009mil) on Bottom Layer And Track (1542.738mil,1150.552mil)(1554.549mil,1150.552mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C25_SG_Amp6-2(1570.297mil,1122.009mil) on Bottom Layer And Track (1586.045mil,1150.552mil)(1597.856mil,1150.552mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C25_SG_Amp6-2(1570.297mil,1122.009mil) on Bottom Layer And Track (1597.856mil,1040.316mil)(1597.856mil,1150.552mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.331mil < 10mil) Between Pad C25_SG_Amp6-2(1570.297mil,1122.009mil) on Bottom Layer And Track (1602.265mil,1045.431mil)(1602.265mil,1145.431mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.364mil < 10mil) Between Pad C25_SG_Amp8-1(1570mil,630.639mil) on Bottom Layer And Text "R21_SG_Amp8" (1539.961mil,552.486mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.364mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C25_SG_Amp8-1(1570mil,630.639mil) on Bottom Layer And Track (1542.441mil,602.096mil)(1542.441mil,712.332mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C25_SG_Amp8-1(1570mil,630.639mil) on Bottom Layer And Track (1542.441mil,602.096mil)(1554.252mil,602.096mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C25_SG_Amp8-1(1570mil,630.639mil) on Bottom Layer And Track (1542.441mil,657.214mil)(1597.56mil,657.214mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.924mil < 10mil) Between Pad C25_SG_Amp8-1(1570mil,630.639mil) on Bottom Layer And Track (1555.514mil,592.486mil)(1555.514mil,600.046mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.924mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.924mil < 10mil) Between Pad C25_SG_Amp8-1(1570mil,630.639mil) on Bottom Layer And Track (1555.514mil,600.046mil)(1655.514mil,600.046mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.924mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C25_SG_Amp8-1(1570mil,630.639mil) on Bottom Layer And Track (1585.748mil,602.096mil)(1597.56mil,602.096mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C25_SG_Amp8-1(1570mil,630.639mil) on Bottom Layer And Track (1597.56mil,602.096mil)(1597.56mil,712.332mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.331mil < 10mil) Between Pad C25_SG_Amp8-1(1570mil,630.639mil) on Bottom Layer And Track (1601.969mil,607.211mil)(1601.969mil,707.211mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C25_SG_Amp8-2(1570mil,683.789mil) on Bottom Layer And Track (1542.441mil,602.096mil)(1542.441mil,712.332mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C25_SG_Amp8-2(1570mil,683.789mil) on Bottom Layer And Track (1542.441mil,657.214mil)(1597.56mil,657.214mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C25_SG_Amp8-2(1570mil,683.789mil) on Bottom Layer And Track (1542.441mil,712.332mil)(1554.252mil,712.332mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C25_SG_Amp8-2(1570mil,683.789mil) on Bottom Layer And Track (1585.748mil,712.332mil)(1597.56mil,712.332mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C25_SG_Amp8-2(1570mil,683.789mil) on Bottom Layer And Track (1597.56mil,602.096mil)(1597.56mil,712.332mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.331mil < 10mil) Between Pad C25_SG_Amp8-2(1570mil,683.789mil) on Bottom Layer And Track (1601.969mil,607.211mil)(1601.969mil,707.211mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C32-2(5050mil,1159.332mil) on Bottom Layer And Track (5022.441mil,1130.788mil)(5022.441mil,1241.025mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C32-2(5050mil,1159.332mil) on Bottom Layer And Track (5022.441mil,1130.788mil)(5034.252mil,1130.788mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C32-2(5050mil,1159.332mil) on Bottom Layer And Track (5022.441mil,1185.907mil)(5077.559mil,1185.907mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C32-2(5050mil,1159.332mil) on Bottom Layer And Track (5065.748mil,1130.788mil)(5077.559mil,1130.788mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C32-2(5050mil,1159.332mil) on Bottom Layer And Track (5077.559mil,1130.788mil)(5077.559mil,1241.025mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C7-1(4098.425mil,3120mil) on Top Layer And Track (4069.882mil,3092.441mil)(4069.882mil,3104.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C7-1(4098.425mil,3120mil) on Top Layer And Track (4069.882mil,3092.441mil)(4180.118mil,3092.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C7-1(4098.425mil,3120mil) on Top Layer And Track (4069.882mil,3135.748mil)(4069.882mil,3147.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C7-1(4098.425mil,3120mil) on Top Layer And Track (4069.882mil,3147.559mil)(4180.118mil,3147.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C7-1(4098.425mil,3120mil) on Top Layer And Track (4125mil,3092.441mil)(4125mil,3147.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C8-1(4268.425mil,3120mil) on Top Layer And Track (4239.882mil,3092.441mil)(4239.882mil,3104.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C8-1(4268.425mil,3120mil) on Top Layer And Track (4239.882mil,3092.441mil)(4350.118mil,3092.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C8-1(4268.425mil,3120mil) on Top Layer And Track (4239.882mil,3135.748mil)(4239.882mil,3147.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C8-1(4268.425mil,3120mil) on Top Layer And Track (4239.882mil,3147.559mil)(4350.118mil,3147.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C8-1(4268.425mil,3120mil) on Top Layer And Track (4295mil,3092.441mil)(4295mil,3147.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C8-2(4321.575mil,3120mil) on Top Layer And Track (4239.882mil,3092.441mil)(4350.118mil,3092.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C8-2(4321.575mil,3120mil) on Top Layer And Track (4239.882mil,3147.559mil)(4350.118mil,3147.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C8-2(4321.575mil,3120mil) on Top Layer And Track (4295mil,3092.441mil)(4295mil,3147.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C8-2(4321.575mil,3120mil) on Top Layer And Track (4350.118mil,3092.441mil)(4350.118mil,3104.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C8-2(4321.575mil,3120mil) on Top Layer And Track (4350.118mil,3135.748mil)(4350.118mil,3147.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C9-1(4635.471mil,5890mil) on Top Layer And Track (4607.912mil,5808.307mil)(4607.912mil,5918.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C9-1(4635.471mil,5890mil) on Top Layer And Track (4607.912mil,5863.425mil)(4663.03mil,5863.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C9-1(4635.471mil,5890mil) on Top Layer And Track (4607.912mil,5918.543mil)(4619.723mil,5918.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C9-1(4635.471mil,5890mil) on Top Layer And Track (4651.219mil,5918.543mil)(4663.03mil,5918.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C9-1(4635.471mil,5890mil) on Top Layer And Track (4663.03mil,5808.307mil)(4663.03mil,5918.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C9-2(4635.471mil,5836.85mil) on Top Layer And Track (4607.912mil,5808.307mil)(4607.912mil,5918.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C9-2(4635.471mil,5836.85mil) on Top Layer And Track (4607.912mil,5808.307mil)(4619.723mil,5808.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C9-2(4635.471mil,5836.85mil) on Top Layer And Track (4607.912mil,5863.425mil)(4663.03mil,5863.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C9-2(4635.471mil,5836.85mil) on Top Layer And Track (4651.219mil,5808.307mil)(4663.03mil,5808.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C9-2(4635.471mil,5836.85mil) on Top Layer And Track (4663.03mil,5808.307mil)(4663.03mil,5918.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad D1-1(5483.441mil,1541.823mil) on Top Layer And Track (5448.441mil,1506.075mil)(5448.441mil,1667.098mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad D1-1(5483.441mil,1541.823mil) on Top Layer And Track (5518.441mil,1506.075mil)(5518.441mil,1667.098mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad D1-2(5483.441mil,1632.374mil) on Top Layer And Track (5448.441mil,1506.075mil)(5448.441mil,1667.098mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.134mil < 10mil) Between Pad D1-2(5483.441mil,1632.374mil) on Top Layer And Track (5448.441mil,1667.098mil)(5518.441mil,1667.098mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad D1-2(5483.441mil,1632.374mil) on Top Layer And Track (5518.441mil,1506.075mil)(5518.441mil,1667.098mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad D2-1(5596.471mil,1541.821mil) on Top Layer And Track (5561.471mil,1506.073mil)(5561.471mil,1667.097mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad D2-1(5596.471mil,1541.821mil) on Top Layer And Track (5631.471mil,1506.073mil)(5631.471mil,1667.097mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad D2-2(5596.471mil,1632.372mil) on Top Layer And Track (5561.471mil,1506.073mil)(5561.471mil,1667.097mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.134mil < 10mil) Between Pad D2-2(5596.471mil,1632.372mil) on Top Layer And Track (5561.471mil,1667.097mil)(5631.471mil,1667.097mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad D2-2(5596.471mil,1632.372mil) on Top Layer And Track (5631.471mil,1506.073mil)(5631.471mil,1667.097mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad D4-1(8423.576mil,994.258mil) on Top Layer And Track (8387.828mil,1029.258mil)(8548.852mil,1029.258mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad D4-1(8423.576mil,994.258mil) on Top Layer And Track (8387.828mil,959.258mil)(8548.852mil,959.258mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad D4-2(8514.127mil,994.258mil) on Top Layer And Track (8387.828mil,1029.258mil)(8548.852mil,1029.258mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad D4-2(8514.127mil,994.258mil) on Top Layer And Track (8387.828mil,959.258mil)(8548.852mil,959.258mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.134mil < 10mil) Between Pad D4-2(8514.127mil,994.258mil) on Top Layer And Track (8548.852mil,959.258mil)(8548.852mil,1029.258mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad F1-1(410.709mil,1990.394mil) on Bottom Layer And Track (371.339mil,1966.772mil)(371.339mil,2124.252mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad F1-1(410.709mil,1990.394mil) on Bottom Layer And Track (371.339mil,1966.772mil)(420.551mil,1966.772mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad F1-1(410.709mil,1990.394mil) on Bottom Layer And Track (420.551mil,1966.772mil)(450.079mil,1966.772mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad F1-1(410.709mil,1990.394mil) on Bottom Layer And Track (450.079mil,1966.772mil)(450.079mil,2124.252mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad F1-2(410.709mil,2100.63mil) on Bottom Layer And Track (371.339mil,1966.772mil)(371.339mil,2124.252mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad F1-2(410.709mil,2100.63mil) on Bottom Layer And Track (371.339mil,2124.252mil)(450.079mil,2124.252mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Pad F1-2(410.709mil,2100.63mil) on Bottom Layer And Track (450.079mil,1966.772mil)(450.079mil,2124.252mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC5_SG_Amp1-1(1516.456mil,2231.731mil) on Top Layer And Text "TP5_SG_Amp1" (1158.365mil,2242.045mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.301mil < 10mil) Between Pad IC5_SG_Amp1-3(1516.456mil,2180.549mil) on Top Layer And Text "IC5_SG_Amp2" (1486mil,2104mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.301mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC5_SG_Amp1-8(1682.243mil,2231.731mil) on Top Layer And Text "TP5_SG_Amp1" (1158.365mil,2242.045mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.387mil < 10mil) Between Pad IC5_SG_Amp2-3(1518.388mil,1962.635mil) on Top Layer And Text "IC5_SG_Amp3" (1484mil,1885mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.387mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC5_SG_Amp2-4(1518.388mil,1937.045mil) on Top Layer And Text "IC5_SG_Amp3" (1484mil,1885mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.251mil < 10mil) Between Pad IC5_SG_Amp2-5(1684.175mil,1937.045mil) on Top Layer And Text "IC5_SG_Amp3" (1484mil,1885mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.251mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.644mil < 10mil) Between Pad IC5_SG_Amp2-7(1684.175mil,1988.226mil) on Top Layer And Text "TP5_SG_Amp2" (1160.297mil,2024.131mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.644mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC5_SG_Amp2-8(1684.175mil,2013.816mil) on Top Layer And Text "TP5_SG_Amp2" (1160.297mil,2024.131mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC5_SG_Amp3-1(1516.456mil,1795.596mil) on Top Layer And Text "TP5_SG_Amp3" (1158.365mil,1805.911mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.167mil < 10mil) Between Pad IC5_SG_Amp3-3(1516.456mil,1744.415mil) on Top Layer And Text "IC5_SG_Amp4" (1484mil,1664mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.167mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC5_SG_Amp3-8(1682.243mil,1795.596mil) on Top Layer And Text "TP5_SG_Amp3" (1158.365mil,1805.911mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.387mil < 10mil) Between Pad IC5_SG_Amp4-3(1516.456mil,1522.635mil) on Top Layer And Text "IC5_SG_Amp5" (1484mil,1444mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.387mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.325mil < 10mil) Between Pad IC5_SG_Amp4-3(1516.456mil,1522.635mil) on Top Layer And Text "TP17" (1484.365mil,1443.062mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.325mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC5_SG_Amp4-4(1516.456mil,1497.045mil) on Top Layer And Text "IC5_SG_Amp5" (1484mil,1444mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC5_SG_Amp4-4(1516.456mil,1497.045mil) on Top Layer And Text "TP17" (1484.365mil,1443.062mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.182mil < 10mil) Between Pad IC5_SG_Amp4-5(1682.243mil,1497.045mil) on Top Layer And Text "IC5_SG_Amp5" (1484mil,1444mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.182mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC5_SG_Amp4-5(1682.243mil,1497.045mil) on Top Layer And Text "TP17" (1484.365mil,1443.062mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.567mil < 10mil) Between Pad IC5_SG_Amp4-6(1682.243mil,1522.635mil) on Top Layer And Text "TP17" (1484.365mil,1443.062mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.644mil < 10mil) Between Pad IC5_SG_Amp4-7(1682.243mil,1548.226mil) on Top Layer And Text "TP5_SG_Amp4" (1158.365mil,1584.131mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.644mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC5_SG_Amp4-8(1682.243mil,1573.816mil) on Top Layer And Text "TP5_SG_Amp4" (1158.365mil,1584.131mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC5_SG_Amp5-1(1516.456mil,1353.747mil) on Top Layer And Text "TP5_SG_Amp5" (1158.365mil,1364.062mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.317mil < 10mil) Between Pad IC5_SG_Amp5-3(1516.456mil,1302.566mil) on Top Layer And Text "IC5_SG_Amp6" (1486mil,1224mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.317mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC5_SG_Amp5-8(1682.243mil,1353.747mil) on Top Layer And Text "TP5_SG_Amp5" (1158.365mil,1364.062mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.387mil < 10mil) Between Pad IC5_SG_Amp6-3(1518.388mil,1082.635mil) on Top Layer And Text "IC5_SG_Amp7" (1486mil,1005mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.387mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC5_SG_Amp6-4(1518.388mil,1057.045mil) on Top Layer And Text "IC5_SG_Amp7" (1486mil,1005mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.251mil < 10mil) Between Pad IC5_SG_Amp6-5(1684.175mil,1057.045mil) on Top Layer And Text "IC5_SG_Amp7" (1486mil,1005mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.251mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.644mil < 10mil) Between Pad IC5_SG_Amp6-7(1684.175mil,1108.226mil) on Top Layer And Text "TP5_SG_Amp6" (1160.297mil,1144.131mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.644mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC5_SG_Amp6-8(1684.175mil,1133.816mil) on Top Layer And Text "TP5_SG_Amp6" (1160.297mil,1144.131mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC5_SG_Amp7-1(1518.091mil,915.596mil) on Top Layer And Text "TP5_SG_Amp7" (1160mil,925.911mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.167mil < 10mil) Between Pad IC5_SG_Amp7-3(1518.091mil,864.415mil) on Top Layer And Text "IC5_SG_Amp8" (1486mil,785mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.167mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC5_SG_Amp7-4(1518.091mil,838.825mil) on Top Layer And Text "IC5_SG_Amp8" (1486mil,785mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC5_SG_Amp7-8(1683.879mil,915.596mil) on Top Layer And Text "TP5_SG_Amp7" (1160mil,925.911mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.644mil < 10mil) Between Pad IC5_SG_Amp8-7(1683.879mil,670.006mil) on Top Layer And Text "TP5_SG_Amp8" (1160mil,705.911mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.644mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC5_SG_Amp8-8(1683.879mil,695.596mil) on Top Layer And Text "TP5_SG_Amp8" (1160mil,705.911mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J2-11(5880mil,1450mil) on Top Layer And Text "TEST_USBD_N1" (5592.198mil,1429mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad N1-1(3331.614mil,107.519mil) on Top Layer And Track (3303.071mil,131.141mil)(3303.071mil,139.015mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad N1-1(3331.614mil,107.519mil) on Top Layer And Track (3303.071mil,139.015mil)(3421.181mil,139.015mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad N1-1(3331.614mil,107.519mil) on Top Layer And Track (3303.071mil,76.023mil)(3303.071mil,83.897mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad N1-1(3331.614mil,107.519mil) on Top Layer And Track (3303.071mil,76.023mil)(3421.181mil,76.023mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad N1-2(3392.638mil,107.519mil) on Top Layer And Track (3303.071mil,139.015mil)(3421.181mil,139.015mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad N1-2(3392.638mil,107.519mil) on Top Layer And Track (3303.071mil,76.023mil)(3421.181mil,76.023mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad N1-2(3392.638mil,107.519mil) on Top Layer And Track (3421.181mil,131.141mil)(3421.181mil,139.015mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad N1-2(3392.638mil,107.519mil) on Top Layer And Track (3421.181mil,76.023mil)(3421.181mil,83.897mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad OVP_G1-1(655.471mil,3623.425mil) on Top Layer And Text "OVP_G1" (635.471mil,3953.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad POWER1-1(760.747mil,3162mil) on Top Layer And Track (635.471mil,3127mil)(796.495mil,3127mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad POWER1-1(760.747mil,3162mil) on Top Layer And Track (635.471mil,3197mil)(796.495mil,3197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.134mil < 10mil) Between Pad POWER1-2(670.196mil,3162mil) on Top Layer And Track (635.471mil,3127mil)(635.471mil,3197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad POWER1-2(670.196mil,3162mil) on Top Layer And Track (635.471mil,3127mil)(796.495mil,3127mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad POWER1-2(670.196mil,3162mil) on Top Layer And Track (635.471mil,3197mil)(796.495mil,3197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R10-1(5140.472mil,5809.961mil) on Top Layer And Track (5112.913mil,5734.37mil)(5112.913mil,5834.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R10-1(5140.472mil,5809.961mil) on Top Layer And Track (5112.913mil,5784.37mil)(5168.032mil,5784.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R10-1(5140.472mil,5809.961mil) on Top Layer And Track (5112.913mil,5834.37mil)(5120.472mil,5834.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R10-1(5140.472mil,5809.961mil) on Top Layer And Track (5160.472mil,5834.37mil)(5168.032mil,5834.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R10-1(5140.472mil,5809.961mil) on Top Layer And Track (5168.032mil,5734.37mil)(5168.032mil,5834.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R10-2(5140.472mil,5758.78mil) on Top Layer And Track (5112.913mil,5734.37mil)(5112.913mil,5834.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R10-2(5140.472mil,5758.78mil) on Top Layer And Track (5112.913mil,5734.37mil)(5120.472mil,5734.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R10-2(5140.472mil,5758.78mil) on Top Layer And Track (5112.913mil,5784.37mil)(5168.032mil,5784.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R10-2(5140.472mil,5758.78mil) on Top Layer And Track (5160.472mil,5734.37mil)(5168.032mil,5734.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R10-2(5140.472mil,5758.78mil) on Top Layer And Track (5168.032mil,5734.37mil)(5168.032mil,5834.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R1-1(4614.542mil,1688.864mil) on Top Layer And Track (4579.109mil,1587.486mil)(4579.109mil,1721.344mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R1-1(4614.542mil,1688.864mil) on Top Layer And Track (4579.109mil,1654.415mil)(4649.975mil,1654.415mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R1-1(4614.542mil,1688.864mil) on Top Layer And Track (4579.109mil,1721.344mil)(4586.983mil,1721.344mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R1-1(4614.542mil,1688.864mil) on Top Layer And Track (4642.101mil,1721.344mil)(4649.975mil,1721.344mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R1-1(4614.542mil,1688.864mil) on Top Layer And Track (4649.975mil,1587.486mil)(4649.975mil,1721.344mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R1-2(4614.542mil,1619.966mil) on Top Layer And Track (4579.109mil,1587.486mil)(4579.109mil,1721.344mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R1-2(4614.542mil,1619.966mil) on Top Layer And Track (4579.109mil,1587.486mil)(4586.983mil,1587.486mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R1-2(4614.542mil,1619.966mil) on Top Layer And Track (4579.109mil,1654.415mil)(4649.975mil,1654.415mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R1-2(4614.542mil,1619.966mil) on Top Layer And Track (4642.101mil,1587.486mil)(4649.975mil,1587.486mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R1-2(4614.542mil,1619.966mil) on Top Layer And Track (4649.975mil,1587.486mil)(4649.975mil,1721.344mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R12-1(5179.409mil,3120mil) on Top Layer And Track (5155mil,3092.441mil)(5155mil,3100mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R12-1(5179.409mil,3120mil) on Top Layer And Track (5155mil,3092.441mil)(5255mil,3092.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R12-1(5179.409mil,3120mil) on Top Layer And Track (5155mil,3140mil)(5155mil,3147.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R12-1(5179.409mil,3120mil) on Top Layer And Track (5155mil,3147.559mil)(5255mil,3147.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R12-1(5179.409mil,3120mil) on Top Layer And Track (5205mil,3092.441mil)(5205mil,3147.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R12-2(5230.591mil,3120mil) on Top Layer And Track (5155mil,3092.441mil)(5255mil,3092.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R12-2(5230.591mil,3120mil) on Top Layer And Track (5155mil,3147.559mil)(5255mil,3147.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R12-2(5230.591mil,3120mil) on Top Layer And Track (5205mil,3092.441mil)(5205mil,3147.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R12-2(5230.591mil,3120mil) on Top Layer And Track (5255mil,3092.441mil)(5255mil,3100mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R12-2(5230.591mil,3120mil) on Top Layer And Track (5255mil,3140mil)(5255mil,3147.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R17_SG_Amp4-1(1627.893mil,1509.84mil) on Bottom Layer And Track (1600.334mil,1485.431mil)(1600.334mil,1585.431mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R17_SG_Amp4-1(1627.893mil,1509.84mil) on Bottom Layer And Track (1600.334mil,1485.431mil)(1607.893mil,1485.431mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R17_SG_Amp4-1(1627.893mil,1509.84mil) on Bottom Layer And Track (1600.334mil,1535.431mil)(1655.452mil,1535.431mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R17_SG_Amp4-1(1627.893mil,1509.84mil) on Bottom Layer And Track (1647.893mil,1485.431mil)(1655.452mil,1485.431mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R17_SG_Amp4-1(1627.893mil,1509.84mil) on Bottom Layer And Track (1655.452mil,1485.431mil)(1655.452mil,1585.431mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R17_SG_Amp4-2(1627.893mil,1561.021mil) on Bottom Layer And Track (1600.334mil,1485.431mil)(1600.334mil,1585.431mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R17_SG_Amp4-2(1627.893mil,1561.021mil) on Bottom Layer And Track (1600.334mil,1535.431mil)(1655.452mil,1535.431mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R17_SG_Amp4-2(1627.893mil,1561.021mil) on Bottom Layer And Track (1600.334mil,1585.431mil)(1607.893mil,1585.431mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R17_SG_Amp4-2(1627.893mil,1561.021mil) on Bottom Layer And Track (1647.893mil,1585.431mil)(1655.452mil,1585.431mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R17_SG_Amp4-2(1627.893mil,1561.021mil) on Bottom Layer And Track (1655.452mil,1485.431mil)(1655.452mil,1585.431mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R17_SG_Amp6-1(1629.824mil,1069.84mil) on Bottom Layer And Track (1602.265mil,1045.431mil)(1602.265mil,1145.431mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R17_SG_Amp6-1(1629.824mil,1069.84mil) on Bottom Layer And Track (1602.265mil,1045.431mil)(1609.824mil,1045.431mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R17_SG_Amp6-1(1629.824mil,1069.84mil) on Bottom Layer And Track (1602.265mil,1095.431mil)(1657.384mil,1095.431mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R17_SG_Amp6-1(1629.824mil,1069.84mil) on Bottom Layer And Track (1649.824mil,1045.431mil)(1657.384mil,1045.431mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R17_SG_Amp6-1(1629.824mil,1069.84mil) on Bottom Layer And Track (1657.384mil,1045.431mil)(1657.384mil,1145.431mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R17_SG_Amp6-2(1629.824mil,1121.021mil) on Bottom Layer And Track (1602.265mil,1045.431mil)(1602.265mil,1145.431mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R17_SG_Amp6-2(1629.824mil,1121.021mil) on Bottom Layer And Track (1602.265mil,1095.431mil)(1657.384mil,1095.431mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R17_SG_Amp6-2(1629.824mil,1121.021mil) on Bottom Layer And Track (1602.265mil,1145.431mil)(1609.824mil,1145.431mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R17_SG_Amp6-2(1629.824mil,1121.021mil) on Bottom Layer And Track (1649.824mil,1145.431mil)(1657.384mil,1145.431mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R17_SG_Amp6-2(1629.824mil,1121.021mil) on Bottom Layer And Track (1657.384mil,1045.431mil)(1657.384mil,1145.431mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R17_SG_Amp8-2(1629.528mil,682.801mil) on Bottom Layer And Track (1601.969mil,607.211mil)(1601.969mil,707.211mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R17_SG_Amp8-2(1629.528mil,682.801mil) on Bottom Layer And Track (1601.969mil,657.211mil)(1657.087mil,657.211mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R17_SG_Amp8-2(1629.528mil,682.801mil) on Bottom Layer And Track (1601.969mil,707.211mil)(1609.528mil,707.211mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R17_SG_Amp8-2(1629.528mil,682.801mil) on Bottom Layer And Track (1649.528mil,707.211mil)(1657.087mil,707.211mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R17_SG_Amp8-2(1629.528mil,682.801mil) on Bottom Layer And Track (1657.087mil,607.211mil)(1657.087mil,707.211mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R2-1(4741mil,1588.864mil) on Top Layer And Track (4705.567mil,1487.486mil)(4705.567mil,1621.344mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R2-1(4741mil,1588.864mil) on Top Layer And Track (4705.567mil,1554.415mil)(4776.433mil,1554.415mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R2-1(4741mil,1588.864mil) on Top Layer And Track (4705.567mil,1621.344mil)(4713.441mil,1621.344mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R2-1(4741mil,1588.864mil) on Top Layer And Track (4768.559mil,1621.344mil)(4776.433mil,1621.344mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R2-1(4741mil,1588.864mil) on Top Layer And Track (4776.433mil,1487.486mil)(4776.433mil,1621.344mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R21_SG_Amp3-1(1629.469mil,1672.486mil) on Bottom Layer And Text "R17_SG_Amp4" (1773.875mil,1610.707mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R21_SG_Amp3-1(1629.469mil,1672.486mil) on Bottom Layer And Track (1553.879mil,1644.927mil)(1653.879mil,1644.927mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R21_SG_Amp3-1(1629.469mil,1672.486mil) on Bottom Layer And Track (1553.879mil,1700.046mil)(1653.879mil,1700.046mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R21_SG_Amp3-1(1629.469mil,1672.486mil) on Bottom Layer And Track (1603.879mil,1644.927mil)(1603.879mil,1700.046mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R21_SG_Amp3-1(1629.469mil,1672.486mil) on Bottom Layer And Track (1653.879mil,1644.927mil)(1653.879mil,1652.486mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R21_SG_Amp3-1(1629.469mil,1672.486mil) on Bottom Layer And Track (1653.879mil,1692.486mil)(1653.879mil,1700.046mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R21_SG_Amp3-2(1578.288mil,1672.486mil) on Bottom Layer And Text "C25_SG_Amp4" (1593.444mil,1620.707mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R21_SG_Amp3-2(1578.288mil,1672.486mil) on Bottom Layer And Text "R21_SG_Amp3" (1558.32mil,1652.486mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R21_SG_Amp3-2(1578.288mil,1672.486mil) on Bottom Layer And Track (1553.879mil,1644.927mil)(1553.879mil,1652.486mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R21_SG_Amp3-2(1578.288mil,1672.486mil) on Bottom Layer And Track (1553.879mil,1644.927mil)(1653.879mil,1644.927mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R21_SG_Amp3-2(1578.288mil,1672.486mil) on Bottom Layer And Track (1553.879mil,1692.486mil)(1553.879mil,1700.046mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R21_SG_Amp3-2(1578.288mil,1672.486mil) on Bottom Layer And Track (1553.879mil,1700.046mil)(1653.879mil,1700.046mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.956mil < 10mil) Between Pad R21_SG_Amp3-2(1578.288mil,1672.486mil) on Bottom Layer And Track (1584.113mil,1702.096mil)(1595.924mil,1702.096mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.956mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.993mil < 10mil) Between Pad R21_SG_Amp3-2(1578.288mil,1672.486mil) on Bottom Layer And Track (1595.924mil,1702.096mil)(1595.924mil,1812.332mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.993mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R21_SG_Amp3-2(1578.288mil,1672.486mil) on Bottom Layer And Track (1603.879mil,1644.927mil)(1603.879mil,1700.046mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R21_SG_Amp6-1(1631.401mil,1010.707mil) on Bottom Layer And Text "R17_SG_Amp7" (1765.514mil,952.486mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R21_SG_Amp6-1(1631.401mil,1010.707mil) on Bottom Layer And Track (1555.81mil,1038.266mil)(1655.81mil,1038.266mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R21_SG_Amp6-1(1631.401mil,1010.707mil) on Bottom Layer And Track (1555.81mil,983.148mil)(1655.81mil,983.148mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R21_SG_Amp6-1(1631.401mil,1010.707mil) on Bottom Layer And Track (1605.81mil,983.148mil)(1605.81mil,1038.266mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R21_SG_Amp6-1(1631.401mil,1010.707mil) on Bottom Layer And Track (1655.81mil,1030.707mil)(1655.81mil,1038.266mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R21_SG_Amp6-1(1631.401mil,1010.707mil) on Bottom Layer And Track (1655.81mil,983.148mil)(1655.81mil,990.707mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R21_SG_Amp7-2(1579.923mil,792.486mil) on Bottom Layer And Track (1555.514mil,764.927mil)(1555.514mil,772.486mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R21_SG_Amp7-2(1579.923mil,792.486mil) on Bottom Layer And Track (1555.514mil,812.486mil)(1555.514mil,820.046mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.956mil < 10mil) Between Pad R21_SG_Amp7-2(1579.923mil,792.486mil) on Bottom Layer And Track (1585.748mil,822.096mil)(1597.56mil,822.096mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.956mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R21_SG_Amp8-1(1631.104mil,572.486mil) on Bottom Layer And Track (1555.514mil,544.927mil)(1655.514mil,544.927mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R21_SG_Amp8-1(1631.104mil,572.486mil) on Bottom Layer And Track (1555.514mil,600.046mil)(1655.514mil,600.046mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R21_SG_Amp8-1(1631.104mil,572.486mil) on Bottom Layer And Track (1605.514mil,544.927mil)(1605.514mil,600.046mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R21_SG_Amp8-1(1631.104mil,572.486mil) on Bottom Layer And Track (1655.514mil,544.927mil)(1655.514mil,552.486mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R21_SG_Amp8-1(1631.104mil,572.486mil) on Bottom Layer And Track (1655.514mil,592.486mil)(1655.514mil,600.046mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R21_SG_Amp8-2(1579.923mil,572.486mil) on Bottom Layer And Track (1555.514mil,544.927mil)(1555.514mil,552.486mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R21_SG_Amp8-2(1579.923mil,572.486mil) on Bottom Layer And Track (1555.514mil,544.927mil)(1655.514mil,544.927mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R21_SG_Amp8-2(1579.923mil,572.486mil) on Bottom Layer And Track (1555.514mil,592.486mil)(1555.514mil,600.046mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R21_SG_Amp8-2(1579.923mil,572.486mil) on Bottom Layer And Track (1555.514mil,600.046mil)(1655.514mil,600.046mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.956mil < 10mil) Between Pad R21_SG_Amp8-2(1579.923mil,572.486mil) on Bottom Layer And Track (1585.748mil,602.096mil)(1597.56mil,602.096mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.956mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.993mil < 10mil) Between Pad R21_SG_Amp8-2(1579.923mil,572.486mil) on Bottom Layer And Track (1597.56mil,602.096mil)(1597.56mil,712.332mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.993mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R21_SG_Amp8-2(1579.923mil,572.486mil) on Bottom Layer And Track (1605.514mil,544.927mil)(1605.514mil,600.046mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R2-2(4741mil,1519.966mil) on Top Layer And Track (4705.567mil,1487.486mil)(4705.567mil,1621.344mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R2-2(4741mil,1519.966mil) on Top Layer And Track (4705.567mil,1487.486mil)(4713.441mil,1487.486mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R2-2(4741mil,1519.966mil) on Top Layer And Track (4705.567mil,1554.415mil)(4776.433mil,1554.415mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R2-2(4741mil,1519.966mil) on Top Layer And Track (4768.559mil,1487.486mil)(4776.433mil,1487.486mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R2-2(4741mil,1519.966mil) on Top Layer And Track (4776.433mil,1487.486mil)(4776.433mil,1621.344mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R6_U_ThermoAmp1-1(1785.591mil,403.425mil) on Top Layer And Text "TP40_U_ThermoAmp1" (1085mil,407.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R6_U_ThermoAmp1-1(1785.591mil,403.425mil) on Top Layer And Track (1710mil,375.866mil)(1810mil,375.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R6_U_ThermoAmp1-1(1785.591mil,403.425mil) on Top Layer And Track (1710mil,430.984mil)(1810mil,430.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R6_U_ThermoAmp1-1(1785.591mil,403.425mil) on Top Layer And Track (1760mil,375.866mil)(1760mil,430.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R6_U_ThermoAmp1-1(1785.591mil,403.425mil) on Top Layer And Track (1810mil,375.866mil)(1810mil,383.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R6_U_ThermoAmp1-1(1785.591mil,403.425mil) on Top Layer And Track (1810mil,423.425mil)(1810mil,430.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R6_U_ThermoAmp1-2(1734.409mil,403.425mil) on Top Layer And Text "TP40_U_ThermoAmp1" (1085mil,407.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R6_U_ThermoAmp1-2(1734.409mil,403.425mil) on Top Layer And Track (1710mil,375.866mil)(1710mil,383.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R6_U_ThermoAmp1-2(1734.409mil,403.425mil) on Top Layer And Track (1710mil,375.866mil)(1810mil,375.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R6_U_ThermoAmp1-2(1734.409mil,403.425mil) on Top Layer And Track (1710mil,423.425mil)(1710mil,430.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R6_U_ThermoAmp1-2(1734.409mil,403.425mil) on Top Layer And Track (1710mil,430.984mil)(1810mil,430.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R6_U_ThermoAmp1-2(1734.409mil,403.425mil) on Top Layer And Track (1760mil,375.866mil)(1760mil,430.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R6_U_ThermoAmp2-1(4659.409mil,7676.575mil) on Top Layer And Text "TP39_U_ThermoAmp2" (4130mil,7648.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.728mil < 10mil) Between Pad R6_U_ThermoAmp2-1(4659.409mil,7676.575mil) on Top Layer And Text "TP41_U_ThermoAmp2" (4415mil,7720mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.728mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R6_U_ThermoAmp2-1(4659.409mil,7676.575mil) on Top Layer And Track (4635mil,7649.016mil)(4635mil,7656.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R6_U_ThermoAmp2-1(4659.409mil,7676.575mil) on Top Layer And Track (4635mil,7649.016mil)(4735mil,7649.016mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R6_U_ThermoAmp2-1(4659.409mil,7676.575mil) on Top Layer And Track (4635mil,7696.575mil)(4635mil,7704.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R6_U_ThermoAmp2-1(4659.409mil,7676.575mil) on Top Layer And Track (4635mil,7704.134mil)(4735mil,7704.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R6_U_ThermoAmp2-1(4659.409mil,7676.575mil) on Top Layer And Track (4685mil,7649.016mil)(4685mil,7704.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R6_U_ThermoAmp2-2(4710.591mil,7676.575mil) on Top Layer And Text "TP39_U_ThermoAmp2" (4130mil,7648.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R6_U_ThermoAmp2-2(4710.591mil,7676.575mil) on Top Layer And Track (4635mil,7649.016mil)(4735mil,7649.016mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R6_U_ThermoAmp2-2(4710.591mil,7676.575mil) on Top Layer And Track (4635mil,7704.134mil)(4735mil,7704.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R6_U_ThermoAmp2-2(4710.591mil,7676.575mil) on Top Layer And Track (4685mil,7649.016mil)(4685mil,7704.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R6_U_ThermoAmp2-2(4710.591mil,7676.575mil) on Top Layer And Track (4735mil,7649.016mil)(4735mil,7656.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R6_U_ThermoAmp2-2(4710.591mil,7676.575mil) on Top Layer And Track (4735mil,7696.575mil)(4735mil,7704.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R8_U_ThermoAmp1-1(1429.409mil,250mil) on Top Layer And Text "TP39_U_ThermoAmp1" (900mil,221.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.728mil < 10mil) Between Pad R8_U_ThermoAmp1-1(1429.409mil,250mil) on Top Layer And Text "TP41_U_ThermoAmp1" (1185mil,293.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.728mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R8_U_ThermoAmp1-1(1429.409mil,250mil) on Top Layer And Track (1405mil,222.441mil)(1405mil,230mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R8_U_ThermoAmp1-1(1429.409mil,250mil) on Top Layer And Track (1405mil,222.441mil)(1505mil,222.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R8_U_ThermoAmp1-1(1429.409mil,250mil) on Top Layer And Track (1405mil,270mil)(1405mil,277.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R8_U_ThermoAmp1-1(1429.409mil,250mil) on Top Layer And Track (1405mil,277.559mil)(1505mil,277.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R8_U_ThermoAmp1-1(1429.409mil,250mil) on Top Layer And Track (1455mil,222.441mil)(1455mil,277.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R8_U_ThermoAmp1-2(1480.591mil,250mil) on Top Layer And Text "TP39_U_ThermoAmp1" (900mil,221.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R8_U_ThermoAmp1-2(1480.591mil,250mil) on Top Layer And Track (1405mil,222.441mil)(1505mil,222.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R8_U_ThermoAmp1-2(1480.591mil,250mil) on Top Layer And Track (1405mil,277.559mil)(1505mil,277.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R8_U_ThermoAmp1-2(1480.591mil,250mil) on Top Layer And Track (1455mil,222.441mil)(1455mil,277.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R8_U_ThermoAmp1-2(1480.591mil,250mil) on Top Layer And Track (1505mil,222.441mil)(1505mil,230mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R8_U_ThermoAmp1-2(1480.591mil,250mil) on Top Layer And Track (1505mil,270mil)(1505mil,277.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R8_U_ThermoAmp2-1(4885mil,7885.591mil) on Top Layer And Text "TP40_U_ThermoAmp2" (4315mil,7834.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R8_U_ThermoAmp2-1(4885mil,7885.591mil) on Top Layer And Track (4857.441mil,7810mil)(4857.441mil,7910mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R8_U_ThermoAmp2-1(4885mil,7885.591mil) on Top Layer And Track (4857.441mil,7860mil)(4912.559mil,7860mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R8_U_ThermoAmp2-1(4885mil,7885.591mil) on Top Layer And Track (4857.441mil,7910mil)(4865mil,7910mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R8_U_ThermoAmp2-1(4885mil,7885.591mil) on Top Layer And Track (4905mil,7910mil)(4912.559mil,7910mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R8_U_ThermoAmp2-1(4885mil,7885.591mil) on Top Layer And Track (4912.559mil,7810mil)(4912.559mil,7910mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R8_U_ThermoAmp2-2(4885mil,7834.409mil) on Top Layer And Text "TP40_U_ThermoAmp2" (4315mil,7834.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R8_U_ThermoAmp2-2(4885mil,7834.409mil) on Top Layer And Track (4857.441mil,7810mil)(4857.441mil,7910mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R8_U_ThermoAmp2-2(4885mil,7834.409mil) on Top Layer And Track (4857.441mil,7810mil)(4865mil,7810mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R8_U_ThermoAmp2-2(4885mil,7834.409mil) on Top Layer And Track (4857.441mil,7860mil)(4912.559mil,7860mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R8_U_ThermoAmp2-2(4885mil,7834.409mil) on Top Layer And Track (4905mil,7810mil)(4912.559mil,7810mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R8_U_ThermoAmp2-2(4885mil,7834.409mil) on Top Layer And Track (4912.559mil,7810mil)(4912.559mil,7910mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R9_U_ThermoAmp2-1(5015.591mil,7830mil) on Top Layer And Text "TP40_U_ThermoAmp2" (4315mil,7834.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R9_U_ThermoAmp2-1(5015.591mil,7830mil) on Top Layer And Track (4940mil,7802.441mil)(5040mil,7802.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R9_U_ThermoAmp2-1(5015.591mil,7830mil) on Top Layer And Track (4940mil,7857.559mil)(5040mil,7857.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R9_U_ThermoAmp2-1(5015.591mil,7830mil) on Top Layer And Track (4990mil,7802.441mil)(4990mil,7857.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R9_U_ThermoAmp2-1(5015.591mil,7830mil) on Top Layer And Track (5040mil,7802.441mil)(5040mil,7810mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R9_U_ThermoAmp2-1(5015.591mil,7830mil) on Top Layer And Track (5040mil,7850mil)(5040mil,7857.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R9_U_ThermoAmp2-2(4964.409mil,7830mil) on Top Layer And Text "TP40_U_ThermoAmp2" (4315mil,7834.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R9_U_ThermoAmp2-2(4964.409mil,7830mil) on Top Layer And Track (4940mil,7802.441mil)(4940mil,7810mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R9_U_ThermoAmp2-2(4964.409mil,7830mil) on Top Layer And Track (4940mil,7802.441mil)(5040mil,7802.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R9_U_ThermoAmp2-2(4964.409mil,7830mil) on Top Layer And Track (4940mil,7850mil)(4940mil,7857.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R9_U_ThermoAmp2-2(4964.409mil,7830mil) on Top Layer And Track (4940mil,7857.559mil)(5040mil,7857.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R9_U_ThermoAmp2-2(4964.409mil,7830mil) on Top Layer And Track (4990mil,7802.441mil)(4990mil,7857.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad TEST_USBD_P1-1(5610mil,1435.528mil) on Top Layer And Text "TEST_USBD_N1" (5592.198mil,1429mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad TP26_SG_Amp1-1(1808.365mil,2122.045mil) on Top Layer And Text "IC5_SG_Amp2" (1486mil,2104mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.917mil < 10mil) Between Pad TP26_SG_Amp1-1(1808.365mil,2122.045mil) on Top Layer And Text "TP13_SG_Amp1" (1138.365mil,2062.045mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad TP26_SG_Amp1-1(1808.365mil,2122.045mil) on Top Layer And Text "TP5_SG_Amp2" (1160.297mil,2024.131mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad TP26_SG_Amp2-1(1810.296mil,1904.131mil) on Top Layer And Text "IC5_SG_Amp3" (1484mil,1885mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad TP26_SG_Amp2-1(1810.296mil,1904.131mil) on Top Layer And Text "TP13_SG_Amp2" (1140.297mil,1844.131mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad TP26_SG_Amp2-1(1810.296mil,1904.131mil) on Top Layer And Text "TP5_SG_Amp3" (1158.365mil,1805.911mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad TP26_SG_Amp3-1(1808.365mil,1685.911mil) on Top Layer And Text "IC5_SG_Amp4" (1484mil,1664mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad TP26_SG_Amp3-1(1808.365mil,1685.911mil) on Top Layer And Text "TP13_SG_Amp3" (1138.365mil,1625.911mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad TP26_SG_Amp3-1(1808.365mil,1685.911mil) on Top Layer And Text "TP5_SG_Amp4" (1158.365mil,1584.131mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad TP26_SG_Amp4-1(1808.365mil,1464.131mil) on Top Layer And Text "IC5_SG_Amp5" (1484mil,1444mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad TP26_SG_Amp4-1(1808.365mil,1464.131mil) on Top Layer And Text "TP13_SG_Amp4" (1138.365mil,1404.131mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad TP26_SG_Amp4-1(1808.365mil,1464.131mil) on Top Layer And Text "TP5_SG_Amp5" (1158.365mil,1364.062mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad TP26_SG_Amp6-1(1810.296mil,1024.131mil) on Top Layer And Text "IC5_SG_Amp7" (1486mil,1005mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad TP26_SG_Amp6-1(1810.296mil,1024.131mil) on Top Layer And Text "TP13_SG_Amp6" (1140.297mil,964.131mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad TP26_SG_Amp6-1(1810.296mil,1024.131mil) on Top Layer And Text "TP5_SG_Amp7" (1160mil,925.911mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad TP26_SG_Amp7-1(1810mil,805.911mil) on Top Layer And Text "IC5_SG_Amp8" (1486mil,785mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad TP26_SG_Amp7-1(1810mil,805.911mil) on Top Layer And Text "TP13_SG_Amp7" (1140mil,745.911mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad TP26_SG_Amp7-1(1810mil,805.911mil) on Top Layer And Text "TP5_SG_Amp8" (1160mil,705.911mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.563mil < 10mil) Between Pad TP28_SG_Amp1-1(1808.365mil,2222.045mil) on Top Layer And Text "TP5_SG_Amp1" (1158.365mil,2242.045mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.563mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad TP28_SG_Amp2-1(1810.297mil,2004.131mil) on Top Layer And Text "TP5_SG_Amp2" (1160.297mil,2024.131mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad TP28_SG_Amp3-1(1808.365mil,1785.911mil) on Top Layer And Text "TP5_SG_Amp3" (1158.365mil,1805.911mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad TP28_SG_Amp4-1(1808.365mil,1564.131mil) on Top Layer And Text "TP5_SG_Amp4" (1158.365mil,1584.131mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad TP28_SG_Amp5-1(1808.365mil,1344.062mil) on Top Layer And Text "TP5_SG_Amp5" (1158.365mil,1364.062mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad TP28_SG_Amp8-1(1810mil,685.911mil) on Top Layer And Text "TP5_SG_Amp8" (1160mil,705.911mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad TP39_U_ThermoAmp1-1(1300mil,250mil) on Top Layer And Text "TP39_U_ThermoAmp1" (900mil,221.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad TP39_U_ThermoAmp2-1(4530mil,7676.575mil) on Top Layer And Text "TP39_U_ThermoAmp2" (4130mil,7648.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad TP40_U_ThermoAmp1-1(1465mil,407.835mil) on Top Layer And Text "TP40_U_ThermoAmp1" (1085mil,407.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.075mil < 10mil) Between Pad TP40_U_ThermoAmp1-1(1465mil,407.835mil) on Top Layer And Text "TP41_U_ThermoAmp1" (1185mil,293.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad TP40_U_ThermoAmp2-1(4695mil,7834.409mil) on Top Layer And Text "TP40_U_ThermoAmp2" (4315mil,7834.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.075mil < 10mil) Between Pad TP40_U_ThermoAmp2-1(4695mil,7834.409mil) on Top Layer And Text "TP41_U_ThermoAmp2" (4415mil,7720mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad TP41_U_ThermoAmp1-1(1565mil,328.425mil) on Top Layer And Text "TP41_U_ThermoAmp1" (1185mil,293.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad TP41_U_ThermoAmp1-1(1565mil,328.425mil) on Top Layer And Text "U5_U_ThermoAmp1" (1610mil,308.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad TP42_U_ThermoAmp1-1(1950mil,173.425mil) on Top Layer And Text "R8_U_ThermoAmp1" (1310mil,138.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad TP42_U_ThermoAmp2-1(5180mil,7600mil) on Top Layer And Text "R6_U_ThermoAmp2" (4540mil,7565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad TP43_U_ThermoAmp1-1(1950mil,278.425mil) on Top Layer And Text "TP41_U_ThermoAmp1" (1185mil,293.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad TP43_U_ThermoAmp1-1(1950mil,278.425mil) on Top Layer And Text "U5_U_ThermoAmp1" (1610mil,308.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad TP43_U_ThermoAmp2-1(5180mil,7705mil) on Top Layer And Text "TP41_U_ThermoAmp2" (4415mil,7720mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad TP43_U_ThermoAmp2-1(5180mil,7705mil) on Top Layer And Text "U5_U_ThermoAmp2" (4840mil,7735mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U5_U_ThermoAmp1-2(1677.106mil,231.22mil) on Top Layer And Text "TP39_U_ThermoAmp1" (900mil,221.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.617mil < 10mil) Between Pad U5_U_ThermoAmp1-3(1677.106mil,205.63mil) on Top Layer And Text "R8_U_ThermoAmp1" (1310mil,138.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.913mil < 10mil) Between Pad U5_U_ThermoAmp1-3(1677.106mil,205.63mil) on Top Layer And Text "TP39_U_ThermoAmp1" (900mil,221.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.913mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U5_U_ThermoAmp1-4(1677.106mil,180.039mil) on Top Layer And Text "R8_U_ThermoAmp1" (1310mil,138.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U5_U_ThermoAmp1-5(1842.894mil,180.039mil) on Top Layer And Text "R8_U_ThermoAmp1" (1310mil,138.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.913mil < 10mil) Between Pad U5_U_ThermoAmp1-6(1842.894mil,205.63mil) on Top Layer And Text "TP39_U_ThermoAmp1" (900mil,221.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.913mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U5_U_ThermoAmp1-7(1842.894mil,231.22mil) on Top Layer And Text "TP39_U_ThermoAmp1" (900mil,221.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U5_U_ThermoAmp1-8(1842.894mil,256.811mil) on Top Layer And Text "TP39_U_ThermoAmp1" (900mil,221.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U5_U_ThermoAmp2-4(4907.106mil,7606.614mil) on Top Layer And Text "R6_U_ThermoAmp2" (4540mil,7565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U5_U_ThermoAmp2-5(5072.894mil,7606.614mil) on Top Layer And Text "R6_U_ThermoAmp2" (4540mil,7565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.913mil < 10mil) Between Pad U5_U_ThermoAmp2-6(5072.894mil,7632.205mil) on Top Layer And Text "TP39_U_ThermoAmp2" (4130mil,7648.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.913mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U5_U_ThermoAmp2-7(5072.894mil,7657.795mil) on Top Layer And Text "TP39_U_ThermoAmp2" (4130mil,7648.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U5_U_ThermoAmp2-8(5072.894mil,7683.386mil) on Top Layer And Text "TP39_U_ThermoAmp2" (4130mil,7648.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U6-5(6959.883mil,1273.583mil) on Top Layer And Text "C17" (6805mil,1238mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.786mil < 10mil) Between Pad U6-6(6959.883mil,1323.583mil) on Top Layer And Text "C17" (6805mil,1238mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.786mil]
Rule Violations :463

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
Rule Violations :0

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (4.656mil < 10mil) Between Arc (1677.106mil,286.732mil) on Top Overlay And Text "TP39_U_ThermoAmp1" (900mil,221.811mil) on Top Overlay Silk Text to Silk Clearance [4.656mil]
   Violation between Silk To Silk Clearance Constraint: (4.108mil < 10mil) Between Arc (1677.106mil,286.732mil) on Top Overlay And Text "TP41_U_ThermoAmp1" (1185mil,293.425mil) on Top Overlay Silk Text to Silk Clearance [4.108mil]
   Violation between Silk To Silk Clearance Constraint: (7.04mil < 10mil) Between Arc (1677.106mil,286.732mil) on Top Overlay And Text "U5_U_ThermoAmp1" (1610mil,308.425mil) on Top Overlay Silk Text to Silk Clearance [7.04mil]
   Violation between Silk To Silk Clearance Constraint: (4.656mil < 10mil) Between Arc (4907.106mil,7713.307mil) on Top Overlay And Text "TP39_U_ThermoAmp2" (4130mil,7648.386mil) on Top Overlay Silk Text to Silk Clearance [4.656mil]
   Violation between Silk To Silk Clearance Constraint: (4.108mil < 10mil) Between Arc (4907.106mil,7713.307mil) on Top Overlay And Text "TP41_U_ThermoAmp2" (4415mil,7720mil) on Top Overlay Silk Text to Silk Clearance [4.108mil]
   Violation between Silk To Silk Clearance Constraint: (7.04mil < 10mil) Between Arc (4907.106mil,7713.307mil) on Top Overlay And Text "U5_U_ThermoAmp2" (4840mil,7735mil) on Top Overlay Silk Text to Silk Clearance [7.04mil]
   Violation between Silk To Silk Clearance Constraint: (8.018mil < 10mil) Between Arc (7191.812mil,1057.047mil) on Top Overlay And Text "C18" (7019mil,1037mil) on Top Overlay Silk Text to Silk Clearance [8.018mil]
   Violation between Silk To Silk Clearance Constraint: (8.868mil < 10mil) Between Text "*" (5463.441mil,1647.098mil) on Top Overlay And Track (5448.441mil,1506.075mil)(5448.441mil,1667.098mil) on Top Overlay Silk Text to Silk Clearance [8.868mil]
   Violation between Silk To Silk Clearance Constraint: (7.251mil < 10mil) Between Text "*" (5463.441mil,1647.098mil) on Top Overlay And Track (5448.441mil,1667.098mil)(5518.441mil,1667.098mil) on Top Overlay Silk Text to Silk Clearance [7.251mil]
   Violation between Silk To Silk Clearance Constraint: (8.868mil < 10mil) Between Text "*" (5576.471mil,1647.097mil) on Top Overlay And Track (5561.471mil,1506.073mil)(5561.471mil,1667.097mil) on Top Overlay Silk Text to Silk Clearance [8.868mil]
   Violation between Silk To Silk Clearance Constraint: (7.251mil < 10mil) Between Text "*" (5576.471mil,1647.097mil) on Top Overlay And Track (5561.471mil,1667.097mil)(5631.471mil,1667.097mil) on Top Overlay Silk Text to Silk Clearance [7.251mil]
   Violation between Silk To Silk Clearance Constraint: (8.901mil < 10mil) Between Text "*" (655.471mil,3142mil) on Top Overlay And Track (635.471mil,3127mil)(635.471mil,3197mil) on Top Overlay Silk Text to Silk Clearance [8.901mil]
   Violation between Silk To Silk Clearance Constraint: (8.147mil < 10mil) Between Text "*" (655.471mil,3142mil) on Top Overlay And Track (635.471mil,3127mil)(796.495mil,3127mil) on Top Overlay Silk Text to Silk Clearance [8.147mil]
   Violation between Silk To Silk Clearance Constraint: (3.818mil < 10mil) Between Text "*" (8528.852mil,1014.258mil) on Top Overlay And Track (8387.828mil,1029.258mil)(8548.852mil,1029.258mil) on Top Overlay Silk Text to Silk Clearance [3.818mil]
   Violation between Silk To Silk Clearance Constraint: (9.847mil < 10mil) Between Text "*" (8528.852mil,1014.258mil) on Top Overlay And Track (8548.852mil,959.258mil)(8548.852mil,1029.258mil) on Top Overlay Silk Text to Silk Clearance [9.847mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C19" (7066mil,1385mil) on Top Overlay And Text "TP44" (7185mil,1381mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (8.974mil < 10mil) Between Text "IC5_SG_Amp1" (1484mil,2321mil) on Top Overlay And Text "TP5_SG_Amp1" (1158.365mil,2242.045mil) on Top Overlay Silk Text to Silk Clearance [8.974mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "IC5_SG_Amp2" (1486mil,2104mil) on Top Overlay And Text "TP26_SG_Amp1" (1848.365mil,2089.565mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (9.888mil < 10mil) Between Text "IC5_SG_Amp2" (1486mil,2104mil) on Top Overlay And Text "TP5_SG_Amp2" (1160.297mil,2024.131mil) on Top Overlay Silk Text to Silk Clearance [9.888mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "IC5_SG_Amp3" (1484mil,1885mil) on Top Overlay And Text "TP26_SG_Amp2" (1850.297mil,1871.651mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "IC5_SG_Amp5" (1484mil,1444mil) on Top Overlay And Text "TP17" (1484.365mil,1443.062mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "IC5_SG_Amp8" (1486mil,785mil) on Top Overlay And Text "TP26_SG_Amp7" (1850mil,773.431mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R6_U_ThermoAmp1" (1700mil,528.425mil) on Top Overlay And Text "TP26_SG_Amp8" (1850mil,553.431mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R9_U_ThermoAmp1" (1465mil,498.425mil) on Top Overlay And Text "TP26_SG_Amp8" (1850mil,553.431mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "TP13_SG_Amp1" (1138.365mil,2062.045mil) on Top Overlay And Text "TP5_SG_Amp2" (1160.297mil,2024.131mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "TP13_SG_Amp4" (1138.365mil,1404.131mil) on Top Overlay And Text "TP17" (1484.365mil,1443.062mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (9.975mil < 10mil) Between Text "TP17" (1484.365mil,1443.062mil) on Top Overlay And Text "TP5_SG_Amp5" (1158.365mil,1364.062mil) on Top Overlay Silk Text to Silk Clearance [9.975mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "TP17" (1484.365mil,1443.062mil) on Top Overlay And Track (1554.074mil,1474.407mil)(1554.074mil,1596.454mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "TP17" (1484.365mil,1443.062mil) on Top Overlay And Track (1554.074mil,1474.407mil)(1644.625mil,1474.407mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (0.748mil < 10mil) Between Text "TP17" (1484.365mil,1443.062mil) on Top Overlay And Track (1644.625mil,1474.407mil)(1644.625mil,1596.454mil) on Top Overlay Silk Text to Silk Clearance [0.748mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "TP5_SG_Amp1" (1158.365mil,2242.045mil) on Top Overlay And Track (1554.074mil,2132.321mil)(1554.074mil,2254.368mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "TP5_SG_Amp1" (1158.365mil,2242.045mil) on Top Overlay And Track (1554.074mil,2254.368mil)(1644.625mil,2254.368mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "TP5_SG_Amp1" (1158.365mil,2242.045mil) on Top Overlay And Track (1644.625mil,2132.321mil)(1644.625mil,2254.368mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "TP5_SG_Amp2" (1160.297mil,2024.131mil) on Top Overlay And Track (1556.006mil,1914.407mil)(1556.006mil,2036.454mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "TP5_SG_Amp2" (1160.297mil,2024.131mil) on Top Overlay And Track (1556.006mil,2036.454mil)(1646.557mil,2036.454mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "TP5_SG_Amp2" (1160.297mil,2024.131mil) on Top Overlay And Track (1646.557mil,1914.407mil)(1646.557mil,2036.454mil) on Top Overlay Silk Text to Silk Clearance [0mil]
Rule Violations :36

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Matched Lengths(Tolerance=10mil) (InNet('D_N'))
Rule Violations :0

Processing Rule : Room U_ThermoAmp2 (Bounding Region = (7630mil, 10660mil, 9165mil, 11315mil) (InComponentClass('U_ThermoAmp2'))
Rule Violations :0

Processing Rule : Room U_ThermoAmp1 (Bounding Region = (4400mil, 3233.425mil, 5935mil, 3888.425mil) (InComponentClass('U_ThermoAmp1'))
Rule Violations :0

Processing Rule : Room SG_Amp1 (Bounding Region = (4614.35mil, 5352.045mil, 5659.35mil, 5568.621mil) (InComponentClass('SG_Amp1'))
Rule Violations :0

Processing Rule : Room U_USB (Bounding Region = (8022.047mil, 4240mil, 9500mil, 5340mil) (InComponentClass('U_USB'))
Rule Violations :0

Processing Rule : Room U_CAN_Tranceiver (Bounding Region = (8055.471mil, 8863.425mil, 9125.471mil, 9493.425mil) (InComponentClass('U_CAN_Tranceiver'))
Rule Violations :0

Processing Rule : Room U_36Pin_SuperSeal_Conn (Bounding Region = (0mil, 3723.071mil, 4475.748mil, 6268.583mil) (InComponentClass('U_36Pin_SuperSeal_Conn'))
Rule Violations :0

Processing Rule : Room U_SG_Power_Supplies (Bounding Region = (9977.6mil, 3833.583mil, 12682.6mil, 5073.583mil) (InComponentClass('U_SG_Power_Supplies'))
Rule Violations :0

Processing Rule : Room U_MCU_MKE185F512VLH16 (Bounding Region = (9850mil, 7833.425mil, 11720mil, 8840mil) (InComponentClass('U_MCU_MKE185F512VLH16'))
Rule Violations :0

Processing Rule : Room SG_Amp8 (Bounding Region = (4615.985mil, 3815.911mil, 5660.985mil, 4032.486mil) (InComponentClass('SG_Amp8'))
Rule Violations :0

Processing Rule : Room SG_Amp7 (Bounding Region = (4615.985mil, 4035.911mil, 5660.985mil, 4252.486mil) (InComponentClass('SG_Amp7'))
Rule Violations :0

Processing Rule : Room SG_CAN_System (Bounding Region = (6472.126mil, 3357.519mil, 7262.126mil, 3847.519mil) (InComponentClass('SG_CAN_System'))
   Violation between Room Definition: Between Room SG_CAN_System (Bounding Region = (6472.126mil, 3357.519mil, 7262.126mil, 3847.519mil) (InComponentClass('SG_CAN_System')) And SMT Small Component TP17-RCU-0C (1501.988mil,1286.896mil) on Top Layer 
Rule Violations :1

Processing Rule : Room U_RVP_OVP_LC (Bounding Region = (3360.944mil, 6093.425mil, 4305.944mil, 7373.425mil) (InComponentClass('U_RVP_OVP_LC'))
Rule Violations :0

Processing Rule : Room SG_Amp6 (Bounding Region = (4616.281mil, 4254.131mil, 5661.281mil, 4470.707mil) (InComponentClass('SG_Amp6'))
Rule Violations :0

Processing Rule : Room SG_Amp3 (Bounding Region = (4614.35mil, 4915.911mil, 5659.35mil, 5132.486mil) (InComponentClass('SG_Amp3'))
Rule Violations :0

Processing Rule : Room SG_Amp2 (Bounding Region = (4616.281mil, 5134.131mil, 5661.281mil, 5350.707mil) (InComponentClass('SG_Amp2'))
Rule Violations :0

Processing Rule : Room SG_Amp5 (Bounding Region = (4614.35mil, 4474.062mil, 5659.35mil, 4690.637mil) (InComponentClass('SG_Amp5'))
Rule Violations :0

Processing Rule : Room SG_Amp4 (Bounding Region = (4614.35mil, 4694.131mil, 5659.35mil, 4910.707mil) (InComponentClass('SG_Amp4'))
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:01