info x 46 201 0 0 0 0 0 0 VHDLvhdl_genericverilog_generic
col x 257 0 0 0 0 0 0 0 
radix x 10 0 0 0 0 0 0 0 
entity name 0 0 0 0 0 0 0 0 mux6to1
term mark 34 0 0 0 0 0 0 0 
vlib save 0 0 0 0 0 0 0 0 LIBRARY  IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;

var add 1 2 0 164 10 15 0 0 SELinSTD_LOGIC_VECTOR
var add 2 3 0 164 11 12 0 0 AinSTD_LOGIC_VECTOR
var add 3 3 0 164 11 15 0 0 BinSTD_LOGIC_VECTOR
var add 4 3 0 164 11 18 0 0 CinSTD_LOGIC_VECTOR
var add 5 3 0 164 11 21 0 0 DinSTD_LOGIC_VECTOR
var add 6 3 0 164 11 24 0 0 EinSTD_LOGIC_VECTOR
var add 7 3 0 164 11 27 0 0 FinSTD_LOGIC_VECTOR
var add 8 3 0 164 12 18 0 0 MUX_OUToutSTD_LOGIC_VECTOR
vdone xxx 0 0 0 0 0 0 0 0 
npos xxx 136 0 0 0 0 0 0 0 
cell fill 1 0 0 0 0 0 0 0 000
cell fill 1 2 0 0 0 0 0 0 001
cell fill 1 4 0 0 0 0 0 0 010
cell fill 1 6 0 0 0 0 0 0 011
cell fill 1 8 0 0 0 0 0 0 100
cell fill 1 10 0 0 0 0 0 0 101
cell fill 1 12 0 0 0 0 0 0 110
cell fill 1 14 0 0 0 0 0 0 111
cell fill 2 0 0 0 0 0 0 0 0001
cell fill 3 0 0 0 0 0 0 0 0010
cell fill 4 0 0 0 0 0 0 0 0011
cell fill 5 0 0 0 0 0 0 0 0100
cell fill 6 0 0 0 0 0 0 0 0101
cell fill 7 0 0 0 0 0 0 0 0110
cell fill 8 1 0 0 0 0 0 0 0001
cell fill 8 3 0 0 0 0 0 0 0010
cell fill 8 5 0 0 0 0 0 0 0011
cell fill 8 7 0 0 0 0 0 0 0100
cell fill 8 9 0 0 0 0 0 0 0101
cell fill 8 11 0 0 0 0 0 0 0110
time info 50 50 10 10 50 50 0 1 ns
font save -14 0 400 49 0 0 0 0 Times New Roman
src mod 0 1222443563 29621581 8 0 0 0 0 mux6to1.vhd
utd false 0 0 0 0 0 0 0 0 
cellenab on 0 0 0 0 0 0 0 0 
grid on 0 0 0 0 0 0 0 0 
com add 1 0 50 204 10 0 -67 0 Waveform created by
HDL Bencher 4.1i
Source = mux6to1.vhd
Fri Feb 27 16:20:52 2004
type info 0 0 0 0 0 0 0 0 STD_LOGICBITDOWNTO
type info 31 0 0 0 0 0 0 0 STD_LOGIC_VECTORVECTORDOWNTO
opt vhdl87 0 0 0 0 0 0 0 0 
