{"vcs1":{"timestamp_begin":1731384133.221986532, "rt":2.28, "ut":0.83, "st":0.21}}
{"vcselab":{"timestamp_begin":1731384135.570747932, "rt":1.09, "ut":0.22, "st":0.14}}
{"link":{"timestamp_begin":1731384136.740887927, "rt":0.33, "ut":0.13, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731384132.671603755}
{"VCS_COMP_START_TIME": 1731384132.671603755}
{"VCS_COMP_END_TIME": 1731384138.546742647}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+SAMPLE +notimingchecks"}
{"vcs1": {"peak_mem": 334044}}
{"stitch_vcselab": {"peak_mem": 231576}}
