Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Nov 24 16:14:05 2024
| Host         : norra1-mechrevo running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  89          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (89)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (190)
5. checking no_input_delay (1)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (89)
-------------------------
 There are 78 register/latch pins with no clock driven by root clock pin: sys_clk (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inst_clk_div_1Hz/clk_1hz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (190)
--------------------------------------------------
 There are 190 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  204          inf        0.000                      0                  204           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           204 Endpoints
Min Delay           204 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_traffic_light_optimized/light_ctrl_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            light_ctrl[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.314ns  (logic 3.977ns (54.378%)  route 3.337ns (45.622%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDCE                         0.000     0.000 r  inst_traffic_light_optimized/light_ctrl_reg[2]/C
    SLICE_X63Y27         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  inst_traffic_light_optimized/light_ctrl_reg[2]/Q
                         net (fo=1, routed)           3.337     3.793    light_ctrl_OBUF[2]
    L1                   OBUF (Prop_obuf_I_O)         3.521     7.314 r  light_ctrl_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.314    light_ctrl[2]
    L1                                                                r  light_ctrl[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_traffic_light_optimized/light_ctrl_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            light_ctrl[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.656ns  (logic 4.033ns (60.602%)  route 2.622ns (39.398%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDCE                         0.000     0.000 r  inst_traffic_light_optimized/light_ctrl_reg[1]/C
    SLICE_X64Y26         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  inst_traffic_light_optimized/light_ctrl_reg[1]/Q
                         net (fo=1, routed)           2.622     3.140    light_ctrl_OBUF[1]
    P1                   OBUF (Prop_obuf_I_O)         3.515     6.656 r  light_ctrl_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.656    light_ctrl[1]
    P1                                                                r  light_ctrl[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_traffic_light_optimized/light_ctrl_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            light_ctrl[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.058ns  (logic 3.981ns (65.726%)  route 2.076ns (34.274%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDPE                         0.000     0.000 r  inst_traffic_light_optimized/light_ctrl_reg[0]/C
    SLICE_X62Y25         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  inst_traffic_light_optimized/light_ctrl_reg[0]/Q
                         net (fo=1, routed)           2.076     2.532    light_ctrl_OBUF[0]
    W3                   OBUF (Prop_obuf_I_O)         3.525     6.058 r  light_ctrl_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.058    light_ctrl[0]
    W3                                                                r  light_ctrl[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_display_4/seg_reg[6]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.051ns  (logic 3.987ns (65.902%)  route 2.063ns (34.098%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDPE                         0.000     0.000 r  inst_display_4/seg_reg[6]/C
    SLICE_X65Y23         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  inst_display_4/seg_reg[6]/Q
                         net (fo=1, routed)           2.063     2.519    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     6.051 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.051    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_display_4/seg_reg[5]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.970ns  (logic 4.096ns (68.612%)  route 1.874ns (31.388%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDPE                         0.000     0.000 r  inst_display_4/seg_reg[5]/C
    SLICE_X65Y23         FDPE (Prop_fdpe_C_Q)         0.419     0.419 r  inst_display_4/seg_reg[5]/Q
                         net (fo=1, routed)           1.874     2.293    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.677     5.970 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.970    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_display_4/seg_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.934ns  (logic 4.127ns (69.538%)  route 1.808ns (30.462%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDPE                         0.000     0.000 r  inst_display_4/seg_reg[3]/C
    SLICE_X65Y23         FDPE (Prop_fdpe_C_Q)         0.419     0.419 r  inst_display_4/seg_reg[3]/Q
                         net (fo=1, routed)           1.808     2.227    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.708     5.934 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.934    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_display_4/seg_reg[4]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.881ns  (logic 3.976ns (67.608%)  route 1.905ns (32.392%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDPE                         0.000     0.000 r  inst_display_4/seg_reg[4]/C
    SLICE_X65Y23         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  inst_display_4/seg_reg[4]/Q
                         net (fo=1, routed)           1.905     2.361    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     5.881 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.881    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_p
                            (input port)
  Destination:            inst_display_4/sel_reg[0]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.880ns  (logic 1.453ns (24.710%)  route 4.427ns (75.290%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sys_rst_p (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_p
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  sys_rst_p_IBUF_inst/O
                         net (fo=89, routed)          4.427     5.880    inst_display_4/AS[0]
    SLICE_X65Y27         FDPE                                         f  inst_display_4/sel_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_p
                            (input port)
  Destination:            inst_display_4/sel_reg[1]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.880ns  (logic 1.453ns (24.710%)  route 4.427ns (75.290%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sys_rst_p (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_p
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  sys_rst_p_IBUF_inst/O
                         net (fo=89, routed)          4.427     5.880    inst_display_4/AS[0]
    SLICE_X65Y27         FDPE                                         f  inst_display_4/sel_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_p
                            (input port)
  Destination:            inst_display_4/sel_reg[2]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.880ns  (logic 1.453ns (24.710%)  route 4.427ns (75.290%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sys_rst_p (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_p
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  sys_rst_p_IBUF_inst/O
                         net (fo=89, routed)          4.427     5.880    inst_display_4/AS[0]
    SLICE_X65Y27         FDPE                                         f  inst_display_4/sel_reg[2]/PRE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_display_4/sel_reg_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            inst_display_4/sel_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.128ns (48.640%)  route 0.135ns (51.360%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDPE                         0.000     0.000 r  inst_display_4/sel_reg_reg[0]/C
    SLICE_X65Y24         FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  inst_display_4/sel_reg_reg[0]/Q
                         net (fo=2, routed)           0.135     0.263    inst_display_4/sel_reg[0]
    SLICE_X65Y24         FDPE                                         r  inst_display_4/sel_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_display_4/sel_reg_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            inst_display_4/sel_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.128ns (48.591%)  route 0.135ns (51.409%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDPE                         0.000     0.000 r  inst_display_4/sel_reg_reg[1]/C
    SLICE_X65Y24         FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  inst_display_4/sel_reg_reg[1]/Q
                         net (fo=2, routed)           0.135     0.263    inst_display_4/sel_reg[1]
    SLICE_X65Y24         FDPE                                         r  inst_display_4/sel_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_display_4/flag_1ms_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_display_4/cnt_sel_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.148ns (55.285%)  route 0.120ns (44.715%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDCE                         0.000     0.000 r  inst_display_4/flag_1ms_reg/C
    SLICE_X64Y22         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  inst_display_4/flag_1ms_reg/Q
                         net (fo=12, routed)          0.120     0.268    inst_display_4/flag_1ms_reg_n_0
    SLICE_X64Y24         FDCE                                         r  inst_display_4/cnt_sel_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_display_4/flag_1ms_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_display_4/cnt_sel_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.148ns (55.285%)  route 0.120ns (44.715%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDCE                         0.000     0.000 r  inst_display_4/flag_1ms_reg/C
    SLICE_X64Y22         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  inst_display_4/flag_1ms_reg/Q
                         net (fo=12, routed)          0.120     0.268    inst_display_4/flag_1ms_reg_n_0
    SLICE_X64Y24         FDCE                                         r  inst_display_4/cnt_sel_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_display_4/flag_1ms_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_display_4/cnt_sel_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.148ns (55.285%)  route 0.120ns (44.715%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDCE                         0.000     0.000 r  inst_display_4/flag_1ms_reg/C
    SLICE_X64Y22         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  inst_display_4/flag_1ms_reg/Q
                         net (fo=12, routed)          0.120     0.268    inst_display_4/flag_1ms_reg_n_0
    SLICE_X64Y24         FDCE                                         r  inst_display_4/cnt_sel_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_display_4/flag_1ms_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_display_4/cnt_sel_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.148ns (55.285%)  route 0.120ns (44.715%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDCE                         0.000     0.000 r  inst_display_4/flag_1ms_reg/C
    SLICE_X64Y22         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  inst_display_4/flag_1ms_reg/Q
                         net (fo=12, routed)          0.120     0.268    inst_display_4/flag_1ms_reg_n_0
    SLICE_X64Y24         FDCE                                         r  inst_display_4/cnt_sel_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_display_4/flag_1ms_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_display_4/data_disp_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.148ns (55.285%)  route 0.120ns (44.715%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDCE                         0.000     0.000 r  inst_display_4/flag_1ms_reg/C
    SLICE_X64Y22         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  inst_display_4/flag_1ms_reg/Q
                         net (fo=12, routed)          0.120     0.268    inst_display_4/flag_1ms_reg_n_0
    SLICE_X64Y24         FDCE                                         r  inst_display_4/data_disp_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_display_4/sel_reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_display_4/sel_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.141ns (47.633%)  route 0.155ns (52.367%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDCE                         0.000     0.000 r  inst_display_4/sel_reg_reg[3]/C
    SLICE_X65Y24         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  inst_display_4/sel_reg_reg[3]/Q
                         net (fo=2, routed)           0.155     0.296    inst_display_4/sel_reg[3]
    SLICE_X65Y24         FDPE                                         r  inst_display_4/sel_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_traffic_light_optimized/current_state_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            inst_traffic_light_optimized/light_ctrl_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           2  (FDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDPE                         0.000     0.000 r  inst_traffic_light_optimized/current_state_reg[1]/C
    SLICE_X65Y26         FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  inst_traffic_light_optimized/current_state_reg[1]/Q
                         net (fo=12, routed)          0.110     0.251    inst_traffic_light_optimized/current_state[1]
    SLICE_X64Y26         LUT3 (Prop_lut3_I0_O)        0.045     0.296 r  inst_traffic_light_optimized/light_ctrl[1]_i_1/O
                         net (fo=1, routed)           0.000     0.296    inst_traffic_light_optimized/light_ctrl[1]_i_1_n_0
    SLICE_X64Y26         FDCE                                         r  inst_traffic_light_optimized/light_ctrl_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_traffic_light_optimized/current_state_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            inst_traffic_light_optimized/light_t_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.189ns (63.138%)  route 0.110ns (36.862%))
  Logic Levels:           2  (FDPE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDPE                         0.000     0.000 r  inst_traffic_light_optimized/current_state_reg[1]/C
    SLICE_X65Y26         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  inst_traffic_light_optimized/current_state_reg[1]/Q
                         net (fo=12, routed)          0.110     0.251    inst_traffic_light_optimized/current_state[1]
    SLICE_X64Y26         LUT5 (Prop_lut5_I2_O)        0.048     0.299 r  inst_traffic_light_optimized/light_t[3]_i_1/O
                         net (fo=1, routed)           0.000     0.299    inst_traffic_light_optimized/light_t_0[3]
    SLICE_X64Y26         FDCE                                         r  inst_traffic_light_optimized/light_t_reg[3]/D
  -------------------------------------------------------------------    -------------------





