
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.50+56 (git sha1 176131b50, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)

-- Running command `tcl edalize_yosys_template.tcl' --
[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Verilog-2005 frontend: src/serv_1.0.2/rtl/serv_shift.v
Parsing Verilog input from `src/serv_1.0.2/rtl/serv_shift.v' to AST representation.
Storing AST representation for module `$abstract\serv_shift'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: src/serv_1.0.2/rtl/serv_bufreg.v
Parsing Verilog input from `src/serv_1.0.2/rtl/serv_bufreg.v' to AST representation.
Storing AST representation for module `$abstract\serv_bufreg'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: src/serv_1.0.2/rtl/serv_alu.v
Parsing Verilog input from `src/serv_1.0.2/rtl/serv_alu.v' to AST representation.
Storing AST representation for module `$abstract\serv_alu'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: src/serv_1.0.2/rtl/serv_csr.v
Parsing Verilog input from `src/serv_1.0.2/rtl/serv_csr.v' to AST representation.
Storing AST representation for module `$abstract\serv_csr'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: src/serv_1.0.2/rtl/serv_ctrl.v
Parsing Verilog input from `src/serv_1.0.2/rtl/serv_ctrl.v' to AST representation.
Storing AST representation for module `$abstract\serv_ctrl'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: src/serv_1.0.2/rtl/serv_decode.v
Parsing Verilog input from `src/serv_1.0.2/rtl/serv_decode.v' to AST representation.
Storing AST representation for module `$abstract\serv_decode'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: src/serv_1.0.2/rtl/serv_mem_if.v
Parsing Verilog input from `src/serv_1.0.2/rtl/serv_mem_if.v' to AST representation.
Storing AST representation for module `$abstract\serv_mem_if'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: src/serv_1.0.2/rtl/serv_rf_if.v
Parsing Verilog input from `src/serv_1.0.2/rtl/serv_rf_if.v' to AST representation.
Storing AST representation for module `$abstract\serv_rf_if'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: src/serv_1.0.2/rtl/serv_rf_ram_if.v
Parsing Verilog input from `src/serv_1.0.2/rtl/serv_rf_ram_if.v' to AST representation.
Storing AST representation for module `$abstract\serv_rf_ram_if'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: src/serv_1.0.2/rtl/serv_rf_ram.v
Parsing Verilog input from `src/serv_1.0.2/rtl/serv_rf_ram.v' to AST representation.
Storing AST representation for module `$abstract\serv_rf_ram'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: src/serv_1.0.2/rtl/serv_state.v
Parsing Verilog input from `src/serv_1.0.2/rtl/serv_state.v' to AST representation.
Storing AST representation for module `$abstract\serv_state'.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: src/serv_1.0.2/rtl/serv_top.v
Parsing Verilog input from `src/serv_1.0.2/rtl/serv_top.v' to AST representation.
Storing AST representation for module `$abstract\serv_top'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: src/serv_1.0.2/rtl/serv_rf_top.v
Parsing Verilog input from `src/serv_1.0.2/rtl/serv_rf_top.v' to AST representation.
Storing AST representation for module `$abstract\serv_rf_top'.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: src/verilog-axis_0-r3/rtl/arbiter.v
Parsing Verilog input from `src/verilog-axis_0-r3/rtl/arbiter.v' to AST representation.
Storing AST representation for module `$abstract\arbiter'.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: src/verilog-axis_0-r3/rtl/priority_encoder.v
Parsing Verilog input from `src/verilog-axis_0-r3/rtl/priority_encoder.v' to AST representation.
Storing AST representation for module `$abstract\priority_encoder'.
Successfully finished Verilog frontend.

16. Executing Verilog-2005 frontend: src/verilog-axis_0-r3/rtl/axis_arb_mux.v
Parsing Verilog input from `src/verilog-axis_0-r3/rtl/axis_arb_mux.v' to AST representation.
Storing AST representation for module `$abstract\axis_arb_mux'.
Successfully finished Verilog frontend.

17. Executing Verilog-2005 frontend: src/verilog-axis_0-r3/rtl/axis_async_fifo.v
Parsing Verilog input from `src/verilog-axis_0-r3/rtl/axis_async_fifo.v' to AST representation.
Storing AST representation for module `$abstract\axis_async_fifo'.
Successfully finished Verilog frontend.

18. Executing Verilog-2005 frontend: src/serving_1.0.2/serving/serving_arbiter.v
Parsing Verilog input from `src/serving_1.0.2/serving/serving_arbiter.v' to AST representation.
Storing AST representation for module `$abstract\serving_arbiter'.
Successfully finished Verilog frontend.

19. Executing Verilog-2005 frontend: src/serving_1.0.2/serving/serving_mux.v
Parsing Verilog input from `src/serving_1.0.2/serving/serving_mux.v' to AST representation.
Storing AST representation for module `$abstract\serving_mux'.
Successfully finished Verilog frontend.

20. Executing Verilog-2005 frontend: src/serving_1.0.2/serving/serving_ram.v
Parsing Verilog input from `src/serving_1.0.2/serving/serving_ram.v' to AST representation.
Storing AST representation for module `$abstract\serving_ram'.
Successfully finished Verilog frontend.

21. Executing Verilog-2005 frontend: src/serving_1.0.2/serving/serving.v
Parsing Verilog input from `src/serving_1.0.2/serving/serving.v' to AST representation.
Storing AST representation for module `$abstract\serving'.
Successfully finished Verilog frontend.

22. Executing Verilog-2005 frontend: src/corescore_0/rtl/wb2axis.v
Parsing Verilog input from `src/corescore_0/rtl/wb2axis.v' to AST representation.
Storing AST representation for module `$abstract\wb2axis'.
Successfully finished Verilog frontend.

23. Executing Verilog-2005 frontend: src/corescore_0/rtl/base.v
Parsing Verilog input from `src/corescore_0/rtl/base.v' to AST representation.
Storing AST representation for module `$abstract\base'.
Successfully finished Verilog frontend.

24. Executing Verilog-2005 frontend: src/corescore_0/rtl/emitter_uart.v
Parsing Verilog input from `src/corescore_0/rtl/emitter_uart.v' to AST representation.
Storing AST representation for module `$abstract\emitter_uart'.
Successfully finished Verilog frontend.

25. Executing Verilog-2005 frontend: src/corescore_0/rtl/corescore_gowin_yosys.v
Parsing Verilog input from `src/corescore_0/rtl/corescore_gowin_yosys.v' to AST representation.
Storing AST representation for module `$abstract\corescore_gowin_yosys'.
Successfully finished Verilog frontend.

26. Executing Verilog-2005 frontend: src/corescore_0/rtl/gw2a18_clk_gen.v
Parsing Verilog input from `src/corescore_0/rtl/gw2a18_clk_gen.v' to AST representation.
Storing AST representation for module `$abstract\clkgen'.
Successfully finished Verilog frontend.

27. Executing Verilog-2005 frontend: src/corescore-corescorecore_0/corescorecore.v
Parsing Verilog input from `src/corescore-corescorecore_0/corescorecore.v' to AST representation.
Storing AST representation for module `$abstract\corescorecore'.
Successfully finished Verilog frontend.

28. Executing SYNTH_GOWIN pass.

28.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/gowin/cells_sim.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/gowin/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\__APICULA_LUT5'.
Generating RTLIL representation for module `\__APICULA_LUT6'.
Generating RTLIL representation for module `\__APICULA_LUT7'.
Generating RTLIL representation for module `\__APICULA_LUT8'.
Generating RTLIL representation for module `\MUX2'.
Generating RTLIL representation for module `\MUX2_LUT5'.
Generating RTLIL representation for module `\MUX2_LUT6'.
Generating RTLIL representation for module `\MUX2_LUT7'.
Generating RTLIL representation for module `\MUX2_LUT8'.
Generating RTLIL representation for module `\DFF'.
Generating RTLIL representation for module `\DFFE'.
Generating RTLIL representation for module `\DFFS'.
Generating RTLIL representation for module `\DFFSE'.
Generating RTLIL representation for module `\DFFR'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DFFP'.
Generating RTLIL representation for module `\DFFPE'.
Generating RTLIL representation for module `\DFFC'.
Generating RTLIL representation for module `\DFFCE'.
Generating RTLIL representation for module `\DFFN'.
Generating RTLIL representation for module `\DFFNE'.
Generating RTLIL representation for module `\DFFNS'.
Generating RTLIL representation for module `\DFFNSE'.
Generating RTLIL representation for module `\DFFNR'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFNP'.
Generating RTLIL representation for module `\DFFNPE'.
Generating RTLIL representation for module `\DFFNC'.
Generating RTLIL representation for module `\DFFNCE'.
Generating RTLIL representation for module `\VCC'.
Generating RTLIL representation for module `\GND'.
Generating RTLIL representation for module `\IBUF'.
Generating RTLIL representation for module `\OBUF'.
Generating RTLIL representation for module `\TBUF'.
Generating RTLIL representation for module `\IOBUF'.
Generating RTLIL representation for module `\ELVDS_OBUF'.
Generating RTLIL representation for module `\TLVDS_OBUF'.
Generating RTLIL representation for module `\OSER4'.
Generating RTLIL representation for module `\OSER4_MEM'.
Generating RTLIL representation for module `\OSER8'.
Generating RTLIL representation for module `\OSER10'.
Generating RTLIL representation for module `\OVIDEO'.
Generating RTLIL representation for module `\OSER16'.
Generating RTLIL representation for module `\IDES4'.
Generating RTLIL representation for module `\IDES4_MEM'.
Generating RTLIL representation for module `\IDES8'.
Generating RTLIL representation for module `\IDES10'.
Generating RTLIL representation for module `\IVIDEO'.
Generating RTLIL representation for module `\IDES16'.
Generating RTLIL representation for module `\IDDR'.
Generating RTLIL representation for module `\IDDRC'.
Generating RTLIL representation for module `\DQS'.
Generating RTLIL representation for module `\ODDR'.
Generating RTLIL representation for module `\ODDRC'.
Generating RTLIL representation for module `\GSR'.
Generating RTLIL representation for module `\BANDGAP'.
Generating RTLIL representation for module `\ALU'.
Generating RTLIL representation for module `\RAM16S1'.
Generating RTLIL representation for module `\RAM16S2'.
Generating RTLIL representation for module `\RAM16S4'.
Generating RTLIL representation for module `\RAM16SDP1'.
Generating RTLIL representation for module `\RAM16SDP2'.
Generating RTLIL representation for module `\RAM16SDP4'.
Generating RTLIL representation for module `\SP'.
Generating RTLIL representation for module `\SPX9'.
Generating RTLIL representation for module `\SDP'.
Generating RTLIL representation for module `\SDPX9'.
Generating RTLIL representation for module `\DP'.
Generating RTLIL representation for module `\DPX9'.
Generating RTLIL representation for module `\rPLL'.
Generating RTLIL representation for module `\PLLVR'.
Generating RTLIL representation for module `\OSC'.
Generating RTLIL representation for module `\OSCZ'.
Generating RTLIL representation for module `\OSCF'.
Generating RTLIL representation for module `\OSCH'.
Generating RTLIL representation for module `\OSCW'.
Generating RTLIL representation for module `\OSCO'.
Generating RTLIL representation for module `\DCS'.
Generating RTLIL representation for module `\EMCU'.
Successfully finished Verilog frontend.

28.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/gowin/cells_xtra_gw1n.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/gowin/cells_xtra_gw1n.v' to AST representation.
Generating RTLIL representation for module `\MUX2_MUX8'.
Generating RTLIL representation for module `\MUX2_MUX16'.
Generating RTLIL representation for module `\MUX2_MUX32'.
Generating RTLIL representation for module `\MUX4'.
Generating RTLIL representation for module `\MUX8'.
Generating RTLIL representation for module `\MUX16'.
Generating RTLIL representation for module `\MUX32'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\LUT7'.
Generating RTLIL representation for module `\LUT8'.
Generating RTLIL representation for module `\DL'.
Generating RTLIL representation for module `\DLE'.
Generating RTLIL representation for module `\DLC'.
Generating RTLIL representation for module `\DLCE'.
Generating RTLIL representation for module `\DLP'.
Generating RTLIL representation for module `\DLPE'.
Generating RTLIL representation for module `\DLN'.
Generating RTLIL representation for module `\DLNE'.
Generating RTLIL representation for module `\DLNC'.
Generating RTLIL representation for module `\DLNCE'.
Generating RTLIL representation for module `\DLNP'.
Generating RTLIL representation for module `\DLNPE'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\IODELAY'.
Generating RTLIL representation for module `\IEM'.
Generating RTLIL representation for module `\ROM16'.
Generating RTLIL representation for module `\ROM'.
Generating RTLIL representation for module `\ROMX9'.
Generating RTLIL representation for module `\rSDP'.
Generating RTLIL representation for module `\rSDPX9'.
Generating RTLIL representation for module `\rROM'.
Generating RTLIL representation for module `\rROMX9'.
Generating RTLIL representation for module `\pROM'.
Generating RTLIL representation for module `\pROMX9'.
Generating RTLIL representation for module `\SDPB'.
Generating RTLIL representation for module `\SDPX9B'.
Generating RTLIL representation for module `\DPB'.
Generating RTLIL representation for module `\DPX9B'.
Generating RTLIL representation for module `\PADD18'.
Generating RTLIL representation for module `\PADD9'.
Generating RTLIL representation for module `\MULT9X9'.
Generating RTLIL representation for module `\MULT18X18'.
Generating RTLIL representation for module `\MULT36X36'.
Generating RTLIL representation for module `\MULTALU36X18'.
Generating RTLIL representation for module `\MULTADDALU18X18'.
Generating RTLIL representation for module `\MULTALU18X18'.
Generating RTLIL representation for module `\ALU54D'.
Generating RTLIL representation for module `\BUFG'.
Generating RTLIL representation for module `\BUFS'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\TLVDS_IBUF'.
Generating RTLIL representation for module `\TLVDS_TBUF'.
Generating RTLIL representation for module `\TLVDS_IOBUF'.
Generating RTLIL representation for module `\ELVDS_IBUF'.
Generating RTLIL representation for module `\ELVDS_TBUF'.
Generating RTLIL representation for module `\ELVDS_IOBUF'.
Generating RTLIL representation for module `\MIPI_IBUF'.
Generating RTLIL representation for module `\MIPI_IBUF_HS'.
Generating RTLIL representation for module `\MIPI_IBUF_LP'.
Generating RTLIL representation for module `\MIPI_OBUF'.
Generating RTLIL representation for module `\MIPI_OBUF_A'.
Generating RTLIL representation for module `\ELVDS_IBUF_MIPI'.
Generating RTLIL representation for module `\I3C_IOBUF'.
Generating RTLIL representation for module `\TLVDS_OEN_BK'.
Generating RTLIL representation for module `\CLKDIV'.
Generating RTLIL representation for module `\DHCEN'.
Generating RTLIL representation for module `\DLL'.
Generating RTLIL representation for module `\DLLDLY'.
Generating RTLIL representation for module `\FLASH96K'.
Generating RTLIL representation for module `\FLASH256K'.
Generating RTLIL representation for module `\FLASH608K'.
Generating RTLIL representation for module `\DQCE'.
Generating RTLIL representation for module `\CLKDIV2'.
Generating RTLIL representation for module `\DCC'.
Generating RTLIL representation for module `\DHCENC'.
Generating RTLIL representation for module `\FLASH64K'.
Generating RTLIL representation for module `\FLASH64KZ'.
Generating RTLIL representation for module `\I3C'.
Generating RTLIL representation for module `\IODELAYA'.
Generating RTLIL representation for module `\IODELAYC'.
Generating RTLIL representation for module `\SPMI'.
Generating RTLIL representation for module `\IODELAYB'.
Generating RTLIL representation for module `\PLLO'.
Generating RTLIL representation for module `\DCCG'.
Generating RTLIL representation for module `\FLASH96KA'.
Generating RTLIL representation for module `\MIPI_DPHY_RX'.
Generating RTLIL representation for module `\CLKDIVG'.
Generating RTLIL representation for module `\PWRGRD'.
Successfully finished Verilog frontend.

28.3. Executing HIERARCHY pass (managing design hierarchy).

28.4. Executing AST frontend in derive mode using pre-parsed AST for module `\corescore_gowin_yosys'.
Generating RTLIL representation for module `\corescore_gowin_yosys'.

28.4.1. Analyzing design hierarchy..
Top module:  \corescore_gowin_yosys

28.4.2. Executing AST frontend in derive mode using pre-parsed AST for module `\emitter_uart'.
Generating RTLIL representation for module `\emitter_uart'.

28.4.3. Executing AST frontend in derive mode using pre-parsed AST for module `\corescorecore'.
Generating RTLIL representation for module `\corescorecore'.

28.4.4. Executing AST frontend in derive mode using pre-parsed AST for module `\clkgen'.
Generating RTLIL representation for module `\clkgen'.
src/corescore_0/rtl/gw2a18_clk_gen.v:63: Warning: Identifier `\clk_54' is implicitly declared.
src/corescore_0/rtl/gw2a18_clk_gen.v:64: Warning: Identifier `\clk_108' is implicitly declared.

28.4.5. Analyzing design hierarchy..
Top module:  \corescore_gowin_yosys
Used module:     \emitter_uart
Used module:     \corescorecore
Used module:     \clkgen
Parameter \S_COUNT = 48
Parameter \DATA_WIDTH = 8
Parameter \KEEP_ENABLE = 0
Parameter \KEEP_WIDTH = 1
Parameter \ID_ENABLE = 0
Parameter \ID_WIDTH = 8
Parameter \DEST_ENABLE = 0
Parameter \DEST_WIDTH = 8
Parameter \USER_ENABLE = 0
Parameter \USER_WIDTH = 1
Parameter \ARB_TYPE = 88'0101001001001111010101010100111001000100010111110101001001001111010000100100100101001110
Parameter \LSB_PRIORITY = 1212761928

28.4.6. Executing AST frontend in derive mode using pre-parsed AST for module `\axis_arb_mux'.
Parameter \S_COUNT = 48
Parameter \DATA_WIDTH = 8
Parameter \KEEP_ENABLE = 0
Parameter \KEEP_WIDTH = 1
Parameter \ID_ENABLE = 0
Parameter \ID_WIDTH = 8
Parameter \DEST_ENABLE = 0
Parameter \DEST_WIDTH = 8
Parameter \USER_ENABLE = 0
Parameter \USER_WIDTH = 1
Parameter \ARB_TYPE = 88'0101001001001111010101010100111001000100010111110101001001001111010000100100100101001110
Parameter \LSB_PRIORITY = 1212761928
Generating RTLIL representation for module `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011011100101110011010000110010101111000
Parameter \memsize = 256

28.4.7. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011011100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$05b4b6ff0630d873468e2ed54e4d50b4daa0fc53\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011011000101110011010000110010101111000
Parameter \memsize = 256

28.4.8. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011011000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$83ccea1cce6bf643b81c2c63e37c29579fa1cc21\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011010100101110011010000110010101111000
Parameter \memsize = 256

28.4.9. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011010100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$8372d906c328ffab18765707c6b0ab2d8e27498d\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011010000101110011010000110010101111000
Parameter \memsize = 256

28.4.10. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011010000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$f6d3ce2d06ba1899f8e935556c49606bf3be4aa4\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011001100101110011010000110010101111000
Parameter \memsize = 256

28.4.11. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011001100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$17675f496c0f425cc88e588a6586d619257605b6\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011001000101110011010000110010101111000
Parameter \memsize = 256

28.4.12. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011001000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$65b9b6e56c86dd45ca7917ef59a6e89fe00b1d55\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011000100101110011010000110010101111000
Parameter \memsize = 256

28.4.13. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011000100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$978d433a3cf1c2252cdb16ff788d7782d53f5c00\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011000000101110011010000110010101111000
Parameter \memsize = 256

28.4.14. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011000000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$06e452158890c11e3034004b9955e1b14f3b287e\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011100100101110011010000110010101111000
Parameter \memsize = 256

28.4.15. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011100100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$cb2c8438f7b6cacfc6d048983a6ba3c107cee042\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011100000101110011010000110010101111000
Parameter \memsize = 256

28.4.16. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011100000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$f5c074dc8b52e2744af0bcb265a6f7dd842f48a8\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011011100101110011010000110010101111000
Parameter \memsize = 256

28.4.17. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011011100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$d4f4feb1f9c7429d78da546afa100616abc9b7b3\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011011000101110011010000110010101111000
Parameter \memsize = 256

28.4.18. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011011000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$784656c213ce5859cd8a68234e7d24a5941c2216\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011010100101110011010000110010101111000
Parameter \memsize = 256

28.4.19. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011010100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$ae853bf1ce62a310899724d63f13e4faaff07935\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011010000101110011010000110010101111000
Parameter \memsize = 256

28.4.20. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011010000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$200a5e095d20afd308e2e9d877a1cc2cf58da375\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011001100101110011010000110010101111000
Parameter \memsize = 256

28.4.21. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011001100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$16cc1c395de98ee56afc93090eee9919c13787e2\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011001000101110011010000110010101111000
Parameter \memsize = 256

28.4.22. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011001000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$03a01f228bebae3b1c273baea17507a9cb3e5b43\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011000100101110011010000110010101111000
Parameter \memsize = 256

28.4.23. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011000100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$44098c524b8c2bb063afaf91a867936aa2be2345\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011000000101110011010000110010101111000
Parameter \memsize = 256

28.4.24. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011000000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$b92177639916aadf4ae780cd2674ffad07bad577\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011100100101110011010000110010101111000
Parameter \memsize = 256

28.4.25. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011100100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$4821547bd9110a252585dfb69a79981e24cd0ab5\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011100000101110011010000110010101111000
Parameter \memsize = 256

28.4.26. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011100000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$c1752925c894e836aacbf002506189702869b8b2\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011011100101110011010000110010101111000
Parameter \memsize = 256

28.4.27. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011011100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$c40e648c4860238a18f5b78cb40fd7c9f62daa63\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011011000101110011010000110010101111000
Parameter \memsize = 256

28.4.28. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011011000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$6fe4532c7f3a889e5a835da106d74c56095a45f7\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011010100101110011010000110010101111000
Parameter \memsize = 256

28.4.29. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011010100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$6b918181e6fdf7d76ee00784eeed18b1d4d7dcf1\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011010000101110011010000110010101111000
Parameter \memsize = 256

28.4.30. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011010000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$5f7da5f421199bdecfd049ec048e19ab202bc150\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011001100101110011010000110010101111000
Parameter \memsize = 256

28.4.31. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011001100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$2a0bfa7edcc97648f568a4242bd0229921765e5d\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011001000101110011010000110010101111000
Parameter \memsize = 256

28.4.32. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011001000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$6805cd971427cc9afe9924e677330fb22b612e4f\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011000100101110011010000110010101111000
Parameter \memsize = 256

28.4.33. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011000100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$3dcfd8e66b59d4ac1dab07db079ef2debe25af88\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011000000101110011010000110010101111000
Parameter \memsize = 256

28.4.34. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011000000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$4e30bc566f3ba8c3620c99b18c9a35bfc5f1d02f\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011100100101110011010000110010101111000
Parameter \memsize = 256

28.4.35. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011100100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$1e45822b55c85e6ea5754d44bf567d8042945f11\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011100000101110011010000110010101111000
Parameter \memsize = 256

28.4.36. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011100000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$946918e8c107e6603d6e824354fe18bc76e2bbb0\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011011100101110011010000110010101111000
Parameter \memsize = 256

28.4.37. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011011100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$87229684cdd249854de4f1a34a5e886ae5888675\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011011000101110011010000110010101111000
Parameter \memsize = 256

28.4.38. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011011000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$30b65e5892474a04c0964aaad782cd795bd1c202\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011010100101110011010000110010101111000
Parameter \memsize = 256

28.4.39. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011010100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$a568aedbf4695d6726c3fe66bc9e20f2bd695eaa\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011010000101110011010000110010101111000
Parameter \memsize = 256

28.4.40. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011010000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$073300fb16c043819b11d630c08752b251659e86\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011001100101110011010000110010101111000
Parameter \memsize = 256

28.4.41. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011001100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$9cb90a6d5792b3dcce6abb5a27d353dff2c2a43d\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011001000101110011010000110010101111000
Parameter \memsize = 256

28.4.42. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011001000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$59fec3ead08369d96974b1c1974e3f35176aacd7\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011000100101110011010000110010101111000
Parameter \memsize = 256

28.4.43. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011000100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$3ee35759a5fea68abedf11d28eded1d9858a2e3e\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011000000101110011010000110010101111000
Parameter \memsize = 256

28.4.44. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011000000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$401d97c452c6e4c245acf90cdcdd5c1422fe24aa\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011100100101110011010000110010101111000
Parameter \memsize = 256

28.4.45. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011100100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$e16c89eef7d3631cd75bc67a5fcf8e5271b26177\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011100000101110011010000110010101111000
Parameter \memsize = 256

28.4.46. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011100000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$64bd0fdd218743947e184567838b6fc73e111621\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011011100101110011010000110010101111000
Parameter \memsize = 256

28.4.47. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011011100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$c8a61ef81eefc5c1f154b242ed545363b774f842\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011011000101110011010000110010101111000
Parameter \memsize = 256

28.4.48. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011011000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$7f924f35a5e2f58881d24fc6977e718246938553\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011010100101110011010000110010101111000
Parameter \memsize = 256

28.4.49. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011010100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$41fd58f2128532411b882d1ffd919118bb6c5bec\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011010000101110011010000110010101111000
Parameter \memsize = 256

28.4.50. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011010000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$fd07c84c807d20ab819649208d717c026e5af6e6\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011001100101110011010000110010101111000
Parameter \memsize = 256

28.4.51. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011001100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$2d547cd87901826b0740ee862ded4a46ab6cb209\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011001000101110011010000110010101111000
Parameter \memsize = 256

28.4.52. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011001000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$a7f7672ef067092ba3b80ab6886b7d64ce1ebc24\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011000100101110011010000110010101111000
Parameter \memsize = 256

28.4.53. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011000100101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$655ee4b7c2cbc3e6f829bdeb685e9843abbd0458\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011000000101110011010000110010101111000
Parameter \memsize = 256

28.4.54. Executing AST frontend in derive mode using pre-parsed AST for module `\base'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011000000101110011010000110010101111000
Parameter \memsize = 256
Generating RTLIL representation for module `$paramod$342e48568c05328a532ae4e7a43bcc9cd58bd1d3\base'.

28.4.55. Analyzing design hierarchy..
Top module:  \corescore_gowin_yosys
Used module:     \emitter_uart
Used module:     \corescorecore
Used module:         $paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux
Used module:         $paramod$05b4b6ff0630d873468e2ed54e4d50b4daa0fc53\base
Used module:         $paramod$83ccea1cce6bf643b81c2c63e37c29579fa1cc21\base
Used module:         $paramod$8372d906c328ffab18765707c6b0ab2d8e27498d\base
Used module:         $paramod$f6d3ce2d06ba1899f8e935556c49606bf3be4aa4\base
Used module:         $paramod$17675f496c0f425cc88e588a6586d619257605b6\base
Used module:         $paramod$65b9b6e56c86dd45ca7917ef59a6e89fe00b1d55\base
Used module:         $paramod$978d433a3cf1c2252cdb16ff788d7782d53f5c00\base
Used module:         $paramod$06e452158890c11e3034004b9955e1b14f3b287e\base
Used module:         $paramod$cb2c8438f7b6cacfc6d048983a6ba3c107cee042\base
Used module:         $paramod$f5c074dc8b52e2744af0bcb265a6f7dd842f48a8\base
Used module:         $paramod$d4f4feb1f9c7429d78da546afa100616abc9b7b3\base
Used module:         $paramod$784656c213ce5859cd8a68234e7d24a5941c2216\base
Used module:         $paramod$ae853bf1ce62a310899724d63f13e4faaff07935\base
Used module:         $paramod$200a5e095d20afd308e2e9d877a1cc2cf58da375\base
Used module:         $paramod$16cc1c395de98ee56afc93090eee9919c13787e2\base
Used module:         $paramod$03a01f228bebae3b1c273baea17507a9cb3e5b43\base
Used module:         $paramod$44098c524b8c2bb063afaf91a867936aa2be2345\base
Used module:         $paramod$b92177639916aadf4ae780cd2674ffad07bad577\base
Used module:         $paramod$4821547bd9110a252585dfb69a79981e24cd0ab5\base
Used module:         $paramod$c1752925c894e836aacbf002506189702869b8b2\base
Used module:         $paramod$c40e648c4860238a18f5b78cb40fd7c9f62daa63\base
Used module:         $paramod$6fe4532c7f3a889e5a835da106d74c56095a45f7\base
Used module:         $paramod$6b918181e6fdf7d76ee00784eeed18b1d4d7dcf1\base
Used module:         $paramod$5f7da5f421199bdecfd049ec048e19ab202bc150\base
Used module:         $paramod$2a0bfa7edcc97648f568a4242bd0229921765e5d\base
Used module:         $paramod$6805cd971427cc9afe9924e677330fb22b612e4f\base
Used module:         $paramod$3dcfd8e66b59d4ac1dab07db079ef2debe25af88\base
Used module:         $paramod$4e30bc566f3ba8c3620c99b18c9a35bfc5f1d02f\base
Used module:         $paramod$1e45822b55c85e6ea5754d44bf567d8042945f11\base
Used module:         $paramod$946918e8c107e6603d6e824354fe18bc76e2bbb0\base
Used module:         $paramod$87229684cdd249854de4f1a34a5e886ae5888675\base
Used module:         $paramod$30b65e5892474a04c0964aaad782cd795bd1c202\base
Used module:         $paramod$a568aedbf4695d6726c3fe66bc9e20f2bd695eaa\base
Used module:         $paramod$073300fb16c043819b11d630c08752b251659e86\base
Used module:         $paramod$9cb90a6d5792b3dcce6abb5a27d353dff2c2a43d\base
Used module:         $paramod$59fec3ead08369d96974b1c1974e3f35176aacd7\base
Used module:         $paramod$3ee35759a5fea68abedf11d28eded1d9858a2e3e\base
Used module:         $paramod$401d97c452c6e4c245acf90cdcdd5c1422fe24aa\base
Used module:         $paramod$e16c89eef7d3631cd75bc67a5fcf8e5271b26177\base
Used module:         $paramod$64bd0fdd218743947e184567838b6fc73e111621\base
Used module:         $paramod$c8a61ef81eefc5c1f154b242ed545363b774f842\base
Used module:         $paramod$7f924f35a5e2f58881d24fc6977e718246938553\base
Used module:         $paramod$41fd58f2128532411b882d1ffd919118bb6c5bec\base
Used module:         $paramod$fd07c84c807d20ab819649208d717c026e5af6e6\base
Used module:         $paramod$2d547cd87901826b0740ee862ded4a46ab6cb209\base
Used module:         $paramod$a7f7672ef067092ba3b80ab6886b7d64ce1ebc24\base
Used module:         $paramod$655ee4b7c2cbc3e6f829bdeb685e9843abbd0458\base
Used module:         $paramod$342e48568c05328a532ae4e7a43bcc9cd58bd1d3\base
Used module:     \clkgen
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011011100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.56. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011011100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$b787f0d8c78dad4339041b811b0fe3e15efccc4c\serving'.

28.4.57. Executing AST frontend in derive mode using pre-parsed AST for module `\wb2axis'.
Generating RTLIL representation for module `\wb2axis'.
Parameter \PORTS = 48
Parameter \TYPE = 88'0101001001001111010101010100111001000100010111110101001001001111010000100100100101001110
Parameter \BLOCK = 88'0100000101000011010010110100111001001111010101110100110001000101010001000100011101000101
Parameter \LSB_PRIORITY = 1212761928

28.4.58. Executing AST frontend in derive mode using pre-parsed AST for module `\arbiter'.
Parameter \PORTS = 48
Parameter \TYPE = 88'0101001001001111010101010100111001000100010111110101001001001111010000100100100101001110
Parameter \BLOCK = 88'0100000101000011010010110100111001001111010101110100110001000101010001000100011101000101
Parameter \LSB_PRIORITY = 1212761928
Generating RTLIL representation for module `$paramod$d9174a3ae529a453f6ef54a937820b5137bcc8d8\arbiter'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011011000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.59. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011011000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$2577dba090ee08584551885006a4d6f257dcc67e\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011010100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.60. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011010100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$55bb03a266377be7ea91ed159db7c9f9adab9eb9\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011010000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.61. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011010000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$3fcb3186896e124f1354d4a77673effa911d1adf\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011001100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.62. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011001100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$60b2936c5f2c3b01fa02ed930a78c829f764b639\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011001000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.63. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011001000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$32c66bc7e822fc94399bbb43a02511de0601ab9d\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011000100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.64. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011000100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$afbf328b3aebb28289311dd4ef4c87ed6ae77a1b\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011000000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.65. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011000000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$4b57e5c50c967505f149275772291764df87f653\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011100100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.66. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011100100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$0b1b384ce3cdbf6c4bf125493ee645028e14c2e3\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011100000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.67. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011100000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$934ac01bfb23232c7e628dbed5e915da22392e28\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011011100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.68. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011011100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$3a6c63b6e02c1dc06ffc37b4015ea63c3d9fe79e\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011011000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.69. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011011000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$9a846d28a7768ef0bb07ead8f0708449f83d393b\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011010100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.70. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011010100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$a5b2f92d8945f539f563fff895f5293aa4f687e3\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011010000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.71. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011010000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$429d804981ece53a699f73b928b375939d1950b9\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011001100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.72. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011001100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$50a54c67cd7ac09aa5cab1da921e6a89e272926e\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011001000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.73. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011001000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$4a52b736dc1dbaeae75ab2ab71aae02c18add178\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011000100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.74. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011000100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$c6bf6ad85efaf3f5c634e24674aa77d8569cc387\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011000000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.75. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011000000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$abd0a3d70092ab50547531a7c7b4d5f70508324b\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011100100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.76. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011100100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$1dee9be32a9f2a208e3c6107f9d90aef91b2c3be\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011100000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.77. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011100000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$ecb64833d5ed921b2ea74a499d9451d7d495838c\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011011100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.78. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011011100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$ec9686f1a90ae456ed65f42a577580f299069c7d\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011011000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.79. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011011000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$a9a070241fc4179274fd4179f7ecbbbc61845fd0\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011010100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.80. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011010100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$e7530561a239570bf3fb5c3bd1e5c750d297f695\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011010000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.81. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011010000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$eeb031e8f5807565241574bd760ee3eea3f4f434\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011001100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.82. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011001100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$3b171a0a37a92603881e564eca2091947fcb9185\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011001000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.83. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011001000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$ffa6d116abd8e4cca69a5a5755ec4c333c9421bc\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011000100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.84. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011000100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$f51097604301523f6bbf9663c8e838028a5542a7\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011000000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.85. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011000000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$230be91405cea0bd1f9e9a6393cc08b83856331c\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011100100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.86. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011100100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$7d3c043af9e66c0ab2336fb468bd8c39387dd692\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011100000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.87. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011100000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$be78650b4c9f7837398dc7e009aeab27ab44896c\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011011100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.88. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011011100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$503b8eba2bfa3a7c5177818f1bf9d96969422dfd\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011011000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.89. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011011000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$b1d71010c6e5bc3e0a0e768db5214a38412fc1bc\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011010100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.90. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011010100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$1e4b7781f6d04bb7b784be623772e8b8a8cf620b\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011010000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.91. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011010000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$abdf89e2a518679e65074b39e4a3e001b50b0176\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011001100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.92. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011001100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$3ea08bb972c2bee71112529c8e0fd94f513827a1\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011001000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.93. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011001000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$d25e15bd98b052bb9d29196667a0ec17a8339617\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011000100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.94. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011000100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$66e76b829125b8fe2455c73be70c58daa9e776cb\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011000000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.95. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011000000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$a845f4186fa0847ee5c94c58d931ed1304756cad\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011100100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.96. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011100100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$9ea3dd7bd1bdd7ee5dfa6ad0de4c34655abdbb5b\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011100000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.97. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011100000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$6c1f3afa56096ad03c13bd8e6f170f42128720df\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011011100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.98. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011011100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$dd5b2d4ec0763d4703c94e2573daf5b04299d62b\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011011000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.99. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011011000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$f73e27b706a25e1ff2d3cc6b2ed82d6c750120da\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011010100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.100. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011010100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$b954af8f0f0dfdf69a43fcaeb09e42da46fc1cf3\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011010000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.101. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011010000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$77b6b141b418c96ff781759719d0bb58ab85d20c\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011001100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.102. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011001100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$26aa80d771b8d2fc2612fec2542d82d0a80bb938\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011001000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.103. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011001000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$d1c439691a03c62d5e153115aa8c41392656c55a\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011000100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.104. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011000100101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$e881f5ee6afb841ed0a0a04814fe19814e0ddec2\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011000000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0

28.4.105. Executing AST frontend in derive mode using pre-parsed AST for module `\serving'.
Parameter \memfile = 80'01100011011011110111001001100101010111110011000000101110011010000110010101111000
Parameter \memsize = 256
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$f43f62bebbbf5553bdfec9259acade58588bb620\serving'.

28.4.106. Analyzing design hierarchy..
Top module:  \corescore_gowin_yosys
Used module:     \emitter_uart
Used module:     \corescorecore
Used module:         $paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux
Used module:             $paramod$d9174a3ae529a453f6ef54a937820b5137bcc8d8\arbiter
Used module:         $paramod$05b4b6ff0630d873468e2ed54e4d50b4daa0fc53\base
Used module:             $paramod$b787f0d8c78dad4339041b811b0fe3e15efccc4c\serving
Used module:             \wb2axis
Used module:         $paramod$83ccea1cce6bf643b81c2c63e37c29579fa1cc21\base
Used module:             $paramod$2577dba090ee08584551885006a4d6f257dcc67e\serving
Used module:         $paramod$8372d906c328ffab18765707c6b0ab2d8e27498d\base
Used module:             $paramod$55bb03a266377be7ea91ed159db7c9f9adab9eb9\serving
Used module:         $paramod$f6d3ce2d06ba1899f8e935556c49606bf3be4aa4\base
Used module:             $paramod$3fcb3186896e124f1354d4a77673effa911d1adf\serving
Used module:         $paramod$17675f496c0f425cc88e588a6586d619257605b6\base
Used module:             $paramod$60b2936c5f2c3b01fa02ed930a78c829f764b639\serving
Used module:         $paramod$65b9b6e56c86dd45ca7917ef59a6e89fe00b1d55\base
Used module:             $paramod$32c66bc7e822fc94399bbb43a02511de0601ab9d\serving
Used module:         $paramod$978d433a3cf1c2252cdb16ff788d7782d53f5c00\base
Used module:             $paramod$afbf328b3aebb28289311dd4ef4c87ed6ae77a1b\serving
Used module:         $paramod$06e452158890c11e3034004b9955e1b14f3b287e\base
Used module:             $paramod$4b57e5c50c967505f149275772291764df87f653\serving
Used module:         $paramod$cb2c8438f7b6cacfc6d048983a6ba3c107cee042\base
Used module:             $paramod$0b1b384ce3cdbf6c4bf125493ee645028e14c2e3\serving
Used module:         $paramod$f5c074dc8b52e2744af0bcb265a6f7dd842f48a8\base
Used module:             $paramod$934ac01bfb23232c7e628dbed5e915da22392e28\serving
Used module:         $paramod$d4f4feb1f9c7429d78da546afa100616abc9b7b3\base
Used module:             $paramod$3a6c63b6e02c1dc06ffc37b4015ea63c3d9fe79e\serving
Used module:         $paramod$784656c213ce5859cd8a68234e7d24a5941c2216\base
Used module:             $paramod$9a846d28a7768ef0bb07ead8f0708449f83d393b\serving
Used module:         $paramod$ae853bf1ce62a310899724d63f13e4faaff07935\base
Used module:             $paramod$a5b2f92d8945f539f563fff895f5293aa4f687e3\serving
Used module:         $paramod$200a5e095d20afd308e2e9d877a1cc2cf58da375\base
Used module:             $paramod$429d804981ece53a699f73b928b375939d1950b9\serving
Used module:         $paramod$16cc1c395de98ee56afc93090eee9919c13787e2\base
Used module:             $paramod$50a54c67cd7ac09aa5cab1da921e6a89e272926e\serving
Used module:         $paramod$03a01f228bebae3b1c273baea17507a9cb3e5b43\base
Used module:             $paramod$4a52b736dc1dbaeae75ab2ab71aae02c18add178\serving
Used module:         $paramod$44098c524b8c2bb063afaf91a867936aa2be2345\base
Used module:             $paramod$c6bf6ad85efaf3f5c634e24674aa77d8569cc387\serving
Used module:         $paramod$b92177639916aadf4ae780cd2674ffad07bad577\base
Used module:             $paramod$abd0a3d70092ab50547531a7c7b4d5f70508324b\serving
Used module:         $paramod$4821547bd9110a252585dfb69a79981e24cd0ab5\base
Used module:             $paramod$1dee9be32a9f2a208e3c6107f9d90aef91b2c3be\serving
Used module:         $paramod$c1752925c894e836aacbf002506189702869b8b2\base
Used module:             $paramod$ecb64833d5ed921b2ea74a499d9451d7d495838c\serving
Used module:         $paramod$c40e648c4860238a18f5b78cb40fd7c9f62daa63\base
Used module:             $paramod$ec9686f1a90ae456ed65f42a577580f299069c7d\serving
Used module:         $paramod$6fe4532c7f3a889e5a835da106d74c56095a45f7\base
Used module:             $paramod$a9a070241fc4179274fd4179f7ecbbbc61845fd0\serving
Used module:         $paramod$6b918181e6fdf7d76ee00784eeed18b1d4d7dcf1\base
Used module:             $paramod$e7530561a239570bf3fb5c3bd1e5c750d297f695\serving
Used module:         $paramod$5f7da5f421199bdecfd049ec048e19ab202bc150\base
Used module:             $paramod$eeb031e8f5807565241574bd760ee3eea3f4f434\serving
Used module:         $paramod$2a0bfa7edcc97648f568a4242bd0229921765e5d\base
Used module:             $paramod$3b171a0a37a92603881e564eca2091947fcb9185\serving
Used module:         $paramod$6805cd971427cc9afe9924e677330fb22b612e4f\base
Used module:             $paramod$ffa6d116abd8e4cca69a5a5755ec4c333c9421bc\serving
Used module:         $paramod$3dcfd8e66b59d4ac1dab07db079ef2debe25af88\base
Used module:             $paramod$f51097604301523f6bbf9663c8e838028a5542a7\serving
Used module:         $paramod$4e30bc566f3ba8c3620c99b18c9a35bfc5f1d02f\base
Used module:             $paramod$230be91405cea0bd1f9e9a6393cc08b83856331c\serving
Used module:         $paramod$1e45822b55c85e6ea5754d44bf567d8042945f11\base
Used module:             $paramod$7d3c043af9e66c0ab2336fb468bd8c39387dd692\serving
Used module:         $paramod$946918e8c107e6603d6e824354fe18bc76e2bbb0\base
Used module:             $paramod$be78650b4c9f7837398dc7e009aeab27ab44896c\serving
Used module:         $paramod$87229684cdd249854de4f1a34a5e886ae5888675\base
Used module:             $paramod$503b8eba2bfa3a7c5177818f1bf9d96969422dfd\serving
Used module:         $paramod$30b65e5892474a04c0964aaad782cd795bd1c202\base
Used module:             $paramod$b1d71010c6e5bc3e0a0e768db5214a38412fc1bc\serving
Used module:         $paramod$a568aedbf4695d6726c3fe66bc9e20f2bd695eaa\base
Used module:             $paramod$1e4b7781f6d04bb7b784be623772e8b8a8cf620b\serving
Used module:         $paramod$073300fb16c043819b11d630c08752b251659e86\base
Used module:             $paramod$abdf89e2a518679e65074b39e4a3e001b50b0176\serving
Used module:         $paramod$9cb90a6d5792b3dcce6abb5a27d353dff2c2a43d\base
Used module:             $paramod$3ea08bb972c2bee71112529c8e0fd94f513827a1\serving
Used module:         $paramod$59fec3ead08369d96974b1c1974e3f35176aacd7\base
Used module:             $paramod$d25e15bd98b052bb9d29196667a0ec17a8339617\serving
Used module:         $paramod$3ee35759a5fea68abedf11d28eded1d9858a2e3e\base
Used module:             $paramod$66e76b829125b8fe2455c73be70c58daa9e776cb\serving
Used module:         $paramod$401d97c452c6e4c245acf90cdcdd5c1422fe24aa\base
Used module:             $paramod$a845f4186fa0847ee5c94c58d931ed1304756cad\serving
Used module:         $paramod$e16c89eef7d3631cd75bc67a5fcf8e5271b26177\base
Used module:             $paramod$9ea3dd7bd1bdd7ee5dfa6ad0de4c34655abdbb5b\serving
Used module:         $paramod$64bd0fdd218743947e184567838b6fc73e111621\base
Used module:             $paramod$6c1f3afa56096ad03c13bd8e6f170f42128720df\serving
Used module:         $paramod$c8a61ef81eefc5c1f154b242ed545363b774f842\base
Used module:             $paramod$dd5b2d4ec0763d4703c94e2573daf5b04299d62b\serving
Used module:         $paramod$7f924f35a5e2f58881d24fc6977e718246938553\base
Used module:             $paramod$f73e27b706a25e1ff2d3cc6b2ed82d6c750120da\serving
Used module:         $paramod$41fd58f2128532411b882d1ffd919118bb6c5bec\base
Used module:             $paramod$b954af8f0f0dfdf69a43fcaeb09e42da46fc1cf3\serving
Used module:         $paramod$fd07c84c807d20ab819649208d717c026e5af6e6\base
Used module:             $paramod$77b6b141b418c96ff781759719d0bb58ab85d20c\serving
Used module:         $paramod$2d547cd87901826b0740ee862ded4a46ab6cb209\base
Used module:             $paramod$26aa80d771b8d2fc2612fec2542d82d0a80bb938\serving
Used module:         $paramod$a7f7672ef067092ba3b80ab6886b7d64ce1ebc24\base
Used module:             $paramod$d1c439691a03c62d5e153115aa8c41392656c55a\serving
Used module:         $paramod$655ee4b7c2cbc3e6f829bdeb685e9843abbd0458\base
Used module:             $paramod$e881f5ee6afb841ed0a0a04814fe19814e0ddec2\serving
Used module:         $paramod$342e48568c05328a532ae4e7a43bcc9cd58bd1d3\base
Used module:             $paramod$f43f62bebbbf5553bdfec9259acade58588bb620\serving
Used module:     \clkgen
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0

28.4.107. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_top'.
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Generating RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0

28.4.108. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_rf_ram_if'.
Parameter \width = 8
Parameter \csr_regs = 0
Generating RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011011100101110011010000110010101111000

28.4.109. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011011100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram'.
Preloading $paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram from core_47.hex
Preloading $paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram from core_47.hex

28.4.110. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_mux'.
Generating RTLIL representation for module `\serving_mux'.

28.4.111. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_arbiter'.
Generating RTLIL representation for module `\serving_arbiter'.
Parameter \WIDTH = 48
Parameter \LSB_PRIORITY = 1212761928

28.4.112. Executing AST frontend in derive mode using pre-parsed AST for module `\priority_encoder'.
Parameter \WIDTH = 48
Parameter \LSB_PRIORITY = 1212761928
Generating RTLIL representation for module `$paramod$98f08c805deeb403053dd8cbc0c5a963efbce7da\priority_encoder'.
Parameter \WIDTH = 48
Parameter \LSB_PRIORITY = 1212761928
Found cached RTLIL representation for module `$paramod$98f08c805deeb403053dd8cbc0c5a963efbce7da\priority_encoder'.
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011011000101110011010000110010101111000

28.4.113. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011011000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram'.
Preloading $paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram from core_46.hex
Preloading $paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram from core_46.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011010100101110011010000110010101111000

28.4.114. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011010100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram'.
Preloading $paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram from core_45.hex
Preloading $paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram from core_45.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011010000101110011010000110010101111000

28.4.115. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011010000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram'.
Preloading $paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram from core_44.hex
Preloading $paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram from core_44.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011001100101110011010000110010101111000

28.4.116. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011001100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram'.
Preloading $paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram from core_43.hex
Preloading $paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram from core_43.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011001000101110011010000110010101111000

28.4.117. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011001000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram'.
Preloading $paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram from core_42.hex
Preloading $paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram from core_42.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011000100101110011010000110010101111000

28.4.118. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011000100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram'.
Preloading $paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram from core_41.hex
Preloading $paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram from core_41.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011000000101110011010000110010101111000

28.4.119. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001101000011000000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram'.
Preloading $paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram from core_40.hex
Preloading $paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram from core_40.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011100100101110011010000110010101111000

28.4.120. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011100100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram'.
Preloading $paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram from core_39.hex
Preloading $paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram from core_39.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011100000101110011010000110010101111000

28.4.121. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011100000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram'.
Preloading $paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram from core_38.hex
Preloading $paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram from core_38.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011011100101110011010000110010101111000

28.4.122. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011011100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram'.
Preloading $paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram from core_37.hex
Preloading $paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram from core_37.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011011000101110011010000110010101111000

28.4.123. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011011000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram'.
Preloading $paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram from core_36.hex
Preloading $paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram from core_36.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011010100101110011010000110010101111000

28.4.124. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011010100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram'.
Preloading $paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram from core_35.hex
Preloading $paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram from core_35.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011010000101110011010000110010101111000

28.4.125. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011010000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram'.
Preloading $paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram from core_34.hex
Preloading $paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram from core_34.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011001100101110011010000110010101111000

28.4.126. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011001100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram'.
Preloading $paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram from core_33.hex
Preloading $paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram from core_33.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011001000101110011010000110010101111000

28.4.127. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011001000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram'.
Preloading $paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram from core_32.hex
Preloading $paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram from core_32.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011000100101110011010000110010101111000

28.4.128. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011000100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram'.
Preloading $paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram from core_31.hex
Preloading $paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram from core_31.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011000000101110011010000110010101111000

28.4.129. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100110011000000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram'.
Preloading $paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram from core_30.hex
Preloading $paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram from core_30.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011100100101110011010000110010101111000

28.4.130. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011100100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram'.
Preloading $paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram from core_29.hex
Preloading $paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram from core_29.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011100000101110011010000110010101111000

28.4.131. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011100000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram'.
Preloading $paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram from core_28.hex
Preloading $paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram from core_28.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011011100101110011010000110010101111000

28.4.132. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011011100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram'.
Preloading $paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram from core_27.hex
Preloading $paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram from core_27.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011011000101110011010000110010101111000

28.4.133. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011011000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram'.
Preloading $paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram from core_26.hex
Preloading $paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram from core_26.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011010100101110011010000110010101111000

28.4.134. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011010100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram'.
Preloading $paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram from core_25.hex
Preloading $paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram from core_25.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011010000101110011010000110010101111000

28.4.135. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011010000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram'.
Preloading $paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram from core_24.hex
Preloading $paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram from core_24.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011001100101110011010000110010101111000

28.4.136. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011001100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram'.
Preloading $paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram from core_23.hex
Preloading $paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram from core_23.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011001000101110011010000110010101111000

28.4.137. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011001000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram'.
Preloading $paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram from core_22.hex
Preloading $paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram from core_22.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011000100101110011010000110010101111000

28.4.138. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011000100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram'.
Preloading $paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram from core_21.hex
Preloading $paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram from core_21.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011000000101110011010000110010101111000

28.4.139. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100100011000000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram'.
Preloading $paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram from core_20.hex
Preloading $paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram from core_20.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011100100101110011010000110010101111000

28.4.140. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011100100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram'.
Preloading $paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram from core_19.hex
Preloading $paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram from core_19.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011100000101110011010000110010101111000

28.4.141. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011100000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram'.
Preloading $paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram from core_18.hex
Preloading $paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram from core_18.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011011100101110011010000110010101111000

28.4.142. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011011100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram'.
Preloading $paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram from core_17.hex
Preloading $paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram from core_17.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011011000101110011010000110010101111000

28.4.143. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011011000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram'.
Preloading $paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram from core_16.hex
Preloading $paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram from core_16.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011010100101110011010000110010101111000

28.4.144. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011010100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram'.
Preloading $paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram from core_15.hex
Preloading $paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram from core_15.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011010000101110011010000110010101111000

28.4.145. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011010000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram'.
Preloading $paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram from core_14.hex
Preloading $paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram from core_14.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011001100101110011010000110010101111000

28.4.146. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011001100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram'.
Preloading $paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram from core_13.hex
Preloading $paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram from core_13.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011001000101110011010000110010101111000

28.4.147. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011001000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram'.
Preloading $paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram from core_12.hex
Preloading $paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram from core_12.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011000100101110011010000110010101111000

28.4.148. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011000100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram'.
Preloading $paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram from core_11.hex
Preloading $paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram from core_11.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011000000101110011010000110010101111000

28.4.149. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 88'0110001101101111011100100110010101011111001100010011000000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram'.
Preloading $paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram from core_10.hex
Preloading $paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram from core_10.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011100100101110011010000110010101111000

28.4.150. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011100100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram'.
Preloading $paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram from core_9.hex
Preloading $paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram from core_9.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011100000101110011010000110010101111000

28.4.151. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011100000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram'.
Preloading $paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram from core_8.hex
Preloading $paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram from core_8.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011011100101110011010000110010101111000

28.4.152. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011011100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram'.
Preloading $paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram from core_7.hex
Preloading $paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram from core_7.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011011000101110011010000110010101111000

28.4.153. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011011000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram'.
Preloading $paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram from core_6.hex
Preloading $paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram from core_6.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011010100101110011010000110010101111000

28.4.154. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011010100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram'.
Preloading $paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram from core_5.hex
Preloading $paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram from core_5.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011010000101110011010000110010101111000

28.4.155. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011010000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram'.
Preloading $paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram from core_4.hex
Preloading $paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram from core_4.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011001100101110011010000110010101111000

28.4.156. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011001100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram'.
Preloading $paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram from core_3.hex
Preloading $paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram from core_3.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011001000101110011010000110010101111000

28.4.157. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011001000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram'.
Preloading $paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram from core_2.hex
Preloading $paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram from core_2.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011000100101110011010000110010101111000

28.4.158. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011000100101110011010000110010101111000
Generating RTLIL representation for module `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram'.
Preloading $paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram from core_1.hex
Preloading $paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram from core_1.hex
Parameter \WITH_CSR = 0
Parameter \RESET_PC = 0
Found cached RTLIL representation for module `$paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top'.
Parameter \width = 8
Parameter \csr_regs = 0
Found cached RTLIL representation for module `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011000000101110011010000110010101111000

28.4.159. Executing AST frontend in derive mode using pre-parsed AST for module `\serving_ram'.
Parameter \depth = 256
Parameter \memfile = 80'01100011011011110111001001100101010111110011000000101110011010000110010101111000
Generating RTLIL representation for module `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram'.
Preloading $paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram from core_0.hex
Preloading $paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram from core_0.hex

28.4.160. Analyzing design hierarchy..
Top module:  \corescore_gowin_yosys
Used module:     \emitter_uart
Used module:     \corescorecore
Used module:         $paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux
Used module:             $paramod$d9174a3ae529a453f6ef54a937820b5137bcc8d8\arbiter
Used module:                 $paramod$98f08c805deeb403053dd8cbc0c5a963efbce7da\priority_encoder
Used module:         $paramod$05b4b6ff0630d873468e2ed54e4d50b4daa0fc53\base
Used module:             $paramod$b787f0d8c78dad4339041b811b0fe3e15efccc4c\serving
Used module:                 $paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top
Used module:                 $paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if
Used module:                 $paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram
Used module:                 \serving_mux
Used module:                 \serving_arbiter
Used module:             \wb2axis
Used module:         $paramod$83ccea1cce6bf643b81c2c63e37c29579fa1cc21\base
Used module:             $paramod$2577dba090ee08584551885006a4d6f257dcc67e\serving
Used module:                 $paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram
Used module:         $paramod$8372d906c328ffab18765707c6b0ab2d8e27498d\base
Used module:             $paramod$55bb03a266377be7ea91ed159db7c9f9adab9eb9\serving
Used module:                 $paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram
Used module:         $paramod$f6d3ce2d06ba1899f8e935556c49606bf3be4aa4\base
Used module:             $paramod$3fcb3186896e124f1354d4a77673effa911d1adf\serving
Used module:                 $paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram
Used module:         $paramod$17675f496c0f425cc88e588a6586d619257605b6\base
Used module:             $paramod$60b2936c5f2c3b01fa02ed930a78c829f764b639\serving
Used module:                 $paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram
Used module:         $paramod$65b9b6e56c86dd45ca7917ef59a6e89fe00b1d55\base
Used module:             $paramod$32c66bc7e822fc94399bbb43a02511de0601ab9d\serving
Used module:                 $paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram
Used module:         $paramod$978d433a3cf1c2252cdb16ff788d7782d53f5c00\base
Used module:             $paramod$afbf328b3aebb28289311dd4ef4c87ed6ae77a1b\serving
Used module:                 $paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram
Used module:         $paramod$06e452158890c11e3034004b9955e1b14f3b287e\base
Used module:             $paramod$4b57e5c50c967505f149275772291764df87f653\serving
Used module:                 $paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram
Used module:         $paramod$cb2c8438f7b6cacfc6d048983a6ba3c107cee042\base
Used module:             $paramod$0b1b384ce3cdbf6c4bf125493ee645028e14c2e3\serving
Used module:                 $paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram
Used module:         $paramod$f5c074dc8b52e2744af0bcb265a6f7dd842f48a8\base
Used module:             $paramod$934ac01bfb23232c7e628dbed5e915da22392e28\serving
Used module:                 $paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram
Used module:         $paramod$d4f4feb1f9c7429d78da546afa100616abc9b7b3\base
Used module:             $paramod$3a6c63b6e02c1dc06ffc37b4015ea63c3d9fe79e\serving
Used module:                 $paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram
Used module:         $paramod$784656c213ce5859cd8a68234e7d24a5941c2216\base
Used module:             $paramod$9a846d28a7768ef0bb07ead8f0708449f83d393b\serving
Used module:                 $paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram
Used module:         $paramod$ae853bf1ce62a310899724d63f13e4faaff07935\base
Used module:             $paramod$a5b2f92d8945f539f563fff895f5293aa4f687e3\serving
Used module:                 $paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram
Used module:         $paramod$200a5e095d20afd308e2e9d877a1cc2cf58da375\base
Used module:             $paramod$429d804981ece53a699f73b928b375939d1950b9\serving
Used module:                 $paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram
Used module:         $paramod$16cc1c395de98ee56afc93090eee9919c13787e2\base
Used module:             $paramod$50a54c67cd7ac09aa5cab1da921e6a89e272926e\serving
Used module:                 $paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram
Used module:         $paramod$03a01f228bebae3b1c273baea17507a9cb3e5b43\base
Used module:             $paramod$4a52b736dc1dbaeae75ab2ab71aae02c18add178\serving
Used module:                 $paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram
Used module:         $paramod$44098c524b8c2bb063afaf91a867936aa2be2345\base
Used module:             $paramod$c6bf6ad85efaf3f5c634e24674aa77d8569cc387\serving
Used module:                 $paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram
Used module:         $paramod$b92177639916aadf4ae780cd2674ffad07bad577\base
Used module:             $paramod$abd0a3d70092ab50547531a7c7b4d5f70508324b\serving
Used module:                 $paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram
Used module:         $paramod$4821547bd9110a252585dfb69a79981e24cd0ab5\base
Used module:             $paramod$1dee9be32a9f2a208e3c6107f9d90aef91b2c3be\serving
Used module:                 $paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram
Used module:         $paramod$c1752925c894e836aacbf002506189702869b8b2\base
Used module:             $paramod$ecb64833d5ed921b2ea74a499d9451d7d495838c\serving
Used module:                 $paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram
Used module:         $paramod$c40e648c4860238a18f5b78cb40fd7c9f62daa63\base
Used module:             $paramod$ec9686f1a90ae456ed65f42a577580f299069c7d\serving
Used module:                 $paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram
Used module:         $paramod$6fe4532c7f3a889e5a835da106d74c56095a45f7\base
Used module:             $paramod$a9a070241fc4179274fd4179f7ecbbbc61845fd0\serving
Used module:                 $paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram
Used module:         $paramod$6b918181e6fdf7d76ee00784eeed18b1d4d7dcf1\base
Used module:             $paramod$e7530561a239570bf3fb5c3bd1e5c750d297f695\serving
Used module:                 $paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram
Used module:         $paramod$5f7da5f421199bdecfd049ec048e19ab202bc150\base
Used module:             $paramod$eeb031e8f5807565241574bd760ee3eea3f4f434\serving
Used module:                 $paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram
Used module:         $paramod$2a0bfa7edcc97648f568a4242bd0229921765e5d\base
Used module:             $paramod$3b171a0a37a92603881e564eca2091947fcb9185\serving
Used module:                 $paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram
Used module:         $paramod$6805cd971427cc9afe9924e677330fb22b612e4f\base
Used module:             $paramod$ffa6d116abd8e4cca69a5a5755ec4c333c9421bc\serving
Used module:                 $paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram
Used module:         $paramod$3dcfd8e66b59d4ac1dab07db079ef2debe25af88\base
Used module:             $paramod$f51097604301523f6bbf9663c8e838028a5542a7\serving
Used module:                 $paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram
Used module:         $paramod$4e30bc566f3ba8c3620c99b18c9a35bfc5f1d02f\base
Used module:             $paramod$230be91405cea0bd1f9e9a6393cc08b83856331c\serving
Used module:                 $paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram
Used module:         $paramod$1e45822b55c85e6ea5754d44bf567d8042945f11\base
Used module:             $paramod$7d3c043af9e66c0ab2336fb468bd8c39387dd692\serving
Used module:                 $paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram
Used module:         $paramod$946918e8c107e6603d6e824354fe18bc76e2bbb0\base
Used module:             $paramod$be78650b4c9f7837398dc7e009aeab27ab44896c\serving
Used module:                 $paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram
Used module:         $paramod$87229684cdd249854de4f1a34a5e886ae5888675\base
Used module:             $paramod$503b8eba2bfa3a7c5177818f1bf9d96969422dfd\serving
Used module:                 $paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram
Used module:         $paramod$30b65e5892474a04c0964aaad782cd795bd1c202\base
Used module:             $paramod$b1d71010c6e5bc3e0a0e768db5214a38412fc1bc\serving
Used module:                 $paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram
Used module:         $paramod$a568aedbf4695d6726c3fe66bc9e20f2bd695eaa\base
Used module:             $paramod$1e4b7781f6d04bb7b784be623772e8b8a8cf620b\serving
Used module:                 $paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram
Used module:         $paramod$073300fb16c043819b11d630c08752b251659e86\base
Used module:             $paramod$abdf89e2a518679e65074b39e4a3e001b50b0176\serving
Used module:                 $paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram
Used module:         $paramod$9cb90a6d5792b3dcce6abb5a27d353dff2c2a43d\base
Used module:             $paramod$3ea08bb972c2bee71112529c8e0fd94f513827a1\serving
Used module:                 $paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram
Used module:         $paramod$59fec3ead08369d96974b1c1974e3f35176aacd7\base
Used module:             $paramod$d25e15bd98b052bb9d29196667a0ec17a8339617\serving
Used module:                 $paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram
Used module:         $paramod$3ee35759a5fea68abedf11d28eded1d9858a2e3e\base
Used module:             $paramod$66e76b829125b8fe2455c73be70c58daa9e776cb\serving
Used module:                 $paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram
Used module:         $paramod$401d97c452c6e4c245acf90cdcdd5c1422fe24aa\base
Used module:             $paramod$a845f4186fa0847ee5c94c58d931ed1304756cad\serving
Used module:                 $paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram
Used module:         $paramod$e16c89eef7d3631cd75bc67a5fcf8e5271b26177\base
Used module:             $paramod$9ea3dd7bd1bdd7ee5dfa6ad0de4c34655abdbb5b\serving
Used module:                 $paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram
Used module:         $paramod$64bd0fdd218743947e184567838b6fc73e111621\base
Used module:             $paramod$6c1f3afa56096ad03c13bd8e6f170f42128720df\serving
Used module:                 $paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram
Used module:         $paramod$c8a61ef81eefc5c1f154b242ed545363b774f842\base
Used module:             $paramod$dd5b2d4ec0763d4703c94e2573daf5b04299d62b\serving
Used module:                 $paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram
Used module:         $paramod$7f924f35a5e2f58881d24fc6977e718246938553\base
Used module:             $paramod$f73e27b706a25e1ff2d3cc6b2ed82d6c750120da\serving
Used module:                 $paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram
Used module:         $paramod$41fd58f2128532411b882d1ffd919118bb6c5bec\base
Used module:             $paramod$b954af8f0f0dfdf69a43fcaeb09e42da46fc1cf3\serving
Used module:                 $paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram
Used module:         $paramod$fd07c84c807d20ab819649208d717c026e5af6e6\base
Used module:             $paramod$77b6b141b418c96ff781759719d0bb58ab85d20c\serving
Used module:                 $paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram
Used module:         $paramod$2d547cd87901826b0740ee862ded4a46ab6cb209\base
Used module:             $paramod$26aa80d771b8d2fc2612fec2542d82d0a80bb938\serving
Used module:                 $paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram
Used module:         $paramod$a7f7672ef067092ba3b80ab6886b7d64ce1ebc24\base
Used module:             $paramod$d1c439691a03c62d5e153115aa8c41392656c55a\serving
Used module:                 $paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram
Used module:         $paramod$655ee4b7c2cbc3e6f829bdeb685e9843abbd0458\base
Used module:             $paramod$e881f5ee6afb841ed0a0a04814fe19814e0ddec2\serving
Used module:                 $paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram
Used module:         $paramod$342e48568c05328a532ae4e7a43bcc9cd58bd1d3\base
Used module:             $paramod$f43f62bebbbf5553bdfec9259acade58588bb620\serving
Used module:                 $paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram
Used module:     \clkgen
Parameter \WITH_CSR = 0

28.4.161. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_mem_if'.
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod\serv_mem_if\WITH_CSR=s32'00000000000000000000000000000000'.
Parameter \WITH_CSR = 0

28.4.162. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_rf_if'.
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod\serv_rf_if\WITH_CSR=s32'00000000000000000000000000000000'.

28.4.163. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_alu'.
Generating RTLIL representation for module `\serv_alu'.
Parameter \RESET_PC = 0
Parameter \WITH_CSR = 0

28.4.164. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_ctrl'.
Parameter \RESET_PC = 0
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl'.

28.4.165. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_bufreg'.
Generating RTLIL representation for module `\serv_bufreg'.

28.4.166. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_decode'.
Generating RTLIL representation for module `\serv_decode'.
Parameter \WITH_CSR = 0

28.4.167. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_state'.
Parameter \WITH_CSR = 0
Generating RTLIL representation for module `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000'.
Parameter \WIDTH = 32
Parameter \LSB_PRIORITY = 1212761928

28.4.168. Executing AST frontend in derive mode using pre-parsed AST for module `\priority_encoder'.
Parameter \WIDTH = 32
Parameter \LSB_PRIORITY = 1212761928
Generating RTLIL representation for module `$paramod$13e4079e78449d0c06ad1d64b06b1c34bd19864f\priority_encoder'.
Parameter \WIDTH = 32
Parameter \LSB_PRIORITY = 1212761928
Found cached RTLIL representation for module `$paramod$13e4079e78449d0c06ad1d64b06b1c34bd19864f\priority_encoder'.

28.4.169. Analyzing design hierarchy..
Top module:  \corescore_gowin_yosys
Used module:     \emitter_uart
Used module:     \corescorecore
Used module:         $paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux
Used module:             $paramod$d9174a3ae529a453f6ef54a937820b5137bcc8d8\arbiter
Used module:                 $paramod$98f08c805deeb403053dd8cbc0c5a963efbce7da\priority_encoder
Used module:                     $paramod$13e4079e78449d0c06ad1d64b06b1c34bd19864f\priority_encoder
Used module:         $paramod$05b4b6ff0630d873468e2ed54e4d50b4daa0fc53\base
Used module:             $paramod$b787f0d8c78dad4339041b811b0fe3e15efccc4c\serving
Used module:                 $paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top
Used module:                     $paramod\serv_mem_if\WITH_CSR=s32'00000000000000000000000000000000
Used module:                     $paramod\serv_rf_if\WITH_CSR=s32'00000000000000000000000000000000
Used module:                     \serv_alu
Used module:                     $paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl
Used module:                     \serv_bufreg
Used module:                     \serv_decode
Used module:                     $paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000
Used module:                 $paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if
Used module:                 $paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram
Used module:                 \serving_mux
Used module:                 \serving_arbiter
Used module:             \wb2axis
Used module:         $paramod$83ccea1cce6bf643b81c2c63e37c29579fa1cc21\base
Used module:             $paramod$2577dba090ee08584551885006a4d6f257dcc67e\serving
Used module:                 $paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram
Used module:         $paramod$8372d906c328ffab18765707c6b0ab2d8e27498d\base
Used module:             $paramod$55bb03a266377be7ea91ed159db7c9f9adab9eb9\serving
Used module:                 $paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram
Used module:         $paramod$f6d3ce2d06ba1899f8e935556c49606bf3be4aa4\base
Used module:             $paramod$3fcb3186896e124f1354d4a77673effa911d1adf\serving
Used module:                 $paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram
Used module:         $paramod$17675f496c0f425cc88e588a6586d619257605b6\base
Used module:             $paramod$60b2936c5f2c3b01fa02ed930a78c829f764b639\serving
Used module:                 $paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram
Used module:         $paramod$65b9b6e56c86dd45ca7917ef59a6e89fe00b1d55\base
Used module:             $paramod$32c66bc7e822fc94399bbb43a02511de0601ab9d\serving
Used module:                 $paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram
Used module:         $paramod$978d433a3cf1c2252cdb16ff788d7782d53f5c00\base
Used module:             $paramod$afbf328b3aebb28289311dd4ef4c87ed6ae77a1b\serving
Used module:                 $paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram
Used module:         $paramod$06e452158890c11e3034004b9955e1b14f3b287e\base
Used module:             $paramod$4b57e5c50c967505f149275772291764df87f653\serving
Used module:                 $paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram
Used module:         $paramod$cb2c8438f7b6cacfc6d048983a6ba3c107cee042\base
Used module:             $paramod$0b1b384ce3cdbf6c4bf125493ee645028e14c2e3\serving
Used module:                 $paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram
Used module:         $paramod$f5c074dc8b52e2744af0bcb265a6f7dd842f48a8\base
Used module:             $paramod$934ac01bfb23232c7e628dbed5e915da22392e28\serving
Used module:                 $paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram
Used module:         $paramod$d4f4feb1f9c7429d78da546afa100616abc9b7b3\base
Used module:             $paramod$3a6c63b6e02c1dc06ffc37b4015ea63c3d9fe79e\serving
Used module:                 $paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram
Used module:         $paramod$784656c213ce5859cd8a68234e7d24a5941c2216\base
Used module:             $paramod$9a846d28a7768ef0bb07ead8f0708449f83d393b\serving
Used module:                 $paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram
Used module:         $paramod$ae853bf1ce62a310899724d63f13e4faaff07935\base
Used module:             $paramod$a5b2f92d8945f539f563fff895f5293aa4f687e3\serving
Used module:                 $paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram
Used module:         $paramod$200a5e095d20afd308e2e9d877a1cc2cf58da375\base
Used module:             $paramod$429d804981ece53a699f73b928b375939d1950b9\serving
Used module:                 $paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram
Used module:         $paramod$16cc1c395de98ee56afc93090eee9919c13787e2\base
Used module:             $paramod$50a54c67cd7ac09aa5cab1da921e6a89e272926e\serving
Used module:                 $paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram
Used module:         $paramod$03a01f228bebae3b1c273baea17507a9cb3e5b43\base
Used module:             $paramod$4a52b736dc1dbaeae75ab2ab71aae02c18add178\serving
Used module:                 $paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram
Used module:         $paramod$44098c524b8c2bb063afaf91a867936aa2be2345\base
Used module:             $paramod$c6bf6ad85efaf3f5c634e24674aa77d8569cc387\serving
Used module:                 $paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram
Used module:         $paramod$b92177639916aadf4ae780cd2674ffad07bad577\base
Used module:             $paramod$abd0a3d70092ab50547531a7c7b4d5f70508324b\serving
Used module:                 $paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram
Used module:         $paramod$4821547bd9110a252585dfb69a79981e24cd0ab5\base
Used module:             $paramod$1dee9be32a9f2a208e3c6107f9d90aef91b2c3be\serving
Used module:                 $paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram
Used module:         $paramod$c1752925c894e836aacbf002506189702869b8b2\base
Used module:             $paramod$ecb64833d5ed921b2ea74a499d9451d7d495838c\serving
Used module:                 $paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram
Used module:         $paramod$c40e648c4860238a18f5b78cb40fd7c9f62daa63\base
Used module:             $paramod$ec9686f1a90ae456ed65f42a577580f299069c7d\serving
Used module:                 $paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram
Used module:         $paramod$6fe4532c7f3a889e5a835da106d74c56095a45f7\base
Used module:             $paramod$a9a070241fc4179274fd4179f7ecbbbc61845fd0\serving
Used module:                 $paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram
Used module:         $paramod$6b918181e6fdf7d76ee00784eeed18b1d4d7dcf1\base
Used module:             $paramod$e7530561a239570bf3fb5c3bd1e5c750d297f695\serving
Used module:                 $paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram
Used module:         $paramod$5f7da5f421199bdecfd049ec048e19ab202bc150\base
Used module:             $paramod$eeb031e8f5807565241574bd760ee3eea3f4f434\serving
Used module:                 $paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram
Used module:         $paramod$2a0bfa7edcc97648f568a4242bd0229921765e5d\base
Used module:             $paramod$3b171a0a37a92603881e564eca2091947fcb9185\serving
Used module:                 $paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram
Used module:         $paramod$6805cd971427cc9afe9924e677330fb22b612e4f\base
Used module:             $paramod$ffa6d116abd8e4cca69a5a5755ec4c333c9421bc\serving
Used module:                 $paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram
Used module:         $paramod$3dcfd8e66b59d4ac1dab07db079ef2debe25af88\base
Used module:             $paramod$f51097604301523f6bbf9663c8e838028a5542a7\serving
Used module:                 $paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram
Used module:         $paramod$4e30bc566f3ba8c3620c99b18c9a35bfc5f1d02f\base
Used module:             $paramod$230be91405cea0bd1f9e9a6393cc08b83856331c\serving
Used module:                 $paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram
Used module:         $paramod$1e45822b55c85e6ea5754d44bf567d8042945f11\base
Used module:             $paramod$7d3c043af9e66c0ab2336fb468bd8c39387dd692\serving
Used module:                 $paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram
Used module:         $paramod$946918e8c107e6603d6e824354fe18bc76e2bbb0\base
Used module:             $paramod$be78650b4c9f7837398dc7e009aeab27ab44896c\serving
Used module:                 $paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram
Used module:         $paramod$87229684cdd249854de4f1a34a5e886ae5888675\base
Used module:             $paramod$503b8eba2bfa3a7c5177818f1bf9d96969422dfd\serving
Used module:                 $paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram
Used module:         $paramod$30b65e5892474a04c0964aaad782cd795bd1c202\base
Used module:             $paramod$b1d71010c6e5bc3e0a0e768db5214a38412fc1bc\serving
Used module:                 $paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram
Used module:         $paramod$a568aedbf4695d6726c3fe66bc9e20f2bd695eaa\base
Used module:             $paramod$1e4b7781f6d04bb7b784be623772e8b8a8cf620b\serving
Used module:                 $paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram
Used module:         $paramod$073300fb16c043819b11d630c08752b251659e86\base
Used module:             $paramod$abdf89e2a518679e65074b39e4a3e001b50b0176\serving
Used module:                 $paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram
Used module:         $paramod$9cb90a6d5792b3dcce6abb5a27d353dff2c2a43d\base
Used module:             $paramod$3ea08bb972c2bee71112529c8e0fd94f513827a1\serving
Used module:                 $paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram
Used module:         $paramod$59fec3ead08369d96974b1c1974e3f35176aacd7\base
Used module:             $paramod$d25e15bd98b052bb9d29196667a0ec17a8339617\serving
Used module:                 $paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram
Used module:         $paramod$3ee35759a5fea68abedf11d28eded1d9858a2e3e\base
Used module:             $paramod$66e76b829125b8fe2455c73be70c58daa9e776cb\serving
Used module:                 $paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram
Used module:         $paramod$401d97c452c6e4c245acf90cdcdd5c1422fe24aa\base
Used module:             $paramod$a845f4186fa0847ee5c94c58d931ed1304756cad\serving
Used module:                 $paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram
Used module:         $paramod$e16c89eef7d3631cd75bc67a5fcf8e5271b26177\base
Used module:             $paramod$9ea3dd7bd1bdd7ee5dfa6ad0de4c34655abdbb5b\serving
Used module:                 $paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram
Used module:         $paramod$64bd0fdd218743947e184567838b6fc73e111621\base
Used module:             $paramod$6c1f3afa56096ad03c13bd8e6f170f42128720df\serving
Used module:                 $paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram
Used module:         $paramod$c8a61ef81eefc5c1f154b242ed545363b774f842\base
Used module:             $paramod$dd5b2d4ec0763d4703c94e2573daf5b04299d62b\serving
Used module:                 $paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram
Used module:         $paramod$7f924f35a5e2f58881d24fc6977e718246938553\base
Used module:             $paramod$f73e27b706a25e1ff2d3cc6b2ed82d6c750120da\serving
Used module:                 $paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram
Used module:         $paramod$41fd58f2128532411b882d1ffd919118bb6c5bec\base
Used module:             $paramod$b954af8f0f0dfdf69a43fcaeb09e42da46fc1cf3\serving
Used module:                 $paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram
Used module:         $paramod$fd07c84c807d20ab819649208d717c026e5af6e6\base
Used module:             $paramod$77b6b141b418c96ff781759719d0bb58ab85d20c\serving
Used module:                 $paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram
Used module:         $paramod$2d547cd87901826b0740ee862ded4a46ab6cb209\base
Used module:             $paramod$26aa80d771b8d2fc2612fec2542d82d0a80bb938\serving
Used module:                 $paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram
Used module:         $paramod$a7f7672ef067092ba3b80ab6886b7d64ce1ebc24\base
Used module:             $paramod$d1c439691a03c62d5e153115aa8c41392656c55a\serving
Used module:                 $paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram
Used module:         $paramod$655ee4b7c2cbc3e6f829bdeb685e9843abbd0458\base
Used module:             $paramod$e881f5ee6afb841ed0a0a04814fe19814e0ddec2\serving
Used module:                 $paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram
Used module:         $paramod$342e48568c05328a532ae4e7a43bcc9cd58bd1d3\base
Used module:             $paramod$f43f62bebbbf5553bdfec9259acade58588bb620\serving
Used module:                 $paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram
Used module:     \clkgen
Parameter \WIDTH = 16
Parameter \LSB_PRIORITY = 1212761928

28.4.170. Executing AST frontend in derive mode using pre-parsed AST for module `\priority_encoder'.
Parameter \WIDTH = 16
Parameter \LSB_PRIORITY = 1212761928
Generating RTLIL representation for module `$paramod$ca0df2f17e5eb049410902d7e8c7f2ec1097e1fb\priority_encoder'.
Parameter \WIDTH = 16
Parameter \LSB_PRIORITY = 1212761928
Found cached RTLIL representation for module `$paramod$ca0df2f17e5eb049410902d7e8c7f2ec1097e1fb\priority_encoder'.

28.4.171. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_shift'.
Generating RTLIL representation for module `\serv_shift'.

28.4.172. Analyzing design hierarchy..
Top module:  \corescore_gowin_yosys
Used module:     \emitter_uart
Used module:     \corescorecore
Used module:         $paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux
Used module:             $paramod$d9174a3ae529a453f6ef54a937820b5137bcc8d8\arbiter
Used module:                 $paramod$98f08c805deeb403053dd8cbc0c5a963efbce7da\priority_encoder
Used module:                     $paramod$13e4079e78449d0c06ad1d64b06b1c34bd19864f\priority_encoder
Used module:                         $paramod$ca0df2f17e5eb049410902d7e8c7f2ec1097e1fb\priority_encoder
Used module:         $paramod$05b4b6ff0630d873468e2ed54e4d50b4daa0fc53\base
Used module:             $paramod$b787f0d8c78dad4339041b811b0fe3e15efccc4c\serving
Used module:                 $paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top
Used module:                     $paramod\serv_mem_if\WITH_CSR=s32'00000000000000000000000000000000
Used module:                     $paramod\serv_rf_if\WITH_CSR=s32'00000000000000000000000000000000
Used module:                     \serv_alu
Used module:                         \serv_shift
Used module:                     $paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl
Used module:                     \serv_bufreg
Used module:                     \serv_decode
Used module:                     $paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000
Used module:                 $paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if
Used module:                 $paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram
Used module:                 \serving_mux
Used module:                 \serving_arbiter
Used module:             \wb2axis
Used module:         $paramod$83ccea1cce6bf643b81c2c63e37c29579fa1cc21\base
Used module:             $paramod$2577dba090ee08584551885006a4d6f257dcc67e\serving
Used module:                 $paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram
Used module:         $paramod$8372d906c328ffab18765707c6b0ab2d8e27498d\base
Used module:             $paramod$55bb03a266377be7ea91ed159db7c9f9adab9eb9\serving
Used module:                 $paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram
Used module:         $paramod$f6d3ce2d06ba1899f8e935556c49606bf3be4aa4\base
Used module:             $paramod$3fcb3186896e124f1354d4a77673effa911d1adf\serving
Used module:                 $paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram
Used module:         $paramod$17675f496c0f425cc88e588a6586d619257605b6\base
Used module:             $paramod$60b2936c5f2c3b01fa02ed930a78c829f764b639\serving
Used module:                 $paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram
Used module:         $paramod$65b9b6e56c86dd45ca7917ef59a6e89fe00b1d55\base
Used module:             $paramod$32c66bc7e822fc94399bbb43a02511de0601ab9d\serving
Used module:                 $paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram
Used module:         $paramod$978d433a3cf1c2252cdb16ff788d7782d53f5c00\base
Used module:             $paramod$afbf328b3aebb28289311dd4ef4c87ed6ae77a1b\serving
Used module:                 $paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram
Used module:         $paramod$06e452158890c11e3034004b9955e1b14f3b287e\base
Used module:             $paramod$4b57e5c50c967505f149275772291764df87f653\serving
Used module:                 $paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram
Used module:         $paramod$cb2c8438f7b6cacfc6d048983a6ba3c107cee042\base
Used module:             $paramod$0b1b384ce3cdbf6c4bf125493ee645028e14c2e3\serving
Used module:                 $paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram
Used module:         $paramod$f5c074dc8b52e2744af0bcb265a6f7dd842f48a8\base
Used module:             $paramod$934ac01bfb23232c7e628dbed5e915da22392e28\serving
Used module:                 $paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram
Used module:         $paramod$d4f4feb1f9c7429d78da546afa100616abc9b7b3\base
Used module:             $paramod$3a6c63b6e02c1dc06ffc37b4015ea63c3d9fe79e\serving
Used module:                 $paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram
Used module:         $paramod$784656c213ce5859cd8a68234e7d24a5941c2216\base
Used module:             $paramod$9a846d28a7768ef0bb07ead8f0708449f83d393b\serving
Used module:                 $paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram
Used module:         $paramod$ae853bf1ce62a310899724d63f13e4faaff07935\base
Used module:             $paramod$a5b2f92d8945f539f563fff895f5293aa4f687e3\serving
Used module:                 $paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram
Used module:         $paramod$200a5e095d20afd308e2e9d877a1cc2cf58da375\base
Used module:             $paramod$429d804981ece53a699f73b928b375939d1950b9\serving
Used module:                 $paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram
Used module:         $paramod$16cc1c395de98ee56afc93090eee9919c13787e2\base
Used module:             $paramod$50a54c67cd7ac09aa5cab1da921e6a89e272926e\serving
Used module:                 $paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram
Used module:         $paramod$03a01f228bebae3b1c273baea17507a9cb3e5b43\base
Used module:             $paramod$4a52b736dc1dbaeae75ab2ab71aae02c18add178\serving
Used module:                 $paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram
Used module:         $paramod$44098c524b8c2bb063afaf91a867936aa2be2345\base
Used module:             $paramod$c6bf6ad85efaf3f5c634e24674aa77d8569cc387\serving
Used module:                 $paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram
Used module:         $paramod$b92177639916aadf4ae780cd2674ffad07bad577\base
Used module:             $paramod$abd0a3d70092ab50547531a7c7b4d5f70508324b\serving
Used module:                 $paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram
Used module:         $paramod$4821547bd9110a252585dfb69a79981e24cd0ab5\base
Used module:             $paramod$1dee9be32a9f2a208e3c6107f9d90aef91b2c3be\serving
Used module:                 $paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram
Used module:         $paramod$c1752925c894e836aacbf002506189702869b8b2\base
Used module:             $paramod$ecb64833d5ed921b2ea74a499d9451d7d495838c\serving
Used module:                 $paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram
Used module:         $paramod$c40e648c4860238a18f5b78cb40fd7c9f62daa63\base
Used module:             $paramod$ec9686f1a90ae456ed65f42a577580f299069c7d\serving
Used module:                 $paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram
Used module:         $paramod$6fe4532c7f3a889e5a835da106d74c56095a45f7\base
Used module:             $paramod$a9a070241fc4179274fd4179f7ecbbbc61845fd0\serving
Used module:                 $paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram
Used module:         $paramod$6b918181e6fdf7d76ee00784eeed18b1d4d7dcf1\base
Used module:             $paramod$e7530561a239570bf3fb5c3bd1e5c750d297f695\serving
Used module:                 $paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram
Used module:         $paramod$5f7da5f421199bdecfd049ec048e19ab202bc150\base
Used module:             $paramod$eeb031e8f5807565241574bd760ee3eea3f4f434\serving
Used module:                 $paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram
Used module:         $paramod$2a0bfa7edcc97648f568a4242bd0229921765e5d\base
Used module:             $paramod$3b171a0a37a92603881e564eca2091947fcb9185\serving
Used module:                 $paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram
Used module:         $paramod$6805cd971427cc9afe9924e677330fb22b612e4f\base
Used module:             $paramod$ffa6d116abd8e4cca69a5a5755ec4c333c9421bc\serving
Used module:                 $paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram
Used module:         $paramod$3dcfd8e66b59d4ac1dab07db079ef2debe25af88\base
Used module:             $paramod$f51097604301523f6bbf9663c8e838028a5542a7\serving
Used module:                 $paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram
Used module:         $paramod$4e30bc566f3ba8c3620c99b18c9a35bfc5f1d02f\base
Used module:             $paramod$230be91405cea0bd1f9e9a6393cc08b83856331c\serving
Used module:                 $paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram
Used module:         $paramod$1e45822b55c85e6ea5754d44bf567d8042945f11\base
Used module:             $paramod$7d3c043af9e66c0ab2336fb468bd8c39387dd692\serving
Used module:                 $paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram
Used module:         $paramod$946918e8c107e6603d6e824354fe18bc76e2bbb0\base
Used module:             $paramod$be78650b4c9f7837398dc7e009aeab27ab44896c\serving
Used module:                 $paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram
Used module:         $paramod$87229684cdd249854de4f1a34a5e886ae5888675\base
Used module:             $paramod$503b8eba2bfa3a7c5177818f1bf9d96969422dfd\serving
Used module:                 $paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram
Used module:         $paramod$30b65e5892474a04c0964aaad782cd795bd1c202\base
Used module:             $paramod$b1d71010c6e5bc3e0a0e768db5214a38412fc1bc\serving
Used module:                 $paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram
Used module:         $paramod$a568aedbf4695d6726c3fe66bc9e20f2bd695eaa\base
Used module:             $paramod$1e4b7781f6d04bb7b784be623772e8b8a8cf620b\serving
Used module:                 $paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram
Used module:         $paramod$073300fb16c043819b11d630c08752b251659e86\base
Used module:             $paramod$abdf89e2a518679e65074b39e4a3e001b50b0176\serving
Used module:                 $paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram
Used module:         $paramod$9cb90a6d5792b3dcce6abb5a27d353dff2c2a43d\base
Used module:             $paramod$3ea08bb972c2bee71112529c8e0fd94f513827a1\serving
Used module:                 $paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram
Used module:         $paramod$59fec3ead08369d96974b1c1974e3f35176aacd7\base
Used module:             $paramod$d25e15bd98b052bb9d29196667a0ec17a8339617\serving
Used module:                 $paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram
Used module:         $paramod$3ee35759a5fea68abedf11d28eded1d9858a2e3e\base
Used module:             $paramod$66e76b829125b8fe2455c73be70c58daa9e776cb\serving
Used module:                 $paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram
Used module:         $paramod$401d97c452c6e4c245acf90cdcdd5c1422fe24aa\base
Used module:             $paramod$a845f4186fa0847ee5c94c58d931ed1304756cad\serving
Used module:                 $paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram
Used module:         $paramod$e16c89eef7d3631cd75bc67a5fcf8e5271b26177\base
Used module:             $paramod$9ea3dd7bd1bdd7ee5dfa6ad0de4c34655abdbb5b\serving
Used module:                 $paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram
Used module:         $paramod$64bd0fdd218743947e184567838b6fc73e111621\base
Used module:             $paramod$6c1f3afa56096ad03c13bd8e6f170f42128720df\serving
Used module:                 $paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram
Used module:         $paramod$c8a61ef81eefc5c1f154b242ed545363b774f842\base
Used module:             $paramod$dd5b2d4ec0763d4703c94e2573daf5b04299d62b\serving
Used module:                 $paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram
Used module:         $paramod$7f924f35a5e2f58881d24fc6977e718246938553\base
Used module:             $paramod$f73e27b706a25e1ff2d3cc6b2ed82d6c750120da\serving
Used module:                 $paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram
Used module:         $paramod$41fd58f2128532411b882d1ffd919118bb6c5bec\base
Used module:             $paramod$b954af8f0f0dfdf69a43fcaeb09e42da46fc1cf3\serving
Used module:                 $paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram
Used module:         $paramod$fd07c84c807d20ab819649208d717c026e5af6e6\base
Used module:             $paramod$77b6b141b418c96ff781759719d0bb58ab85d20c\serving
Used module:                 $paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram
Used module:         $paramod$2d547cd87901826b0740ee862ded4a46ab6cb209\base
Used module:             $paramod$26aa80d771b8d2fc2612fec2542d82d0a80bb938\serving
Used module:                 $paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram
Used module:         $paramod$a7f7672ef067092ba3b80ab6886b7d64ce1ebc24\base
Used module:             $paramod$d1c439691a03c62d5e153115aa8c41392656c55a\serving
Used module:                 $paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram
Used module:         $paramod$655ee4b7c2cbc3e6f829bdeb685e9843abbd0458\base
Used module:             $paramod$e881f5ee6afb841ed0a0a04814fe19814e0ddec2\serving
Used module:                 $paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram
Used module:         $paramod$342e48568c05328a532ae4e7a43bcc9cd58bd1d3\base
Used module:             $paramod$f43f62bebbbf5553bdfec9259acade58588bb620\serving
Used module:                 $paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram
Used module:     \clkgen
Parameter \WIDTH = 8
Parameter \LSB_PRIORITY = 1212761928

28.4.173. Executing AST frontend in derive mode using pre-parsed AST for module `\priority_encoder'.
Parameter \WIDTH = 8
Parameter \LSB_PRIORITY = 1212761928
Generating RTLIL representation for module `$paramod$6a95f1ae8670bfcfd54f24c68bdc5d002756f68a\priority_encoder'.
Parameter \WIDTH = 8
Parameter \LSB_PRIORITY = 1212761928
Found cached RTLIL representation for module `$paramod$6a95f1ae8670bfcfd54f24c68bdc5d002756f68a\priority_encoder'.

28.4.174. Analyzing design hierarchy..
Top module:  \corescore_gowin_yosys
Used module:     \emitter_uart
Used module:     \corescorecore
Used module:         $paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux
Used module:             $paramod$d9174a3ae529a453f6ef54a937820b5137bcc8d8\arbiter
Used module:                 $paramod$98f08c805deeb403053dd8cbc0c5a963efbce7da\priority_encoder
Used module:                     $paramod$13e4079e78449d0c06ad1d64b06b1c34bd19864f\priority_encoder
Used module:                         $paramod$ca0df2f17e5eb049410902d7e8c7f2ec1097e1fb\priority_encoder
Used module:                             $paramod$6a95f1ae8670bfcfd54f24c68bdc5d002756f68a\priority_encoder
Used module:         $paramod$05b4b6ff0630d873468e2ed54e4d50b4daa0fc53\base
Used module:             $paramod$b787f0d8c78dad4339041b811b0fe3e15efccc4c\serving
Used module:                 $paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top
Used module:                     $paramod\serv_mem_if\WITH_CSR=s32'00000000000000000000000000000000
Used module:                     $paramod\serv_rf_if\WITH_CSR=s32'00000000000000000000000000000000
Used module:                     \serv_alu
Used module:                         \serv_shift
Used module:                     $paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl
Used module:                     \serv_bufreg
Used module:                     \serv_decode
Used module:                     $paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000
Used module:                 $paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if
Used module:                 $paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram
Used module:                 \serving_mux
Used module:                 \serving_arbiter
Used module:             \wb2axis
Used module:         $paramod$83ccea1cce6bf643b81c2c63e37c29579fa1cc21\base
Used module:             $paramod$2577dba090ee08584551885006a4d6f257dcc67e\serving
Used module:                 $paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram
Used module:         $paramod$8372d906c328ffab18765707c6b0ab2d8e27498d\base
Used module:             $paramod$55bb03a266377be7ea91ed159db7c9f9adab9eb9\serving
Used module:                 $paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram
Used module:         $paramod$f6d3ce2d06ba1899f8e935556c49606bf3be4aa4\base
Used module:             $paramod$3fcb3186896e124f1354d4a77673effa911d1adf\serving
Used module:                 $paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram
Used module:         $paramod$17675f496c0f425cc88e588a6586d619257605b6\base
Used module:             $paramod$60b2936c5f2c3b01fa02ed930a78c829f764b639\serving
Used module:                 $paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram
Used module:         $paramod$65b9b6e56c86dd45ca7917ef59a6e89fe00b1d55\base
Used module:             $paramod$32c66bc7e822fc94399bbb43a02511de0601ab9d\serving
Used module:                 $paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram
Used module:         $paramod$978d433a3cf1c2252cdb16ff788d7782d53f5c00\base
Used module:             $paramod$afbf328b3aebb28289311dd4ef4c87ed6ae77a1b\serving
Used module:                 $paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram
Used module:         $paramod$06e452158890c11e3034004b9955e1b14f3b287e\base
Used module:             $paramod$4b57e5c50c967505f149275772291764df87f653\serving
Used module:                 $paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram
Used module:         $paramod$cb2c8438f7b6cacfc6d048983a6ba3c107cee042\base
Used module:             $paramod$0b1b384ce3cdbf6c4bf125493ee645028e14c2e3\serving
Used module:                 $paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram
Used module:         $paramod$f5c074dc8b52e2744af0bcb265a6f7dd842f48a8\base
Used module:             $paramod$934ac01bfb23232c7e628dbed5e915da22392e28\serving
Used module:                 $paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram
Used module:         $paramod$d4f4feb1f9c7429d78da546afa100616abc9b7b3\base
Used module:             $paramod$3a6c63b6e02c1dc06ffc37b4015ea63c3d9fe79e\serving
Used module:                 $paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram
Used module:         $paramod$784656c213ce5859cd8a68234e7d24a5941c2216\base
Used module:             $paramod$9a846d28a7768ef0bb07ead8f0708449f83d393b\serving
Used module:                 $paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram
Used module:         $paramod$ae853bf1ce62a310899724d63f13e4faaff07935\base
Used module:             $paramod$a5b2f92d8945f539f563fff895f5293aa4f687e3\serving
Used module:                 $paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram
Used module:         $paramod$200a5e095d20afd308e2e9d877a1cc2cf58da375\base
Used module:             $paramod$429d804981ece53a699f73b928b375939d1950b9\serving
Used module:                 $paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram
Used module:         $paramod$16cc1c395de98ee56afc93090eee9919c13787e2\base
Used module:             $paramod$50a54c67cd7ac09aa5cab1da921e6a89e272926e\serving
Used module:                 $paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram
Used module:         $paramod$03a01f228bebae3b1c273baea17507a9cb3e5b43\base
Used module:             $paramod$4a52b736dc1dbaeae75ab2ab71aae02c18add178\serving
Used module:                 $paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram
Used module:         $paramod$44098c524b8c2bb063afaf91a867936aa2be2345\base
Used module:             $paramod$c6bf6ad85efaf3f5c634e24674aa77d8569cc387\serving
Used module:                 $paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram
Used module:         $paramod$b92177639916aadf4ae780cd2674ffad07bad577\base
Used module:             $paramod$abd0a3d70092ab50547531a7c7b4d5f70508324b\serving
Used module:                 $paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram
Used module:         $paramod$4821547bd9110a252585dfb69a79981e24cd0ab5\base
Used module:             $paramod$1dee9be32a9f2a208e3c6107f9d90aef91b2c3be\serving
Used module:                 $paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram
Used module:         $paramod$c1752925c894e836aacbf002506189702869b8b2\base
Used module:             $paramod$ecb64833d5ed921b2ea74a499d9451d7d495838c\serving
Used module:                 $paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram
Used module:         $paramod$c40e648c4860238a18f5b78cb40fd7c9f62daa63\base
Used module:             $paramod$ec9686f1a90ae456ed65f42a577580f299069c7d\serving
Used module:                 $paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram
Used module:         $paramod$6fe4532c7f3a889e5a835da106d74c56095a45f7\base
Used module:             $paramod$a9a070241fc4179274fd4179f7ecbbbc61845fd0\serving
Used module:                 $paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram
Used module:         $paramod$6b918181e6fdf7d76ee00784eeed18b1d4d7dcf1\base
Used module:             $paramod$e7530561a239570bf3fb5c3bd1e5c750d297f695\serving
Used module:                 $paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram
Used module:         $paramod$5f7da5f421199bdecfd049ec048e19ab202bc150\base
Used module:             $paramod$eeb031e8f5807565241574bd760ee3eea3f4f434\serving
Used module:                 $paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram
Used module:         $paramod$2a0bfa7edcc97648f568a4242bd0229921765e5d\base
Used module:             $paramod$3b171a0a37a92603881e564eca2091947fcb9185\serving
Used module:                 $paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram
Used module:         $paramod$6805cd971427cc9afe9924e677330fb22b612e4f\base
Used module:             $paramod$ffa6d116abd8e4cca69a5a5755ec4c333c9421bc\serving
Used module:                 $paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram
Used module:         $paramod$3dcfd8e66b59d4ac1dab07db079ef2debe25af88\base
Used module:             $paramod$f51097604301523f6bbf9663c8e838028a5542a7\serving
Used module:                 $paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram
Used module:         $paramod$4e30bc566f3ba8c3620c99b18c9a35bfc5f1d02f\base
Used module:             $paramod$230be91405cea0bd1f9e9a6393cc08b83856331c\serving
Used module:                 $paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram
Used module:         $paramod$1e45822b55c85e6ea5754d44bf567d8042945f11\base
Used module:             $paramod$7d3c043af9e66c0ab2336fb468bd8c39387dd692\serving
Used module:                 $paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram
Used module:         $paramod$946918e8c107e6603d6e824354fe18bc76e2bbb0\base
Used module:             $paramod$be78650b4c9f7837398dc7e009aeab27ab44896c\serving
Used module:                 $paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram
Used module:         $paramod$87229684cdd249854de4f1a34a5e886ae5888675\base
Used module:             $paramod$503b8eba2bfa3a7c5177818f1bf9d96969422dfd\serving
Used module:                 $paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram
Used module:         $paramod$30b65e5892474a04c0964aaad782cd795bd1c202\base
Used module:             $paramod$b1d71010c6e5bc3e0a0e768db5214a38412fc1bc\serving
Used module:                 $paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram
Used module:         $paramod$a568aedbf4695d6726c3fe66bc9e20f2bd695eaa\base
Used module:             $paramod$1e4b7781f6d04bb7b784be623772e8b8a8cf620b\serving
Used module:                 $paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram
Used module:         $paramod$073300fb16c043819b11d630c08752b251659e86\base
Used module:             $paramod$abdf89e2a518679e65074b39e4a3e001b50b0176\serving
Used module:                 $paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram
Used module:         $paramod$9cb90a6d5792b3dcce6abb5a27d353dff2c2a43d\base
Used module:             $paramod$3ea08bb972c2bee71112529c8e0fd94f513827a1\serving
Used module:                 $paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram
Used module:         $paramod$59fec3ead08369d96974b1c1974e3f35176aacd7\base
Used module:             $paramod$d25e15bd98b052bb9d29196667a0ec17a8339617\serving
Used module:                 $paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram
Used module:         $paramod$3ee35759a5fea68abedf11d28eded1d9858a2e3e\base
Used module:             $paramod$66e76b829125b8fe2455c73be70c58daa9e776cb\serving
Used module:                 $paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram
Used module:         $paramod$401d97c452c6e4c245acf90cdcdd5c1422fe24aa\base
Used module:             $paramod$a845f4186fa0847ee5c94c58d931ed1304756cad\serving
Used module:                 $paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram
Used module:         $paramod$e16c89eef7d3631cd75bc67a5fcf8e5271b26177\base
Used module:             $paramod$9ea3dd7bd1bdd7ee5dfa6ad0de4c34655abdbb5b\serving
Used module:                 $paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram
Used module:         $paramod$64bd0fdd218743947e184567838b6fc73e111621\base
Used module:             $paramod$6c1f3afa56096ad03c13bd8e6f170f42128720df\serving
Used module:                 $paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram
Used module:         $paramod$c8a61ef81eefc5c1f154b242ed545363b774f842\base
Used module:             $paramod$dd5b2d4ec0763d4703c94e2573daf5b04299d62b\serving
Used module:                 $paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram
Used module:         $paramod$7f924f35a5e2f58881d24fc6977e718246938553\base
Used module:             $paramod$f73e27b706a25e1ff2d3cc6b2ed82d6c750120da\serving
Used module:                 $paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram
Used module:         $paramod$41fd58f2128532411b882d1ffd919118bb6c5bec\base
Used module:             $paramod$b954af8f0f0dfdf69a43fcaeb09e42da46fc1cf3\serving
Used module:                 $paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram
Used module:         $paramod$fd07c84c807d20ab819649208d717c026e5af6e6\base
Used module:             $paramod$77b6b141b418c96ff781759719d0bb58ab85d20c\serving
Used module:                 $paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram
Used module:         $paramod$2d547cd87901826b0740ee862ded4a46ab6cb209\base
Used module:             $paramod$26aa80d771b8d2fc2612fec2542d82d0a80bb938\serving
Used module:                 $paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram
Used module:         $paramod$a7f7672ef067092ba3b80ab6886b7d64ce1ebc24\base
Used module:             $paramod$d1c439691a03c62d5e153115aa8c41392656c55a\serving
Used module:                 $paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram
Used module:         $paramod$655ee4b7c2cbc3e6f829bdeb685e9843abbd0458\base
Used module:             $paramod$e881f5ee6afb841ed0a0a04814fe19814e0ddec2\serving
Used module:                 $paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram
Used module:         $paramod$342e48568c05328a532ae4e7a43bcc9cd58bd1d3\base
Used module:             $paramod$f43f62bebbbf5553bdfec9259acade58588bb620\serving
Used module:                 $paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram
Used module:     \clkgen
Parameter \WIDTH = 4
Parameter \LSB_PRIORITY = 1212761928

28.4.175. Executing AST frontend in derive mode using pre-parsed AST for module `\priority_encoder'.
Parameter \WIDTH = 4
Parameter \LSB_PRIORITY = 1212761928
Generating RTLIL representation for module `$paramod$988598fe0cffb891d91000f0f76bb56f4ddf1b01\priority_encoder'.
Parameter \WIDTH = 4
Parameter \LSB_PRIORITY = 1212761928
Found cached RTLIL representation for module `$paramod$988598fe0cffb891d91000f0f76bb56f4ddf1b01\priority_encoder'.

28.4.176. Analyzing design hierarchy..
Top module:  \corescore_gowin_yosys
Used module:     \emitter_uart
Used module:     \corescorecore
Used module:         $paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux
Used module:             $paramod$d9174a3ae529a453f6ef54a937820b5137bcc8d8\arbiter
Used module:                 $paramod$98f08c805deeb403053dd8cbc0c5a963efbce7da\priority_encoder
Used module:                     $paramod$13e4079e78449d0c06ad1d64b06b1c34bd19864f\priority_encoder
Used module:                         $paramod$ca0df2f17e5eb049410902d7e8c7f2ec1097e1fb\priority_encoder
Used module:                             $paramod$6a95f1ae8670bfcfd54f24c68bdc5d002756f68a\priority_encoder
Used module:                                 $paramod$988598fe0cffb891d91000f0f76bb56f4ddf1b01\priority_encoder
Used module:         $paramod$05b4b6ff0630d873468e2ed54e4d50b4daa0fc53\base
Used module:             $paramod$b787f0d8c78dad4339041b811b0fe3e15efccc4c\serving
Used module:                 $paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top
Used module:                     $paramod\serv_mem_if\WITH_CSR=s32'00000000000000000000000000000000
Used module:                     $paramod\serv_rf_if\WITH_CSR=s32'00000000000000000000000000000000
Used module:                     \serv_alu
Used module:                         \serv_shift
Used module:                     $paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl
Used module:                     \serv_bufreg
Used module:                     \serv_decode
Used module:                     $paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000
Used module:                 $paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if
Used module:                 $paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram
Used module:                 \serving_mux
Used module:                 \serving_arbiter
Used module:             \wb2axis
Used module:         $paramod$83ccea1cce6bf643b81c2c63e37c29579fa1cc21\base
Used module:             $paramod$2577dba090ee08584551885006a4d6f257dcc67e\serving
Used module:                 $paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram
Used module:         $paramod$8372d906c328ffab18765707c6b0ab2d8e27498d\base
Used module:             $paramod$55bb03a266377be7ea91ed159db7c9f9adab9eb9\serving
Used module:                 $paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram
Used module:         $paramod$f6d3ce2d06ba1899f8e935556c49606bf3be4aa4\base
Used module:             $paramod$3fcb3186896e124f1354d4a77673effa911d1adf\serving
Used module:                 $paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram
Used module:         $paramod$17675f496c0f425cc88e588a6586d619257605b6\base
Used module:             $paramod$60b2936c5f2c3b01fa02ed930a78c829f764b639\serving
Used module:                 $paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram
Used module:         $paramod$65b9b6e56c86dd45ca7917ef59a6e89fe00b1d55\base
Used module:             $paramod$32c66bc7e822fc94399bbb43a02511de0601ab9d\serving
Used module:                 $paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram
Used module:         $paramod$978d433a3cf1c2252cdb16ff788d7782d53f5c00\base
Used module:             $paramod$afbf328b3aebb28289311dd4ef4c87ed6ae77a1b\serving
Used module:                 $paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram
Used module:         $paramod$06e452158890c11e3034004b9955e1b14f3b287e\base
Used module:             $paramod$4b57e5c50c967505f149275772291764df87f653\serving
Used module:                 $paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram
Used module:         $paramod$cb2c8438f7b6cacfc6d048983a6ba3c107cee042\base
Used module:             $paramod$0b1b384ce3cdbf6c4bf125493ee645028e14c2e3\serving
Used module:                 $paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram
Used module:         $paramod$f5c074dc8b52e2744af0bcb265a6f7dd842f48a8\base
Used module:             $paramod$934ac01bfb23232c7e628dbed5e915da22392e28\serving
Used module:                 $paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram
Used module:         $paramod$d4f4feb1f9c7429d78da546afa100616abc9b7b3\base
Used module:             $paramod$3a6c63b6e02c1dc06ffc37b4015ea63c3d9fe79e\serving
Used module:                 $paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram
Used module:         $paramod$784656c213ce5859cd8a68234e7d24a5941c2216\base
Used module:             $paramod$9a846d28a7768ef0bb07ead8f0708449f83d393b\serving
Used module:                 $paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram
Used module:         $paramod$ae853bf1ce62a310899724d63f13e4faaff07935\base
Used module:             $paramod$a5b2f92d8945f539f563fff895f5293aa4f687e3\serving
Used module:                 $paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram
Used module:         $paramod$200a5e095d20afd308e2e9d877a1cc2cf58da375\base
Used module:             $paramod$429d804981ece53a699f73b928b375939d1950b9\serving
Used module:                 $paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram
Used module:         $paramod$16cc1c395de98ee56afc93090eee9919c13787e2\base
Used module:             $paramod$50a54c67cd7ac09aa5cab1da921e6a89e272926e\serving
Used module:                 $paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram
Used module:         $paramod$03a01f228bebae3b1c273baea17507a9cb3e5b43\base
Used module:             $paramod$4a52b736dc1dbaeae75ab2ab71aae02c18add178\serving
Used module:                 $paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram
Used module:         $paramod$44098c524b8c2bb063afaf91a867936aa2be2345\base
Used module:             $paramod$c6bf6ad85efaf3f5c634e24674aa77d8569cc387\serving
Used module:                 $paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram
Used module:         $paramod$b92177639916aadf4ae780cd2674ffad07bad577\base
Used module:             $paramod$abd0a3d70092ab50547531a7c7b4d5f70508324b\serving
Used module:                 $paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram
Used module:         $paramod$4821547bd9110a252585dfb69a79981e24cd0ab5\base
Used module:             $paramod$1dee9be32a9f2a208e3c6107f9d90aef91b2c3be\serving
Used module:                 $paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram
Used module:         $paramod$c1752925c894e836aacbf002506189702869b8b2\base
Used module:             $paramod$ecb64833d5ed921b2ea74a499d9451d7d495838c\serving
Used module:                 $paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram
Used module:         $paramod$c40e648c4860238a18f5b78cb40fd7c9f62daa63\base
Used module:             $paramod$ec9686f1a90ae456ed65f42a577580f299069c7d\serving
Used module:                 $paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram
Used module:         $paramod$6fe4532c7f3a889e5a835da106d74c56095a45f7\base
Used module:             $paramod$a9a070241fc4179274fd4179f7ecbbbc61845fd0\serving
Used module:                 $paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram
Used module:         $paramod$6b918181e6fdf7d76ee00784eeed18b1d4d7dcf1\base
Used module:             $paramod$e7530561a239570bf3fb5c3bd1e5c750d297f695\serving
Used module:                 $paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram
Used module:         $paramod$5f7da5f421199bdecfd049ec048e19ab202bc150\base
Used module:             $paramod$eeb031e8f5807565241574bd760ee3eea3f4f434\serving
Used module:                 $paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram
Used module:         $paramod$2a0bfa7edcc97648f568a4242bd0229921765e5d\base
Used module:             $paramod$3b171a0a37a92603881e564eca2091947fcb9185\serving
Used module:                 $paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram
Used module:         $paramod$6805cd971427cc9afe9924e677330fb22b612e4f\base
Used module:             $paramod$ffa6d116abd8e4cca69a5a5755ec4c333c9421bc\serving
Used module:                 $paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram
Used module:         $paramod$3dcfd8e66b59d4ac1dab07db079ef2debe25af88\base
Used module:             $paramod$f51097604301523f6bbf9663c8e838028a5542a7\serving
Used module:                 $paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram
Used module:         $paramod$4e30bc566f3ba8c3620c99b18c9a35bfc5f1d02f\base
Used module:             $paramod$230be91405cea0bd1f9e9a6393cc08b83856331c\serving
Used module:                 $paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram
Used module:         $paramod$1e45822b55c85e6ea5754d44bf567d8042945f11\base
Used module:             $paramod$7d3c043af9e66c0ab2336fb468bd8c39387dd692\serving
Used module:                 $paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram
Used module:         $paramod$946918e8c107e6603d6e824354fe18bc76e2bbb0\base
Used module:             $paramod$be78650b4c9f7837398dc7e009aeab27ab44896c\serving
Used module:                 $paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram
Used module:         $paramod$87229684cdd249854de4f1a34a5e886ae5888675\base
Used module:             $paramod$503b8eba2bfa3a7c5177818f1bf9d96969422dfd\serving
Used module:                 $paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram
Used module:         $paramod$30b65e5892474a04c0964aaad782cd795bd1c202\base
Used module:             $paramod$b1d71010c6e5bc3e0a0e768db5214a38412fc1bc\serving
Used module:                 $paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram
Used module:         $paramod$a568aedbf4695d6726c3fe66bc9e20f2bd695eaa\base
Used module:             $paramod$1e4b7781f6d04bb7b784be623772e8b8a8cf620b\serving
Used module:                 $paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram
Used module:         $paramod$073300fb16c043819b11d630c08752b251659e86\base
Used module:             $paramod$abdf89e2a518679e65074b39e4a3e001b50b0176\serving
Used module:                 $paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram
Used module:         $paramod$9cb90a6d5792b3dcce6abb5a27d353dff2c2a43d\base
Used module:             $paramod$3ea08bb972c2bee71112529c8e0fd94f513827a1\serving
Used module:                 $paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram
Used module:         $paramod$59fec3ead08369d96974b1c1974e3f35176aacd7\base
Used module:             $paramod$d25e15bd98b052bb9d29196667a0ec17a8339617\serving
Used module:                 $paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram
Used module:         $paramod$3ee35759a5fea68abedf11d28eded1d9858a2e3e\base
Used module:             $paramod$66e76b829125b8fe2455c73be70c58daa9e776cb\serving
Used module:                 $paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram
Used module:         $paramod$401d97c452c6e4c245acf90cdcdd5c1422fe24aa\base
Used module:             $paramod$a845f4186fa0847ee5c94c58d931ed1304756cad\serving
Used module:                 $paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram
Used module:         $paramod$e16c89eef7d3631cd75bc67a5fcf8e5271b26177\base
Used module:             $paramod$9ea3dd7bd1bdd7ee5dfa6ad0de4c34655abdbb5b\serving
Used module:                 $paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram
Used module:         $paramod$64bd0fdd218743947e184567838b6fc73e111621\base
Used module:             $paramod$6c1f3afa56096ad03c13bd8e6f170f42128720df\serving
Used module:                 $paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram
Used module:         $paramod$c8a61ef81eefc5c1f154b242ed545363b774f842\base
Used module:             $paramod$dd5b2d4ec0763d4703c94e2573daf5b04299d62b\serving
Used module:                 $paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram
Used module:         $paramod$7f924f35a5e2f58881d24fc6977e718246938553\base
Used module:             $paramod$f73e27b706a25e1ff2d3cc6b2ed82d6c750120da\serving
Used module:                 $paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram
Used module:         $paramod$41fd58f2128532411b882d1ffd919118bb6c5bec\base
Used module:             $paramod$b954af8f0f0dfdf69a43fcaeb09e42da46fc1cf3\serving
Used module:                 $paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram
Used module:         $paramod$fd07c84c807d20ab819649208d717c026e5af6e6\base
Used module:             $paramod$77b6b141b418c96ff781759719d0bb58ab85d20c\serving
Used module:                 $paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram
Used module:         $paramod$2d547cd87901826b0740ee862ded4a46ab6cb209\base
Used module:             $paramod$26aa80d771b8d2fc2612fec2542d82d0a80bb938\serving
Used module:                 $paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram
Used module:         $paramod$a7f7672ef067092ba3b80ab6886b7d64ce1ebc24\base
Used module:             $paramod$d1c439691a03c62d5e153115aa8c41392656c55a\serving
Used module:                 $paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram
Used module:         $paramod$655ee4b7c2cbc3e6f829bdeb685e9843abbd0458\base
Used module:             $paramod$e881f5ee6afb841ed0a0a04814fe19814e0ddec2\serving
Used module:                 $paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram
Used module:         $paramod$342e48568c05328a532ae4e7a43bcc9cd58bd1d3\base
Used module:             $paramod$f43f62bebbbf5553bdfec9259acade58588bb620\serving
Used module:                 $paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram
Used module:     \clkgen
Parameter \WIDTH = 2
Parameter \LSB_PRIORITY = 1212761928

28.4.177. Executing AST frontend in derive mode using pre-parsed AST for module `\priority_encoder'.
Parameter \WIDTH = 2
Parameter \LSB_PRIORITY = 1212761928
Generating RTLIL representation for module `$paramod$6b97d935b3151b8e6e96147386baf99ad1901fdb\priority_encoder'.
Parameter \WIDTH = 2
Parameter \LSB_PRIORITY = 1212761928
Found cached RTLIL representation for module `$paramod$6b97d935b3151b8e6e96147386baf99ad1901fdb\priority_encoder'.

28.4.178. Analyzing design hierarchy..
Top module:  \corescore_gowin_yosys
Used module:     \emitter_uart
Used module:     \corescorecore
Used module:         $paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux
Used module:             $paramod$d9174a3ae529a453f6ef54a937820b5137bcc8d8\arbiter
Used module:                 $paramod$98f08c805deeb403053dd8cbc0c5a963efbce7da\priority_encoder
Used module:                     $paramod$13e4079e78449d0c06ad1d64b06b1c34bd19864f\priority_encoder
Used module:                         $paramod$ca0df2f17e5eb049410902d7e8c7f2ec1097e1fb\priority_encoder
Used module:                             $paramod$6a95f1ae8670bfcfd54f24c68bdc5d002756f68a\priority_encoder
Used module:                                 $paramod$988598fe0cffb891d91000f0f76bb56f4ddf1b01\priority_encoder
Used module:                                     $paramod$6b97d935b3151b8e6e96147386baf99ad1901fdb\priority_encoder
Used module:         $paramod$05b4b6ff0630d873468e2ed54e4d50b4daa0fc53\base
Used module:             $paramod$b787f0d8c78dad4339041b811b0fe3e15efccc4c\serving
Used module:                 $paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top
Used module:                     $paramod\serv_mem_if\WITH_CSR=s32'00000000000000000000000000000000
Used module:                     $paramod\serv_rf_if\WITH_CSR=s32'00000000000000000000000000000000
Used module:                     \serv_alu
Used module:                         \serv_shift
Used module:                     $paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl
Used module:                     \serv_bufreg
Used module:                     \serv_decode
Used module:                     $paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000
Used module:                 $paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if
Used module:                 $paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram
Used module:                 \serving_mux
Used module:                 \serving_arbiter
Used module:             \wb2axis
Used module:         $paramod$83ccea1cce6bf643b81c2c63e37c29579fa1cc21\base
Used module:             $paramod$2577dba090ee08584551885006a4d6f257dcc67e\serving
Used module:                 $paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram
Used module:         $paramod$8372d906c328ffab18765707c6b0ab2d8e27498d\base
Used module:             $paramod$55bb03a266377be7ea91ed159db7c9f9adab9eb9\serving
Used module:                 $paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram
Used module:         $paramod$f6d3ce2d06ba1899f8e935556c49606bf3be4aa4\base
Used module:             $paramod$3fcb3186896e124f1354d4a77673effa911d1adf\serving
Used module:                 $paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram
Used module:         $paramod$17675f496c0f425cc88e588a6586d619257605b6\base
Used module:             $paramod$60b2936c5f2c3b01fa02ed930a78c829f764b639\serving
Used module:                 $paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram
Used module:         $paramod$65b9b6e56c86dd45ca7917ef59a6e89fe00b1d55\base
Used module:             $paramod$32c66bc7e822fc94399bbb43a02511de0601ab9d\serving
Used module:                 $paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram
Used module:         $paramod$978d433a3cf1c2252cdb16ff788d7782d53f5c00\base
Used module:             $paramod$afbf328b3aebb28289311dd4ef4c87ed6ae77a1b\serving
Used module:                 $paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram
Used module:         $paramod$06e452158890c11e3034004b9955e1b14f3b287e\base
Used module:             $paramod$4b57e5c50c967505f149275772291764df87f653\serving
Used module:                 $paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram
Used module:         $paramod$cb2c8438f7b6cacfc6d048983a6ba3c107cee042\base
Used module:             $paramod$0b1b384ce3cdbf6c4bf125493ee645028e14c2e3\serving
Used module:                 $paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram
Used module:         $paramod$f5c074dc8b52e2744af0bcb265a6f7dd842f48a8\base
Used module:             $paramod$934ac01bfb23232c7e628dbed5e915da22392e28\serving
Used module:                 $paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram
Used module:         $paramod$d4f4feb1f9c7429d78da546afa100616abc9b7b3\base
Used module:             $paramod$3a6c63b6e02c1dc06ffc37b4015ea63c3d9fe79e\serving
Used module:                 $paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram
Used module:         $paramod$784656c213ce5859cd8a68234e7d24a5941c2216\base
Used module:             $paramod$9a846d28a7768ef0bb07ead8f0708449f83d393b\serving
Used module:                 $paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram
Used module:         $paramod$ae853bf1ce62a310899724d63f13e4faaff07935\base
Used module:             $paramod$a5b2f92d8945f539f563fff895f5293aa4f687e3\serving
Used module:                 $paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram
Used module:         $paramod$200a5e095d20afd308e2e9d877a1cc2cf58da375\base
Used module:             $paramod$429d804981ece53a699f73b928b375939d1950b9\serving
Used module:                 $paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram
Used module:         $paramod$16cc1c395de98ee56afc93090eee9919c13787e2\base
Used module:             $paramod$50a54c67cd7ac09aa5cab1da921e6a89e272926e\serving
Used module:                 $paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram
Used module:         $paramod$03a01f228bebae3b1c273baea17507a9cb3e5b43\base
Used module:             $paramod$4a52b736dc1dbaeae75ab2ab71aae02c18add178\serving
Used module:                 $paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram
Used module:         $paramod$44098c524b8c2bb063afaf91a867936aa2be2345\base
Used module:             $paramod$c6bf6ad85efaf3f5c634e24674aa77d8569cc387\serving
Used module:                 $paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram
Used module:         $paramod$b92177639916aadf4ae780cd2674ffad07bad577\base
Used module:             $paramod$abd0a3d70092ab50547531a7c7b4d5f70508324b\serving
Used module:                 $paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram
Used module:         $paramod$4821547bd9110a252585dfb69a79981e24cd0ab5\base
Used module:             $paramod$1dee9be32a9f2a208e3c6107f9d90aef91b2c3be\serving
Used module:                 $paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram
Used module:         $paramod$c1752925c894e836aacbf002506189702869b8b2\base
Used module:             $paramod$ecb64833d5ed921b2ea74a499d9451d7d495838c\serving
Used module:                 $paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram
Used module:         $paramod$c40e648c4860238a18f5b78cb40fd7c9f62daa63\base
Used module:             $paramod$ec9686f1a90ae456ed65f42a577580f299069c7d\serving
Used module:                 $paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram
Used module:         $paramod$6fe4532c7f3a889e5a835da106d74c56095a45f7\base
Used module:             $paramod$a9a070241fc4179274fd4179f7ecbbbc61845fd0\serving
Used module:                 $paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram
Used module:         $paramod$6b918181e6fdf7d76ee00784eeed18b1d4d7dcf1\base
Used module:             $paramod$e7530561a239570bf3fb5c3bd1e5c750d297f695\serving
Used module:                 $paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram
Used module:         $paramod$5f7da5f421199bdecfd049ec048e19ab202bc150\base
Used module:             $paramod$eeb031e8f5807565241574bd760ee3eea3f4f434\serving
Used module:                 $paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram
Used module:         $paramod$2a0bfa7edcc97648f568a4242bd0229921765e5d\base
Used module:             $paramod$3b171a0a37a92603881e564eca2091947fcb9185\serving
Used module:                 $paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram
Used module:         $paramod$6805cd971427cc9afe9924e677330fb22b612e4f\base
Used module:             $paramod$ffa6d116abd8e4cca69a5a5755ec4c333c9421bc\serving
Used module:                 $paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram
Used module:         $paramod$3dcfd8e66b59d4ac1dab07db079ef2debe25af88\base
Used module:             $paramod$f51097604301523f6bbf9663c8e838028a5542a7\serving
Used module:                 $paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram
Used module:         $paramod$4e30bc566f3ba8c3620c99b18c9a35bfc5f1d02f\base
Used module:             $paramod$230be91405cea0bd1f9e9a6393cc08b83856331c\serving
Used module:                 $paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram
Used module:         $paramod$1e45822b55c85e6ea5754d44bf567d8042945f11\base
Used module:             $paramod$7d3c043af9e66c0ab2336fb468bd8c39387dd692\serving
Used module:                 $paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram
Used module:         $paramod$946918e8c107e6603d6e824354fe18bc76e2bbb0\base
Used module:             $paramod$be78650b4c9f7837398dc7e009aeab27ab44896c\serving
Used module:                 $paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram
Used module:         $paramod$87229684cdd249854de4f1a34a5e886ae5888675\base
Used module:             $paramod$503b8eba2bfa3a7c5177818f1bf9d96969422dfd\serving
Used module:                 $paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram
Used module:         $paramod$30b65e5892474a04c0964aaad782cd795bd1c202\base
Used module:             $paramod$b1d71010c6e5bc3e0a0e768db5214a38412fc1bc\serving
Used module:                 $paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram
Used module:         $paramod$a568aedbf4695d6726c3fe66bc9e20f2bd695eaa\base
Used module:             $paramod$1e4b7781f6d04bb7b784be623772e8b8a8cf620b\serving
Used module:                 $paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram
Used module:         $paramod$073300fb16c043819b11d630c08752b251659e86\base
Used module:             $paramod$abdf89e2a518679e65074b39e4a3e001b50b0176\serving
Used module:                 $paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram
Used module:         $paramod$9cb90a6d5792b3dcce6abb5a27d353dff2c2a43d\base
Used module:             $paramod$3ea08bb972c2bee71112529c8e0fd94f513827a1\serving
Used module:                 $paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram
Used module:         $paramod$59fec3ead08369d96974b1c1974e3f35176aacd7\base
Used module:             $paramod$d25e15bd98b052bb9d29196667a0ec17a8339617\serving
Used module:                 $paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram
Used module:         $paramod$3ee35759a5fea68abedf11d28eded1d9858a2e3e\base
Used module:             $paramod$66e76b829125b8fe2455c73be70c58daa9e776cb\serving
Used module:                 $paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram
Used module:         $paramod$401d97c452c6e4c245acf90cdcdd5c1422fe24aa\base
Used module:             $paramod$a845f4186fa0847ee5c94c58d931ed1304756cad\serving
Used module:                 $paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram
Used module:         $paramod$e16c89eef7d3631cd75bc67a5fcf8e5271b26177\base
Used module:             $paramod$9ea3dd7bd1bdd7ee5dfa6ad0de4c34655abdbb5b\serving
Used module:                 $paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram
Used module:         $paramod$64bd0fdd218743947e184567838b6fc73e111621\base
Used module:             $paramod$6c1f3afa56096ad03c13bd8e6f170f42128720df\serving
Used module:                 $paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram
Used module:         $paramod$c8a61ef81eefc5c1f154b242ed545363b774f842\base
Used module:             $paramod$dd5b2d4ec0763d4703c94e2573daf5b04299d62b\serving
Used module:                 $paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram
Used module:         $paramod$7f924f35a5e2f58881d24fc6977e718246938553\base
Used module:             $paramod$f73e27b706a25e1ff2d3cc6b2ed82d6c750120da\serving
Used module:                 $paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram
Used module:         $paramod$41fd58f2128532411b882d1ffd919118bb6c5bec\base
Used module:             $paramod$b954af8f0f0dfdf69a43fcaeb09e42da46fc1cf3\serving
Used module:                 $paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram
Used module:         $paramod$fd07c84c807d20ab819649208d717c026e5af6e6\base
Used module:             $paramod$77b6b141b418c96ff781759719d0bb58ab85d20c\serving
Used module:                 $paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram
Used module:         $paramod$2d547cd87901826b0740ee862ded4a46ab6cb209\base
Used module:             $paramod$26aa80d771b8d2fc2612fec2542d82d0a80bb938\serving
Used module:                 $paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram
Used module:         $paramod$a7f7672ef067092ba3b80ab6886b7d64ce1ebc24\base
Used module:             $paramod$d1c439691a03c62d5e153115aa8c41392656c55a\serving
Used module:                 $paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram
Used module:         $paramod$655ee4b7c2cbc3e6f829bdeb685e9843abbd0458\base
Used module:             $paramod$e881f5ee6afb841ed0a0a04814fe19814e0ddec2\serving
Used module:                 $paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram
Used module:         $paramod$342e48568c05328a532ae4e7a43bcc9cd58bd1d3\base
Used module:             $paramod$f43f62bebbbf5553bdfec9259acade58588bb620\serving
Used module:                 $paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram
Used module:     \clkgen

28.4.179. Analyzing design hierarchy..
Top module:  \corescore_gowin_yosys
Used module:     \emitter_uart
Used module:     \corescorecore
Used module:         $paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux
Used module:             $paramod$d9174a3ae529a453f6ef54a937820b5137bcc8d8\arbiter
Used module:                 $paramod$98f08c805deeb403053dd8cbc0c5a963efbce7da\priority_encoder
Used module:                     $paramod$13e4079e78449d0c06ad1d64b06b1c34bd19864f\priority_encoder
Used module:                         $paramod$ca0df2f17e5eb049410902d7e8c7f2ec1097e1fb\priority_encoder
Used module:                             $paramod$6a95f1ae8670bfcfd54f24c68bdc5d002756f68a\priority_encoder
Used module:                                 $paramod$988598fe0cffb891d91000f0f76bb56f4ddf1b01\priority_encoder
Used module:                                     $paramod$6b97d935b3151b8e6e96147386baf99ad1901fdb\priority_encoder
Used module:         $paramod$05b4b6ff0630d873468e2ed54e4d50b4daa0fc53\base
Used module:             $paramod$b787f0d8c78dad4339041b811b0fe3e15efccc4c\serving
Used module:                 $paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top
Used module:                     $paramod\serv_mem_if\WITH_CSR=s32'00000000000000000000000000000000
Used module:                     $paramod\serv_rf_if\WITH_CSR=s32'00000000000000000000000000000000
Used module:                     \serv_alu
Used module:                         \serv_shift
Used module:                     $paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl
Used module:                     \serv_bufreg
Used module:                     \serv_decode
Used module:                     $paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000
Used module:                 $paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if
Used module:                 $paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram
Used module:                 \serving_mux
Used module:                 \serving_arbiter
Used module:             \wb2axis
Used module:         $paramod$83ccea1cce6bf643b81c2c63e37c29579fa1cc21\base
Used module:             $paramod$2577dba090ee08584551885006a4d6f257dcc67e\serving
Used module:                 $paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram
Used module:         $paramod$8372d906c328ffab18765707c6b0ab2d8e27498d\base
Used module:             $paramod$55bb03a266377be7ea91ed159db7c9f9adab9eb9\serving
Used module:                 $paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram
Used module:         $paramod$f6d3ce2d06ba1899f8e935556c49606bf3be4aa4\base
Used module:             $paramod$3fcb3186896e124f1354d4a77673effa911d1adf\serving
Used module:                 $paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram
Used module:         $paramod$17675f496c0f425cc88e588a6586d619257605b6\base
Used module:             $paramod$60b2936c5f2c3b01fa02ed930a78c829f764b639\serving
Used module:                 $paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram
Used module:         $paramod$65b9b6e56c86dd45ca7917ef59a6e89fe00b1d55\base
Used module:             $paramod$32c66bc7e822fc94399bbb43a02511de0601ab9d\serving
Used module:                 $paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram
Used module:         $paramod$978d433a3cf1c2252cdb16ff788d7782d53f5c00\base
Used module:             $paramod$afbf328b3aebb28289311dd4ef4c87ed6ae77a1b\serving
Used module:                 $paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram
Used module:         $paramod$06e452158890c11e3034004b9955e1b14f3b287e\base
Used module:             $paramod$4b57e5c50c967505f149275772291764df87f653\serving
Used module:                 $paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram
Used module:         $paramod$cb2c8438f7b6cacfc6d048983a6ba3c107cee042\base
Used module:             $paramod$0b1b384ce3cdbf6c4bf125493ee645028e14c2e3\serving
Used module:                 $paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram
Used module:         $paramod$f5c074dc8b52e2744af0bcb265a6f7dd842f48a8\base
Used module:             $paramod$934ac01bfb23232c7e628dbed5e915da22392e28\serving
Used module:                 $paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram
Used module:         $paramod$d4f4feb1f9c7429d78da546afa100616abc9b7b3\base
Used module:             $paramod$3a6c63b6e02c1dc06ffc37b4015ea63c3d9fe79e\serving
Used module:                 $paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram
Used module:         $paramod$784656c213ce5859cd8a68234e7d24a5941c2216\base
Used module:             $paramod$9a846d28a7768ef0bb07ead8f0708449f83d393b\serving
Used module:                 $paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram
Used module:         $paramod$ae853bf1ce62a310899724d63f13e4faaff07935\base
Used module:             $paramod$a5b2f92d8945f539f563fff895f5293aa4f687e3\serving
Used module:                 $paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram
Used module:         $paramod$200a5e095d20afd308e2e9d877a1cc2cf58da375\base
Used module:             $paramod$429d804981ece53a699f73b928b375939d1950b9\serving
Used module:                 $paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram
Used module:         $paramod$16cc1c395de98ee56afc93090eee9919c13787e2\base
Used module:             $paramod$50a54c67cd7ac09aa5cab1da921e6a89e272926e\serving
Used module:                 $paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram
Used module:         $paramod$03a01f228bebae3b1c273baea17507a9cb3e5b43\base
Used module:             $paramod$4a52b736dc1dbaeae75ab2ab71aae02c18add178\serving
Used module:                 $paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram
Used module:         $paramod$44098c524b8c2bb063afaf91a867936aa2be2345\base
Used module:             $paramod$c6bf6ad85efaf3f5c634e24674aa77d8569cc387\serving
Used module:                 $paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram
Used module:         $paramod$b92177639916aadf4ae780cd2674ffad07bad577\base
Used module:             $paramod$abd0a3d70092ab50547531a7c7b4d5f70508324b\serving
Used module:                 $paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram
Used module:         $paramod$4821547bd9110a252585dfb69a79981e24cd0ab5\base
Used module:             $paramod$1dee9be32a9f2a208e3c6107f9d90aef91b2c3be\serving
Used module:                 $paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram
Used module:         $paramod$c1752925c894e836aacbf002506189702869b8b2\base
Used module:             $paramod$ecb64833d5ed921b2ea74a499d9451d7d495838c\serving
Used module:                 $paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram
Used module:         $paramod$c40e648c4860238a18f5b78cb40fd7c9f62daa63\base
Used module:             $paramod$ec9686f1a90ae456ed65f42a577580f299069c7d\serving
Used module:                 $paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram
Used module:         $paramod$6fe4532c7f3a889e5a835da106d74c56095a45f7\base
Used module:             $paramod$a9a070241fc4179274fd4179f7ecbbbc61845fd0\serving
Used module:                 $paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram
Used module:         $paramod$6b918181e6fdf7d76ee00784eeed18b1d4d7dcf1\base
Used module:             $paramod$e7530561a239570bf3fb5c3bd1e5c750d297f695\serving
Used module:                 $paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram
Used module:         $paramod$5f7da5f421199bdecfd049ec048e19ab202bc150\base
Used module:             $paramod$eeb031e8f5807565241574bd760ee3eea3f4f434\serving
Used module:                 $paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram
Used module:         $paramod$2a0bfa7edcc97648f568a4242bd0229921765e5d\base
Used module:             $paramod$3b171a0a37a92603881e564eca2091947fcb9185\serving
Used module:                 $paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram
Used module:         $paramod$6805cd971427cc9afe9924e677330fb22b612e4f\base
Used module:             $paramod$ffa6d116abd8e4cca69a5a5755ec4c333c9421bc\serving
Used module:                 $paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram
Used module:         $paramod$3dcfd8e66b59d4ac1dab07db079ef2debe25af88\base
Used module:             $paramod$f51097604301523f6bbf9663c8e838028a5542a7\serving
Used module:                 $paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram
Used module:         $paramod$4e30bc566f3ba8c3620c99b18c9a35bfc5f1d02f\base
Used module:             $paramod$230be91405cea0bd1f9e9a6393cc08b83856331c\serving
Used module:                 $paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram
Used module:         $paramod$1e45822b55c85e6ea5754d44bf567d8042945f11\base
Used module:             $paramod$7d3c043af9e66c0ab2336fb468bd8c39387dd692\serving
Used module:                 $paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram
Used module:         $paramod$946918e8c107e6603d6e824354fe18bc76e2bbb0\base
Used module:             $paramod$be78650b4c9f7837398dc7e009aeab27ab44896c\serving
Used module:                 $paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram
Used module:         $paramod$87229684cdd249854de4f1a34a5e886ae5888675\base
Used module:             $paramod$503b8eba2bfa3a7c5177818f1bf9d96969422dfd\serving
Used module:                 $paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram
Used module:         $paramod$30b65e5892474a04c0964aaad782cd795bd1c202\base
Used module:             $paramod$b1d71010c6e5bc3e0a0e768db5214a38412fc1bc\serving
Used module:                 $paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram
Used module:         $paramod$a568aedbf4695d6726c3fe66bc9e20f2bd695eaa\base
Used module:             $paramod$1e4b7781f6d04bb7b784be623772e8b8a8cf620b\serving
Used module:                 $paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram
Used module:         $paramod$073300fb16c043819b11d630c08752b251659e86\base
Used module:             $paramod$abdf89e2a518679e65074b39e4a3e001b50b0176\serving
Used module:                 $paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram
Used module:         $paramod$9cb90a6d5792b3dcce6abb5a27d353dff2c2a43d\base
Used module:             $paramod$3ea08bb972c2bee71112529c8e0fd94f513827a1\serving
Used module:                 $paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram
Used module:         $paramod$59fec3ead08369d96974b1c1974e3f35176aacd7\base
Used module:             $paramod$d25e15bd98b052bb9d29196667a0ec17a8339617\serving
Used module:                 $paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram
Used module:         $paramod$3ee35759a5fea68abedf11d28eded1d9858a2e3e\base
Used module:             $paramod$66e76b829125b8fe2455c73be70c58daa9e776cb\serving
Used module:                 $paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram
Used module:         $paramod$401d97c452c6e4c245acf90cdcdd5c1422fe24aa\base
Used module:             $paramod$a845f4186fa0847ee5c94c58d931ed1304756cad\serving
Used module:                 $paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram
Used module:         $paramod$e16c89eef7d3631cd75bc67a5fcf8e5271b26177\base
Used module:             $paramod$9ea3dd7bd1bdd7ee5dfa6ad0de4c34655abdbb5b\serving
Used module:                 $paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram
Used module:         $paramod$64bd0fdd218743947e184567838b6fc73e111621\base
Used module:             $paramod$6c1f3afa56096ad03c13bd8e6f170f42128720df\serving
Used module:                 $paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram
Used module:         $paramod$c8a61ef81eefc5c1f154b242ed545363b774f842\base
Used module:             $paramod$dd5b2d4ec0763d4703c94e2573daf5b04299d62b\serving
Used module:                 $paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram
Used module:         $paramod$7f924f35a5e2f58881d24fc6977e718246938553\base
Used module:             $paramod$f73e27b706a25e1ff2d3cc6b2ed82d6c750120da\serving
Used module:                 $paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram
Used module:         $paramod$41fd58f2128532411b882d1ffd919118bb6c5bec\base
Used module:             $paramod$b954af8f0f0dfdf69a43fcaeb09e42da46fc1cf3\serving
Used module:                 $paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram
Used module:         $paramod$fd07c84c807d20ab819649208d717c026e5af6e6\base
Used module:             $paramod$77b6b141b418c96ff781759719d0bb58ab85d20c\serving
Used module:                 $paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram
Used module:         $paramod$2d547cd87901826b0740ee862ded4a46ab6cb209\base
Used module:             $paramod$26aa80d771b8d2fc2612fec2542d82d0a80bb938\serving
Used module:                 $paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram
Used module:         $paramod$a7f7672ef067092ba3b80ab6886b7d64ce1ebc24\base
Used module:             $paramod$d1c439691a03c62d5e153115aa8c41392656c55a\serving
Used module:                 $paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram
Used module:         $paramod$655ee4b7c2cbc3e6f829bdeb685e9843abbd0458\base
Used module:             $paramod$e881f5ee6afb841ed0a0a04814fe19814e0ddec2\serving
Used module:                 $paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram
Used module:         $paramod$342e48568c05328a532ae4e7a43bcc9cd58bd1d3\base
Used module:             $paramod$f43f62bebbbf5553bdfec9259acade58588bb620\serving
Used module:                 $paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram
Used module:     \clkgen
Removing unused module `$abstract\corescorecore'.
Removing unused module `$abstract\clkgen'.
Removing unused module `$abstract\corescore_gowin_yosys'.
Removing unused module `$abstract\emitter_uart'.
Removing unused module `$abstract\base'.
Removing unused module `$abstract\wb2axis'.
Removing unused module `$abstract\serving'.
Removing unused module `$abstract\serving_ram'.
Removing unused module `$abstract\serving_mux'.
Removing unused module `$abstract\serving_arbiter'.
Removing unused module `$abstract\axis_async_fifo'.
Removing unused module `$abstract\axis_arb_mux'.
Removing unused module `$abstract\priority_encoder'.
Removing unused module `$abstract\arbiter'.
Removing unused module `$abstract\serv_rf_top'.
Removing unused module `$abstract\serv_top'.
Removing unused module `$abstract\serv_state'.
Removing unused module `$abstract\serv_rf_ram'.
Removing unused module `$abstract\serv_rf_ram_if'.
Removing unused module `$abstract\serv_rf_if'.
Removing unused module `$abstract\serv_mem_if'.
Removing unused module `$abstract\serv_decode'.
Removing unused module `$abstract\serv_ctrl'.
Removing unused module `$abstract\serv_csr'.
Removing unused module `$abstract\serv_alu'.
Removing unused module `$abstract\serv_bufreg'.
Removing unused module `$abstract\serv_shift'.
Removed 27 unused modules.
Module $paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$f43f62bebbbf5553bdfec9259acade58588bb620\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$e881f5ee6afb841ed0a0a04814fe19814e0ddec2\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$d1c439691a03c62d5e153115aa8c41392656c55a\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$26aa80d771b8d2fc2612fec2542d82d0a80bb938\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$77b6b141b418c96ff781759719d0bb58ab85d20c\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$b954af8f0f0dfdf69a43fcaeb09e42da46fc1cf3\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$f73e27b706a25e1ff2d3cc6b2ed82d6c750120da\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$dd5b2d4ec0763d4703c94e2573daf5b04299d62b\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$6c1f3afa56096ad03c13bd8e6f170f42128720df\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$9ea3dd7bd1bdd7ee5dfa6ad0de4c34655abdbb5b\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$a845f4186fa0847ee5c94c58d931ed1304756cad\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$66e76b829125b8fe2455c73be70c58daa9e776cb\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$d25e15bd98b052bb9d29196667a0ec17a8339617\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$3ea08bb972c2bee71112529c8e0fd94f513827a1\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$abdf89e2a518679e65074b39e4a3e001b50b0176\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$1e4b7781f6d04bb7b784be623772e8b8a8cf620b\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$b1d71010c6e5bc3e0a0e768db5214a38412fc1bc\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$503b8eba2bfa3a7c5177818f1bf9d96969422dfd\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$be78650b4c9f7837398dc7e009aeab27ab44896c\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$7d3c043af9e66c0ab2336fb468bd8c39387dd692\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$230be91405cea0bd1f9e9a6393cc08b83856331c\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$f51097604301523f6bbf9663c8e838028a5542a7\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$ffa6d116abd8e4cca69a5a5755ec4c333c9421bc\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$3b171a0a37a92603881e564eca2091947fcb9185\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$eeb031e8f5807565241574bd760ee3eea3f4f434\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$e7530561a239570bf3fb5c3bd1e5c750d297f695\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$a9a070241fc4179274fd4179f7ecbbbc61845fd0\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$ec9686f1a90ae456ed65f42a577580f299069c7d\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$ecb64833d5ed921b2ea74a499d9451d7d495838c\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$1dee9be32a9f2a208e3c6107f9d90aef91b2c3be\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$abd0a3d70092ab50547531a7c7b4d5f70508324b\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$c6bf6ad85efaf3f5c634e24674aa77d8569cc387\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$4a52b736dc1dbaeae75ab2ab71aae02c18add178\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$50a54c67cd7ac09aa5cab1da921e6a89e272926e\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$429d804981ece53a699f73b928b375939d1950b9\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$a5b2f92d8945f539f563fff895f5293aa4f687e3\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$9a846d28a7768ef0bb07ead8f0708449f83d393b\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$3a6c63b6e02c1dc06ffc37b4015ea63c3d9fe79e\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$934ac01bfb23232c7e628dbed5e915da22392e28\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$0b1b384ce3cdbf6c4bf125493ee645028e14c2e3\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$4b57e5c50c967505f149275772291764df87f653\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$afbf328b3aebb28289311dd4ef4c87ed6ae77a1b\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$32c66bc7e822fc94399bbb43a02511de0601ab9d\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$60b2936c5f2c3b01fa02ed930a78c829f764b639\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$3fcb3186896e124f1354d4a77673effa911d1adf\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$55bb03a266377be7ea91ed159db7c9f9adab9eb9\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$2577dba090ee08584551885006a4d6f257dcc67e\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$b787f0d8c78dad4339041b811b0fe3e15efccc4c\serving directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$342e48568c05328a532ae4e7a43bcc9cd58bd1d3\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$655ee4b7c2cbc3e6f829bdeb685e9843abbd0458\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$a7f7672ef067092ba3b80ab6886b7d64ce1ebc24\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$2d547cd87901826b0740ee862ded4a46ab6cb209\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$fd07c84c807d20ab819649208d717c026e5af6e6\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$41fd58f2128532411b882d1ffd919118bb6c5bec\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$7f924f35a5e2f58881d24fc6977e718246938553\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$c8a61ef81eefc5c1f154b242ed545363b774f842\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$64bd0fdd218743947e184567838b6fc73e111621\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$e16c89eef7d3631cd75bc67a5fcf8e5271b26177\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$401d97c452c6e4c245acf90cdcdd5c1422fe24aa\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$3ee35759a5fea68abedf11d28eded1d9858a2e3e\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$59fec3ead08369d96974b1c1974e3f35176aacd7\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$9cb90a6d5792b3dcce6abb5a27d353dff2c2a43d\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$073300fb16c043819b11d630c08752b251659e86\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$a568aedbf4695d6726c3fe66bc9e20f2bd695eaa\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$30b65e5892474a04c0964aaad782cd795bd1c202\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$87229684cdd249854de4f1a34a5e886ae5888675\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$946918e8c107e6603d6e824354fe18bc76e2bbb0\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$1e45822b55c85e6ea5754d44bf567d8042945f11\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$4e30bc566f3ba8c3620c99b18c9a35bfc5f1d02f\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$3dcfd8e66b59d4ac1dab07db079ef2debe25af88\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$6805cd971427cc9afe9924e677330fb22b612e4f\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$2a0bfa7edcc97648f568a4242bd0229921765e5d\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$5f7da5f421199bdecfd049ec048e19ab202bc150\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$6b918181e6fdf7d76ee00784eeed18b1d4d7dcf1\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$6fe4532c7f3a889e5a835da106d74c56095a45f7\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$c40e648c4860238a18f5b78cb40fd7c9f62daa63\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$c1752925c894e836aacbf002506189702869b8b2\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$4821547bd9110a252585dfb69a79981e24cd0ab5\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$b92177639916aadf4ae780cd2674ffad07bad577\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$44098c524b8c2bb063afaf91a867936aa2be2345\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$03a01f228bebae3b1c273baea17507a9cb3e5b43\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$16cc1c395de98ee56afc93090eee9919c13787e2\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$200a5e095d20afd308e2e9d877a1cc2cf58da375\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$ae853bf1ce62a310899724d63f13e4faaff07935\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$784656c213ce5859cd8a68234e7d24a5941c2216\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$d4f4feb1f9c7429d78da546afa100616abc9b7b3\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$f5c074dc8b52e2744af0bcb265a6f7dd842f48a8\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$cb2c8438f7b6cacfc6d048983a6ba3c107cee042\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$06e452158890c11e3034004b9955e1b14f3b287e\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$978d433a3cf1c2252cdb16ff788d7782d53f5c00\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$65b9b6e56c86dd45ca7917ef59a6e89fe00b1d55\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$17675f496c0f425cc88e588a6586d619257605b6\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$f6d3ce2d06ba1899f8e935556c49606bf3be4aa4\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$8372d906c328ffab18765707c6b0ab2d8e27498d\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$83ccea1cce6bf643b81c2c63e37c29579fa1cc21\base directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$05b4b6ff0630d873468e2ed54e4d50b4daa0fc53\base directly or indirectly displays text -> setting "keep" attribute.
Module corescorecore directly or indirectly displays text -> setting "keep" attribute.
Module corescore_gowin_yosys directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram directly or indirectly displays text -> setting "keep" attribute.

28.5. Executing PROC pass (convert processes to netlists).

28.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1656'.
Found and cleaned up 1 empty switch in `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1624'.
Found and cleaned up 1 empty switch in `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1592'.
Found and cleaned up 1 empty switch in `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1560'.
Found and cleaned up 1 empty switch in `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1528'.
Found and cleaned up 1 empty switch in `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1496'.
Found and cleaned up 1 empty switch in `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1464'.
Found and cleaned up 1 empty switch in `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1432'.
Found and cleaned up 1 empty switch in `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1400'.
Found and cleaned up 1 empty switch in `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1368'.
Found and cleaned up 1 empty switch in `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1336'.
Found and cleaned up 1 empty switch in `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1304'.
Found and cleaned up 1 empty switch in `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1272'.
Found and cleaned up 1 empty switch in `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1240'.
Found and cleaned up 1 empty switch in `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1208'.
Found and cleaned up 1 empty switch in `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1176'.
Found and cleaned up 1 empty switch in `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1144'.
Found and cleaned up 1 empty switch in `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1112'.
Found and cleaned up 1 empty switch in `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1080'.
Found and cleaned up 1 empty switch in `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1048'.
Found and cleaned up 1 empty switch in `$paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1016'.
Found and cleaned up 1 empty switch in `$paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$984'.
Found and cleaned up 1 empty switch in `$paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$952'.
Found and cleaned up 1 empty switch in `$paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$920'.
Found and cleaned up 1 empty switch in `$paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$888'.
Found and cleaned up 1 empty switch in `$paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$856'.
Found and cleaned up 1 empty switch in `$paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$824'.
Found and cleaned up 1 empty switch in `$paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$792'.
Found and cleaned up 1 empty switch in `$paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$760'.
Found and cleaned up 1 empty switch in `$paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$728'.
Found and cleaned up 1 empty switch in `$paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$696'.
Found and cleaned up 1 empty switch in `$paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$664'.
Found and cleaned up 1 empty switch in `$paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$632'.
Found and cleaned up 1 empty switch in `$paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$584'.
Found and cleaned up 4 empty switches in `$paramod$d9174a3ae529a453f6ef54a937820b5137bcc8d8\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:94$419'.
Found and cleaned up 1 empty switch in `\ALU.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:969$226'.
Found and cleaned up 1 empty switch in `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$2104'.
Found and cleaned up 1 empty switch in `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$2072'.
Found and cleaned up 1 empty switch in `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$2040'.
Found and cleaned up 1 empty switch in `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$2008'.
Found and cleaned up 1 empty switch in `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1976'.
Found and cleaned up 1 empty switch in `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1944'.
Found and cleaned up 1 empty switch in `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1912'.
Found and cleaned up 1 empty switch in `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1880'.
Found and cleaned up 1 empty switch in `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1848'.
Found and cleaned up 1 empty switch in `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1816'.
Found and cleaned up 1 empty switch in `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1784'.
Found and cleaned up 1 empty switch in `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1752'.
Found and cleaned up 1 empty switch in `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1720'.
Found and cleaned up 1 empty switch in `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1688'.
Cleaned up 53 empty switches.

28.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1647 in module $paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1615 in module $paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1583 in module $paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1551 in module $paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1519 in module $paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1487 in module $paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1455 in module $paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1423 in module $paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1391 in module $paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1359 in module $paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1327 in module $paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1295 in module $paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1263 in module $paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1231 in module $paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1199 in module $paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1167 in module $paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1135 in module $paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1103 in module $paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1071 in module $paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1039 in module $paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1007 in module $paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$975 in module $paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$943 in module $paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$911 in module $paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$879 in module $paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$847 in module $paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$815 in module $paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$783 in module $paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$751 in module $paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$719 in module $paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$687 in module $paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$655 in module $paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$623 in module $paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$575 in module $paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/verilog-axis_0-r3/rtl/arbiter.v:139$432 in module $paramod$d9174a3ae529a453f6ef54a937820b5137bcc8d8\arbiter.
Marked 4 switch rules as full_case in process $proc$src/verilog-axis_0-r3/rtl/arbiter.v:94$419 in module $paramod$d9174a3ae529a453f6ef54a937820b5137bcc8d8\arbiter.
Marked 2 switch rules as full_case in process $proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393 in module $paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.
Marked 3 switch rules as full_case in process $proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:183$390 in module $paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.
Marked 1 switch rules as full_case in process $proc$src/corescore_0/rtl/gw2a18_clk_gen.v:77$353 in module clkgen.
Marked 3 switch rules as full_case in process $proc$src/corescore_0/rtl/emitter_uart.v:28$342 in module emitter_uart.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$286 in module RAM16S4.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1081$250 in module RAM16S2.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1043$231 in module RAM16S1.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:535$222 in module DFFNCE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:515$220 in module DFFNC.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:496$218 in module DFFNPE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:476$216 in module DFFNP.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:457$214 in module DFFNRE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:437$212 in module DFFNR.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:418$210 in module DFFNSE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:398$208 in module DFFNS.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:348$202 in module DFFCE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:328$200 in module DFFC.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:309$198 in module DFFPE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:289$196 in module DFFP.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:270$194 in module DFFRE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:250$192 in module DFFR.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:231$190 in module DFFSE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:211$188 in module DFFS.
Marked 1 switch rules as full_case in process $proc$src/serv_1.0.2/rtl/serv_ctrl.v:71$2188 in module $paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$2095 in module $paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$2063 in module $paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$2031 in module $paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1999 in module $paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1967 in module $paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1935 in module $paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1903 in module $paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1871 in module $paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1839 in module $paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1807 in module $paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1775 in module $paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1743 in module $paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1711 in module $paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.
Marked 1 switch rules as full_case in process $proc$src/serving_1.0.2/serving/serving_ram.v:71$1679 in module $paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.
Removed a total of 0 dead cases.

28.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 66 redundant assignments.
Promoted 443 assignments to connections.

28.5.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod$d9174a3ae529a453f6ef54a937820b5137bcc8d8\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:77$436'.
  Set init value: \mask_reg = 48'000000000000000000000000000000000000000000000000
Found init rule in `$paramod$d9174a3ae529a453f6ef54a937820b5137bcc8d8\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:56$435'.
  Set init value: \grant_encoded_reg = 6'000000
Found init rule in `$paramod$d9174a3ae529a453f6ef54a937820b5137bcc8d8\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:55$434'.
  Set init value: \grant_valid_reg = 1'0
Found init rule in `$paramod$d9174a3ae529a453f6ef54a937820b5137bcc8d8\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:54$433'.
  Set init value: \grant_reg = 48'000000000000000000000000000000000000000000000000
Found init rule in `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:165$408'.
  Set init value: \temp_m_axis_tuser_reg = 1'0
Found init rule in `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:164$407'.
  Set init value: \temp_m_axis_tdest_reg = 8'00000000
Found init rule in `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:163$406'.
  Set init value: \temp_m_axis_tid_reg = 8'00000000
Found init rule in `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:162$405'.
  Set init value: \temp_m_axis_tlast_reg = 1'0
Found init rule in `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:161$404'.
  Set init value: \temp_m_axis_tvalid_reg = 1'0
Found init rule in `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:160$403'.
  Set init value: \temp_m_axis_tkeep_reg = 1'0
Found init rule in `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:159$402'.
  Set init value: \temp_m_axis_tdata_reg = 8'00000000
Found init rule in `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:157$401'.
  Set init value: \m_axis_tuser_reg = 1'0
Found init rule in `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:156$400'.
  Set init value: \m_axis_tdest_reg = 8'00000000
Found init rule in `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:155$399'.
  Set init value: \m_axis_tid_reg = 8'00000000
Found init rule in `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:154$398'.
  Set init value: \m_axis_tlast_reg = 1'0
Found init rule in `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:153$397'.
  Set init value: \m_axis_tvalid_reg = 1'0
Found init rule in `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:152$396'.
  Set init value: \m_axis_tkeep_reg = 1'0
Found init rule in `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:151$395'.
  Set init value: \m_axis_tdata_reg = 8'00000000
Found init rule in `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:100$394'.
  Set init value: \m_axis_tready_int_reg = 1'0
Found init rule in `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$331'.
  Set init value: \mem0 = 16'0000000000000000
  Set init value: \mem1 = 16'0000000000000000
  Set init value: \mem2 = 16'0000000000000000
  Set init value: \mem3 = 16'0000000000000000
Found init rule in `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$273'.
  Set init value: \mem0 = 16'0000000000000000
  Set init value: \mem1 = 16'0000000000000000
Found init rule in `\RAM16S1.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$243'.
  Set init value: \mem = 16'0000000000000000
Found init rule in `\DFFNCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$223'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$221'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$219'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$217'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$215'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$213'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$211'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$209'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$207'.
  Set init value: \Q = 1'0
Found init rule in `\DFFN.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$205'.
  Set init value: \Q = 1'0
Found init rule in `\DFFCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$203'.
  Set init value: \Q = 1'0
Found init rule in `\DFFC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$201'.
  Set init value: \Q = 1'0
Found init rule in `\DFFPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$199'.
  Set init value: \Q = 1'1
Found init rule in `\DFFP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$197'.
  Set init value: \Q = 1'1
Found init rule in `\DFFRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$195'.
  Set init value: \Q = 1'0
Found init rule in `\DFFR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$193'.
  Set init value: \Q = 1'0
Found init rule in `\DFFSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$191'.
  Set init value: \Q = 1'1
Found init rule in `\DFFS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$189'.
  Set init value: \Q = 1'1
Found init rule in `\DFFE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$187'.
  Set init value: \Q = 1'0
Found init rule in `\DFF.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$185'.
  Set init value: \Q = 1'0

28.5.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \final_rst in `\clkgen.$proc$src/corescore_0/rtl/gw2a18_clk_gen.v:77$353'.
Found async reset \CLEAR in `\DFFNCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:535$222'.
Found async reset \CLEAR in `\DFFNC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:515$220'.
Found async reset \PRESET in `\DFFNPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:496$218'.
Found async reset \PRESET in `\DFFNP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:476$216'.
Found async reset \CLEAR in `\DFFCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:348$202'.
Found async reset \CLEAR in `\DFFC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:328$200'.
Found async reset \PRESET in `\DFFPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:309$198'.
Found async reset \PRESET in `\DFFP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:289$196'.

28.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~310 debug messages>

28.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1656'.
Creating decoders for process `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1647'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1626_EN[7:0]$1653
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1626_DATA[7:0]$1652
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1626_ADDR[7:0]$1651
Creating decoders for process `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1640'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1624'.
Creating decoders for process `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1615'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1594_EN[7:0]$1621
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1594_DATA[7:0]$1620
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1594_ADDR[7:0]$1619
Creating decoders for process `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1608'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1592'.
Creating decoders for process `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1583'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1562_EN[7:0]$1589
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1562_DATA[7:0]$1588
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1562_ADDR[7:0]$1587
Creating decoders for process `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1576'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1560'.
Creating decoders for process `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1551'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1530_EN[7:0]$1557
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1530_DATA[7:0]$1556
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1530_ADDR[7:0]$1555
Creating decoders for process `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1544'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1528'.
Creating decoders for process `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1519'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1498_EN[7:0]$1525
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1498_DATA[7:0]$1524
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1498_ADDR[7:0]$1523
Creating decoders for process `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1512'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1496'.
Creating decoders for process `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1487'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1466_EN[7:0]$1493
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1466_DATA[7:0]$1492
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1466_ADDR[7:0]$1491
Creating decoders for process `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1480'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1464'.
Creating decoders for process `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1455'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1434_EN[7:0]$1461
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1434_DATA[7:0]$1460
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1434_ADDR[7:0]$1459
Creating decoders for process `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1448'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1432'.
Creating decoders for process `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1423'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1402_EN[7:0]$1429
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1402_DATA[7:0]$1428
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1402_ADDR[7:0]$1427
Creating decoders for process `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1416'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1400'.
Creating decoders for process `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1391'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1370_EN[7:0]$1397
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1370_DATA[7:0]$1396
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1370_ADDR[7:0]$1395
Creating decoders for process `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1384'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1368'.
Creating decoders for process `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1359'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1338_EN[7:0]$1365
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1338_DATA[7:0]$1364
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1338_ADDR[7:0]$1363
Creating decoders for process `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1352'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1336'.
Creating decoders for process `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1327'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1306_EN[7:0]$1333
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1306_DATA[7:0]$1332
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1306_ADDR[7:0]$1331
Creating decoders for process `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1320'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1304'.
Creating decoders for process `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1295'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1274_EN[7:0]$1301
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1274_DATA[7:0]$1300
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1274_ADDR[7:0]$1299
Creating decoders for process `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1288'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1272'.
Creating decoders for process `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1263'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1242_EN[7:0]$1269
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1242_DATA[7:0]$1268
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1242_ADDR[7:0]$1267
Creating decoders for process `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1256'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1240'.
Creating decoders for process `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1231'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1210_EN[7:0]$1237
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1210_DATA[7:0]$1236
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1210_ADDR[7:0]$1235
Creating decoders for process `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1224'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1208'.
Creating decoders for process `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1199'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1178_EN[7:0]$1205
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1178_DATA[7:0]$1204
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1178_ADDR[7:0]$1203
Creating decoders for process `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1192'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1176'.
Creating decoders for process `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1167'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1146_EN[7:0]$1173
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1146_DATA[7:0]$1172
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1146_ADDR[7:0]$1171
Creating decoders for process `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1160'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1144'.
Creating decoders for process `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1135'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1114_EN[7:0]$1141
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1114_DATA[7:0]$1140
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1114_ADDR[7:0]$1139
Creating decoders for process `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1128'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1112'.
Creating decoders for process `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1103'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1082_EN[7:0]$1109
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1082_DATA[7:0]$1108
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1082_ADDR[7:0]$1107
Creating decoders for process `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1096'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1080'.
Creating decoders for process `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1071'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1050_EN[7:0]$1077
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1050_DATA[7:0]$1076
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1050_ADDR[7:0]$1075
Creating decoders for process `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1064'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1048'.
Creating decoders for process `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1039'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1018_EN[7:0]$1045
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1018_DATA[7:0]$1044
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1018_ADDR[7:0]$1043
Creating decoders for process `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1032'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1016'.
Creating decoders for process `$paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1007'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$986_EN[7:0]$1013
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$986_DATA[7:0]$1012
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$986_ADDR[7:0]$1011
Creating decoders for process `$paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1000'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$984'.
Creating decoders for process `$paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$975'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$954_EN[7:0]$981
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$954_DATA[7:0]$980
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$954_ADDR[7:0]$979
Creating decoders for process `$paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$968'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$952'.
Creating decoders for process `$paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$943'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$922_EN[7:0]$949
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$922_DATA[7:0]$948
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$922_ADDR[7:0]$947
Creating decoders for process `$paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$936'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$920'.
Creating decoders for process `$paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$911'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$890_EN[7:0]$917
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$890_DATA[7:0]$916
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$890_ADDR[7:0]$915
Creating decoders for process `$paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$904'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$888'.
Creating decoders for process `$paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$879'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$858_EN[7:0]$885
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$858_DATA[7:0]$884
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$858_ADDR[7:0]$883
Creating decoders for process `$paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$872'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$856'.
Creating decoders for process `$paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$847'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$826_EN[7:0]$853
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$826_DATA[7:0]$852
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$826_ADDR[7:0]$851
Creating decoders for process `$paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$840'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$824'.
Creating decoders for process `$paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$815'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$794_EN[7:0]$821
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$794_DATA[7:0]$820
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$794_ADDR[7:0]$819
Creating decoders for process `$paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$808'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$792'.
Creating decoders for process `$paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$783'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$762_EN[7:0]$789
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$762_DATA[7:0]$788
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$762_ADDR[7:0]$787
Creating decoders for process `$paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$776'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$760'.
Creating decoders for process `$paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$751'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$730_EN[7:0]$757
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$730_DATA[7:0]$756
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$730_ADDR[7:0]$755
Creating decoders for process `$paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$744'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$728'.
Creating decoders for process `$paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$719'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$698_EN[7:0]$725
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$698_DATA[7:0]$724
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$698_ADDR[7:0]$723
Creating decoders for process `$paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$712'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$696'.
Creating decoders for process `$paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$687'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$666_EN[7:0]$693
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$666_DATA[7:0]$692
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$666_ADDR[7:0]$691
Creating decoders for process `$paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$680'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$664'.
Creating decoders for process `$paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$655'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$634_EN[7:0]$661
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$634_DATA[7:0]$660
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$634_ADDR[7:0]$659
Creating decoders for process `$paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$648'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$632'.
Creating decoders for process `$paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$623'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$602_EN[7:0]$629
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$602_DATA[7:0]$628
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$602_ADDR[7:0]$627
Creating decoders for process `$paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$616'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$584'.
Creating decoders for process `$paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$575'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$554_EN[7:0]$581
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$554_DATA[7:0]$580
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$554_ADDR[7:0]$579
Creating decoders for process `$paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$568'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:131$553'.
     1/1: $0\rdata1[6:0]
Creating decoders for process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:77$552'.
Creating decoders for process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:55$550'.
Creating decoders for process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:140$548'.
     1/4: $0\rdata0[7:0]
     2/4: $0\rgnt[0:0]
     3/4: $0\rreq_r[0:0]
     4/4: $0\rcnt[4:0]
Creating decoders for process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:82$541'.
     1/2: $0\wgo[0:0]
     2/2: $0\wcnt[4:0]
Creating decoders for process `$paramod$d9174a3ae529a453f6ef54a937820b5137bcc8d8\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:77$436'.
Creating decoders for process `$paramod$d9174a3ae529a453f6ef54a937820b5137bcc8d8\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:56$435'.
Creating decoders for process `$paramod$d9174a3ae529a453f6ef54a937820b5137bcc8d8\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:55$434'.
Creating decoders for process `$paramod$d9174a3ae529a453f6ef54a937820b5137bcc8d8\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:54$433'.
Creating decoders for process `$paramod$d9174a3ae529a453f6ef54a937820b5137bcc8d8\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:139$432'.
     1/4: $0\mask_reg[47:0]
     2/4: $0\grant_encoded_reg[5:0]
     3/4: $0\grant_valid_reg[0:0]
     4/4: $0\grant_reg[47:0]
Creating decoders for process `$paramod$d9174a3ae529a453f6ef54a937820b5137bcc8d8\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:94$419'.
     1/26: $8\mask_next[47:0]
     2/26: $7\mask_next[47:0]
     3/26: $6\mask_next[47:0]
     4/26: $6\grant_encoded_next[5:0]
     5/26: $6\grant_next[47:0]
     6/26: $6\grant_valid_next[0:0]
     7/26: $5\mask_next[47:0]
     8/26: $5\grant_encoded_next[5:0]
     9/26: $5\grant_valid_next[0:0]
    10/26: $5\grant_next[47:0]
    11/26: $4\mask_next[47:0]
    12/26: $4\grant_encoded_next[5:0]
    13/26: $4\grant_valid_next[0:0]
    14/26: $4\grant_next[47:0]
    15/26: $3\mask_next[47:0]
    16/26: $3\grant_encoded_next[5:0]
    17/26: $3\grant_valid_next[0:0]
    18/26: $3\grant_next[47:0]
    19/26: $2\grant_encoded_next[5:0]
    20/26: $2\grant_next[47:0]
    21/26: $2\grant_valid_next[0:0]
    22/26: $2\mask_next[47:0]
    23/26: $1\grant_encoded_next[5:0]
    24/26: $1\grant_next[47:0]
    25/26: $1\grant_valid_next[0:0]
    26/26: $1\mask_next[47:0]
Creating decoders for process `\wb2axis.$proc$src/corescore_0/rtl/wb2axis.v:15$411'.
     1/1: $0\o_wb_ack[0:0]
Creating decoders for process `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:165$408'.
Creating decoders for process `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:164$407'.
Creating decoders for process `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:163$406'.
Creating decoders for process `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:162$405'.
Creating decoders for process `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:161$404'.
Creating decoders for process `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:160$403'.
Creating decoders for process `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:159$402'.
Creating decoders for process `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:157$401'.
Creating decoders for process `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:156$400'.
Creating decoders for process `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:155$399'.
Creating decoders for process `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:154$398'.
Creating decoders for process `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:153$397'.
Creating decoders for process `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:152$396'.
Creating decoders for process `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:151$395'.
Creating decoders for process `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:100$394'.
Creating decoders for process `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
     1/15: $0\temp_m_axis_tvalid_reg[0:0]
     2/15: $0\m_axis_tready_int_reg[0:0]
     3/15: $0\m_axis_tvalid_reg[0:0]
     4/15: $0\temp_m_axis_tuser_reg[0:0]
     5/15: $0\temp_m_axis_tdest_reg[7:0]
     6/15: $0\temp_m_axis_tid_reg[7:0]
     7/15: $0\temp_m_axis_tlast_reg[0:0]
     8/15: $0\temp_m_axis_tkeep_reg[0:0]
     9/15: $0\temp_m_axis_tdata_reg[7:0]
    10/15: $0\m_axis_tuser_reg[0:0]
    11/15: $0\m_axis_tdest_reg[7:0]
    12/15: $0\m_axis_tid_reg[7:0]
    13/15: $0\m_axis_tlast_reg[0:0]
    14/15: $0\m_axis_tkeep_reg[0:0]
    15/15: $0\m_axis_tdata_reg[7:0]
Creating decoders for process `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:183$390'.
     1/12: $2\store_axis_temp_to_output[0:0]
     2/12: $3\temp_m_axis_tvalid_next[0:0]
     3/12: $3\m_axis_tvalid_next[0:0]
     4/12: $2\store_axis_int_to_output[0:0]
     5/12: $2\m_axis_tvalid_next[0:0]
     6/12: $2\store_axis_int_to_temp[0:0]
     7/12: $2\temp_m_axis_tvalid_next[0:0]
     8/12: $1\store_axis_int_to_temp[0:0]
     9/12: $1\store_axis_int_to_output[0:0]
    10/12: $1\temp_m_axis_tvalid_next[0:0]
    11/12: $1\m_axis_tvalid_next[0:0]
    12/12: $1\store_axis_temp_to_output[0:0]
Creating decoders for process `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:139$381'.
Creating decoders for process `\clkgen.$proc$src/corescore_0/rtl/gw2a18_clk_gen.v:77$353'.
     1/2: $0\srst_n[0:0]
     2/2: $0\srst_n_pipe[0:0]
Creating decoders for process `\emitter_uart.$proc$src/corescore_0/rtl/emitter_uart.v:28$342'.
     1/3: $0\cnt[9:0]
     2/3: $0\data[9:0]
     3/3: $0\o_tready[0:0]
Creating decoders for process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$331'.
Creating decoders for process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$286'.
     1/8: $1$lookahead\mem3$285[15:0]$302
     2/8: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1131$277[3:0]$298
     3/8: $1$lookahead\mem2$284[15:0]$301
     4/8: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1130$276[3:0]$297
     5/8: $1$lookahead\mem1$283[15:0]$300
     6/8: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1129$275[3:0]$296
     7/8: $1$lookahead\mem0$282[15:0]$299
     8/8: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1128$274[3:0]$295
Creating decoders for process `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$273'.
Creating decoders for process `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1081$250'.
     1/4: $1$lookahead\mem1$249[15:0]$258
     2/4: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1084$245[3:0]$256
     3/4: $1$lookahead\mem0$248[15:0]$257
     4/4: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1083$244[3:0]$255
Creating decoders for process `\RAM16S1.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$243'.
Creating decoders for process `\RAM16S1.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1043$231'.
     1/2: $1$lookahead\mem$230[15:0]$235
     2/2: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1045$228[3:0]$234
Creating decoders for process `\ALU.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:969$226'.
Creating decoders for process `\DFFNCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$223'.
Creating decoders for process `\DFFNCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:535$222'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$221'.
Creating decoders for process `\DFFNC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:515$220'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$219'.
Creating decoders for process `\DFFNPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:496$218'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$217'.
Creating decoders for process `\DFFNP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:476$216'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$215'.
Creating decoders for process `\DFFNRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:457$214'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$213'.
Creating decoders for process `\DFFNR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:437$212'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$211'.
Creating decoders for process `\DFFNSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:418$210'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$209'.
Creating decoders for process `\DFFNS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:398$208'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$207'.
Creating decoders for process `\DFFNE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:381$206'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFN.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$205'.
Creating decoders for process `\DFFN.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:366$204'.
Creating decoders for process `\DFFCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$203'.
Creating decoders for process `\DFFCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:348$202'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$201'.
Creating decoders for process `\DFFC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:328$200'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$199'.
Creating decoders for process `\DFFPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:309$198'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$197'.
Creating decoders for process `\DFFP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:289$196'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$195'.
Creating decoders for process `\DFFRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:270$194'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$193'.
Creating decoders for process `\DFFR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:250$192'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$191'.
Creating decoders for process `\DFFSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:231$190'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$189'.
Creating decoders for process `\DFFS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:211$188'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$187'.
Creating decoders for process `\DFFE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:194$186'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFF.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$185'.
Creating decoders for process `\DFF.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:179$184'.
Creating decoders for process `\serv_shift.$proc$src/serv_1.0.2/rtl/serv_shift.v:18$2390'.
     1/2: $0\cnt[5:0]
     2/2: $0\signbit[0:0]
Creating decoders for process `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/rtl/serv_state.v:149$2383'.
Creating decoders for process `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/rtl/serv_state.v:90$2373'.
     1/6: $0\o_cnt[2:0]
     2/6: $0\stage_two_pending[0:0]
     3/6: $0\o_cnt_r[3:0]
     4/6: $0\o_ctrl_jump[0:0]
     5/6: $0\o_cnt_en[0:0]
     6/6: $0\o_init[0:0]
Creating decoders for process `\serv_decode.$proc$src/serv_1.0.2/rtl/serv_decode.v:194$2313'.
     1/16: $0\imm11_7[4:0]
     2/16: $0\imm24_20[4:0]
     3/16: $0\imm30_25[5:0]
     4/16: $0\imm7[0:0]
     5/16: $0\imm19_12_20[8:0]
     6/16: $0\imm30[0:0]
     7/16: $0\op26[0:0]
     8/16: $0\op22[0:0]
     9/16: $0\op21[0:0]
    10/16: $0\op20[0:0]
    11/16: $0\funct3[2:0]
    12/16: $0\opcode[4:0]
    13/16: $0\signbit[0:0]
    14/16: $0\o_rf_rs2_addr[4:0]
    15/16: $0\o_rf_rs1_addr[4:0]
    16/16: $0\o_rf_rd_addr[4:0]
Creating decoders for process `\serv_bufreg.$proc$src/serv_1.0.2/rtl/serv_bufreg.v:26$2200'.
     1/3: $0\o_lsb[1:0] [1]
     2/3: $0\o_lsb[1:0] [0]
     3/3: $0\data[31:0]
Creating decoders for process `$paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl.$proc$src/serv_1.0.2/rtl/serv_ctrl.v:71$2188'.
     1/2: $0\en_pc_r[0:0]
     2/2: $0\o_ibus_adr[31:0]
Creating decoders for process `\serv_alu.$proc$src/serv_1.0.2/rtl/serv_alu.v:89$2169'.
     1/3: $0\shamt_msb[0:0]
     2/3: $0\shamt[4:0]
     3/3: $0\result_lt_r[0:0]
Creating decoders for process `$paramod\serv_mem_if\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/rtl/serv_mem_if.v:47$2140'.
     1/2: $0\dat[31:0]
     2/2: $0\signbit[0:0]
Creating decoders for process `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$2104'.
Creating decoders for process `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2095'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2074_EN[7:0]$2101
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2074_DATA[7:0]$2100
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2074_ADDR[7:0]$2099
Creating decoders for process `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$2088'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$2072'.
Creating decoders for process `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2063'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2042_EN[7:0]$2069
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2042_DATA[7:0]$2068
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2042_ADDR[7:0]$2067
Creating decoders for process `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$2056'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$2040'.
Creating decoders for process `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2031'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2010_EN[7:0]$2037
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2010_DATA[7:0]$2036
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2010_ADDR[7:0]$2035
Creating decoders for process `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$2024'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$2008'.
Creating decoders for process `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1999'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1978_EN[7:0]$2005
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1978_DATA[7:0]$2004
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1978_ADDR[7:0]$2003
Creating decoders for process `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1992'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1976'.
Creating decoders for process `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1967'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1946_EN[7:0]$1973
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1946_DATA[7:0]$1972
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1946_ADDR[7:0]$1971
Creating decoders for process `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1960'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1944'.
Creating decoders for process `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1935'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1914_EN[7:0]$1941
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1914_DATA[7:0]$1940
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1914_ADDR[7:0]$1939
Creating decoders for process `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1928'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1912'.
Creating decoders for process `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1903'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1882_EN[7:0]$1909
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1882_DATA[7:0]$1908
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1882_ADDR[7:0]$1907
Creating decoders for process `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1896'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1880'.
Creating decoders for process `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1871'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1850_EN[7:0]$1877
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1850_DATA[7:0]$1876
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1850_ADDR[7:0]$1875
Creating decoders for process `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1864'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1848'.
Creating decoders for process `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1839'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1818_EN[7:0]$1845
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1818_DATA[7:0]$1844
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1818_ADDR[7:0]$1843
Creating decoders for process `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1832'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1816'.
Creating decoders for process `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1807'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1786_EN[7:0]$1813
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1786_DATA[7:0]$1812
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1786_ADDR[7:0]$1811
Creating decoders for process `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1800'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1784'.
Creating decoders for process `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1775'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1754_EN[7:0]$1781
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1754_DATA[7:0]$1780
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1754_ADDR[7:0]$1779
Creating decoders for process `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1768'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1752'.
Creating decoders for process `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1743'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1722_EN[7:0]$1749
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1722_DATA[7:0]$1748
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1722_ADDR[7:0]$1747
Creating decoders for process `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1736'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1720'.
Creating decoders for process `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1711'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1690_EN[7:0]$1717
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1690_DATA[7:0]$1716
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1690_ADDR[7:0]$1715
Creating decoders for process `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1704'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]
Creating decoders for process `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1688'.
Creating decoders for process `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1679'.
     1/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1658_EN[7:0]$1685
     2/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1658_DATA[7:0]$1684
     3/3: $1$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1658_ADDR[7:0]$1683
Creating decoders for process `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1672'.
     1/4: $0\wb_rdt[23:0] [23:16]
     2/4: $0\wb_rdt[23:0] [15:8]
     3/4: $0\wb_rdt[23:0] [7:0]
     4/4: $0\bsel[1:0]

28.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$d9174a3ae529a453f6ef54a937820b5137bcc8d8\arbiter.\grant_next' from process `$paramod$d9174a3ae529a453f6ef54a937820b5137bcc8d8\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:94$419'.
No latch inferred for signal `$paramod$d9174a3ae529a453f6ef54a937820b5137bcc8d8\arbiter.\grant_valid_next' from process `$paramod$d9174a3ae529a453f6ef54a937820b5137bcc8d8\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:94$419'.
No latch inferred for signal `$paramod$d9174a3ae529a453f6ef54a937820b5137bcc8d8\arbiter.\grant_encoded_next' from process `$paramod$d9174a3ae529a453f6ef54a937820b5137bcc8d8\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:94$419'.
No latch inferred for signal `$paramod$d9174a3ae529a453f6ef54a937820b5137bcc8d8\arbiter.\mask_next' from process `$paramod$d9174a3ae529a453f6ef54a937820b5137bcc8d8\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:94$419'.
No latch inferred for signal `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.\m_axis_tvalid_next' from process `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:183$390'.
No latch inferred for signal `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.\temp_m_axis_tvalid_next' from process `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:183$390'.
No latch inferred for signal `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.\store_axis_int_to_output' from process `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:183$390'.
No latch inferred for signal `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.\store_axis_int_to_temp' from process `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:183$390'.
No latch inferred for signal `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.\store_axis_temp_to_output' from process `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:183$390'.
No latch inferred for signal `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.\m_axis_tdata_int' from process `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:139$381'.
No latch inferred for signal `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.\m_axis_tkeep_int' from process `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:139$381'.
No latch inferred for signal `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.\m_axis_tvalid_int' from process `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:139$381'.
No latch inferred for signal `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.\m_axis_tlast_int' from process `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:139$381'.
No latch inferred for signal `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.\m_axis_tid_int' from process `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:139$381'.
No latch inferred for signal `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.\m_axis_tdest_int' from process `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:139$381'.
No latch inferred for signal `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.\m_axis_tuser_int' from process `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:139$381'.
No latch inferred for signal `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.\o_pending_irq' from process `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/rtl/serv_state.v:149$2383'.

28.5.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.\rdata' using process `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1647'.
  created $dff cell `$procdff$3780' with positive edge clock.
Creating register for signal `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1626_ADDR' using process `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1647'.
  created $dff cell `$procdff$3781' with positive edge clock.
Creating register for signal `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1626_DATA' using process `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1647'.
  created $dff cell `$procdff$3782' with positive edge clock.
Creating register for signal `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1626_EN' using process `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1647'.
  created $dff cell `$procdff$3783' with positive edge clock.
Creating register for signal `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.\o_wb_ack' using process `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1640'.
  created $dff cell `$procdff$3784' with positive edge clock.
Creating register for signal `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.\wb_en_r' using process `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1640'.
  created $dff cell `$procdff$3785' with positive edge clock.
Creating register for signal `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.\bsel' using process `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1640'.
  created $dff cell `$procdff$3786' with positive edge clock.
Creating register for signal `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.\wb_rdt' using process `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1640'.
  created $dff cell `$procdff$3787' with positive edge clock.
Creating register for signal `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.\rdata' using process `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1615'.
  created $dff cell `$procdff$3788' with positive edge clock.
Creating register for signal `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1594_ADDR' using process `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1615'.
  created $dff cell `$procdff$3789' with positive edge clock.
Creating register for signal `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1594_DATA' using process `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1615'.
  created $dff cell `$procdff$3790' with positive edge clock.
Creating register for signal `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1594_EN' using process `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1615'.
  created $dff cell `$procdff$3791' with positive edge clock.
Creating register for signal `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.\o_wb_ack' using process `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1608'.
  created $dff cell `$procdff$3792' with positive edge clock.
Creating register for signal `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.\wb_en_r' using process `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1608'.
  created $dff cell `$procdff$3793' with positive edge clock.
Creating register for signal `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.\bsel' using process `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1608'.
  created $dff cell `$procdff$3794' with positive edge clock.
Creating register for signal `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.\wb_rdt' using process `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1608'.
  created $dff cell `$procdff$3795' with positive edge clock.
Creating register for signal `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.\rdata' using process `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1583'.
  created $dff cell `$procdff$3796' with positive edge clock.
Creating register for signal `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1562_ADDR' using process `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1583'.
  created $dff cell `$procdff$3797' with positive edge clock.
Creating register for signal `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1562_DATA' using process `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1583'.
  created $dff cell `$procdff$3798' with positive edge clock.
Creating register for signal `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1562_EN' using process `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1583'.
  created $dff cell `$procdff$3799' with positive edge clock.
Creating register for signal `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.\o_wb_ack' using process `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1576'.
  created $dff cell `$procdff$3800' with positive edge clock.
Creating register for signal `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.\wb_en_r' using process `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1576'.
  created $dff cell `$procdff$3801' with positive edge clock.
Creating register for signal `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.\bsel' using process `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1576'.
  created $dff cell `$procdff$3802' with positive edge clock.
Creating register for signal `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.\wb_rdt' using process `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1576'.
  created $dff cell `$procdff$3803' with positive edge clock.
Creating register for signal `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.\rdata' using process `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1551'.
  created $dff cell `$procdff$3804' with positive edge clock.
Creating register for signal `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1530_ADDR' using process `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1551'.
  created $dff cell `$procdff$3805' with positive edge clock.
Creating register for signal `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1530_DATA' using process `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1551'.
  created $dff cell `$procdff$3806' with positive edge clock.
Creating register for signal `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1530_EN' using process `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1551'.
  created $dff cell `$procdff$3807' with positive edge clock.
Creating register for signal `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.\o_wb_ack' using process `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1544'.
  created $dff cell `$procdff$3808' with positive edge clock.
Creating register for signal `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.\wb_en_r' using process `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1544'.
  created $dff cell `$procdff$3809' with positive edge clock.
Creating register for signal `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.\bsel' using process `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1544'.
  created $dff cell `$procdff$3810' with positive edge clock.
Creating register for signal `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.\wb_rdt' using process `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1544'.
  created $dff cell `$procdff$3811' with positive edge clock.
Creating register for signal `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.\rdata' using process `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1519'.
  created $dff cell `$procdff$3812' with positive edge clock.
Creating register for signal `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1498_ADDR' using process `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1519'.
  created $dff cell `$procdff$3813' with positive edge clock.
Creating register for signal `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1498_DATA' using process `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1519'.
  created $dff cell `$procdff$3814' with positive edge clock.
Creating register for signal `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1498_EN' using process `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1519'.
  created $dff cell `$procdff$3815' with positive edge clock.
Creating register for signal `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.\o_wb_ack' using process `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1512'.
  created $dff cell `$procdff$3816' with positive edge clock.
Creating register for signal `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.\wb_en_r' using process `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1512'.
  created $dff cell `$procdff$3817' with positive edge clock.
Creating register for signal `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.\bsel' using process `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1512'.
  created $dff cell `$procdff$3818' with positive edge clock.
Creating register for signal `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.\wb_rdt' using process `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1512'.
  created $dff cell `$procdff$3819' with positive edge clock.
Creating register for signal `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.\rdata' using process `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1487'.
  created $dff cell `$procdff$3820' with positive edge clock.
Creating register for signal `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1466_ADDR' using process `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1487'.
  created $dff cell `$procdff$3821' with positive edge clock.
Creating register for signal `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1466_DATA' using process `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1487'.
  created $dff cell `$procdff$3822' with positive edge clock.
Creating register for signal `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1466_EN' using process `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1487'.
  created $dff cell `$procdff$3823' with positive edge clock.
Creating register for signal `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.\o_wb_ack' using process `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1480'.
  created $dff cell `$procdff$3824' with positive edge clock.
Creating register for signal `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.\wb_en_r' using process `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1480'.
  created $dff cell `$procdff$3825' with positive edge clock.
Creating register for signal `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.\bsel' using process `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1480'.
  created $dff cell `$procdff$3826' with positive edge clock.
Creating register for signal `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.\wb_rdt' using process `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1480'.
  created $dff cell `$procdff$3827' with positive edge clock.
Creating register for signal `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.\rdata' using process `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1455'.
  created $dff cell `$procdff$3828' with positive edge clock.
Creating register for signal `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1434_ADDR' using process `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1455'.
  created $dff cell `$procdff$3829' with positive edge clock.
Creating register for signal `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1434_DATA' using process `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1455'.
  created $dff cell `$procdff$3830' with positive edge clock.
Creating register for signal `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1434_EN' using process `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1455'.
  created $dff cell `$procdff$3831' with positive edge clock.
Creating register for signal `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.\o_wb_ack' using process `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1448'.
  created $dff cell `$procdff$3832' with positive edge clock.
Creating register for signal `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.\wb_en_r' using process `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1448'.
  created $dff cell `$procdff$3833' with positive edge clock.
Creating register for signal `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.\bsel' using process `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1448'.
  created $dff cell `$procdff$3834' with positive edge clock.
Creating register for signal `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.\wb_rdt' using process `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1448'.
  created $dff cell `$procdff$3835' with positive edge clock.
Creating register for signal `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.\rdata' using process `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1423'.
  created $dff cell `$procdff$3836' with positive edge clock.
Creating register for signal `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1402_ADDR' using process `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1423'.
  created $dff cell `$procdff$3837' with positive edge clock.
Creating register for signal `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1402_DATA' using process `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1423'.
  created $dff cell `$procdff$3838' with positive edge clock.
Creating register for signal `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1402_EN' using process `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1423'.
  created $dff cell `$procdff$3839' with positive edge clock.
Creating register for signal `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.\o_wb_ack' using process `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1416'.
  created $dff cell `$procdff$3840' with positive edge clock.
Creating register for signal `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.\wb_en_r' using process `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1416'.
  created $dff cell `$procdff$3841' with positive edge clock.
Creating register for signal `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.\bsel' using process `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1416'.
  created $dff cell `$procdff$3842' with positive edge clock.
Creating register for signal `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.\wb_rdt' using process `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1416'.
  created $dff cell `$procdff$3843' with positive edge clock.
Creating register for signal `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.\rdata' using process `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1391'.
  created $dff cell `$procdff$3844' with positive edge clock.
Creating register for signal `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1370_ADDR' using process `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1391'.
  created $dff cell `$procdff$3845' with positive edge clock.
Creating register for signal `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1370_DATA' using process `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1391'.
  created $dff cell `$procdff$3846' with positive edge clock.
Creating register for signal `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1370_EN' using process `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1391'.
  created $dff cell `$procdff$3847' with positive edge clock.
Creating register for signal `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.\o_wb_ack' using process `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1384'.
  created $dff cell `$procdff$3848' with positive edge clock.
Creating register for signal `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.\wb_en_r' using process `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1384'.
  created $dff cell `$procdff$3849' with positive edge clock.
Creating register for signal `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.\bsel' using process `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1384'.
  created $dff cell `$procdff$3850' with positive edge clock.
Creating register for signal `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.\wb_rdt' using process `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1384'.
  created $dff cell `$procdff$3851' with positive edge clock.
Creating register for signal `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.\rdata' using process `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1359'.
  created $dff cell `$procdff$3852' with positive edge clock.
Creating register for signal `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1338_ADDR' using process `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1359'.
  created $dff cell `$procdff$3853' with positive edge clock.
Creating register for signal `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1338_DATA' using process `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1359'.
  created $dff cell `$procdff$3854' with positive edge clock.
Creating register for signal `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1338_EN' using process `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1359'.
  created $dff cell `$procdff$3855' with positive edge clock.
Creating register for signal `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.\o_wb_ack' using process `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1352'.
  created $dff cell `$procdff$3856' with positive edge clock.
Creating register for signal `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.\wb_en_r' using process `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1352'.
  created $dff cell `$procdff$3857' with positive edge clock.
Creating register for signal `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.\bsel' using process `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1352'.
  created $dff cell `$procdff$3858' with positive edge clock.
Creating register for signal `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.\wb_rdt' using process `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1352'.
  created $dff cell `$procdff$3859' with positive edge clock.
Creating register for signal `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.\rdata' using process `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1327'.
  created $dff cell `$procdff$3860' with positive edge clock.
Creating register for signal `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1306_ADDR' using process `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1327'.
  created $dff cell `$procdff$3861' with positive edge clock.
Creating register for signal `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1306_DATA' using process `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1327'.
  created $dff cell `$procdff$3862' with positive edge clock.
Creating register for signal `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1306_EN' using process `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1327'.
  created $dff cell `$procdff$3863' with positive edge clock.
Creating register for signal `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.\o_wb_ack' using process `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1320'.
  created $dff cell `$procdff$3864' with positive edge clock.
Creating register for signal `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.\wb_en_r' using process `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1320'.
  created $dff cell `$procdff$3865' with positive edge clock.
Creating register for signal `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.\bsel' using process `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1320'.
  created $dff cell `$procdff$3866' with positive edge clock.
Creating register for signal `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.\wb_rdt' using process `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1320'.
  created $dff cell `$procdff$3867' with positive edge clock.
Creating register for signal `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.\rdata' using process `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1295'.
  created $dff cell `$procdff$3868' with positive edge clock.
Creating register for signal `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1274_ADDR' using process `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1295'.
  created $dff cell `$procdff$3869' with positive edge clock.
Creating register for signal `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1274_DATA' using process `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1295'.
  created $dff cell `$procdff$3870' with positive edge clock.
Creating register for signal `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1274_EN' using process `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1295'.
  created $dff cell `$procdff$3871' with positive edge clock.
Creating register for signal `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.\o_wb_ack' using process `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1288'.
  created $dff cell `$procdff$3872' with positive edge clock.
Creating register for signal `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.\wb_en_r' using process `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1288'.
  created $dff cell `$procdff$3873' with positive edge clock.
Creating register for signal `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.\bsel' using process `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1288'.
  created $dff cell `$procdff$3874' with positive edge clock.
Creating register for signal `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.\wb_rdt' using process `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1288'.
  created $dff cell `$procdff$3875' with positive edge clock.
Creating register for signal `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.\rdata' using process `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1263'.
  created $dff cell `$procdff$3876' with positive edge clock.
Creating register for signal `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1242_ADDR' using process `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1263'.
  created $dff cell `$procdff$3877' with positive edge clock.
Creating register for signal `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1242_DATA' using process `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1263'.
  created $dff cell `$procdff$3878' with positive edge clock.
Creating register for signal `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1242_EN' using process `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1263'.
  created $dff cell `$procdff$3879' with positive edge clock.
Creating register for signal `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.\o_wb_ack' using process `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1256'.
  created $dff cell `$procdff$3880' with positive edge clock.
Creating register for signal `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.\wb_en_r' using process `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1256'.
  created $dff cell `$procdff$3881' with positive edge clock.
Creating register for signal `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.\bsel' using process `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1256'.
  created $dff cell `$procdff$3882' with positive edge clock.
Creating register for signal `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.\wb_rdt' using process `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1256'.
  created $dff cell `$procdff$3883' with positive edge clock.
Creating register for signal `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.\rdata' using process `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1231'.
  created $dff cell `$procdff$3884' with positive edge clock.
Creating register for signal `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1210_ADDR' using process `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1231'.
  created $dff cell `$procdff$3885' with positive edge clock.
Creating register for signal `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1210_DATA' using process `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1231'.
  created $dff cell `$procdff$3886' with positive edge clock.
Creating register for signal `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1210_EN' using process `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1231'.
  created $dff cell `$procdff$3887' with positive edge clock.
Creating register for signal `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.\o_wb_ack' using process `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1224'.
  created $dff cell `$procdff$3888' with positive edge clock.
Creating register for signal `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.\wb_en_r' using process `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1224'.
  created $dff cell `$procdff$3889' with positive edge clock.
Creating register for signal `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.\bsel' using process `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1224'.
  created $dff cell `$procdff$3890' with positive edge clock.
Creating register for signal `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.\wb_rdt' using process `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1224'.
  created $dff cell `$procdff$3891' with positive edge clock.
Creating register for signal `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.\rdata' using process `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1199'.
  created $dff cell `$procdff$3892' with positive edge clock.
Creating register for signal `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1178_ADDR' using process `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1199'.
  created $dff cell `$procdff$3893' with positive edge clock.
Creating register for signal `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1178_DATA' using process `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1199'.
  created $dff cell `$procdff$3894' with positive edge clock.
Creating register for signal `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1178_EN' using process `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1199'.
  created $dff cell `$procdff$3895' with positive edge clock.
Creating register for signal `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.\o_wb_ack' using process `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1192'.
  created $dff cell `$procdff$3896' with positive edge clock.
Creating register for signal `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.\wb_en_r' using process `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1192'.
  created $dff cell `$procdff$3897' with positive edge clock.
Creating register for signal `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.\bsel' using process `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1192'.
  created $dff cell `$procdff$3898' with positive edge clock.
Creating register for signal `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.\wb_rdt' using process `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1192'.
  created $dff cell `$procdff$3899' with positive edge clock.
Creating register for signal `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.\rdata' using process `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1167'.
  created $dff cell `$procdff$3900' with positive edge clock.
Creating register for signal `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1146_ADDR' using process `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1167'.
  created $dff cell `$procdff$3901' with positive edge clock.
Creating register for signal `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1146_DATA' using process `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1167'.
  created $dff cell `$procdff$3902' with positive edge clock.
Creating register for signal `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1146_EN' using process `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1167'.
  created $dff cell `$procdff$3903' with positive edge clock.
Creating register for signal `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.\o_wb_ack' using process `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1160'.
  created $dff cell `$procdff$3904' with positive edge clock.
Creating register for signal `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.\wb_en_r' using process `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1160'.
  created $dff cell `$procdff$3905' with positive edge clock.
Creating register for signal `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.\bsel' using process `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1160'.
  created $dff cell `$procdff$3906' with positive edge clock.
Creating register for signal `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.\wb_rdt' using process `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1160'.
  created $dff cell `$procdff$3907' with positive edge clock.
Creating register for signal `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.\rdata' using process `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1135'.
  created $dff cell `$procdff$3908' with positive edge clock.
Creating register for signal `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1114_ADDR' using process `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1135'.
  created $dff cell `$procdff$3909' with positive edge clock.
Creating register for signal `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1114_DATA' using process `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1135'.
  created $dff cell `$procdff$3910' with positive edge clock.
Creating register for signal `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1114_EN' using process `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1135'.
  created $dff cell `$procdff$3911' with positive edge clock.
Creating register for signal `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.\o_wb_ack' using process `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1128'.
  created $dff cell `$procdff$3912' with positive edge clock.
Creating register for signal `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.\wb_en_r' using process `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1128'.
  created $dff cell `$procdff$3913' with positive edge clock.
Creating register for signal `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.\bsel' using process `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1128'.
  created $dff cell `$procdff$3914' with positive edge clock.
Creating register for signal `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.\wb_rdt' using process `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1128'.
  created $dff cell `$procdff$3915' with positive edge clock.
Creating register for signal `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.\rdata' using process `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1103'.
  created $dff cell `$procdff$3916' with positive edge clock.
Creating register for signal `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1082_ADDR' using process `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1103'.
  created $dff cell `$procdff$3917' with positive edge clock.
Creating register for signal `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1082_DATA' using process `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1103'.
  created $dff cell `$procdff$3918' with positive edge clock.
Creating register for signal `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1082_EN' using process `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1103'.
  created $dff cell `$procdff$3919' with positive edge clock.
Creating register for signal `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.\o_wb_ack' using process `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1096'.
  created $dff cell `$procdff$3920' with positive edge clock.
Creating register for signal `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.\wb_en_r' using process `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1096'.
  created $dff cell `$procdff$3921' with positive edge clock.
Creating register for signal `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.\bsel' using process `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1096'.
  created $dff cell `$procdff$3922' with positive edge clock.
Creating register for signal `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.\wb_rdt' using process `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1096'.
  created $dff cell `$procdff$3923' with positive edge clock.
Creating register for signal `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.\rdata' using process `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1071'.
  created $dff cell `$procdff$3924' with positive edge clock.
Creating register for signal `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1050_ADDR' using process `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1071'.
  created $dff cell `$procdff$3925' with positive edge clock.
Creating register for signal `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1050_DATA' using process `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1071'.
  created $dff cell `$procdff$3926' with positive edge clock.
Creating register for signal `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1050_EN' using process `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1071'.
  created $dff cell `$procdff$3927' with positive edge clock.
Creating register for signal `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.\o_wb_ack' using process `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1064'.
  created $dff cell `$procdff$3928' with positive edge clock.
Creating register for signal `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.\wb_en_r' using process `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1064'.
  created $dff cell `$procdff$3929' with positive edge clock.
Creating register for signal `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.\bsel' using process `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1064'.
  created $dff cell `$procdff$3930' with positive edge clock.
Creating register for signal `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.\wb_rdt' using process `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1064'.
  created $dff cell `$procdff$3931' with positive edge clock.
Creating register for signal `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.\rdata' using process `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1039'.
  created $dff cell `$procdff$3932' with positive edge clock.
Creating register for signal `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1018_ADDR' using process `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1039'.
  created $dff cell `$procdff$3933' with positive edge clock.
Creating register for signal `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1018_DATA' using process `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1039'.
  created $dff cell `$procdff$3934' with positive edge clock.
Creating register for signal `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1018_EN' using process `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1039'.
  created $dff cell `$procdff$3935' with positive edge clock.
Creating register for signal `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.\o_wb_ack' using process `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1032'.
  created $dff cell `$procdff$3936' with positive edge clock.
Creating register for signal `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.\wb_en_r' using process `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1032'.
  created $dff cell `$procdff$3937' with positive edge clock.
Creating register for signal `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.\bsel' using process `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1032'.
  created $dff cell `$procdff$3938' with positive edge clock.
Creating register for signal `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.\wb_rdt' using process `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1032'.
  created $dff cell `$procdff$3939' with positive edge clock.
Creating register for signal `$paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.\rdata' using process `$paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1007'.
  created $dff cell `$procdff$3940' with positive edge clock.
Creating register for signal `$paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$986_ADDR' using process `$paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1007'.
  created $dff cell `$procdff$3941' with positive edge clock.
Creating register for signal `$paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$986_DATA' using process `$paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1007'.
  created $dff cell `$procdff$3942' with positive edge clock.
Creating register for signal `$paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$986_EN' using process `$paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1007'.
  created $dff cell `$procdff$3943' with positive edge clock.
Creating register for signal `$paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.\o_wb_ack' using process `$paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1000'.
  created $dff cell `$procdff$3944' with positive edge clock.
Creating register for signal `$paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.\wb_en_r' using process `$paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1000'.
  created $dff cell `$procdff$3945' with positive edge clock.
Creating register for signal `$paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.\bsel' using process `$paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1000'.
  created $dff cell `$procdff$3946' with positive edge clock.
Creating register for signal `$paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.\wb_rdt' using process `$paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1000'.
  created $dff cell `$procdff$3947' with positive edge clock.
Creating register for signal `$paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.\rdata' using process `$paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$975'.
  created $dff cell `$procdff$3948' with positive edge clock.
Creating register for signal `$paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$954_ADDR' using process `$paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$975'.
  created $dff cell `$procdff$3949' with positive edge clock.
Creating register for signal `$paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$954_DATA' using process `$paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$975'.
  created $dff cell `$procdff$3950' with positive edge clock.
Creating register for signal `$paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$954_EN' using process `$paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$975'.
  created $dff cell `$procdff$3951' with positive edge clock.
Creating register for signal `$paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.\o_wb_ack' using process `$paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$968'.
  created $dff cell `$procdff$3952' with positive edge clock.
Creating register for signal `$paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.\wb_en_r' using process `$paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$968'.
  created $dff cell `$procdff$3953' with positive edge clock.
Creating register for signal `$paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.\bsel' using process `$paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$968'.
  created $dff cell `$procdff$3954' with positive edge clock.
Creating register for signal `$paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.\wb_rdt' using process `$paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$968'.
  created $dff cell `$procdff$3955' with positive edge clock.
Creating register for signal `$paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.\rdata' using process `$paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$943'.
  created $dff cell `$procdff$3956' with positive edge clock.
Creating register for signal `$paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$922_ADDR' using process `$paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$943'.
  created $dff cell `$procdff$3957' with positive edge clock.
Creating register for signal `$paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$922_DATA' using process `$paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$943'.
  created $dff cell `$procdff$3958' with positive edge clock.
Creating register for signal `$paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$922_EN' using process `$paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$943'.
  created $dff cell `$procdff$3959' with positive edge clock.
Creating register for signal `$paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.\o_wb_ack' using process `$paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$936'.
  created $dff cell `$procdff$3960' with positive edge clock.
Creating register for signal `$paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.\wb_en_r' using process `$paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$936'.
  created $dff cell `$procdff$3961' with positive edge clock.
Creating register for signal `$paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.\bsel' using process `$paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$936'.
  created $dff cell `$procdff$3962' with positive edge clock.
Creating register for signal `$paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.\wb_rdt' using process `$paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$936'.
  created $dff cell `$procdff$3963' with positive edge clock.
Creating register for signal `$paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.\rdata' using process `$paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$911'.
  created $dff cell `$procdff$3964' with positive edge clock.
Creating register for signal `$paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$890_ADDR' using process `$paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$911'.
  created $dff cell `$procdff$3965' with positive edge clock.
Creating register for signal `$paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$890_DATA' using process `$paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$911'.
  created $dff cell `$procdff$3966' with positive edge clock.
Creating register for signal `$paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$890_EN' using process `$paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$911'.
  created $dff cell `$procdff$3967' with positive edge clock.
Creating register for signal `$paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.\o_wb_ack' using process `$paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$904'.
  created $dff cell `$procdff$3968' with positive edge clock.
Creating register for signal `$paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.\wb_en_r' using process `$paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$904'.
  created $dff cell `$procdff$3969' with positive edge clock.
Creating register for signal `$paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.\bsel' using process `$paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$904'.
  created $dff cell `$procdff$3970' with positive edge clock.
Creating register for signal `$paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.\wb_rdt' using process `$paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$904'.
  created $dff cell `$procdff$3971' with positive edge clock.
Creating register for signal `$paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.\rdata' using process `$paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$879'.
  created $dff cell `$procdff$3972' with positive edge clock.
Creating register for signal `$paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$858_ADDR' using process `$paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$879'.
  created $dff cell `$procdff$3973' with positive edge clock.
Creating register for signal `$paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$858_DATA' using process `$paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$879'.
  created $dff cell `$procdff$3974' with positive edge clock.
Creating register for signal `$paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$858_EN' using process `$paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$879'.
  created $dff cell `$procdff$3975' with positive edge clock.
Creating register for signal `$paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.\o_wb_ack' using process `$paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$872'.
  created $dff cell `$procdff$3976' with positive edge clock.
Creating register for signal `$paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.\wb_en_r' using process `$paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$872'.
  created $dff cell `$procdff$3977' with positive edge clock.
Creating register for signal `$paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.\bsel' using process `$paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$872'.
  created $dff cell `$procdff$3978' with positive edge clock.
Creating register for signal `$paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.\wb_rdt' using process `$paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$872'.
  created $dff cell `$procdff$3979' with positive edge clock.
Creating register for signal `$paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.\rdata' using process `$paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$847'.
  created $dff cell `$procdff$3980' with positive edge clock.
Creating register for signal `$paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$826_ADDR' using process `$paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$847'.
  created $dff cell `$procdff$3981' with positive edge clock.
Creating register for signal `$paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$826_DATA' using process `$paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$847'.
  created $dff cell `$procdff$3982' with positive edge clock.
Creating register for signal `$paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$826_EN' using process `$paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$847'.
  created $dff cell `$procdff$3983' with positive edge clock.
Creating register for signal `$paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.\o_wb_ack' using process `$paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$840'.
  created $dff cell `$procdff$3984' with positive edge clock.
Creating register for signal `$paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.\wb_en_r' using process `$paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$840'.
  created $dff cell `$procdff$3985' with positive edge clock.
Creating register for signal `$paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.\bsel' using process `$paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$840'.
  created $dff cell `$procdff$3986' with positive edge clock.
Creating register for signal `$paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.\wb_rdt' using process `$paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$840'.
  created $dff cell `$procdff$3987' with positive edge clock.
Creating register for signal `$paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.\rdata' using process `$paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$815'.
  created $dff cell `$procdff$3988' with positive edge clock.
Creating register for signal `$paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$794_ADDR' using process `$paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$815'.
  created $dff cell `$procdff$3989' with positive edge clock.
Creating register for signal `$paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$794_DATA' using process `$paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$815'.
  created $dff cell `$procdff$3990' with positive edge clock.
Creating register for signal `$paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$794_EN' using process `$paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$815'.
  created $dff cell `$procdff$3991' with positive edge clock.
Creating register for signal `$paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.\o_wb_ack' using process `$paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$808'.
  created $dff cell `$procdff$3992' with positive edge clock.
Creating register for signal `$paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.\wb_en_r' using process `$paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$808'.
  created $dff cell `$procdff$3993' with positive edge clock.
Creating register for signal `$paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.\bsel' using process `$paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$808'.
  created $dff cell `$procdff$3994' with positive edge clock.
Creating register for signal `$paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.\wb_rdt' using process `$paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$808'.
  created $dff cell `$procdff$3995' with positive edge clock.
Creating register for signal `$paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.\rdata' using process `$paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$783'.
  created $dff cell `$procdff$3996' with positive edge clock.
Creating register for signal `$paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$762_ADDR' using process `$paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$783'.
  created $dff cell `$procdff$3997' with positive edge clock.
Creating register for signal `$paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$762_DATA' using process `$paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$783'.
  created $dff cell `$procdff$3998' with positive edge clock.
Creating register for signal `$paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$762_EN' using process `$paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$783'.
  created $dff cell `$procdff$3999' with positive edge clock.
Creating register for signal `$paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.\o_wb_ack' using process `$paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$776'.
  created $dff cell `$procdff$4000' with positive edge clock.
Creating register for signal `$paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.\wb_en_r' using process `$paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$776'.
  created $dff cell `$procdff$4001' with positive edge clock.
Creating register for signal `$paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.\bsel' using process `$paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$776'.
  created $dff cell `$procdff$4002' with positive edge clock.
Creating register for signal `$paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.\wb_rdt' using process `$paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$776'.
  created $dff cell `$procdff$4003' with positive edge clock.
Creating register for signal `$paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.\rdata' using process `$paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$751'.
  created $dff cell `$procdff$4004' with positive edge clock.
Creating register for signal `$paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$730_ADDR' using process `$paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$751'.
  created $dff cell `$procdff$4005' with positive edge clock.
Creating register for signal `$paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$730_DATA' using process `$paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$751'.
  created $dff cell `$procdff$4006' with positive edge clock.
Creating register for signal `$paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$730_EN' using process `$paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$751'.
  created $dff cell `$procdff$4007' with positive edge clock.
Creating register for signal `$paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.\o_wb_ack' using process `$paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$744'.
  created $dff cell `$procdff$4008' with positive edge clock.
Creating register for signal `$paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.\wb_en_r' using process `$paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$744'.
  created $dff cell `$procdff$4009' with positive edge clock.
Creating register for signal `$paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.\bsel' using process `$paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$744'.
  created $dff cell `$procdff$4010' with positive edge clock.
Creating register for signal `$paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.\wb_rdt' using process `$paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$744'.
  created $dff cell `$procdff$4011' with positive edge clock.
Creating register for signal `$paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram.\rdata' using process `$paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$719'.
  created $dff cell `$procdff$4012' with positive edge clock.
Creating register for signal `$paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$698_ADDR' using process `$paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$719'.
  created $dff cell `$procdff$4013' with positive edge clock.
Creating register for signal `$paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$698_DATA' using process `$paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$719'.
  created $dff cell `$procdff$4014' with positive edge clock.
Creating register for signal `$paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$698_EN' using process `$paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$719'.
  created $dff cell `$procdff$4015' with positive edge clock.
Creating register for signal `$paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram.\o_wb_ack' using process `$paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$712'.
  created $dff cell `$procdff$4016' with positive edge clock.
Creating register for signal `$paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram.\wb_en_r' using process `$paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$712'.
  created $dff cell `$procdff$4017' with positive edge clock.
Creating register for signal `$paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram.\bsel' using process `$paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$712'.
  created $dff cell `$procdff$4018' with positive edge clock.
Creating register for signal `$paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram.\wb_rdt' using process `$paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$712'.
  created $dff cell `$procdff$4019' with positive edge clock.
Creating register for signal `$paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram.\rdata' using process `$paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$687'.
  created $dff cell `$procdff$4020' with positive edge clock.
Creating register for signal `$paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$666_ADDR' using process `$paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$687'.
  created $dff cell `$procdff$4021' with positive edge clock.
Creating register for signal `$paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$666_DATA' using process `$paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$687'.
  created $dff cell `$procdff$4022' with positive edge clock.
Creating register for signal `$paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$666_EN' using process `$paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$687'.
  created $dff cell `$procdff$4023' with positive edge clock.
Creating register for signal `$paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram.\o_wb_ack' using process `$paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$680'.
  created $dff cell `$procdff$4024' with positive edge clock.
Creating register for signal `$paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram.\wb_en_r' using process `$paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$680'.
  created $dff cell `$procdff$4025' with positive edge clock.
Creating register for signal `$paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram.\bsel' using process `$paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$680'.
  created $dff cell `$procdff$4026' with positive edge clock.
Creating register for signal `$paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram.\wb_rdt' using process `$paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$680'.
  created $dff cell `$procdff$4027' with positive edge clock.
Creating register for signal `$paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram.\rdata' using process `$paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$655'.
  created $dff cell `$procdff$4028' with positive edge clock.
Creating register for signal `$paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$634_ADDR' using process `$paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$655'.
  created $dff cell `$procdff$4029' with positive edge clock.
Creating register for signal `$paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$634_DATA' using process `$paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$655'.
  created $dff cell `$procdff$4030' with positive edge clock.
Creating register for signal `$paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$634_EN' using process `$paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$655'.
  created $dff cell `$procdff$4031' with positive edge clock.
Creating register for signal `$paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram.\o_wb_ack' using process `$paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$648'.
  created $dff cell `$procdff$4032' with positive edge clock.
Creating register for signal `$paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram.\wb_en_r' using process `$paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$648'.
  created $dff cell `$procdff$4033' with positive edge clock.
Creating register for signal `$paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram.\bsel' using process `$paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$648'.
  created $dff cell `$procdff$4034' with positive edge clock.
Creating register for signal `$paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram.\wb_rdt' using process `$paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$648'.
  created $dff cell `$procdff$4035' with positive edge clock.
Creating register for signal `$paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram.\rdata' using process `$paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$623'.
  created $dff cell `$procdff$4036' with positive edge clock.
Creating register for signal `$paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$602_ADDR' using process `$paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$623'.
  created $dff cell `$procdff$4037' with positive edge clock.
Creating register for signal `$paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$602_DATA' using process `$paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$623'.
  created $dff cell `$procdff$4038' with positive edge clock.
Creating register for signal `$paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$602_EN' using process `$paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$623'.
  created $dff cell `$procdff$4039' with positive edge clock.
Creating register for signal `$paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram.\o_wb_ack' using process `$paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$616'.
  created $dff cell `$procdff$4040' with positive edge clock.
Creating register for signal `$paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram.\wb_en_r' using process `$paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$616'.
  created $dff cell `$procdff$4041' with positive edge clock.
Creating register for signal `$paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram.\bsel' using process `$paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$616'.
  created $dff cell `$procdff$4042' with positive edge clock.
Creating register for signal `$paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram.\wb_rdt' using process `$paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$616'.
  created $dff cell `$procdff$4043' with positive edge clock.
Creating register for signal `$paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram.\rdata' using process `$paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$575'.
  created $dff cell `$procdff$4044' with positive edge clock.
Creating register for signal `$paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$554_ADDR' using process `$paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$575'.
  created $dff cell `$procdff$4045' with positive edge clock.
Creating register for signal `$paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$554_DATA' using process `$paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$575'.
  created $dff cell `$procdff$4046' with positive edge clock.
Creating register for signal `$paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$554_EN' using process `$paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$575'.
  created $dff cell `$procdff$4047' with positive edge clock.
Creating register for signal `$paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram.\o_wb_ack' using process `$paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$568'.
  created $dff cell `$procdff$4048' with positive edge clock.
Creating register for signal `$paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram.\wb_en_r' using process `$paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$568'.
  created $dff cell `$procdff$4049' with positive edge clock.
Creating register for signal `$paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram.\bsel' using process `$paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$568'.
  created $dff cell `$procdff$4050' with positive edge clock.
Creating register for signal `$paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram.\wb_rdt' using process `$paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$568'.
  created $dff cell `$procdff$4051' with positive edge clock.
Creating register for signal `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.\rdata1' using process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:131$553'.
  created $dff cell `$procdff$4052' with positive edge clock.
Creating register for signal `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.\wdata0_r' using process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:77$552'.
  created $dff cell `$procdff$4053' with positive edge clock.
Creating register for signal `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.\genblk1.wtrig0_r' using process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:55$550'.
  created $dff cell `$procdff$4054' with positive edge clock.
Creating register for signal `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.\rdata0' using process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:140$548'.
  created $dff cell `$procdff$4055' with positive edge clock.
Creating register for signal `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.\rgnt' using process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:140$548'.
  created $dff cell `$procdff$4056' with positive edge clock.
Creating register for signal `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.\rcnt' using process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:140$548'.
  created $dff cell `$procdff$4057' with positive edge clock.
Creating register for signal `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.\rtrig1' using process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:140$548'.
  created $dff cell `$procdff$4058' with positive edge clock.
Creating register for signal `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.\rreq_r' using process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:140$548'.
  created $dff cell `$procdff$4059' with positive edge clock.
Creating register for signal `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.\wcnt' using process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:82$541'.
  created $dff cell `$procdff$4060' with positive edge clock.
Creating register for signal `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.\wgo' using process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:82$541'.
  created $dff cell `$procdff$4061' with positive edge clock.
Creating register for signal `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.\wdata1_r' using process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:82$541'.
  created $dff cell `$procdff$4062' with positive edge clock.
Creating register for signal `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.\wen0_r' using process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:82$541'.
  created $dff cell `$procdff$4063' with positive edge clock.
Creating register for signal `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.\wen1_r' using process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:82$541'.
  created $dff cell `$procdff$4064' with positive edge clock.
Creating register for signal `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.\wreq_r' using process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:82$541'.
  created $dff cell `$procdff$4065' with positive edge clock.
Creating register for signal `$paramod$d9174a3ae529a453f6ef54a937820b5137bcc8d8\arbiter.\grant_reg' using process `$paramod$d9174a3ae529a453f6ef54a937820b5137bcc8d8\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:139$432'.
  created $dff cell `$procdff$4066' with positive edge clock.
Creating register for signal `$paramod$d9174a3ae529a453f6ef54a937820b5137bcc8d8\arbiter.\grant_valid_reg' using process `$paramod$d9174a3ae529a453f6ef54a937820b5137bcc8d8\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:139$432'.
  created $dff cell `$procdff$4067' with positive edge clock.
Creating register for signal `$paramod$d9174a3ae529a453f6ef54a937820b5137bcc8d8\arbiter.\grant_encoded_reg' using process `$paramod$d9174a3ae529a453f6ef54a937820b5137bcc8d8\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:139$432'.
  created $dff cell `$procdff$4068' with positive edge clock.
Creating register for signal `$paramod$d9174a3ae529a453f6ef54a937820b5137bcc8d8\arbiter.\mask_reg' using process `$paramod$d9174a3ae529a453f6ef54a937820b5137bcc8d8\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:139$432'.
  created $dff cell `$procdff$4069' with positive edge clock.
Creating register for signal `\wb2axis.\o_wb_ack' using process `\wb2axis.$proc$src/corescore_0/rtl/wb2axis.v:15$411'.
  created $dff cell `$procdff$4070' with positive edge clock.
Creating register for signal `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.\m_axis_tready_int_reg' using process `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
  created $dff cell `$procdff$4071' with positive edge clock.
Creating register for signal `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.\m_axis_tdata_reg' using process `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
  created $dff cell `$procdff$4072' with positive edge clock.
Creating register for signal `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.\m_axis_tkeep_reg' using process `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
  created $dff cell `$procdff$4073' with positive edge clock.
Creating register for signal `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.\m_axis_tvalid_reg' using process `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
  created $dff cell `$procdff$4074' with positive edge clock.
Creating register for signal `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.\m_axis_tlast_reg' using process `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
  created $dff cell `$procdff$4075' with positive edge clock.
Creating register for signal `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.\m_axis_tid_reg' using process `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
  created $dff cell `$procdff$4076' with positive edge clock.
Creating register for signal `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.\m_axis_tdest_reg' using process `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
  created $dff cell `$procdff$4077' with positive edge clock.
Creating register for signal `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.\m_axis_tuser_reg' using process `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
  created $dff cell `$procdff$4078' with positive edge clock.
Creating register for signal `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.\temp_m_axis_tdata_reg' using process `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
  created $dff cell `$procdff$4079' with positive edge clock.
Creating register for signal `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.\temp_m_axis_tkeep_reg' using process `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
  created $dff cell `$procdff$4080' with positive edge clock.
Creating register for signal `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.\temp_m_axis_tvalid_reg' using process `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
  created $dff cell `$procdff$4081' with positive edge clock.
Creating register for signal `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.\temp_m_axis_tlast_reg' using process `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
  created $dff cell `$procdff$4082' with positive edge clock.
Creating register for signal `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.\temp_m_axis_tid_reg' using process `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
  created $dff cell `$procdff$4083' with positive edge clock.
Creating register for signal `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.\temp_m_axis_tdest_reg' using process `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
  created $dff cell `$procdff$4084' with positive edge clock.
Creating register for signal `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.\temp_m_axis_tuser_reg' using process `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
  created $dff cell `$procdff$4085' with positive edge clock.
Creating register for signal `\clkgen.\srst_n_pipe' using process `\clkgen.$proc$src/corescore_0/rtl/gw2a18_clk_gen.v:77$353'.
  created $adff cell `$procdff$4088' with positive edge clock and positive level reset.
Creating register for signal `\clkgen.\srst_n' using process `\clkgen.$proc$src/corescore_0/rtl/gw2a18_clk_gen.v:77$353'.
  created $adff cell `$procdff$4091' with positive edge clock and positive level reset.
Creating register for signal `\emitter_uart.\o_tready' using process `\emitter_uart.$proc$src/corescore_0/rtl/emitter_uart.v:28$342'.
  created $dff cell `$procdff$4092' with positive edge clock.
Creating register for signal `\emitter_uart.\cnt' using process `\emitter_uart.$proc$src/corescore_0/rtl/emitter_uart.v:28$342'.
  created $dff cell `$procdff$4093' with positive edge clock.
Creating register for signal `\emitter_uart.\data' using process `\emitter_uart.$proc$src/corescore_0/rtl/emitter_uart.v:28$342'.
  created $dff cell `$procdff$4094' with positive edge clock.
Creating register for signal `\RAM16S4.\mem0' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$286'.
  created $dff cell `$procdff$4095' with positive edge clock.
Creating register for signal `\RAM16S4.\mem1' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$286'.
  created $dff cell `$procdff$4096' with positive edge clock.
Creating register for signal `\RAM16S4.\mem2' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$286'.
  created $dff cell `$procdff$4097' with positive edge clock.
Creating register for signal `\RAM16S4.\mem3' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$286'.
  created $dff cell `$procdff$4098' with positive edge clock.
Creating register for signal `\RAM16S4.$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1128$274' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$286'.
  created $dff cell `$procdff$4099' with positive edge clock.
Creating register for signal `\RAM16S4.$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1129$275' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$286'.
  created $dff cell `$procdff$4100' with positive edge clock.
Creating register for signal `\RAM16S4.$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1130$276' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$286'.
  created $dff cell `$procdff$4101' with positive edge clock.
Creating register for signal `\RAM16S4.$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1131$277' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$286'.
  created $dff cell `$procdff$4102' with positive edge clock.
Creating register for signal `\RAM16S4.$lookahead\mem0$282' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$286'.
  created $dff cell `$procdff$4103' with positive edge clock.
Creating register for signal `\RAM16S4.$lookahead\mem1$283' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$286'.
  created $dff cell `$procdff$4104' with positive edge clock.
Creating register for signal `\RAM16S4.$lookahead\mem2$284' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$286'.
  created $dff cell `$procdff$4105' with positive edge clock.
Creating register for signal `\RAM16S4.$lookahead\mem3$285' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$286'.
  created $dff cell `$procdff$4106' with positive edge clock.
Creating register for signal `\RAM16S2.\mem0' using process `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1081$250'.
  created $dff cell `$procdff$4107' with positive edge clock.
Creating register for signal `\RAM16S2.\mem1' using process `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1081$250'.
  created $dff cell `$procdff$4108' with positive edge clock.
Creating register for signal `\RAM16S2.$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1083$244' using process `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1081$250'.
  created $dff cell `$procdff$4109' with positive edge clock.
Creating register for signal `\RAM16S2.$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1084$245' using process `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1081$250'.
  created $dff cell `$procdff$4110' with positive edge clock.
Creating register for signal `\RAM16S2.$lookahead\mem0$248' using process `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1081$250'.
  created $dff cell `$procdff$4111' with positive edge clock.
Creating register for signal `\RAM16S2.$lookahead\mem1$249' using process `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1081$250'.
  created $dff cell `$procdff$4112' with positive edge clock.
Creating register for signal `\RAM16S1.\mem' using process `\RAM16S1.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1043$231'.
  created $dff cell `$procdff$4113' with positive edge clock.
Creating register for signal `\RAM16S1.$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1045$228' using process `\RAM16S1.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1043$231'.
  created $dff cell `$procdff$4114' with positive edge clock.
Creating register for signal `\RAM16S1.$lookahead\mem$230' using process `\RAM16S1.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1043$231'.
  created $dff cell `$procdff$4115' with positive edge clock.
Creating register for signal `\ALU.\C' using process `\ALU.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:969$226'.
  created direct connection (no actual register cell created).
Creating register for signal `\ALU.\S' using process `\ALU.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:969$226'.
  created direct connection (no actual register cell created).
Creating register for signal `\DFFNCE.\Q' using process `\DFFNCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:535$222'.
  created $adff cell `$procdff$4118' with negative edge clock and positive level reset.
Creating register for signal `\DFFNC.\Q' using process `\DFFNC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:515$220'.
  created $adff cell `$procdff$4121' with negative edge clock and positive level reset.
Creating register for signal `\DFFNPE.\Q' using process `\DFFNPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:496$218'.
  created $adff cell `$procdff$4124' with negative edge clock and positive level reset.
Creating register for signal `\DFFNP.\Q' using process `\DFFNP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:476$216'.
  created $adff cell `$procdff$4127' with negative edge clock and positive level reset.
Creating register for signal `\DFFNRE.\Q' using process `\DFFNRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:457$214'.
  created $dff cell `$procdff$4128' with negative edge clock.
Creating register for signal `\DFFNR.\Q' using process `\DFFNR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:437$212'.
  created $dff cell `$procdff$4129' with negative edge clock.
Creating register for signal `\DFFNSE.\Q' using process `\DFFNSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:418$210'.
  created $dff cell `$procdff$4130' with negative edge clock.
Creating register for signal `\DFFNS.\Q' using process `\DFFNS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:398$208'.
  created $dff cell `$procdff$4131' with negative edge clock.
Creating register for signal `\DFFNE.\Q' using process `\DFFNE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:381$206'.
  created $dff cell `$procdff$4132' with negative edge clock.
Creating register for signal `\DFFN.\Q' using process `\DFFN.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:366$204'.
  created $dff cell `$procdff$4133' with negative edge clock.
Creating register for signal `\DFFCE.\Q' using process `\DFFCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:348$202'.
  created $adff cell `$procdff$4136' with positive edge clock and positive level reset.
Creating register for signal `\DFFC.\Q' using process `\DFFC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:328$200'.
  created $adff cell `$procdff$4139' with positive edge clock and positive level reset.
Creating register for signal `\DFFPE.\Q' using process `\DFFPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:309$198'.
  created $adff cell `$procdff$4142' with positive edge clock and positive level reset.
Creating register for signal `\DFFP.\Q' using process `\DFFP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:289$196'.
  created $adff cell `$procdff$4145' with positive edge clock and positive level reset.
Creating register for signal `\DFFRE.\Q' using process `\DFFRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:270$194'.
  created $dff cell `$procdff$4146' with positive edge clock.
Creating register for signal `\DFFR.\Q' using process `\DFFR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:250$192'.
  created $dff cell `$procdff$4147' with positive edge clock.
Creating register for signal `\DFFSE.\Q' using process `\DFFSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:231$190'.
  created $dff cell `$procdff$4148' with positive edge clock.
Creating register for signal `\DFFS.\Q' using process `\DFFS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:211$188'.
  created $dff cell `$procdff$4149' with positive edge clock.
Creating register for signal `\DFFE.\Q' using process `\DFFE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:194$186'.
  created $dff cell `$procdff$4150' with positive edge clock.
Creating register for signal `\DFF.\Q' using process `\DFF.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:179$184'.
  created $dff cell `$procdff$4151' with positive edge clock.
Creating register for signal `\serv_shift.\cnt' using process `\serv_shift.$proc$src/serv_1.0.2/rtl/serv_shift.v:18$2390'.
  created $dff cell `$procdff$4152' with positive edge clock.
Creating register for signal `\serv_shift.\signbit' using process `\serv_shift.$proc$src/serv_1.0.2/rtl/serv_shift.v:18$2390'.
  created $dff cell `$procdff$4153' with positive edge clock.
Creating register for signal `\serv_shift.\wrapped' using process `\serv_shift.$proc$src/serv_1.0.2/rtl/serv_shift.v:18$2390'.
  created $dff cell `$procdff$4154' with positive edge clock.
Creating register for signal `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.\o_init' using process `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/rtl/serv_state.v:90$2373'.
  created $dff cell `$procdff$4155' with positive edge clock.
Creating register for signal `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.\o_cnt_en' using process `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/rtl/serv_state.v:90$2373'.
  created $dff cell `$procdff$4156' with positive edge clock.
Creating register for signal `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.\o_cnt_done' using process `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/rtl/serv_state.v:90$2373'.
  created $dff cell `$procdff$4157' with positive edge clock.
Creating register for signal `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.\o_ctrl_jump' using process `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/rtl/serv_state.v:90$2373'.
  created $dff cell `$procdff$4158' with positive edge clock.
Creating register for signal `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.\stage_two_req' using process `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/rtl/serv_state.v:90$2373'.
  created $dff cell `$procdff$4159' with positive edge clock.
Creating register for signal `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.\o_cnt' using process `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/rtl/serv_state.v:90$2373'.
  created $dff cell `$procdff$4160' with positive edge clock.
Creating register for signal `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.\o_cnt_r' using process `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/rtl/serv_state.v:90$2373'.
  created $dff cell `$procdff$4161' with positive edge clock.
Creating register for signal `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.\stage_two_pending' using process `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/rtl/serv_state.v:90$2373'.
  created $dff cell `$procdff$4162' with positive edge clock.
Creating register for signal `\serv_decode.\o_rf_rd_addr' using process `\serv_decode.$proc$src/serv_1.0.2/rtl/serv_decode.v:194$2313'.
  created $dff cell `$procdff$4163' with positive edge clock.
Creating register for signal `\serv_decode.\o_rf_rs1_addr' using process `\serv_decode.$proc$src/serv_1.0.2/rtl/serv_decode.v:194$2313'.
  created $dff cell `$procdff$4164' with positive edge clock.
Creating register for signal `\serv_decode.\o_rf_rs2_addr' using process `\serv_decode.$proc$src/serv_1.0.2/rtl/serv_decode.v:194$2313'.
  created $dff cell `$procdff$4165' with positive edge clock.
Creating register for signal `\serv_decode.\signbit' using process `\serv_decode.$proc$src/serv_1.0.2/rtl/serv_decode.v:194$2313'.
  created $dff cell `$procdff$4166' with positive edge clock.
Creating register for signal `\serv_decode.\opcode' using process `\serv_decode.$proc$src/serv_1.0.2/rtl/serv_decode.v:194$2313'.
  created $dff cell `$procdff$4167' with positive edge clock.
Creating register for signal `\serv_decode.\funct3' using process `\serv_decode.$proc$src/serv_1.0.2/rtl/serv_decode.v:194$2313'.
  created $dff cell `$procdff$4168' with positive edge clock.
Creating register for signal `\serv_decode.\op20' using process `\serv_decode.$proc$src/serv_1.0.2/rtl/serv_decode.v:194$2313'.
  created $dff cell `$procdff$4169' with positive edge clock.
Creating register for signal `\serv_decode.\op21' using process `\serv_decode.$proc$src/serv_1.0.2/rtl/serv_decode.v:194$2313'.
  created $dff cell `$procdff$4170' with positive edge clock.
Creating register for signal `\serv_decode.\op22' using process `\serv_decode.$proc$src/serv_1.0.2/rtl/serv_decode.v:194$2313'.
  created $dff cell `$procdff$4171' with positive edge clock.
Creating register for signal `\serv_decode.\op26' using process `\serv_decode.$proc$src/serv_1.0.2/rtl/serv_decode.v:194$2313'.
  created $dff cell `$procdff$4172' with positive edge clock.
Creating register for signal `\serv_decode.\imm30' using process `\serv_decode.$proc$src/serv_1.0.2/rtl/serv_decode.v:194$2313'.
  created $dff cell `$procdff$4173' with positive edge clock.
Creating register for signal `\serv_decode.\imm19_12_20' using process `\serv_decode.$proc$src/serv_1.0.2/rtl/serv_decode.v:194$2313'.
  created $dff cell `$procdff$4174' with positive edge clock.
Creating register for signal `\serv_decode.\imm7' using process `\serv_decode.$proc$src/serv_1.0.2/rtl/serv_decode.v:194$2313'.
  created $dff cell `$procdff$4175' with positive edge clock.
Creating register for signal `\serv_decode.\imm30_25' using process `\serv_decode.$proc$src/serv_1.0.2/rtl/serv_decode.v:194$2313'.
  created $dff cell `$procdff$4176' with positive edge clock.
Creating register for signal `\serv_decode.\imm24_20' using process `\serv_decode.$proc$src/serv_1.0.2/rtl/serv_decode.v:194$2313'.
  created $dff cell `$procdff$4177' with positive edge clock.
Creating register for signal `\serv_decode.\imm11_7' using process `\serv_decode.$proc$src/serv_1.0.2/rtl/serv_decode.v:194$2313'.
  created $dff cell `$procdff$4178' with positive edge clock.
Creating register for signal `\serv_bufreg.\data' using process `\serv_bufreg.$proc$src/serv_1.0.2/rtl/serv_bufreg.v:26$2200'.
  created $dff cell `$procdff$4179' with positive edge clock.
Creating register for signal `\serv_bufreg.\o_lsb' using process `\serv_bufreg.$proc$src/serv_1.0.2/rtl/serv_bufreg.v:26$2200'.
  created $dff cell `$procdff$4180' with positive edge clock.
Creating register for signal `\serv_bufreg.\c_r' using process `\serv_bufreg.$proc$src/serv_1.0.2/rtl/serv_bufreg.v:26$2200'.
  created $dff cell `$procdff$4181' with positive edge clock.
Creating register for signal `$paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl.\o_ibus_adr' using process `$paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl.$proc$src/serv_1.0.2/rtl/serv_ctrl.v:71$2188'.
  created $dff cell `$procdff$4182' with positive edge clock.
Creating register for signal `$paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl.\en_pc_r' using process `$paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl.$proc$src/serv_1.0.2/rtl/serv_ctrl.v:71$2188'.
  created $dff cell `$procdff$4183' with positive edge clock.
Creating register for signal `$paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl.\pc_plus_4_cy_r' using process `$paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl.$proc$src/serv_1.0.2/rtl/serv_ctrl.v:71$2188'.
  created $dff cell `$procdff$4184' with positive edge clock.
Creating register for signal `$paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl.\pc_plus_offset_cy_r' using process `$paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl.$proc$src/serv_1.0.2/rtl/serv_ctrl.v:71$2188'.
  created $dff cell `$procdff$4185' with positive edge clock.
Creating register for signal `\serv_alu.\result_lt_r' using process `\serv_alu.$proc$src/serv_1.0.2/rtl/serv_alu.v:89$2169'.
  created $dff cell `$procdff$4186' with positive edge clock.
Creating register for signal `\serv_alu.\shamt' using process `\serv_alu.$proc$src/serv_1.0.2/rtl/serv_alu.v:89$2169'.
  created $dff cell `$procdff$4187' with positive edge clock.
Creating register for signal `\serv_alu.\shamt_msb' using process `\serv_alu.$proc$src/serv_1.0.2/rtl/serv_alu.v:89$2169'.
  created $dff cell `$procdff$4188' with positive edge clock.
Creating register for signal `\serv_alu.\add_cy_r' using process `\serv_alu.$proc$src/serv_1.0.2/rtl/serv_alu.v:89$2169'.
  created $dff cell `$procdff$4189' with positive edge clock.
Creating register for signal `\serv_alu.\b_inv_plus_1_cy_r' using process `\serv_alu.$proc$src/serv_1.0.2/rtl/serv_alu.v:89$2169'.
  created $dff cell `$procdff$4190' with positive edge clock.
Creating register for signal `\serv_alu.\lt_r' using process `\serv_alu.$proc$src/serv_1.0.2/rtl/serv_alu.v:89$2169'.
  created $dff cell `$procdff$4191' with positive edge clock.
Creating register for signal `\serv_alu.\eq_r' using process `\serv_alu.$proc$src/serv_1.0.2/rtl/serv_alu.v:89$2169'.
  created $dff cell `$procdff$4192' with positive edge clock.
Creating register for signal `$paramod\serv_mem_if\WITH_CSR=s32'00000000000000000000000000000000.\signbit' using process `$paramod\serv_mem_if\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/rtl/serv_mem_if.v:47$2140'.
  created $dff cell `$procdff$4193' with positive edge clock.
Creating register for signal `$paramod\serv_mem_if\WITH_CSR=s32'00000000000000000000000000000000.\dat' using process `$paramod\serv_mem_if\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/rtl/serv_mem_if.v:47$2140'.
  created $dff cell `$procdff$4194' with positive edge clock.
Creating register for signal `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.\rdata' using process `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2095'.
  created $dff cell `$procdff$4195' with positive edge clock.
Creating register for signal `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2074_ADDR' using process `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2095'.
  created $dff cell `$procdff$4196' with positive edge clock.
Creating register for signal `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2074_DATA' using process `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2095'.
  created $dff cell `$procdff$4197' with positive edge clock.
Creating register for signal `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2074_EN' using process `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2095'.
  created $dff cell `$procdff$4198' with positive edge clock.
Creating register for signal `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.\o_wb_ack' using process `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$2088'.
  created $dff cell `$procdff$4199' with positive edge clock.
Creating register for signal `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.\wb_en_r' using process `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$2088'.
  created $dff cell `$procdff$4200' with positive edge clock.
Creating register for signal `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.\bsel' using process `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$2088'.
  created $dff cell `$procdff$4201' with positive edge clock.
Creating register for signal `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.\wb_rdt' using process `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$2088'.
  created $dff cell `$procdff$4202' with positive edge clock.
Creating register for signal `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.\rdata' using process `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2063'.
  created $dff cell `$procdff$4203' with positive edge clock.
Creating register for signal `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2042_ADDR' using process `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2063'.
  created $dff cell `$procdff$4204' with positive edge clock.
Creating register for signal `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2042_DATA' using process `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2063'.
  created $dff cell `$procdff$4205' with positive edge clock.
Creating register for signal `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2042_EN' using process `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2063'.
  created $dff cell `$procdff$4206' with positive edge clock.
Creating register for signal `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.\o_wb_ack' using process `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$2056'.
  created $dff cell `$procdff$4207' with positive edge clock.
Creating register for signal `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.\wb_en_r' using process `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$2056'.
  created $dff cell `$procdff$4208' with positive edge clock.
Creating register for signal `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.\bsel' using process `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$2056'.
  created $dff cell `$procdff$4209' with positive edge clock.
Creating register for signal `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.\wb_rdt' using process `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$2056'.
  created $dff cell `$procdff$4210' with positive edge clock.
Creating register for signal `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.\rdata' using process `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2031'.
  created $dff cell `$procdff$4211' with positive edge clock.
Creating register for signal `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2010_ADDR' using process `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2031'.
  created $dff cell `$procdff$4212' with positive edge clock.
Creating register for signal `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2010_DATA' using process `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2031'.
  created $dff cell `$procdff$4213' with positive edge clock.
Creating register for signal `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2010_EN' using process `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2031'.
  created $dff cell `$procdff$4214' with positive edge clock.
Creating register for signal `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.\o_wb_ack' using process `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$2024'.
  created $dff cell `$procdff$4215' with positive edge clock.
Creating register for signal `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.\wb_en_r' using process `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$2024'.
  created $dff cell `$procdff$4216' with positive edge clock.
Creating register for signal `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.\bsel' using process `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$2024'.
  created $dff cell `$procdff$4217' with positive edge clock.
Creating register for signal `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.\wb_rdt' using process `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$2024'.
  created $dff cell `$procdff$4218' with positive edge clock.
Creating register for signal `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.\rdata' using process `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1999'.
  created $dff cell `$procdff$4219' with positive edge clock.
Creating register for signal `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1978_ADDR' using process `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1999'.
  created $dff cell `$procdff$4220' with positive edge clock.
Creating register for signal `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1978_DATA' using process `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1999'.
  created $dff cell `$procdff$4221' with positive edge clock.
Creating register for signal `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1978_EN' using process `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1999'.
  created $dff cell `$procdff$4222' with positive edge clock.
Creating register for signal `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.\o_wb_ack' using process `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1992'.
  created $dff cell `$procdff$4223' with positive edge clock.
Creating register for signal `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.\wb_en_r' using process `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1992'.
  created $dff cell `$procdff$4224' with positive edge clock.
Creating register for signal `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.\bsel' using process `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1992'.
  created $dff cell `$procdff$4225' with positive edge clock.
Creating register for signal `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.\wb_rdt' using process `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1992'.
  created $dff cell `$procdff$4226' with positive edge clock.
Creating register for signal `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.\rdata' using process `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1967'.
  created $dff cell `$procdff$4227' with positive edge clock.
Creating register for signal `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1946_ADDR' using process `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1967'.
  created $dff cell `$procdff$4228' with positive edge clock.
Creating register for signal `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1946_DATA' using process `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1967'.
  created $dff cell `$procdff$4229' with positive edge clock.
Creating register for signal `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1946_EN' using process `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1967'.
  created $dff cell `$procdff$4230' with positive edge clock.
Creating register for signal `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.\o_wb_ack' using process `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1960'.
  created $dff cell `$procdff$4231' with positive edge clock.
Creating register for signal `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.\wb_en_r' using process `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1960'.
  created $dff cell `$procdff$4232' with positive edge clock.
Creating register for signal `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.\bsel' using process `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1960'.
  created $dff cell `$procdff$4233' with positive edge clock.
Creating register for signal `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.\wb_rdt' using process `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1960'.
  created $dff cell `$procdff$4234' with positive edge clock.
Creating register for signal `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.\rdata' using process `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1935'.
  created $dff cell `$procdff$4235' with positive edge clock.
Creating register for signal `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1914_ADDR' using process `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1935'.
  created $dff cell `$procdff$4236' with positive edge clock.
Creating register for signal `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1914_DATA' using process `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1935'.
  created $dff cell `$procdff$4237' with positive edge clock.
Creating register for signal `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1914_EN' using process `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1935'.
  created $dff cell `$procdff$4238' with positive edge clock.
Creating register for signal `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.\o_wb_ack' using process `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1928'.
  created $dff cell `$procdff$4239' with positive edge clock.
Creating register for signal `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.\wb_en_r' using process `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1928'.
  created $dff cell `$procdff$4240' with positive edge clock.
Creating register for signal `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.\bsel' using process `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1928'.
  created $dff cell `$procdff$4241' with positive edge clock.
Creating register for signal `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.\wb_rdt' using process `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1928'.
  created $dff cell `$procdff$4242' with positive edge clock.
Creating register for signal `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.\rdata' using process `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1903'.
  created $dff cell `$procdff$4243' with positive edge clock.
Creating register for signal `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1882_ADDR' using process `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1903'.
  created $dff cell `$procdff$4244' with positive edge clock.
Creating register for signal `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1882_DATA' using process `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1903'.
  created $dff cell `$procdff$4245' with positive edge clock.
Creating register for signal `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1882_EN' using process `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1903'.
  created $dff cell `$procdff$4246' with positive edge clock.
Creating register for signal `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.\o_wb_ack' using process `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1896'.
  created $dff cell `$procdff$4247' with positive edge clock.
Creating register for signal `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.\wb_en_r' using process `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1896'.
  created $dff cell `$procdff$4248' with positive edge clock.
Creating register for signal `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.\bsel' using process `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1896'.
  created $dff cell `$procdff$4249' with positive edge clock.
Creating register for signal `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.\wb_rdt' using process `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1896'.
  created $dff cell `$procdff$4250' with positive edge clock.
Creating register for signal `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.\rdata' using process `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1871'.
  created $dff cell `$procdff$4251' with positive edge clock.
Creating register for signal `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1850_ADDR' using process `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1871'.
  created $dff cell `$procdff$4252' with positive edge clock.
Creating register for signal `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1850_DATA' using process `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1871'.
  created $dff cell `$procdff$4253' with positive edge clock.
Creating register for signal `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1850_EN' using process `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1871'.
  created $dff cell `$procdff$4254' with positive edge clock.
Creating register for signal `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.\o_wb_ack' using process `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1864'.
  created $dff cell `$procdff$4255' with positive edge clock.
Creating register for signal `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.\wb_en_r' using process `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1864'.
  created $dff cell `$procdff$4256' with positive edge clock.
Creating register for signal `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.\bsel' using process `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1864'.
  created $dff cell `$procdff$4257' with positive edge clock.
Creating register for signal `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.\wb_rdt' using process `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1864'.
  created $dff cell `$procdff$4258' with positive edge clock.
Creating register for signal `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.\rdata' using process `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1839'.
  created $dff cell `$procdff$4259' with positive edge clock.
Creating register for signal `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1818_ADDR' using process `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1839'.
  created $dff cell `$procdff$4260' with positive edge clock.
Creating register for signal `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1818_DATA' using process `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1839'.
  created $dff cell `$procdff$4261' with positive edge clock.
Creating register for signal `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1818_EN' using process `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1839'.
  created $dff cell `$procdff$4262' with positive edge clock.
Creating register for signal `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.\o_wb_ack' using process `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1832'.
  created $dff cell `$procdff$4263' with positive edge clock.
Creating register for signal `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.\wb_en_r' using process `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1832'.
  created $dff cell `$procdff$4264' with positive edge clock.
Creating register for signal `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.\bsel' using process `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1832'.
  created $dff cell `$procdff$4265' with positive edge clock.
Creating register for signal `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.\wb_rdt' using process `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1832'.
  created $dff cell `$procdff$4266' with positive edge clock.
Creating register for signal `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.\rdata' using process `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1807'.
  created $dff cell `$procdff$4267' with positive edge clock.
Creating register for signal `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1786_ADDR' using process `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1807'.
  created $dff cell `$procdff$4268' with positive edge clock.
Creating register for signal `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1786_DATA' using process `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1807'.
  created $dff cell `$procdff$4269' with positive edge clock.
Creating register for signal `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1786_EN' using process `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1807'.
  created $dff cell `$procdff$4270' with positive edge clock.
Creating register for signal `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.\o_wb_ack' using process `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1800'.
  created $dff cell `$procdff$4271' with positive edge clock.
Creating register for signal `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.\wb_en_r' using process `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1800'.
  created $dff cell `$procdff$4272' with positive edge clock.
Creating register for signal `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.\bsel' using process `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1800'.
  created $dff cell `$procdff$4273' with positive edge clock.
Creating register for signal `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.\wb_rdt' using process `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1800'.
  created $dff cell `$procdff$4274' with positive edge clock.
Creating register for signal `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.\rdata' using process `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1775'.
  created $dff cell `$procdff$4275' with positive edge clock.
Creating register for signal `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1754_ADDR' using process `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1775'.
  created $dff cell `$procdff$4276' with positive edge clock.
Creating register for signal `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1754_DATA' using process `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1775'.
  created $dff cell `$procdff$4277' with positive edge clock.
Creating register for signal `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1754_EN' using process `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1775'.
  created $dff cell `$procdff$4278' with positive edge clock.
Creating register for signal `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.\o_wb_ack' using process `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1768'.
  created $dff cell `$procdff$4279' with positive edge clock.
Creating register for signal `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.\wb_en_r' using process `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1768'.
  created $dff cell `$procdff$4280' with positive edge clock.
Creating register for signal `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.\bsel' using process `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1768'.
  created $dff cell `$procdff$4281' with positive edge clock.
Creating register for signal `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.\wb_rdt' using process `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1768'.
  created $dff cell `$procdff$4282' with positive edge clock.
Creating register for signal `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.\rdata' using process `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1743'.
  created $dff cell `$procdff$4283' with positive edge clock.
Creating register for signal `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1722_ADDR' using process `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1743'.
  created $dff cell `$procdff$4284' with positive edge clock.
Creating register for signal `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1722_DATA' using process `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1743'.
  created $dff cell `$procdff$4285' with positive edge clock.
Creating register for signal `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1722_EN' using process `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1743'.
  created $dff cell `$procdff$4286' with positive edge clock.
Creating register for signal `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.\o_wb_ack' using process `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1736'.
  created $dff cell `$procdff$4287' with positive edge clock.
Creating register for signal `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.\wb_en_r' using process `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1736'.
  created $dff cell `$procdff$4288' with positive edge clock.
Creating register for signal `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.\bsel' using process `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1736'.
  created $dff cell `$procdff$4289' with positive edge clock.
Creating register for signal `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.\wb_rdt' using process `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1736'.
  created $dff cell `$procdff$4290' with positive edge clock.
Creating register for signal `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.\rdata' using process `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1711'.
  created $dff cell `$procdff$4291' with positive edge clock.
Creating register for signal `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1690_ADDR' using process `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1711'.
  created $dff cell `$procdff$4292' with positive edge clock.
Creating register for signal `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1690_DATA' using process `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1711'.
  created $dff cell `$procdff$4293' with positive edge clock.
Creating register for signal `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1690_EN' using process `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1711'.
  created $dff cell `$procdff$4294' with positive edge clock.
Creating register for signal `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.\o_wb_ack' using process `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1704'.
  created $dff cell `$procdff$4295' with positive edge clock.
Creating register for signal `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.\wb_en_r' using process `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1704'.
  created $dff cell `$procdff$4296' with positive edge clock.
Creating register for signal `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.\bsel' using process `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1704'.
  created $dff cell `$procdff$4297' with positive edge clock.
Creating register for signal `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.\wb_rdt' using process `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1704'.
  created $dff cell `$procdff$4298' with positive edge clock.
Creating register for signal `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.\rdata' using process `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1679'.
  created $dff cell `$procdff$4299' with positive edge clock.
Creating register for signal `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1658_ADDR' using process `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1679'.
  created $dff cell `$procdff$4300' with positive edge clock.
Creating register for signal `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1658_DATA' using process `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1679'.
  created $dff cell `$procdff$4301' with positive edge clock.
Creating register for signal `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1658_EN' using process `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1679'.
  created $dff cell `$procdff$4302' with positive edge clock.
Creating register for signal `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.\o_wb_ack' using process `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1672'.
  created $dff cell `$procdff$4303' with positive edge clock.
Creating register for signal `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.\wb_en_r' using process `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1672'.
  created $dff cell `$procdff$4304' with positive edge clock.
Creating register for signal `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.\bsel' using process `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1672'.
  created $dff cell `$procdff$4305' with positive edge clock.
Creating register for signal `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.\wb_rdt' using process `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1672'.
  created $dff cell `$procdff$4306' with positive edge clock.

28.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

28.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1656'.
Found and cleaned up 1 empty switch in `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1647'.
Removing empty process `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1647'.
Found and cleaned up 4 empty switches in `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1640'.
Removing empty process `$paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1640'.
Removing empty process `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1624'.
Found and cleaned up 1 empty switch in `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1615'.
Removing empty process `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1615'.
Found and cleaned up 4 empty switches in `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1608'.
Removing empty process `$paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1608'.
Removing empty process `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1592'.
Found and cleaned up 1 empty switch in `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1583'.
Removing empty process `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1583'.
Found and cleaned up 4 empty switches in `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1576'.
Removing empty process `$paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1576'.
Removing empty process `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1560'.
Found and cleaned up 1 empty switch in `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1551'.
Removing empty process `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1551'.
Found and cleaned up 4 empty switches in `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1544'.
Removing empty process `$paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1544'.
Removing empty process `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1528'.
Found and cleaned up 1 empty switch in `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1519'.
Removing empty process `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1519'.
Found and cleaned up 4 empty switches in `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1512'.
Removing empty process `$paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1512'.
Removing empty process `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1496'.
Found and cleaned up 1 empty switch in `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1487'.
Removing empty process `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1487'.
Found and cleaned up 4 empty switches in `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1480'.
Removing empty process `$paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1480'.
Removing empty process `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1464'.
Found and cleaned up 1 empty switch in `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1455'.
Removing empty process `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1455'.
Found and cleaned up 4 empty switches in `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1448'.
Removing empty process `$paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1448'.
Removing empty process `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1432'.
Found and cleaned up 1 empty switch in `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1423'.
Removing empty process `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1423'.
Found and cleaned up 4 empty switches in `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1416'.
Removing empty process `$paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1416'.
Removing empty process `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1400'.
Found and cleaned up 1 empty switch in `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1391'.
Removing empty process `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1391'.
Found and cleaned up 4 empty switches in `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1384'.
Removing empty process `$paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1384'.
Removing empty process `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1368'.
Found and cleaned up 1 empty switch in `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1359'.
Removing empty process `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1359'.
Found and cleaned up 4 empty switches in `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1352'.
Removing empty process `$paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1352'.
Removing empty process `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1336'.
Found and cleaned up 1 empty switch in `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1327'.
Removing empty process `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1327'.
Found and cleaned up 4 empty switches in `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1320'.
Removing empty process `$paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1320'.
Removing empty process `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1304'.
Found and cleaned up 1 empty switch in `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1295'.
Removing empty process `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1295'.
Found and cleaned up 4 empty switches in `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1288'.
Removing empty process `$paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1288'.
Removing empty process `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1272'.
Found and cleaned up 1 empty switch in `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1263'.
Removing empty process `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1263'.
Found and cleaned up 4 empty switches in `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1256'.
Removing empty process `$paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1256'.
Removing empty process `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1240'.
Found and cleaned up 1 empty switch in `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1231'.
Removing empty process `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1231'.
Found and cleaned up 4 empty switches in `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1224'.
Removing empty process `$paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1224'.
Removing empty process `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1208'.
Found and cleaned up 1 empty switch in `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1199'.
Removing empty process `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1199'.
Found and cleaned up 4 empty switches in `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1192'.
Removing empty process `$paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1192'.
Removing empty process `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1176'.
Found and cleaned up 1 empty switch in `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1167'.
Removing empty process `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1167'.
Found and cleaned up 4 empty switches in `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1160'.
Removing empty process `$paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1160'.
Removing empty process `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1144'.
Found and cleaned up 1 empty switch in `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1135'.
Removing empty process `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1135'.
Found and cleaned up 4 empty switches in `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1128'.
Removing empty process `$paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1128'.
Removing empty process `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1112'.
Found and cleaned up 1 empty switch in `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1103'.
Removing empty process `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1103'.
Found and cleaned up 4 empty switches in `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1096'.
Removing empty process `$paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1096'.
Removing empty process `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1080'.
Found and cleaned up 1 empty switch in `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1071'.
Removing empty process `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1071'.
Found and cleaned up 4 empty switches in `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1064'.
Removing empty process `$paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1064'.
Removing empty process `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1048'.
Found and cleaned up 1 empty switch in `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1039'.
Removing empty process `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1039'.
Found and cleaned up 4 empty switches in `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1032'.
Removing empty process `$paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1032'.
Removing empty process `$paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1016'.
Found and cleaned up 1 empty switch in `$paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1007'.
Removing empty process `$paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1007'.
Found and cleaned up 4 empty switches in `$paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1000'.
Removing empty process `$paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1000'.
Removing empty process `$paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$984'.
Found and cleaned up 1 empty switch in `$paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$975'.
Removing empty process `$paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$975'.
Found and cleaned up 4 empty switches in `$paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$968'.
Removing empty process `$paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$968'.
Removing empty process `$paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$952'.
Found and cleaned up 1 empty switch in `$paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$943'.
Removing empty process `$paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$943'.
Found and cleaned up 4 empty switches in `$paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$936'.
Removing empty process `$paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$936'.
Removing empty process `$paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$920'.
Found and cleaned up 1 empty switch in `$paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$911'.
Removing empty process `$paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$911'.
Found and cleaned up 4 empty switches in `$paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$904'.
Removing empty process `$paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$904'.
Removing empty process `$paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$888'.
Found and cleaned up 1 empty switch in `$paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$879'.
Removing empty process `$paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$879'.
Found and cleaned up 4 empty switches in `$paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$872'.
Removing empty process `$paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$872'.
Removing empty process `$paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$856'.
Found and cleaned up 1 empty switch in `$paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$847'.
Removing empty process `$paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$847'.
Found and cleaned up 4 empty switches in `$paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$840'.
Removing empty process `$paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$840'.
Removing empty process `$paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$824'.
Found and cleaned up 1 empty switch in `$paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$815'.
Removing empty process `$paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$815'.
Found and cleaned up 4 empty switches in `$paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$808'.
Removing empty process `$paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$808'.
Removing empty process `$paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$792'.
Found and cleaned up 1 empty switch in `$paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$783'.
Removing empty process `$paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$783'.
Found and cleaned up 4 empty switches in `$paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$776'.
Removing empty process `$paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$776'.
Removing empty process `$paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$760'.
Found and cleaned up 1 empty switch in `$paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$751'.
Removing empty process `$paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$751'.
Found and cleaned up 4 empty switches in `$paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$744'.
Removing empty process `$paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$744'.
Removing empty process `$paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$728'.
Found and cleaned up 1 empty switch in `$paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$719'.
Removing empty process `$paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$719'.
Found and cleaned up 4 empty switches in `$paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$712'.
Removing empty process `$paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$712'.
Removing empty process `$paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$696'.
Found and cleaned up 1 empty switch in `$paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$687'.
Removing empty process `$paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$687'.
Found and cleaned up 4 empty switches in `$paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$680'.
Removing empty process `$paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$680'.
Removing empty process `$paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$664'.
Found and cleaned up 1 empty switch in `$paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$655'.
Removing empty process `$paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$655'.
Found and cleaned up 4 empty switches in `$paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$648'.
Removing empty process `$paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$648'.
Removing empty process `$paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$632'.
Found and cleaned up 1 empty switch in `$paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$623'.
Removing empty process `$paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$623'.
Found and cleaned up 4 empty switches in `$paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$616'.
Removing empty process `$paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$616'.
Removing empty process `$paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$584'.
Found and cleaned up 1 empty switch in `$paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$575'.
Removing empty process `$paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$575'.
Found and cleaned up 4 empty switches in `$paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$568'.
Removing empty process `$paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$568'.
Found and cleaned up 1 empty switch in `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:131$553'.
Removing empty process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:131$553'.
Removing empty process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:77$552'.
Removing empty process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:55$550'.
Found and cleaned up 3 empty switches in `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:140$548'.
Removing empty process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:140$548'.
Found and cleaned up 4 empty switches in `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:82$541'.
Removing empty process `$paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.$proc$src/serv_1.0.2/rtl/serv_rf_ram_if.v:82$541'.
Removing empty process `$paramod$d9174a3ae529a453f6ef54a937820b5137bcc8d8\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:77$436'.
Removing empty process `$paramod$d9174a3ae529a453f6ef54a937820b5137bcc8d8\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:56$435'.
Removing empty process `$paramod$d9174a3ae529a453f6ef54a937820b5137bcc8d8\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:55$434'.
Removing empty process `$paramod$d9174a3ae529a453f6ef54a937820b5137bcc8d8\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:54$433'.
Found and cleaned up 1 empty switch in `$paramod$d9174a3ae529a453f6ef54a937820b5137bcc8d8\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:139$432'.
Removing empty process `$paramod$d9174a3ae529a453f6ef54a937820b5137bcc8d8\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:139$432'.
Found and cleaned up 4 empty switches in `$paramod$d9174a3ae529a453f6ef54a937820b5137bcc8d8\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:94$419'.
Removing empty process `$paramod$d9174a3ae529a453f6ef54a937820b5137bcc8d8\arbiter.$proc$src/verilog-axis_0-r3/rtl/arbiter.v:94$419'.
Found and cleaned up 1 empty switch in `\wb2axis.$proc$src/corescore_0/rtl/wb2axis.v:15$411'.
Removing empty process `wb2axis.$proc$src/corescore_0/rtl/wb2axis.v:15$411'.
Removing empty process `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:165$408'.
Removing empty process `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:164$407'.
Removing empty process `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:163$406'.
Removing empty process `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:162$405'.
Removing empty process `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:161$404'.
Removing empty process `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:160$403'.
Removing empty process `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:159$402'.
Removing empty process `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:157$401'.
Removing empty process `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:156$400'.
Removing empty process `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:155$399'.
Removing empty process `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:154$398'.
Removing empty process `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:153$397'.
Removing empty process `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:152$396'.
Removing empty process `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:151$395'.
Removing empty process `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:100$394'.
Found and cleaned up 4 empty switches in `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
Removing empty process `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:211$393'.
Found and cleaned up 3 empty switches in `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:183$390'.
Removing empty process `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:183$390'.
Removing empty process `$paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.$proc$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:139$381'.
Removing empty process `clkgen.$proc$src/corescore_0/rtl/gw2a18_clk_gen.v:77$353'.
Found and cleaned up 5 empty switches in `\emitter_uart.$proc$src/corescore_0/rtl/emitter_uart.v:28$342'.
Removing empty process `emitter_uart.$proc$src/corescore_0/rtl/emitter_uart.v:28$342'.
Removing empty process `RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$331'.
Found and cleaned up 1 empty switch in `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$286'.
Removing empty process `RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$286'.
Removing empty process `RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$273'.
Found and cleaned up 1 empty switch in `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1081$250'.
Removing empty process `RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1081$250'.
Removing empty process `RAM16S1.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$243'.
Found and cleaned up 1 empty switch in `\RAM16S1.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1043$231'.
Removing empty process `RAM16S1.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1043$231'.
Removing empty process `ALU.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:969$226'.
Removing empty process `DFFNCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$223'.
Found and cleaned up 1 empty switch in `\DFFNCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:535$222'.
Removing empty process `DFFNCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:535$222'.
Removing empty process `DFFNC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$221'.
Removing empty process `DFFNC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:515$220'.
Removing empty process `DFFNPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$219'.
Found and cleaned up 1 empty switch in `\DFFNPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:496$218'.
Removing empty process `DFFNPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:496$218'.
Removing empty process `DFFNP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$217'.
Removing empty process `DFFNP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:476$216'.
Removing empty process `DFFNRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$215'.
Found and cleaned up 2 empty switches in `\DFFNRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:457$214'.
Removing empty process `DFFNRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:457$214'.
Removing empty process `DFFNR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$213'.
Found and cleaned up 1 empty switch in `\DFFNR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:437$212'.
Removing empty process `DFFNR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:437$212'.
Removing empty process `DFFNSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$211'.
Found and cleaned up 2 empty switches in `\DFFNSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:418$210'.
Removing empty process `DFFNSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:418$210'.
Removing empty process `DFFNS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$209'.
Found and cleaned up 1 empty switch in `\DFFNS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:398$208'.
Removing empty process `DFFNS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:398$208'.
Removing empty process `DFFNE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$207'.
Found and cleaned up 1 empty switch in `\DFFNE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:381$206'.
Removing empty process `DFFNE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:381$206'.
Removing empty process `DFFN.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$205'.
Removing empty process `DFFN.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:366$204'.
Removing empty process `DFFCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$203'.
Found and cleaned up 1 empty switch in `\DFFCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:348$202'.
Removing empty process `DFFCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:348$202'.
Removing empty process `DFFC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$201'.
Removing empty process `DFFC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:328$200'.
Removing empty process `DFFPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$199'.
Found and cleaned up 1 empty switch in `\DFFPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:309$198'.
Removing empty process `DFFPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:309$198'.
Removing empty process `DFFP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$197'.
Removing empty process `DFFP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:289$196'.
Removing empty process `DFFRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$195'.
Found and cleaned up 2 empty switches in `\DFFRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:270$194'.
Removing empty process `DFFRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:270$194'.
Removing empty process `DFFR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$193'.
Found and cleaned up 1 empty switch in `\DFFR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:250$192'.
Removing empty process `DFFR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:250$192'.
Removing empty process `DFFSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$191'.
Found and cleaned up 2 empty switches in `\DFFSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:231$190'.
Removing empty process `DFFSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:231$190'.
Removing empty process `DFFS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$189'.
Found and cleaned up 1 empty switch in `\DFFS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:211$188'.
Removing empty process `DFFS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:211$188'.
Removing empty process `DFFE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$187'.
Found and cleaned up 1 empty switch in `\DFFE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:194$186'.
Removing empty process `DFFE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:194$186'.
Removing empty process `DFF.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$185'.
Removing empty process `DFF.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:179$184'.
Found and cleaned up 1 empty switch in `\serv_shift.$proc$src/serv_1.0.2/rtl/serv_shift.v:18$2390'.
Removing empty process `serv_shift.$proc$src/serv_1.0.2/rtl/serv_shift.v:18$2390'.
Removing empty process `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/rtl/serv_state.v:149$2383'.
Found and cleaned up 8 empty switches in `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/rtl/serv_state.v:90$2373'.
Removing empty process `$paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/rtl/serv_state.v:90$2373'.
Found and cleaned up 3 empty switches in `\serv_decode.$proc$src/serv_1.0.2/rtl/serv_decode.v:194$2313'.
Removing empty process `serv_decode.$proc$src/serv_1.0.2/rtl/serv_decode.v:194$2313'.
Found and cleaned up 3 empty switches in `\serv_bufreg.$proc$src/serv_1.0.2/rtl/serv_bufreg.v:26$2200'.
Removing empty process `serv_bufreg.$proc$src/serv_1.0.2/rtl/serv_bufreg.v:26$2200'.
Found and cleaned up 3 empty switches in `$paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl.$proc$src/serv_1.0.2/rtl/serv_ctrl.v:71$2188'.
Removing empty process `$paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl.$proc$src/serv_1.0.2/rtl/serv_ctrl.v:71$2188'.
Found and cleaned up 2 empty switches in `\serv_alu.$proc$src/serv_1.0.2/rtl/serv_alu.v:89$2169'.
Removing empty process `serv_alu.$proc$src/serv_1.0.2/rtl/serv_alu.v:89$2169'.
Found and cleaned up 3 empty switches in `$paramod\serv_mem_if\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/rtl/serv_mem_if.v:47$2140'.
Removing empty process `$paramod\serv_mem_if\WITH_CSR=s32'00000000000000000000000000000000.$proc$src/serv_1.0.2/rtl/serv_mem_if.v:47$2140'.
Removing empty process `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$2104'.
Found and cleaned up 1 empty switch in `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2095'.
Removing empty process `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2095'.
Found and cleaned up 4 empty switches in `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$2088'.
Removing empty process `$paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$2088'.
Removing empty process `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$2072'.
Found and cleaned up 1 empty switch in `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2063'.
Removing empty process `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2063'.
Found and cleaned up 4 empty switches in `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$2056'.
Removing empty process `$paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$2056'.
Removing empty process `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$2040'.
Found and cleaned up 1 empty switch in `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2031'.
Removing empty process `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$2031'.
Found and cleaned up 4 empty switches in `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$2024'.
Removing empty process `$paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$2024'.
Removing empty process `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$2008'.
Found and cleaned up 1 empty switch in `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1999'.
Removing empty process `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1999'.
Found and cleaned up 4 empty switches in `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1992'.
Removing empty process `$paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1992'.
Removing empty process `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1976'.
Found and cleaned up 1 empty switch in `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1967'.
Removing empty process `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1967'.
Found and cleaned up 4 empty switches in `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1960'.
Removing empty process `$paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1960'.
Removing empty process `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1944'.
Found and cleaned up 1 empty switch in `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1935'.
Removing empty process `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1935'.
Found and cleaned up 4 empty switches in `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1928'.
Removing empty process `$paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1928'.
Removing empty process `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1912'.
Found and cleaned up 1 empty switch in `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1903'.
Removing empty process `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1903'.
Found and cleaned up 4 empty switches in `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1896'.
Removing empty process `$paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1896'.
Removing empty process `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1880'.
Found and cleaned up 1 empty switch in `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1871'.
Removing empty process `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1871'.
Found and cleaned up 4 empty switches in `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1864'.
Removing empty process `$paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1864'.
Removing empty process `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1848'.
Found and cleaned up 1 empty switch in `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1839'.
Removing empty process `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1839'.
Found and cleaned up 4 empty switches in `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1832'.
Removing empty process `$paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1832'.
Removing empty process `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1816'.
Found and cleaned up 1 empty switch in `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1807'.
Removing empty process `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1807'.
Found and cleaned up 4 empty switches in `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1800'.
Removing empty process `$paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1800'.
Removing empty process `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1784'.
Found and cleaned up 1 empty switch in `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1775'.
Removing empty process `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1775'.
Found and cleaned up 4 empty switches in `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1768'.
Removing empty process `$paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1768'.
Removing empty process `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1752'.
Found and cleaned up 1 empty switch in `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1743'.
Removing empty process `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1743'.
Found and cleaned up 4 empty switches in `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1736'.
Removing empty process `$paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1736'.
Removing empty process `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1720'.
Found and cleaned up 1 empty switch in `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1711'.
Removing empty process `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1711'.
Found and cleaned up 4 empty switches in `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1704'.
Removing empty process `$paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1704'.
Removing empty process `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:0$1688'.
Found and cleaned up 1 empty switch in `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1679'.
Removing empty process `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:71$1679'.
Found and cleaned up 4 empty switches in `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1672'.
Removing empty process `$paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.$proc$src/serving_1.0.2/serving/serving_ram.v:60$1672'.
Cleaned up 310 empty switches.

28.5.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.
Optimizing module $paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.
Optimizing module $paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.
Optimizing module $paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.
Optimizing module $paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.
Optimizing module $paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.
Optimizing module $paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.
Optimizing module $paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.
Optimizing module $paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.
Optimizing module $paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.
Optimizing module $paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.
Optimizing module $paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.
Optimizing module $paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.
Optimizing module $paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.
Optimizing module $paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.
Optimizing module $paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.
Optimizing module $paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.
Optimizing module $paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.
Optimizing module $paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.
Optimizing module $paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.
Optimizing module $paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.
Optimizing module $paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.
Optimizing module $paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.
Optimizing module $paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.
Optimizing module $paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.
Optimizing module $paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.
Optimizing module $paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.
Optimizing module $paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.
Optimizing module $paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.
Optimizing module $paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram.
Optimizing module $paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram.
Optimizing module $paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram.
Optimizing module $paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram.
Optimizing module $paramod$98f08c805deeb403053dd8cbc0c5a963efbce7da\priority_encoder.
Optimizing module serving_arbiter.
Optimizing module serving_mux.
<suppressed ~1 debug messages>
Optimizing module $paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram.
Optimizing module $paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.
Optimizing module $paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top.
Optimizing module $paramod$f43f62bebbbf5553bdfec9259acade58588bb620\serving.
Optimizing module $paramod$e881f5ee6afb841ed0a0a04814fe19814e0ddec2\serving.
Optimizing module $paramod$d1c439691a03c62d5e153115aa8c41392656c55a\serving.
Optimizing module $paramod$26aa80d771b8d2fc2612fec2542d82d0a80bb938\serving.
Optimizing module $paramod$77b6b141b418c96ff781759719d0bb58ab85d20c\serving.
Optimizing module $paramod$b954af8f0f0dfdf69a43fcaeb09e42da46fc1cf3\serving.
Optimizing module $paramod$f73e27b706a25e1ff2d3cc6b2ed82d6c750120da\serving.
Optimizing module $paramod$dd5b2d4ec0763d4703c94e2573daf5b04299d62b\serving.
Optimizing module $paramod$6c1f3afa56096ad03c13bd8e6f170f42128720df\serving.
Optimizing module $paramod$9ea3dd7bd1bdd7ee5dfa6ad0de4c34655abdbb5b\serving.
Optimizing module $paramod$a845f4186fa0847ee5c94c58d931ed1304756cad\serving.
Optimizing module $paramod$66e76b829125b8fe2455c73be70c58daa9e776cb\serving.
Optimizing module $paramod$d25e15bd98b052bb9d29196667a0ec17a8339617\serving.
Optimizing module $paramod$3ea08bb972c2bee71112529c8e0fd94f513827a1\serving.
Optimizing module $paramod$abdf89e2a518679e65074b39e4a3e001b50b0176\serving.
Optimizing module $paramod$1e4b7781f6d04bb7b784be623772e8b8a8cf620b\serving.
Optimizing module $paramod$b1d71010c6e5bc3e0a0e768db5214a38412fc1bc\serving.
Optimizing module $paramod$503b8eba2bfa3a7c5177818f1bf9d96969422dfd\serving.
Optimizing module $paramod$be78650b4c9f7837398dc7e009aeab27ab44896c\serving.
Optimizing module $paramod$7d3c043af9e66c0ab2336fb468bd8c39387dd692\serving.
Optimizing module $paramod$230be91405cea0bd1f9e9a6393cc08b83856331c\serving.
Optimizing module $paramod$f51097604301523f6bbf9663c8e838028a5542a7\serving.
Optimizing module $paramod$ffa6d116abd8e4cca69a5a5755ec4c333c9421bc\serving.
Optimizing module $paramod$3b171a0a37a92603881e564eca2091947fcb9185\serving.
Optimizing module $paramod$eeb031e8f5807565241574bd760ee3eea3f4f434\serving.
Optimizing module $paramod$e7530561a239570bf3fb5c3bd1e5c750d297f695\serving.
Optimizing module $paramod$a9a070241fc4179274fd4179f7ecbbbc61845fd0\serving.
Optimizing module $paramod$ec9686f1a90ae456ed65f42a577580f299069c7d\serving.
Optimizing module $paramod$ecb64833d5ed921b2ea74a499d9451d7d495838c\serving.
Optimizing module $paramod$1dee9be32a9f2a208e3c6107f9d90aef91b2c3be\serving.
Optimizing module $paramod$abd0a3d70092ab50547531a7c7b4d5f70508324b\serving.
Optimizing module $paramod$c6bf6ad85efaf3f5c634e24674aa77d8569cc387\serving.
Optimizing module $paramod$4a52b736dc1dbaeae75ab2ab71aae02c18add178\serving.
Optimizing module $paramod$50a54c67cd7ac09aa5cab1da921e6a89e272926e\serving.
Optimizing module $paramod$429d804981ece53a699f73b928b375939d1950b9\serving.
Optimizing module $paramod$a5b2f92d8945f539f563fff895f5293aa4f687e3\serving.
Optimizing module $paramod$9a846d28a7768ef0bb07ead8f0708449f83d393b\serving.
Optimizing module $paramod$3a6c63b6e02c1dc06ffc37b4015ea63c3d9fe79e\serving.
Optimizing module $paramod$934ac01bfb23232c7e628dbed5e915da22392e28\serving.
Optimizing module $paramod$0b1b384ce3cdbf6c4bf125493ee645028e14c2e3\serving.
Optimizing module $paramod$4b57e5c50c967505f149275772291764df87f653\serving.
Optimizing module $paramod$afbf328b3aebb28289311dd4ef4c87ed6ae77a1b\serving.
Optimizing module $paramod$32c66bc7e822fc94399bbb43a02511de0601ab9d\serving.
Optimizing module $paramod$60b2936c5f2c3b01fa02ed930a78c829f764b639\serving.
Optimizing module $paramod$3fcb3186896e124f1354d4a77673effa911d1adf\serving.
Optimizing module $paramod$55bb03a266377be7ea91ed159db7c9f9adab9eb9\serving.
Optimizing module $paramod$2577dba090ee08584551885006a4d6f257dcc67e\serving.
Optimizing module $paramod$d9174a3ae529a453f6ef54a937820b5137bcc8d8\arbiter.
<suppressed ~28 debug messages>
Optimizing module wb2axis.
Optimizing module $paramod$b787f0d8c78dad4339041b811b0fe3e15efccc4c\serving.
Optimizing module $paramod$342e48568c05328a532ae4e7a43bcc9cd58bd1d3\base.
Optimizing module $paramod$655ee4b7c2cbc3e6f829bdeb685e9843abbd0458\base.
Optimizing module $paramod$a7f7672ef067092ba3b80ab6886b7d64ce1ebc24\base.
Optimizing module $paramod$2d547cd87901826b0740ee862ded4a46ab6cb209\base.
Optimizing module $paramod$fd07c84c807d20ab819649208d717c026e5af6e6\base.
Optimizing module $paramod$41fd58f2128532411b882d1ffd919118bb6c5bec\base.
Optimizing module $paramod$7f924f35a5e2f58881d24fc6977e718246938553\base.
Optimizing module $paramod$c8a61ef81eefc5c1f154b242ed545363b774f842\base.
Optimizing module $paramod$64bd0fdd218743947e184567838b6fc73e111621\base.
Optimizing module $paramod$e16c89eef7d3631cd75bc67a5fcf8e5271b26177\base.
Optimizing module $paramod$401d97c452c6e4c245acf90cdcdd5c1422fe24aa\base.
Optimizing module $paramod$3ee35759a5fea68abedf11d28eded1d9858a2e3e\base.
Optimizing module $paramod$59fec3ead08369d96974b1c1974e3f35176aacd7\base.
Optimizing module $paramod$9cb90a6d5792b3dcce6abb5a27d353dff2c2a43d\base.
Optimizing module $paramod$073300fb16c043819b11d630c08752b251659e86\base.
Optimizing module $paramod$a568aedbf4695d6726c3fe66bc9e20f2bd695eaa\base.
Optimizing module $paramod$30b65e5892474a04c0964aaad782cd795bd1c202\base.
Optimizing module $paramod$87229684cdd249854de4f1a34a5e886ae5888675\base.
Optimizing module $paramod$946918e8c107e6603d6e824354fe18bc76e2bbb0\base.
Optimizing module $paramod$1e45822b55c85e6ea5754d44bf567d8042945f11\base.
Optimizing module $paramod$4e30bc566f3ba8c3620c99b18c9a35bfc5f1d02f\base.
Optimizing module $paramod$3dcfd8e66b59d4ac1dab07db079ef2debe25af88\base.
Optimizing module $paramod$6805cd971427cc9afe9924e677330fb22b612e4f\base.
Optimizing module $paramod$2a0bfa7edcc97648f568a4242bd0229921765e5d\base.
Optimizing module $paramod$5f7da5f421199bdecfd049ec048e19ab202bc150\base.
Optimizing module $paramod$6b918181e6fdf7d76ee00784eeed18b1d4d7dcf1\base.
Optimizing module $paramod$6fe4532c7f3a889e5a835da106d74c56095a45f7\base.
Optimizing module $paramod$c40e648c4860238a18f5b78cb40fd7c9f62daa63\base.
Optimizing module $paramod$c1752925c894e836aacbf002506189702869b8b2\base.
Optimizing module $paramod$4821547bd9110a252585dfb69a79981e24cd0ab5\base.
Optimizing module $paramod$b92177639916aadf4ae780cd2674ffad07bad577\base.
Optimizing module $paramod$44098c524b8c2bb063afaf91a867936aa2be2345\base.
Optimizing module $paramod$03a01f228bebae3b1c273baea17507a9cb3e5b43\base.
Optimizing module $paramod$16cc1c395de98ee56afc93090eee9919c13787e2\base.
Optimizing module $paramod$200a5e095d20afd308e2e9d877a1cc2cf58da375\base.
Optimizing module $paramod$ae853bf1ce62a310899724d63f13e4faaff07935\base.
Optimizing module $paramod$784656c213ce5859cd8a68234e7d24a5941c2216\base.
Optimizing module $paramod$d4f4feb1f9c7429d78da546afa100616abc9b7b3\base.
Optimizing module $paramod$f5c074dc8b52e2744af0bcb265a6f7dd842f48a8\base.
Optimizing module $paramod$cb2c8438f7b6cacfc6d048983a6ba3c107cee042\base.
Optimizing module $paramod$06e452158890c11e3034004b9955e1b14f3b287e\base.
Optimizing module $paramod$978d433a3cf1c2252cdb16ff788d7782d53f5c00\base.
Optimizing module $paramod$65b9b6e56c86dd45ca7917ef59a6e89fe00b1d55\base.
Optimizing module $paramod$17675f496c0f425cc88e588a6586d619257605b6\base.
Optimizing module $paramod$f6d3ce2d06ba1899f8e935556c49606bf3be4aa4\base.
Optimizing module $paramod$8372d906c328ffab18765707c6b0ab2d8e27498d\base.
Optimizing module $paramod$83ccea1cce6bf643b81c2c63e37c29579fa1cc21\base.
Optimizing module $paramod$05b4b6ff0630d873468e2ed54e4d50b4daa0fc53\base.
Optimizing module $paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.
Optimizing module clkgen.
<suppressed ~3 debug messages>
Optimizing module corescorecore.
Optimizing module emitter_uart.
Optimizing module corescore_gowin_yosys.
Optimizing module $paramod$6b97d935b3151b8e6e96147386baf99ad1901fdb\priority_encoder.
Optimizing module $paramod$988598fe0cffb891d91000f0f76bb56f4ddf1b01\priority_encoder.
Optimizing module $paramod$6a95f1ae8670bfcfd54f24c68bdc5d002756f68a\priority_encoder.
Optimizing module serv_shift.
Optimizing module $paramod$ca0df2f17e5eb049410902d7e8c7f2ec1097e1fb\priority_encoder.
Optimizing module $paramod$13e4079e78449d0c06ad1d64b06b1c34bd19864f\priority_encoder.
Optimizing module $paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.
<suppressed ~12 debug messages>
Optimizing module serv_decode.
<suppressed ~7 debug messages>
Optimizing module serv_bufreg.
Optimizing module $paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl.
Optimizing module serv_alu.
Optimizing module $paramod\serv_rf_if\WITH_CSR=s32'00000000000000000000000000000000.
Optimizing module $paramod\serv_mem_if\WITH_CSR=s32'00000000000000000000000000000000.
<suppressed ~3 debug messages>
Optimizing module $paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.
Optimizing module $paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.
Optimizing module $paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.
Optimizing module $paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.
Optimizing module $paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.
Optimizing module $paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.
Optimizing module $paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.
Optimizing module $paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.
Optimizing module $paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.
Optimizing module $paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.
Optimizing module $paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.
Optimizing module $paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.
Optimizing module $paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.
Optimizing module $paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.

28.6. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod$8432cc7162ea8f823541887daaf0014e262a5ca3\serving_ram.
Deleting now unused module $paramod$192d6aacc8f44c94657481b6bf68352f7311ecef\serving_ram.
Deleting now unused module $paramod$b7cb207159e10e5185b8558753ea493b17f66e02\serving_ram.
Deleting now unused module $paramod$090ec3f06a50fe108d0c86afe8c29b3193bcb949\serving_ram.
Deleting now unused module $paramod$ab79758a95d117355d232974d84b6fcb0788b068\serving_ram.
Deleting now unused module $paramod$cba3712a84d76d4ef41b326d5fd6c77df057705d\serving_ram.
Deleting now unused module $paramod$e46d991649b36420d3f75d6a81bf88803b95c6a0\serving_ram.
Deleting now unused module $paramod$0af0446bb1f258cb0b4537227c81f211ff1e47ef\serving_ram.
Deleting now unused module $paramod$52723fe48348018ba53eeee6dac794aed4a2a6c9\serving_ram.
Deleting now unused module $paramod$836a54f0173eb011972429cd7d16e770dddc3b4b\serving_ram.
Deleting now unused module $paramod$a35a1186eeedcc1024f379e8ae587fc7e5e080c7\serving_ram.
Deleting now unused module $paramod$05ea794133653cb44faeb7cc189ffb8533e034ea\serving_ram.
Deleting now unused module $paramod$bb88d592170d627d124b2e5c52b1ca97ae05412a\serving_ram.
Deleting now unused module $paramod$10b9eb23175d1e808aea2ed7dcd116cf7e837b70\serving_ram.
Deleting now unused module $paramod$888f5ff692d267a5f267ab0b3b76ea87c0baf7da\serving_ram.
Deleting now unused module $paramod$baee9b96e1b3db112f9011d37f58fd4066ddbd01\serving_ram.
Deleting now unused module $paramod$5bb7125441bb654bcfb3385ca9571f28bced8656\serving_ram.
Deleting now unused module $paramod$6df3dfbc8feff97443c6198468fa6a9d9d80196b\serving_ram.
Deleting now unused module $paramod$b49dc12d2d3628b7a96769168d9eceac25943ebd\serving_ram.
Deleting now unused module $paramod$9e656347bc9c9a81afd6ac77ebd607b1b0ff23cd\serving_ram.
Deleting now unused module $paramod$ea5542b74da5d3df7ad0239dce78e365096fcc62\serving_ram.
Deleting now unused module $paramod$f9cf07300b5f1f0ca052c9602528ae8d7d785ee0\serving_ram.
Deleting now unused module $paramod$2d2028f3868191c236f4e179bb904e4f091a783a\serving_ram.
Deleting now unused module $paramod$4d4e435f91692d6be6a44b5a87baf872dd971751\serving_ram.
Deleting now unused module $paramod$54a48e58f8bdba98877f55ca64b7e12971415efb\serving_ram.
Deleting now unused module $paramod$7214926cc1b0c9376872b579fa875dbaa75aa724\serving_ram.
Deleting now unused module $paramod$078b361b723ceb98a50278e04c88a1a0eda1fecb\serving_ram.
Deleting now unused module $paramod$f3f98f7e70eba71cbcae5667ba7b6905ae0c24c3\serving_ram.
Deleting now unused module $paramod$360fae3f3da00872b7de1c273d45ea0698a00619\serving_ram.
Deleting now unused module $paramod$816bc8f4fab5a637ceed83a1c76ff4a7b9256931\serving_ram.
Deleting now unused module $paramod$ecee5756a57b9b448b82857bda7847f6ff8e5f3c\serving_ram.
Deleting now unused module $paramod$76ae909f1dbb7012e64af27d0f83cbf31517d4a7\serving_ram.
Deleting now unused module $paramod$76ca5ad6cddf78bc518e7753a546bede55c5cafa\serving_ram.
Deleting now unused module $paramod$98f08c805deeb403053dd8cbc0c5a963efbce7da\priority_encoder.
Deleting now unused module serving_arbiter.
Deleting now unused module serving_mux.
Deleting now unused module $paramod$3b48d23b0699d36db83eafb81bebef131f304c0d\serving_ram.
Deleting now unused module $paramod$82ebe4b6c77be244332cc65898942ed47f7416cf\serv_rf_ram_if.
Deleting now unused module $paramod$dc2f6522ba811caa174fdeb1b8eaf92222f25eb7\serv_top.
Deleting now unused module $paramod$f43f62bebbbf5553bdfec9259acade58588bb620\serving.
Deleting now unused module $paramod$e881f5ee6afb841ed0a0a04814fe19814e0ddec2\serving.
Deleting now unused module $paramod$d1c439691a03c62d5e153115aa8c41392656c55a\serving.
Deleting now unused module $paramod$26aa80d771b8d2fc2612fec2542d82d0a80bb938\serving.
Deleting now unused module $paramod$77b6b141b418c96ff781759719d0bb58ab85d20c\serving.
Deleting now unused module $paramod$b954af8f0f0dfdf69a43fcaeb09e42da46fc1cf3\serving.
Deleting now unused module $paramod$f73e27b706a25e1ff2d3cc6b2ed82d6c750120da\serving.
Deleting now unused module $paramod$dd5b2d4ec0763d4703c94e2573daf5b04299d62b\serving.
Deleting now unused module $paramod$6c1f3afa56096ad03c13bd8e6f170f42128720df\serving.
Deleting now unused module $paramod$9ea3dd7bd1bdd7ee5dfa6ad0de4c34655abdbb5b\serving.
Deleting now unused module $paramod$a845f4186fa0847ee5c94c58d931ed1304756cad\serving.
Deleting now unused module $paramod$66e76b829125b8fe2455c73be70c58daa9e776cb\serving.
Deleting now unused module $paramod$d25e15bd98b052bb9d29196667a0ec17a8339617\serving.
Deleting now unused module $paramod$3ea08bb972c2bee71112529c8e0fd94f513827a1\serving.
Deleting now unused module $paramod$abdf89e2a518679e65074b39e4a3e001b50b0176\serving.
Deleting now unused module $paramod$1e4b7781f6d04bb7b784be623772e8b8a8cf620b\serving.
Deleting now unused module $paramod$b1d71010c6e5bc3e0a0e768db5214a38412fc1bc\serving.
Deleting now unused module $paramod$503b8eba2bfa3a7c5177818f1bf9d96969422dfd\serving.
Deleting now unused module $paramod$be78650b4c9f7837398dc7e009aeab27ab44896c\serving.
Deleting now unused module $paramod$7d3c043af9e66c0ab2336fb468bd8c39387dd692\serving.
Deleting now unused module $paramod$230be91405cea0bd1f9e9a6393cc08b83856331c\serving.
Deleting now unused module $paramod$f51097604301523f6bbf9663c8e838028a5542a7\serving.
Deleting now unused module $paramod$ffa6d116abd8e4cca69a5a5755ec4c333c9421bc\serving.
Deleting now unused module $paramod$3b171a0a37a92603881e564eca2091947fcb9185\serving.
Deleting now unused module $paramod$eeb031e8f5807565241574bd760ee3eea3f4f434\serving.
Deleting now unused module $paramod$e7530561a239570bf3fb5c3bd1e5c750d297f695\serving.
Deleting now unused module $paramod$a9a070241fc4179274fd4179f7ecbbbc61845fd0\serving.
Deleting now unused module $paramod$ec9686f1a90ae456ed65f42a577580f299069c7d\serving.
Deleting now unused module $paramod$ecb64833d5ed921b2ea74a499d9451d7d495838c\serving.
Deleting now unused module $paramod$1dee9be32a9f2a208e3c6107f9d90aef91b2c3be\serving.
Deleting now unused module $paramod$abd0a3d70092ab50547531a7c7b4d5f70508324b\serving.
Deleting now unused module $paramod$c6bf6ad85efaf3f5c634e24674aa77d8569cc387\serving.
Deleting now unused module $paramod$4a52b736dc1dbaeae75ab2ab71aae02c18add178\serving.
Deleting now unused module $paramod$50a54c67cd7ac09aa5cab1da921e6a89e272926e\serving.
Deleting now unused module $paramod$429d804981ece53a699f73b928b375939d1950b9\serving.
Deleting now unused module $paramod$a5b2f92d8945f539f563fff895f5293aa4f687e3\serving.
Deleting now unused module $paramod$9a846d28a7768ef0bb07ead8f0708449f83d393b\serving.
Deleting now unused module $paramod$3a6c63b6e02c1dc06ffc37b4015ea63c3d9fe79e\serving.
Deleting now unused module $paramod$934ac01bfb23232c7e628dbed5e915da22392e28\serving.
Deleting now unused module $paramod$0b1b384ce3cdbf6c4bf125493ee645028e14c2e3\serving.
Deleting now unused module $paramod$4b57e5c50c967505f149275772291764df87f653\serving.
Deleting now unused module $paramod$afbf328b3aebb28289311dd4ef4c87ed6ae77a1b\serving.
Deleting now unused module $paramod$32c66bc7e822fc94399bbb43a02511de0601ab9d\serving.
Deleting now unused module $paramod$60b2936c5f2c3b01fa02ed930a78c829f764b639\serving.
Deleting now unused module $paramod$3fcb3186896e124f1354d4a77673effa911d1adf\serving.
Deleting now unused module $paramod$55bb03a266377be7ea91ed159db7c9f9adab9eb9\serving.
Deleting now unused module $paramod$2577dba090ee08584551885006a4d6f257dcc67e\serving.
Deleting now unused module $paramod$d9174a3ae529a453f6ef54a937820b5137bcc8d8\arbiter.
Deleting now unused module wb2axis.
Deleting now unused module $paramod$b787f0d8c78dad4339041b811b0fe3e15efccc4c\serving.
Deleting now unused module $paramod$342e48568c05328a532ae4e7a43bcc9cd58bd1d3\base.
Deleting now unused module $paramod$655ee4b7c2cbc3e6f829bdeb685e9843abbd0458\base.
Deleting now unused module $paramod$a7f7672ef067092ba3b80ab6886b7d64ce1ebc24\base.
Deleting now unused module $paramod$2d547cd87901826b0740ee862ded4a46ab6cb209\base.
Deleting now unused module $paramod$fd07c84c807d20ab819649208d717c026e5af6e6\base.
Deleting now unused module $paramod$41fd58f2128532411b882d1ffd919118bb6c5bec\base.
Deleting now unused module $paramod$7f924f35a5e2f58881d24fc6977e718246938553\base.
Deleting now unused module $paramod$c8a61ef81eefc5c1f154b242ed545363b774f842\base.
Deleting now unused module $paramod$64bd0fdd218743947e184567838b6fc73e111621\base.
Deleting now unused module $paramod$e16c89eef7d3631cd75bc67a5fcf8e5271b26177\base.
Deleting now unused module $paramod$401d97c452c6e4c245acf90cdcdd5c1422fe24aa\base.
Deleting now unused module $paramod$3ee35759a5fea68abedf11d28eded1d9858a2e3e\base.
Deleting now unused module $paramod$59fec3ead08369d96974b1c1974e3f35176aacd7\base.
Deleting now unused module $paramod$9cb90a6d5792b3dcce6abb5a27d353dff2c2a43d\base.
Deleting now unused module $paramod$073300fb16c043819b11d630c08752b251659e86\base.
Deleting now unused module $paramod$a568aedbf4695d6726c3fe66bc9e20f2bd695eaa\base.
Deleting now unused module $paramod$30b65e5892474a04c0964aaad782cd795bd1c202\base.
Deleting now unused module $paramod$87229684cdd249854de4f1a34a5e886ae5888675\base.
Deleting now unused module $paramod$946918e8c107e6603d6e824354fe18bc76e2bbb0\base.
Deleting now unused module $paramod$1e45822b55c85e6ea5754d44bf567d8042945f11\base.
Deleting now unused module $paramod$4e30bc566f3ba8c3620c99b18c9a35bfc5f1d02f\base.
Deleting now unused module $paramod$3dcfd8e66b59d4ac1dab07db079ef2debe25af88\base.
Deleting now unused module $paramod$6805cd971427cc9afe9924e677330fb22b612e4f\base.
Deleting now unused module $paramod$2a0bfa7edcc97648f568a4242bd0229921765e5d\base.
Deleting now unused module $paramod$5f7da5f421199bdecfd049ec048e19ab202bc150\base.
Deleting now unused module $paramod$6b918181e6fdf7d76ee00784eeed18b1d4d7dcf1\base.
Deleting now unused module $paramod$6fe4532c7f3a889e5a835da106d74c56095a45f7\base.
Deleting now unused module $paramod$c40e648c4860238a18f5b78cb40fd7c9f62daa63\base.
Deleting now unused module $paramod$c1752925c894e836aacbf002506189702869b8b2\base.
Deleting now unused module $paramod$4821547bd9110a252585dfb69a79981e24cd0ab5\base.
Deleting now unused module $paramod$b92177639916aadf4ae780cd2674ffad07bad577\base.
Deleting now unused module $paramod$44098c524b8c2bb063afaf91a867936aa2be2345\base.
Deleting now unused module $paramod$03a01f228bebae3b1c273baea17507a9cb3e5b43\base.
Deleting now unused module $paramod$16cc1c395de98ee56afc93090eee9919c13787e2\base.
Deleting now unused module $paramod$200a5e095d20afd308e2e9d877a1cc2cf58da375\base.
Deleting now unused module $paramod$ae853bf1ce62a310899724d63f13e4faaff07935\base.
Deleting now unused module $paramod$784656c213ce5859cd8a68234e7d24a5941c2216\base.
Deleting now unused module $paramod$d4f4feb1f9c7429d78da546afa100616abc9b7b3\base.
Deleting now unused module $paramod$f5c074dc8b52e2744af0bcb265a6f7dd842f48a8\base.
Deleting now unused module $paramod$cb2c8438f7b6cacfc6d048983a6ba3c107cee042\base.
Deleting now unused module $paramod$06e452158890c11e3034004b9955e1b14f3b287e\base.
Deleting now unused module $paramod$978d433a3cf1c2252cdb16ff788d7782d53f5c00\base.
Deleting now unused module $paramod$65b9b6e56c86dd45ca7917ef59a6e89fe00b1d55\base.
Deleting now unused module $paramod$17675f496c0f425cc88e588a6586d619257605b6\base.
Deleting now unused module $paramod$f6d3ce2d06ba1899f8e935556c49606bf3be4aa4\base.
Deleting now unused module $paramod$8372d906c328ffab18765707c6b0ab2d8e27498d\base.
Deleting now unused module $paramod$83ccea1cce6bf643b81c2c63e37c29579fa1cc21\base.
Deleting now unused module $paramod$05b4b6ff0630d873468e2ed54e4d50b4daa0fc53\base.
Deleting now unused module $paramod$1a4d4e0ca0c7313958927e2799a78bcf93800bda\axis_arb_mux.
Deleting now unused module clkgen.
Deleting now unused module corescorecore.
Deleting now unused module emitter_uart.
Deleting now unused module $paramod$6b97d935b3151b8e6e96147386baf99ad1901fdb\priority_encoder.
Deleting now unused module $paramod$988598fe0cffb891d91000f0f76bb56f4ddf1b01\priority_encoder.
Deleting now unused module $paramod$6a95f1ae8670bfcfd54f24c68bdc5d002756f68a\priority_encoder.
Deleting now unused module serv_shift.
Deleting now unused module $paramod$ca0df2f17e5eb049410902d7e8c7f2ec1097e1fb\priority_encoder.
Deleting now unused module $paramod$13e4079e78449d0c06ad1d64b06b1c34bd19864f\priority_encoder.
Deleting now unused module $paramod\serv_state\WITH_CSR=s32'00000000000000000000000000000000.
Deleting now unused module serv_decode.
Deleting now unused module serv_bufreg.
Deleting now unused module $paramod$7d9436b402d2aec87f008b99edbf5e7d764672bc\serv_ctrl.
Deleting now unused module serv_alu.
Deleting now unused module $paramod\serv_rf_if\WITH_CSR=s32'00000000000000000000000000000000.
Deleting now unused module $paramod\serv_mem_if\WITH_CSR=s32'00000000000000000000000000000000.
Deleting now unused module $paramod$8816468be330918baff437714bf1bfb0ee411954\serving_ram.
Deleting now unused module $paramod$695536bf7e64eac63687045115fd1cb71315cdca\serving_ram.
Deleting now unused module $paramod$eb5afe7743decc89c16fd0958ba0167c77b7da1c\serving_ram.
Deleting now unused module $paramod$b5dfc6750142ce72487821be1cc9408055af45a7\serving_ram.
Deleting now unused module $paramod$165daad42e85011cef3d0a8b9a71d37205f9baea\serving_ram.
Deleting now unused module $paramod$87e49d3b403464040d07f63e6c07949a9326ccc8\serving_ram.
Deleting now unused module $paramod$222987ae59264575f2be0734179f0991f2c57685\serving_ram.
Deleting now unused module $paramod$0eedfc2c1066a2af95cdf99b89ee626ce7fab0e0\serving_ram.
Deleting now unused module $paramod$59c9a12ffc4006e36208003029d77ab8c88acf93\serving_ram.
Deleting now unused module $paramod$be952f4ded142c82d160e3decd5278c2873c2113\serving_ram.
Deleting now unused module $paramod$3b59e772be0ee0a65968aa675dd095ed8e5b3a4f\serving_ram.
Deleting now unused module $paramod$e3860afb432ad90384dd3af85da1115e2f999da8\serving_ram.
Deleting now unused module $paramod$385db004416c2ff1eb80f2b0bd430141583efd28\serving_ram.
Deleting now unused module $paramod$10867bdae1eb8d065af61ba1ac8b64f275b8c7c2\serving_ram.
<suppressed ~409 debug messages>

28.7. Executing TRIBUF pass.

28.8. Executing DEMINOUT pass (demote inout ports to input or output).

28.9. Executing SYNTH pass.

28.9.1. Executing PROC pass (convert processes to netlists).

28.9.1.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

28.9.1.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

28.9.1.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

28.9.1.4. Executing PROC_INIT pass (extract init attributes).

28.9.1.5. Executing PROC_ARST pass (detect async resets in processes).

28.9.1.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

28.9.1.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

28.9.1.8. Executing PROC_DLATCH pass (convert process syncs to latches).

28.9.1.9. Executing PROC_DFF pass (convert process syncs to FFs).

28.9.1.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

28.9.1.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

28.9.1.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.
<suppressed ~771 debug messages>

28.9.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.
<suppressed ~159 debug messages>

28.9.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..
Removed 2768 unused cells and 16657 unused wires.
<suppressed ~4112 debug messages>

28.9.4. Executing CHECK pass (checking for obvious problems).
Checking module corescore_gowin_yosys...
Warning: Wire corescore_gowin_yosys.\clkgen.clk_108 is used but has no driver.
Found and reported 1 problems.

28.9.5. Executing OPT pass (performing simple optimizations).

28.9.5.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.9.5.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
<suppressed ~5193 debug messages>
Removed a total of 1731 cells.

28.9.5.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$3154.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.$procmux$3288.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.$procmux$3294.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.$procmux$3300.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.$procmux$3306.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.$procmux$3312.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.$procmux$3318.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.$procmux$3324.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$3163.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$3172.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$3181.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$3190.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$3018.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$3020.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$3023.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$3030.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$3032.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$3035.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$3044.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$3047.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$3056.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$3059.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$3068.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$3071.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$3079.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$3082.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$3088.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$3091.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$3097.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$3100.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$3106.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$3109.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$3115.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$3118.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$3124.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$3127.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$3133.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$3136.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$3142.
    dead port 1/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$3145.
    dead port 2/2 on $mux $flatten\corescorecore.\axis_mux.\arb_inst.$procmux$3151.
Removed 41 multiplexer ports.
<suppressed ~2945 debug messages>

28.9.5.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_11.\serving.\ram.$procmux$3730:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_11.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1722_EN[7:0]$1746
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_11.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1722_EN[7:0]$1746 [0]
      New connections: $flatten\corescorecore.\core_11.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1722_EN[7:0]$1746 [7:1] = { $flatten\corescorecore.\core_11.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1722_EN[7:0]$1746 [0] $flatten\corescorecore.\core_11.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1722_EN[7:0]$1746 [0] $flatten\corescorecore.\core_11.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1722_EN[7:0]$1746 [0] $flatten\corescorecore.\core_11.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1722_EN[7:0]$1746 [0] $flatten\corescorecore.\core_11.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1722_EN[7:0]$1746 [0] $flatten\corescorecore.\core_11.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1722_EN[7:0]$1746 [0] $flatten\corescorecore.\core_11.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1722_EN[7:0]$1746 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_12.\serving.\ram.$procmux$3747:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_12.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1690_EN[7:0]$1714
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_12.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1690_EN[7:0]$1714 [0]
      New connections: $flatten\corescorecore.\core_12.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1690_EN[7:0]$1714 [7:1] = { $flatten\corescorecore.\core_12.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1690_EN[7:0]$1714 [0] $flatten\corescorecore.\core_12.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1690_EN[7:0]$1714 [0] $flatten\corescorecore.\core_12.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1690_EN[7:0]$1714 [0] $flatten\corescorecore.\core_12.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1690_EN[7:0]$1714 [0] $flatten\corescorecore.\core_12.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1690_EN[7:0]$1714 [0] $flatten\corescorecore.\core_12.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1690_EN[7:0]$1714 [0] $flatten\corescorecore.\core_12.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1690_EN[7:0]$1714 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_13.\serving.\ram.$procmux$3764:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_13.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1658_EN[7:0]$1682
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_13.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1658_EN[7:0]$1682 [0]
      New connections: $flatten\corescorecore.\core_13.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1658_EN[7:0]$1682 [7:1] = { $flatten\corescorecore.\core_13.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1658_EN[7:0]$1682 [0] $flatten\corescorecore.\core_13.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1658_EN[7:0]$1682 [0] $flatten\corescorecore.\core_13.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1658_EN[7:0]$1682 [0] $flatten\corescorecore.\core_13.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1658_EN[7:0]$1682 [0] $flatten\corescorecore.\core_13.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1658_EN[7:0]$1682 [0] $flatten\corescorecore.\core_13.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1658_EN[7:0]$1682 [0] $flatten\corescorecore.\core_13.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1658_EN[7:0]$1682 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_14.\serving.\ram.$procmux$2409:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_14.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1626_EN[7:0]$1650
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_14.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1626_EN[7:0]$1650 [0]
      New connections: $flatten\corescorecore.\core_14.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1626_EN[7:0]$1650 [7:1] = { $flatten\corescorecore.\core_14.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1626_EN[7:0]$1650 [0] $flatten\corescorecore.\core_14.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1626_EN[7:0]$1650 [0] $flatten\corescorecore.\core_14.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1626_EN[7:0]$1650 [0] $flatten\corescorecore.\core_14.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1626_EN[7:0]$1650 [0] $flatten\corescorecore.\core_14.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1626_EN[7:0]$1650 [0] $flatten\corescorecore.\core_14.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1626_EN[7:0]$1650 [0] $flatten\corescorecore.\core_14.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1626_EN[7:0]$1650 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_15.\serving.\ram.$procmux$2426:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_15.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1594_EN[7:0]$1618
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_15.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1594_EN[7:0]$1618 [0]
      New connections: $flatten\corescorecore.\core_15.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1594_EN[7:0]$1618 [7:1] = { $flatten\corescorecore.\core_15.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1594_EN[7:0]$1618 [0] $flatten\corescorecore.\core_15.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1594_EN[7:0]$1618 [0] $flatten\corescorecore.\core_15.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1594_EN[7:0]$1618 [0] $flatten\corescorecore.\core_15.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1594_EN[7:0]$1618 [0] $flatten\corescorecore.\core_15.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1594_EN[7:0]$1618 [0] $flatten\corescorecore.\core_15.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1594_EN[7:0]$1618 [0] $flatten\corescorecore.\core_15.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1594_EN[7:0]$1618 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_16.\serving.\ram.$procmux$2443:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_16.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1562_EN[7:0]$1586
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_16.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1562_EN[7:0]$1586 [0]
      New connections: $flatten\corescorecore.\core_16.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1562_EN[7:0]$1586 [7:1] = { $flatten\corescorecore.\core_16.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1562_EN[7:0]$1586 [0] $flatten\corescorecore.\core_16.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1562_EN[7:0]$1586 [0] $flatten\corescorecore.\core_16.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1562_EN[7:0]$1586 [0] $flatten\corescorecore.\core_16.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1562_EN[7:0]$1586 [0] $flatten\corescorecore.\core_16.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1562_EN[7:0]$1586 [0] $flatten\corescorecore.\core_16.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1562_EN[7:0]$1586 [0] $flatten\corescorecore.\core_16.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1562_EN[7:0]$1586 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_17.\serving.\ram.$procmux$2460:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_17.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1530_EN[7:0]$1554
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_17.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1530_EN[7:0]$1554 [0]
      New connections: $flatten\corescorecore.\core_17.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1530_EN[7:0]$1554 [7:1] = { $flatten\corescorecore.\core_17.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1530_EN[7:0]$1554 [0] $flatten\corescorecore.\core_17.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1530_EN[7:0]$1554 [0] $flatten\corescorecore.\core_17.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1530_EN[7:0]$1554 [0] $flatten\corescorecore.\core_17.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1530_EN[7:0]$1554 [0] $flatten\corescorecore.\core_17.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1530_EN[7:0]$1554 [0] $flatten\corescorecore.\core_17.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1530_EN[7:0]$1554 [0] $flatten\corescorecore.\core_17.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1530_EN[7:0]$1554 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_18.\serving.\ram.$procmux$2477:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_18.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1498_EN[7:0]$1522
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_18.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1498_EN[7:0]$1522 [0]
      New connections: $flatten\corescorecore.\core_18.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1498_EN[7:0]$1522 [7:1] = { $flatten\corescorecore.\core_18.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1498_EN[7:0]$1522 [0] $flatten\corescorecore.\core_18.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1498_EN[7:0]$1522 [0] $flatten\corescorecore.\core_18.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1498_EN[7:0]$1522 [0] $flatten\corescorecore.\core_18.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1498_EN[7:0]$1522 [0] $flatten\corescorecore.\core_18.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1498_EN[7:0]$1522 [0] $flatten\corescorecore.\core_18.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1498_EN[7:0]$1522 [0] $flatten\corescorecore.\core_18.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1498_EN[7:0]$1522 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_19.\serving.\ram.$procmux$2494:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_19.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1466_EN[7:0]$1490
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_19.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1466_EN[7:0]$1490 [0]
      New connections: $flatten\corescorecore.\core_19.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1466_EN[7:0]$1490 [7:1] = { $flatten\corescorecore.\core_19.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1466_EN[7:0]$1490 [0] $flatten\corescorecore.\core_19.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1466_EN[7:0]$1490 [0] $flatten\corescorecore.\core_19.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1466_EN[7:0]$1490 [0] $flatten\corescorecore.\core_19.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1466_EN[7:0]$1490 [0] $flatten\corescorecore.\core_19.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1466_EN[7:0]$1490 [0] $flatten\corescorecore.\core_19.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1466_EN[7:0]$1490 [0] $flatten\corescorecore.\core_19.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1466_EN[7:0]$1490 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_2.\serving.\ram.$procmux$3577:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_2.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2010_EN[7:0]$2034
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_2.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2010_EN[7:0]$2034 [0]
      New connections: $flatten\corescorecore.\core_2.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2010_EN[7:0]$2034 [7:1] = { $flatten\corescorecore.\core_2.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2010_EN[7:0]$2034 [0] $flatten\corescorecore.\core_2.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2010_EN[7:0]$2034 [0] $flatten\corescorecore.\core_2.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2010_EN[7:0]$2034 [0] $flatten\corescorecore.\core_2.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2010_EN[7:0]$2034 [0] $flatten\corescorecore.\core_2.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2010_EN[7:0]$2034 [0] $flatten\corescorecore.\core_2.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2010_EN[7:0]$2034 [0] $flatten\corescorecore.\core_2.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2010_EN[7:0]$2034 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_20.\serving.\ram.$procmux$2511:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_20.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1434_EN[7:0]$1458
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_20.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1434_EN[7:0]$1458 [0]
      New connections: $flatten\corescorecore.\core_20.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1434_EN[7:0]$1458 [7:1] = { $flatten\corescorecore.\core_20.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1434_EN[7:0]$1458 [0] $flatten\corescorecore.\core_20.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1434_EN[7:0]$1458 [0] $flatten\corescorecore.\core_20.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1434_EN[7:0]$1458 [0] $flatten\corescorecore.\core_20.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1434_EN[7:0]$1458 [0] $flatten\corescorecore.\core_20.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1434_EN[7:0]$1458 [0] $flatten\corescorecore.\core_20.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1434_EN[7:0]$1458 [0] $flatten\corescorecore.\core_20.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1434_EN[7:0]$1458 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_21.\serving.\ram.$procmux$2528:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_21.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1402_EN[7:0]$1426
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_21.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1402_EN[7:0]$1426 [0]
      New connections: $flatten\corescorecore.\core_21.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1402_EN[7:0]$1426 [7:1] = { $flatten\corescorecore.\core_21.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1402_EN[7:0]$1426 [0] $flatten\corescorecore.\core_21.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1402_EN[7:0]$1426 [0] $flatten\corescorecore.\core_21.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1402_EN[7:0]$1426 [0] $flatten\corescorecore.\core_21.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1402_EN[7:0]$1426 [0] $flatten\corescorecore.\core_21.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1402_EN[7:0]$1426 [0] $flatten\corescorecore.\core_21.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1402_EN[7:0]$1426 [0] $flatten\corescorecore.\core_21.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1402_EN[7:0]$1426 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_22.\serving.\ram.$procmux$2545:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_22.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1370_EN[7:0]$1394
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_22.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1370_EN[7:0]$1394 [0]
      New connections: $flatten\corescorecore.\core_22.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1370_EN[7:0]$1394 [7:1] = { $flatten\corescorecore.\core_22.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1370_EN[7:0]$1394 [0] $flatten\corescorecore.\core_22.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1370_EN[7:0]$1394 [0] $flatten\corescorecore.\core_22.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1370_EN[7:0]$1394 [0] $flatten\corescorecore.\core_22.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1370_EN[7:0]$1394 [0] $flatten\corescorecore.\core_22.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1370_EN[7:0]$1394 [0] $flatten\corescorecore.\core_22.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1370_EN[7:0]$1394 [0] $flatten\corescorecore.\core_22.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1370_EN[7:0]$1394 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_23.\serving.\ram.$procmux$2562:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_23.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1338_EN[7:0]$1362
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_23.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1338_EN[7:0]$1362 [0]
      New connections: $flatten\corescorecore.\core_23.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1338_EN[7:0]$1362 [7:1] = { $flatten\corescorecore.\core_23.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1338_EN[7:0]$1362 [0] $flatten\corescorecore.\core_23.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1338_EN[7:0]$1362 [0] $flatten\corescorecore.\core_23.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1338_EN[7:0]$1362 [0] $flatten\corescorecore.\core_23.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1338_EN[7:0]$1362 [0] $flatten\corescorecore.\core_23.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1338_EN[7:0]$1362 [0] $flatten\corescorecore.\core_23.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1338_EN[7:0]$1362 [0] $flatten\corescorecore.\core_23.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1338_EN[7:0]$1362 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_24.\serving.\ram.$procmux$2579:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_24.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1306_EN[7:0]$1330
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_24.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1306_EN[7:0]$1330 [0]
      New connections: $flatten\corescorecore.\core_24.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1306_EN[7:0]$1330 [7:1] = { $flatten\corescorecore.\core_24.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1306_EN[7:0]$1330 [0] $flatten\corescorecore.\core_24.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1306_EN[7:0]$1330 [0] $flatten\corescorecore.\core_24.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1306_EN[7:0]$1330 [0] $flatten\corescorecore.\core_24.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1306_EN[7:0]$1330 [0] $flatten\corescorecore.\core_24.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1306_EN[7:0]$1330 [0] $flatten\corescorecore.\core_24.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1306_EN[7:0]$1330 [0] $flatten\corescorecore.\core_24.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1306_EN[7:0]$1330 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_25.\serving.\ram.$procmux$2596:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_25.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1274_EN[7:0]$1298
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_25.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1274_EN[7:0]$1298 [0]
      New connections: $flatten\corescorecore.\core_25.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1274_EN[7:0]$1298 [7:1] = { $flatten\corescorecore.\core_25.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1274_EN[7:0]$1298 [0] $flatten\corescorecore.\core_25.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1274_EN[7:0]$1298 [0] $flatten\corescorecore.\core_25.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1274_EN[7:0]$1298 [0] $flatten\corescorecore.\core_25.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1274_EN[7:0]$1298 [0] $flatten\corescorecore.\core_25.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1274_EN[7:0]$1298 [0] $flatten\corescorecore.\core_25.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1274_EN[7:0]$1298 [0] $flatten\corescorecore.\core_25.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1274_EN[7:0]$1298 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_0.\serving.\ram.$procmux$3543:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_0.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2074_EN[7:0]$2098
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_0.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2074_EN[7:0]$2098 [0]
      New connections: $flatten\corescorecore.\core_0.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2074_EN[7:0]$2098 [7:1] = { $flatten\corescorecore.\core_0.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2074_EN[7:0]$2098 [0] $flatten\corescorecore.\core_0.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2074_EN[7:0]$2098 [0] $flatten\corescorecore.\core_0.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2074_EN[7:0]$2098 [0] $flatten\corescorecore.\core_0.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2074_EN[7:0]$2098 [0] $flatten\corescorecore.\core_0.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2074_EN[7:0]$2098 [0] $flatten\corescorecore.\core_0.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2074_EN[7:0]$2098 [0] $flatten\corescorecore.\core_0.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2074_EN[7:0]$2098 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_26.\serving.\ram.$procmux$2613:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_26.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1242_EN[7:0]$1266
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_26.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1242_EN[7:0]$1266 [0]
      New connections: $flatten\corescorecore.\core_26.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1242_EN[7:0]$1266 [7:1] = { $flatten\corescorecore.\core_26.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1242_EN[7:0]$1266 [0] $flatten\corescorecore.\core_26.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1242_EN[7:0]$1266 [0] $flatten\corescorecore.\core_26.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1242_EN[7:0]$1266 [0] $flatten\corescorecore.\core_26.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1242_EN[7:0]$1266 [0] $flatten\corescorecore.\core_26.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1242_EN[7:0]$1266 [0] $flatten\corescorecore.\core_26.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1242_EN[7:0]$1266 [0] $flatten\corescorecore.\core_26.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1242_EN[7:0]$1266 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_27.\serving.\ram.$procmux$2630:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_27.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1210_EN[7:0]$1234
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_27.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1210_EN[7:0]$1234 [0]
      New connections: $flatten\corescorecore.\core_27.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1210_EN[7:0]$1234 [7:1] = { $flatten\corescorecore.\core_27.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1210_EN[7:0]$1234 [0] $flatten\corescorecore.\core_27.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1210_EN[7:0]$1234 [0] $flatten\corescorecore.\core_27.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1210_EN[7:0]$1234 [0] $flatten\corescorecore.\core_27.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1210_EN[7:0]$1234 [0] $flatten\corescorecore.\core_27.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1210_EN[7:0]$1234 [0] $flatten\corescorecore.\core_27.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1210_EN[7:0]$1234 [0] $flatten\corescorecore.\core_27.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1210_EN[7:0]$1234 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_28.\serving.\ram.$procmux$2647:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_28.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1178_EN[7:0]$1202
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_28.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1178_EN[7:0]$1202 [0]
      New connections: $flatten\corescorecore.\core_28.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1178_EN[7:0]$1202 [7:1] = { $flatten\corescorecore.\core_28.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1178_EN[7:0]$1202 [0] $flatten\corescorecore.\core_28.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1178_EN[7:0]$1202 [0] $flatten\corescorecore.\core_28.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1178_EN[7:0]$1202 [0] $flatten\corescorecore.\core_28.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1178_EN[7:0]$1202 [0] $flatten\corescorecore.\core_28.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1178_EN[7:0]$1202 [0] $flatten\corescorecore.\core_28.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1178_EN[7:0]$1202 [0] $flatten\corescorecore.\core_28.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1178_EN[7:0]$1202 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_29.\serving.\ram.$procmux$2664:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_29.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1146_EN[7:0]$1170
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_29.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1146_EN[7:0]$1170 [0]
      New connections: $flatten\corescorecore.\core_29.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1146_EN[7:0]$1170 [7:1] = { $flatten\corescorecore.\core_29.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1146_EN[7:0]$1170 [0] $flatten\corescorecore.\core_29.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1146_EN[7:0]$1170 [0] $flatten\corescorecore.\core_29.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1146_EN[7:0]$1170 [0] $flatten\corescorecore.\core_29.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1146_EN[7:0]$1170 [0] $flatten\corescorecore.\core_29.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1146_EN[7:0]$1170 [0] $flatten\corescorecore.\core_29.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1146_EN[7:0]$1170 [0] $flatten\corescorecore.\core_29.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1146_EN[7:0]$1170 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_3.\serving.\ram.$procmux$3594:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_3.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1978_EN[7:0]$2002
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_3.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1978_EN[7:0]$2002 [0]
      New connections: $flatten\corescorecore.\core_3.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1978_EN[7:0]$2002 [7:1] = { $flatten\corescorecore.\core_3.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1978_EN[7:0]$2002 [0] $flatten\corescorecore.\core_3.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1978_EN[7:0]$2002 [0] $flatten\corescorecore.\core_3.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1978_EN[7:0]$2002 [0] $flatten\corescorecore.\core_3.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1978_EN[7:0]$2002 [0] $flatten\corescorecore.\core_3.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1978_EN[7:0]$2002 [0] $flatten\corescorecore.\core_3.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1978_EN[7:0]$2002 [0] $flatten\corescorecore.\core_3.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1978_EN[7:0]$2002 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_30.\serving.\ram.$procmux$2681:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_30.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1114_EN[7:0]$1138
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_30.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1114_EN[7:0]$1138 [0]
      New connections: $flatten\corescorecore.\core_30.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1114_EN[7:0]$1138 [7:1] = { $flatten\corescorecore.\core_30.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1114_EN[7:0]$1138 [0] $flatten\corescorecore.\core_30.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1114_EN[7:0]$1138 [0] $flatten\corescorecore.\core_30.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1114_EN[7:0]$1138 [0] $flatten\corescorecore.\core_30.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1114_EN[7:0]$1138 [0] $flatten\corescorecore.\core_30.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1114_EN[7:0]$1138 [0] $flatten\corescorecore.\core_30.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1114_EN[7:0]$1138 [0] $flatten\corescorecore.\core_30.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1114_EN[7:0]$1138 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_31.\serving.\ram.$procmux$2698:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_31.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1082_EN[7:0]$1106
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_31.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1082_EN[7:0]$1106 [0]
      New connections: $flatten\corescorecore.\core_31.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1082_EN[7:0]$1106 [7:1] = { $flatten\corescorecore.\core_31.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1082_EN[7:0]$1106 [0] $flatten\corescorecore.\core_31.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1082_EN[7:0]$1106 [0] $flatten\corescorecore.\core_31.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1082_EN[7:0]$1106 [0] $flatten\corescorecore.\core_31.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1082_EN[7:0]$1106 [0] $flatten\corescorecore.\core_31.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1082_EN[7:0]$1106 [0] $flatten\corescorecore.\core_31.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1082_EN[7:0]$1106 [0] $flatten\corescorecore.\core_31.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1082_EN[7:0]$1106 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_32.\serving.\ram.$procmux$2715:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_32.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1050_EN[7:0]$1074
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_32.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1050_EN[7:0]$1074 [0]
      New connections: $flatten\corescorecore.\core_32.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1050_EN[7:0]$1074 [7:1] = { $flatten\corescorecore.\core_32.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1050_EN[7:0]$1074 [0] $flatten\corescorecore.\core_32.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1050_EN[7:0]$1074 [0] $flatten\corescorecore.\core_32.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1050_EN[7:0]$1074 [0] $flatten\corescorecore.\core_32.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1050_EN[7:0]$1074 [0] $flatten\corescorecore.\core_32.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1050_EN[7:0]$1074 [0] $flatten\corescorecore.\core_32.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1050_EN[7:0]$1074 [0] $flatten\corescorecore.\core_32.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1050_EN[7:0]$1074 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_33.\serving.\ram.$procmux$2732:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_33.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1018_EN[7:0]$1042
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_33.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1018_EN[7:0]$1042 [0]
      New connections: $flatten\corescorecore.\core_33.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1018_EN[7:0]$1042 [7:1] = { $flatten\corescorecore.\core_33.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1018_EN[7:0]$1042 [0] $flatten\corescorecore.\core_33.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1018_EN[7:0]$1042 [0] $flatten\corescorecore.\core_33.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1018_EN[7:0]$1042 [0] $flatten\corescorecore.\core_33.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1018_EN[7:0]$1042 [0] $flatten\corescorecore.\core_33.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1018_EN[7:0]$1042 [0] $flatten\corescorecore.\core_33.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1018_EN[7:0]$1042 [0] $flatten\corescorecore.\core_33.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1018_EN[7:0]$1042 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_34.\serving.\ram.$procmux$2749:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_34.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$986_EN[7:0]$1010
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_34.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$986_EN[7:0]$1010 [0]
      New connections: $flatten\corescorecore.\core_34.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$986_EN[7:0]$1010 [7:1] = { $flatten\corescorecore.\core_34.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$986_EN[7:0]$1010 [0] $flatten\corescorecore.\core_34.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$986_EN[7:0]$1010 [0] $flatten\corescorecore.\core_34.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$986_EN[7:0]$1010 [0] $flatten\corescorecore.\core_34.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$986_EN[7:0]$1010 [0] $flatten\corescorecore.\core_34.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$986_EN[7:0]$1010 [0] $flatten\corescorecore.\core_34.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$986_EN[7:0]$1010 [0] $flatten\corescorecore.\core_34.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$986_EN[7:0]$1010 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_35.\serving.\ram.$procmux$2766:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_35.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$954_EN[7:0]$978
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_35.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$954_EN[7:0]$978 [0]
      New connections: $flatten\corescorecore.\core_35.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$954_EN[7:0]$978 [7:1] = { $flatten\corescorecore.\core_35.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$954_EN[7:0]$978 [0] $flatten\corescorecore.\core_35.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$954_EN[7:0]$978 [0] $flatten\corescorecore.\core_35.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$954_EN[7:0]$978 [0] $flatten\corescorecore.\core_35.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$954_EN[7:0]$978 [0] $flatten\corescorecore.\core_35.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$954_EN[7:0]$978 [0] $flatten\corescorecore.\core_35.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$954_EN[7:0]$978 [0] $flatten\corescorecore.\core_35.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$954_EN[7:0]$978 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_36.\serving.\ram.$procmux$2783:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_36.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$922_EN[7:0]$946
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_36.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$922_EN[7:0]$946 [0]
      New connections: $flatten\corescorecore.\core_36.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$922_EN[7:0]$946 [7:1] = { $flatten\corescorecore.\core_36.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$922_EN[7:0]$946 [0] $flatten\corescorecore.\core_36.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$922_EN[7:0]$946 [0] $flatten\corescorecore.\core_36.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$922_EN[7:0]$946 [0] $flatten\corescorecore.\core_36.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$922_EN[7:0]$946 [0] $flatten\corescorecore.\core_36.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$922_EN[7:0]$946 [0] $flatten\corescorecore.\core_36.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$922_EN[7:0]$946 [0] $flatten\corescorecore.\core_36.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$922_EN[7:0]$946 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_37.\serving.\ram.$procmux$2800:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_37.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$890_EN[7:0]$914
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_37.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$890_EN[7:0]$914 [0]
      New connections: $flatten\corescorecore.\core_37.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$890_EN[7:0]$914 [7:1] = { $flatten\corescorecore.\core_37.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$890_EN[7:0]$914 [0] $flatten\corescorecore.\core_37.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$890_EN[7:0]$914 [0] $flatten\corescorecore.\core_37.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$890_EN[7:0]$914 [0] $flatten\corescorecore.\core_37.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$890_EN[7:0]$914 [0] $flatten\corescorecore.\core_37.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$890_EN[7:0]$914 [0] $flatten\corescorecore.\core_37.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$890_EN[7:0]$914 [0] $flatten\corescorecore.\core_37.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$890_EN[7:0]$914 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_1.\serving.\ram.$procmux$3560:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_1.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2042_EN[7:0]$2066
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_1.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2042_EN[7:0]$2066 [0]
      New connections: $flatten\corescorecore.\core_1.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2042_EN[7:0]$2066 [7:1] = { $flatten\corescorecore.\core_1.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2042_EN[7:0]$2066 [0] $flatten\corescorecore.\core_1.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2042_EN[7:0]$2066 [0] $flatten\corescorecore.\core_1.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2042_EN[7:0]$2066 [0] $flatten\corescorecore.\core_1.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2042_EN[7:0]$2066 [0] $flatten\corescorecore.\core_1.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2042_EN[7:0]$2066 [0] $flatten\corescorecore.\core_1.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2042_EN[7:0]$2066 [0] $flatten\corescorecore.\core_1.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$2042_EN[7:0]$2066 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_38.\serving.\ram.$procmux$2817:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_38.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$858_EN[7:0]$882
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_38.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$858_EN[7:0]$882 [0]
      New connections: $flatten\corescorecore.\core_38.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$858_EN[7:0]$882 [7:1] = { $flatten\corescorecore.\core_38.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$858_EN[7:0]$882 [0] $flatten\corescorecore.\core_38.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$858_EN[7:0]$882 [0] $flatten\corescorecore.\core_38.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$858_EN[7:0]$882 [0] $flatten\corescorecore.\core_38.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$858_EN[7:0]$882 [0] $flatten\corescorecore.\core_38.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$858_EN[7:0]$882 [0] $flatten\corescorecore.\core_38.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$858_EN[7:0]$882 [0] $flatten\corescorecore.\core_38.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$858_EN[7:0]$882 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_39.\serving.\ram.$procmux$2834:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_39.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$826_EN[7:0]$850
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_39.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$826_EN[7:0]$850 [0]
      New connections: $flatten\corescorecore.\core_39.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$826_EN[7:0]$850 [7:1] = { $flatten\corescorecore.\core_39.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$826_EN[7:0]$850 [0] $flatten\corescorecore.\core_39.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$826_EN[7:0]$850 [0] $flatten\corescorecore.\core_39.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$826_EN[7:0]$850 [0] $flatten\corescorecore.\core_39.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$826_EN[7:0]$850 [0] $flatten\corescorecore.\core_39.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$826_EN[7:0]$850 [0] $flatten\corescorecore.\core_39.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$826_EN[7:0]$850 [0] $flatten\corescorecore.\core_39.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$826_EN[7:0]$850 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_4.\serving.\ram.$procmux$3611:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_4.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1946_EN[7:0]$1970
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_4.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1946_EN[7:0]$1970 [0]
      New connections: $flatten\corescorecore.\core_4.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1946_EN[7:0]$1970 [7:1] = { $flatten\corescorecore.\core_4.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1946_EN[7:0]$1970 [0] $flatten\corescorecore.\core_4.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1946_EN[7:0]$1970 [0] $flatten\corescorecore.\core_4.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1946_EN[7:0]$1970 [0] $flatten\corescorecore.\core_4.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1946_EN[7:0]$1970 [0] $flatten\corescorecore.\core_4.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1946_EN[7:0]$1970 [0] $flatten\corescorecore.\core_4.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1946_EN[7:0]$1970 [0] $flatten\corescorecore.\core_4.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1946_EN[7:0]$1970 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_40.\serving.\ram.$procmux$2851:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_40.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$794_EN[7:0]$818
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_40.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$794_EN[7:0]$818 [0]
      New connections: $flatten\corescorecore.\core_40.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$794_EN[7:0]$818 [7:1] = { $flatten\corescorecore.\core_40.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$794_EN[7:0]$818 [0] $flatten\corescorecore.\core_40.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$794_EN[7:0]$818 [0] $flatten\corescorecore.\core_40.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$794_EN[7:0]$818 [0] $flatten\corescorecore.\core_40.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$794_EN[7:0]$818 [0] $flatten\corescorecore.\core_40.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$794_EN[7:0]$818 [0] $flatten\corescorecore.\core_40.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$794_EN[7:0]$818 [0] $flatten\corescorecore.\core_40.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$794_EN[7:0]$818 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_41.\serving.\ram.$procmux$2868:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_41.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$762_EN[7:0]$786
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_41.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$762_EN[7:0]$786 [0]
      New connections: $flatten\corescorecore.\core_41.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$762_EN[7:0]$786 [7:1] = { $flatten\corescorecore.\core_41.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$762_EN[7:0]$786 [0] $flatten\corescorecore.\core_41.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$762_EN[7:0]$786 [0] $flatten\corescorecore.\core_41.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$762_EN[7:0]$786 [0] $flatten\corescorecore.\core_41.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$762_EN[7:0]$786 [0] $flatten\corescorecore.\core_41.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$762_EN[7:0]$786 [0] $flatten\corescorecore.\core_41.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$762_EN[7:0]$786 [0] $flatten\corescorecore.\core_41.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$762_EN[7:0]$786 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_42.\serving.\ram.$procmux$2885:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_42.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$730_EN[7:0]$754
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_42.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$730_EN[7:0]$754 [0]
      New connections: $flatten\corescorecore.\core_42.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$730_EN[7:0]$754 [7:1] = { $flatten\corescorecore.\core_42.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$730_EN[7:0]$754 [0] $flatten\corescorecore.\core_42.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$730_EN[7:0]$754 [0] $flatten\corescorecore.\core_42.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$730_EN[7:0]$754 [0] $flatten\corescorecore.\core_42.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$730_EN[7:0]$754 [0] $flatten\corescorecore.\core_42.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$730_EN[7:0]$754 [0] $flatten\corescorecore.\core_42.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$730_EN[7:0]$754 [0] $flatten\corescorecore.\core_42.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$730_EN[7:0]$754 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_43.\serving.\ram.$procmux$2902:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_43.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$698_EN[7:0]$722
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_43.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$698_EN[7:0]$722 [0]
      New connections: $flatten\corescorecore.\core_43.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$698_EN[7:0]$722 [7:1] = { $flatten\corescorecore.\core_43.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$698_EN[7:0]$722 [0] $flatten\corescorecore.\core_43.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$698_EN[7:0]$722 [0] $flatten\corescorecore.\core_43.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$698_EN[7:0]$722 [0] $flatten\corescorecore.\core_43.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$698_EN[7:0]$722 [0] $flatten\corescorecore.\core_43.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$698_EN[7:0]$722 [0] $flatten\corescorecore.\core_43.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$698_EN[7:0]$722 [0] $flatten\corescorecore.\core_43.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$698_EN[7:0]$722 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_44.\serving.\ram.$procmux$2919:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_44.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$666_EN[7:0]$690
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_44.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$666_EN[7:0]$690 [0]
      New connections: $flatten\corescorecore.\core_44.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$666_EN[7:0]$690 [7:1] = { $flatten\corescorecore.\core_44.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$666_EN[7:0]$690 [0] $flatten\corescorecore.\core_44.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$666_EN[7:0]$690 [0] $flatten\corescorecore.\core_44.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$666_EN[7:0]$690 [0] $flatten\corescorecore.\core_44.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$666_EN[7:0]$690 [0] $flatten\corescorecore.\core_44.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$666_EN[7:0]$690 [0] $flatten\corescorecore.\core_44.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$666_EN[7:0]$690 [0] $flatten\corescorecore.\core_44.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$666_EN[7:0]$690 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_45.\serving.\ram.$procmux$2936:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_45.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$634_EN[7:0]$658
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_45.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$634_EN[7:0]$658 [0]
      New connections: $flatten\corescorecore.\core_45.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$634_EN[7:0]$658 [7:1] = { $flatten\corescorecore.\core_45.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$634_EN[7:0]$658 [0] $flatten\corescorecore.\core_45.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$634_EN[7:0]$658 [0] $flatten\corescorecore.\core_45.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$634_EN[7:0]$658 [0] $flatten\corescorecore.\core_45.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$634_EN[7:0]$658 [0] $flatten\corescorecore.\core_45.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$634_EN[7:0]$658 [0] $flatten\corescorecore.\core_45.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$634_EN[7:0]$658 [0] $flatten\corescorecore.\core_45.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$634_EN[7:0]$658 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_46.\serving.\ram.$procmux$2953:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_46.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$602_EN[7:0]$626
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_46.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$602_EN[7:0]$626 [0]
      New connections: $flatten\corescorecore.\core_46.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$602_EN[7:0]$626 [7:1] = { $flatten\corescorecore.\core_46.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$602_EN[7:0]$626 [0] $flatten\corescorecore.\core_46.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$602_EN[7:0]$626 [0] $flatten\corescorecore.\core_46.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$602_EN[7:0]$626 [0] $flatten\corescorecore.\core_46.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$602_EN[7:0]$626 [0] $flatten\corescorecore.\core_46.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$602_EN[7:0]$626 [0] $flatten\corescorecore.\core_46.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$602_EN[7:0]$626 [0] $flatten\corescorecore.\core_46.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$602_EN[7:0]$626 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_47.\serving.\ram.$procmux$2970:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_47.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$554_EN[7:0]$578
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_47.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$554_EN[7:0]$578 [0]
      New connections: $flatten\corescorecore.\core_47.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$554_EN[7:0]$578 [7:1] = { $flatten\corescorecore.\core_47.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$554_EN[7:0]$578 [0] $flatten\corescorecore.\core_47.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$554_EN[7:0]$578 [0] $flatten\corescorecore.\core_47.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$554_EN[7:0]$578 [0] $flatten\corescorecore.\core_47.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$554_EN[7:0]$578 [0] $flatten\corescorecore.\core_47.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$554_EN[7:0]$578 [0] $flatten\corescorecore.\core_47.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$554_EN[7:0]$578 [0] $flatten\corescorecore.\core_47.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$554_EN[7:0]$578 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_5.\serving.\ram.$procmux$3628:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_5.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1914_EN[7:0]$1938
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_5.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1914_EN[7:0]$1938 [0]
      New connections: $flatten\corescorecore.\core_5.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1914_EN[7:0]$1938 [7:1] = { $flatten\corescorecore.\core_5.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1914_EN[7:0]$1938 [0] $flatten\corescorecore.\core_5.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1914_EN[7:0]$1938 [0] $flatten\corescorecore.\core_5.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1914_EN[7:0]$1938 [0] $flatten\corescorecore.\core_5.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1914_EN[7:0]$1938 [0] $flatten\corescorecore.\core_5.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1914_EN[7:0]$1938 [0] $flatten\corescorecore.\core_5.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1914_EN[7:0]$1938 [0] $flatten\corescorecore.\core_5.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1914_EN[7:0]$1938 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_10.\serving.\ram.$procmux$3713:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_10.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1754_EN[7:0]$1778
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_10.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1754_EN[7:0]$1778 [0]
      New connections: $flatten\corescorecore.\core_10.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1754_EN[7:0]$1778 [7:1] = { $flatten\corescorecore.\core_10.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1754_EN[7:0]$1778 [0] $flatten\corescorecore.\core_10.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1754_EN[7:0]$1778 [0] $flatten\corescorecore.\core_10.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1754_EN[7:0]$1778 [0] $flatten\corescorecore.\core_10.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1754_EN[7:0]$1778 [0] $flatten\corescorecore.\core_10.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1754_EN[7:0]$1778 [0] $flatten\corescorecore.\core_10.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1754_EN[7:0]$1778 [0] $flatten\corescorecore.\core_10.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1754_EN[7:0]$1778 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_6.\serving.\ram.$procmux$3645:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_6.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1882_EN[7:0]$1906
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_6.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1882_EN[7:0]$1906 [0]
      New connections: $flatten\corescorecore.\core_6.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1882_EN[7:0]$1906 [7:1] = { $flatten\corescorecore.\core_6.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1882_EN[7:0]$1906 [0] $flatten\corescorecore.\core_6.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1882_EN[7:0]$1906 [0] $flatten\corescorecore.\core_6.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1882_EN[7:0]$1906 [0] $flatten\corescorecore.\core_6.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1882_EN[7:0]$1906 [0] $flatten\corescorecore.\core_6.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1882_EN[7:0]$1906 [0] $flatten\corescorecore.\core_6.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1882_EN[7:0]$1906 [0] $flatten\corescorecore.\core_6.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1882_EN[7:0]$1906 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_7.\serving.\ram.$procmux$3662:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_7.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1850_EN[7:0]$1874
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_7.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1850_EN[7:0]$1874 [0]
      New connections: $flatten\corescorecore.\core_7.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1850_EN[7:0]$1874 [7:1] = { $flatten\corescorecore.\core_7.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1850_EN[7:0]$1874 [0] $flatten\corescorecore.\core_7.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1850_EN[7:0]$1874 [0] $flatten\corescorecore.\core_7.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1850_EN[7:0]$1874 [0] $flatten\corescorecore.\core_7.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1850_EN[7:0]$1874 [0] $flatten\corescorecore.\core_7.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1850_EN[7:0]$1874 [0] $flatten\corescorecore.\core_7.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1850_EN[7:0]$1874 [0] $flatten\corescorecore.\core_7.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1850_EN[7:0]$1874 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_8.\serving.\ram.$procmux$3679:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_8.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1818_EN[7:0]$1842
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_8.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1818_EN[7:0]$1842 [0]
      New connections: $flatten\corescorecore.\core_8.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1818_EN[7:0]$1842 [7:1] = { $flatten\corescorecore.\core_8.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1818_EN[7:0]$1842 [0] $flatten\corescorecore.\core_8.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1818_EN[7:0]$1842 [0] $flatten\corescorecore.\core_8.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1818_EN[7:0]$1842 [0] $flatten\corescorecore.\core_8.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1818_EN[7:0]$1842 [0] $flatten\corescorecore.\core_8.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1818_EN[7:0]$1842 [0] $flatten\corescorecore.\core_8.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1818_EN[7:0]$1842 [0] $flatten\corescorecore.\core_8.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1818_EN[7:0]$1842 [0] }
    Consolidated identical input bits for $mux cell $flatten\corescorecore.\core_9.\serving.\ram.$procmux$3696:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\corescorecore.\core_9.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1786_EN[7:0]$1810
      New ports: A=1'0, B=1'1, Y=$flatten\corescorecore.\core_9.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1786_EN[7:0]$1810 [0]
      New connections: $flatten\corescorecore.\core_9.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1786_EN[7:0]$1810 [7:1] = { $flatten\corescorecore.\core_9.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1786_EN[7:0]$1810 [0] $flatten\corescorecore.\core_9.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1786_EN[7:0]$1810 [0] $flatten\corescorecore.\core_9.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1786_EN[7:0]$1810 [0] $flatten\corescorecore.\core_9.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1786_EN[7:0]$1810 [0] $flatten\corescorecore.\core_9.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1786_EN[7:0]$1810 [0] $flatten\corescorecore.\core_9.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1786_EN[7:0]$1810 [0] $flatten\corescorecore.\core_9.\serving.\ram.$0$memwr$\mem$src/serving_1.0.2/serving/serving_ram.v:72$1786_EN[7:0]$1810 [0] }
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 48 changes.

28.9.5.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.9.5.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$procdff$4062 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$procdff$4062 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$procdff$4062 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$procdff$4062 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$procdff$4062 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$procdff$4062 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$procdff$4062 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$procdff$4062 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$procdff$4062 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$procdff$4062 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$procdff$4062 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$procdff$4062 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_22.\serving.\rf_ram_if.$procdff$4062 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_23.\serving.\rf_ram_if.$procdff$4062 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_24.\serving.\rf_ram_if.$procdff$4062 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_25.\serving.\rf_ram_if.$procdff$4062 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_26.\serving.\rf_ram_if.$procdff$4062 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$procdff$4062 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_27.\serving.\rf_ram_if.$procdff$4062 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 0 on $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$procdff$4064 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_28.\serving.\rf_ram_if.$procdff$4062 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_29.\serving.\rf_ram_if.$procdff$4062 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$procdff$4062 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_30.\serving.\rf_ram_if.$procdff$4062 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_31.\serving.\rf_ram_if.$procdff$4062 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_32.\serving.\rf_ram_if.$procdff$4062 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_33.\serving.\rf_ram_if.$procdff$4062 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_34.\serving.\rf_ram_if.$procdff$4062 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_35.\serving.\rf_ram_if.$procdff$4062 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_36.\serving.\rf_ram_if.$procdff$4062 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_37.\serving.\rf_ram_if.$procdff$4062 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_38.\serving.\rf_ram_if.$procdff$4062 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$procdff$4062 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_39.\serving.\rf_ram_if.$procdff$4062 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$procdff$4062 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_40.\serving.\rf_ram_if.$procdff$4062 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_41.\serving.\rf_ram_if.$procdff$4062 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_42.\serving.\rf_ram_if.$procdff$4062 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_43.\serving.\rf_ram_if.$procdff$4062 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_44.\serving.\rf_ram_if.$procdff$4062 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_45.\serving.\rf_ram_if.$procdff$4062 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_46.\serving.\rf_ram_if.$procdff$4062 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_47.\serving.\rf_ram_if.$procdff$4062 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$procdff$4062 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$procdff$4062 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$procdff$4062 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$procdff$4062 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$procdff$4062 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 7 on $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$procdff$4062 ($dff) from module corescore_gowin_yosys.

28.9.5.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..
Removed 0 unused cells and 3055 unused wires.
<suppressed ~1331 debug messages>

28.9.5.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.
<suppressed ~96 debug messages>

28.9.5.9. Rerunning OPT passes. (Maybe there is more to do..)

28.9.5.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2945 debug messages>

28.9.5.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 0 changes.

28.9.5.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.9.5.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4810 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4811 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4808 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4809 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4806 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4807 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4804 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4805 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4802 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4803 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4800 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4801 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4798 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4799 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4796 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4797 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4794 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4795 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4792 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4793 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4790 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4791 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4788 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4789 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4786 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4787 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4784 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4785 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4782 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4783 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4780 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4781 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4778 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4779 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4776 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4777 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4774 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4775 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4772 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4773 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4770 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4771 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4768 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4769 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4766 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4767 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4764 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$4765 ($dff) from module corescore_gowin_yosys.

28.9.5.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..
Removed 0 unused cells and 96 unused wires.
<suppressed ~1 debug messages>

28.9.5.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.9.5.16. Rerunning OPT passes. (Maybe there is more to do..)

28.9.5.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2945 debug messages>

28.9.5.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 0 changes.

28.9.5.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.9.5.20. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4812 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4813 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4814 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4815 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4816 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4817 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4818 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4819 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4820 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4821 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4822 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4823 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4824 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4825 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4826 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4827 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4828 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4829 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4830 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4831 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4832 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4833 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4834 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4835 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4836 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4837 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4838 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4839 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4840 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4841 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4842 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4843 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4844 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4845 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4846 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4847 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4848 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4849 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4850 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4851 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4852 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4853 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4854 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4855 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4856 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4857 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4858 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$4859 ($dff) from module corescore_gowin_yosys.

28.9.5.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..

28.9.5.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.9.5.23. Rerunning OPT passes. (Maybe there is more to do..)

28.9.5.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2945 debug messages>

28.9.5.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 0 changes.

28.9.5.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.9.5.27. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$4860 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$4861 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$4862 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$4863 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$4864 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$4865 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$4866 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$4867 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$4868 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$4869 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$4870 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$4871 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$4872 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$4873 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$4874 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$4875 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$4876 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$4877 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$4878 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$4879 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$4880 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$4881 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$4882 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$4883 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$4884 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$4885 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$4886 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$4887 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$4888 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$4889 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$4890 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$4891 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$4892 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$4893 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$4894 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$4895 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$4896 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$4897 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$4898 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$4899 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$4900 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$4901 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$4902 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$4903 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$4904 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$4905 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$4906 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$4907 ($dff) from module corescore_gowin_yosys.

28.9.5.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..

28.9.5.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.9.5.30. Rerunning OPT passes. (Maybe there is more to do..)

28.9.5.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2945 debug messages>

28.9.5.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 0 changes.

28.9.5.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.9.5.34. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$4908 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$4909 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$4910 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$4911 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$4912 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$4913 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$4914 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$4915 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$4916 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$4917 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$4918 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$4919 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$4920 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$4921 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$4922 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$4923 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$4924 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$4925 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$4926 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$4927 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$4928 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$4929 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$4930 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$4931 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$4932 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$4933 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$4934 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$4935 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$4936 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$4937 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$4938 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$4939 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$4940 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$4941 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$4942 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$4943 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$4944 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$4945 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$4946 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$4947 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$4948 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$4949 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$4950 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$4951 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$4952 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$4953 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$4954 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$4955 ($dff) from module corescore_gowin_yosys.

28.9.5.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..

28.9.5.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.9.5.37. Rerunning OPT passes. (Maybe there is more to do..)

28.9.5.38. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2945 debug messages>

28.9.5.39. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 0 changes.

28.9.5.40. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.9.5.41. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$4956 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$4957 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$4958 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$4959 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$4960 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$4961 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$4962 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$4963 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$4964 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$4965 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$4966 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$4967 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$4968 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$4969 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$4970 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$4971 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$4972 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$4973 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$4974 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$4975 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$4976 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$4977 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$4978 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$4979 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$4980 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$4981 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$4982 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$4983 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$4984 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$4985 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$4986 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$4987 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$4988 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$4989 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$4990 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$4991 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$4992 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$4993 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$4994 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$4995 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$4996 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$4997 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$4998 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$4999 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$5000 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$5001 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$5002 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$5003 ($dff) from module corescore_gowin_yosys.

28.9.5.42. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..

28.9.5.43. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.9.5.44. Rerunning OPT passes. (Maybe there is more to do..)

28.9.5.45. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2945 debug messages>

28.9.5.46. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 0 changes.

28.9.5.47. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.9.5.48. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5004 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5005 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5006 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5007 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5008 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5009 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5010 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5011 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5012 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5013 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5014 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5015 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5016 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5017 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5018 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5019 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5020 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5021 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5022 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5023 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5024 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5025 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5026 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5027 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5028 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5029 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5030 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5031 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5032 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5033 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5034 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5035 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5036 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5037 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5038 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5039 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5040 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5041 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5042 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5043 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5044 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5045 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5046 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5047 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5048 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5049 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5050 ($dff) from module corescore_gowin_yosys.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$5051 ($dff) from module corescore_gowin_yosys.

28.9.5.49. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..

28.9.5.50. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.9.5.51. Rerunning OPT passes. (Maybe there is more to do..)

28.9.5.52. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2945 debug messages>

28.9.5.53. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 0 changes.

28.9.5.54. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
<suppressed ~141 debug messages>
Removed a total of 47 cells.

28.9.5.55. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$5052 ($dff) from module corescore_gowin_yosys.

28.9.5.56. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..

28.9.5.57. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.9.5.58. Rerunning OPT passes. (Maybe there is more to do..)

28.9.5.59. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2945 debug messages>

28.9.5.60. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 0 changes.

28.9.5.61. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.9.5.62. Executing OPT_DFF pass (perform DFF optimizations).

28.9.5.63. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..

28.9.5.64. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.9.5.65. Finished OPT passes. (There is nothing left to do.)

28.9.6. Executing FSM pass (extract and optimize FSM).

28.9.6.1. Executing FSM_DETECT pass (finding FSMs in design).

28.9.6.2. Executing FSM_EXTRACT pass (extracting FSM from design).

28.9.6.3. Executing FSM_OPT pass (simple optimizations of FSMs).

28.9.6.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..

28.9.6.5. Executing FSM_OPT pass (simple optimizations of FSMs).

28.9.6.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

28.9.6.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

28.9.6.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

28.9.7. Executing OPT pass (performing simple optimizations).

28.9.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.9.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.9.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2945 debug messages>

28.9.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 0 changes.

28.9.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.9.7.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $flatten\emitter.$procdff$4094 ($dff) from module corescore_gowin_yosys (D = $flatten\emitter.$procmux$3344_Y [9], Q = \emitter.data [9], rval = 1'0).
Adding EN signal on $flatten\emitter.$procdff$4094 ($dff) from module corescore_gowin_yosys (D = $flatten\emitter.$0\data[9:0] [8:0], Q = \emitter.data [8:0]).
Adding EN signal on $auto$ff.cc:266:slice$5100 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \emitter.data [9]).
Adding SRST signal on $flatten\emitter.$procdff$4093 ($dff) from module corescore_gowin_yosys (D = $flatten\emitter.$sub$src/corescore_0/rtl/emitter_uart.v:37$348_Y [9:0], Q = \emitter.cnt, rval = 10'0100010101).
Adding SRST signal on $flatten\emitter.$procdff$4092 ($dff) from module corescore_gowin_yosys (D = $flatten\emitter.$procmux$3349_Y, Q = \emitter.o_tready, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$5107 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \emitter.o_tready).
Adding SRST signal on $flatten\corescorecore.\core_9.\w2s.$procdff$4070 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_9.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$procdff$4061 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$procmux$2996_Y, Q = \corescorecore.core_9.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5110 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_9.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$procdff$4060 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$procmux$3000_Y, Q = \corescorecore.core_9.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$5112 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543_Y, Q = \corescorecore.core_9.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$procdff$4059 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_9.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$procdff$4057 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549_Y, Q = \corescorecore.core_9.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$procdff$4056 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_9.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$procdff$4055 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.ram.rdata [7], Q = \corescorecore.core_9.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$procdff$4052 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.ram.rdata [7], Q = \corescorecore.core_9.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\ram.$procdff$4274 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.ram.rdata, Q = \corescorecore.core_9.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\ram.$procdff$4274 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.ram.rdata, Q = \corescorecore.core_9.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\ram.$procdff$4274 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.ram.rdata, Q = \corescorecore.core_9.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\ram.$procdff$4273 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1801_Y, Q = \corescorecore.core_9.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_9.\serving.\cpu.\state.$procdff$4162 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\cpu.\state.$procmux$3446_Y, Q = \corescorecore.core_9.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5125 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.cpu.state.o_init, Q = \corescorecore.core_9.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_9.\serving.\cpu.\state.$procdff$4161 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\cpu.\state.$procmux$3450_Y, Q = \corescorecore.core_9.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$5127 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_9.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_9.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_9.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_9.\serving.\cpu.\state.$procdff$4160 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382_Y, Q = \corescorecore.core_9.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_9.\serving.\cpu.\state.$procdff$4158 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\cpu.\state.$procmux$3454_Y, Q = \corescorecore.core_9.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5130 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2374_Y, Q = \corescorecore.core_9.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_9.\serving.\cpu.\state.$procdff$4156 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\cpu.\state.$procmux$3458_Y, Q = \corescorecore.core_9.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5132 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_9.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_9.\serving.\cpu.\state.$procdff$4155 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\cpu.\state.$procmux$3462_Y, Q = \corescorecore.core_9.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5134 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.cpu.state.two_stage_op, Q = \corescorecore.core_9.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\mem_if.$procdff$4194 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_9.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\mem_if.$procdff$4193 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_9.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\decode.$procdff$4178 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_9.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\decode.$procdff$4177 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_9.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\decode.$procdff$4176 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_9.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\decode.$procdff$4175 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_9.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\decode.$procdff$4174 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_9.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\decode.$procdff$4173 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.ram.rdata [6], Q = \corescorecore.core_9.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\decode.$procdff$4168 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_9.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\decode.$procdff$4167 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_9.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\decode.$procdff$4166 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.ram.rdata [7], Q = \corescorecore.core_9.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\decode.$procdff$4165 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_9.serving.ram.rdata [0] \corescorecore.core_9.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_9.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\decode.$procdff$4163 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_9.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_9.\serving.\cpu.\ctrl.$procdff$4183 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\cpu.\ctrl.$procmux$3518_Y, Q = \corescorecore.core_9.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$5161 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_9.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_9.\serving.\cpu.\ctrl.$procdff$4182 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\cpu.\ctrl.$procmux$3526_Y, Q = \corescorecore.core_9.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$5167 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_9.serving.cpu.ctrl.new_pc \corescorecore.core_9.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_9.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\bufreg.$procdff$4180 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.cpu.bufreg.q, Q = \corescorecore.core_9.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\bufreg.$procdff$4180 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.cpu.bufreg.q, Q = \corescorecore.core_9.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\bufreg.$procdff$4179 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_9.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2204_Y \corescorecore.core_9.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_9.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\alu.\shift.$procdff$4153 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2392_Y, Q = \corescorecore.core_9.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_9.\serving.\cpu.\alu.\shift.$procdff$4152 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_9.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391_Y, Q = \corescorecore.core_9.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\alu.$procdff$4188 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_9.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\alu.$procdff$4187 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_9.serving.cpu.alu.shamt_ser \corescorecore.core_9.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_9.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_9.\serving.\cpu.\alu.$procdff$4186 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.cpu.alu.result_lt, Q = \corescorecore.core_9.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_8.\w2s.$procdff$4070 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_8.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$procdff$4061 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$procmux$2996_Y, Q = \corescorecore.core_8.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5178 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_8.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$procdff$4060 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$procmux$3000_Y, Q = \corescorecore.core_8.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$5180 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543_Y, Q = \corescorecore.core_8.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$procdff$4059 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_8.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$procdff$4057 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549_Y, Q = \corescorecore.core_8.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$procdff$4056 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_8.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$procdff$4055 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.ram.rdata [7], Q = \corescorecore.core_8.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$procdff$4052 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.ram.rdata [7], Q = \corescorecore.core_8.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\ram.$procdff$4266 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.ram.rdata, Q = \corescorecore.core_8.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\ram.$procdff$4266 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.ram.rdata, Q = \corescorecore.core_8.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\ram.$procdff$4266 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.ram.rdata, Q = \corescorecore.core_8.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\ram.$procdff$4265 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1833_Y, Q = \corescorecore.core_8.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_8.\serving.\cpu.\state.$procdff$4162 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\cpu.\state.$procmux$3446_Y, Q = \corescorecore.core_8.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5193 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.cpu.state.o_init, Q = \corescorecore.core_8.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_8.\serving.\cpu.\state.$procdff$4161 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\cpu.\state.$procmux$3450_Y, Q = \corescorecore.core_8.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$5195 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_8.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_8.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_8.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_8.\serving.\cpu.\state.$procdff$4160 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382_Y, Q = \corescorecore.core_8.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_8.\serving.\cpu.\state.$procdff$4158 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\cpu.\state.$procmux$3454_Y, Q = \corescorecore.core_8.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5198 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2374_Y, Q = \corescorecore.core_8.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_8.\serving.\cpu.\state.$procdff$4156 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\cpu.\state.$procmux$3458_Y, Q = \corescorecore.core_8.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5200 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_8.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_8.\serving.\cpu.\state.$procdff$4155 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\cpu.\state.$procmux$3462_Y, Q = \corescorecore.core_8.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5202 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.cpu.state.two_stage_op, Q = \corescorecore.core_8.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\mem_if.$procdff$4194 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_8.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\mem_if.$procdff$4193 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_8.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\decode.$procdff$4178 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_8.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\decode.$procdff$4177 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_8.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\decode.$procdff$4176 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_8.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\decode.$procdff$4175 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_8.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\decode.$procdff$4174 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_8.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\decode.$procdff$4173 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.ram.rdata [6], Q = \corescorecore.core_8.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\decode.$procdff$4168 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_8.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\decode.$procdff$4167 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_8.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\decode.$procdff$4166 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.ram.rdata [7], Q = \corescorecore.core_8.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\decode.$procdff$4165 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_8.serving.ram.rdata [0] \corescorecore.core_8.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_8.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\decode.$procdff$4163 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_8.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_8.\serving.\cpu.\ctrl.$procdff$4183 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\cpu.\ctrl.$procmux$3518_Y, Q = \corescorecore.core_8.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$5229 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_8.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_8.\serving.\cpu.\ctrl.$procdff$4182 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\cpu.\ctrl.$procmux$3526_Y, Q = \corescorecore.core_8.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$5235 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_8.serving.cpu.ctrl.new_pc \corescorecore.core_8.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_8.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\bufreg.$procdff$4180 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.cpu.bufreg.q, Q = \corescorecore.core_8.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\bufreg.$procdff$4180 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.cpu.bufreg.q, Q = \corescorecore.core_8.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\bufreg.$procdff$4179 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_8.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2204_Y \corescorecore.core_8.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_8.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\alu.\shift.$procdff$4153 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2392_Y, Q = \corescorecore.core_8.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_8.\serving.\cpu.\alu.\shift.$procdff$4152 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_8.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391_Y, Q = \corescorecore.core_8.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\alu.$procdff$4188 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_8.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\alu.$procdff$4187 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_8.serving.cpu.alu.shamt_ser \corescorecore.core_8.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_8.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_8.\serving.\cpu.\alu.$procdff$4186 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.cpu.alu.result_lt, Q = \corescorecore.core_8.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_7.\w2s.$procdff$4070 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_7.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$procdff$4061 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$procmux$2996_Y, Q = \corescorecore.core_7.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5246 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_7.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$procdff$4060 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$procmux$3000_Y, Q = \corescorecore.core_7.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$5248 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543_Y, Q = \corescorecore.core_7.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$procdff$4059 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_7.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$procdff$4057 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549_Y, Q = \corescorecore.core_7.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$procdff$4056 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_7.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$procdff$4055 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.ram.rdata [7], Q = \corescorecore.core_7.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$procdff$4052 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.ram.rdata [7], Q = \corescorecore.core_7.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\ram.$procdff$4258 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.ram.rdata, Q = \corescorecore.core_7.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\ram.$procdff$4258 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.ram.rdata, Q = \corescorecore.core_7.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\ram.$procdff$4258 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.ram.rdata, Q = \corescorecore.core_7.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\ram.$procdff$4257 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1865_Y, Q = \corescorecore.core_7.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_7.\serving.\cpu.\state.$procdff$4162 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\cpu.\state.$procmux$3446_Y, Q = \corescorecore.core_7.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5261 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.cpu.state.o_init, Q = \corescorecore.core_7.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_7.\serving.\cpu.\state.$procdff$4161 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\cpu.\state.$procmux$3450_Y, Q = \corescorecore.core_7.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$5263 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_7.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_7.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_7.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_7.\serving.\cpu.\state.$procdff$4160 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382_Y, Q = \corescorecore.core_7.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_7.\serving.\cpu.\state.$procdff$4158 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\cpu.\state.$procmux$3454_Y, Q = \corescorecore.core_7.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5266 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2374_Y, Q = \corescorecore.core_7.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_7.\serving.\cpu.\state.$procdff$4156 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\cpu.\state.$procmux$3458_Y, Q = \corescorecore.core_7.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5268 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_7.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_7.\serving.\cpu.\state.$procdff$4155 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\cpu.\state.$procmux$3462_Y, Q = \corescorecore.core_7.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5270 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.cpu.state.two_stage_op, Q = \corescorecore.core_7.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\mem_if.$procdff$4194 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_7.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\mem_if.$procdff$4193 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_7.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\decode.$procdff$4178 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_7.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\decode.$procdff$4177 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_7.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\decode.$procdff$4176 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_7.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\decode.$procdff$4175 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_7.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\decode.$procdff$4174 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_7.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\decode.$procdff$4173 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.ram.rdata [6], Q = \corescorecore.core_7.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\decode.$procdff$4168 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_7.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\decode.$procdff$4167 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_7.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\decode.$procdff$4166 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.ram.rdata [7], Q = \corescorecore.core_7.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\decode.$procdff$4165 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_7.serving.ram.rdata [0] \corescorecore.core_7.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_7.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\decode.$procdff$4163 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_7.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_7.\serving.\cpu.\ctrl.$procdff$4183 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\cpu.\ctrl.$procmux$3518_Y, Q = \corescorecore.core_7.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$5297 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_7.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_7.\serving.\cpu.\ctrl.$procdff$4182 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\cpu.\ctrl.$procmux$3526_Y, Q = \corescorecore.core_7.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$5303 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_7.serving.cpu.ctrl.new_pc \corescorecore.core_7.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_7.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\bufreg.$procdff$4180 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.cpu.bufreg.q, Q = \corescorecore.core_7.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\bufreg.$procdff$4180 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.cpu.bufreg.q, Q = \corescorecore.core_7.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\bufreg.$procdff$4179 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_7.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2204_Y \corescorecore.core_7.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_7.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\alu.\shift.$procdff$4153 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2392_Y, Q = \corescorecore.core_7.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_7.\serving.\cpu.\alu.\shift.$procdff$4152 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_7.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391_Y, Q = \corescorecore.core_7.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\alu.$procdff$4188 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_7.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\alu.$procdff$4187 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_7.serving.cpu.alu.shamt_ser \corescorecore.core_7.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_7.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_7.\serving.\cpu.\alu.$procdff$4186 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.cpu.alu.result_lt, Q = \corescorecore.core_7.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_6.\w2s.$procdff$4070 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_6.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$procdff$4061 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$procmux$2996_Y, Q = \corescorecore.core_6.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5314 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_6.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$procdff$4060 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$procmux$3000_Y, Q = \corescorecore.core_6.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$5316 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543_Y, Q = \corescorecore.core_6.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$procdff$4059 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_6.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$procdff$4057 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549_Y, Q = \corescorecore.core_6.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$procdff$4056 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_6.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$procdff$4055 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.ram.rdata [7], Q = \corescorecore.core_6.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$procdff$4052 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.ram.rdata [7], Q = \corescorecore.core_6.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\ram.$procdff$4250 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.ram.rdata, Q = \corescorecore.core_6.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\ram.$procdff$4250 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.ram.rdata, Q = \corescorecore.core_6.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\ram.$procdff$4250 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.ram.rdata, Q = \corescorecore.core_6.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\ram.$procdff$4249 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1897_Y, Q = \corescorecore.core_6.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_6.\serving.\cpu.\state.$procdff$4162 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\cpu.\state.$procmux$3446_Y, Q = \corescorecore.core_6.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5329 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.cpu.state.o_init, Q = \corescorecore.core_6.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_6.\serving.\cpu.\state.$procdff$4161 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\cpu.\state.$procmux$3450_Y, Q = \corescorecore.core_6.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$5331 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_6.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_6.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_6.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_6.\serving.\cpu.\state.$procdff$4160 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382_Y, Q = \corescorecore.core_6.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_6.\serving.\cpu.\state.$procdff$4158 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\cpu.\state.$procmux$3454_Y, Q = \corescorecore.core_6.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5334 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2374_Y, Q = \corescorecore.core_6.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_6.\serving.\cpu.\state.$procdff$4156 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\cpu.\state.$procmux$3458_Y, Q = \corescorecore.core_6.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5336 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_6.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_6.\serving.\cpu.\state.$procdff$4155 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\cpu.\state.$procmux$3462_Y, Q = \corescorecore.core_6.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5338 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.cpu.state.two_stage_op, Q = \corescorecore.core_6.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\mem_if.$procdff$4194 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_6.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\mem_if.$procdff$4193 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_6.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\decode.$procdff$4178 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_6.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\decode.$procdff$4177 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_6.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\decode.$procdff$4176 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_6.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\decode.$procdff$4175 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_6.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\decode.$procdff$4174 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_6.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\decode.$procdff$4173 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.ram.rdata [6], Q = \corescorecore.core_6.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\decode.$procdff$4168 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_6.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\decode.$procdff$4167 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_6.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\decode.$procdff$4166 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.ram.rdata [7], Q = \corescorecore.core_6.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\decode.$procdff$4165 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_6.serving.ram.rdata [0] \corescorecore.core_6.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_6.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\decode.$procdff$4163 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_6.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_6.\serving.\cpu.\ctrl.$procdff$4183 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\cpu.\ctrl.$procmux$3518_Y, Q = \corescorecore.core_6.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$5365 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_6.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_6.\serving.\cpu.\ctrl.$procdff$4182 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\cpu.\ctrl.$procmux$3526_Y, Q = \corescorecore.core_6.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$5371 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_6.serving.cpu.ctrl.new_pc \corescorecore.core_6.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_6.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\bufreg.$procdff$4180 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.cpu.bufreg.q, Q = \corescorecore.core_6.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\bufreg.$procdff$4180 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.cpu.bufreg.q, Q = \corescorecore.core_6.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\bufreg.$procdff$4179 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_6.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2204_Y \corescorecore.core_6.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_6.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\alu.\shift.$procdff$4153 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2392_Y, Q = \corescorecore.core_6.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_6.\serving.\cpu.\alu.\shift.$procdff$4152 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_6.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391_Y, Q = \corescorecore.core_6.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\alu.$procdff$4188 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_6.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\alu.$procdff$4187 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_6.serving.cpu.alu.shamt_ser \corescorecore.core_6.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_6.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_6.\serving.\cpu.\alu.$procdff$4186 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.cpu.alu.result_lt, Q = \corescorecore.core_6.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_5.\w2s.$procdff$4070 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_5.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$procdff$4061 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$procmux$2996_Y, Q = \corescorecore.core_5.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5382 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_5.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$procdff$4060 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$procmux$3000_Y, Q = \corescorecore.core_5.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$5384 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543_Y, Q = \corescorecore.core_5.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$procdff$4059 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_5.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$procdff$4057 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549_Y, Q = \corescorecore.core_5.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$procdff$4056 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_5.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$procdff$4055 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.ram.rdata [7], Q = \corescorecore.core_5.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$procdff$4052 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.ram.rdata [7], Q = \corescorecore.core_5.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\ram.$procdff$4242 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.ram.rdata, Q = \corescorecore.core_5.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\ram.$procdff$4242 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.ram.rdata, Q = \corescorecore.core_5.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\ram.$procdff$4242 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.ram.rdata, Q = \corescorecore.core_5.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\ram.$procdff$4241 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1929_Y, Q = \corescorecore.core_5.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_5.\serving.\cpu.\state.$procdff$4162 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\cpu.\state.$procmux$3446_Y, Q = \corescorecore.core_5.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5397 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.cpu.state.o_init, Q = \corescorecore.core_5.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_5.\serving.\cpu.\state.$procdff$4161 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\cpu.\state.$procmux$3450_Y, Q = \corescorecore.core_5.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$5399 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_5.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_5.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_5.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_5.\serving.\cpu.\state.$procdff$4160 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382_Y, Q = \corescorecore.core_5.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_5.\serving.\cpu.\state.$procdff$4158 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\cpu.\state.$procmux$3454_Y, Q = \corescorecore.core_5.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5402 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2374_Y, Q = \corescorecore.core_5.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_5.\serving.\cpu.\state.$procdff$4156 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\cpu.\state.$procmux$3458_Y, Q = \corescorecore.core_5.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5404 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_5.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_5.\serving.\cpu.\state.$procdff$4155 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\cpu.\state.$procmux$3462_Y, Q = \corescorecore.core_5.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5406 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.cpu.state.two_stage_op, Q = \corescorecore.core_5.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\mem_if.$procdff$4194 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_5.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\mem_if.$procdff$4193 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_5.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\decode.$procdff$4178 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_5.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\decode.$procdff$4177 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_5.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\decode.$procdff$4176 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_5.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\decode.$procdff$4175 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_5.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\decode.$procdff$4174 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_5.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\decode.$procdff$4173 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.ram.rdata [6], Q = \corescorecore.core_5.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\decode.$procdff$4168 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_5.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\decode.$procdff$4167 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_5.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\decode.$procdff$4166 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.ram.rdata [7], Q = \corescorecore.core_5.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\decode.$procdff$4165 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_5.serving.ram.rdata [0] \corescorecore.core_5.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_5.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\decode.$procdff$4163 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_5.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_5.\serving.\cpu.\ctrl.$procdff$4183 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\cpu.\ctrl.$procmux$3518_Y, Q = \corescorecore.core_5.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$5433 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_5.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_5.\serving.\cpu.\ctrl.$procdff$4182 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\cpu.\ctrl.$procmux$3526_Y, Q = \corescorecore.core_5.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$5439 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_5.serving.cpu.ctrl.new_pc \corescorecore.core_5.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_5.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\bufreg.$procdff$4180 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.cpu.bufreg.q, Q = \corescorecore.core_5.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\bufreg.$procdff$4180 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.cpu.bufreg.q, Q = \corescorecore.core_5.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\bufreg.$procdff$4179 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_5.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2204_Y \corescorecore.core_5.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_5.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\alu.\shift.$procdff$4153 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2392_Y, Q = \corescorecore.core_5.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_5.\serving.\cpu.\alu.\shift.$procdff$4152 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_5.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391_Y, Q = \corescorecore.core_5.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\alu.$procdff$4188 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_5.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\alu.$procdff$4187 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_5.serving.cpu.alu.shamt_ser \corescorecore.core_5.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_5.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_5.\serving.\cpu.\alu.$procdff$4186 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.cpu.alu.result_lt, Q = \corescorecore.core_5.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_47.\w2s.$procdff$4070 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_47.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_47.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_47.\serving.\rf_ram_if.$procdff$4061 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_47.\serving.\rf_ram_if.$procmux$2996_Y, Q = \corescorecore.core_47.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5450 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_47.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_47.\serving.\rf_ram_if.$procdff$4060 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_47.\serving.\rf_ram_if.$procmux$3000_Y, Q = \corescorecore.core_47.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$5452 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_47.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543_Y, Q = \corescorecore.core_47.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_47.\serving.\rf_ram_if.$procdff$4059 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_47.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_47.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_47.\serving.\rf_ram_if.$procdff$4057 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_47.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549_Y, Q = \corescorecore.core_47.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_47.\serving.\rf_ram_if.$procdff$4056 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_47.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_47.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_47.\serving.\rf_ram_if.$procdff$4055 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_47.serving.ram.rdata [7], Q = \corescorecore.core_47.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_47.\serving.\rf_ram_if.$procdff$4052 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_47.serving.ram.rdata [7], Q = \corescorecore.core_47.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_47.\serving.\ram.$procdff$4051 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_47.serving.ram.rdata, Q = \corescorecore.core_47.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_47.\serving.\ram.$procdff$4051 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_47.serving.ram.rdata, Q = \corescorecore.core_47.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_47.\serving.\ram.$procdff$4051 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_47.serving.ram.rdata, Q = \corescorecore.core_47.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_47.\serving.\ram.$procdff$4050 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_47.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$569_Y, Q = \corescorecore.core_47.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_47.\serving.\cpu.\state.$procdff$4162 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_47.\serving.\cpu.\state.$procmux$3446_Y, Q = \corescorecore.core_47.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5465 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_47.serving.cpu.state.o_init, Q = \corescorecore.core_47.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_47.\serving.\cpu.\state.$procdff$4161 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_47.\serving.\cpu.\state.$procmux$3450_Y, Q = \corescorecore.core_47.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$5467 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_47.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_47.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_47.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_47.\serving.\cpu.\state.$procdff$4160 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_47.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382_Y, Q = \corescorecore.core_47.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_47.\serving.\cpu.\state.$procdff$4158 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_47.\serving.\cpu.\state.$procmux$3454_Y, Q = \corescorecore.core_47.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5470 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_47.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2374_Y, Q = \corescorecore.core_47.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_47.\serving.\cpu.\state.$procdff$4156 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_47.\serving.\cpu.\state.$procmux$3458_Y, Q = \corescorecore.core_47.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5472 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_47.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_47.\serving.\cpu.\state.$procdff$4155 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_47.\serving.\cpu.\state.$procmux$3462_Y, Q = \corescorecore.core_47.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5474 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_47.serving.cpu.state.two_stage_op, Q = \corescorecore.core_47.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_47.\serving.\cpu.\mem_if.$procdff$4194 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_47.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_47.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_47.\serving.\cpu.\mem_if.$procdff$4193 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_47.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_47.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_47.\serving.\cpu.\decode.$procdff$4178 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_47.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_47.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_47.\serving.\cpu.\decode.$procdff$4177 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_47.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_47.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_47.\serving.\cpu.\decode.$procdff$4176 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_47.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_47.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_47.\serving.\cpu.\decode.$procdff$4175 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_47.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_47.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_47.\serving.\cpu.\decode.$procdff$4174 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_47.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_47.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_47.\serving.\cpu.\decode.$procdff$4173 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_47.serving.ram.rdata [6], Q = \corescorecore.core_47.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_47.\serving.\cpu.\decode.$procdff$4168 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_47.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_47.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_47.\serving.\cpu.\decode.$procdff$4167 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_47.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_47.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_47.\serving.\cpu.\decode.$procdff$4166 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_47.serving.ram.rdata [7], Q = \corescorecore.core_47.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_47.\serving.\cpu.\decode.$procdff$4165 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_47.serving.ram.rdata [0] \corescorecore.core_47.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_47.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_47.\serving.\cpu.\decode.$procdff$4163 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_47.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_47.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_47.\serving.\cpu.\ctrl.$procdff$4183 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_47.\serving.\cpu.\ctrl.$procmux$3518_Y, Q = \corescorecore.core_47.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$5501 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_47.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_47.\serving.\cpu.\ctrl.$procdff$4182 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_47.\serving.\cpu.\ctrl.$procmux$3526_Y, Q = \corescorecore.core_47.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$5507 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_47.serving.cpu.ctrl.new_pc \corescorecore.core_47.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_47.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_47.\serving.\cpu.\bufreg.$procdff$4180 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_47.serving.cpu.bufreg.q, Q = \corescorecore.core_47.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_47.\serving.\cpu.\bufreg.$procdff$4180 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_47.serving.cpu.bufreg.q, Q = \corescorecore.core_47.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_47.\serving.\cpu.\bufreg.$procdff$4179 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_47.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2204_Y \corescorecore.core_47.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_47.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_47.\serving.\cpu.\alu.\shift.$procdff$4153 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_47.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2392_Y, Q = \corescorecore.core_47.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_47.\serving.\cpu.\alu.\shift.$procdff$4152 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_47.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391_Y, Q = \corescorecore.core_47.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_47.\serving.\cpu.\alu.$procdff$4188 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_47.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_47.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_47.\serving.\cpu.\alu.$procdff$4187 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_47.serving.cpu.alu.shamt_ser \corescorecore.core_47.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_47.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_47.\serving.\cpu.\alu.$procdff$4186 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_47.serving.cpu.alu.result_lt, Q = \corescorecore.core_47.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_46.\w2s.$procdff$4070 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_46.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_46.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_46.\serving.\rf_ram_if.$procdff$4061 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_46.\serving.\rf_ram_if.$procmux$2996_Y, Q = \corescorecore.core_46.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5518 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_46.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_46.\serving.\rf_ram_if.$procdff$4060 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_46.\serving.\rf_ram_if.$procmux$3000_Y, Q = \corescorecore.core_46.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$5520 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_46.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543_Y, Q = \corescorecore.core_46.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_46.\serving.\rf_ram_if.$procdff$4059 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_46.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_46.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_46.\serving.\rf_ram_if.$procdff$4057 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_46.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549_Y, Q = \corescorecore.core_46.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_46.\serving.\rf_ram_if.$procdff$4056 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_46.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_46.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_46.\serving.\rf_ram_if.$procdff$4055 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_46.serving.ram.rdata [7], Q = \corescorecore.core_46.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_46.\serving.\rf_ram_if.$procdff$4052 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_46.serving.ram.rdata [7], Q = \corescorecore.core_46.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_46.\serving.\ram.$procdff$4043 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_46.serving.ram.rdata, Q = \corescorecore.core_46.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_46.\serving.\ram.$procdff$4043 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_46.serving.ram.rdata, Q = \corescorecore.core_46.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_46.\serving.\ram.$procdff$4043 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_46.serving.ram.rdata, Q = \corescorecore.core_46.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_46.\serving.\ram.$procdff$4042 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_46.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$617_Y, Q = \corescorecore.core_46.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_46.\serving.\cpu.\state.$procdff$4162 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_46.\serving.\cpu.\state.$procmux$3446_Y, Q = \corescorecore.core_46.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5533 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_46.serving.cpu.state.o_init, Q = \corescorecore.core_46.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_46.\serving.\cpu.\state.$procdff$4161 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_46.\serving.\cpu.\state.$procmux$3450_Y, Q = \corescorecore.core_46.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$5535 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_46.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_46.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_46.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_46.\serving.\cpu.\state.$procdff$4160 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_46.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382_Y, Q = \corescorecore.core_46.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_46.\serving.\cpu.\state.$procdff$4158 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_46.\serving.\cpu.\state.$procmux$3454_Y, Q = \corescorecore.core_46.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5538 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_46.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2374_Y, Q = \corescorecore.core_46.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_46.\serving.\cpu.\state.$procdff$4156 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_46.\serving.\cpu.\state.$procmux$3458_Y, Q = \corescorecore.core_46.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5540 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_46.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_46.\serving.\cpu.\state.$procdff$4155 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_46.\serving.\cpu.\state.$procmux$3462_Y, Q = \corescorecore.core_46.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5542 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_46.serving.cpu.state.two_stage_op, Q = \corescorecore.core_46.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_46.\serving.\cpu.\mem_if.$procdff$4194 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_46.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_46.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_46.\serving.\cpu.\mem_if.$procdff$4193 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_46.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_46.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_46.\serving.\cpu.\decode.$procdff$4178 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_46.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_46.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_46.\serving.\cpu.\decode.$procdff$4177 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_46.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_46.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_46.\serving.\cpu.\decode.$procdff$4176 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_46.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_46.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_46.\serving.\cpu.\decode.$procdff$4175 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_46.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_46.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_46.\serving.\cpu.\decode.$procdff$4174 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_46.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_46.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_46.\serving.\cpu.\decode.$procdff$4173 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_46.serving.ram.rdata [6], Q = \corescorecore.core_46.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_46.\serving.\cpu.\decode.$procdff$4168 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_46.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_46.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_46.\serving.\cpu.\decode.$procdff$4167 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_46.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_46.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_46.\serving.\cpu.\decode.$procdff$4166 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_46.serving.ram.rdata [7], Q = \corescorecore.core_46.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_46.\serving.\cpu.\decode.$procdff$4165 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_46.serving.ram.rdata [0] \corescorecore.core_46.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_46.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_46.\serving.\cpu.\decode.$procdff$4163 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_46.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_46.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_46.\serving.\cpu.\ctrl.$procdff$4183 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_46.\serving.\cpu.\ctrl.$procmux$3518_Y, Q = \corescorecore.core_46.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$5569 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_46.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_46.\serving.\cpu.\ctrl.$procdff$4182 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_46.\serving.\cpu.\ctrl.$procmux$3526_Y, Q = \corescorecore.core_46.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$5575 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_46.serving.cpu.ctrl.new_pc \corescorecore.core_46.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_46.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_46.\serving.\cpu.\bufreg.$procdff$4180 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_46.serving.cpu.bufreg.q, Q = \corescorecore.core_46.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_46.\serving.\cpu.\bufreg.$procdff$4180 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_46.serving.cpu.bufreg.q, Q = \corescorecore.core_46.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_46.\serving.\cpu.\bufreg.$procdff$4179 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_46.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2204_Y \corescorecore.core_46.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_46.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_46.\serving.\cpu.\alu.\shift.$procdff$4153 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_46.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2392_Y, Q = \corescorecore.core_46.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_46.\serving.\cpu.\alu.\shift.$procdff$4152 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_46.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391_Y, Q = \corescorecore.core_46.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_46.\serving.\cpu.\alu.$procdff$4188 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_46.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_46.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_46.\serving.\cpu.\alu.$procdff$4187 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_46.serving.cpu.alu.shamt_ser \corescorecore.core_46.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_46.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_46.\serving.\cpu.\alu.$procdff$4186 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_46.serving.cpu.alu.result_lt, Q = \corescorecore.core_46.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_45.\w2s.$procdff$4070 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_45.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_45.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_45.\serving.\rf_ram_if.$procdff$4061 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_45.\serving.\rf_ram_if.$procmux$2996_Y, Q = \corescorecore.core_45.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5586 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_45.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_45.\serving.\rf_ram_if.$procdff$4060 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_45.\serving.\rf_ram_if.$procmux$3000_Y, Q = \corescorecore.core_45.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$5588 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_45.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543_Y, Q = \corescorecore.core_45.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_45.\serving.\rf_ram_if.$procdff$4059 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_45.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_45.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_45.\serving.\rf_ram_if.$procdff$4057 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_45.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549_Y, Q = \corescorecore.core_45.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_45.\serving.\rf_ram_if.$procdff$4056 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_45.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_45.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_45.\serving.\rf_ram_if.$procdff$4055 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_45.serving.ram.rdata [7], Q = \corescorecore.core_45.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_45.\serving.\rf_ram_if.$procdff$4052 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_45.serving.ram.rdata [7], Q = \corescorecore.core_45.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_45.\serving.\ram.$procdff$4035 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_45.serving.ram.rdata, Q = \corescorecore.core_45.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_45.\serving.\ram.$procdff$4035 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_45.serving.ram.rdata, Q = \corescorecore.core_45.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_45.\serving.\ram.$procdff$4035 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_45.serving.ram.rdata, Q = \corescorecore.core_45.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_45.\serving.\ram.$procdff$4034 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_45.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$649_Y, Q = \corescorecore.core_45.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_45.\serving.\cpu.\state.$procdff$4162 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_45.\serving.\cpu.\state.$procmux$3446_Y, Q = \corescorecore.core_45.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5601 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_45.serving.cpu.state.o_init, Q = \corescorecore.core_45.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_45.\serving.\cpu.\state.$procdff$4161 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_45.\serving.\cpu.\state.$procmux$3450_Y, Q = \corescorecore.core_45.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$5603 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_45.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_45.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_45.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_45.\serving.\cpu.\state.$procdff$4160 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_45.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382_Y, Q = \corescorecore.core_45.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_45.\serving.\cpu.\state.$procdff$4158 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_45.\serving.\cpu.\state.$procmux$3454_Y, Q = \corescorecore.core_45.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5606 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_45.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2374_Y, Q = \corescorecore.core_45.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_45.\serving.\cpu.\state.$procdff$4156 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_45.\serving.\cpu.\state.$procmux$3458_Y, Q = \corescorecore.core_45.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5608 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_45.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_45.\serving.\cpu.\state.$procdff$4155 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_45.\serving.\cpu.\state.$procmux$3462_Y, Q = \corescorecore.core_45.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5610 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_45.serving.cpu.state.two_stage_op, Q = \corescorecore.core_45.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_45.\serving.\cpu.\mem_if.$procdff$4194 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_45.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_45.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_45.\serving.\cpu.\mem_if.$procdff$4193 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_45.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_45.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_45.\serving.\cpu.\decode.$procdff$4178 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_45.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_45.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_45.\serving.\cpu.\decode.$procdff$4177 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_45.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_45.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_45.\serving.\cpu.\decode.$procdff$4176 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_45.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_45.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_45.\serving.\cpu.\decode.$procdff$4175 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_45.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_45.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_45.\serving.\cpu.\decode.$procdff$4174 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_45.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_45.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_45.\serving.\cpu.\decode.$procdff$4173 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_45.serving.ram.rdata [6], Q = \corescorecore.core_45.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_45.\serving.\cpu.\decode.$procdff$4168 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_45.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_45.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_45.\serving.\cpu.\decode.$procdff$4167 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_45.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_45.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_45.\serving.\cpu.\decode.$procdff$4166 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_45.serving.ram.rdata [7], Q = \corescorecore.core_45.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_45.\serving.\cpu.\decode.$procdff$4165 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_45.serving.ram.rdata [0] \corescorecore.core_45.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_45.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_45.\serving.\cpu.\decode.$procdff$4163 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_45.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_45.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_45.\serving.\cpu.\ctrl.$procdff$4183 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_45.\serving.\cpu.\ctrl.$procmux$3518_Y, Q = \corescorecore.core_45.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$5637 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_45.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_45.\serving.\cpu.\ctrl.$procdff$4182 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_45.\serving.\cpu.\ctrl.$procmux$3526_Y, Q = \corescorecore.core_45.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$5643 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_45.serving.cpu.ctrl.new_pc \corescorecore.core_45.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_45.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_45.\serving.\cpu.\bufreg.$procdff$4180 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_45.serving.cpu.bufreg.q, Q = \corescorecore.core_45.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_45.\serving.\cpu.\bufreg.$procdff$4180 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_45.serving.cpu.bufreg.q, Q = \corescorecore.core_45.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_45.\serving.\cpu.\bufreg.$procdff$4179 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_45.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2204_Y \corescorecore.core_45.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_45.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_45.\serving.\cpu.\alu.\shift.$procdff$4153 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_45.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2392_Y, Q = \corescorecore.core_45.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_45.\serving.\cpu.\alu.\shift.$procdff$4152 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_45.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391_Y, Q = \corescorecore.core_45.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_45.\serving.\cpu.\alu.$procdff$4188 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_45.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_45.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_45.\serving.\cpu.\alu.$procdff$4187 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_45.serving.cpu.alu.shamt_ser \corescorecore.core_45.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_45.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_45.\serving.\cpu.\alu.$procdff$4186 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_45.serving.cpu.alu.result_lt, Q = \corescorecore.core_45.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_44.\w2s.$procdff$4070 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_44.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_44.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_44.\serving.\rf_ram_if.$procdff$4061 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_44.\serving.\rf_ram_if.$procmux$2996_Y, Q = \corescorecore.core_44.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5654 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_44.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_44.\serving.\rf_ram_if.$procdff$4060 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_44.\serving.\rf_ram_if.$procmux$3000_Y, Q = \corescorecore.core_44.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$5656 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_44.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543_Y, Q = \corescorecore.core_44.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_44.\serving.\rf_ram_if.$procdff$4059 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_44.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_44.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_44.\serving.\rf_ram_if.$procdff$4057 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_44.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549_Y, Q = \corescorecore.core_44.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_44.\serving.\rf_ram_if.$procdff$4056 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_44.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_44.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_44.\serving.\rf_ram_if.$procdff$4055 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_44.serving.ram.rdata [7], Q = \corescorecore.core_44.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_44.\serving.\rf_ram_if.$procdff$4052 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_44.serving.ram.rdata [7], Q = \corescorecore.core_44.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_44.\serving.\ram.$procdff$4027 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_44.serving.ram.rdata, Q = \corescorecore.core_44.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_44.\serving.\ram.$procdff$4027 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_44.serving.ram.rdata, Q = \corescorecore.core_44.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_44.\serving.\ram.$procdff$4027 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_44.serving.ram.rdata, Q = \corescorecore.core_44.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_44.\serving.\ram.$procdff$4026 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_44.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$681_Y, Q = \corescorecore.core_44.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_44.\serving.\cpu.\state.$procdff$4162 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_44.\serving.\cpu.\state.$procmux$3446_Y, Q = \corescorecore.core_44.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5669 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_44.serving.cpu.state.o_init, Q = \corescorecore.core_44.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_44.\serving.\cpu.\state.$procdff$4161 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_44.\serving.\cpu.\state.$procmux$3450_Y, Q = \corescorecore.core_44.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$5671 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_44.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_44.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_44.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_44.\serving.\cpu.\state.$procdff$4160 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_44.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382_Y, Q = \corescorecore.core_44.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_44.\serving.\cpu.\state.$procdff$4158 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_44.\serving.\cpu.\state.$procmux$3454_Y, Q = \corescorecore.core_44.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5674 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_44.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2374_Y, Q = \corescorecore.core_44.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_44.\serving.\cpu.\state.$procdff$4156 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_44.\serving.\cpu.\state.$procmux$3458_Y, Q = \corescorecore.core_44.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5676 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_44.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_44.\serving.\cpu.\state.$procdff$4155 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_44.\serving.\cpu.\state.$procmux$3462_Y, Q = \corescorecore.core_44.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5678 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_44.serving.cpu.state.two_stage_op, Q = \corescorecore.core_44.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_44.\serving.\cpu.\mem_if.$procdff$4194 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_44.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_44.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_44.\serving.\cpu.\mem_if.$procdff$4193 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_44.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_44.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_44.\serving.\cpu.\decode.$procdff$4178 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_44.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_44.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_44.\serving.\cpu.\decode.$procdff$4177 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_44.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_44.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_44.\serving.\cpu.\decode.$procdff$4176 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_44.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_44.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_44.\serving.\cpu.\decode.$procdff$4175 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_44.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_44.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_44.\serving.\cpu.\decode.$procdff$4174 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_44.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_44.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_44.\serving.\cpu.\decode.$procdff$4173 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_44.serving.ram.rdata [6], Q = \corescorecore.core_44.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_44.\serving.\cpu.\decode.$procdff$4168 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_44.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_44.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_44.\serving.\cpu.\decode.$procdff$4167 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_44.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_44.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_44.\serving.\cpu.\decode.$procdff$4166 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_44.serving.ram.rdata [7], Q = \corescorecore.core_44.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_44.\serving.\cpu.\decode.$procdff$4165 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_44.serving.ram.rdata [0] \corescorecore.core_44.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_44.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_44.\serving.\cpu.\decode.$procdff$4163 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_44.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_44.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_44.\serving.\cpu.\ctrl.$procdff$4183 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_44.\serving.\cpu.\ctrl.$procmux$3518_Y, Q = \corescorecore.core_44.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$5705 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_44.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_44.\serving.\cpu.\ctrl.$procdff$4182 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_44.\serving.\cpu.\ctrl.$procmux$3526_Y, Q = \corescorecore.core_44.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$5711 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_44.serving.cpu.ctrl.new_pc \corescorecore.core_44.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_44.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_44.\serving.\cpu.\bufreg.$procdff$4180 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_44.serving.cpu.bufreg.q, Q = \corescorecore.core_44.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_44.\serving.\cpu.\bufreg.$procdff$4180 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_44.serving.cpu.bufreg.q, Q = \corescorecore.core_44.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_44.\serving.\cpu.\bufreg.$procdff$4179 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_44.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2204_Y \corescorecore.core_44.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_44.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_44.\serving.\cpu.\alu.\shift.$procdff$4153 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_44.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2392_Y, Q = \corescorecore.core_44.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_44.\serving.\cpu.\alu.\shift.$procdff$4152 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_44.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391_Y, Q = \corescorecore.core_44.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_44.\serving.\cpu.\alu.$procdff$4188 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_44.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_44.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_44.\serving.\cpu.\alu.$procdff$4187 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_44.serving.cpu.alu.shamt_ser \corescorecore.core_44.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_44.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_44.\serving.\cpu.\alu.$procdff$4186 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_44.serving.cpu.alu.result_lt, Q = \corescorecore.core_44.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_43.\w2s.$procdff$4070 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_43.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_43.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_43.\serving.\rf_ram_if.$procdff$4061 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_43.\serving.\rf_ram_if.$procmux$2996_Y, Q = \corescorecore.core_43.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5722 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_43.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_43.\serving.\rf_ram_if.$procdff$4060 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_43.\serving.\rf_ram_if.$procmux$3000_Y, Q = \corescorecore.core_43.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$5724 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_43.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543_Y, Q = \corescorecore.core_43.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_43.\serving.\rf_ram_if.$procdff$4059 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_43.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_43.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_43.\serving.\rf_ram_if.$procdff$4057 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_43.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549_Y, Q = \corescorecore.core_43.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_43.\serving.\rf_ram_if.$procdff$4056 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_43.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_43.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_43.\serving.\rf_ram_if.$procdff$4055 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_43.serving.ram.rdata [7], Q = \corescorecore.core_43.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_43.\serving.\rf_ram_if.$procdff$4052 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_43.serving.ram.rdata [7], Q = \corescorecore.core_43.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_43.\serving.\ram.$procdff$4019 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_43.serving.ram.rdata, Q = \corescorecore.core_43.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_43.\serving.\ram.$procdff$4019 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_43.serving.ram.rdata, Q = \corescorecore.core_43.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_43.\serving.\ram.$procdff$4019 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_43.serving.ram.rdata, Q = \corescorecore.core_43.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_43.\serving.\ram.$procdff$4018 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_43.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$713_Y, Q = \corescorecore.core_43.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_43.\serving.\cpu.\state.$procdff$4162 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_43.\serving.\cpu.\state.$procmux$3446_Y, Q = \corescorecore.core_43.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5737 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_43.serving.cpu.state.o_init, Q = \corescorecore.core_43.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_43.\serving.\cpu.\state.$procdff$4161 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_43.\serving.\cpu.\state.$procmux$3450_Y, Q = \corescorecore.core_43.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$5739 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_43.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_43.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_43.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_43.\serving.\cpu.\state.$procdff$4160 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_43.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382_Y, Q = \corescorecore.core_43.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_43.\serving.\cpu.\state.$procdff$4158 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_43.\serving.\cpu.\state.$procmux$3454_Y, Q = \corescorecore.core_43.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5742 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_43.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2374_Y, Q = \corescorecore.core_43.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_43.\serving.\cpu.\state.$procdff$4156 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_43.\serving.\cpu.\state.$procmux$3458_Y, Q = \corescorecore.core_43.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5744 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_43.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_43.\serving.\cpu.\state.$procdff$4155 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_43.\serving.\cpu.\state.$procmux$3462_Y, Q = \corescorecore.core_43.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5746 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_43.serving.cpu.state.two_stage_op, Q = \corescorecore.core_43.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_43.\serving.\cpu.\mem_if.$procdff$4194 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_43.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_43.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_43.\serving.\cpu.\mem_if.$procdff$4193 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_43.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_43.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_43.\serving.\cpu.\decode.$procdff$4178 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_43.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_43.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_43.\serving.\cpu.\decode.$procdff$4177 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_43.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_43.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_43.\serving.\cpu.\decode.$procdff$4176 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_43.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_43.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_43.\serving.\cpu.\decode.$procdff$4175 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_43.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_43.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_43.\serving.\cpu.\decode.$procdff$4174 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_43.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_43.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_43.\serving.\cpu.\decode.$procdff$4173 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_43.serving.ram.rdata [6], Q = \corescorecore.core_43.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_43.\serving.\cpu.\decode.$procdff$4168 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_43.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_43.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_43.\serving.\cpu.\decode.$procdff$4167 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_43.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_43.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_43.\serving.\cpu.\decode.$procdff$4166 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_43.serving.ram.rdata [7], Q = \corescorecore.core_43.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_43.\serving.\cpu.\decode.$procdff$4165 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_43.serving.ram.rdata [0] \corescorecore.core_43.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_43.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_43.\serving.\cpu.\decode.$procdff$4163 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_43.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_43.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_43.\serving.\cpu.\ctrl.$procdff$4183 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_43.\serving.\cpu.\ctrl.$procmux$3518_Y, Q = \corescorecore.core_43.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$5773 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_43.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_43.\serving.\cpu.\ctrl.$procdff$4182 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_43.\serving.\cpu.\ctrl.$procmux$3526_Y, Q = \corescorecore.core_43.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$5779 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_43.serving.cpu.ctrl.new_pc \corescorecore.core_43.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_43.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_43.\serving.\cpu.\bufreg.$procdff$4180 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_43.serving.cpu.bufreg.q, Q = \corescorecore.core_43.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_43.\serving.\cpu.\bufreg.$procdff$4180 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_43.serving.cpu.bufreg.q, Q = \corescorecore.core_43.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_43.\serving.\cpu.\bufreg.$procdff$4179 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_43.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2204_Y \corescorecore.core_43.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_43.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_43.\serving.\cpu.\alu.\shift.$procdff$4153 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_43.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2392_Y, Q = \corescorecore.core_43.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_43.\serving.\cpu.\alu.\shift.$procdff$4152 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_43.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391_Y, Q = \corescorecore.core_43.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_43.\serving.\cpu.\alu.$procdff$4188 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_43.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_43.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_43.\serving.\cpu.\alu.$procdff$4187 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_43.serving.cpu.alu.shamt_ser \corescorecore.core_43.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_43.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_43.\serving.\cpu.\alu.$procdff$4186 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_43.serving.cpu.alu.result_lt, Q = \corescorecore.core_43.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_42.\w2s.$procdff$4070 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_42.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_42.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_42.\serving.\rf_ram_if.$procdff$4061 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_42.\serving.\rf_ram_if.$procmux$2996_Y, Q = \corescorecore.core_42.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5790 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_42.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_42.\serving.\rf_ram_if.$procdff$4060 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_42.\serving.\rf_ram_if.$procmux$3000_Y, Q = \corescorecore.core_42.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$5792 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_42.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543_Y, Q = \corescorecore.core_42.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_42.\serving.\rf_ram_if.$procdff$4059 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_42.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_42.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_42.\serving.\rf_ram_if.$procdff$4057 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_42.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549_Y, Q = \corescorecore.core_42.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_42.\serving.\rf_ram_if.$procdff$4056 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_42.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_42.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_42.\serving.\rf_ram_if.$procdff$4055 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_42.serving.ram.rdata [7], Q = \corescorecore.core_42.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_42.\serving.\rf_ram_if.$procdff$4052 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_42.serving.ram.rdata [7], Q = \corescorecore.core_42.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_42.\serving.\ram.$procdff$4011 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_42.serving.ram.rdata, Q = \corescorecore.core_42.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_42.\serving.\ram.$procdff$4011 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_42.serving.ram.rdata, Q = \corescorecore.core_42.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_42.\serving.\ram.$procdff$4011 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_42.serving.ram.rdata, Q = \corescorecore.core_42.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_42.\serving.\ram.$procdff$4010 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_42.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$745_Y, Q = \corescorecore.core_42.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_42.\serving.\cpu.\state.$procdff$4162 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_42.\serving.\cpu.\state.$procmux$3446_Y, Q = \corescorecore.core_42.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5805 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_42.serving.cpu.state.o_init, Q = \corescorecore.core_42.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_42.\serving.\cpu.\state.$procdff$4161 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_42.\serving.\cpu.\state.$procmux$3450_Y, Q = \corescorecore.core_42.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$5807 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_42.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_42.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_42.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_42.\serving.\cpu.\state.$procdff$4160 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_42.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382_Y, Q = \corescorecore.core_42.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_42.\serving.\cpu.\state.$procdff$4158 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_42.\serving.\cpu.\state.$procmux$3454_Y, Q = \corescorecore.core_42.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5810 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_42.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2374_Y, Q = \corescorecore.core_42.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_42.\serving.\cpu.\state.$procdff$4156 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_42.\serving.\cpu.\state.$procmux$3458_Y, Q = \corescorecore.core_42.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5812 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_42.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_42.\serving.\cpu.\state.$procdff$4155 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_42.\serving.\cpu.\state.$procmux$3462_Y, Q = \corescorecore.core_42.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5814 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_42.serving.cpu.state.two_stage_op, Q = \corescorecore.core_42.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_42.\serving.\cpu.\mem_if.$procdff$4194 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_42.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_42.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_42.\serving.\cpu.\mem_if.$procdff$4193 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_42.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_42.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_42.\serving.\cpu.\decode.$procdff$4178 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_42.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_42.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_42.\serving.\cpu.\decode.$procdff$4177 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_42.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_42.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_42.\serving.\cpu.\decode.$procdff$4176 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_42.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_42.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_42.\serving.\cpu.\decode.$procdff$4175 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_42.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_42.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_42.\serving.\cpu.\decode.$procdff$4174 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_42.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_42.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_42.\serving.\cpu.\decode.$procdff$4173 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_42.serving.ram.rdata [6], Q = \corescorecore.core_42.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_42.\serving.\cpu.\decode.$procdff$4168 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_42.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_42.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_42.\serving.\cpu.\decode.$procdff$4167 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_42.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_42.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_42.\serving.\cpu.\decode.$procdff$4166 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_42.serving.ram.rdata [7], Q = \corescorecore.core_42.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_42.\serving.\cpu.\decode.$procdff$4165 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_42.serving.ram.rdata [0] \corescorecore.core_42.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_42.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_42.\serving.\cpu.\decode.$procdff$4163 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_42.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_42.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_42.\serving.\cpu.\ctrl.$procdff$4183 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_42.\serving.\cpu.\ctrl.$procmux$3518_Y, Q = \corescorecore.core_42.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$5841 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_42.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_42.\serving.\cpu.\ctrl.$procdff$4182 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_42.\serving.\cpu.\ctrl.$procmux$3526_Y, Q = \corescorecore.core_42.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$5847 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_42.serving.cpu.ctrl.new_pc \corescorecore.core_42.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_42.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_42.\serving.\cpu.\bufreg.$procdff$4180 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_42.serving.cpu.bufreg.q, Q = \corescorecore.core_42.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_42.\serving.\cpu.\bufreg.$procdff$4180 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_42.serving.cpu.bufreg.q, Q = \corescorecore.core_42.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_42.\serving.\cpu.\bufreg.$procdff$4179 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_42.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2204_Y \corescorecore.core_42.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_42.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_42.\serving.\cpu.\alu.\shift.$procdff$4153 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_42.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2392_Y, Q = \corescorecore.core_42.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_42.\serving.\cpu.\alu.\shift.$procdff$4152 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_42.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391_Y, Q = \corescorecore.core_42.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_42.\serving.\cpu.\alu.$procdff$4188 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_42.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_42.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_42.\serving.\cpu.\alu.$procdff$4187 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_42.serving.cpu.alu.shamt_ser \corescorecore.core_42.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_42.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_42.\serving.\cpu.\alu.$procdff$4186 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_42.serving.cpu.alu.result_lt, Q = \corescorecore.core_42.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_41.\w2s.$procdff$4070 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_41.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_41.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_41.\serving.\rf_ram_if.$procdff$4061 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_41.\serving.\rf_ram_if.$procmux$2996_Y, Q = \corescorecore.core_41.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5858 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_41.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_41.\serving.\rf_ram_if.$procdff$4060 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_41.\serving.\rf_ram_if.$procmux$3000_Y, Q = \corescorecore.core_41.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$5860 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_41.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543_Y, Q = \corescorecore.core_41.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_41.\serving.\rf_ram_if.$procdff$4059 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_41.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_41.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_41.\serving.\rf_ram_if.$procdff$4057 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_41.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549_Y, Q = \corescorecore.core_41.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_41.\serving.\rf_ram_if.$procdff$4056 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_41.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_41.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_41.\serving.\rf_ram_if.$procdff$4055 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_41.serving.ram.rdata [7], Q = \corescorecore.core_41.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_41.\serving.\rf_ram_if.$procdff$4052 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_41.serving.ram.rdata [7], Q = \corescorecore.core_41.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_41.\serving.\ram.$procdff$4003 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_41.serving.ram.rdata, Q = \corescorecore.core_41.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_41.\serving.\ram.$procdff$4003 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_41.serving.ram.rdata, Q = \corescorecore.core_41.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_41.\serving.\ram.$procdff$4003 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_41.serving.ram.rdata, Q = \corescorecore.core_41.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_41.\serving.\ram.$procdff$4002 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_41.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$777_Y, Q = \corescorecore.core_41.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_41.\serving.\cpu.\state.$procdff$4162 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_41.\serving.\cpu.\state.$procmux$3446_Y, Q = \corescorecore.core_41.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5873 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_41.serving.cpu.state.o_init, Q = \corescorecore.core_41.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_41.\serving.\cpu.\state.$procdff$4161 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_41.\serving.\cpu.\state.$procmux$3450_Y, Q = \corescorecore.core_41.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$5875 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_41.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_41.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_41.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_41.\serving.\cpu.\state.$procdff$4160 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_41.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382_Y, Q = \corescorecore.core_41.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_41.\serving.\cpu.\state.$procdff$4158 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_41.\serving.\cpu.\state.$procmux$3454_Y, Q = \corescorecore.core_41.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5878 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_41.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2374_Y, Q = \corescorecore.core_41.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_41.\serving.\cpu.\state.$procdff$4156 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_41.\serving.\cpu.\state.$procmux$3458_Y, Q = \corescorecore.core_41.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5880 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_41.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_41.\serving.\cpu.\state.$procdff$4155 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_41.\serving.\cpu.\state.$procmux$3462_Y, Q = \corescorecore.core_41.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5882 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_41.serving.cpu.state.two_stage_op, Q = \corescorecore.core_41.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_41.\serving.\cpu.\mem_if.$procdff$4194 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_41.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_41.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_41.\serving.\cpu.\mem_if.$procdff$4193 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_41.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_41.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_41.\serving.\cpu.\decode.$procdff$4178 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_41.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_41.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_41.\serving.\cpu.\decode.$procdff$4177 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_41.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_41.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_41.\serving.\cpu.\decode.$procdff$4176 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_41.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_41.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_41.\serving.\cpu.\decode.$procdff$4175 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_41.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_41.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_41.\serving.\cpu.\decode.$procdff$4174 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_41.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_41.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_41.\serving.\cpu.\decode.$procdff$4173 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_41.serving.ram.rdata [6], Q = \corescorecore.core_41.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_41.\serving.\cpu.\decode.$procdff$4168 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_41.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_41.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_41.\serving.\cpu.\decode.$procdff$4167 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_41.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_41.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_41.\serving.\cpu.\decode.$procdff$4166 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_41.serving.ram.rdata [7], Q = \corescorecore.core_41.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_41.\serving.\cpu.\decode.$procdff$4165 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_41.serving.ram.rdata [0] \corescorecore.core_41.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_41.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_41.\serving.\cpu.\decode.$procdff$4163 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_41.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_41.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_41.\serving.\cpu.\ctrl.$procdff$4183 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_41.\serving.\cpu.\ctrl.$procmux$3518_Y, Q = \corescorecore.core_41.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$5909 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_41.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_41.\serving.\cpu.\ctrl.$procdff$4182 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_41.\serving.\cpu.\ctrl.$procmux$3526_Y, Q = \corescorecore.core_41.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$5915 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_41.serving.cpu.ctrl.new_pc \corescorecore.core_41.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_41.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_41.\serving.\cpu.\bufreg.$procdff$4180 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_41.serving.cpu.bufreg.q, Q = \corescorecore.core_41.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_41.\serving.\cpu.\bufreg.$procdff$4180 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_41.serving.cpu.bufreg.q, Q = \corescorecore.core_41.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_41.\serving.\cpu.\bufreg.$procdff$4179 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_41.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2204_Y \corescorecore.core_41.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_41.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_41.\serving.\cpu.\alu.\shift.$procdff$4153 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_41.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2392_Y, Q = \corescorecore.core_41.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_41.\serving.\cpu.\alu.\shift.$procdff$4152 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_41.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391_Y, Q = \corescorecore.core_41.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_41.\serving.\cpu.\alu.$procdff$4188 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_41.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_41.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_41.\serving.\cpu.\alu.$procdff$4187 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_41.serving.cpu.alu.shamt_ser \corescorecore.core_41.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_41.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_41.\serving.\cpu.\alu.$procdff$4186 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_41.serving.cpu.alu.result_lt, Q = \corescorecore.core_41.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_40.\w2s.$procdff$4070 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_40.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_40.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_40.\serving.\rf_ram_if.$procdff$4061 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_40.\serving.\rf_ram_if.$procmux$2996_Y, Q = \corescorecore.core_40.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5926 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_40.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_40.\serving.\rf_ram_if.$procdff$4060 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_40.\serving.\rf_ram_if.$procmux$3000_Y, Q = \corescorecore.core_40.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$5928 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_40.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543_Y, Q = \corescorecore.core_40.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_40.\serving.\rf_ram_if.$procdff$4059 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_40.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_40.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_40.\serving.\rf_ram_if.$procdff$4057 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_40.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549_Y, Q = \corescorecore.core_40.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_40.\serving.\rf_ram_if.$procdff$4056 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_40.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_40.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_40.\serving.\rf_ram_if.$procdff$4055 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_40.serving.ram.rdata [7], Q = \corescorecore.core_40.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_40.\serving.\rf_ram_if.$procdff$4052 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_40.serving.ram.rdata [7], Q = \corescorecore.core_40.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_40.\serving.\ram.$procdff$3995 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_40.serving.ram.rdata, Q = \corescorecore.core_40.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_40.\serving.\ram.$procdff$3995 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_40.serving.ram.rdata, Q = \corescorecore.core_40.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_40.\serving.\ram.$procdff$3995 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_40.serving.ram.rdata, Q = \corescorecore.core_40.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_40.\serving.\ram.$procdff$3994 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_40.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$809_Y, Q = \corescorecore.core_40.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_40.\serving.\cpu.\state.$procdff$4162 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_40.\serving.\cpu.\state.$procmux$3446_Y, Q = \corescorecore.core_40.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5941 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_40.serving.cpu.state.o_init, Q = \corescorecore.core_40.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_40.\serving.\cpu.\state.$procdff$4161 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_40.\serving.\cpu.\state.$procmux$3450_Y, Q = \corescorecore.core_40.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$5943 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_40.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_40.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_40.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_40.\serving.\cpu.\state.$procdff$4160 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_40.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382_Y, Q = \corescorecore.core_40.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_40.\serving.\cpu.\state.$procdff$4158 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_40.\serving.\cpu.\state.$procmux$3454_Y, Q = \corescorecore.core_40.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5946 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_40.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2374_Y, Q = \corescorecore.core_40.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_40.\serving.\cpu.\state.$procdff$4156 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_40.\serving.\cpu.\state.$procmux$3458_Y, Q = \corescorecore.core_40.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5948 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_40.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_40.\serving.\cpu.\state.$procdff$4155 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_40.\serving.\cpu.\state.$procmux$3462_Y, Q = \corescorecore.core_40.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5950 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_40.serving.cpu.state.two_stage_op, Q = \corescorecore.core_40.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_40.\serving.\cpu.\mem_if.$procdff$4194 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_40.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_40.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_40.\serving.\cpu.\mem_if.$procdff$4193 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_40.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_40.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_40.\serving.\cpu.\decode.$procdff$4178 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_40.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_40.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_40.\serving.\cpu.\decode.$procdff$4177 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_40.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_40.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_40.\serving.\cpu.\decode.$procdff$4176 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_40.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_40.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_40.\serving.\cpu.\decode.$procdff$4175 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_40.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_40.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_40.\serving.\cpu.\decode.$procdff$4174 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_40.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_40.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_40.\serving.\cpu.\decode.$procdff$4173 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_40.serving.ram.rdata [6], Q = \corescorecore.core_40.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_40.\serving.\cpu.\decode.$procdff$4168 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_40.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_40.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_40.\serving.\cpu.\decode.$procdff$4167 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_40.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_40.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_40.\serving.\cpu.\decode.$procdff$4166 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_40.serving.ram.rdata [7], Q = \corescorecore.core_40.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_40.\serving.\cpu.\decode.$procdff$4165 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_40.serving.ram.rdata [0] \corescorecore.core_40.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_40.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_40.\serving.\cpu.\decode.$procdff$4163 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_40.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_40.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_40.\serving.\cpu.\ctrl.$procdff$4183 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_40.\serving.\cpu.\ctrl.$procmux$3518_Y, Q = \corescorecore.core_40.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$5977 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_40.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_40.\serving.\cpu.\ctrl.$procdff$4182 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_40.\serving.\cpu.\ctrl.$procmux$3526_Y, Q = \corescorecore.core_40.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$5983 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_40.serving.cpu.ctrl.new_pc \corescorecore.core_40.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_40.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_40.\serving.\cpu.\bufreg.$procdff$4180 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_40.serving.cpu.bufreg.q, Q = \corescorecore.core_40.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_40.\serving.\cpu.\bufreg.$procdff$4180 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_40.serving.cpu.bufreg.q, Q = \corescorecore.core_40.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_40.\serving.\cpu.\bufreg.$procdff$4179 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_40.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2204_Y \corescorecore.core_40.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_40.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_40.\serving.\cpu.\alu.\shift.$procdff$4153 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_40.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2392_Y, Q = \corescorecore.core_40.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_40.\serving.\cpu.\alu.\shift.$procdff$4152 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_40.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391_Y, Q = \corescorecore.core_40.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_40.\serving.\cpu.\alu.$procdff$4188 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_40.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_40.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_40.\serving.\cpu.\alu.$procdff$4187 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_40.serving.cpu.alu.shamt_ser \corescorecore.core_40.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_40.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_40.\serving.\cpu.\alu.$procdff$4186 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_40.serving.cpu.alu.result_lt, Q = \corescorecore.core_40.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_4.\w2s.$procdff$4070 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_4.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$procdff$4061 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$procmux$2996_Y, Q = \corescorecore.core_4.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5994 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_4.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$procdff$4060 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$procmux$3000_Y, Q = \corescorecore.core_4.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$5996 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543_Y, Q = \corescorecore.core_4.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$procdff$4059 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_4.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$procdff$4057 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549_Y, Q = \corescorecore.core_4.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$procdff$4056 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_4.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$procdff$4055 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.ram.rdata [7], Q = \corescorecore.core_4.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$procdff$4052 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.ram.rdata [7], Q = \corescorecore.core_4.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\ram.$procdff$4234 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.ram.rdata, Q = \corescorecore.core_4.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\ram.$procdff$4234 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.ram.rdata, Q = \corescorecore.core_4.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\ram.$procdff$4234 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.ram.rdata, Q = \corescorecore.core_4.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\ram.$procdff$4233 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1961_Y, Q = \corescorecore.core_4.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_4.\serving.\cpu.\state.$procdff$4162 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\cpu.\state.$procmux$3446_Y, Q = \corescorecore.core_4.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6009 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.cpu.state.o_init, Q = \corescorecore.core_4.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_4.\serving.\cpu.\state.$procdff$4161 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\cpu.\state.$procmux$3450_Y, Q = \corescorecore.core_4.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$6011 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_4.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_4.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_4.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_4.\serving.\cpu.\state.$procdff$4160 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382_Y, Q = \corescorecore.core_4.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_4.\serving.\cpu.\state.$procdff$4158 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\cpu.\state.$procmux$3454_Y, Q = \corescorecore.core_4.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6014 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2374_Y, Q = \corescorecore.core_4.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_4.\serving.\cpu.\state.$procdff$4156 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\cpu.\state.$procmux$3458_Y, Q = \corescorecore.core_4.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6016 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_4.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_4.\serving.\cpu.\state.$procdff$4155 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\cpu.\state.$procmux$3462_Y, Q = \corescorecore.core_4.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6018 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.cpu.state.two_stage_op, Q = \corescorecore.core_4.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\mem_if.$procdff$4194 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_4.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\mem_if.$procdff$4193 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_4.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\decode.$procdff$4178 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_4.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\decode.$procdff$4177 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_4.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\decode.$procdff$4176 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_4.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\decode.$procdff$4175 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_4.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\decode.$procdff$4174 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_4.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\decode.$procdff$4173 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.ram.rdata [6], Q = \corescorecore.core_4.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\decode.$procdff$4168 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_4.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\decode.$procdff$4167 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_4.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\decode.$procdff$4166 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.ram.rdata [7], Q = \corescorecore.core_4.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\decode.$procdff$4165 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_4.serving.ram.rdata [0] \corescorecore.core_4.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_4.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\decode.$procdff$4163 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_4.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_4.\serving.\cpu.\ctrl.$procdff$4183 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\cpu.\ctrl.$procmux$3518_Y, Q = \corescorecore.core_4.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$6045 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_4.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_4.\serving.\cpu.\ctrl.$procdff$4182 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\cpu.\ctrl.$procmux$3526_Y, Q = \corescorecore.core_4.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$6051 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_4.serving.cpu.ctrl.new_pc \corescorecore.core_4.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_4.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\bufreg.$procdff$4180 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.cpu.bufreg.q, Q = \corescorecore.core_4.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\bufreg.$procdff$4180 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.cpu.bufreg.q, Q = \corescorecore.core_4.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\bufreg.$procdff$4179 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_4.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2204_Y \corescorecore.core_4.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_4.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\alu.\shift.$procdff$4153 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2392_Y, Q = \corescorecore.core_4.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_4.\serving.\cpu.\alu.\shift.$procdff$4152 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_4.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391_Y, Q = \corescorecore.core_4.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\alu.$procdff$4188 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_4.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\alu.$procdff$4187 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_4.serving.cpu.alu.shamt_ser \corescorecore.core_4.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_4.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_4.\serving.\cpu.\alu.$procdff$4186 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.cpu.alu.result_lt, Q = \corescorecore.core_4.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_39.\w2s.$procdff$4070 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_39.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_39.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_39.\serving.\rf_ram_if.$procdff$4061 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_39.\serving.\rf_ram_if.$procmux$2996_Y, Q = \corescorecore.core_39.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6062 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_39.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_39.\serving.\rf_ram_if.$procdff$4060 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_39.\serving.\rf_ram_if.$procmux$3000_Y, Q = \corescorecore.core_39.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$6064 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_39.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543_Y, Q = \corescorecore.core_39.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_39.\serving.\rf_ram_if.$procdff$4059 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_39.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_39.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_39.\serving.\rf_ram_if.$procdff$4057 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_39.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549_Y, Q = \corescorecore.core_39.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_39.\serving.\rf_ram_if.$procdff$4056 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_39.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_39.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_39.\serving.\rf_ram_if.$procdff$4055 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_39.serving.ram.rdata [7], Q = \corescorecore.core_39.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_39.\serving.\rf_ram_if.$procdff$4052 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_39.serving.ram.rdata [7], Q = \corescorecore.core_39.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_39.\serving.\ram.$procdff$3987 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_39.serving.ram.rdata, Q = \corescorecore.core_39.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_39.\serving.\ram.$procdff$3987 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_39.serving.ram.rdata, Q = \corescorecore.core_39.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_39.\serving.\ram.$procdff$3987 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_39.serving.ram.rdata, Q = \corescorecore.core_39.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_39.\serving.\ram.$procdff$3986 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_39.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$841_Y, Q = \corescorecore.core_39.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_39.\serving.\cpu.\state.$procdff$4162 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_39.\serving.\cpu.\state.$procmux$3446_Y, Q = \corescorecore.core_39.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6077 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_39.serving.cpu.state.o_init, Q = \corescorecore.core_39.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_39.\serving.\cpu.\state.$procdff$4161 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_39.\serving.\cpu.\state.$procmux$3450_Y, Q = \corescorecore.core_39.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$6079 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_39.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_39.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_39.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_39.\serving.\cpu.\state.$procdff$4160 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_39.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382_Y, Q = \corescorecore.core_39.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_39.\serving.\cpu.\state.$procdff$4158 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_39.\serving.\cpu.\state.$procmux$3454_Y, Q = \corescorecore.core_39.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6082 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_39.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2374_Y, Q = \corescorecore.core_39.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_39.\serving.\cpu.\state.$procdff$4156 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_39.\serving.\cpu.\state.$procmux$3458_Y, Q = \corescorecore.core_39.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6084 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_39.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_39.\serving.\cpu.\state.$procdff$4155 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_39.\serving.\cpu.\state.$procmux$3462_Y, Q = \corescorecore.core_39.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6086 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_39.serving.cpu.state.two_stage_op, Q = \corescorecore.core_39.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_39.\serving.\cpu.\mem_if.$procdff$4194 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_39.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_39.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_39.\serving.\cpu.\mem_if.$procdff$4193 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_39.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_39.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_39.\serving.\cpu.\decode.$procdff$4178 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_39.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_39.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_39.\serving.\cpu.\decode.$procdff$4177 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_39.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_39.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_39.\serving.\cpu.\decode.$procdff$4176 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_39.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_39.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_39.\serving.\cpu.\decode.$procdff$4175 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_39.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_39.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_39.\serving.\cpu.\decode.$procdff$4174 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_39.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_39.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_39.\serving.\cpu.\decode.$procdff$4173 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_39.serving.ram.rdata [6], Q = \corescorecore.core_39.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_39.\serving.\cpu.\decode.$procdff$4168 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_39.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_39.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_39.\serving.\cpu.\decode.$procdff$4167 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_39.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_39.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_39.\serving.\cpu.\decode.$procdff$4166 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_39.serving.ram.rdata [7], Q = \corescorecore.core_39.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_39.\serving.\cpu.\decode.$procdff$4165 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_39.serving.ram.rdata [0] \corescorecore.core_39.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_39.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_39.\serving.\cpu.\decode.$procdff$4163 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_39.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_39.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_39.\serving.\cpu.\ctrl.$procdff$4183 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_39.\serving.\cpu.\ctrl.$procmux$3518_Y, Q = \corescorecore.core_39.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$6113 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_39.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_39.\serving.\cpu.\ctrl.$procdff$4182 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_39.\serving.\cpu.\ctrl.$procmux$3526_Y, Q = \corescorecore.core_39.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$6119 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_39.serving.cpu.ctrl.new_pc \corescorecore.core_39.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_39.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_39.\serving.\cpu.\bufreg.$procdff$4180 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_39.serving.cpu.bufreg.q, Q = \corescorecore.core_39.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_39.\serving.\cpu.\bufreg.$procdff$4180 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_39.serving.cpu.bufreg.q, Q = \corescorecore.core_39.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_39.\serving.\cpu.\bufreg.$procdff$4179 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_39.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2204_Y \corescorecore.core_39.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_39.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_39.\serving.\cpu.\alu.\shift.$procdff$4153 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_39.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2392_Y, Q = \corescorecore.core_39.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_39.\serving.\cpu.\alu.\shift.$procdff$4152 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_39.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391_Y, Q = \corescorecore.core_39.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_39.\serving.\cpu.\alu.$procdff$4188 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_39.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_39.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_39.\serving.\cpu.\alu.$procdff$4187 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_39.serving.cpu.alu.shamt_ser \corescorecore.core_39.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_39.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_39.\serving.\cpu.\alu.$procdff$4186 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_39.serving.cpu.alu.result_lt, Q = \corescorecore.core_39.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_38.\w2s.$procdff$4070 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_38.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_38.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_38.\serving.\rf_ram_if.$procdff$4061 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_38.\serving.\rf_ram_if.$procmux$2996_Y, Q = \corescorecore.core_38.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6130 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_38.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_38.\serving.\rf_ram_if.$procdff$4060 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_38.\serving.\rf_ram_if.$procmux$3000_Y, Q = \corescorecore.core_38.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$6132 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_38.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543_Y, Q = \corescorecore.core_38.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_38.\serving.\rf_ram_if.$procdff$4059 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_38.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_38.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_38.\serving.\rf_ram_if.$procdff$4057 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_38.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549_Y, Q = \corescorecore.core_38.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_38.\serving.\rf_ram_if.$procdff$4056 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_38.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_38.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_38.\serving.\rf_ram_if.$procdff$4055 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_38.serving.ram.rdata [7], Q = \corescorecore.core_38.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_38.\serving.\rf_ram_if.$procdff$4052 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_38.serving.ram.rdata [7], Q = \corescorecore.core_38.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_38.\serving.\ram.$procdff$3979 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_38.serving.ram.rdata, Q = \corescorecore.core_38.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_38.\serving.\ram.$procdff$3979 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_38.serving.ram.rdata, Q = \corescorecore.core_38.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_38.\serving.\ram.$procdff$3979 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_38.serving.ram.rdata, Q = \corescorecore.core_38.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_38.\serving.\ram.$procdff$3978 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_38.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$873_Y, Q = \corescorecore.core_38.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_38.\serving.\cpu.\state.$procdff$4162 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_38.\serving.\cpu.\state.$procmux$3446_Y, Q = \corescorecore.core_38.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6145 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_38.serving.cpu.state.o_init, Q = \corescorecore.core_38.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_38.\serving.\cpu.\state.$procdff$4161 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_38.\serving.\cpu.\state.$procmux$3450_Y, Q = \corescorecore.core_38.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$6147 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_38.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_38.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_38.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_38.\serving.\cpu.\state.$procdff$4160 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_38.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382_Y, Q = \corescorecore.core_38.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_38.\serving.\cpu.\state.$procdff$4158 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_38.\serving.\cpu.\state.$procmux$3454_Y, Q = \corescorecore.core_38.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6150 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_38.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2374_Y, Q = \corescorecore.core_38.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_38.\serving.\cpu.\state.$procdff$4156 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_38.\serving.\cpu.\state.$procmux$3458_Y, Q = \corescorecore.core_38.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6152 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_38.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_38.\serving.\cpu.\state.$procdff$4155 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_38.\serving.\cpu.\state.$procmux$3462_Y, Q = \corescorecore.core_38.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6154 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_38.serving.cpu.state.two_stage_op, Q = \corescorecore.core_38.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_38.\serving.\cpu.\mem_if.$procdff$4194 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_38.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_38.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_38.\serving.\cpu.\mem_if.$procdff$4193 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_38.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_38.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_38.\serving.\cpu.\decode.$procdff$4178 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_38.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_38.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_38.\serving.\cpu.\decode.$procdff$4177 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_38.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_38.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_38.\serving.\cpu.\decode.$procdff$4176 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_38.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_38.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_38.\serving.\cpu.\decode.$procdff$4175 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_38.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_38.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_38.\serving.\cpu.\decode.$procdff$4174 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_38.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_38.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_38.\serving.\cpu.\decode.$procdff$4173 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_38.serving.ram.rdata [6], Q = \corescorecore.core_38.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_38.\serving.\cpu.\decode.$procdff$4168 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_38.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_38.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_38.\serving.\cpu.\decode.$procdff$4167 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_38.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_38.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_38.\serving.\cpu.\decode.$procdff$4166 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_38.serving.ram.rdata [7], Q = \corescorecore.core_38.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_38.\serving.\cpu.\decode.$procdff$4165 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_38.serving.ram.rdata [0] \corescorecore.core_38.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_38.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_38.\serving.\cpu.\decode.$procdff$4163 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_38.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_38.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_38.\serving.\cpu.\ctrl.$procdff$4183 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_38.\serving.\cpu.\ctrl.$procmux$3518_Y, Q = \corescorecore.core_38.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$6181 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_38.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_38.\serving.\cpu.\ctrl.$procdff$4182 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_38.\serving.\cpu.\ctrl.$procmux$3526_Y, Q = \corescorecore.core_38.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$6187 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_38.serving.cpu.ctrl.new_pc \corescorecore.core_38.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_38.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_38.\serving.\cpu.\bufreg.$procdff$4180 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_38.serving.cpu.bufreg.q, Q = \corescorecore.core_38.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_38.\serving.\cpu.\bufreg.$procdff$4180 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_38.serving.cpu.bufreg.q, Q = \corescorecore.core_38.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_38.\serving.\cpu.\bufreg.$procdff$4179 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_38.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2204_Y \corescorecore.core_38.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_38.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_38.\serving.\cpu.\alu.\shift.$procdff$4153 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_38.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2392_Y, Q = \corescorecore.core_38.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_38.\serving.\cpu.\alu.\shift.$procdff$4152 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_38.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391_Y, Q = \corescorecore.core_38.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_38.\serving.\cpu.\alu.$procdff$4188 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_38.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_38.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_38.\serving.\cpu.\alu.$procdff$4187 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_38.serving.cpu.alu.shamt_ser \corescorecore.core_38.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_38.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_38.\serving.\cpu.\alu.$procdff$4186 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_38.serving.cpu.alu.result_lt, Q = \corescorecore.core_38.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_37.\w2s.$procdff$4070 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_37.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_37.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_37.\serving.\rf_ram_if.$procdff$4061 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_37.\serving.\rf_ram_if.$procmux$2996_Y, Q = \corescorecore.core_37.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6198 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_37.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_37.\serving.\rf_ram_if.$procdff$4060 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_37.\serving.\rf_ram_if.$procmux$3000_Y, Q = \corescorecore.core_37.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$6200 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_37.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543_Y, Q = \corescorecore.core_37.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_37.\serving.\rf_ram_if.$procdff$4059 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_37.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_37.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_37.\serving.\rf_ram_if.$procdff$4057 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_37.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549_Y, Q = \corescorecore.core_37.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_37.\serving.\rf_ram_if.$procdff$4056 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_37.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_37.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_37.\serving.\rf_ram_if.$procdff$4055 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_37.serving.ram.rdata [7], Q = \corescorecore.core_37.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_37.\serving.\rf_ram_if.$procdff$4052 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_37.serving.ram.rdata [7], Q = \corescorecore.core_37.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_37.\serving.\ram.$procdff$3971 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_37.serving.ram.rdata, Q = \corescorecore.core_37.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_37.\serving.\ram.$procdff$3971 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_37.serving.ram.rdata, Q = \corescorecore.core_37.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_37.\serving.\ram.$procdff$3971 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_37.serving.ram.rdata, Q = \corescorecore.core_37.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_37.\serving.\ram.$procdff$3970 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_37.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$905_Y, Q = \corescorecore.core_37.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_37.\serving.\cpu.\state.$procdff$4162 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_37.\serving.\cpu.\state.$procmux$3446_Y, Q = \corescorecore.core_37.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6213 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_37.serving.cpu.state.o_init, Q = \corescorecore.core_37.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_37.\serving.\cpu.\state.$procdff$4161 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_37.\serving.\cpu.\state.$procmux$3450_Y, Q = \corescorecore.core_37.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$6215 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_37.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_37.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_37.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_37.\serving.\cpu.\state.$procdff$4160 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_37.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382_Y, Q = \corescorecore.core_37.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_37.\serving.\cpu.\state.$procdff$4158 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_37.\serving.\cpu.\state.$procmux$3454_Y, Q = \corescorecore.core_37.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6218 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_37.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2374_Y, Q = \corescorecore.core_37.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_37.\serving.\cpu.\state.$procdff$4156 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_37.\serving.\cpu.\state.$procmux$3458_Y, Q = \corescorecore.core_37.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6220 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_37.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_37.\serving.\cpu.\state.$procdff$4155 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_37.\serving.\cpu.\state.$procmux$3462_Y, Q = \corescorecore.core_37.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6222 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_37.serving.cpu.state.two_stage_op, Q = \corescorecore.core_37.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_37.\serving.\cpu.\mem_if.$procdff$4194 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_37.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_37.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_37.\serving.\cpu.\mem_if.$procdff$4193 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_37.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_37.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_37.\serving.\cpu.\decode.$procdff$4178 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_37.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_37.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_37.\serving.\cpu.\decode.$procdff$4177 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_37.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_37.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_37.\serving.\cpu.\decode.$procdff$4176 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_37.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_37.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_37.\serving.\cpu.\decode.$procdff$4175 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_37.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_37.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_37.\serving.\cpu.\decode.$procdff$4174 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_37.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_37.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_37.\serving.\cpu.\decode.$procdff$4173 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_37.serving.ram.rdata [6], Q = \corescorecore.core_37.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_37.\serving.\cpu.\decode.$procdff$4168 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_37.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_37.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_37.\serving.\cpu.\decode.$procdff$4167 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_37.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_37.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_37.\serving.\cpu.\decode.$procdff$4166 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_37.serving.ram.rdata [7], Q = \corescorecore.core_37.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_37.\serving.\cpu.\decode.$procdff$4165 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_37.serving.ram.rdata [0] \corescorecore.core_37.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_37.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_37.\serving.\cpu.\decode.$procdff$4163 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_37.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_37.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_37.\serving.\cpu.\ctrl.$procdff$4183 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_37.\serving.\cpu.\ctrl.$procmux$3518_Y, Q = \corescorecore.core_37.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$6249 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_37.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_37.\serving.\cpu.\ctrl.$procdff$4182 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_37.\serving.\cpu.\ctrl.$procmux$3526_Y, Q = \corescorecore.core_37.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$6255 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_37.serving.cpu.ctrl.new_pc \corescorecore.core_37.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_37.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_37.\serving.\cpu.\bufreg.$procdff$4180 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_37.serving.cpu.bufreg.q, Q = \corescorecore.core_37.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_37.\serving.\cpu.\bufreg.$procdff$4180 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_37.serving.cpu.bufreg.q, Q = \corescorecore.core_37.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_37.\serving.\cpu.\bufreg.$procdff$4179 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_37.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2204_Y \corescorecore.core_37.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_37.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_37.\serving.\cpu.\alu.\shift.$procdff$4153 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_37.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2392_Y, Q = \corescorecore.core_37.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_37.\serving.\cpu.\alu.\shift.$procdff$4152 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_37.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391_Y, Q = \corescorecore.core_37.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_37.\serving.\cpu.\alu.$procdff$4188 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_37.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_37.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_37.\serving.\cpu.\alu.$procdff$4187 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_37.serving.cpu.alu.shamt_ser \corescorecore.core_37.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_37.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_37.\serving.\cpu.\alu.$procdff$4186 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_37.serving.cpu.alu.result_lt, Q = \corescorecore.core_37.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_36.\w2s.$procdff$4070 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_36.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_36.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_36.\serving.\rf_ram_if.$procdff$4061 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_36.\serving.\rf_ram_if.$procmux$2996_Y, Q = \corescorecore.core_36.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6266 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_36.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_36.\serving.\rf_ram_if.$procdff$4060 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_36.\serving.\rf_ram_if.$procmux$3000_Y, Q = \corescorecore.core_36.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$6268 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_36.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543_Y, Q = \corescorecore.core_36.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_36.\serving.\rf_ram_if.$procdff$4059 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_36.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_36.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_36.\serving.\rf_ram_if.$procdff$4057 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_36.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549_Y, Q = \corescorecore.core_36.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_36.\serving.\rf_ram_if.$procdff$4056 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_36.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_36.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_36.\serving.\rf_ram_if.$procdff$4055 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_36.serving.ram.rdata [7], Q = \corescorecore.core_36.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_36.\serving.\rf_ram_if.$procdff$4052 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_36.serving.ram.rdata [7], Q = \corescorecore.core_36.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_36.\serving.\ram.$procdff$3963 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_36.serving.ram.rdata, Q = \corescorecore.core_36.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_36.\serving.\ram.$procdff$3963 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_36.serving.ram.rdata, Q = \corescorecore.core_36.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_36.\serving.\ram.$procdff$3963 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_36.serving.ram.rdata, Q = \corescorecore.core_36.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_36.\serving.\ram.$procdff$3962 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_36.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$937_Y, Q = \corescorecore.core_36.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_36.\serving.\cpu.\state.$procdff$4162 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_36.\serving.\cpu.\state.$procmux$3446_Y, Q = \corescorecore.core_36.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6281 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_36.serving.cpu.state.o_init, Q = \corescorecore.core_36.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_36.\serving.\cpu.\state.$procdff$4161 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_36.\serving.\cpu.\state.$procmux$3450_Y, Q = \corescorecore.core_36.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$6283 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_36.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_36.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_36.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_36.\serving.\cpu.\state.$procdff$4160 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_36.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382_Y, Q = \corescorecore.core_36.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_36.\serving.\cpu.\state.$procdff$4158 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_36.\serving.\cpu.\state.$procmux$3454_Y, Q = \corescorecore.core_36.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6286 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_36.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2374_Y, Q = \corescorecore.core_36.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_36.\serving.\cpu.\state.$procdff$4156 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_36.\serving.\cpu.\state.$procmux$3458_Y, Q = \corescorecore.core_36.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6288 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_36.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_36.\serving.\cpu.\state.$procdff$4155 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_36.\serving.\cpu.\state.$procmux$3462_Y, Q = \corescorecore.core_36.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6290 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_36.serving.cpu.state.two_stage_op, Q = \corescorecore.core_36.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_36.\serving.\cpu.\mem_if.$procdff$4194 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_36.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_36.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_36.\serving.\cpu.\mem_if.$procdff$4193 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_36.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_36.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_36.\serving.\cpu.\decode.$procdff$4178 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_36.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_36.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_36.\serving.\cpu.\decode.$procdff$4177 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_36.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_36.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_36.\serving.\cpu.\decode.$procdff$4176 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_36.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_36.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_36.\serving.\cpu.\decode.$procdff$4175 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_36.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_36.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_36.\serving.\cpu.\decode.$procdff$4174 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_36.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_36.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_36.\serving.\cpu.\decode.$procdff$4173 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_36.serving.ram.rdata [6], Q = \corescorecore.core_36.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_36.\serving.\cpu.\decode.$procdff$4168 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_36.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_36.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_36.\serving.\cpu.\decode.$procdff$4167 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_36.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_36.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_36.\serving.\cpu.\decode.$procdff$4166 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_36.serving.ram.rdata [7], Q = \corescorecore.core_36.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_36.\serving.\cpu.\decode.$procdff$4165 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_36.serving.ram.rdata [0] \corescorecore.core_36.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_36.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_36.\serving.\cpu.\decode.$procdff$4163 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_36.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_36.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_36.\serving.\cpu.\ctrl.$procdff$4183 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_36.\serving.\cpu.\ctrl.$procmux$3518_Y, Q = \corescorecore.core_36.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$6317 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_36.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_36.\serving.\cpu.\ctrl.$procdff$4182 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_36.\serving.\cpu.\ctrl.$procmux$3526_Y, Q = \corescorecore.core_36.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$6323 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_36.serving.cpu.ctrl.new_pc \corescorecore.core_36.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_36.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_36.\serving.\cpu.\bufreg.$procdff$4180 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_36.serving.cpu.bufreg.q, Q = \corescorecore.core_36.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_36.\serving.\cpu.\bufreg.$procdff$4180 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_36.serving.cpu.bufreg.q, Q = \corescorecore.core_36.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_36.\serving.\cpu.\bufreg.$procdff$4179 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_36.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2204_Y \corescorecore.core_36.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_36.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_36.\serving.\cpu.\alu.\shift.$procdff$4153 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_36.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2392_Y, Q = \corescorecore.core_36.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_36.\serving.\cpu.\alu.\shift.$procdff$4152 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_36.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391_Y, Q = \corescorecore.core_36.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_36.\serving.\cpu.\alu.$procdff$4188 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_36.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_36.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_36.\serving.\cpu.\alu.$procdff$4187 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_36.serving.cpu.alu.shamt_ser \corescorecore.core_36.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_36.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_36.\serving.\cpu.\alu.$procdff$4186 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_36.serving.cpu.alu.result_lt, Q = \corescorecore.core_36.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_35.\w2s.$procdff$4070 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_35.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_35.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_35.\serving.\rf_ram_if.$procdff$4061 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_35.\serving.\rf_ram_if.$procmux$2996_Y, Q = \corescorecore.core_35.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6334 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_35.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_35.\serving.\rf_ram_if.$procdff$4060 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_35.\serving.\rf_ram_if.$procmux$3000_Y, Q = \corescorecore.core_35.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$6336 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_35.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543_Y, Q = \corescorecore.core_35.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_35.\serving.\rf_ram_if.$procdff$4059 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_35.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_35.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_35.\serving.\rf_ram_if.$procdff$4057 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_35.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549_Y, Q = \corescorecore.core_35.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_35.\serving.\rf_ram_if.$procdff$4056 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_35.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_35.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_35.\serving.\rf_ram_if.$procdff$4055 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_35.serving.ram.rdata [7], Q = \corescorecore.core_35.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_35.\serving.\rf_ram_if.$procdff$4052 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_35.serving.ram.rdata [7], Q = \corescorecore.core_35.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_35.\serving.\ram.$procdff$3955 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_35.serving.ram.rdata, Q = \corescorecore.core_35.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_35.\serving.\ram.$procdff$3955 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_35.serving.ram.rdata, Q = \corescorecore.core_35.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_35.\serving.\ram.$procdff$3955 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_35.serving.ram.rdata, Q = \corescorecore.core_35.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_35.\serving.\ram.$procdff$3954 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_35.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$969_Y, Q = \corescorecore.core_35.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_35.\serving.\cpu.\state.$procdff$4162 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_35.\serving.\cpu.\state.$procmux$3446_Y, Q = \corescorecore.core_35.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6349 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_35.serving.cpu.state.o_init, Q = \corescorecore.core_35.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_35.\serving.\cpu.\state.$procdff$4161 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_35.\serving.\cpu.\state.$procmux$3450_Y, Q = \corescorecore.core_35.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$6351 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_35.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_35.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_35.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_35.\serving.\cpu.\state.$procdff$4160 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_35.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382_Y, Q = \corescorecore.core_35.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_35.\serving.\cpu.\state.$procdff$4158 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_35.\serving.\cpu.\state.$procmux$3454_Y, Q = \corescorecore.core_35.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6354 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_35.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2374_Y, Q = \corescorecore.core_35.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_35.\serving.\cpu.\state.$procdff$4156 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_35.\serving.\cpu.\state.$procmux$3458_Y, Q = \corescorecore.core_35.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6356 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_35.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_35.\serving.\cpu.\state.$procdff$4155 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_35.\serving.\cpu.\state.$procmux$3462_Y, Q = \corescorecore.core_35.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6358 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_35.serving.cpu.state.two_stage_op, Q = \corescorecore.core_35.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_35.\serving.\cpu.\mem_if.$procdff$4194 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_35.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_35.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_35.\serving.\cpu.\mem_if.$procdff$4193 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_35.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_35.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_35.\serving.\cpu.\decode.$procdff$4178 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_35.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_35.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_35.\serving.\cpu.\decode.$procdff$4177 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_35.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_35.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_35.\serving.\cpu.\decode.$procdff$4176 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_35.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_35.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_35.\serving.\cpu.\decode.$procdff$4175 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_35.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_35.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_35.\serving.\cpu.\decode.$procdff$4174 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_35.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_35.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_35.\serving.\cpu.\decode.$procdff$4173 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_35.serving.ram.rdata [6], Q = \corescorecore.core_35.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_35.\serving.\cpu.\decode.$procdff$4168 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_35.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_35.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_35.\serving.\cpu.\decode.$procdff$4167 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_35.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_35.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_35.\serving.\cpu.\decode.$procdff$4166 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_35.serving.ram.rdata [7], Q = \corescorecore.core_35.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_35.\serving.\cpu.\decode.$procdff$4165 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_35.serving.ram.rdata [0] \corescorecore.core_35.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_35.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_35.\serving.\cpu.\decode.$procdff$4163 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_35.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_35.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_35.\serving.\cpu.\ctrl.$procdff$4183 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_35.\serving.\cpu.\ctrl.$procmux$3518_Y, Q = \corescorecore.core_35.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$6385 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_35.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_35.\serving.\cpu.\ctrl.$procdff$4182 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_35.\serving.\cpu.\ctrl.$procmux$3526_Y, Q = \corescorecore.core_35.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$6391 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_35.serving.cpu.ctrl.new_pc \corescorecore.core_35.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_35.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_35.\serving.\cpu.\bufreg.$procdff$4180 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_35.serving.cpu.bufreg.q, Q = \corescorecore.core_35.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_35.\serving.\cpu.\bufreg.$procdff$4180 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_35.serving.cpu.bufreg.q, Q = \corescorecore.core_35.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_35.\serving.\cpu.\bufreg.$procdff$4179 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_35.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2204_Y \corescorecore.core_35.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_35.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_35.\serving.\cpu.\alu.\shift.$procdff$4153 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_35.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2392_Y, Q = \corescorecore.core_35.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_35.\serving.\cpu.\alu.\shift.$procdff$4152 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_35.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391_Y, Q = \corescorecore.core_35.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_35.\serving.\cpu.\alu.$procdff$4188 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_35.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_35.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_35.\serving.\cpu.\alu.$procdff$4187 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_35.serving.cpu.alu.shamt_ser \corescorecore.core_35.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_35.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_35.\serving.\cpu.\alu.$procdff$4186 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_35.serving.cpu.alu.result_lt, Q = \corescorecore.core_35.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_34.\w2s.$procdff$4070 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_34.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_34.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_34.\serving.\rf_ram_if.$procdff$4061 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_34.\serving.\rf_ram_if.$procmux$2996_Y, Q = \corescorecore.core_34.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6402 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_34.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_34.\serving.\rf_ram_if.$procdff$4060 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_34.\serving.\rf_ram_if.$procmux$3000_Y, Q = \corescorecore.core_34.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$6404 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_34.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543_Y, Q = \corescorecore.core_34.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_34.\serving.\rf_ram_if.$procdff$4059 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_34.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_34.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_34.\serving.\rf_ram_if.$procdff$4057 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_34.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549_Y, Q = \corescorecore.core_34.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_34.\serving.\rf_ram_if.$procdff$4056 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_34.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_34.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_34.\serving.\rf_ram_if.$procdff$4055 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_34.serving.ram.rdata [7], Q = \corescorecore.core_34.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_34.\serving.\rf_ram_if.$procdff$4052 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_34.serving.ram.rdata [7], Q = \corescorecore.core_34.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_34.\serving.\ram.$procdff$3947 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_34.serving.ram.rdata, Q = \corescorecore.core_34.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_34.\serving.\ram.$procdff$3947 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_34.serving.ram.rdata, Q = \corescorecore.core_34.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_34.\serving.\ram.$procdff$3947 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_34.serving.ram.rdata, Q = \corescorecore.core_34.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_34.\serving.\ram.$procdff$3946 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_34.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1001_Y, Q = \corescorecore.core_34.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_34.\serving.\cpu.\state.$procdff$4162 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_34.\serving.\cpu.\state.$procmux$3446_Y, Q = \corescorecore.core_34.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6417 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_34.serving.cpu.state.o_init, Q = \corescorecore.core_34.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_34.\serving.\cpu.\state.$procdff$4161 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_34.\serving.\cpu.\state.$procmux$3450_Y, Q = \corescorecore.core_34.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$6419 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_34.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_34.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_34.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_34.\serving.\cpu.\state.$procdff$4160 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_34.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382_Y, Q = \corescorecore.core_34.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_34.\serving.\cpu.\state.$procdff$4158 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_34.\serving.\cpu.\state.$procmux$3454_Y, Q = \corescorecore.core_34.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6422 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_34.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2374_Y, Q = \corescorecore.core_34.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_34.\serving.\cpu.\state.$procdff$4156 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_34.\serving.\cpu.\state.$procmux$3458_Y, Q = \corescorecore.core_34.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6424 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_34.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_34.\serving.\cpu.\state.$procdff$4155 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_34.\serving.\cpu.\state.$procmux$3462_Y, Q = \corescorecore.core_34.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6426 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_34.serving.cpu.state.two_stage_op, Q = \corescorecore.core_34.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_34.\serving.\cpu.\mem_if.$procdff$4194 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_34.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_34.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_34.\serving.\cpu.\mem_if.$procdff$4193 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_34.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_34.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_34.\serving.\cpu.\decode.$procdff$4178 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_34.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_34.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_34.\serving.\cpu.\decode.$procdff$4177 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_34.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_34.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_34.\serving.\cpu.\decode.$procdff$4176 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_34.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_34.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_34.\serving.\cpu.\decode.$procdff$4175 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_34.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_34.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_34.\serving.\cpu.\decode.$procdff$4174 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_34.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_34.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_34.\serving.\cpu.\decode.$procdff$4173 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_34.serving.ram.rdata [6], Q = \corescorecore.core_34.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_34.\serving.\cpu.\decode.$procdff$4168 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_34.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_34.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_34.\serving.\cpu.\decode.$procdff$4167 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_34.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_34.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_34.\serving.\cpu.\decode.$procdff$4166 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_34.serving.ram.rdata [7], Q = \corescorecore.core_34.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_34.\serving.\cpu.\decode.$procdff$4165 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_34.serving.ram.rdata [0] \corescorecore.core_34.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_34.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_34.\serving.\cpu.\decode.$procdff$4163 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_34.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_34.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_34.\serving.\cpu.\ctrl.$procdff$4183 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_34.\serving.\cpu.\ctrl.$procmux$3518_Y, Q = \corescorecore.core_34.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$6453 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_34.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_34.\serving.\cpu.\ctrl.$procdff$4182 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_34.\serving.\cpu.\ctrl.$procmux$3526_Y, Q = \corescorecore.core_34.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$6459 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_34.serving.cpu.ctrl.new_pc \corescorecore.core_34.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_34.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_34.\serving.\cpu.\bufreg.$procdff$4180 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_34.serving.cpu.bufreg.q, Q = \corescorecore.core_34.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_34.\serving.\cpu.\bufreg.$procdff$4180 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_34.serving.cpu.bufreg.q, Q = \corescorecore.core_34.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_34.\serving.\cpu.\bufreg.$procdff$4179 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_34.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2204_Y \corescorecore.core_34.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_34.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_34.\serving.\cpu.\alu.\shift.$procdff$4153 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_34.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2392_Y, Q = \corescorecore.core_34.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_34.\serving.\cpu.\alu.\shift.$procdff$4152 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_34.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391_Y, Q = \corescorecore.core_34.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_34.\serving.\cpu.\alu.$procdff$4188 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_34.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_34.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_34.\serving.\cpu.\alu.$procdff$4187 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_34.serving.cpu.alu.shamt_ser \corescorecore.core_34.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_34.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_34.\serving.\cpu.\alu.$procdff$4186 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_34.serving.cpu.alu.result_lt, Q = \corescorecore.core_34.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_33.\w2s.$procdff$4070 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_33.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_33.\serving.\rf_ram_if.$procdff$4061 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\rf_ram_if.$procmux$2996_Y, Q = \corescorecore.core_33.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6470 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_33.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_33.\serving.\rf_ram_if.$procdff$4060 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\rf_ram_if.$procmux$3000_Y, Q = \corescorecore.core_33.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$6472 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543_Y, Q = \corescorecore.core_33.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_33.\serving.\rf_ram_if.$procdff$4059 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_33.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_33.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_33.\serving.\rf_ram_if.$procdff$4057 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549_Y, Q = \corescorecore.core_33.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_33.\serving.\rf_ram_if.$procdff$4056 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_33.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_33.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_33.\serving.\rf_ram_if.$procdff$4055 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_33.serving.ram.rdata [7], Q = \corescorecore.core_33.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_33.\serving.\rf_ram_if.$procdff$4052 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_33.serving.ram.rdata [7], Q = \corescorecore.core_33.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\ram.$procdff$3939 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_33.serving.ram.rdata, Q = \corescorecore.core_33.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\ram.$procdff$3939 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_33.serving.ram.rdata, Q = \corescorecore.core_33.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\ram.$procdff$3939 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_33.serving.ram.rdata, Q = \corescorecore.core_33.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\ram.$procdff$3938 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1033_Y, Q = \corescorecore.core_33.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_33.\serving.\cpu.\state.$procdff$4162 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\cpu.\state.$procmux$3446_Y, Q = \corescorecore.core_33.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6485 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_33.serving.cpu.state.o_init, Q = \corescorecore.core_33.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_33.\serving.\cpu.\state.$procdff$4161 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\cpu.\state.$procmux$3450_Y, Q = \corescorecore.core_33.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$6487 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_33.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_33.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_33.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_33.\serving.\cpu.\state.$procdff$4160 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382_Y, Q = \corescorecore.core_33.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_33.\serving.\cpu.\state.$procdff$4158 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\cpu.\state.$procmux$3454_Y, Q = \corescorecore.core_33.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6490 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2374_Y, Q = \corescorecore.core_33.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_33.\serving.\cpu.\state.$procdff$4156 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\cpu.\state.$procmux$3458_Y, Q = \corescorecore.core_33.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6492 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_33.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_33.\serving.\cpu.\state.$procdff$4155 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\cpu.\state.$procmux$3462_Y, Q = \corescorecore.core_33.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6494 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_33.serving.cpu.state.two_stage_op, Q = \corescorecore.core_33.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\cpu.\mem_if.$procdff$4194 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_33.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\cpu.\mem_if.$procdff$4193 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_33.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_33.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\cpu.\decode.$procdff$4178 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_33.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\cpu.\decode.$procdff$4177 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_33.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\cpu.\decode.$procdff$4176 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_33.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\cpu.\decode.$procdff$4175 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_33.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\cpu.\decode.$procdff$4174 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_33.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\cpu.\decode.$procdff$4173 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_33.serving.ram.rdata [6], Q = \corescorecore.core_33.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\cpu.\decode.$procdff$4168 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_33.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_33.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\cpu.\decode.$procdff$4167 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_33.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_33.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\cpu.\decode.$procdff$4166 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_33.serving.ram.rdata [7], Q = \corescorecore.core_33.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\cpu.\decode.$procdff$4165 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_33.serving.ram.rdata [0] \corescorecore.core_33.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_33.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\cpu.\decode.$procdff$4163 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_33.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_33.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_33.\serving.\cpu.\ctrl.$procdff$4183 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\cpu.\ctrl.$procmux$3518_Y, Q = \corescorecore.core_33.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$6521 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_33.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_33.\serving.\cpu.\ctrl.$procdff$4182 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\cpu.\ctrl.$procmux$3526_Y, Q = \corescorecore.core_33.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$6527 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_33.serving.cpu.ctrl.new_pc \corescorecore.core_33.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_33.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\cpu.\bufreg.$procdff$4180 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_33.serving.cpu.bufreg.q, Q = \corescorecore.core_33.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\cpu.\bufreg.$procdff$4180 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_33.serving.cpu.bufreg.q, Q = \corescorecore.core_33.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\cpu.\bufreg.$procdff$4179 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_33.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2204_Y \corescorecore.core_33.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_33.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\cpu.\alu.\shift.$procdff$4153 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2392_Y, Q = \corescorecore.core_33.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_33.\serving.\cpu.\alu.\shift.$procdff$4152 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_33.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391_Y, Q = \corescorecore.core_33.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\cpu.\alu.$procdff$4188 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_33.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_33.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\cpu.\alu.$procdff$4187 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_33.serving.cpu.alu.shamt_ser \corescorecore.core_33.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_33.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_33.\serving.\cpu.\alu.$procdff$4186 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_33.serving.cpu.alu.result_lt, Q = \corescorecore.core_33.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_32.\w2s.$procdff$4070 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_32.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_32.\serving.\rf_ram_if.$procdff$4061 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\rf_ram_if.$procmux$2996_Y, Q = \corescorecore.core_32.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6538 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_32.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_32.\serving.\rf_ram_if.$procdff$4060 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\rf_ram_if.$procmux$3000_Y, Q = \corescorecore.core_32.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$6540 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543_Y, Q = \corescorecore.core_32.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_32.\serving.\rf_ram_if.$procdff$4059 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_32.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_32.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_32.\serving.\rf_ram_if.$procdff$4057 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549_Y, Q = \corescorecore.core_32.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_32.\serving.\rf_ram_if.$procdff$4056 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_32.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_32.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_32.\serving.\rf_ram_if.$procdff$4055 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_32.serving.ram.rdata [7], Q = \corescorecore.core_32.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_32.\serving.\rf_ram_if.$procdff$4052 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_32.serving.ram.rdata [7], Q = \corescorecore.core_32.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\ram.$procdff$3931 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_32.serving.ram.rdata, Q = \corescorecore.core_32.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\ram.$procdff$3931 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_32.serving.ram.rdata, Q = \corescorecore.core_32.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\ram.$procdff$3931 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_32.serving.ram.rdata, Q = \corescorecore.core_32.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\ram.$procdff$3930 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1065_Y, Q = \corescorecore.core_32.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_32.\serving.\cpu.\state.$procdff$4162 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\cpu.\state.$procmux$3446_Y, Q = \corescorecore.core_32.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6553 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_32.serving.cpu.state.o_init, Q = \corescorecore.core_32.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_32.\serving.\cpu.\state.$procdff$4161 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\cpu.\state.$procmux$3450_Y, Q = \corescorecore.core_32.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$6555 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_32.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_32.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_32.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_32.\serving.\cpu.\state.$procdff$4160 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382_Y, Q = \corescorecore.core_32.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_32.\serving.\cpu.\state.$procdff$4158 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\cpu.\state.$procmux$3454_Y, Q = \corescorecore.core_32.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6558 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2374_Y, Q = \corescorecore.core_32.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_32.\serving.\cpu.\state.$procdff$4156 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\cpu.\state.$procmux$3458_Y, Q = \corescorecore.core_32.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6560 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_32.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_32.\serving.\cpu.\state.$procdff$4155 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\cpu.\state.$procmux$3462_Y, Q = \corescorecore.core_32.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6562 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_32.serving.cpu.state.two_stage_op, Q = \corescorecore.core_32.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\cpu.\mem_if.$procdff$4194 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_32.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\cpu.\mem_if.$procdff$4193 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_32.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_32.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\cpu.\decode.$procdff$4178 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_32.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\cpu.\decode.$procdff$4177 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_32.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\cpu.\decode.$procdff$4176 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_32.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\cpu.\decode.$procdff$4175 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_32.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\cpu.\decode.$procdff$4174 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_32.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\cpu.\decode.$procdff$4173 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_32.serving.ram.rdata [6], Q = \corescorecore.core_32.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\cpu.\decode.$procdff$4168 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_32.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_32.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\cpu.\decode.$procdff$4167 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_32.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_32.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\cpu.\decode.$procdff$4166 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_32.serving.ram.rdata [7], Q = \corescorecore.core_32.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\cpu.\decode.$procdff$4165 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_32.serving.ram.rdata [0] \corescorecore.core_32.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_32.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\cpu.\decode.$procdff$4163 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_32.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_32.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_32.\serving.\cpu.\ctrl.$procdff$4183 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\cpu.\ctrl.$procmux$3518_Y, Q = \corescorecore.core_32.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$6589 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_32.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_32.\serving.\cpu.\ctrl.$procdff$4182 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\cpu.\ctrl.$procmux$3526_Y, Q = \corescorecore.core_32.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$6595 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_32.serving.cpu.ctrl.new_pc \corescorecore.core_32.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_32.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\cpu.\bufreg.$procdff$4180 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_32.serving.cpu.bufreg.q, Q = \corescorecore.core_32.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\cpu.\bufreg.$procdff$4180 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_32.serving.cpu.bufreg.q, Q = \corescorecore.core_32.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\cpu.\bufreg.$procdff$4179 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_32.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2204_Y \corescorecore.core_32.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_32.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\cpu.\alu.\shift.$procdff$4153 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2392_Y, Q = \corescorecore.core_32.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_32.\serving.\cpu.\alu.\shift.$procdff$4152 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_32.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391_Y, Q = \corescorecore.core_32.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\cpu.\alu.$procdff$4188 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_32.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_32.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\cpu.\alu.$procdff$4187 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_32.serving.cpu.alu.shamt_ser \corescorecore.core_32.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_32.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_32.\serving.\cpu.\alu.$procdff$4186 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_32.serving.cpu.alu.result_lt, Q = \corescorecore.core_32.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_31.\w2s.$procdff$4070 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_31.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_31.\serving.\rf_ram_if.$procdff$4061 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\rf_ram_if.$procmux$2996_Y, Q = \corescorecore.core_31.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6606 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_31.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_31.\serving.\rf_ram_if.$procdff$4060 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\rf_ram_if.$procmux$3000_Y, Q = \corescorecore.core_31.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$6608 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543_Y, Q = \corescorecore.core_31.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_31.\serving.\rf_ram_if.$procdff$4059 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_31.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_31.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_31.\serving.\rf_ram_if.$procdff$4057 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549_Y, Q = \corescorecore.core_31.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_31.\serving.\rf_ram_if.$procdff$4056 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_31.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_31.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_31.\serving.\rf_ram_if.$procdff$4055 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_31.serving.ram.rdata [7], Q = \corescorecore.core_31.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_31.\serving.\rf_ram_if.$procdff$4052 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_31.serving.ram.rdata [7], Q = \corescorecore.core_31.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\ram.$procdff$3923 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_31.serving.ram.rdata, Q = \corescorecore.core_31.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\ram.$procdff$3923 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_31.serving.ram.rdata, Q = \corescorecore.core_31.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\ram.$procdff$3923 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_31.serving.ram.rdata, Q = \corescorecore.core_31.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\ram.$procdff$3922 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1097_Y, Q = \corescorecore.core_31.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_31.\serving.\cpu.\state.$procdff$4162 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\cpu.\state.$procmux$3446_Y, Q = \corescorecore.core_31.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6621 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_31.serving.cpu.state.o_init, Q = \corescorecore.core_31.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_31.\serving.\cpu.\state.$procdff$4161 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\cpu.\state.$procmux$3450_Y, Q = \corescorecore.core_31.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$6623 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_31.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_31.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_31.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_31.\serving.\cpu.\state.$procdff$4160 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382_Y, Q = \corescorecore.core_31.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_31.\serving.\cpu.\state.$procdff$4158 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\cpu.\state.$procmux$3454_Y, Q = \corescorecore.core_31.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6626 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2374_Y, Q = \corescorecore.core_31.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_31.\serving.\cpu.\state.$procdff$4156 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\cpu.\state.$procmux$3458_Y, Q = \corescorecore.core_31.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6628 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_31.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_31.\serving.\cpu.\state.$procdff$4155 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\cpu.\state.$procmux$3462_Y, Q = \corescorecore.core_31.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6630 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_31.serving.cpu.state.two_stage_op, Q = \corescorecore.core_31.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\cpu.\mem_if.$procdff$4194 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_31.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\cpu.\mem_if.$procdff$4193 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_31.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_31.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\cpu.\decode.$procdff$4178 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_31.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\cpu.\decode.$procdff$4177 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_31.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\cpu.\decode.$procdff$4176 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_31.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\cpu.\decode.$procdff$4175 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_31.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\cpu.\decode.$procdff$4174 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_31.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\cpu.\decode.$procdff$4173 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_31.serving.ram.rdata [6], Q = \corescorecore.core_31.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\cpu.\decode.$procdff$4168 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_31.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_31.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\cpu.\decode.$procdff$4167 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_31.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_31.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\cpu.\decode.$procdff$4166 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_31.serving.ram.rdata [7], Q = \corescorecore.core_31.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\cpu.\decode.$procdff$4165 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_31.serving.ram.rdata [0] \corescorecore.core_31.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_31.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\cpu.\decode.$procdff$4163 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_31.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_31.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_31.\serving.\cpu.\ctrl.$procdff$4183 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\cpu.\ctrl.$procmux$3518_Y, Q = \corescorecore.core_31.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$6657 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_31.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_31.\serving.\cpu.\ctrl.$procdff$4182 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\cpu.\ctrl.$procmux$3526_Y, Q = \corescorecore.core_31.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$6663 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_31.serving.cpu.ctrl.new_pc \corescorecore.core_31.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_31.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\cpu.\bufreg.$procdff$4180 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_31.serving.cpu.bufreg.q, Q = \corescorecore.core_31.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\cpu.\bufreg.$procdff$4180 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_31.serving.cpu.bufreg.q, Q = \corescorecore.core_31.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\cpu.\bufreg.$procdff$4179 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_31.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2204_Y \corescorecore.core_31.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_31.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\cpu.\alu.\shift.$procdff$4153 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2392_Y, Q = \corescorecore.core_31.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_31.\serving.\cpu.\alu.\shift.$procdff$4152 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_31.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391_Y, Q = \corescorecore.core_31.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\cpu.\alu.$procdff$4188 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_31.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_31.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\cpu.\alu.$procdff$4187 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_31.serving.cpu.alu.shamt_ser \corescorecore.core_31.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_31.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_31.\serving.\cpu.\alu.$procdff$4186 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_31.serving.cpu.alu.result_lt, Q = \corescorecore.core_31.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_30.\w2s.$procdff$4070 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_30.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_30.\serving.\rf_ram_if.$procdff$4061 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\rf_ram_if.$procmux$2996_Y, Q = \corescorecore.core_30.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6674 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_30.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_30.\serving.\rf_ram_if.$procdff$4060 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\rf_ram_if.$procmux$3000_Y, Q = \corescorecore.core_30.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$6676 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543_Y, Q = \corescorecore.core_30.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_30.\serving.\rf_ram_if.$procdff$4059 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_30.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_30.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_30.\serving.\rf_ram_if.$procdff$4057 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549_Y, Q = \corescorecore.core_30.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_30.\serving.\rf_ram_if.$procdff$4056 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_30.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_30.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_30.\serving.\rf_ram_if.$procdff$4055 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_30.serving.ram.rdata [7], Q = \corescorecore.core_30.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_30.\serving.\rf_ram_if.$procdff$4052 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_30.serving.ram.rdata [7], Q = \corescorecore.core_30.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\ram.$procdff$3915 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_30.serving.ram.rdata, Q = \corescorecore.core_30.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\ram.$procdff$3915 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_30.serving.ram.rdata, Q = \corescorecore.core_30.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\ram.$procdff$3915 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_30.serving.ram.rdata, Q = \corescorecore.core_30.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\ram.$procdff$3914 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1129_Y, Q = \corescorecore.core_30.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_30.\serving.\cpu.\state.$procdff$4162 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\cpu.\state.$procmux$3446_Y, Q = \corescorecore.core_30.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6689 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_30.serving.cpu.state.o_init, Q = \corescorecore.core_30.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_30.\serving.\cpu.\state.$procdff$4161 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\cpu.\state.$procmux$3450_Y, Q = \corescorecore.core_30.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$6691 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_30.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_30.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_30.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_30.\serving.\cpu.\state.$procdff$4160 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382_Y, Q = \corescorecore.core_30.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_30.\serving.\cpu.\state.$procdff$4158 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\cpu.\state.$procmux$3454_Y, Q = \corescorecore.core_30.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6694 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2374_Y, Q = \corescorecore.core_30.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_30.\serving.\cpu.\state.$procdff$4156 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\cpu.\state.$procmux$3458_Y, Q = \corescorecore.core_30.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6696 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_30.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_30.\serving.\cpu.\state.$procdff$4155 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\cpu.\state.$procmux$3462_Y, Q = \corescorecore.core_30.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6698 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_30.serving.cpu.state.two_stage_op, Q = \corescorecore.core_30.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\cpu.\mem_if.$procdff$4194 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_30.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\cpu.\mem_if.$procdff$4193 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_30.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_30.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\cpu.\decode.$procdff$4178 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_30.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\cpu.\decode.$procdff$4177 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_30.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\cpu.\decode.$procdff$4176 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_30.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\cpu.\decode.$procdff$4175 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_30.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\cpu.\decode.$procdff$4174 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_30.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\cpu.\decode.$procdff$4173 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_30.serving.ram.rdata [6], Q = \corescorecore.core_30.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\cpu.\decode.$procdff$4168 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_30.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_30.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\cpu.\decode.$procdff$4167 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_30.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_30.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\cpu.\decode.$procdff$4166 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_30.serving.ram.rdata [7], Q = \corescorecore.core_30.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\cpu.\decode.$procdff$4165 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_30.serving.ram.rdata [0] \corescorecore.core_30.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_30.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\cpu.\decode.$procdff$4163 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_30.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_30.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_30.\serving.\cpu.\ctrl.$procdff$4183 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\cpu.\ctrl.$procmux$3518_Y, Q = \corescorecore.core_30.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$6725 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_30.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_30.\serving.\cpu.\ctrl.$procdff$4182 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\cpu.\ctrl.$procmux$3526_Y, Q = \corescorecore.core_30.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$6731 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_30.serving.cpu.ctrl.new_pc \corescorecore.core_30.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_30.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\cpu.\bufreg.$procdff$4180 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_30.serving.cpu.bufreg.q, Q = \corescorecore.core_30.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\cpu.\bufreg.$procdff$4180 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_30.serving.cpu.bufreg.q, Q = \corescorecore.core_30.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\cpu.\bufreg.$procdff$4179 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_30.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2204_Y \corescorecore.core_30.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_30.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\cpu.\alu.\shift.$procdff$4153 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2392_Y, Q = \corescorecore.core_30.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_30.\serving.\cpu.\alu.\shift.$procdff$4152 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_30.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391_Y, Q = \corescorecore.core_30.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\cpu.\alu.$procdff$4188 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_30.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_30.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\cpu.\alu.$procdff$4187 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_30.serving.cpu.alu.shamt_ser \corescorecore.core_30.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_30.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_30.\serving.\cpu.\alu.$procdff$4186 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_30.serving.cpu.alu.result_lt, Q = \corescorecore.core_30.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_3.\w2s.$procdff$4070 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_3.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$procdff$4061 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$procmux$2996_Y, Q = \corescorecore.core_3.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6742 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_3.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$procdff$4060 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$procmux$3000_Y, Q = \corescorecore.core_3.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$6744 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543_Y, Q = \corescorecore.core_3.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$procdff$4059 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_3.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$procdff$4057 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549_Y, Q = \corescorecore.core_3.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$procdff$4056 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_3.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$procdff$4055 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.ram.rdata [7], Q = \corescorecore.core_3.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$procdff$4052 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.ram.rdata [7], Q = \corescorecore.core_3.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\ram.$procdff$4226 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.ram.rdata, Q = \corescorecore.core_3.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\ram.$procdff$4226 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.ram.rdata, Q = \corescorecore.core_3.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\ram.$procdff$4226 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.ram.rdata, Q = \corescorecore.core_3.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\ram.$procdff$4225 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1993_Y, Q = \corescorecore.core_3.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_3.\serving.\cpu.\state.$procdff$4162 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\cpu.\state.$procmux$3446_Y, Q = \corescorecore.core_3.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6757 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.cpu.state.o_init, Q = \corescorecore.core_3.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_3.\serving.\cpu.\state.$procdff$4161 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\cpu.\state.$procmux$3450_Y, Q = \corescorecore.core_3.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$6759 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_3.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_3.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_3.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_3.\serving.\cpu.\state.$procdff$4160 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382_Y, Q = \corescorecore.core_3.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_3.\serving.\cpu.\state.$procdff$4158 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\cpu.\state.$procmux$3454_Y, Q = \corescorecore.core_3.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6762 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2374_Y, Q = \corescorecore.core_3.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_3.\serving.\cpu.\state.$procdff$4156 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\cpu.\state.$procmux$3458_Y, Q = \corescorecore.core_3.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6764 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_3.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_3.\serving.\cpu.\state.$procdff$4155 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\cpu.\state.$procmux$3462_Y, Q = \corescorecore.core_3.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6766 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.cpu.state.two_stage_op, Q = \corescorecore.core_3.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\mem_if.$procdff$4194 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_3.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\mem_if.$procdff$4193 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_3.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\decode.$procdff$4178 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_3.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\decode.$procdff$4177 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_3.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\decode.$procdff$4176 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_3.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\decode.$procdff$4175 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_3.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\decode.$procdff$4174 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_3.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\decode.$procdff$4173 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.ram.rdata [6], Q = \corescorecore.core_3.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\decode.$procdff$4168 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_3.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\decode.$procdff$4167 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_3.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\decode.$procdff$4166 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.ram.rdata [7], Q = \corescorecore.core_3.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\decode.$procdff$4165 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_3.serving.ram.rdata [0] \corescorecore.core_3.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_3.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\decode.$procdff$4163 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_3.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_3.\serving.\cpu.\ctrl.$procdff$4183 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\cpu.\ctrl.$procmux$3518_Y, Q = \corescorecore.core_3.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$6793 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_3.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_3.\serving.\cpu.\ctrl.$procdff$4182 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\cpu.\ctrl.$procmux$3526_Y, Q = \corescorecore.core_3.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$6799 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_3.serving.cpu.ctrl.new_pc \corescorecore.core_3.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_3.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\bufreg.$procdff$4180 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.cpu.bufreg.q, Q = \corescorecore.core_3.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\bufreg.$procdff$4180 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.cpu.bufreg.q, Q = \corescorecore.core_3.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\bufreg.$procdff$4179 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_3.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2204_Y \corescorecore.core_3.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_3.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\alu.\shift.$procdff$4153 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2392_Y, Q = \corescorecore.core_3.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_3.\serving.\cpu.\alu.\shift.$procdff$4152 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_3.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391_Y, Q = \corescorecore.core_3.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\alu.$procdff$4188 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_3.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\alu.$procdff$4187 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_3.serving.cpu.alu.shamt_ser \corescorecore.core_3.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_3.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_3.\serving.\cpu.\alu.$procdff$4186 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.cpu.alu.result_lt, Q = \corescorecore.core_3.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_29.\w2s.$procdff$4070 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_29.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_29.\serving.\rf_ram_if.$procdff$4061 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\rf_ram_if.$procmux$2996_Y, Q = \corescorecore.core_29.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6810 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_29.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_29.\serving.\rf_ram_if.$procdff$4060 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\rf_ram_if.$procmux$3000_Y, Q = \corescorecore.core_29.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$6812 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543_Y, Q = \corescorecore.core_29.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_29.\serving.\rf_ram_if.$procdff$4059 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_29.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_29.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_29.\serving.\rf_ram_if.$procdff$4057 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549_Y, Q = \corescorecore.core_29.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_29.\serving.\rf_ram_if.$procdff$4056 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_29.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_29.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_29.\serving.\rf_ram_if.$procdff$4055 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_29.serving.ram.rdata [7], Q = \corescorecore.core_29.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_29.\serving.\rf_ram_if.$procdff$4052 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_29.serving.ram.rdata [7], Q = \corescorecore.core_29.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\ram.$procdff$3907 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_29.serving.ram.rdata, Q = \corescorecore.core_29.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\ram.$procdff$3907 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_29.serving.ram.rdata, Q = \corescorecore.core_29.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\ram.$procdff$3907 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_29.serving.ram.rdata, Q = \corescorecore.core_29.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\ram.$procdff$3906 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1161_Y, Q = \corescorecore.core_29.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_29.\serving.\cpu.\state.$procdff$4162 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\cpu.\state.$procmux$3446_Y, Q = \corescorecore.core_29.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6825 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_29.serving.cpu.state.o_init, Q = \corescorecore.core_29.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_29.\serving.\cpu.\state.$procdff$4161 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\cpu.\state.$procmux$3450_Y, Q = \corescorecore.core_29.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$6827 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_29.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_29.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_29.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_29.\serving.\cpu.\state.$procdff$4160 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382_Y, Q = \corescorecore.core_29.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_29.\serving.\cpu.\state.$procdff$4158 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\cpu.\state.$procmux$3454_Y, Q = \corescorecore.core_29.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6830 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2374_Y, Q = \corescorecore.core_29.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_29.\serving.\cpu.\state.$procdff$4156 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\cpu.\state.$procmux$3458_Y, Q = \corescorecore.core_29.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6832 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_29.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_29.\serving.\cpu.\state.$procdff$4155 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\cpu.\state.$procmux$3462_Y, Q = \corescorecore.core_29.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6834 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_29.serving.cpu.state.two_stage_op, Q = \corescorecore.core_29.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\cpu.\mem_if.$procdff$4194 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_29.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\cpu.\mem_if.$procdff$4193 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_29.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_29.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\cpu.\decode.$procdff$4178 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_29.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\cpu.\decode.$procdff$4177 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_29.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\cpu.\decode.$procdff$4176 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_29.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\cpu.\decode.$procdff$4175 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_29.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\cpu.\decode.$procdff$4174 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_29.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\cpu.\decode.$procdff$4173 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_29.serving.ram.rdata [6], Q = \corescorecore.core_29.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\cpu.\decode.$procdff$4168 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_29.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_29.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\cpu.\decode.$procdff$4167 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_29.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_29.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\cpu.\decode.$procdff$4166 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_29.serving.ram.rdata [7], Q = \corescorecore.core_29.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\cpu.\decode.$procdff$4165 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_29.serving.ram.rdata [0] \corescorecore.core_29.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_29.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\cpu.\decode.$procdff$4163 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_29.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_29.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_29.\serving.\cpu.\ctrl.$procdff$4183 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\cpu.\ctrl.$procmux$3518_Y, Q = \corescorecore.core_29.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$6861 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_29.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_29.\serving.\cpu.\ctrl.$procdff$4182 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\cpu.\ctrl.$procmux$3526_Y, Q = \corescorecore.core_29.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$6867 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_29.serving.cpu.ctrl.new_pc \corescorecore.core_29.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_29.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\cpu.\bufreg.$procdff$4180 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_29.serving.cpu.bufreg.q, Q = \corescorecore.core_29.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\cpu.\bufreg.$procdff$4180 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_29.serving.cpu.bufreg.q, Q = \corescorecore.core_29.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\cpu.\bufreg.$procdff$4179 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_29.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2204_Y \corescorecore.core_29.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_29.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\cpu.\alu.\shift.$procdff$4153 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2392_Y, Q = \corescorecore.core_29.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_29.\serving.\cpu.\alu.\shift.$procdff$4152 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_29.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391_Y, Q = \corescorecore.core_29.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\cpu.\alu.$procdff$4188 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_29.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_29.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\cpu.\alu.$procdff$4187 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_29.serving.cpu.alu.shamt_ser \corescorecore.core_29.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_29.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_29.\serving.\cpu.\alu.$procdff$4186 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_29.serving.cpu.alu.result_lt, Q = \corescorecore.core_29.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_28.\w2s.$procdff$4070 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_28.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_28.\serving.\rf_ram_if.$procdff$4061 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\rf_ram_if.$procmux$2996_Y, Q = \corescorecore.core_28.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6878 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_28.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_28.\serving.\rf_ram_if.$procdff$4060 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\rf_ram_if.$procmux$3000_Y, Q = \corescorecore.core_28.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$6880 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543_Y, Q = \corescorecore.core_28.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_28.\serving.\rf_ram_if.$procdff$4059 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_28.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_28.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_28.\serving.\rf_ram_if.$procdff$4057 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549_Y, Q = \corescorecore.core_28.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_28.\serving.\rf_ram_if.$procdff$4056 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_28.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_28.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_28.\serving.\rf_ram_if.$procdff$4055 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_28.serving.ram.rdata [7], Q = \corescorecore.core_28.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_28.\serving.\rf_ram_if.$procdff$4052 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_28.serving.ram.rdata [7], Q = \corescorecore.core_28.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\ram.$procdff$3899 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_28.serving.ram.rdata, Q = \corescorecore.core_28.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\ram.$procdff$3899 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_28.serving.ram.rdata, Q = \corescorecore.core_28.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\ram.$procdff$3899 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_28.serving.ram.rdata, Q = \corescorecore.core_28.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\ram.$procdff$3898 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1193_Y, Q = \corescorecore.core_28.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_28.\serving.\cpu.\state.$procdff$4162 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\cpu.\state.$procmux$3446_Y, Q = \corescorecore.core_28.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6893 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_28.serving.cpu.state.o_init, Q = \corescorecore.core_28.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_28.\serving.\cpu.\state.$procdff$4161 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\cpu.\state.$procmux$3450_Y, Q = \corescorecore.core_28.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$6895 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_28.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_28.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_28.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_28.\serving.\cpu.\state.$procdff$4160 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382_Y, Q = \corescorecore.core_28.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_28.\serving.\cpu.\state.$procdff$4158 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\cpu.\state.$procmux$3454_Y, Q = \corescorecore.core_28.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6898 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2374_Y, Q = \corescorecore.core_28.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_28.\serving.\cpu.\state.$procdff$4156 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\cpu.\state.$procmux$3458_Y, Q = \corescorecore.core_28.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6900 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_28.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_28.\serving.\cpu.\state.$procdff$4155 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\cpu.\state.$procmux$3462_Y, Q = \corescorecore.core_28.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6902 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_28.serving.cpu.state.two_stage_op, Q = \corescorecore.core_28.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\cpu.\mem_if.$procdff$4194 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_28.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\cpu.\mem_if.$procdff$4193 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_28.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_28.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\cpu.\decode.$procdff$4178 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_28.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\cpu.\decode.$procdff$4177 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_28.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\cpu.\decode.$procdff$4176 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_28.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\cpu.\decode.$procdff$4175 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_28.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\cpu.\decode.$procdff$4174 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_28.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\cpu.\decode.$procdff$4173 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_28.serving.ram.rdata [6], Q = \corescorecore.core_28.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\cpu.\decode.$procdff$4168 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_28.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_28.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\cpu.\decode.$procdff$4167 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_28.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_28.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\cpu.\decode.$procdff$4166 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_28.serving.ram.rdata [7], Q = \corescorecore.core_28.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\cpu.\decode.$procdff$4165 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_28.serving.ram.rdata [0] \corescorecore.core_28.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_28.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\cpu.\decode.$procdff$4163 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_28.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_28.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_28.\serving.\cpu.\ctrl.$procdff$4183 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\cpu.\ctrl.$procmux$3518_Y, Q = \corescorecore.core_28.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$6929 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_28.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_28.\serving.\cpu.\ctrl.$procdff$4182 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\cpu.\ctrl.$procmux$3526_Y, Q = \corescorecore.core_28.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$6935 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_28.serving.cpu.ctrl.new_pc \corescorecore.core_28.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_28.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\cpu.\bufreg.$procdff$4180 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_28.serving.cpu.bufreg.q, Q = \corescorecore.core_28.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\cpu.\bufreg.$procdff$4180 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_28.serving.cpu.bufreg.q, Q = \corescorecore.core_28.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\cpu.\bufreg.$procdff$4179 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_28.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2204_Y \corescorecore.core_28.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_28.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\cpu.\alu.\shift.$procdff$4153 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2392_Y, Q = \corescorecore.core_28.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_28.\serving.\cpu.\alu.\shift.$procdff$4152 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_28.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391_Y, Q = \corescorecore.core_28.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\cpu.\alu.$procdff$4188 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_28.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_28.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\cpu.\alu.$procdff$4187 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_28.serving.cpu.alu.shamt_ser \corescorecore.core_28.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_28.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_28.\serving.\cpu.\alu.$procdff$4186 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_28.serving.cpu.alu.result_lt, Q = \corescorecore.core_28.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_27.\w2s.$procdff$4070 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_27.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_27.\serving.\rf_ram_if.$procdff$4061 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\rf_ram_if.$procmux$2996_Y, Q = \corescorecore.core_27.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6946 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_27.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_27.\serving.\rf_ram_if.$procdff$4060 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\rf_ram_if.$procmux$3000_Y, Q = \corescorecore.core_27.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$6948 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543_Y, Q = \corescorecore.core_27.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_27.\serving.\rf_ram_if.$procdff$4059 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_27.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_27.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_27.\serving.\rf_ram_if.$procdff$4057 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549_Y, Q = \corescorecore.core_27.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_27.\serving.\rf_ram_if.$procdff$4056 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_27.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_27.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_27.\serving.\rf_ram_if.$procdff$4055 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_27.serving.ram.rdata [7], Q = \corescorecore.core_27.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_27.\serving.\rf_ram_if.$procdff$4052 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_27.serving.ram.rdata [7], Q = \corescorecore.core_27.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\ram.$procdff$3891 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_27.serving.ram.rdata, Q = \corescorecore.core_27.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\ram.$procdff$3891 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_27.serving.ram.rdata, Q = \corescorecore.core_27.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\ram.$procdff$3891 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_27.serving.ram.rdata, Q = \corescorecore.core_27.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\ram.$procdff$3890 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1225_Y, Q = \corescorecore.core_27.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_27.\serving.\cpu.\state.$procdff$4162 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\cpu.\state.$procmux$3446_Y, Q = \corescorecore.core_27.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6961 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_27.serving.cpu.state.o_init, Q = \corescorecore.core_27.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_27.\serving.\cpu.\state.$procdff$4161 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\cpu.\state.$procmux$3450_Y, Q = \corescorecore.core_27.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$6963 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_27.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_27.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_27.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_27.\serving.\cpu.\state.$procdff$4160 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382_Y, Q = \corescorecore.core_27.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_27.\serving.\cpu.\state.$procdff$4158 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\cpu.\state.$procmux$3454_Y, Q = \corescorecore.core_27.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6966 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2374_Y, Q = \corescorecore.core_27.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_27.\serving.\cpu.\state.$procdff$4156 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\cpu.\state.$procmux$3458_Y, Q = \corescorecore.core_27.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6968 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_27.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_27.\serving.\cpu.\state.$procdff$4155 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\cpu.\state.$procmux$3462_Y, Q = \corescorecore.core_27.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6970 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_27.serving.cpu.state.two_stage_op, Q = \corescorecore.core_27.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\cpu.\mem_if.$procdff$4194 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_27.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\cpu.\mem_if.$procdff$4193 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_27.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_27.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\cpu.\decode.$procdff$4178 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_27.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\cpu.\decode.$procdff$4177 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_27.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\cpu.\decode.$procdff$4176 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_27.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\cpu.\decode.$procdff$4175 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_27.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\cpu.\decode.$procdff$4174 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_27.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\cpu.\decode.$procdff$4173 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_27.serving.ram.rdata [6], Q = \corescorecore.core_27.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\cpu.\decode.$procdff$4168 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_27.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_27.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\cpu.\decode.$procdff$4167 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_27.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_27.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\cpu.\decode.$procdff$4166 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_27.serving.ram.rdata [7], Q = \corescorecore.core_27.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\cpu.\decode.$procdff$4165 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_27.serving.ram.rdata [0] \corescorecore.core_27.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_27.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\cpu.\decode.$procdff$4163 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_27.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_27.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_27.\serving.\cpu.\ctrl.$procdff$4183 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\cpu.\ctrl.$procmux$3518_Y, Q = \corescorecore.core_27.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$6997 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_27.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_27.\serving.\cpu.\ctrl.$procdff$4182 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\cpu.\ctrl.$procmux$3526_Y, Q = \corescorecore.core_27.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$7003 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_27.serving.cpu.ctrl.new_pc \corescorecore.core_27.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_27.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\cpu.\bufreg.$procdff$4180 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_27.serving.cpu.bufreg.q, Q = \corescorecore.core_27.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\cpu.\bufreg.$procdff$4180 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_27.serving.cpu.bufreg.q, Q = \corescorecore.core_27.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\cpu.\bufreg.$procdff$4179 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_27.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2204_Y \corescorecore.core_27.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_27.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\cpu.\alu.\shift.$procdff$4153 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2392_Y, Q = \corescorecore.core_27.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_27.\serving.\cpu.\alu.\shift.$procdff$4152 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_27.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391_Y, Q = \corescorecore.core_27.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\cpu.\alu.$procdff$4188 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_27.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_27.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\cpu.\alu.$procdff$4187 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_27.serving.cpu.alu.shamt_ser \corescorecore.core_27.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_27.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_27.\serving.\cpu.\alu.$procdff$4186 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_27.serving.cpu.alu.result_lt, Q = \corescorecore.core_27.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_26.\w2s.$procdff$4070 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_26.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_26.\serving.\rf_ram_if.$procdff$4061 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\rf_ram_if.$procmux$2996_Y, Q = \corescorecore.core_26.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7014 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_26.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_26.\serving.\rf_ram_if.$procdff$4060 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\rf_ram_if.$procmux$3000_Y, Q = \corescorecore.core_26.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$7016 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543_Y, Q = \corescorecore.core_26.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_26.\serving.\rf_ram_if.$procdff$4059 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_26.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_26.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_26.\serving.\rf_ram_if.$procdff$4057 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549_Y, Q = \corescorecore.core_26.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_26.\serving.\rf_ram_if.$procdff$4056 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_26.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_26.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_26.\serving.\rf_ram_if.$procdff$4055 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_26.serving.ram.rdata [7], Q = \corescorecore.core_26.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_26.\serving.\rf_ram_if.$procdff$4052 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_26.serving.ram.rdata [7], Q = \corescorecore.core_26.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\ram.$procdff$3883 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_26.serving.ram.rdata, Q = \corescorecore.core_26.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\ram.$procdff$3883 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_26.serving.ram.rdata, Q = \corescorecore.core_26.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\ram.$procdff$3883 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_26.serving.ram.rdata, Q = \corescorecore.core_26.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\ram.$procdff$3882 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1257_Y, Q = \corescorecore.core_26.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_26.\serving.\cpu.\state.$procdff$4162 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\cpu.\state.$procmux$3446_Y, Q = \corescorecore.core_26.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7029 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_26.serving.cpu.state.o_init, Q = \corescorecore.core_26.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_26.\serving.\cpu.\state.$procdff$4161 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\cpu.\state.$procmux$3450_Y, Q = \corescorecore.core_26.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$7031 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_26.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_26.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_26.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_26.\serving.\cpu.\state.$procdff$4160 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382_Y, Q = \corescorecore.core_26.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_26.\serving.\cpu.\state.$procdff$4158 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\cpu.\state.$procmux$3454_Y, Q = \corescorecore.core_26.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7034 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2374_Y, Q = \corescorecore.core_26.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_26.\serving.\cpu.\state.$procdff$4156 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\cpu.\state.$procmux$3458_Y, Q = \corescorecore.core_26.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7036 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_26.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_26.\serving.\cpu.\state.$procdff$4155 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\cpu.\state.$procmux$3462_Y, Q = \corescorecore.core_26.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7038 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_26.serving.cpu.state.two_stage_op, Q = \corescorecore.core_26.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\cpu.\mem_if.$procdff$4194 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_26.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\cpu.\mem_if.$procdff$4193 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_26.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_26.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\cpu.\decode.$procdff$4178 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_26.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\cpu.\decode.$procdff$4177 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_26.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\cpu.\decode.$procdff$4176 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_26.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\cpu.\decode.$procdff$4175 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_26.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\cpu.\decode.$procdff$4174 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_26.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\cpu.\decode.$procdff$4173 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_26.serving.ram.rdata [6], Q = \corescorecore.core_26.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\cpu.\decode.$procdff$4168 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_26.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_26.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\cpu.\decode.$procdff$4167 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_26.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_26.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\cpu.\decode.$procdff$4166 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_26.serving.ram.rdata [7], Q = \corescorecore.core_26.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\cpu.\decode.$procdff$4165 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_26.serving.ram.rdata [0] \corescorecore.core_26.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_26.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\cpu.\decode.$procdff$4163 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_26.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_26.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_26.\serving.\cpu.\ctrl.$procdff$4183 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\cpu.\ctrl.$procmux$3518_Y, Q = \corescorecore.core_26.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$7065 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_26.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_26.\serving.\cpu.\ctrl.$procdff$4182 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\cpu.\ctrl.$procmux$3526_Y, Q = \corescorecore.core_26.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$7071 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_26.serving.cpu.ctrl.new_pc \corescorecore.core_26.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_26.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\cpu.\bufreg.$procdff$4180 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_26.serving.cpu.bufreg.q, Q = \corescorecore.core_26.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\cpu.\bufreg.$procdff$4180 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_26.serving.cpu.bufreg.q, Q = \corescorecore.core_26.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\cpu.\bufreg.$procdff$4179 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_26.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2204_Y \corescorecore.core_26.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_26.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\cpu.\alu.\shift.$procdff$4153 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2392_Y, Q = \corescorecore.core_26.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_26.\serving.\cpu.\alu.\shift.$procdff$4152 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_26.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391_Y, Q = \corescorecore.core_26.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\cpu.\alu.$procdff$4188 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_26.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_26.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\cpu.\alu.$procdff$4187 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_26.serving.cpu.alu.shamt_ser \corescorecore.core_26.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_26.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_26.\serving.\cpu.\alu.$procdff$4186 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_26.serving.cpu.alu.result_lt, Q = \corescorecore.core_26.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_25.\w2s.$procdff$4070 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_25.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_25.\serving.\rf_ram_if.$procdff$4061 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\rf_ram_if.$procmux$2996_Y, Q = \corescorecore.core_25.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7082 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_25.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_25.\serving.\rf_ram_if.$procdff$4060 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\rf_ram_if.$procmux$3000_Y, Q = \corescorecore.core_25.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$7084 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543_Y, Q = \corescorecore.core_25.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_25.\serving.\rf_ram_if.$procdff$4059 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_25.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_25.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_25.\serving.\rf_ram_if.$procdff$4057 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549_Y, Q = \corescorecore.core_25.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_25.\serving.\rf_ram_if.$procdff$4056 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_25.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_25.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_25.\serving.\rf_ram_if.$procdff$4055 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_25.serving.ram.rdata [7], Q = \corescorecore.core_25.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_25.\serving.\rf_ram_if.$procdff$4052 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_25.serving.ram.rdata [7], Q = \corescorecore.core_25.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\ram.$procdff$3875 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_25.serving.ram.rdata, Q = \corescorecore.core_25.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\ram.$procdff$3875 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_25.serving.ram.rdata, Q = \corescorecore.core_25.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\ram.$procdff$3875 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_25.serving.ram.rdata, Q = \corescorecore.core_25.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\ram.$procdff$3874 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1289_Y, Q = \corescorecore.core_25.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_25.\serving.\cpu.\state.$procdff$4162 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\cpu.\state.$procmux$3446_Y, Q = \corescorecore.core_25.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7097 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_25.serving.cpu.state.o_init, Q = \corescorecore.core_25.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_25.\serving.\cpu.\state.$procdff$4161 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\cpu.\state.$procmux$3450_Y, Q = \corescorecore.core_25.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$7099 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_25.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_25.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_25.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_25.\serving.\cpu.\state.$procdff$4160 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382_Y, Q = \corescorecore.core_25.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_25.\serving.\cpu.\state.$procdff$4158 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\cpu.\state.$procmux$3454_Y, Q = \corescorecore.core_25.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7102 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2374_Y, Q = \corescorecore.core_25.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_25.\serving.\cpu.\state.$procdff$4156 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\cpu.\state.$procmux$3458_Y, Q = \corescorecore.core_25.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7104 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_25.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_25.\serving.\cpu.\state.$procdff$4155 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\cpu.\state.$procmux$3462_Y, Q = \corescorecore.core_25.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7106 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_25.serving.cpu.state.two_stage_op, Q = \corescorecore.core_25.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\cpu.\mem_if.$procdff$4194 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_25.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\cpu.\mem_if.$procdff$4193 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_25.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_25.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\cpu.\decode.$procdff$4178 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_25.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\cpu.\decode.$procdff$4177 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_25.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\cpu.\decode.$procdff$4176 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_25.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\cpu.\decode.$procdff$4175 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_25.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\cpu.\decode.$procdff$4174 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_25.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\cpu.\decode.$procdff$4173 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_25.serving.ram.rdata [6], Q = \corescorecore.core_25.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\cpu.\decode.$procdff$4168 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_25.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_25.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\cpu.\decode.$procdff$4167 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_25.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_25.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\cpu.\decode.$procdff$4166 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_25.serving.ram.rdata [7], Q = \corescorecore.core_25.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\cpu.\decode.$procdff$4165 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_25.serving.ram.rdata [0] \corescorecore.core_25.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_25.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\cpu.\decode.$procdff$4163 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_25.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_25.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_25.\serving.\cpu.\ctrl.$procdff$4183 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\cpu.\ctrl.$procmux$3518_Y, Q = \corescorecore.core_25.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$7133 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_25.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_25.\serving.\cpu.\ctrl.$procdff$4182 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\cpu.\ctrl.$procmux$3526_Y, Q = \corescorecore.core_25.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$7139 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_25.serving.cpu.ctrl.new_pc \corescorecore.core_25.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_25.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\cpu.\bufreg.$procdff$4180 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_25.serving.cpu.bufreg.q, Q = \corescorecore.core_25.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\cpu.\bufreg.$procdff$4180 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_25.serving.cpu.bufreg.q, Q = \corescorecore.core_25.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\cpu.\bufreg.$procdff$4179 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_25.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2204_Y \corescorecore.core_25.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_25.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\cpu.\alu.\shift.$procdff$4153 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2392_Y, Q = \corescorecore.core_25.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_25.\serving.\cpu.\alu.\shift.$procdff$4152 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_25.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391_Y, Q = \corescorecore.core_25.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\cpu.\alu.$procdff$4188 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_25.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_25.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\cpu.\alu.$procdff$4187 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_25.serving.cpu.alu.shamt_ser \corescorecore.core_25.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_25.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_25.\serving.\cpu.\alu.$procdff$4186 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_25.serving.cpu.alu.result_lt, Q = \corescorecore.core_25.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_24.\w2s.$procdff$4070 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_24.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_24.\serving.\rf_ram_if.$procdff$4061 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\rf_ram_if.$procmux$2996_Y, Q = \corescorecore.core_24.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7150 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_24.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_24.\serving.\rf_ram_if.$procdff$4060 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\rf_ram_if.$procmux$3000_Y, Q = \corescorecore.core_24.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$7152 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543_Y, Q = \corescorecore.core_24.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_24.\serving.\rf_ram_if.$procdff$4059 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_24.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_24.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_24.\serving.\rf_ram_if.$procdff$4057 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549_Y, Q = \corescorecore.core_24.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_24.\serving.\rf_ram_if.$procdff$4056 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_24.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_24.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_24.\serving.\rf_ram_if.$procdff$4055 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_24.serving.ram.rdata [7], Q = \corescorecore.core_24.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_24.\serving.\rf_ram_if.$procdff$4052 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_24.serving.ram.rdata [7], Q = \corescorecore.core_24.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\ram.$procdff$3867 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_24.serving.ram.rdata, Q = \corescorecore.core_24.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\ram.$procdff$3867 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_24.serving.ram.rdata, Q = \corescorecore.core_24.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\ram.$procdff$3867 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_24.serving.ram.rdata, Q = \corescorecore.core_24.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\ram.$procdff$3866 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1321_Y, Q = \corescorecore.core_24.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_24.\serving.\cpu.\state.$procdff$4162 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\cpu.\state.$procmux$3446_Y, Q = \corescorecore.core_24.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7165 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_24.serving.cpu.state.o_init, Q = \corescorecore.core_24.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_24.\serving.\cpu.\state.$procdff$4161 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\cpu.\state.$procmux$3450_Y, Q = \corescorecore.core_24.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$7167 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_24.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_24.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_24.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_24.\serving.\cpu.\state.$procdff$4160 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382_Y, Q = \corescorecore.core_24.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_24.\serving.\cpu.\state.$procdff$4158 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\cpu.\state.$procmux$3454_Y, Q = \corescorecore.core_24.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7170 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2374_Y, Q = \corescorecore.core_24.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_24.\serving.\cpu.\state.$procdff$4156 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\cpu.\state.$procmux$3458_Y, Q = \corescorecore.core_24.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7172 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_24.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_24.\serving.\cpu.\state.$procdff$4155 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\cpu.\state.$procmux$3462_Y, Q = \corescorecore.core_24.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7174 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_24.serving.cpu.state.two_stage_op, Q = \corescorecore.core_24.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\cpu.\mem_if.$procdff$4194 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_24.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\cpu.\mem_if.$procdff$4193 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_24.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_24.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\cpu.\decode.$procdff$4178 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_24.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\cpu.\decode.$procdff$4177 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_24.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\cpu.\decode.$procdff$4176 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_24.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\cpu.\decode.$procdff$4175 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_24.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\cpu.\decode.$procdff$4174 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_24.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\cpu.\decode.$procdff$4173 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_24.serving.ram.rdata [6], Q = \corescorecore.core_24.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\cpu.\decode.$procdff$4168 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_24.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_24.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\cpu.\decode.$procdff$4167 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_24.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_24.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\cpu.\decode.$procdff$4166 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_24.serving.ram.rdata [7], Q = \corescorecore.core_24.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\cpu.\decode.$procdff$4165 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_24.serving.ram.rdata [0] \corescorecore.core_24.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_24.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\cpu.\decode.$procdff$4163 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_24.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_24.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_24.\serving.\cpu.\ctrl.$procdff$4183 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\cpu.\ctrl.$procmux$3518_Y, Q = \corescorecore.core_24.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$7201 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_24.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_24.\serving.\cpu.\ctrl.$procdff$4182 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\cpu.\ctrl.$procmux$3526_Y, Q = \corescorecore.core_24.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$7207 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_24.serving.cpu.ctrl.new_pc \corescorecore.core_24.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_24.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\cpu.\bufreg.$procdff$4180 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_24.serving.cpu.bufreg.q, Q = \corescorecore.core_24.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\cpu.\bufreg.$procdff$4180 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_24.serving.cpu.bufreg.q, Q = \corescorecore.core_24.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\cpu.\bufreg.$procdff$4179 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_24.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2204_Y \corescorecore.core_24.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_24.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\cpu.\alu.\shift.$procdff$4153 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2392_Y, Q = \corescorecore.core_24.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_24.\serving.\cpu.\alu.\shift.$procdff$4152 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_24.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391_Y, Q = \corescorecore.core_24.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\cpu.\alu.$procdff$4188 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_24.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_24.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\cpu.\alu.$procdff$4187 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_24.serving.cpu.alu.shamt_ser \corescorecore.core_24.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_24.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_24.\serving.\cpu.\alu.$procdff$4186 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_24.serving.cpu.alu.result_lt, Q = \corescorecore.core_24.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_23.\w2s.$procdff$4070 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_23.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_23.\serving.\rf_ram_if.$procdff$4061 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\rf_ram_if.$procmux$2996_Y, Q = \corescorecore.core_23.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7218 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_23.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_23.\serving.\rf_ram_if.$procdff$4060 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\rf_ram_if.$procmux$3000_Y, Q = \corescorecore.core_23.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$7220 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543_Y, Q = \corescorecore.core_23.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_23.\serving.\rf_ram_if.$procdff$4059 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_23.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_23.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_23.\serving.\rf_ram_if.$procdff$4057 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549_Y, Q = \corescorecore.core_23.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_23.\serving.\rf_ram_if.$procdff$4056 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_23.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_23.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_23.\serving.\rf_ram_if.$procdff$4055 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_23.serving.ram.rdata [7], Q = \corescorecore.core_23.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_23.\serving.\rf_ram_if.$procdff$4052 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_23.serving.ram.rdata [7], Q = \corescorecore.core_23.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\ram.$procdff$3859 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_23.serving.ram.rdata, Q = \corescorecore.core_23.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\ram.$procdff$3859 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_23.serving.ram.rdata, Q = \corescorecore.core_23.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\ram.$procdff$3859 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_23.serving.ram.rdata, Q = \corescorecore.core_23.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\ram.$procdff$3858 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1353_Y, Q = \corescorecore.core_23.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_23.\serving.\cpu.\state.$procdff$4162 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\cpu.\state.$procmux$3446_Y, Q = \corescorecore.core_23.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7233 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_23.serving.cpu.state.o_init, Q = \corescorecore.core_23.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_23.\serving.\cpu.\state.$procdff$4161 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\cpu.\state.$procmux$3450_Y, Q = \corescorecore.core_23.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$7235 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_23.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_23.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_23.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_23.\serving.\cpu.\state.$procdff$4160 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382_Y, Q = \corescorecore.core_23.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_23.\serving.\cpu.\state.$procdff$4158 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\cpu.\state.$procmux$3454_Y, Q = \corescorecore.core_23.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7238 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2374_Y, Q = \corescorecore.core_23.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_23.\serving.\cpu.\state.$procdff$4156 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\cpu.\state.$procmux$3458_Y, Q = \corescorecore.core_23.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7240 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_23.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_23.\serving.\cpu.\state.$procdff$4155 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\cpu.\state.$procmux$3462_Y, Q = \corescorecore.core_23.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7242 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_23.serving.cpu.state.two_stage_op, Q = \corescorecore.core_23.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\cpu.\mem_if.$procdff$4194 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_23.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\cpu.\mem_if.$procdff$4193 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_23.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_23.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\cpu.\decode.$procdff$4178 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_23.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\cpu.\decode.$procdff$4177 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_23.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\cpu.\decode.$procdff$4176 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_23.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\cpu.\decode.$procdff$4175 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_23.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\cpu.\decode.$procdff$4174 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_23.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\cpu.\decode.$procdff$4173 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_23.serving.ram.rdata [6], Q = \corescorecore.core_23.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\cpu.\decode.$procdff$4168 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_23.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_23.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\cpu.\decode.$procdff$4167 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_23.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_23.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\cpu.\decode.$procdff$4166 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_23.serving.ram.rdata [7], Q = \corescorecore.core_23.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\cpu.\decode.$procdff$4165 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_23.serving.ram.rdata [0] \corescorecore.core_23.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_23.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\cpu.\decode.$procdff$4163 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_23.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_23.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_23.\serving.\cpu.\ctrl.$procdff$4183 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\cpu.\ctrl.$procmux$3518_Y, Q = \corescorecore.core_23.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$7269 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_23.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_23.\serving.\cpu.\ctrl.$procdff$4182 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\cpu.\ctrl.$procmux$3526_Y, Q = \corescorecore.core_23.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$7275 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_23.serving.cpu.ctrl.new_pc \corescorecore.core_23.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_23.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\cpu.\bufreg.$procdff$4180 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_23.serving.cpu.bufreg.q, Q = \corescorecore.core_23.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\cpu.\bufreg.$procdff$4180 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_23.serving.cpu.bufreg.q, Q = \corescorecore.core_23.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\cpu.\bufreg.$procdff$4179 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_23.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2204_Y \corescorecore.core_23.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_23.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\cpu.\alu.\shift.$procdff$4153 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2392_Y, Q = \corescorecore.core_23.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_23.\serving.\cpu.\alu.\shift.$procdff$4152 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_23.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391_Y, Q = \corescorecore.core_23.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\cpu.\alu.$procdff$4188 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_23.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_23.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\cpu.\alu.$procdff$4187 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_23.serving.cpu.alu.shamt_ser \corescorecore.core_23.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_23.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_23.\serving.\cpu.\alu.$procdff$4186 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_23.serving.cpu.alu.result_lt, Q = \corescorecore.core_23.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_22.\w2s.$procdff$4070 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_22.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_22.\serving.\rf_ram_if.$procdff$4061 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\rf_ram_if.$procmux$2996_Y, Q = \corescorecore.core_22.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7286 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_22.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_22.\serving.\rf_ram_if.$procdff$4060 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\rf_ram_if.$procmux$3000_Y, Q = \corescorecore.core_22.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$7288 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543_Y, Q = \corescorecore.core_22.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_22.\serving.\rf_ram_if.$procdff$4059 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_22.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_22.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_22.\serving.\rf_ram_if.$procdff$4057 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549_Y, Q = \corescorecore.core_22.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_22.\serving.\rf_ram_if.$procdff$4056 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_22.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_22.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_22.\serving.\rf_ram_if.$procdff$4055 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_22.serving.ram.rdata [7], Q = \corescorecore.core_22.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_22.\serving.\rf_ram_if.$procdff$4052 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_22.serving.ram.rdata [7], Q = \corescorecore.core_22.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\ram.$procdff$3851 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_22.serving.ram.rdata, Q = \corescorecore.core_22.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\ram.$procdff$3851 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_22.serving.ram.rdata, Q = \corescorecore.core_22.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\ram.$procdff$3851 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_22.serving.ram.rdata, Q = \corescorecore.core_22.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\ram.$procdff$3850 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1385_Y, Q = \corescorecore.core_22.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_22.\serving.\cpu.\state.$procdff$4162 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\cpu.\state.$procmux$3446_Y, Q = \corescorecore.core_22.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7301 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_22.serving.cpu.state.o_init, Q = \corescorecore.core_22.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_22.\serving.\cpu.\state.$procdff$4161 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\cpu.\state.$procmux$3450_Y, Q = \corescorecore.core_22.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$7303 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_22.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_22.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_22.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_22.\serving.\cpu.\state.$procdff$4160 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382_Y, Q = \corescorecore.core_22.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_22.\serving.\cpu.\state.$procdff$4158 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\cpu.\state.$procmux$3454_Y, Q = \corescorecore.core_22.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7306 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2374_Y, Q = \corescorecore.core_22.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_22.\serving.\cpu.\state.$procdff$4156 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\cpu.\state.$procmux$3458_Y, Q = \corescorecore.core_22.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7308 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_22.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_22.\serving.\cpu.\state.$procdff$4155 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\cpu.\state.$procmux$3462_Y, Q = \corescorecore.core_22.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7310 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_22.serving.cpu.state.two_stage_op, Q = \corescorecore.core_22.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\cpu.\mem_if.$procdff$4194 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_22.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\cpu.\mem_if.$procdff$4193 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_22.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_22.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\cpu.\decode.$procdff$4178 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_22.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\cpu.\decode.$procdff$4177 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_22.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\cpu.\decode.$procdff$4176 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_22.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\cpu.\decode.$procdff$4175 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_22.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\cpu.\decode.$procdff$4174 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_22.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\cpu.\decode.$procdff$4173 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_22.serving.ram.rdata [6], Q = \corescorecore.core_22.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\cpu.\decode.$procdff$4168 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_22.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_22.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\cpu.\decode.$procdff$4167 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_22.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_22.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\cpu.\decode.$procdff$4166 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_22.serving.ram.rdata [7], Q = \corescorecore.core_22.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\cpu.\decode.$procdff$4165 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_22.serving.ram.rdata [0] \corescorecore.core_22.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_22.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\cpu.\decode.$procdff$4163 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_22.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_22.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_22.\serving.\cpu.\ctrl.$procdff$4183 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\cpu.\ctrl.$procmux$3518_Y, Q = \corescorecore.core_22.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$7337 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_22.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_22.\serving.\cpu.\ctrl.$procdff$4182 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\cpu.\ctrl.$procmux$3526_Y, Q = \corescorecore.core_22.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$7343 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_22.serving.cpu.ctrl.new_pc \corescorecore.core_22.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_22.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\cpu.\bufreg.$procdff$4180 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_22.serving.cpu.bufreg.q, Q = \corescorecore.core_22.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\cpu.\bufreg.$procdff$4180 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_22.serving.cpu.bufreg.q, Q = \corescorecore.core_22.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\cpu.\bufreg.$procdff$4179 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_22.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2204_Y \corescorecore.core_22.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_22.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\cpu.\alu.\shift.$procdff$4153 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2392_Y, Q = \corescorecore.core_22.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_22.\serving.\cpu.\alu.\shift.$procdff$4152 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_22.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391_Y, Q = \corescorecore.core_22.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\cpu.\alu.$procdff$4188 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_22.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_22.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\cpu.\alu.$procdff$4187 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_22.serving.cpu.alu.shamt_ser \corescorecore.core_22.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_22.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_22.\serving.\cpu.\alu.$procdff$4186 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_22.serving.cpu.alu.result_lt, Q = \corescorecore.core_22.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_21.\w2s.$procdff$4070 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_21.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$procdff$4061 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$procmux$2996_Y, Q = \corescorecore.core_21.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7354 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_21.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$procdff$4060 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$procmux$3000_Y, Q = \corescorecore.core_21.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$7356 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543_Y, Q = \corescorecore.core_21.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$procdff$4059 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_21.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$procdff$4057 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549_Y, Q = \corescorecore.core_21.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$procdff$4056 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_21.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$procdff$4055 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.ram.rdata [7], Q = \corescorecore.core_21.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$procdff$4052 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.ram.rdata [7], Q = \corescorecore.core_21.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\ram.$procdff$3843 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.ram.rdata, Q = \corescorecore.core_21.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\ram.$procdff$3843 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.ram.rdata, Q = \corescorecore.core_21.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\ram.$procdff$3843 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.ram.rdata, Q = \corescorecore.core_21.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\ram.$procdff$3842 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1417_Y, Q = \corescorecore.core_21.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_21.\serving.\cpu.\state.$procdff$4162 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\cpu.\state.$procmux$3446_Y, Q = \corescorecore.core_21.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7369 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.cpu.state.o_init, Q = \corescorecore.core_21.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_21.\serving.\cpu.\state.$procdff$4161 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\cpu.\state.$procmux$3450_Y, Q = \corescorecore.core_21.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$7371 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_21.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_21.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_21.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_21.\serving.\cpu.\state.$procdff$4160 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382_Y, Q = \corescorecore.core_21.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_21.\serving.\cpu.\state.$procdff$4158 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\cpu.\state.$procmux$3454_Y, Q = \corescorecore.core_21.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7374 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2374_Y, Q = \corescorecore.core_21.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_21.\serving.\cpu.\state.$procdff$4156 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\cpu.\state.$procmux$3458_Y, Q = \corescorecore.core_21.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7376 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_21.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_21.\serving.\cpu.\state.$procdff$4155 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\cpu.\state.$procmux$3462_Y, Q = \corescorecore.core_21.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7378 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.cpu.state.two_stage_op, Q = \corescorecore.core_21.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\mem_if.$procdff$4194 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_21.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\mem_if.$procdff$4193 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_21.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\decode.$procdff$4178 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_21.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\decode.$procdff$4177 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_21.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\decode.$procdff$4176 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_21.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\decode.$procdff$4175 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_21.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\decode.$procdff$4174 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_21.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\decode.$procdff$4173 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.ram.rdata [6], Q = \corescorecore.core_21.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\decode.$procdff$4168 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_21.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\decode.$procdff$4167 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_21.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\decode.$procdff$4166 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.ram.rdata [7], Q = \corescorecore.core_21.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\decode.$procdff$4165 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_21.serving.ram.rdata [0] \corescorecore.core_21.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_21.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\decode.$procdff$4163 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_21.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_21.\serving.\cpu.\ctrl.$procdff$4183 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\cpu.\ctrl.$procmux$3518_Y, Q = \corescorecore.core_21.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$7405 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_21.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_21.\serving.\cpu.\ctrl.$procdff$4182 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\cpu.\ctrl.$procmux$3526_Y, Q = \corescorecore.core_21.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$7411 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_21.serving.cpu.ctrl.new_pc \corescorecore.core_21.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_21.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\bufreg.$procdff$4180 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.cpu.bufreg.q, Q = \corescorecore.core_21.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\bufreg.$procdff$4180 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.cpu.bufreg.q, Q = \corescorecore.core_21.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\bufreg.$procdff$4179 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_21.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2204_Y \corescorecore.core_21.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_21.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\alu.\shift.$procdff$4153 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2392_Y, Q = \corescorecore.core_21.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_21.\serving.\cpu.\alu.\shift.$procdff$4152 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_21.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391_Y, Q = \corescorecore.core_21.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\alu.$procdff$4188 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_21.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\alu.$procdff$4187 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_21.serving.cpu.alu.shamt_ser \corescorecore.core_21.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_21.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_21.\serving.\cpu.\alu.$procdff$4186 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.cpu.alu.result_lt, Q = \corescorecore.core_21.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_20.\w2s.$procdff$4070 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_20.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$procdff$4061 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$procmux$2996_Y, Q = \corescorecore.core_20.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7422 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_20.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$procdff$4060 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$procmux$3000_Y, Q = \corescorecore.core_20.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$7424 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543_Y, Q = \corescorecore.core_20.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$procdff$4059 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_20.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$procdff$4057 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549_Y, Q = \corescorecore.core_20.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$procdff$4056 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_20.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$procdff$4055 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.ram.rdata [7], Q = \corescorecore.core_20.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$procdff$4052 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.ram.rdata [7], Q = \corescorecore.core_20.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\ram.$procdff$3835 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.ram.rdata, Q = \corescorecore.core_20.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\ram.$procdff$3835 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.ram.rdata, Q = \corescorecore.core_20.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\ram.$procdff$3835 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.ram.rdata, Q = \corescorecore.core_20.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\ram.$procdff$3834 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1449_Y, Q = \corescorecore.core_20.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_20.\serving.\cpu.\state.$procdff$4162 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\cpu.\state.$procmux$3446_Y, Q = \corescorecore.core_20.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7437 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.cpu.state.o_init, Q = \corescorecore.core_20.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_20.\serving.\cpu.\state.$procdff$4161 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\cpu.\state.$procmux$3450_Y, Q = \corescorecore.core_20.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$7439 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_20.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_20.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_20.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_20.\serving.\cpu.\state.$procdff$4160 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382_Y, Q = \corescorecore.core_20.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_20.\serving.\cpu.\state.$procdff$4158 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\cpu.\state.$procmux$3454_Y, Q = \corescorecore.core_20.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7442 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2374_Y, Q = \corescorecore.core_20.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_20.\serving.\cpu.\state.$procdff$4156 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\cpu.\state.$procmux$3458_Y, Q = \corescorecore.core_20.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7444 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_20.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_20.\serving.\cpu.\state.$procdff$4155 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\cpu.\state.$procmux$3462_Y, Q = \corescorecore.core_20.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7446 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.cpu.state.two_stage_op, Q = \corescorecore.core_20.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\mem_if.$procdff$4194 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_20.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\mem_if.$procdff$4193 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_20.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\decode.$procdff$4178 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_20.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\decode.$procdff$4177 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_20.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\decode.$procdff$4176 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_20.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\decode.$procdff$4175 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_20.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\decode.$procdff$4174 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_20.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\decode.$procdff$4173 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.ram.rdata [6], Q = \corescorecore.core_20.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\decode.$procdff$4168 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_20.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\decode.$procdff$4167 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_20.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\decode.$procdff$4166 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.ram.rdata [7], Q = \corescorecore.core_20.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\decode.$procdff$4165 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_20.serving.ram.rdata [0] \corescorecore.core_20.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_20.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\decode.$procdff$4163 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_20.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_20.\serving.\cpu.\ctrl.$procdff$4183 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\cpu.\ctrl.$procmux$3518_Y, Q = \corescorecore.core_20.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$7473 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_20.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_20.\serving.\cpu.\ctrl.$procdff$4182 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\cpu.\ctrl.$procmux$3526_Y, Q = \corescorecore.core_20.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$7479 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_20.serving.cpu.ctrl.new_pc \corescorecore.core_20.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_20.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\bufreg.$procdff$4180 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.cpu.bufreg.q, Q = \corescorecore.core_20.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\bufreg.$procdff$4180 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.cpu.bufreg.q, Q = \corescorecore.core_20.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\bufreg.$procdff$4179 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_20.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2204_Y \corescorecore.core_20.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_20.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\alu.\shift.$procdff$4153 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2392_Y, Q = \corescorecore.core_20.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_20.\serving.\cpu.\alu.\shift.$procdff$4152 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_20.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391_Y, Q = \corescorecore.core_20.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\alu.$procdff$4188 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_20.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\alu.$procdff$4187 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_20.serving.cpu.alu.shamt_ser \corescorecore.core_20.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_20.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_20.\serving.\cpu.\alu.$procdff$4186 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.cpu.alu.result_lt, Q = \corescorecore.core_20.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_2.\w2s.$procdff$4070 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_2.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$procdff$4061 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$procmux$2996_Y, Q = \corescorecore.core_2.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7490 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_2.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$procdff$4060 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$procmux$3000_Y, Q = \corescorecore.core_2.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$7492 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543_Y, Q = \corescorecore.core_2.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$procdff$4059 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_2.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$procdff$4057 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549_Y, Q = \corescorecore.core_2.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$procdff$4056 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_2.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$procdff$4055 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.ram.rdata [7], Q = \corescorecore.core_2.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$procdff$4052 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.ram.rdata [7], Q = \corescorecore.core_2.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\ram.$procdff$4218 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.ram.rdata, Q = \corescorecore.core_2.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\ram.$procdff$4218 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.ram.rdata, Q = \corescorecore.core_2.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\ram.$procdff$4218 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.ram.rdata, Q = \corescorecore.core_2.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\ram.$procdff$4217 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$2025_Y, Q = \corescorecore.core_2.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_2.\serving.\cpu.\state.$procdff$4162 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\cpu.\state.$procmux$3446_Y, Q = \corescorecore.core_2.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7505 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.cpu.state.o_init, Q = \corescorecore.core_2.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_2.\serving.\cpu.\state.$procdff$4161 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\cpu.\state.$procmux$3450_Y, Q = \corescorecore.core_2.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$7507 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_2.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_2.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_2.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_2.\serving.\cpu.\state.$procdff$4160 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382_Y, Q = \corescorecore.core_2.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_2.\serving.\cpu.\state.$procdff$4158 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\cpu.\state.$procmux$3454_Y, Q = \corescorecore.core_2.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7510 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2374_Y, Q = \corescorecore.core_2.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_2.\serving.\cpu.\state.$procdff$4156 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\cpu.\state.$procmux$3458_Y, Q = \corescorecore.core_2.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7512 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_2.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_2.\serving.\cpu.\state.$procdff$4155 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\cpu.\state.$procmux$3462_Y, Q = \corescorecore.core_2.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7514 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.cpu.state.two_stage_op, Q = \corescorecore.core_2.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\mem_if.$procdff$4194 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_2.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\mem_if.$procdff$4193 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_2.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\decode.$procdff$4178 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_2.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\decode.$procdff$4177 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_2.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\decode.$procdff$4176 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_2.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\decode.$procdff$4175 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_2.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\decode.$procdff$4174 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_2.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\decode.$procdff$4173 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.ram.rdata [6], Q = \corescorecore.core_2.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\decode.$procdff$4168 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_2.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\decode.$procdff$4167 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_2.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\decode.$procdff$4166 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.ram.rdata [7], Q = \corescorecore.core_2.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\decode.$procdff$4165 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_2.serving.ram.rdata [0] \corescorecore.core_2.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_2.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\decode.$procdff$4163 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_2.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_2.\serving.\cpu.\ctrl.$procdff$4183 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\cpu.\ctrl.$procmux$3518_Y, Q = \corescorecore.core_2.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$7541 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_2.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_2.\serving.\cpu.\ctrl.$procdff$4182 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\cpu.\ctrl.$procmux$3526_Y, Q = \corescorecore.core_2.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$7547 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_2.serving.cpu.ctrl.new_pc \corescorecore.core_2.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_2.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\bufreg.$procdff$4180 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.cpu.bufreg.q, Q = \corescorecore.core_2.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\bufreg.$procdff$4180 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.cpu.bufreg.q, Q = \corescorecore.core_2.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\bufreg.$procdff$4179 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_2.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2204_Y \corescorecore.core_2.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_2.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\alu.\shift.$procdff$4153 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2392_Y, Q = \corescorecore.core_2.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_2.\serving.\cpu.\alu.\shift.$procdff$4152 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_2.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391_Y, Q = \corescorecore.core_2.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\alu.$procdff$4188 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_2.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\alu.$procdff$4187 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_2.serving.cpu.alu.shamt_ser \corescorecore.core_2.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_2.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_2.\serving.\cpu.\alu.$procdff$4186 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.cpu.alu.result_lt, Q = \corescorecore.core_2.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_19.\w2s.$procdff$4070 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_19.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$procdff$4061 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$procmux$2996_Y, Q = \corescorecore.core_19.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7558 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_19.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$procdff$4060 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$procmux$3000_Y, Q = \corescorecore.core_19.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$7560 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543_Y, Q = \corescorecore.core_19.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$procdff$4059 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_19.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$procdff$4057 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549_Y, Q = \corescorecore.core_19.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$procdff$4056 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_19.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$procdff$4055 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.ram.rdata [7], Q = \corescorecore.core_19.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$procdff$4052 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.ram.rdata [7], Q = \corescorecore.core_19.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\ram.$procdff$3827 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.ram.rdata, Q = \corescorecore.core_19.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\ram.$procdff$3827 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.ram.rdata, Q = \corescorecore.core_19.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\ram.$procdff$3827 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.ram.rdata, Q = \corescorecore.core_19.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\ram.$procdff$3826 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1481_Y, Q = \corescorecore.core_19.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_19.\serving.\cpu.\state.$procdff$4162 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\cpu.\state.$procmux$3446_Y, Q = \corescorecore.core_19.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7573 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.cpu.state.o_init, Q = \corescorecore.core_19.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_19.\serving.\cpu.\state.$procdff$4161 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\cpu.\state.$procmux$3450_Y, Q = \corescorecore.core_19.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$7575 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_19.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_19.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_19.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_19.\serving.\cpu.\state.$procdff$4160 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382_Y, Q = \corescorecore.core_19.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_19.\serving.\cpu.\state.$procdff$4158 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\cpu.\state.$procmux$3454_Y, Q = \corescorecore.core_19.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7578 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2374_Y, Q = \corescorecore.core_19.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_19.\serving.\cpu.\state.$procdff$4156 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\cpu.\state.$procmux$3458_Y, Q = \corescorecore.core_19.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7580 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_19.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_19.\serving.\cpu.\state.$procdff$4155 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\cpu.\state.$procmux$3462_Y, Q = \corescorecore.core_19.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7582 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.cpu.state.two_stage_op, Q = \corescorecore.core_19.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\mem_if.$procdff$4194 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_19.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\mem_if.$procdff$4193 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_19.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\decode.$procdff$4178 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_19.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\decode.$procdff$4177 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_19.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\decode.$procdff$4176 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_19.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\decode.$procdff$4175 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_19.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\decode.$procdff$4174 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_19.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\decode.$procdff$4173 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.ram.rdata [6], Q = \corescorecore.core_19.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\decode.$procdff$4168 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_19.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\decode.$procdff$4167 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_19.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\decode.$procdff$4166 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.ram.rdata [7], Q = \corescorecore.core_19.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\decode.$procdff$4165 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_19.serving.ram.rdata [0] \corescorecore.core_19.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_19.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\decode.$procdff$4163 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_19.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_19.\serving.\cpu.\ctrl.$procdff$4183 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\cpu.\ctrl.$procmux$3518_Y, Q = \corescorecore.core_19.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$7609 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_19.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_19.\serving.\cpu.\ctrl.$procdff$4182 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\cpu.\ctrl.$procmux$3526_Y, Q = \corescorecore.core_19.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$7615 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_19.serving.cpu.ctrl.new_pc \corescorecore.core_19.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_19.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\bufreg.$procdff$4180 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.cpu.bufreg.q, Q = \corescorecore.core_19.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\bufreg.$procdff$4180 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.cpu.bufreg.q, Q = \corescorecore.core_19.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\bufreg.$procdff$4179 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_19.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2204_Y \corescorecore.core_19.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_19.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\alu.\shift.$procdff$4153 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2392_Y, Q = \corescorecore.core_19.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_19.\serving.\cpu.\alu.\shift.$procdff$4152 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_19.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391_Y, Q = \corescorecore.core_19.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\alu.$procdff$4188 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_19.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\alu.$procdff$4187 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_19.serving.cpu.alu.shamt_ser \corescorecore.core_19.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_19.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_19.\serving.\cpu.\alu.$procdff$4186 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.cpu.alu.result_lt, Q = \corescorecore.core_19.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_18.\w2s.$procdff$4070 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_18.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$procdff$4061 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$procmux$2996_Y, Q = \corescorecore.core_18.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7626 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_18.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$procdff$4060 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$procmux$3000_Y, Q = \corescorecore.core_18.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$7628 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543_Y, Q = \corescorecore.core_18.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$procdff$4059 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_18.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$procdff$4057 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549_Y, Q = \corescorecore.core_18.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$procdff$4056 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_18.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$procdff$4055 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.ram.rdata [7], Q = \corescorecore.core_18.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$procdff$4052 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.ram.rdata [7], Q = \corescorecore.core_18.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\ram.$procdff$3819 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.ram.rdata, Q = \corescorecore.core_18.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\ram.$procdff$3819 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.ram.rdata, Q = \corescorecore.core_18.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\ram.$procdff$3819 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.ram.rdata, Q = \corescorecore.core_18.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\ram.$procdff$3818 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1513_Y, Q = \corescorecore.core_18.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_18.\serving.\cpu.\state.$procdff$4162 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\cpu.\state.$procmux$3446_Y, Q = \corescorecore.core_18.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7641 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.cpu.state.o_init, Q = \corescorecore.core_18.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_18.\serving.\cpu.\state.$procdff$4161 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\cpu.\state.$procmux$3450_Y, Q = \corescorecore.core_18.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$7643 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_18.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_18.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_18.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_18.\serving.\cpu.\state.$procdff$4160 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382_Y, Q = \corescorecore.core_18.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_18.\serving.\cpu.\state.$procdff$4158 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\cpu.\state.$procmux$3454_Y, Q = \corescorecore.core_18.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7646 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2374_Y, Q = \corescorecore.core_18.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_18.\serving.\cpu.\state.$procdff$4156 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\cpu.\state.$procmux$3458_Y, Q = \corescorecore.core_18.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7648 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_18.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_18.\serving.\cpu.\state.$procdff$4155 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\cpu.\state.$procmux$3462_Y, Q = \corescorecore.core_18.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7650 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.cpu.state.two_stage_op, Q = \corescorecore.core_18.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\mem_if.$procdff$4194 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_18.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\mem_if.$procdff$4193 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_18.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\decode.$procdff$4178 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_18.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\decode.$procdff$4177 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_18.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\decode.$procdff$4176 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_18.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\decode.$procdff$4175 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_18.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\decode.$procdff$4174 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_18.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\decode.$procdff$4173 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.ram.rdata [6], Q = \corescorecore.core_18.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\decode.$procdff$4168 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_18.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\decode.$procdff$4167 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_18.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\decode.$procdff$4166 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.ram.rdata [7], Q = \corescorecore.core_18.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\decode.$procdff$4165 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_18.serving.ram.rdata [0] \corescorecore.core_18.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_18.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\decode.$procdff$4163 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_18.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_18.\serving.\cpu.\ctrl.$procdff$4183 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\cpu.\ctrl.$procmux$3518_Y, Q = \corescorecore.core_18.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$7677 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_18.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_18.\serving.\cpu.\ctrl.$procdff$4182 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\cpu.\ctrl.$procmux$3526_Y, Q = \corescorecore.core_18.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$7683 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_18.serving.cpu.ctrl.new_pc \corescorecore.core_18.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_18.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\bufreg.$procdff$4180 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.cpu.bufreg.q, Q = \corescorecore.core_18.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\bufreg.$procdff$4180 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.cpu.bufreg.q, Q = \corescorecore.core_18.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\bufreg.$procdff$4179 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_18.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2204_Y \corescorecore.core_18.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_18.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\alu.\shift.$procdff$4153 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2392_Y, Q = \corescorecore.core_18.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_18.\serving.\cpu.\alu.\shift.$procdff$4152 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_18.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391_Y, Q = \corescorecore.core_18.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\alu.$procdff$4188 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_18.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\alu.$procdff$4187 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_18.serving.cpu.alu.shamt_ser \corescorecore.core_18.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_18.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_18.\serving.\cpu.\alu.$procdff$4186 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.cpu.alu.result_lt, Q = \corescorecore.core_18.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_17.\w2s.$procdff$4070 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_17.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$procdff$4061 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$procmux$2996_Y, Q = \corescorecore.core_17.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7694 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_17.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$procdff$4060 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$procmux$3000_Y, Q = \corescorecore.core_17.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$7696 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543_Y, Q = \corescorecore.core_17.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$procdff$4059 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_17.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$procdff$4057 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549_Y, Q = \corescorecore.core_17.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$procdff$4056 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_17.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$procdff$4055 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.ram.rdata [7], Q = \corescorecore.core_17.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$procdff$4052 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.ram.rdata [7], Q = \corescorecore.core_17.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\ram.$procdff$3811 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.ram.rdata, Q = \corescorecore.core_17.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\ram.$procdff$3811 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.ram.rdata, Q = \corescorecore.core_17.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\ram.$procdff$3811 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.ram.rdata, Q = \corescorecore.core_17.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\ram.$procdff$3810 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1545_Y, Q = \corescorecore.core_17.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_17.\serving.\cpu.\state.$procdff$4162 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\cpu.\state.$procmux$3446_Y, Q = \corescorecore.core_17.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7709 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.cpu.state.o_init, Q = \corescorecore.core_17.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_17.\serving.\cpu.\state.$procdff$4161 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\cpu.\state.$procmux$3450_Y, Q = \corescorecore.core_17.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$7711 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_17.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_17.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_17.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_17.\serving.\cpu.\state.$procdff$4160 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382_Y, Q = \corescorecore.core_17.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_17.\serving.\cpu.\state.$procdff$4158 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\cpu.\state.$procmux$3454_Y, Q = \corescorecore.core_17.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7714 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2374_Y, Q = \corescorecore.core_17.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_17.\serving.\cpu.\state.$procdff$4156 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\cpu.\state.$procmux$3458_Y, Q = \corescorecore.core_17.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7716 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_17.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_17.\serving.\cpu.\state.$procdff$4155 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\cpu.\state.$procmux$3462_Y, Q = \corescorecore.core_17.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7718 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.cpu.state.two_stage_op, Q = \corescorecore.core_17.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\mem_if.$procdff$4194 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_17.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\mem_if.$procdff$4193 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_17.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\decode.$procdff$4178 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_17.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\decode.$procdff$4177 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_17.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\decode.$procdff$4176 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_17.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\decode.$procdff$4175 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_17.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\decode.$procdff$4174 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_17.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\decode.$procdff$4173 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.ram.rdata [6], Q = \corescorecore.core_17.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\decode.$procdff$4168 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_17.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\decode.$procdff$4167 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_17.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\decode.$procdff$4166 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.ram.rdata [7], Q = \corescorecore.core_17.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\decode.$procdff$4165 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_17.serving.ram.rdata [0] \corescorecore.core_17.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_17.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\decode.$procdff$4163 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_17.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_17.\serving.\cpu.\ctrl.$procdff$4183 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\cpu.\ctrl.$procmux$3518_Y, Q = \corescorecore.core_17.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$7745 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_17.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_17.\serving.\cpu.\ctrl.$procdff$4182 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\cpu.\ctrl.$procmux$3526_Y, Q = \corescorecore.core_17.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$7751 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_17.serving.cpu.ctrl.new_pc \corescorecore.core_17.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_17.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\bufreg.$procdff$4180 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.cpu.bufreg.q, Q = \corescorecore.core_17.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\bufreg.$procdff$4180 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.cpu.bufreg.q, Q = \corescorecore.core_17.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\bufreg.$procdff$4179 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_17.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2204_Y \corescorecore.core_17.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_17.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\alu.\shift.$procdff$4153 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2392_Y, Q = \corescorecore.core_17.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_17.\serving.\cpu.\alu.\shift.$procdff$4152 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_17.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391_Y, Q = \corescorecore.core_17.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\alu.$procdff$4188 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_17.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\alu.$procdff$4187 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_17.serving.cpu.alu.shamt_ser \corescorecore.core_17.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_17.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_17.\serving.\cpu.\alu.$procdff$4186 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.cpu.alu.result_lt, Q = \corescorecore.core_17.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_16.\w2s.$procdff$4070 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_16.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$procdff$4061 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$procmux$2996_Y, Q = \corescorecore.core_16.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7762 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_16.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$procdff$4060 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$procmux$3000_Y, Q = \corescorecore.core_16.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$7764 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543_Y, Q = \corescorecore.core_16.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$procdff$4059 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_16.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$procdff$4057 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549_Y, Q = \corescorecore.core_16.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$procdff$4056 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_16.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$procdff$4055 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.ram.rdata [7], Q = \corescorecore.core_16.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$procdff$4052 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.ram.rdata [7], Q = \corescorecore.core_16.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\ram.$procdff$3803 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.ram.rdata, Q = \corescorecore.core_16.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\ram.$procdff$3803 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.ram.rdata, Q = \corescorecore.core_16.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\ram.$procdff$3803 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.ram.rdata, Q = \corescorecore.core_16.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\ram.$procdff$3802 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1577_Y, Q = \corescorecore.core_16.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_16.\serving.\cpu.\state.$procdff$4162 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\cpu.\state.$procmux$3446_Y, Q = \corescorecore.core_16.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7777 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.cpu.state.o_init, Q = \corescorecore.core_16.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_16.\serving.\cpu.\state.$procdff$4161 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\cpu.\state.$procmux$3450_Y, Q = \corescorecore.core_16.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$7779 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_16.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_16.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_16.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_16.\serving.\cpu.\state.$procdff$4160 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382_Y, Q = \corescorecore.core_16.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_16.\serving.\cpu.\state.$procdff$4158 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\cpu.\state.$procmux$3454_Y, Q = \corescorecore.core_16.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7782 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2374_Y, Q = \corescorecore.core_16.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_16.\serving.\cpu.\state.$procdff$4156 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\cpu.\state.$procmux$3458_Y, Q = \corescorecore.core_16.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7784 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_16.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_16.\serving.\cpu.\state.$procdff$4155 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\cpu.\state.$procmux$3462_Y, Q = \corescorecore.core_16.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7786 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.cpu.state.two_stage_op, Q = \corescorecore.core_16.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\mem_if.$procdff$4194 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_16.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\mem_if.$procdff$4193 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_16.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\decode.$procdff$4178 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_16.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\decode.$procdff$4177 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_16.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\decode.$procdff$4176 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_16.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\decode.$procdff$4175 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_16.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\decode.$procdff$4174 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_16.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\decode.$procdff$4173 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.ram.rdata [6], Q = \corescorecore.core_16.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\decode.$procdff$4168 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_16.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\decode.$procdff$4167 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_16.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\decode.$procdff$4166 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.ram.rdata [7], Q = \corescorecore.core_16.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\decode.$procdff$4165 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_16.serving.ram.rdata [0] \corescorecore.core_16.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_16.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\decode.$procdff$4163 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_16.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_16.\serving.\cpu.\ctrl.$procdff$4183 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\cpu.\ctrl.$procmux$3518_Y, Q = \corescorecore.core_16.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$7813 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_16.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_16.\serving.\cpu.\ctrl.$procdff$4182 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\cpu.\ctrl.$procmux$3526_Y, Q = \corescorecore.core_16.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$7819 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_16.serving.cpu.ctrl.new_pc \corescorecore.core_16.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_16.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\bufreg.$procdff$4180 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.cpu.bufreg.q, Q = \corescorecore.core_16.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\bufreg.$procdff$4180 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.cpu.bufreg.q, Q = \corescorecore.core_16.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\bufreg.$procdff$4179 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_16.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2204_Y \corescorecore.core_16.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_16.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\alu.\shift.$procdff$4153 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2392_Y, Q = \corescorecore.core_16.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_16.\serving.\cpu.\alu.\shift.$procdff$4152 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_16.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391_Y, Q = \corescorecore.core_16.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\alu.$procdff$4188 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_16.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\alu.$procdff$4187 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_16.serving.cpu.alu.shamt_ser \corescorecore.core_16.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_16.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_16.\serving.\cpu.\alu.$procdff$4186 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.cpu.alu.result_lt, Q = \corescorecore.core_16.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_15.\w2s.$procdff$4070 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_15.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$procdff$4061 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$procmux$2996_Y, Q = \corescorecore.core_15.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7830 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_15.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$procdff$4060 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$procmux$3000_Y, Q = \corescorecore.core_15.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$7832 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543_Y, Q = \corescorecore.core_15.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$procdff$4059 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_15.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$procdff$4057 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549_Y, Q = \corescorecore.core_15.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$procdff$4056 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_15.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$procdff$4055 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.ram.rdata [7], Q = \corescorecore.core_15.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$procdff$4052 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.ram.rdata [7], Q = \corescorecore.core_15.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\ram.$procdff$3795 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.ram.rdata, Q = \corescorecore.core_15.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\ram.$procdff$3795 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.ram.rdata, Q = \corescorecore.core_15.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\ram.$procdff$3795 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.ram.rdata, Q = \corescorecore.core_15.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\ram.$procdff$3794 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1609_Y, Q = \corescorecore.core_15.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_15.\serving.\cpu.\state.$procdff$4162 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\cpu.\state.$procmux$3446_Y, Q = \corescorecore.core_15.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7845 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.cpu.state.o_init, Q = \corescorecore.core_15.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_15.\serving.\cpu.\state.$procdff$4161 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\cpu.\state.$procmux$3450_Y, Q = \corescorecore.core_15.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$7847 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_15.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_15.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_15.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_15.\serving.\cpu.\state.$procdff$4160 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382_Y, Q = \corescorecore.core_15.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_15.\serving.\cpu.\state.$procdff$4158 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\cpu.\state.$procmux$3454_Y, Q = \corescorecore.core_15.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7850 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2374_Y, Q = \corescorecore.core_15.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_15.\serving.\cpu.\state.$procdff$4156 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\cpu.\state.$procmux$3458_Y, Q = \corescorecore.core_15.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7852 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_15.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_15.\serving.\cpu.\state.$procdff$4155 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\cpu.\state.$procmux$3462_Y, Q = \corescorecore.core_15.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7854 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.cpu.state.two_stage_op, Q = \corescorecore.core_15.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\mem_if.$procdff$4194 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_15.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\mem_if.$procdff$4193 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_15.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\decode.$procdff$4178 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_15.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\decode.$procdff$4177 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_15.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\decode.$procdff$4176 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_15.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\decode.$procdff$4175 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_15.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\decode.$procdff$4174 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_15.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\decode.$procdff$4173 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.ram.rdata [6], Q = \corescorecore.core_15.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\decode.$procdff$4168 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_15.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\decode.$procdff$4167 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_15.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\decode.$procdff$4166 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.ram.rdata [7], Q = \corescorecore.core_15.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\decode.$procdff$4165 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_15.serving.ram.rdata [0] \corescorecore.core_15.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_15.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\decode.$procdff$4163 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_15.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_15.\serving.\cpu.\ctrl.$procdff$4183 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\cpu.\ctrl.$procmux$3518_Y, Q = \corescorecore.core_15.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$7881 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_15.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_15.\serving.\cpu.\ctrl.$procdff$4182 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\cpu.\ctrl.$procmux$3526_Y, Q = \corescorecore.core_15.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$7887 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_15.serving.cpu.ctrl.new_pc \corescorecore.core_15.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_15.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\bufreg.$procdff$4180 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.cpu.bufreg.q, Q = \corescorecore.core_15.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\bufreg.$procdff$4180 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.cpu.bufreg.q, Q = \corescorecore.core_15.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\bufreg.$procdff$4179 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_15.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2204_Y \corescorecore.core_15.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_15.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\alu.\shift.$procdff$4153 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2392_Y, Q = \corescorecore.core_15.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_15.\serving.\cpu.\alu.\shift.$procdff$4152 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_15.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391_Y, Q = \corescorecore.core_15.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\alu.$procdff$4188 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_15.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\alu.$procdff$4187 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_15.serving.cpu.alu.shamt_ser \corescorecore.core_15.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_15.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_15.\serving.\cpu.\alu.$procdff$4186 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.cpu.alu.result_lt, Q = \corescorecore.core_15.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_14.\w2s.$procdff$4070 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_14.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$procdff$4061 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$procmux$2996_Y, Q = \corescorecore.core_14.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7898 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_14.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$procdff$4060 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$procmux$3000_Y, Q = \corescorecore.core_14.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$7900 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543_Y, Q = \corescorecore.core_14.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$procdff$4059 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_14.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$procdff$4057 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549_Y, Q = \corescorecore.core_14.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$procdff$4056 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_14.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$procdff$4055 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.ram.rdata [7], Q = \corescorecore.core_14.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$procdff$4052 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.ram.rdata [7], Q = \corescorecore.core_14.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\ram.$procdff$3787 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.ram.rdata, Q = \corescorecore.core_14.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\ram.$procdff$3787 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.ram.rdata, Q = \corescorecore.core_14.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\ram.$procdff$3787 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.ram.rdata, Q = \corescorecore.core_14.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\ram.$procdff$3786 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1641_Y, Q = \corescorecore.core_14.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_14.\serving.\cpu.\state.$procdff$4162 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\cpu.\state.$procmux$3446_Y, Q = \corescorecore.core_14.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7913 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.cpu.state.o_init, Q = \corescorecore.core_14.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_14.\serving.\cpu.\state.$procdff$4161 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\cpu.\state.$procmux$3450_Y, Q = \corescorecore.core_14.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$7915 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_14.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_14.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_14.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_14.\serving.\cpu.\state.$procdff$4160 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382_Y, Q = \corescorecore.core_14.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_14.\serving.\cpu.\state.$procdff$4158 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\cpu.\state.$procmux$3454_Y, Q = \corescorecore.core_14.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7918 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2374_Y, Q = \corescorecore.core_14.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_14.\serving.\cpu.\state.$procdff$4156 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\cpu.\state.$procmux$3458_Y, Q = \corescorecore.core_14.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7920 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_14.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_14.\serving.\cpu.\state.$procdff$4155 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\cpu.\state.$procmux$3462_Y, Q = \corescorecore.core_14.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7922 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.cpu.state.two_stage_op, Q = \corescorecore.core_14.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\mem_if.$procdff$4194 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_14.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\mem_if.$procdff$4193 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_14.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\decode.$procdff$4178 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_14.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\decode.$procdff$4177 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_14.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\decode.$procdff$4176 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_14.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\decode.$procdff$4175 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_14.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\decode.$procdff$4174 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_14.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\decode.$procdff$4173 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.ram.rdata [6], Q = \corescorecore.core_14.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\decode.$procdff$4168 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_14.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\decode.$procdff$4167 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_14.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\decode.$procdff$4166 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.ram.rdata [7], Q = \corescorecore.core_14.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\decode.$procdff$4165 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_14.serving.ram.rdata [0] \corescorecore.core_14.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_14.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\decode.$procdff$4163 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_14.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_14.\serving.\cpu.\ctrl.$procdff$4183 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\cpu.\ctrl.$procmux$3518_Y, Q = \corescorecore.core_14.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$7949 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_14.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_14.\serving.\cpu.\ctrl.$procdff$4182 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\cpu.\ctrl.$procmux$3526_Y, Q = \corescorecore.core_14.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$7955 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_14.serving.cpu.ctrl.new_pc \corescorecore.core_14.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_14.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\bufreg.$procdff$4180 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.cpu.bufreg.q, Q = \corescorecore.core_14.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\bufreg.$procdff$4180 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.cpu.bufreg.q, Q = \corescorecore.core_14.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\bufreg.$procdff$4179 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_14.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2204_Y \corescorecore.core_14.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_14.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\alu.\shift.$procdff$4153 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2392_Y, Q = \corescorecore.core_14.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_14.\serving.\cpu.\alu.\shift.$procdff$4152 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_14.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391_Y, Q = \corescorecore.core_14.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\alu.$procdff$4188 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_14.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\alu.$procdff$4187 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_14.serving.cpu.alu.shamt_ser \corescorecore.core_14.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_14.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_14.\serving.\cpu.\alu.$procdff$4186 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.cpu.alu.result_lt, Q = \corescorecore.core_14.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_13.\w2s.$procdff$4070 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_13.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$procdff$4061 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$procmux$2996_Y, Q = \corescorecore.core_13.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7966 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_13.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$procdff$4060 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$procmux$3000_Y, Q = \corescorecore.core_13.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$7968 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543_Y, Q = \corescorecore.core_13.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$procdff$4059 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_13.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$procdff$4057 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549_Y, Q = \corescorecore.core_13.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$procdff$4056 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_13.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$procdff$4055 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.ram.rdata [7], Q = \corescorecore.core_13.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$procdff$4052 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.ram.rdata [7], Q = \corescorecore.core_13.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\ram.$procdff$4306 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.ram.rdata, Q = \corescorecore.core_13.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\ram.$procdff$4306 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.ram.rdata, Q = \corescorecore.core_13.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\ram.$procdff$4306 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.ram.rdata, Q = \corescorecore.core_13.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\ram.$procdff$4305 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1673_Y, Q = \corescorecore.core_13.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_13.\serving.\cpu.\state.$procdff$4162 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\cpu.\state.$procmux$3446_Y, Q = \corescorecore.core_13.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7981 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.cpu.state.o_init, Q = \corescorecore.core_13.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_13.\serving.\cpu.\state.$procdff$4161 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\cpu.\state.$procmux$3450_Y, Q = \corescorecore.core_13.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$7983 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_13.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_13.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_13.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_13.\serving.\cpu.\state.$procdff$4160 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382_Y, Q = \corescorecore.core_13.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_13.\serving.\cpu.\state.$procdff$4158 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\cpu.\state.$procmux$3454_Y, Q = \corescorecore.core_13.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7986 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2374_Y, Q = \corescorecore.core_13.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_13.\serving.\cpu.\state.$procdff$4156 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\cpu.\state.$procmux$3458_Y, Q = \corescorecore.core_13.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7988 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_13.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_13.\serving.\cpu.\state.$procdff$4155 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\cpu.\state.$procmux$3462_Y, Q = \corescorecore.core_13.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$7990 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.cpu.state.two_stage_op, Q = \corescorecore.core_13.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\mem_if.$procdff$4194 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_13.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\mem_if.$procdff$4193 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_13.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\decode.$procdff$4178 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_13.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\decode.$procdff$4177 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_13.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\decode.$procdff$4176 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_13.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\decode.$procdff$4175 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_13.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\decode.$procdff$4174 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_13.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\decode.$procdff$4173 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.ram.rdata [6], Q = \corescorecore.core_13.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\decode.$procdff$4168 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_13.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\decode.$procdff$4167 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_13.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\decode.$procdff$4166 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.ram.rdata [7], Q = \corescorecore.core_13.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\decode.$procdff$4165 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_13.serving.ram.rdata [0] \corescorecore.core_13.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_13.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\decode.$procdff$4163 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_13.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_13.\serving.\cpu.\ctrl.$procdff$4183 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\cpu.\ctrl.$procmux$3518_Y, Q = \corescorecore.core_13.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$8017 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_13.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_13.\serving.\cpu.\ctrl.$procdff$4182 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\cpu.\ctrl.$procmux$3526_Y, Q = \corescorecore.core_13.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$8023 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_13.serving.cpu.ctrl.new_pc \corescorecore.core_13.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_13.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\bufreg.$procdff$4180 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.cpu.bufreg.q, Q = \corescorecore.core_13.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\bufreg.$procdff$4180 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.cpu.bufreg.q, Q = \corescorecore.core_13.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\bufreg.$procdff$4179 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_13.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2204_Y \corescorecore.core_13.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_13.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\alu.\shift.$procdff$4153 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2392_Y, Q = \corescorecore.core_13.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_13.\serving.\cpu.\alu.\shift.$procdff$4152 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_13.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391_Y, Q = \corescorecore.core_13.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\alu.$procdff$4188 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_13.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\alu.$procdff$4187 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_13.serving.cpu.alu.shamt_ser \corescorecore.core_13.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_13.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_13.\serving.\cpu.\alu.$procdff$4186 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.cpu.alu.result_lt, Q = \corescorecore.core_13.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_12.\w2s.$procdff$4070 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_12.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$procdff$4061 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$procmux$2996_Y, Q = \corescorecore.core_12.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8034 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_12.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$procdff$4060 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$procmux$3000_Y, Q = \corescorecore.core_12.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$8036 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543_Y, Q = \corescorecore.core_12.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$procdff$4059 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_12.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$procdff$4057 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549_Y, Q = \corescorecore.core_12.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$procdff$4056 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_12.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$procdff$4055 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.ram.rdata [7], Q = \corescorecore.core_12.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$procdff$4052 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.ram.rdata [7], Q = \corescorecore.core_12.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\ram.$procdff$4298 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.ram.rdata, Q = \corescorecore.core_12.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\ram.$procdff$4298 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.ram.rdata, Q = \corescorecore.core_12.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\ram.$procdff$4298 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.ram.rdata, Q = \corescorecore.core_12.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\ram.$procdff$4297 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1705_Y, Q = \corescorecore.core_12.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_12.\serving.\cpu.\state.$procdff$4162 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\cpu.\state.$procmux$3446_Y, Q = \corescorecore.core_12.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8049 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.cpu.state.o_init, Q = \corescorecore.core_12.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_12.\serving.\cpu.\state.$procdff$4161 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\cpu.\state.$procmux$3450_Y, Q = \corescorecore.core_12.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$8051 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_12.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_12.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_12.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_12.\serving.\cpu.\state.$procdff$4160 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382_Y, Q = \corescorecore.core_12.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_12.\serving.\cpu.\state.$procdff$4158 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\cpu.\state.$procmux$3454_Y, Q = \corescorecore.core_12.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8054 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2374_Y, Q = \corescorecore.core_12.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_12.\serving.\cpu.\state.$procdff$4156 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\cpu.\state.$procmux$3458_Y, Q = \corescorecore.core_12.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8056 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_12.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_12.\serving.\cpu.\state.$procdff$4155 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\cpu.\state.$procmux$3462_Y, Q = \corescorecore.core_12.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8058 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.cpu.state.two_stage_op, Q = \corescorecore.core_12.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\mem_if.$procdff$4194 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_12.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\mem_if.$procdff$4193 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_12.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\decode.$procdff$4178 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_12.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\decode.$procdff$4177 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_12.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\decode.$procdff$4176 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_12.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\decode.$procdff$4175 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_12.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\decode.$procdff$4174 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_12.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\decode.$procdff$4173 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.ram.rdata [6], Q = \corescorecore.core_12.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\decode.$procdff$4168 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_12.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\decode.$procdff$4167 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_12.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\decode.$procdff$4166 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.ram.rdata [7], Q = \corescorecore.core_12.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\decode.$procdff$4165 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_12.serving.ram.rdata [0] \corescorecore.core_12.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_12.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\decode.$procdff$4163 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_12.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_12.\serving.\cpu.\ctrl.$procdff$4183 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\cpu.\ctrl.$procmux$3518_Y, Q = \corescorecore.core_12.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$8085 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_12.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_12.\serving.\cpu.\ctrl.$procdff$4182 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\cpu.\ctrl.$procmux$3526_Y, Q = \corescorecore.core_12.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$8091 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_12.serving.cpu.ctrl.new_pc \corescorecore.core_12.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_12.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\bufreg.$procdff$4180 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.cpu.bufreg.q, Q = \corescorecore.core_12.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\bufreg.$procdff$4180 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.cpu.bufreg.q, Q = \corescorecore.core_12.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\bufreg.$procdff$4179 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_12.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2204_Y \corescorecore.core_12.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_12.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\alu.\shift.$procdff$4153 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2392_Y, Q = \corescorecore.core_12.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_12.\serving.\cpu.\alu.\shift.$procdff$4152 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_12.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391_Y, Q = \corescorecore.core_12.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\alu.$procdff$4188 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_12.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\alu.$procdff$4187 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_12.serving.cpu.alu.shamt_ser \corescorecore.core_12.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_12.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_12.\serving.\cpu.\alu.$procdff$4186 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.cpu.alu.result_lt, Q = \corescorecore.core_12.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_11.\w2s.$procdff$4070 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_11.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$procdff$4061 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$procmux$2996_Y, Q = \corescorecore.core_11.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8102 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_11.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$procdff$4060 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$procmux$3000_Y, Q = \corescorecore.core_11.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$8104 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543_Y, Q = \corescorecore.core_11.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$procdff$4059 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_11.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$procdff$4057 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549_Y, Q = \corescorecore.core_11.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$procdff$4056 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_11.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$procdff$4055 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.ram.rdata [7], Q = \corescorecore.core_11.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$procdff$4052 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.ram.rdata [7], Q = \corescorecore.core_11.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\ram.$procdff$4290 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.ram.rdata, Q = \corescorecore.core_11.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\ram.$procdff$4290 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.ram.rdata, Q = \corescorecore.core_11.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\ram.$procdff$4290 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.ram.rdata, Q = \corescorecore.core_11.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\ram.$procdff$4289 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1737_Y, Q = \corescorecore.core_11.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_11.\serving.\cpu.\state.$procdff$4162 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\cpu.\state.$procmux$3446_Y, Q = \corescorecore.core_11.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8117 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.cpu.state.o_init, Q = \corescorecore.core_11.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_11.\serving.\cpu.\state.$procdff$4161 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\cpu.\state.$procmux$3450_Y, Q = \corescorecore.core_11.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$8119 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_11.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_11.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_11.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_11.\serving.\cpu.\state.$procdff$4160 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382_Y, Q = \corescorecore.core_11.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_11.\serving.\cpu.\state.$procdff$4158 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\cpu.\state.$procmux$3454_Y, Q = \corescorecore.core_11.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8122 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2374_Y, Q = \corescorecore.core_11.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_11.\serving.\cpu.\state.$procdff$4156 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\cpu.\state.$procmux$3458_Y, Q = \corescorecore.core_11.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8124 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_11.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_11.\serving.\cpu.\state.$procdff$4155 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\cpu.\state.$procmux$3462_Y, Q = \corescorecore.core_11.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8126 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.cpu.state.two_stage_op, Q = \corescorecore.core_11.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\mem_if.$procdff$4194 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_11.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\mem_if.$procdff$4193 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_11.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\decode.$procdff$4178 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_11.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\decode.$procdff$4177 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_11.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\decode.$procdff$4176 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_11.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\decode.$procdff$4175 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_11.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\decode.$procdff$4174 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_11.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\decode.$procdff$4173 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.ram.rdata [6], Q = \corescorecore.core_11.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\decode.$procdff$4168 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_11.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\decode.$procdff$4167 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_11.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\decode.$procdff$4166 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.ram.rdata [7], Q = \corescorecore.core_11.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\decode.$procdff$4165 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_11.serving.ram.rdata [0] \corescorecore.core_11.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_11.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\decode.$procdff$4163 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_11.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_11.\serving.\cpu.\ctrl.$procdff$4183 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\cpu.\ctrl.$procmux$3518_Y, Q = \corescorecore.core_11.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$8153 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_11.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_11.\serving.\cpu.\ctrl.$procdff$4182 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\cpu.\ctrl.$procmux$3526_Y, Q = \corescorecore.core_11.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$8159 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_11.serving.cpu.ctrl.new_pc \corescorecore.core_11.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_11.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\bufreg.$procdff$4180 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.cpu.bufreg.q, Q = \corescorecore.core_11.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\bufreg.$procdff$4180 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.cpu.bufreg.q, Q = \corescorecore.core_11.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\bufreg.$procdff$4179 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_11.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2204_Y \corescorecore.core_11.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_11.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\alu.\shift.$procdff$4153 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2392_Y, Q = \corescorecore.core_11.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_11.\serving.\cpu.\alu.\shift.$procdff$4152 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_11.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391_Y, Q = \corescorecore.core_11.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\alu.$procdff$4188 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_11.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\alu.$procdff$4187 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_11.serving.cpu.alu.shamt_ser \corescorecore.core_11.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_11.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_11.\serving.\cpu.\alu.$procdff$4186 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.cpu.alu.result_lt, Q = \corescorecore.core_11.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_10.\w2s.$procdff$4070 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_10.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$procdff$4061 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$procmux$2996_Y, Q = \corescorecore.core_10.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8170 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_10.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$procdff$4060 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$procmux$3000_Y, Q = \corescorecore.core_10.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$8172 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543_Y, Q = \corescorecore.core_10.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$procdff$4059 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_10.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$procdff$4057 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549_Y, Q = \corescorecore.core_10.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$procdff$4056 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_10.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$procdff$4055 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.ram.rdata [7], Q = \corescorecore.core_10.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$procdff$4052 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.ram.rdata [7], Q = \corescorecore.core_10.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\ram.$procdff$4282 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.ram.rdata, Q = \corescorecore.core_10.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\ram.$procdff$4282 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.ram.rdata, Q = \corescorecore.core_10.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\ram.$procdff$4282 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.ram.rdata, Q = \corescorecore.core_10.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\ram.$procdff$4281 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1769_Y, Q = \corescorecore.core_10.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_10.\serving.\cpu.\state.$procdff$4162 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\cpu.\state.$procmux$3446_Y, Q = \corescorecore.core_10.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8185 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.cpu.state.o_init, Q = \corescorecore.core_10.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_10.\serving.\cpu.\state.$procdff$4161 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\cpu.\state.$procmux$3450_Y, Q = \corescorecore.core_10.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$8187 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_10.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_10.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_10.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_10.\serving.\cpu.\state.$procdff$4160 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382_Y, Q = \corescorecore.core_10.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_10.\serving.\cpu.\state.$procdff$4158 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\cpu.\state.$procmux$3454_Y, Q = \corescorecore.core_10.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8190 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2374_Y, Q = \corescorecore.core_10.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_10.\serving.\cpu.\state.$procdff$4156 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\cpu.\state.$procmux$3458_Y, Q = \corescorecore.core_10.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8192 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_10.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_10.\serving.\cpu.\state.$procdff$4155 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\cpu.\state.$procmux$3462_Y, Q = \corescorecore.core_10.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8194 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.cpu.state.two_stage_op, Q = \corescorecore.core_10.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\mem_if.$procdff$4194 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_10.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\mem_if.$procdff$4193 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_10.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\decode.$procdff$4178 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_10.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\decode.$procdff$4177 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_10.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\decode.$procdff$4176 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_10.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\decode.$procdff$4175 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_10.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\decode.$procdff$4174 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_10.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\decode.$procdff$4173 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.ram.rdata [6], Q = \corescorecore.core_10.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\decode.$procdff$4168 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_10.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\decode.$procdff$4167 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_10.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\decode.$procdff$4166 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.ram.rdata [7], Q = \corescorecore.core_10.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\decode.$procdff$4165 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_10.serving.ram.rdata [0] \corescorecore.core_10.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_10.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\decode.$procdff$4163 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_10.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_10.\serving.\cpu.\ctrl.$procdff$4183 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\cpu.\ctrl.$procmux$3518_Y, Q = \corescorecore.core_10.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$8221 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_10.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_10.\serving.\cpu.\ctrl.$procdff$4182 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\cpu.\ctrl.$procmux$3526_Y, Q = \corescorecore.core_10.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$8227 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_10.serving.cpu.ctrl.new_pc \corescorecore.core_10.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_10.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\bufreg.$procdff$4180 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.cpu.bufreg.q, Q = \corescorecore.core_10.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\bufreg.$procdff$4180 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.cpu.bufreg.q, Q = \corescorecore.core_10.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\bufreg.$procdff$4179 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_10.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2204_Y \corescorecore.core_10.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_10.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\alu.\shift.$procdff$4153 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2392_Y, Q = \corescorecore.core_10.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_10.\serving.\cpu.\alu.\shift.$procdff$4152 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_10.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391_Y, Q = \corescorecore.core_10.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\alu.$procdff$4188 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_10.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\alu.$procdff$4187 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_10.serving.cpu.alu.shamt_ser \corescorecore.core_10.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_10.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_10.\serving.\cpu.\alu.$procdff$4186 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.cpu.alu.result_lt, Q = \corescorecore.core_10.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_1.\w2s.$procdff$4070 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_1.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$procdff$4061 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$procmux$2996_Y, Q = \corescorecore.core_1.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8238 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_1.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$procdff$4060 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$procmux$3000_Y, Q = \corescorecore.core_1.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$8240 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543_Y, Q = \corescorecore.core_1.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$procdff$4059 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_1.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$procdff$4057 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549_Y, Q = \corescorecore.core_1.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$procdff$4056 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_1.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$procdff$4055 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.ram.rdata [7], Q = \corescorecore.core_1.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$procdff$4052 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.ram.rdata [7], Q = \corescorecore.core_1.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\ram.$procdff$4210 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.ram.rdata, Q = \corescorecore.core_1.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\ram.$procdff$4210 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.ram.rdata, Q = \corescorecore.core_1.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\ram.$procdff$4210 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.ram.rdata, Q = \corescorecore.core_1.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\ram.$procdff$4209 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$2057_Y, Q = \corescorecore.core_1.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_1.\serving.\cpu.\state.$procdff$4162 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\cpu.\state.$procmux$3446_Y, Q = \corescorecore.core_1.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8253 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.cpu.state.o_init, Q = \corescorecore.core_1.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_1.\serving.\cpu.\state.$procdff$4161 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\cpu.\state.$procmux$3450_Y, Q = \corescorecore.core_1.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$8255 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_1.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_1.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_1.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_1.\serving.\cpu.\state.$procdff$4160 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382_Y, Q = \corescorecore.core_1.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_1.\serving.\cpu.\state.$procdff$4158 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\cpu.\state.$procmux$3454_Y, Q = \corescorecore.core_1.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8258 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2374_Y, Q = \corescorecore.core_1.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_1.\serving.\cpu.\state.$procdff$4156 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\cpu.\state.$procmux$3458_Y, Q = \corescorecore.core_1.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8260 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_1.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_1.\serving.\cpu.\state.$procdff$4155 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\cpu.\state.$procmux$3462_Y, Q = \corescorecore.core_1.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8262 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.cpu.state.two_stage_op, Q = \corescorecore.core_1.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\mem_if.$procdff$4194 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_1.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\mem_if.$procdff$4193 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_1.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\decode.$procdff$4178 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_1.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\decode.$procdff$4177 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_1.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\decode.$procdff$4176 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_1.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\decode.$procdff$4175 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_1.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\decode.$procdff$4174 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_1.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\decode.$procdff$4173 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.ram.rdata [6], Q = \corescorecore.core_1.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\decode.$procdff$4168 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_1.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\decode.$procdff$4167 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_1.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\decode.$procdff$4166 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.ram.rdata [7], Q = \corescorecore.core_1.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\decode.$procdff$4165 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_1.serving.ram.rdata [0] \corescorecore.core_1.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_1.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\decode.$procdff$4163 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_1.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_1.\serving.\cpu.\ctrl.$procdff$4183 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\cpu.\ctrl.$procmux$3518_Y, Q = \corescorecore.core_1.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$8289 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_1.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_1.\serving.\cpu.\ctrl.$procdff$4182 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\cpu.\ctrl.$procmux$3526_Y, Q = \corescorecore.core_1.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$8295 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_1.serving.cpu.ctrl.new_pc \corescorecore.core_1.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_1.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\bufreg.$procdff$4180 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.cpu.bufreg.q, Q = \corescorecore.core_1.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\bufreg.$procdff$4180 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.cpu.bufreg.q, Q = \corescorecore.core_1.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\bufreg.$procdff$4179 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_1.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2204_Y \corescorecore.core_1.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_1.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\alu.\shift.$procdff$4153 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2392_Y, Q = \corescorecore.core_1.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_1.\serving.\cpu.\alu.\shift.$procdff$4152 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_1.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391_Y, Q = \corescorecore.core_1.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\alu.$procdff$4188 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_1.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\alu.$procdff$4187 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_1.serving.cpu.alu.shamt_ser \corescorecore.core_1.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_1.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_1.\serving.\cpu.\alu.$procdff$4186 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.cpu.alu.result_lt, Q = \corescorecore.core_1.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\core_0.\w2s.$procdff$4070 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\w2s.$and$src/corescore_0/rtl/wb2axis.v:16$414_Y, Q = \corescorecore.core_0.w2s.o_wb_ack, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$procdff$4061 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$procmux$2996_Y, Q = \corescorecore.core_0.serving.rf_ram_if.wgo, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8306 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_0.serving.rf_ram_if.wgo).
Adding SRST signal on $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$procdff$4060 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$procmux$3000_Y, Q = \corescorecore.core_0.serving.rf_ram_if.wcnt, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$8308 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543_Y, Q = \corescorecore.core_0.serving.rf_ram_if.wcnt).
Adding SRST signal on $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$procdff$4059 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.cpu.ctrl.i_ibus_ack, Q = \corescorecore.core_0.serving.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$procdff$4057 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549_Y, Q = \corescorecore.core_0.serving.rf_ram_if.rcnt, rval = 5'00000).
Adding SRST signal on $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$procdff$4056 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.rf_ram_if.rreq_r, Q = \corescorecore.core_0.serving.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$procdff$4055 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.ram.rdata [7], Q = \corescorecore.core_0.serving.rf_ram_if.rdata0 [7], rval = 1'0).
Adding SRST signal on $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$procdff$4052 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.ram.rdata [7], Q = \corescorecore.core_0.serving.rf_ram_if.rdata1 [6], rval = 1'0).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\ram.$procdff$4202 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.ram.rdata, Q = \corescorecore.core_0.serving.ram.wb_rdt [7:0]).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\ram.$procdff$4202 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.ram.rdata, Q = \corescorecore.core_0.serving.ram.wb_rdt [15:8]).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\ram.$procdff$4202 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.ram.rdata, Q = \corescorecore.core_0.serving.ram.wb_rdt [23:16]).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\ram.$procdff$4201 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$2089_Y, Q = \corescorecore.core_0.serving.ram.bsel).
Adding SRST signal on $flatten\corescorecore.\core_0.\serving.\cpu.\state.$procdff$4162 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\cpu.\state.$procmux$3446_Y, Q = \corescorecore.core_0.serving.cpu.state.stage_two_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8321 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.cpu.state.o_init, Q = \corescorecore.core_0.serving.cpu.state.stage_two_pending).
Adding SRST signal on $flatten\corescorecore.\core_0.\serving.\cpu.\state.$procdff$4161 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\cpu.\state.$procmux$3450_Y, Q = \corescorecore.core_0.serving.cpu.state.o_cnt_r, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$8323 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_0.serving.cpu.state.o_cnt_r [2:0] \corescorecore.core_0.serving.cpu.state.o_cnt_r [3] }, Q = \corescorecore.core_0.serving.cpu.state.o_cnt_r).
Adding SRST signal on $flatten\corescorecore.\core_0.\serving.\cpu.\state.$procdff$4160 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382_Y, Q = \corescorecore.core_0.serving.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\corescorecore.\core_0.\serving.\cpu.\state.$procdff$4158 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\cpu.\state.$procmux$3454_Y, Q = \corescorecore.core_0.serving.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8326 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\cpu.\state.$and$src/serv_1.0.2/rtl/serv_state.v:92$2374_Y, Q = \corescorecore.core_0.serving.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\corescorecore.\core_0.\serving.\cpu.\state.$procdff$4156 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\cpu.\state.$procmux$3458_Y, Q = \corescorecore.core_0.serving.cpu.state.o_cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8328 ($sdff) from module corescore_gowin_yosys (D = 1'1, Q = \corescorecore.core_0.serving.cpu.state.o_cnt_en).
Adding SRST signal on $flatten\corescorecore.\core_0.\serving.\cpu.\state.$procdff$4155 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\cpu.\state.$procmux$3462_Y, Q = \corescorecore.core_0.serving.cpu.state.o_init, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8330 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.cpu.state.two_stage_op, Q = \corescorecore.core_0.serving.cpu.state.o_init).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\mem_if.$procdff$4194 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\cpu.\mem_if.$0\dat[31:0], Q = \corescorecore.core_0.serving.cpu.mem_if.dat).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\mem_if.$procdff$4193 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.cpu.mem_if.dat_cur, Q = \corescorecore.core_0.serving.cpu.mem_if.signbit).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\decode.$procdff$4178 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\cpu.\decode.$0\imm11_7[4:0], Q = \corescorecore.core_0.serving.cpu.decode.imm11_7).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\decode.$procdff$4177 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\cpu.\decode.$0\imm24_20[4:0], Q = \corescorecore.core_0.serving.cpu.decode.imm24_20).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\decode.$procdff$4176 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\cpu.\decode.$0\imm30_25[5:0], Q = \corescorecore.core_0.serving.cpu.decode.imm30_25).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\decode.$procdff$4175 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\cpu.\decode.$0\imm7[0:0], Q = \corescorecore.core_0.serving.cpu.decode.imm7).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\decode.$procdff$4174 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\cpu.\decode.$0\imm19_12_20[8:0], Q = \corescorecore.core_0.serving.cpu.decode.imm19_12_20).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\decode.$procdff$4173 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.ram.rdata [6], Q = \corescorecore.core_0.serving.cpu.decode.imm30).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\decode.$procdff$4168 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.ram.wb_rdt [14:12], Q = \corescorecore.core_0.serving.cpu.decode.funct3).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\decode.$procdff$4167 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.ram.wb_rdt [6:2], Q = \corescorecore.core_0.serving.cpu.decode.opcode).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\decode.$procdff$4166 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.ram.rdata [7], Q = \corescorecore.core_0.serving.cpu.decode.signbit).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\decode.$procdff$4165 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_0.serving.ram.rdata [0] \corescorecore.core_0.serving.ram.wb_rdt [23:20] }, Q = \corescorecore.core_0.serving.cpu.decode.o_rf_rs2_addr).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\decode.$procdff$4163 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.ram.wb_rdt [11:7], Q = \corescorecore.core_0.serving.cpu.decode.o_rf_rd_addr).
Adding SRST signal on $flatten\corescorecore.\core_0.\serving.\cpu.\ctrl.$procdff$4183 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\cpu.\ctrl.$procmux$3518_Y, Q = \corescorecore.core_0.serving.cpu.ctrl.en_pc_r, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$8357 ($sdff) from module corescore_gowin_yosys (D = 1'0, Q = \corescorecore.core_0.serving.cpu.ctrl.en_pc_r).
Adding SRST signal on $flatten\corescorecore.\core_0.\serving.\cpu.\ctrl.$procdff$4182 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\cpu.\ctrl.$procmux$3526_Y, Q = \corescorecore.core_0.serving.cpu.ctrl.o_ibus_adr, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$8363 ($sdff) from module corescore_gowin_yosys (D = { \corescorecore.core_0.serving.cpu.ctrl.new_pc \corescorecore.core_0.serving.cpu.ctrl.o_ibus_adr [31:1] }, Q = \corescorecore.core_0.serving.cpu.ctrl.o_ibus_adr).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\bufreg.$procdff$4180 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.cpu.bufreg.q, Q = \corescorecore.core_0.serving.cpu.bufreg.o_lsb [1]).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\bufreg.$procdff$4180 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.cpu.bufreg.q, Q = \corescorecore.core_0.serving.cpu.bufreg.o_lsb [0]).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\bufreg.$procdff$4179 ($dff) from module corescore_gowin_yosys (D = { $flatten\corescorecore.\core_0.\serving.\cpu.\bufreg.$ternary$src/serv_1.0.2/rtl/serv_bufreg.v:31$2204_Y \corescorecore.core_0.serving.cpu.bufreg.data [31:1] }, Q = \corescorecore.core_0.serving.cpu.bufreg.data).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\alu.\shift.$procdff$4153 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\cpu.\alu.\shift.$and$src/serv_1.0.2/rtl/serv_shift.v:22$2392_Y, Q = \corescorecore.core_0.serving.cpu.alu.shift.signbit).
Adding SRST signal on $flatten\corescorecore.\core_0.\serving.\cpu.\alu.\shift.$procdff$4152 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\core_0.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391_Y, Q = \corescorecore.core_0.serving.cpu.alu.shift.cnt, rval = 6'000000).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\alu.$procdff$4188 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.cpu.alu.b_inv_plus_1_cy, Q = \corescorecore.core_0.serving.cpu.alu.shamt_msb).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\alu.$procdff$4187 ($dff) from module corescore_gowin_yosys (D = { \corescorecore.core_0.serving.cpu.alu.shamt_ser \corescorecore.core_0.serving.cpu.alu.shamt [4:1] }, Q = \corescorecore.core_0.serving.cpu.alu.shamt).
Adding EN signal on $flatten\corescorecore.\core_0.\serving.\cpu.\alu.$procdff$4186 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.cpu.alu.result_lt, Q = \corescorecore.core_0.serving.cpu.alu.result_lt_r).
Adding SRST signal on $flatten\corescorecore.\axis_mux.\arb_inst.$procdff$4069 ($dff) from module corescore_gowin_yosys (D = \corescorecore.axis_mux.arb_inst.mask_next, Q = \corescorecore.axis_mux.arb_inst.mask_reg, rval = 48'000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$8373 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\axis_mux.\arb_inst.$4\mask_next[47:0], Q = \corescorecore.axis_mux.arb_inst.mask_reg).
Adding SRST signal on $flatten\corescorecore.\axis_mux.\arb_inst.$procdff$4068 ($dff) from module corescore_gowin_yosys (D = \corescorecore.axis_mux.arb_inst.grant_encoded_next, Q = \corescorecore.axis_mux.arb_inst.grant_encoded_reg, rval = 6'000000).
Adding EN signal on $auto$ff.cc:266:slice$8379 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\axis_mux.\arb_inst.$3\grant_encoded_next[5:0], Q = \corescorecore.axis_mux.arb_inst.grant_encoded_reg).
Adding SRST signal on $flatten\corescorecore.\axis_mux.\arb_inst.$procdff$4067 ($dff) from module corescore_gowin_yosys (D = \corescorecore.axis_mux.arb_inst.grant_valid_next, Q = \corescorecore.axis_mux.arb_inst.grant_valid_reg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8381 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\axis_mux.\arb_inst.$3\grant_valid_next[0:0], Q = \corescorecore.axis_mux.arb_inst.grant_valid_reg).
Adding SRST signal on $flatten\corescorecore.\axis_mux.\arb_inst.$procdff$4066 ($dff) from module corescore_gowin_yosys (D = \corescorecore.axis_mux.arb_inst.grant_next, Q = \corescorecore.axis_mux.arb_inst.grant_reg, rval = 48'000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$8383 ($sdff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\axis_mux.\arb_inst.$3\grant_next[47:0], Q = \corescorecore.axis_mux.arb_inst.grant_reg).
Adding SRST signal on $flatten\corescorecore.\axis_mux.$procdff$4081 ($dff) from module corescore_gowin_yosys (D = \corescorecore.axis_mux.temp_m_axis_tvalid_next, Q = \corescorecore.axis_mux.temp_m_axis_tvalid_reg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8385 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.axis_mux.temp_m_axis_tvalid_next, Q = \corescorecore.axis_mux.temp_m_axis_tvalid_reg).
Adding EN signal on $flatten\corescorecore.\axis_mux.$procdff$4079 ($dff) from module corescore_gowin_yosys (D = \corescorecore.axis_mux.m_axis_tdata_int, Q = \corescorecore.axis_mux.temp_m_axis_tdata_reg).
Adding SRST signal on $flatten\corescorecore.\axis_mux.$procdff$4074 ($dff) from module corescore_gowin_yosys (D = \corescorecore.axis_mux.m_axis_tvalid_next, Q = \corescorecore.axis_mux.m_axis_tvalid_reg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$8394 ($sdff) from module corescore_gowin_yosys (D = \corescorecore.axis_mux.m_axis_tvalid_next, Q = \corescorecore.axis_mux.m_axis_tvalid_reg).
Adding EN signal on $flatten\corescorecore.\axis_mux.$procdff$4072 ($dff) from module corescore_gowin_yosys (D = $flatten\corescorecore.\axis_mux.$0\m_axis_tdata_reg[7:0], Q = \corescorecore.axis_mux.m_axis_tdata_reg).
Adding SRST signal on $flatten\corescorecore.\axis_mux.$procdff$4071 ($dff) from module corescore_gowin_yosys (D = \corescorecore.axis_mux.m_axis_tready_int_early, Q = \corescorecore.axis_mux.m_axis_tready_int_reg, rval = 1'0).

28.9.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..
Removed 2080 unused cells and 1936 unused wires.
<suppressed ~2085 debug messages>

28.9.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.
<suppressed ~292 debug messages>

28.9.7.9. Rerunning OPT passes. (Maybe there is more to do..)

28.9.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1501 debug messages>

28.9.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 0 changes.

28.9.7.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
<suppressed ~720 debug messages>
Removed a total of 240 cells.

28.9.7.13. Executing OPT_DFF pass (perform DFF optimizations).

28.9.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..
Removed 0 unused cells and 240 unused wires.
<suppressed ~1 debug messages>

28.9.7.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.9.7.16. Rerunning OPT passes. (Maybe there is more to do..)

28.9.7.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1501 debug messages>

28.9.7.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 0 changes.

28.9.7.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.9.7.20. Executing OPT_DFF pass (perform DFF optimizations).

28.9.7.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..

28.9.7.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.9.7.23. Finished OPT passes. (There is nothing left to do.)

28.9.8. Executing WREDUCE pass (reducing word size of cells).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$2103 (corescorecore.core_0.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$2071 (corescorecore.core_1.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1783 (corescorecore.core_10.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1751 (corescorecore.core_11.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1719 (corescorecore.core_12.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1687 (corescorecore.core_13.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1655 (corescorecore.core_14.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1623 (corescorecore.core_15.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1591 (corescorecore.core_16.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1559 (corescorecore.core_17.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1527 (corescorecore.core_18.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1495 (corescorecore.core_19.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$2039 (corescorecore.core_2.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1463 (corescorecore.core_20.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1431 (corescorecore.core_21.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1399 (corescorecore.core_22.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1367 (corescorecore.core_23.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1335 (corescorecore.core_24.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1303 (corescorecore.core_25.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1271 (corescorecore.core_26.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1239 (corescorecore.core_27.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1207 (corescorecore.core_28.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1175 (corescorecore.core_29.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$2007 (corescorecore.core_3.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1143 (corescorecore.core_30.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1111 (corescorecore.core_31.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1079 (corescorecore.core_32.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1047 (corescorecore.core_33.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_34.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1015 (corescorecore.core_34.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_35.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$983 (corescorecore.core_35.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_36.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$951 (corescorecore.core_36.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_37.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$919 (corescorecore.core_37.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_38.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$887 (corescorecore.core_38.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_39.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$855 (corescorecore.core_39.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1975 (corescorecore.core_4.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_40.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$823 (corescorecore.core_40.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_41.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$791 (corescorecore.core_41.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_42.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$759 (corescorecore.core_42.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_43.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$727 (corescorecore.core_43.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_44.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$695 (corescorecore.core_44.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_45.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$663 (corescorecore.core_45.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_46.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$631 (corescorecore.core_46.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_47.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$583 (corescorecore.core_47.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1943 (corescorecore.core_5.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1911 (corescorecore.core_6.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1879 (corescorecore.core_7.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1847 (corescorecore.core_8.serving.ram.mem).
Removed top 24 address bits (of 32) from memory init port corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\ram.$meminit$\mem$src/serving_1.0.2/serving/serving_ram.v:0$1815 (corescorecore.core_9.serving.ram.mem).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$auto$opt_dff.cc:195:make_patterns_logic$8399 ($ne).
Removed top 47 bits (of 48) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\axis_mux.$shl$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:107$357 ($shl).
Removed top 22 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\axis_mux.$shiftx$src/verilog-axis_0-r3/rtl/axis_arb_mux.v:0$360 ($shiftx).
Removed top 30 bits (of 32) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\axis_mux.\arb_inst.\priority_encoder_inst.$shl$src/verilog-axis_0-r3/rtl/priority_encoder.v:98$599 ($shl).
Removed top 31 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\axis_mux.\arb_inst.$add$src/verilog-axis_0-r3/rtl/arbiter.v:132$430 ($add).
Removed top 25 bits (of 32) from port Y of cell corescore_gowin_yosys.$flatten\corescorecore.\axis_mux.\arb_inst.$add$src/verilog-axis_0-r3/rtl/arbiter.v:132$430 ($add).
Removed top 31 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\axis_mux.\arb_inst.$add$src/verilog-axis_0-r3/rtl/arbiter.v:123$428 ($add).
Removed top 25 bits (of 32) from port Y of cell corescore_gowin_yosys.$flatten\corescorecore.\axis_mux.\arb_inst.$add$src/verilog-axis_0-r3/rtl/arbiter.v:123$428 ($add).
Removed top 30 bits (of 32) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\axis_mux.\arb_inst.\priority_encoder_masked.$shl$src/verilog-axis_0-r3/rtl/priority_encoder.v:98$599 ($shl).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_47.\serving.$not$src/serving_1.0.2/serving/serving.v:80$409 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_47.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_47.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_47.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_47.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2338 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_47.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2309 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_47.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2308 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_47.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_47.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_47.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_47.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_47.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$2114 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_47.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_47.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$547 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_47.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_47.\serving.\rf_ram_if.$procmux$2986 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_47.\serving.\rf_ram_if.$procmux$2988 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_47.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$565 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_47.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$569 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_47.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$572 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_47.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$595 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_47.\serving.$not$src/serving_1.0.2/serving/serving.v:81$410 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_46.\serving.$not$src/serving_1.0.2/serving/serving.v:80$437 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_46.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_46.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_46.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_46.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2338 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_46.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2309 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_46.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2308 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_46.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_46.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_46.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_46.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_46.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$2114 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_46.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_46.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$547 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_46.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_46.\serving.\rf_ram_if.$procmux$2986 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_46.\serving.\rf_ram_if.$procmux$2988 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_46.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$613 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_46.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$617 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_46.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$620 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_46.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$595 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_46.\serving.$not$src/serving_1.0.2/serving/serving.v:81$438 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_45.\serving.$not$src/serving_1.0.2/serving/serving.v:80$439 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_45.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_45.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_45.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_45.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2338 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_45.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2309 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_45.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2308 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_45.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_45.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_45.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_45.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_45.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$2114 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_45.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_45.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$547 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_45.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_45.\serving.\rf_ram_if.$procmux$2986 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_45.\serving.\rf_ram_if.$procmux$2988 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_45.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$645 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_45.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$649 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_45.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$652 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_45.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$595 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_45.\serving.$not$src/serving_1.0.2/serving/serving.v:81$440 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_44.\serving.$not$src/serving_1.0.2/serving/serving.v:80$441 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_44.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_44.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_44.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_44.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2338 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_44.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2309 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_44.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2308 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_44.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_44.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_44.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_44.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_44.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$2114 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_44.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_44.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$547 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_44.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_44.\serving.\rf_ram_if.$procmux$2986 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_44.\serving.\rf_ram_if.$procmux$2988 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_44.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$677 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_44.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$681 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_44.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$684 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_44.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$595 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_44.\serving.$not$src/serving_1.0.2/serving/serving.v:81$442 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_43.\serving.$not$src/serving_1.0.2/serving/serving.v:80$443 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_43.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_43.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_43.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_43.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2338 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_43.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2309 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_43.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2308 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_43.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_43.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_43.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_43.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_43.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$2114 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_43.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_43.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$547 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_43.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_43.\serving.\rf_ram_if.$procmux$2986 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_43.\serving.\rf_ram_if.$procmux$2988 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_43.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$709 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_43.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$713 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_43.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$716 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_43.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$595 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_43.\serving.$not$src/serving_1.0.2/serving/serving.v:81$444 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_42.\serving.$not$src/serving_1.0.2/serving/serving.v:80$445 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_42.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_42.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_42.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_42.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2338 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_42.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2309 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_42.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2308 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_42.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_42.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_42.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_42.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_42.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$2114 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_42.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_42.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$547 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_42.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_42.\serving.\rf_ram_if.$procmux$2986 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_42.\serving.\rf_ram_if.$procmux$2988 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_42.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$741 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_42.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$745 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_42.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$748 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_42.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$595 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_42.\serving.$not$src/serving_1.0.2/serving/serving.v:81$446 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_41.\serving.$not$src/serving_1.0.2/serving/serving.v:80$447 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_41.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_41.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_41.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_41.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2338 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_41.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2309 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_41.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2308 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_41.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_41.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_41.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_41.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_41.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$2114 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_41.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_41.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$547 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_41.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_41.\serving.\rf_ram_if.$procmux$2986 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_41.\serving.\rf_ram_if.$procmux$2988 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_41.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$773 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_41.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$777 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_41.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$780 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_41.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$595 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_41.\serving.$not$src/serving_1.0.2/serving/serving.v:81$448 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_40.\serving.$not$src/serving_1.0.2/serving/serving.v:80$449 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_40.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_40.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_40.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_40.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2338 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_40.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2309 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_40.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2308 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_40.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_40.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_40.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_40.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_40.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$2114 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_40.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_40.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$547 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_40.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_40.\serving.\rf_ram_if.$procmux$2986 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_40.\serving.\rf_ram_if.$procmux$2988 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_40.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$805 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_40.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$809 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_40.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$812 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_40.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$595 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_40.\serving.$not$src/serving_1.0.2/serving/serving.v:81$450 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_39.\serving.$not$src/serving_1.0.2/serving/serving.v:80$451 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_39.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_39.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_39.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_39.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2338 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_39.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2309 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_39.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2308 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_39.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_39.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_39.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_39.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_39.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$2114 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_39.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_39.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$547 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_39.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_39.\serving.\rf_ram_if.$procmux$2986 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_39.\serving.\rf_ram_if.$procmux$2988 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_39.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$837 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_39.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$841 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_39.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$844 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_39.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$595 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_39.\serving.$not$src/serving_1.0.2/serving/serving.v:81$452 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_38.\serving.$not$src/serving_1.0.2/serving/serving.v:80$453 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_38.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_38.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_38.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_38.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2338 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_38.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2309 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_38.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2308 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_38.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_38.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_38.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_38.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_38.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$2114 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_38.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_38.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$547 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_38.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_38.\serving.\rf_ram_if.$procmux$2986 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_38.\serving.\rf_ram_if.$procmux$2988 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_38.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$869 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_38.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$873 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_38.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$876 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_38.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$595 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_38.\serving.$not$src/serving_1.0.2/serving/serving.v:81$454 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_37.\serving.$not$src/serving_1.0.2/serving/serving.v:80$455 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_37.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_37.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_37.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_37.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2338 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_37.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2309 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_37.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2308 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_37.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_37.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_37.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_37.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_37.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$2114 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_37.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_37.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$547 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_37.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_37.\serving.\rf_ram_if.$procmux$2986 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_37.\serving.\rf_ram_if.$procmux$2988 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_37.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$901 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_37.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$905 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_37.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$908 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_37.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$595 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_37.\serving.$not$src/serving_1.0.2/serving/serving.v:81$456 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_36.\serving.$not$src/serving_1.0.2/serving/serving.v:80$457 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_36.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_36.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_36.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_36.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2338 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_36.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2309 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_36.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2308 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_36.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_36.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_36.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_36.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_36.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$2114 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_36.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_36.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$547 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_36.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_36.\serving.\rf_ram_if.$procmux$2986 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_36.\serving.\rf_ram_if.$procmux$2988 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_36.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$933 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_36.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$937 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_36.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$940 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_36.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$595 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_36.\serving.$not$src/serving_1.0.2/serving/serving.v:81$458 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_35.\serving.$not$src/serving_1.0.2/serving/serving.v:80$459 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_35.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_35.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_35.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_35.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2338 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_35.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2309 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_35.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2308 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_35.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_35.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_35.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_35.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_35.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$2114 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_35.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_35.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$547 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_35.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_35.\serving.\rf_ram_if.$procmux$2986 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_35.\serving.\rf_ram_if.$procmux$2988 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_35.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$965 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_35.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$969 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_35.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$972 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_35.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$595 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_35.\serving.$not$src/serving_1.0.2/serving/serving.v:81$460 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_34.\serving.$not$src/serving_1.0.2/serving/serving.v:80$461 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_34.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_34.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_34.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_34.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2338 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_34.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2309 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_34.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2308 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_34.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_34.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_34.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_34.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_34.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$2114 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_34.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_34.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$547 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_34.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_34.\serving.\rf_ram_if.$procmux$2986 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_34.\serving.\rf_ram_if.$procmux$2988 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_34.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$997 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_34.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1001 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_34.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1004 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_34.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$595 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_34.\serving.$not$src/serving_1.0.2/serving/serving.v:81$462 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.$not$src/serving_1.0.2/serving/serving.v:80$463 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2338 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2309 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2308 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$2114 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$547 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\rf_ram_if.$procmux$2986 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\rf_ram_if.$procmux$2988 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1029 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1033 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1036 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$595 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.$not$src/serving_1.0.2/serving/serving.v:81$464 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.$not$src/serving_1.0.2/serving/serving.v:80$465 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2338 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2309 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2308 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$2114 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$547 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\rf_ram_if.$procmux$2986 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\rf_ram_if.$procmux$2988 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1061 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1065 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1068 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$595 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.$not$src/serving_1.0.2/serving/serving.v:81$466 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.$not$src/serving_1.0.2/serving/serving.v:80$467 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2338 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2309 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2308 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$2114 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$547 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\rf_ram_if.$procmux$2986 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\rf_ram_if.$procmux$2988 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1093 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1097 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1100 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$595 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.$not$src/serving_1.0.2/serving/serving.v:81$468 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.$not$src/serving_1.0.2/serving/serving.v:80$469 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2338 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2309 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2308 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$2114 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$547 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\rf_ram_if.$procmux$2986 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\rf_ram_if.$procmux$2988 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1125 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1129 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1132 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$595 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.$not$src/serving_1.0.2/serving/serving.v:81$470 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.$not$src/serving_1.0.2/serving/serving.v:80$471 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2338 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2309 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2308 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$2114 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$547 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\rf_ram_if.$procmux$2986 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\rf_ram_if.$procmux$2988 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1157 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1161 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1164 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$595 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.$not$src/serving_1.0.2/serving/serving.v:81$472 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.$not$src/serving_1.0.2/serving/serving.v:80$473 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2338 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2309 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2308 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$2114 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$547 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\rf_ram_if.$procmux$2986 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\rf_ram_if.$procmux$2988 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1189 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1193 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1196 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$595 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.$not$src/serving_1.0.2/serving/serving.v:81$474 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.$not$src/serving_1.0.2/serving/serving.v:80$475 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2338 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2309 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2308 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$2114 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$547 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\rf_ram_if.$procmux$2986 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\rf_ram_if.$procmux$2988 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1221 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1225 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1228 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$595 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.$not$src/serving_1.0.2/serving/serving.v:81$476 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.$not$src/serving_1.0.2/serving/serving.v:80$477 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2338 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2309 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2308 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$2114 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$547 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\rf_ram_if.$procmux$2986 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\rf_ram_if.$procmux$2988 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1253 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1257 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1260 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$595 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.$not$src/serving_1.0.2/serving/serving.v:81$478 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.$not$src/serving_1.0.2/serving/serving.v:80$479 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2338 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2309 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2308 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$2114 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$547 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\rf_ram_if.$procmux$2986 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\rf_ram_if.$procmux$2988 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1285 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1289 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1292 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$595 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.$not$src/serving_1.0.2/serving/serving.v:81$480 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.$not$src/serving_1.0.2/serving/serving.v:80$481 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2338 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2309 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2308 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$2114 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$547 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\rf_ram_if.$procmux$2986 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\rf_ram_if.$procmux$2988 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1317 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1321 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1324 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$595 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.$not$src/serving_1.0.2/serving/serving.v:81$482 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.$not$src/serving_1.0.2/serving/serving.v:80$483 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2338 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2309 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2308 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$2114 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$547 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\rf_ram_if.$procmux$2986 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\rf_ram_if.$procmux$2988 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1349 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1353 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1356 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$595 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.$not$src/serving_1.0.2/serving/serving.v:81$484 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.$not$src/serving_1.0.2/serving/serving.v:80$485 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2338 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2309 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2308 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$2114 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$547 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\rf_ram_if.$procmux$2986 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\rf_ram_if.$procmux$2988 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1381 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1385 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1388 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$595 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.$not$src/serving_1.0.2/serving/serving.v:81$486 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.$not$src/serving_1.0.2/serving/serving.v:80$487 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2338 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2309 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2308 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$2114 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$547 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\rf_ram_if.$procmux$2986 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\rf_ram_if.$procmux$2988 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1413 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1417 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1420 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$595 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.$not$src/serving_1.0.2/serving/serving.v:81$488 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.$not$src/serving_1.0.2/serving/serving.v:80$489 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2338 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2309 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2308 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$2114 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$547 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\rf_ram_if.$procmux$2986 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\rf_ram_if.$procmux$2988 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1445 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1449 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1452 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$595 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.$not$src/serving_1.0.2/serving/serving.v:81$490 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.$not$src/serving_1.0.2/serving/serving.v:80$491 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2338 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2309 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2308 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$2114 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$547 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\rf_ram_if.$procmux$2986 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\rf_ram_if.$procmux$2988 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1477 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1481 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1484 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$595 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.$not$src/serving_1.0.2/serving/serving.v:81$492 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.$not$src/serving_1.0.2/serving/serving.v:80$493 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2338 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2309 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2308 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$2114 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$547 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\rf_ram_if.$procmux$2986 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\rf_ram_if.$procmux$2988 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1509 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1513 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1516 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$595 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.$not$src/serving_1.0.2/serving/serving.v:81$494 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.$not$src/serving_1.0.2/serving/serving.v:80$495 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2338 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2309 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2308 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$2114 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$547 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\rf_ram_if.$procmux$2986 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\rf_ram_if.$procmux$2988 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1541 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1545 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1548 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$595 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.$not$src/serving_1.0.2/serving/serving.v:81$496 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.$not$src/serving_1.0.2/serving/serving.v:80$497 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2338 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2309 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2308 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$2114 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$547 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\rf_ram_if.$procmux$2986 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\rf_ram_if.$procmux$2988 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1573 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1577 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1580 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$595 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.$not$src/serving_1.0.2/serving/serving.v:81$498 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.$not$src/serving_1.0.2/serving/serving.v:80$499 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2338 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2309 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2308 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$2114 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$547 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\rf_ram_if.$procmux$2986 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\rf_ram_if.$procmux$2988 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1605 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1609 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1612 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$595 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.$not$src/serving_1.0.2/serving/serving.v:81$500 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.$not$src/serving_1.0.2/serving/serving.v:80$501 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2338 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2309 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2308 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$2114 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$547 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\rf_ram_if.$procmux$2986 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\rf_ram_if.$procmux$2988 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1637 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1641 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1644 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$595 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.$not$src/serving_1.0.2/serving/serving.v:81$502 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.$not$src/serving_1.0.2/serving/serving.v:80$503 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2338 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2309 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2308 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$2114 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$547 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\rf_ram_if.$procmux$2986 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\rf_ram_if.$procmux$2988 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1669 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1673 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1676 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$595 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.$not$src/serving_1.0.2/serving/serving.v:81$504 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.$not$src/serving_1.0.2/serving/serving.v:80$505 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2338 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2309 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2308 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$2114 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$547 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\rf_ram_if.$procmux$2986 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\rf_ram_if.$procmux$2988 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1701 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1705 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1708 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$595 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.$not$src/serving_1.0.2/serving/serving.v:81$506 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.$not$src/serving_1.0.2/serving/serving.v:80$507 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2338 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2309 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2308 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$2114 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$547 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\rf_ram_if.$procmux$2986 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\rf_ram_if.$procmux$2988 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1733 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1737 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1740 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$595 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.$not$src/serving_1.0.2/serving/serving.v:81$508 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.$not$src/serving_1.0.2/serving/serving.v:80$509 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2338 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2309 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2308 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$2114 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$547 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\rf_ram_if.$procmux$2986 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\rf_ram_if.$procmux$2988 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1765 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1769 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1772 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$595 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.$not$src/serving_1.0.2/serving/serving.v:81$510 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.$not$src/serving_1.0.2/serving/serving.v:80$511 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2338 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2309 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2308 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$2114 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$547 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\rf_ram_if.$procmux$2986 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\rf_ram_if.$procmux$2988 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1797 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1801 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1804 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$595 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.$not$src/serving_1.0.2/serving/serving.v:81$512 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.$not$src/serving_1.0.2/serving/serving.v:80$513 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2338 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2309 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2308 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$2114 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$547 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\rf_ram_if.$procmux$2986 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\rf_ram_if.$procmux$2988 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1829 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1833 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1836 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$595 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.$not$src/serving_1.0.2/serving/serving.v:81$514 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.$not$src/serving_1.0.2/serving/serving.v:80$515 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2338 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2309 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2308 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$2114 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$547 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\rf_ram_if.$procmux$2986 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\rf_ram_if.$procmux$2988 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1861 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1865 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1868 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$595 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.$not$src/serving_1.0.2/serving/serving.v:81$516 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.$not$src/serving_1.0.2/serving/serving.v:80$517 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2338 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2309 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2308 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$2114 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$547 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\rf_ram_if.$procmux$2986 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\rf_ram_if.$procmux$2988 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1893 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1897 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1900 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$595 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.$not$src/serving_1.0.2/serving/serving.v:81$518 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.$not$src/serving_1.0.2/serving/serving.v:80$519 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2338 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2309 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2308 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$2114 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$547 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\rf_ram_if.$procmux$2986 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\rf_ram_if.$procmux$2988 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1925 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1929 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1932 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$595 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.$not$src/serving_1.0.2/serving/serving.v:81$520 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.$not$src/serving_1.0.2/serving/serving.v:80$521 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2338 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2309 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2308 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$2114 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$547 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\rf_ram_if.$procmux$2986 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\rf_ram_if.$procmux$2988 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1957 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1961 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1964 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$595 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.$not$src/serving_1.0.2/serving/serving.v:81$522 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.$not$src/serving_1.0.2/serving/serving.v:80$523 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2338 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2309 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2308 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$2114 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$547 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\rf_ram_if.$procmux$2986 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\rf_ram_if.$procmux$2988 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$1989 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1993 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$1996 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$595 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.$not$src/serving_1.0.2/serving/serving.v:81$524 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.$not$src/serving_1.0.2/serving/serving.v:80$525 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2338 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2309 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2308 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$2114 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$547 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\rf_ram_if.$procmux$2986 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\rf_ram_if.$procmux$2988 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$2021 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$2025 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$2028 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$595 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.$not$src/serving_1.0.2/serving/serving.v:81$526 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.$not$src/serving_1.0.2/serving/serving.v:80$527 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2338 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2309 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2308 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$2114 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$547 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\rf_ram_if.$procmux$2986 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\rf_ram_if.$procmux$2988 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$2053 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$2057 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$2060 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$595 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.$not$src/serving_1.0.2/serving/serving.v:81$528 ($not).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.$not$src/serving_1.0.2/serving/serving.v:80$529 ($not).
Removed top 1 bits (of 3) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
Removed top 1 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\cpu.\state.$eq$src/serv_1.0.2/rtl/serv_state.v:63$2338 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:192$2309 ($eq).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\cpu.\decode.$eq$src/serv_1.0.2/rtl/serv_decode.v:191$2308 ($eq).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
Removed top 1 bits (of 2) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 ($add).
Removed top 5 bits (of 6) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\cpu.\mem_if.$eq$src/serv_1.0.2/rtl/serv_mem_if.v:33$2114 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543 ($add).
Removed top 2 bits (of 3) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\rf_ram_if.$eq$src/serv_1.0.2/rtl/serv_rf_ram_if.v:126$547 ($eq).
Removed top 4 bits (of 5) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549 ($add).
Removed top 1 bits (of 7) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\rf_ram_if.$procmux$2986 ($mux).
Removed top 1 bits (of 8) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\rf_ram_if.$procmux$2988 ($mux).
Removed top 26 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\ram.$shiftx$src/serving_1.0.2/serving/serving_ram.v:0$2085 ($shiftx).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$2089 ($add).
Removed top 1 bits (of 2) from port B of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\ram.$eq$src/serving_1.0.2/serving/serving_ram.v:64$2092 ($eq).
Removed top 24 bits (of 32) from mux cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\arbiter.$ternary$src/serving_1.0.2/serving/serving_arbiter.v:50$595 ($mux).
Removed top 1 bits (of 8) from port A of cell corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.$not$src/serving_1.0.2/serving/serving.v:81$530 ($not).
Removed top 1 bits (of 10) from mux cell corescore_gowin_yosys.$flatten\emitter.$procmux$3347 ($mux).
Removed top 1 bits (of 10) from mux cell corescore_gowin_yosys.$flatten\emitter.$procmux$3344 ($mux).
Removed top 31 bits (of 32) from port B of cell corescore_gowin_yosys.$flatten\emitter.$sub$src/corescore_0/rtl/emitter_uart.v:37$348 ($sub).
Removed top 22 bits (of 32) from port Y of cell corescore_gowin_yosys.$flatten\emitter.$sub$src/corescore_0/rtl/emitter_uart.v:37$348 ($sub).
Removed top 25 bits (of 32) from wire corescore_gowin_yosys.$flatten\corescorecore.\axis_mux.\arb_inst.$add$src/verilog-axis_0-r3/rtl/arbiter.v:123$428_Y.
Removed top 25 bits (of 32) from wire corescore_gowin_yosys.$flatten\corescorecore.\axis_mux.\arb_inst.$add$src/verilog-axis_0-r3/rtl/arbiter.v:132$430_Y.
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_0.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_1.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_10.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 3 bits (of 5) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_11.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549_Y.
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 2 bits (of 5) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_12.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549_Y.
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 4 bits (of 5) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_13.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549_Y.
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 3 bits (of 5) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_14.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549_Y.
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_15.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_16.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_17.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_18.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_19.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_2.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_20.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_21.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_22.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_23.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_24.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_25.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_26.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_27.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_28.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_29.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 3 bits (of 5) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_3.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549_Y.
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_30.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_31.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_32.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_33.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_34.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_34.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_35.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_35.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_36.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_36.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_37.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_37.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_38.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_38.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_39.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_39.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 3 bits (of 5) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_4.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549_Y.
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_40.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_40.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_41.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_41.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_42.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_42.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_43.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_43.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_44.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_44.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_45.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_45.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_46.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_46.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_47.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_47.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_5.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 3 bits (of 5) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_6.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549_Y.
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_7.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 2 bits (of 5) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_8.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549_Y.
Removed top 1 bits (of 8) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\rf_ram_if.$0\rdata0[7:0].
Removed top 1 bits (of 7) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\rf_ram_if.$0\rdata1[6:0].
Removed top 1 bits (of 5) from wire corescore_gowin_yosys.$flatten\corescorecore.\core_9.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549_Y.
Removed top 1 bits (of 10) from wire corescore_gowin_yosys.$flatten\emitter.$0\data[9:0].
Removed top 1 bits (of 10) from wire corescore_gowin_yosys.$flatten\emitter.$procmux$3344_Y.
Removed top 22 bits (of 32) from wire corescore_gowin_yosys.$flatten\emitter.$sub$src/corescore_0/rtl/emitter_uart.v:37$348_Y.

28.9.9. Executing PEEPOPT pass (run peephole optimizers).

28.9.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..
Removed 0 unused cells and 110 unused wires.
<suppressed ~1 debug messages>

28.9.11. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module corescore_gowin_yosys:
  creating $macc model for $flatten\corescorecore.\axis_mux.\arb_inst.$add$src/verilog-axis_0-r3/rtl/arbiter.v:123$428 ($add).
  creating $macc model for $flatten\corescorecore.\axis_mux.\arb_inst.$add$src/verilog-axis_0-r3/rtl/arbiter.v:132$430 ($add).
  creating $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2148 ($add).
  creating $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149 ($add).
  creating $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 ($add).
  creating $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152 ($add).
  creating $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391 ($add).
  creating $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
  creating $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199 ($add).
  creating $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2175 ($add).
  creating $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176 ($add).
  creating $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2183 ($add).
  creating $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184 ($add).
  creating $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
  creating $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382 ($add).
  creating $macc model for $flatten\corescorecore.\core_0.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$2089 ($add).
  creating $macc model for $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549 ($add).
  creating $macc model for $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543 ($add).
  creating $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2148 ($add).
  creating $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149 ($add).
  creating $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 ($add).
  creating $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152 ($add).
  creating $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391 ($add).
  creating $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
  creating $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199 ($add).
  creating $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2175 ($add).
  creating $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176 ($add).
  creating $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2183 ($add).
  creating $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184 ($add).
  creating $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
  creating $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382 ($add).
  creating $macc model for $flatten\corescorecore.\core_1.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$2057 ($add).
  creating $macc model for $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549 ($add).
  creating $macc model for $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543 ($add).
  creating $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2148 ($add).
  creating $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149 ($add).
  creating $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 ($add).
  creating $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152 ($add).
  creating $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391 ($add).
  creating $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
  creating $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199 ($add).
  creating $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2175 ($add).
  creating $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176 ($add).
  creating $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2183 ($add).
  creating $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184 ($add).
  creating $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
  creating $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382 ($add).
  creating $macc model for $flatten\corescorecore.\core_10.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1769 ($add).
  creating $macc model for $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549 ($add).
  creating $macc model for $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543 ($add).
  creating $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2148 ($add).
  creating $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149 ($add).
  creating $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 ($add).
  creating $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152 ($add).
  creating $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391 ($add).
  creating $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
  creating $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199 ($add).
  creating $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2175 ($add).
  creating $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176 ($add).
  creating $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2183 ($add).
  creating $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184 ($add).
  creating $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
  creating $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382 ($add).
  creating $macc model for $flatten\corescorecore.\core_11.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1737 ($add).
  creating $macc model for $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549 ($add).
  creating $macc model for $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543 ($add).
  creating $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2148 ($add).
  creating $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149 ($add).
  creating $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 ($add).
  creating $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152 ($add).
  creating $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391 ($add).
  creating $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
  creating $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199 ($add).
  creating $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2175 ($add).
  creating $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176 ($add).
  creating $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2183 ($add).
  creating $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184 ($add).
  creating $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
  creating $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382 ($add).
  creating $macc model for $flatten\corescorecore.\core_12.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1705 ($add).
  creating $macc model for $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549 ($add).
  creating $macc model for $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543 ($add).
  creating $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2148 ($add).
  creating $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149 ($add).
  creating $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 ($add).
  creating $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152 ($add).
  creating $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391 ($add).
  creating $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
  creating $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199 ($add).
  creating $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2175 ($add).
  creating $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176 ($add).
  creating $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2183 ($add).
  creating $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184 ($add).
  creating $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
  creating $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382 ($add).
  creating $macc model for $flatten\corescorecore.\core_13.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1673 ($add).
  creating $macc model for $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549 ($add).
  creating $macc model for $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543 ($add).
  creating $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2148 ($add).
  creating $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149 ($add).
  creating $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 ($add).
  creating $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152 ($add).
  creating $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391 ($add).
  creating $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
  creating $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199 ($add).
  creating $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2175 ($add).
  creating $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176 ($add).
  creating $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2183 ($add).
  creating $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184 ($add).
  creating $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
  creating $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382 ($add).
  creating $macc model for $flatten\corescorecore.\core_14.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1641 ($add).
  creating $macc model for $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549 ($add).
  creating $macc model for $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543 ($add).
  creating $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2148 ($add).
  creating $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149 ($add).
  creating $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 ($add).
  creating $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152 ($add).
  creating $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391 ($add).
  creating $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
  creating $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199 ($add).
  creating $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2175 ($add).
  creating $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176 ($add).
  creating $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2183 ($add).
  creating $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184 ($add).
  creating $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
  creating $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382 ($add).
  creating $macc model for $flatten\corescorecore.\core_15.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1609 ($add).
  creating $macc model for $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549 ($add).
  creating $macc model for $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543 ($add).
  creating $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2148 ($add).
  creating $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149 ($add).
  creating $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 ($add).
  creating $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152 ($add).
  creating $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391 ($add).
  creating $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
  creating $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199 ($add).
  creating $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2175 ($add).
  creating $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176 ($add).
  creating $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2183 ($add).
  creating $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184 ($add).
  creating $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
  creating $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382 ($add).
  creating $macc model for $flatten\corescorecore.\core_16.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1577 ($add).
  creating $macc model for $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549 ($add).
  creating $macc model for $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543 ($add).
  creating $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2148 ($add).
  creating $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149 ($add).
  creating $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 ($add).
  creating $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152 ($add).
  creating $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391 ($add).
  creating $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
  creating $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199 ($add).
  creating $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2175 ($add).
  creating $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176 ($add).
  creating $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2183 ($add).
  creating $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184 ($add).
  creating $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
  creating $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382 ($add).
  creating $macc model for $flatten\corescorecore.\core_17.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1545 ($add).
  creating $macc model for $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549 ($add).
  creating $macc model for $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543 ($add).
  creating $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2148 ($add).
  creating $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149 ($add).
  creating $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 ($add).
  creating $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152 ($add).
  creating $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391 ($add).
  creating $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
  creating $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199 ($add).
  creating $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2175 ($add).
  creating $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176 ($add).
  creating $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2183 ($add).
  creating $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184 ($add).
  creating $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
  creating $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382 ($add).
  creating $macc model for $flatten\corescorecore.\core_18.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1513 ($add).
  creating $macc model for $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549 ($add).
  creating $macc model for $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543 ($add).
  creating $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2148 ($add).
  creating $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149 ($add).
  creating $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 ($add).
  creating $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152 ($add).
  creating $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391 ($add).
  creating $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
  creating $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199 ($add).
  creating $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2175 ($add).
  creating $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176 ($add).
  creating $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2183 ($add).
  creating $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184 ($add).
  creating $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
  creating $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382 ($add).
  creating $macc model for $flatten\corescorecore.\core_19.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1481 ($add).
  creating $macc model for $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549 ($add).
  creating $macc model for $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543 ($add).
  creating $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2148 ($add).
  creating $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149 ($add).
  creating $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 ($add).
  creating $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152 ($add).
  creating $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391 ($add).
  creating $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
  creating $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199 ($add).
  creating $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2175 ($add).
  creating $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176 ($add).
  creating $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2183 ($add).
  creating $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184 ($add).
  creating $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
  creating $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382 ($add).
  creating $macc model for $flatten\corescorecore.\core_2.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$2025 ($add).
  creating $macc model for $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549 ($add).
  creating $macc model for $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543 ($add).
  creating $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2148 ($add).
  creating $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149 ($add).
  creating $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 ($add).
  creating $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152 ($add).
  creating $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391 ($add).
  creating $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
  creating $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199 ($add).
  creating $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2175 ($add).
  creating $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176 ($add).
  creating $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2183 ($add).
  creating $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184 ($add).
  creating $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
  creating $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382 ($add).
  creating $macc model for $flatten\corescorecore.\core_20.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1449 ($add).
  creating $macc model for $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549 ($add).
  creating $macc model for $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543 ($add).
  creating $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2148 ($add).
  creating $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149 ($add).
  creating $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 ($add).
  creating $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152 ($add).
  creating $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391 ($add).
  creating $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
  creating $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199 ($add).
  creating $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2175 ($add).
  creating $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176 ($add).
  creating $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2183 ($add).
  creating $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184 ($add).
  creating $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
  creating $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382 ($add).
  creating $macc model for $flatten\corescorecore.\core_21.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1417 ($add).
  creating $macc model for $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549 ($add).
  creating $macc model for $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543 ($add).
  creating $macc model for $flatten\corescorecore.\core_22.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2148 ($add).
  creating $macc model for $flatten\corescorecore.\core_22.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149 ($add).
  creating $macc model for $flatten\corescorecore.\core_22.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 ($add).
  creating $macc model for $flatten\corescorecore.\core_22.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152 ($add).
  creating $macc model for $flatten\corescorecore.\core_22.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391 ($add).
  creating $macc model for $flatten\corescorecore.\core_22.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
  creating $macc model for $flatten\corescorecore.\core_22.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199 ($add).
  creating $macc model for $flatten\corescorecore.\core_22.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2175 ($add).
  creating $macc model for $flatten\corescorecore.\core_22.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176 ($add).
  creating $macc model for $flatten\corescorecore.\core_22.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2183 ($add).
  creating $macc model for $flatten\corescorecore.\core_22.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184 ($add).
  creating $macc model for $flatten\corescorecore.\core_22.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
  creating $macc model for $flatten\corescorecore.\core_22.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382 ($add).
  creating $macc model for $flatten\corescorecore.\core_22.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1385 ($add).
  creating $macc model for $flatten\corescorecore.\core_22.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549 ($add).
  creating $macc model for $flatten\corescorecore.\core_22.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543 ($add).
  creating $macc model for $flatten\corescorecore.\core_23.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2148 ($add).
  creating $macc model for $flatten\corescorecore.\core_23.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149 ($add).
  creating $macc model for $flatten\corescorecore.\core_23.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 ($add).
  creating $macc model for $flatten\corescorecore.\core_23.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152 ($add).
  creating $macc model for $flatten\corescorecore.\core_23.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391 ($add).
  creating $macc model for $flatten\corescorecore.\core_23.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
  creating $macc model for $flatten\corescorecore.\core_23.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199 ($add).
  creating $macc model for $flatten\corescorecore.\core_23.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2175 ($add).
  creating $macc model for $flatten\corescorecore.\core_23.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176 ($add).
  creating $macc model for $flatten\corescorecore.\core_23.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2183 ($add).
  creating $macc model for $flatten\corescorecore.\core_23.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184 ($add).
  creating $macc model for $flatten\corescorecore.\core_23.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
  creating $macc model for $flatten\corescorecore.\core_23.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382 ($add).
  creating $macc model for $flatten\corescorecore.\core_23.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1353 ($add).
  creating $macc model for $flatten\corescorecore.\core_23.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549 ($add).
  creating $macc model for $flatten\corescorecore.\core_23.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543 ($add).
  creating $macc model for $flatten\corescorecore.\core_24.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2148 ($add).
  creating $macc model for $flatten\corescorecore.\core_24.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149 ($add).
  creating $macc model for $flatten\corescorecore.\core_24.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 ($add).
  creating $macc model for $flatten\corescorecore.\core_24.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152 ($add).
  creating $macc model for $flatten\corescorecore.\core_24.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391 ($add).
  creating $macc model for $flatten\corescorecore.\core_24.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
  creating $macc model for $flatten\corescorecore.\core_24.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199 ($add).
  creating $macc model for $flatten\corescorecore.\core_24.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2175 ($add).
  creating $macc model for $flatten\corescorecore.\core_24.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176 ($add).
  creating $macc model for $flatten\corescorecore.\core_24.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2183 ($add).
  creating $macc model for $flatten\corescorecore.\core_24.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184 ($add).
  creating $macc model for $flatten\corescorecore.\core_24.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
  creating $macc model for $flatten\corescorecore.\core_24.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382 ($add).
  creating $macc model for $flatten\corescorecore.\core_24.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1321 ($add).
  creating $macc model for $flatten\corescorecore.\core_24.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549 ($add).
  creating $macc model for $flatten\corescorecore.\core_24.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543 ($add).
  creating $macc model for $flatten\corescorecore.\core_25.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2148 ($add).
  creating $macc model for $flatten\corescorecore.\core_25.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149 ($add).
  creating $macc model for $flatten\corescorecore.\core_25.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 ($add).
  creating $macc model for $flatten\corescorecore.\core_25.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152 ($add).
  creating $macc model for $flatten\corescorecore.\core_25.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391 ($add).
  creating $macc model for $flatten\corescorecore.\core_25.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
  creating $macc model for $flatten\corescorecore.\core_25.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199 ($add).
  creating $macc model for $flatten\corescorecore.\core_25.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2175 ($add).
  creating $macc model for $flatten\corescorecore.\core_25.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176 ($add).
  creating $macc model for $flatten\corescorecore.\core_25.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2183 ($add).
  creating $macc model for $flatten\corescorecore.\core_25.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184 ($add).
  creating $macc model for $flatten\corescorecore.\core_25.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
  creating $macc model for $flatten\corescorecore.\core_25.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382 ($add).
  creating $macc model for $flatten\corescorecore.\core_25.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1289 ($add).
  creating $macc model for $flatten\corescorecore.\core_25.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549 ($add).
  creating $macc model for $flatten\corescorecore.\core_25.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543 ($add).
  creating $macc model for $flatten\corescorecore.\core_26.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2148 ($add).
  creating $macc model for $flatten\corescorecore.\core_26.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149 ($add).
  creating $macc model for $flatten\corescorecore.\core_26.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 ($add).
  creating $macc model for $flatten\corescorecore.\core_26.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152 ($add).
  creating $macc model for $flatten\corescorecore.\core_26.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391 ($add).
  creating $macc model for $flatten\corescorecore.\core_26.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
  creating $macc model for $flatten\corescorecore.\core_26.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199 ($add).
  creating $macc model for $flatten\corescorecore.\core_26.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2175 ($add).
  creating $macc model for $flatten\corescorecore.\core_26.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176 ($add).
  creating $macc model for $flatten\corescorecore.\core_26.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2183 ($add).
  creating $macc model for $flatten\corescorecore.\core_26.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184 ($add).
  creating $macc model for $flatten\corescorecore.\core_26.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
  creating $macc model for $flatten\corescorecore.\core_26.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382 ($add).
  creating $macc model for $flatten\corescorecore.\core_26.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1257 ($add).
  creating $macc model for $flatten\corescorecore.\core_26.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549 ($add).
  creating $macc model for $flatten\corescorecore.\core_26.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543 ($add).
  creating $macc model for $flatten\corescorecore.\core_27.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2148 ($add).
  creating $macc model for $flatten\corescorecore.\core_27.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149 ($add).
  creating $macc model for $flatten\corescorecore.\core_27.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 ($add).
  creating $macc model for $flatten\corescorecore.\core_27.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152 ($add).
  creating $macc model for $flatten\corescorecore.\core_27.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391 ($add).
  creating $macc model for $flatten\corescorecore.\core_27.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
  creating $macc model for $flatten\corescorecore.\core_27.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199 ($add).
  creating $macc model for $flatten\corescorecore.\core_27.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2175 ($add).
  creating $macc model for $flatten\corescorecore.\core_27.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176 ($add).
  creating $macc model for $flatten\corescorecore.\core_27.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2183 ($add).
  creating $macc model for $flatten\corescorecore.\core_27.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184 ($add).
  creating $macc model for $flatten\corescorecore.\core_27.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
  creating $macc model for $flatten\corescorecore.\core_27.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382 ($add).
  creating $macc model for $flatten\corescorecore.\core_27.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1225 ($add).
  creating $macc model for $flatten\corescorecore.\core_27.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549 ($add).
  creating $macc model for $flatten\corescorecore.\core_27.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543 ($add).
  creating $macc model for $flatten\corescorecore.\core_28.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2148 ($add).
  creating $macc model for $flatten\corescorecore.\core_28.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149 ($add).
  creating $macc model for $flatten\corescorecore.\core_28.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 ($add).
  creating $macc model for $flatten\corescorecore.\core_28.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152 ($add).
  creating $macc model for $flatten\corescorecore.\core_28.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391 ($add).
  creating $macc model for $flatten\corescorecore.\core_28.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
  creating $macc model for $flatten\corescorecore.\core_28.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199 ($add).
  creating $macc model for $flatten\corescorecore.\core_28.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2175 ($add).
  creating $macc model for $flatten\corescorecore.\core_28.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176 ($add).
  creating $macc model for $flatten\corescorecore.\core_28.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2183 ($add).
  creating $macc model for $flatten\corescorecore.\core_28.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184 ($add).
  creating $macc model for $flatten\corescorecore.\core_28.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
  creating $macc model for $flatten\corescorecore.\core_28.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382 ($add).
  creating $macc model for $flatten\corescorecore.\core_28.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1193 ($add).
  creating $macc model for $flatten\corescorecore.\core_28.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549 ($add).
  creating $macc model for $flatten\corescorecore.\core_28.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543 ($add).
  creating $macc model for $flatten\corescorecore.\core_29.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2148 ($add).
  creating $macc model for $flatten\corescorecore.\core_29.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149 ($add).
  creating $macc model for $flatten\corescorecore.\core_29.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 ($add).
  creating $macc model for $flatten\corescorecore.\core_29.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152 ($add).
  creating $macc model for $flatten\corescorecore.\core_29.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391 ($add).
  creating $macc model for $flatten\corescorecore.\core_29.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
  creating $macc model for $flatten\corescorecore.\core_29.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199 ($add).
  creating $macc model for $flatten\corescorecore.\core_29.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2175 ($add).
  creating $macc model for $flatten\corescorecore.\core_29.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176 ($add).
  creating $macc model for $flatten\corescorecore.\core_29.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2183 ($add).
  creating $macc model for $flatten\corescorecore.\core_29.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184 ($add).
  creating $macc model for $flatten\corescorecore.\core_29.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
  creating $macc model for $flatten\corescorecore.\core_29.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382 ($add).
  creating $macc model for $flatten\corescorecore.\core_29.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1161 ($add).
  creating $macc model for $flatten\corescorecore.\core_29.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549 ($add).
  creating $macc model for $flatten\corescorecore.\core_29.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543 ($add).
  creating $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2148 ($add).
  creating $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149 ($add).
  creating $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 ($add).
  creating $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152 ($add).
  creating $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391 ($add).
  creating $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
  creating $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199 ($add).
  creating $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2175 ($add).
  creating $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176 ($add).
  creating $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2183 ($add).
  creating $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184 ($add).
  creating $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
  creating $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382 ($add).
  creating $macc model for $flatten\corescorecore.\core_3.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1993 ($add).
  creating $macc model for $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549 ($add).
  creating $macc model for $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543 ($add).
  creating $macc model for $flatten\corescorecore.\core_30.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2148 ($add).
  creating $macc model for $flatten\corescorecore.\core_30.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149 ($add).
  creating $macc model for $flatten\corescorecore.\core_30.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 ($add).
  creating $macc model for $flatten\corescorecore.\core_30.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152 ($add).
  creating $macc model for $flatten\corescorecore.\core_30.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391 ($add).
  creating $macc model for $flatten\corescorecore.\core_30.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
  creating $macc model for $flatten\corescorecore.\core_30.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199 ($add).
  creating $macc model for $flatten\corescorecore.\core_30.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2175 ($add).
  creating $macc model for $flatten\corescorecore.\core_30.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176 ($add).
  creating $macc model for $flatten\corescorecore.\core_30.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2183 ($add).
  creating $macc model for $flatten\corescorecore.\core_30.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184 ($add).
  creating $macc model for $flatten\corescorecore.\core_30.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
  creating $macc model for $flatten\corescorecore.\core_30.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382 ($add).
  creating $macc model for $flatten\corescorecore.\core_30.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1129 ($add).
  creating $macc model for $flatten\corescorecore.\core_30.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549 ($add).
  creating $macc model for $flatten\corescorecore.\core_30.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543 ($add).
  creating $macc model for $flatten\corescorecore.\core_31.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2148 ($add).
  creating $macc model for $flatten\corescorecore.\core_31.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149 ($add).
  creating $macc model for $flatten\corescorecore.\core_31.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 ($add).
  creating $macc model for $flatten\corescorecore.\core_31.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152 ($add).
  creating $macc model for $flatten\corescorecore.\core_31.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391 ($add).
  creating $macc model for $flatten\corescorecore.\core_31.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
  creating $macc model for $flatten\corescorecore.\core_31.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199 ($add).
  creating $macc model for $flatten\corescorecore.\core_31.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2175 ($add).
  creating $macc model for $flatten\corescorecore.\core_31.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176 ($add).
  creating $macc model for $flatten\corescorecore.\core_31.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2183 ($add).
  creating $macc model for $flatten\corescorecore.\core_31.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184 ($add).
  creating $macc model for $flatten\corescorecore.\core_31.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
  creating $macc model for $flatten\corescorecore.\core_31.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382 ($add).
  creating $macc model for $flatten\corescorecore.\core_31.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1097 ($add).
  creating $macc model for $flatten\corescorecore.\core_31.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549 ($add).
  creating $macc model for $flatten\corescorecore.\core_31.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543 ($add).
  creating $macc model for $flatten\corescorecore.\core_32.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2148 ($add).
  creating $macc model for $flatten\corescorecore.\core_32.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149 ($add).
  creating $macc model for $flatten\corescorecore.\core_32.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 ($add).
  creating $macc model for $flatten\corescorecore.\core_32.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152 ($add).
  creating $macc model for $flatten\corescorecore.\core_32.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391 ($add).
  creating $macc model for $flatten\corescorecore.\core_32.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
  creating $macc model for $flatten\corescorecore.\core_32.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199 ($add).
  creating $macc model for $flatten\corescorecore.\core_32.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2175 ($add).
  creating $macc model for $flatten\corescorecore.\core_32.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176 ($add).
  creating $macc model for $flatten\corescorecore.\core_32.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2183 ($add).
  creating $macc model for $flatten\corescorecore.\core_32.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184 ($add).
  creating $macc model for $flatten\corescorecore.\core_32.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
  creating $macc model for $flatten\corescorecore.\core_32.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382 ($add).
  creating $macc model for $flatten\corescorecore.\core_32.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1065 ($add).
  creating $macc model for $flatten\corescorecore.\core_32.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549 ($add).
  creating $macc model for $flatten\corescorecore.\core_32.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543 ($add).
  creating $macc model for $flatten\corescorecore.\core_33.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2148 ($add).
  creating $macc model for $flatten\corescorecore.\core_33.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149 ($add).
  creating $macc model for $flatten\corescorecore.\core_33.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 ($add).
  creating $macc model for $flatten\corescorecore.\core_33.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152 ($add).
  creating $macc model for $flatten\corescorecore.\core_33.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391 ($add).
  creating $macc model for $flatten\corescorecore.\core_33.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
  creating $macc model for $flatten\corescorecore.\core_33.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199 ($add).
  creating $macc model for $flatten\corescorecore.\core_33.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2175 ($add).
  creating $macc model for $flatten\corescorecore.\core_33.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176 ($add).
  creating $macc model for $flatten\corescorecore.\core_33.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2183 ($add).
  creating $macc model for $flatten\corescorecore.\core_33.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184 ($add).
  creating $macc model for $flatten\corescorecore.\core_33.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
  creating $macc model for $flatten\corescorecore.\core_33.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382 ($add).
  creating $macc model for $flatten\corescorecore.\core_33.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1033 ($add).
  creating $macc model for $flatten\corescorecore.\core_33.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549 ($add).
  creating $macc model for $flatten\corescorecore.\core_33.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543 ($add).
  creating $macc model for $flatten\corescorecore.\core_34.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2148 ($add).
  creating $macc model for $flatten\corescorecore.\core_34.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149 ($add).
  creating $macc model for $flatten\corescorecore.\core_34.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 ($add).
  creating $macc model for $flatten\corescorecore.\core_34.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152 ($add).
  creating $macc model for $flatten\corescorecore.\core_34.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391 ($add).
  creating $macc model for $flatten\corescorecore.\core_34.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
  creating $macc model for $flatten\corescorecore.\core_34.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199 ($add).
  creating $macc model for $flatten\corescorecore.\core_34.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2175 ($add).
  creating $macc model for $flatten\corescorecore.\core_34.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176 ($add).
  creating $macc model for $flatten\corescorecore.\core_34.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2183 ($add).
  creating $macc model for $flatten\corescorecore.\core_34.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184 ($add).
  creating $macc model for $flatten\corescorecore.\core_34.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
  creating $macc model for $flatten\corescorecore.\core_34.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382 ($add).
  creating $macc model for $flatten\corescorecore.\core_34.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1001 ($add).
  creating $macc model for $flatten\corescorecore.\core_34.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549 ($add).
  creating $macc model for $flatten\corescorecore.\core_34.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543 ($add).
  creating $macc model for $flatten\corescorecore.\core_35.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2148 ($add).
  creating $macc model for $flatten\corescorecore.\core_35.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149 ($add).
  creating $macc model for $flatten\corescorecore.\core_35.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 ($add).
  creating $macc model for $flatten\corescorecore.\core_35.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152 ($add).
  creating $macc model for $flatten\corescorecore.\core_35.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391 ($add).
  creating $macc model for $flatten\corescorecore.\core_35.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
  creating $macc model for $flatten\corescorecore.\core_35.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199 ($add).
  creating $macc model for $flatten\corescorecore.\core_35.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2175 ($add).
  creating $macc model for $flatten\corescorecore.\core_35.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176 ($add).
  creating $macc model for $flatten\corescorecore.\core_35.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2183 ($add).
  creating $macc model for $flatten\corescorecore.\core_35.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184 ($add).
  creating $macc model for $flatten\corescorecore.\core_35.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
  creating $macc model for $flatten\corescorecore.\core_35.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382 ($add).
  creating $macc model for $flatten\corescorecore.\core_35.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$969 ($add).
  creating $macc model for $flatten\corescorecore.\core_35.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549 ($add).
  creating $macc model for $flatten\corescorecore.\core_35.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543 ($add).
  creating $macc model for $flatten\corescorecore.\core_36.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2148 ($add).
  creating $macc model for $flatten\corescorecore.\core_36.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149 ($add).
  creating $macc model for $flatten\corescorecore.\core_36.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 ($add).
  creating $macc model for $flatten\corescorecore.\core_36.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152 ($add).
  creating $macc model for $flatten\corescorecore.\core_36.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391 ($add).
  creating $macc model for $flatten\corescorecore.\core_36.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
  creating $macc model for $flatten\corescorecore.\core_36.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199 ($add).
  creating $macc model for $flatten\corescorecore.\core_36.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2175 ($add).
  creating $macc model for $flatten\corescorecore.\core_36.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176 ($add).
  creating $macc model for $flatten\corescorecore.\core_36.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2183 ($add).
  creating $macc model for $flatten\corescorecore.\core_36.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184 ($add).
  creating $macc model for $flatten\corescorecore.\core_36.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
  creating $macc model for $flatten\corescorecore.\core_36.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382 ($add).
  creating $macc model for $flatten\corescorecore.\core_36.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$937 ($add).
  creating $macc model for $flatten\corescorecore.\core_36.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549 ($add).
  creating $macc model for $flatten\corescorecore.\core_36.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543 ($add).
  creating $macc model for $flatten\corescorecore.\core_37.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2148 ($add).
  creating $macc model for $flatten\corescorecore.\core_37.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149 ($add).
  creating $macc model for $flatten\corescorecore.\core_37.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 ($add).
  creating $macc model for $flatten\corescorecore.\core_37.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152 ($add).
  creating $macc model for $flatten\corescorecore.\core_37.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391 ($add).
  creating $macc model for $flatten\corescorecore.\core_37.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
  creating $macc model for $flatten\corescorecore.\core_37.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199 ($add).
  creating $macc model for $flatten\corescorecore.\core_37.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2175 ($add).
  creating $macc model for $flatten\corescorecore.\core_37.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176 ($add).
  creating $macc model for $flatten\corescorecore.\core_37.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2183 ($add).
  creating $macc model for $flatten\corescorecore.\core_37.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184 ($add).
  creating $macc model for $flatten\corescorecore.\core_37.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
  creating $macc model for $flatten\corescorecore.\core_37.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382 ($add).
  creating $macc model for $flatten\corescorecore.\core_37.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$905 ($add).
  creating $macc model for $flatten\corescorecore.\core_37.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549 ($add).
  creating $macc model for $flatten\corescorecore.\core_37.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543 ($add).
  creating $macc model for $flatten\corescorecore.\core_38.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2148 ($add).
  creating $macc model for $flatten\corescorecore.\core_38.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149 ($add).
  creating $macc model for $flatten\corescorecore.\core_38.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 ($add).
  creating $macc model for $flatten\corescorecore.\core_38.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152 ($add).
  creating $macc model for $flatten\corescorecore.\core_38.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391 ($add).
  creating $macc model for $flatten\corescorecore.\core_38.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
  creating $macc model for $flatten\corescorecore.\core_38.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199 ($add).
  creating $macc model for $flatten\corescorecore.\core_38.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2175 ($add).
  creating $macc model for $flatten\corescorecore.\core_38.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176 ($add).
  creating $macc model for $flatten\corescorecore.\core_38.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2183 ($add).
  creating $macc model for $flatten\corescorecore.\core_38.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184 ($add).
  creating $macc model for $flatten\corescorecore.\core_38.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
  creating $macc model for $flatten\corescorecore.\core_38.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382 ($add).
  creating $macc model for $flatten\corescorecore.\core_38.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$873 ($add).
  creating $macc model for $flatten\corescorecore.\core_38.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549 ($add).
  creating $macc model for $flatten\corescorecore.\core_38.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543 ($add).
  creating $macc model for $flatten\corescorecore.\core_39.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2148 ($add).
  creating $macc model for $flatten\corescorecore.\core_39.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149 ($add).
  creating $macc model for $flatten\corescorecore.\core_39.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 ($add).
  creating $macc model for $flatten\corescorecore.\core_39.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152 ($add).
  creating $macc model for $flatten\corescorecore.\core_39.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391 ($add).
  creating $macc model for $flatten\corescorecore.\core_39.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
  creating $macc model for $flatten\corescorecore.\core_39.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199 ($add).
  creating $macc model for $flatten\corescorecore.\core_39.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2175 ($add).
  creating $macc model for $flatten\corescorecore.\core_39.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176 ($add).
  creating $macc model for $flatten\corescorecore.\core_39.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2183 ($add).
  creating $macc model for $flatten\corescorecore.\core_39.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184 ($add).
  creating $macc model for $flatten\corescorecore.\core_39.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
  creating $macc model for $flatten\corescorecore.\core_39.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382 ($add).
  creating $macc model for $flatten\corescorecore.\core_39.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$841 ($add).
  creating $macc model for $flatten\corescorecore.\core_39.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549 ($add).
  creating $macc model for $flatten\corescorecore.\core_39.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543 ($add).
  creating $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2148 ($add).
  creating $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149 ($add).
  creating $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 ($add).
  creating $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152 ($add).
  creating $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391 ($add).
  creating $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
  creating $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199 ($add).
  creating $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2175 ($add).
  creating $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176 ($add).
  creating $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2183 ($add).
  creating $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184 ($add).
  creating $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
  creating $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382 ($add).
  creating $macc model for $flatten\corescorecore.\core_4.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1961 ($add).
  creating $macc model for $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549 ($add).
  creating $macc model for $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543 ($add).
  creating $macc model for $flatten\corescorecore.\core_40.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2148 ($add).
  creating $macc model for $flatten\corescorecore.\core_40.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149 ($add).
  creating $macc model for $flatten\corescorecore.\core_40.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 ($add).
  creating $macc model for $flatten\corescorecore.\core_40.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152 ($add).
  creating $macc model for $flatten\corescorecore.\core_40.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391 ($add).
  creating $macc model for $flatten\corescorecore.\core_40.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
  creating $macc model for $flatten\corescorecore.\core_40.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199 ($add).
  creating $macc model for $flatten\corescorecore.\core_40.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2175 ($add).
  creating $macc model for $flatten\corescorecore.\core_40.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176 ($add).
  creating $macc model for $flatten\corescorecore.\core_40.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2183 ($add).
  creating $macc model for $flatten\corescorecore.\core_40.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184 ($add).
  creating $macc model for $flatten\corescorecore.\core_40.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
  creating $macc model for $flatten\corescorecore.\core_40.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382 ($add).
  creating $macc model for $flatten\corescorecore.\core_40.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$809 ($add).
  creating $macc model for $flatten\corescorecore.\core_40.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549 ($add).
  creating $macc model for $flatten\corescorecore.\core_40.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543 ($add).
  creating $macc model for $flatten\corescorecore.\core_41.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2148 ($add).
  creating $macc model for $flatten\corescorecore.\core_41.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149 ($add).
  creating $macc model for $flatten\corescorecore.\core_41.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 ($add).
  creating $macc model for $flatten\corescorecore.\core_41.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152 ($add).
  creating $macc model for $flatten\corescorecore.\core_41.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391 ($add).
  creating $macc model for $flatten\corescorecore.\core_41.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
  creating $macc model for $flatten\corescorecore.\core_41.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199 ($add).
  creating $macc model for $flatten\corescorecore.\core_41.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2175 ($add).
  creating $macc model for $flatten\corescorecore.\core_41.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176 ($add).
  creating $macc model for $flatten\corescorecore.\core_41.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2183 ($add).
  creating $macc model for $flatten\corescorecore.\core_41.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184 ($add).
  creating $macc model for $flatten\corescorecore.\core_41.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
  creating $macc model for $flatten\corescorecore.\core_41.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382 ($add).
  creating $macc model for $flatten\corescorecore.\core_41.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$777 ($add).
  creating $macc model for $flatten\corescorecore.\core_41.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549 ($add).
  creating $macc model for $flatten\corescorecore.\core_41.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543 ($add).
  creating $macc model for $flatten\corescorecore.\core_42.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2148 ($add).
  creating $macc model for $flatten\corescorecore.\core_42.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149 ($add).
  creating $macc model for $flatten\corescorecore.\core_42.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 ($add).
  creating $macc model for $flatten\corescorecore.\core_42.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152 ($add).
  creating $macc model for $flatten\corescorecore.\core_42.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391 ($add).
  creating $macc model for $flatten\corescorecore.\core_42.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
  creating $macc model for $flatten\corescorecore.\core_42.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199 ($add).
  creating $macc model for $flatten\corescorecore.\core_42.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2175 ($add).
  creating $macc model for $flatten\corescorecore.\core_42.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176 ($add).
  creating $macc model for $flatten\corescorecore.\core_42.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2183 ($add).
  creating $macc model for $flatten\corescorecore.\core_42.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184 ($add).
  creating $macc model for $flatten\corescorecore.\core_42.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
  creating $macc model for $flatten\corescorecore.\core_42.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382 ($add).
  creating $macc model for $flatten\corescorecore.\core_42.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$745 ($add).
  creating $macc model for $flatten\corescorecore.\core_42.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549 ($add).
  creating $macc model for $flatten\corescorecore.\core_42.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543 ($add).
  creating $macc model for $flatten\corescorecore.\core_43.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2148 ($add).
  creating $macc model for $flatten\corescorecore.\core_43.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149 ($add).
  creating $macc model for $flatten\corescorecore.\core_43.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 ($add).
  creating $macc model for $flatten\corescorecore.\core_43.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152 ($add).
  creating $macc model for $flatten\corescorecore.\core_43.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391 ($add).
  creating $macc model for $flatten\corescorecore.\core_43.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
  creating $macc model for $flatten\corescorecore.\core_43.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199 ($add).
  creating $macc model for $flatten\corescorecore.\core_43.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2175 ($add).
  creating $macc model for $flatten\corescorecore.\core_43.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176 ($add).
  creating $macc model for $flatten\corescorecore.\core_43.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2183 ($add).
  creating $macc model for $flatten\corescorecore.\core_43.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184 ($add).
  creating $macc model for $flatten\corescorecore.\core_43.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
  creating $macc model for $flatten\corescorecore.\core_43.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382 ($add).
  creating $macc model for $flatten\corescorecore.\core_43.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$713 ($add).
  creating $macc model for $flatten\corescorecore.\core_43.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549 ($add).
  creating $macc model for $flatten\corescorecore.\core_43.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543 ($add).
  creating $macc model for $flatten\corescorecore.\core_44.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2148 ($add).
  creating $macc model for $flatten\corescorecore.\core_44.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149 ($add).
  creating $macc model for $flatten\corescorecore.\core_44.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 ($add).
  creating $macc model for $flatten\corescorecore.\core_44.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152 ($add).
  creating $macc model for $flatten\corescorecore.\core_44.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391 ($add).
  creating $macc model for $flatten\corescorecore.\core_44.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
  creating $macc model for $flatten\corescorecore.\core_44.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199 ($add).
  creating $macc model for $flatten\corescorecore.\core_44.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2175 ($add).
  creating $macc model for $flatten\corescorecore.\core_44.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176 ($add).
  creating $macc model for $flatten\corescorecore.\core_44.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2183 ($add).
  creating $macc model for $flatten\corescorecore.\core_44.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184 ($add).
  creating $macc model for $flatten\corescorecore.\core_44.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
  creating $macc model for $flatten\corescorecore.\core_44.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382 ($add).
  creating $macc model for $flatten\corescorecore.\core_44.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$681 ($add).
  creating $macc model for $flatten\corescorecore.\core_44.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549 ($add).
  creating $macc model for $flatten\corescorecore.\core_44.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543 ($add).
  creating $macc model for $flatten\corescorecore.\core_45.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2148 ($add).
  creating $macc model for $flatten\corescorecore.\core_45.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149 ($add).
  creating $macc model for $flatten\corescorecore.\core_45.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 ($add).
  creating $macc model for $flatten\corescorecore.\core_45.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152 ($add).
  creating $macc model for $flatten\corescorecore.\core_45.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391 ($add).
  creating $macc model for $flatten\corescorecore.\core_45.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
  creating $macc model for $flatten\corescorecore.\core_45.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199 ($add).
  creating $macc model for $flatten\corescorecore.\core_45.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2175 ($add).
  creating $macc model for $flatten\corescorecore.\core_45.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176 ($add).
  creating $macc model for $flatten\corescorecore.\core_45.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2183 ($add).
  creating $macc model for $flatten\corescorecore.\core_45.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184 ($add).
  creating $macc model for $flatten\corescorecore.\core_45.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
  creating $macc model for $flatten\corescorecore.\core_45.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382 ($add).
  creating $macc model for $flatten\corescorecore.\core_45.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$649 ($add).
  creating $macc model for $flatten\corescorecore.\core_45.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549 ($add).
  creating $macc model for $flatten\corescorecore.\core_45.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543 ($add).
  creating $macc model for $flatten\corescorecore.\core_46.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2148 ($add).
  creating $macc model for $flatten\corescorecore.\core_46.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149 ($add).
  creating $macc model for $flatten\corescorecore.\core_46.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 ($add).
  creating $macc model for $flatten\corescorecore.\core_46.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152 ($add).
  creating $macc model for $flatten\corescorecore.\core_46.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391 ($add).
  creating $macc model for $flatten\corescorecore.\core_46.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
  creating $macc model for $flatten\corescorecore.\core_46.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199 ($add).
  creating $macc model for $flatten\corescorecore.\core_46.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2175 ($add).
  creating $macc model for $flatten\corescorecore.\core_46.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176 ($add).
  creating $macc model for $flatten\corescorecore.\core_46.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2183 ($add).
  creating $macc model for $flatten\corescorecore.\core_46.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184 ($add).
  creating $macc model for $flatten\corescorecore.\core_46.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
  creating $macc model for $flatten\corescorecore.\core_46.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382 ($add).
  creating $macc model for $flatten\corescorecore.\core_46.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$617 ($add).
  creating $macc model for $flatten\corescorecore.\core_46.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549 ($add).
  creating $macc model for $flatten\corescorecore.\core_46.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543 ($add).
  creating $macc model for $flatten\corescorecore.\core_47.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2148 ($add).
  creating $macc model for $flatten\corescorecore.\core_47.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149 ($add).
  creating $macc model for $flatten\corescorecore.\core_47.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 ($add).
  creating $macc model for $flatten\corescorecore.\core_47.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152 ($add).
  creating $macc model for $flatten\corescorecore.\core_47.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391 ($add).
  creating $macc model for $flatten\corescorecore.\core_47.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
  creating $macc model for $flatten\corescorecore.\core_47.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199 ($add).
  creating $macc model for $flatten\corescorecore.\core_47.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2175 ($add).
  creating $macc model for $flatten\corescorecore.\core_47.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176 ($add).
  creating $macc model for $flatten\corescorecore.\core_47.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2183 ($add).
  creating $macc model for $flatten\corescorecore.\core_47.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184 ($add).
  creating $macc model for $flatten\corescorecore.\core_47.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
  creating $macc model for $flatten\corescorecore.\core_47.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382 ($add).
  creating $macc model for $flatten\corescorecore.\core_47.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$569 ($add).
  creating $macc model for $flatten\corescorecore.\core_47.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549 ($add).
  creating $macc model for $flatten\corescorecore.\core_47.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543 ($add).
  creating $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2148 ($add).
  creating $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149 ($add).
  creating $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 ($add).
  creating $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152 ($add).
  creating $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391 ($add).
  creating $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
  creating $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199 ($add).
  creating $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2175 ($add).
  creating $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176 ($add).
  creating $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2183 ($add).
  creating $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184 ($add).
  creating $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
  creating $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382 ($add).
  creating $macc model for $flatten\corescorecore.\core_5.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1929 ($add).
  creating $macc model for $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549 ($add).
  creating $macc model for $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543 ($add).
  creating $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2148 ($add).
  creating $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149 ($add).
  creating $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 ($add).
  creating $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152 ($add).
  creating $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391 ($add).
  creating $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
  creating $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199 ($add).
  creating $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2175 ($add).
  creating $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176 ($add).
  creating $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2183 ($add).
  creating $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184 ($add).
  creating $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
  creating $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382 ($add).
  creating $macc model for $flatten\corescorecore.\core_6.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1897 ($add).
  creating $macc model for $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549 ($add).
  creating $macc model for $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543 ($add).
  creating $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2148 ($add).
  creating $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149 ($add).
  creating $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 ($add).
  creating $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152 ($add).
  creating $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391 ($add).
  creating $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
  creating $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199 ($add).
  creating $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2175 ($add).
  creating $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176 ($add).
  creating $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2183 ($add).
  creating $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184 ($add).
  creating $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
  creating $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382 ($add).
  creating $macc model for $flatten\corescorecore.\core_7.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1865 ($add).
  creating $macc model for $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549 ($add).
  creating $macc model for $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543 ($add).
  creating $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2148 ($add).
  creating $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149 ($add).
  creating $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 ($add).
  creating $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152 ($add).
  creating $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391 ($add).
  creating $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
  creating $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199 ($add).
  creating $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2175 ($add).
  creating $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176 ($add).
  creating $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2183 ($add).
  creating $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184 ($add).
  creating $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
  creating $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382 ($add).
  creating $macc model for $flatten\corescorecore.\core_8.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1833 ($add).
  creating $macc model for $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549 ($add).
  creating $macc model for $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543 ($add).
  creating $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2148 ($add).
  creating $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149 ($add).
  creating $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 ($add).
  creating $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152 ($add).
  creating $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391 ($add).
  creating $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 ($add).
  creating $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199 ($add).
  creating $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2175 ($add).
  creating $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176 ($add).
  creating $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2183 ($add).
  creating $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184 ($add).
  creating $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106 ($add).
  creating $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382 ($add).
  creating $macc model for $flatten\corescorecore.\core_9.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1801 ($add).
  creating $macc model for $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549 ($add).
  creating $macc model for $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543 ($add).
  creating $macc model for $flatten\emitter.$sub$src/corescore_0/rtl/emitter_uart.v:37$348 ($sub).
  merging $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2183 into $flatten\corescorecore.\core_9.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184.
  merging $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2175 into $flatten\corescorecore.\core_9.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176.
  merging $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 into $flatten\corescorecore.\core_9.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199.
  merging $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 into $flatten\corescorecore.\core_9.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152.
  merging $macc model for $flatten\corescorecore.\core_9.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2148 into $flatten\corescorecore.\core_9.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149.
  merging $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2183 into $flatten\corescorecore.\core_8.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184.
  merging $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2175 into $flatten\corescorecore.\core_8.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176.
  merging $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 into $flatten\corescorecore.\core_8.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199.
  merging $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 into $flatten\corescorecore.\core_8.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152.
  merging $macc model for $flatten\corescorecore.\core_8.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2148 into $flatten\corescorecore.\core_8.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149.
  merging $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2183 into $flatten\corescorecore.\core_7.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184.
  merging $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2175 into $flatten\corescorecore.\core_7.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176.
  merging $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 into $flatten\corescorecore.\core_7.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199.
  merging $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 into $flatten\corescorecore.\core_7.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152.
  merging $macc model for $flatten\corescorecore.\core_7.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2148 into $flatten\corescorecore.\core_7.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149.
  merging $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2183 into $flatten\corescorecore.\core_6.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184.
  merging $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2175 into $flatten\corescorecore.\core_6.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176.
  merging $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 into $flatten\corescorecore.\core_6.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199.
  merging $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 into $flatten\corescorecore.\core_6.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152.
  merging $macc model for $flatten\corescorecore.\core_6.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2148 into $flatten\corescorecore.\core_6.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149.
  merging $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2183 into $flatten\corescorecore.\core_5.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184.
  merging $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2175 into $flatten\corescorecore.\core_5.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176.
  merging $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 into $flatten\corescorecore.\core_5.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199.
  merging $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 into $flatten\corescorecore.\core_5.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152.
  merging $macc model for $flatten\corescorecore.\core_5.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2148 into $flatten\corescorecore.\core_5.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149.
  merging $macc model for $flatten\corescorecore.\core_47.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2183 into $flatten\corescorecore.\core_47.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184.
  merging $macc model for $flatten\corescorecore.\core_47.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2175 into $flatten\corescorecore.\core_47.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176.
  merging $macc model for $flatten\corescorecore.\core_47.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 into $flatten\corescorecore.\core_47.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199.
  merging $macc model for $flatten\corescorecore.\core_47.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 into $flatten\corescorecore.\core_47.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152.
  merging $macc model for $flatten\corescorecore.\core_47.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2148 into $flatten\corescorecore.\core_47.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149.
  merging $macc model for $flatten\corescorecore.\core_46.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2183 into $flatten\corescorecore.\core_46.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184.
  merging $macc model for $flatten\corescorecore.\core_46.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2175 into $flatten\corescorecore.\core_46.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176.
  merging $macc model for $flatten\corescorecore.\core_46.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 into $flatten\corescorecore.\core_46.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199.
  merging $macc model for $flatten\corescorecore.\core_46.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 into $flatten\corescorecore.\core_46.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152.
  merging $macc model for $flatten\corescorecore.\core_46.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2148 into $flatten\corescorecore.\core_46.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149.
  merging $macc model for $flatten\corescorecore.\core_45.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2183 into $flatten\corescorecore.\core_45.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184.
  merging $macc model for $flatten\corescorecore.\core_45.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2175 into $flatten\corescorecore.\core_45.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176.
  merging $macc model for $flatten\corescorecore.\core_45.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 into $flatten\corescorecore.\core_45.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199.
  merging $macc model for $flatten\corescorecore.\core_45.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 into $flatten\corescorecore.\core_45.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152.
  merging $macc model for $flatten\corescorecore.\core_45.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2148 into $flatten\corescorecore.\core_45.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149.
  merging $macc model for $flatten\corescorecore.\core_44.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2183 into $flatten\corescorecore.\core_44.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184.
  merging $macc model for $flatten\corescorecore.\core_44.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2175 into $flatten\corescorecore.\core_44.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176.
  merging $macc model for $flatten\corescorecore.\core_44.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 into $flatten\corescorecore.\core_44.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199.
  merging $macc model for $flatten\corescorecore.\core_44.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 into $flatten\corescorecore.\core_44.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152.
  merging $macc model for $flatten\corescorecore.\core_44.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2148 into $flatten\corescorecore.\core_44.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149.
  merging $macc model for $flatten\corescorecore.\core_43.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2183 into $flatten\corescorecore.\core_43.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184.
  merging $macc model for $flatten\corescorecore.\core_43.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2175 into $flatten\corescorecore.\core_43.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176.
  merging $macc model for $flatten\corescorecore.\core_43.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 into $flatten\corescorecore.\core_43.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199.
  merging $macc model for $flatten\corescorecore.\core_43.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 into $flatten\corescorecore.\core_43.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152.
  merging $macc model for $flatten\corescorecore.\core_43.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2148 into $flatten\corescorecore.\core_43.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149.
  merging $macc model for $flatten\corescorecore.\core_42.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2183 into $flatten\corescorecore.\core_42.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184.
  merging $macc model for $flatten\corescorecore.\core_42.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2175 into $flatten\corescorecore.\core_42.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176.
  merging $macc model for $flatten\corescorecore.\core_42.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 into $flatten\corescorecore.\core_42.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199.
  merging $macc model for $flatten\corescorecore.\core_42.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 into $flatten\corescorecore.\core_42.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152.
  merging $macc model for $flatten\corescorecore.\core_42.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2148 into $flatten\corescorecore.\core_42.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149.
  merging $macc model for $flatten\corescorecore.\core_41.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2183 into $flatten\corescorecore.\core_41.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184.
  merging $macc model for $flatten\corescorecore.\core_41.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2175 into $flatten\corescorecore.\core_41.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176.
  merging $macc model for $flatten\corescorecore.\core_41.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 into $flatten\corescorecore.\core_41.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199.
  merging $macc model for $flatten\corescorecore.\core_41.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 into $flatten\corescorecore.\core_41.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152.
  merging $macc model for $flatten\corescorecore.\core_41.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2148 into $flatten\corescorecore.\core_41.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149.
  merging $macc model for $flatten\corescorecore.\core_40.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2183 into $flatten\corescorecore.\core_40.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184.
  merging $macc model for $flatten\corescorecore.\core_40.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2175 into $flatten\corescorecore.\core_40.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176.
  merging $macc model for $flatten\corescorecore.\core_40.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 into $flatten\corescorecore.\core_40.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199.
  merging $macc model for $flatten\corescorecore.\core_40.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 into $flatten\corescorecore.\core_40.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152.
  merging $macc model for $flatten\corescorecore.\core_40.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2148 into $flatten\corescorecore.\core_40.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149.
  merging $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2183 into $flatten\corescorecore.\core_4.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184.
  merging $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2175 into $flatten\corescorecore.\core_4.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176.
  merging $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 into $flatten\corescorecore.\core_4.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199.
  merging $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 into $flatten\corescorecore.\core_4.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152.
  merging $macc model for $flatten\corescorecore.\core_4.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2148 into $flatten\corescorecore.\core_4.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149.
  merging $macc model for $flatten\corescorecore.\core_39.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2183 into $flatten\corescorecore.\core_39.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184.
  merging $macc model for $flatten\corescorecore.\core_39.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2175 into $flatten\corescorecore.\core_39.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176.
  merging $macc model for $flatten\corescorecore.\core_39.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 into $flatten\corescorecore.\core_39.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199.
  merging $macc model for $flatten\corescorecore.\core_39.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 into $flatten\corescorecore.\core_39.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152.
  merging $macc model for $flatten\corescorecore.\core_39.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2148 into $flatten\corescorecore.\core_39.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149.
  merging $macc model for $flatten\corescorecore.\core_38.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2183 into $flatten\corescorecore.\core_38.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184.
  merging $macc model for $flatten\corescorecore.\core_38.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2175 into $flatten\corescorecore.\core_38.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176.
  merging $macc model for $flatten\corescorecore.\core_38.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 into $flatten\corescorecore.\core_38.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199.
  merging $macc model for $flatten\corescorecore.\core_38.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 into $flatten\corescorecore.\core_38.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152.
  merging $macc model for $flatten\corescorecore.\core_38.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2148 into $flatten\corescorecore.\core_38.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149.
  merging $macc model for $flatten\corescorecore.\core_37.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2183 into $flatten\corescorecore.\core_37.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184.
  merging $macc model for $flatten\corescorecore.\core_37.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2175 into $flatten\corescorecore.\core_37.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176.
  merging $macc model for $flatten\corescorecore.\core_37.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 into $flatten\corescorecore.\core_37.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199.
  merging $macc model for $flatten\corescorecore.\core_37.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 into $flatten\corescorecore.\core_37.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152.
  merging $macc model for $flatten\corescorecore.\core_37.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2148 into $flatten\corescorecore.\core_37.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149.
  merging $macc model for $flatten\corescorecore.\core_36.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2183 into $flatten\corescorecore.\core_36.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184.
  merging $macc model for $flatten\corescorecore.\core_36.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2175 into $flatten\corescorecore.\core_36.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176.
  merging $macc model for $flatten\corescorecore.\core_36.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 into $flatten\corescorecore.\core_36.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199.
  merging $macc model for $flatten\corescorecore.\core_36.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 into $flatten\corescorecore.\core_36.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152.
  merging $macc model for $flatten\corescorecore.\core_36.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2148 into $flatten\corescorecore.\core_36.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149.
  merging $macc model for $flatten\corescorecore.\core_35.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2183 into $flatten\corescorecore.\core_35.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184.
  merging $macc model for $flatten\corescorecore.\core_35.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2175 into $flatten\corescorecore.\core_35.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176.
  merging $macc model for $flatten\corescorecore.\core_35.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 into $flatten\corescorecore.\core_35.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199.
  merging $macc model for $flatten\corescorecore.\core_35.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 into $flatten\corescorecore.\core_35.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152.
  merging $macc model for $flatten\corescorecore.\core_35.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2148 into $flatten\corescorecore.\core_35.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149.
  merging $macc model for $flatten\corescorecore.\core_34.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2183 into $flatten\corescorecore.\core_34.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184.
  merging $macc model for $flatten\corescorecore.\core_34.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2175 into $flatten\corescorecore.\core_34.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176.
  merging $macc model for $flatten\corescorecore.\core_34.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 into $flatten\corescorecore.\core_34.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199.
  merging $macc model for $flatten\corescorecore.\core_34.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 into $flatten\corescorecore.\core_34.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152.
  merging $macc model for $flatten\corescorecore.\core_34.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2148 into $flatten\corescorecore.\core_34.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149.
  merging $macc model for $flatten\corescorecore.\core_33.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2183 into $flatten\corescorecore.\core_33.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184.
  merging $macc model for $flatten\corescorecore.\core_33.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2175 into $flatten\corescorecore.\core_33.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176.
  merging $macc model for $flatten\corescorecore.\core_33.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 into $flatten\corescorecore.\core_33.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199.
  merging $macc model for $flatten\corescorecore.\core_33.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 into $flatten\corescorecore.\core_33.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152.
  merging $macc model for $flatten\corescorecore.\core_33.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2148 into $flatten\corescorecore.\core_33.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149.
  merging $macc model for $flatten\corescorecore.\core_32.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2183 into $flatten\corescorecore.\core_32.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184.
  merging $macc model for $flatten\corescorecore.\core_32.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2175 into $flatten\corescorecore.\core_32.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176.
  merging $macc model for $flatten\corescorecore.\core_32.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 into $flatten\corescorecore.\core_32.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199.
  merging $macc model for $flatten\corescorecore.\core_32.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 into $flatten\corescorecore.\core_32.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152.
  merging $macc model for $flatten\corescorecore.\core_32.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2148 into $flatten\corescorecore.\core_32.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149.
  merging $macc model for $flatten\corescorecore.\core_31.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2183 into $flatten\corescorecore.\core_31.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184.
  merging $macc model for $flatten\corescorecore.\core_31.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2175 into $flatten\corescorecore.\core_31.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176.
  merging $macc model for $flatten\corescorecore.\core_31.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 into $flatten\corescorecore.\core_31.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199.
  merging $macc model for $flatten\corescorecore.\core_31.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 into $flatten\corescorecore.\core_31.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152.
  merging $macc model for $flatten\corescorecore.\core_31.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2148 into $flatten\corescorecore.\core_31.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149.
  merging $macc model for $flatten\corescorecore.\core_30.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2183 into $flatten\corescorecore.\core_30.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184.
  merging $macc model for $flatten\corescorecore.\core_30.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2175 into $flatten\corescorecore.\core_30.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176.
  merging $macc model for $flatten\corescorecore.\core_30.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 into $flatten\corescorecore.\core_30.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199.
  merging $macc model for $flatten\corescorecore.\core_30.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 into $flatten\corescorecore.\core_30.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152.
  merging $macc model for $flatten\corescorecore.\core_30.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2148 into $flatten\corescorecore.\core_30.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149.
  merging $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2183 into $flatten\corescorecore.\core_3.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184.
  merging $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2175 into $flatten\corescorecore.\core_3.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176.
  merging $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 into $flatten\corescorecore.\core_3.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199.
  merging $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 into $flatten\corescorecore.\core_3.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152.
  merging $macc model for $flatten\corescorecore.\core_3.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2148 into $flatten\corescorecore.\core_3.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149.
  merging $macc model for $flatten\corescorecore.\core_29.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2183 into $flatten\corescorecore.\core_29.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184.
  merging $macc model for $flatten\corescorecore.\core_29.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2175 into $flatten\corescorecore.\core_29.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176.
  merging $macc model for $flatten\corescorecore.\core_29.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 into $flatten\corescorecore.\core_29.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199.
  merging $macc model for $flatten\corescorecore.\core_29.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 into $flatten\corescorecore.\core_29.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152.
  merging $macc model for $flatten\corescorecore.\core_29.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2148 into $flatten\corescorecore.\core_29.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149.
  merging $macc model for $flatten\corescorecore.\core_28.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2183 into $flatten\corescorecore.\core_28.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184.
  merging $macc model for $flatten\corescorecore.\core_28.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2175 into $flatten\corescorecore.\core_28.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176.
  merging $macc model for $flatten\corescorecore.\core_28.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 into $flatten\corescorecore.\core_28.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199.
  merging $macc model for $flatten\corescorecore.\core_28.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 into $flatten\corescorecore.\core_28.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152.
  merging $macc model for $flatten\corescorecore.\core_28.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2148 into $flatten\corescorecore.\core_28.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149.
  merging $macc model for $flatten\corescorecore.\core_27.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2183 into $flatten\corescorecore.\core_27.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184.
  merging $macc model for $flatten\corescorecore.\core_27.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2175 into $flatten\corescorecore.\core_27.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176.
  merging $macc model for $flatten\corescorecore.\core_27.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 into $flatten\corescorecore.\core_27.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199.
  merging $macc model for $flatten\corescorecore.\core_27.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 into $flatten\corescorecore.\core_27.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152.
  merging $macc model for $flatten\corescorecore.\core_27.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2148 into $flatten\corescorecore.\core_27.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149.
  merging $macc model for $flatten\corescorecore.\core_26.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2183 into $flatten\corescorecore.\core_26.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184.
  merging $macc model for $flatten\corescorecore.\core_26.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2175 into $flatten\corescorecore.\core_26.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176.
  merging $macc model for $flatten\corescorecore.\core_26.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 into $flatten\corescorecore.\core_26.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199.
  merging $macc model for $flatten\corescorecore.\core_26.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 into $flatten\corescorecore.\core_26.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152.
  merging $macc model for $flatten\corescorecore.\core_26.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2148 into $flatten\corescorecore.\core_26.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149.
  merging $macc model for $flatten\corescorecore.\core_25.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2183 into $flatten\corescorecore.\core_25.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184.
  merging $macc model for $flatten\corescorecore.\core_25.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2175 into $flatten\corescorecore.\core_25.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176.
  merging $macc model for $flatten\corescorecore.\core_25.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 into $flatten\corescorecore.\core_25.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199.
  merging $macc model for $flatten\corescorecore.\core_25.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 into $flatten\corescorecore.\core_25.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152.
  merging $macc model for $flatten\corescorecore.\core_25.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2148 into $flatten\corescorecore.\core_25.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149.
  merging $macc model for $flatten\corescorecore.\core_24.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2183 into $flatten\corescorecore.\core_24.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184.
  merging $macc model for $flatten\corescorecore.\core_24.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2175 into $flatten\corescorecore.\core_24.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176.
  merging $macc model for $flatten\corescorecore.\core_24.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 into $flatten\corescorecore.\core_24.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199.
  merging $macc model for $flatten\corescorecore.\core_24.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 into $flatten\corescorecore.\core_24.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152.
  merging $macc model for $flatten\corescorecore.\core_24.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2148 into $flatten\corescorecore.\core_24.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149.
  merging $macc model for $flatten\corescorecore.\core_23.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2183 into $flatten\corescorecore.\core_23.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184.
  merging $macc model for $flatten\corescorecore.\core_23.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2175 into $flatten\corescorecore.\core_23.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176.
  merging $macc model for $flatten\corescorecore.\core_23.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 into $flatten\corescorecore.\core_23.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199.
  merging $macc model for $flatten\corescorecore.\core_23.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 into $flatten\corescorecore.\core_23.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152.
  merging $macc model for $flatten\corescorecore.\core_23.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2148 into $flatten\corescorecore.\core_23.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149.
  merging $macc model for $flatten\corescorecore.\core_22.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2183 into $flatten\corescorecore.\core_22.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184.
  merging $macc model for $flatten\corescorecore.\core_22.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2175 into $flatten\corescorecore.\core_22.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176.
  merging $macc model for $flatten\corescorecore.\core_22.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 into $flatten\corescorecore.\core_22.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199.
  merging $macc model for $flatten\corescorecore.\core_22.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 into $flatten\corescorecore.\core_22.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152.
  merging $macc model for $flatten\corescorecore.\core_22.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2148 into $flatten\corescorecore.\core_22.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149.
  merging $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2183 into $flatten\corescorecore.\core_21.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184.
  merging $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2175 into $flatten\corescorecore.\core_21.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176.
  merging $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 into $flatten\corescorecore.\core_21.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199.
  merging $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 into $flatten\corescorecore.\core_21.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152.
  merging $macc model for $flatten\corescorecore.\core_21.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2148 into $flatten\corescorecore.\core_21.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149.
  merging $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2183 into $flatten\corescorecore.\core_20.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184.
  merging $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2175 into $flatten\corescorecore.\core_20.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176.
  merging $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 into $flatten\corescorecore.\core_20.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199.
  merging $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 into $flatten\corescorecore.\core_20.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152.
  merging $macc model for $flatten\corescorecore.\core_20.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2148 into $flatten\corescorecore.\core_20.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149.
  merging $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2183 into $flatten\corescorecore.\core_2.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184.
  merging $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2175 into $flatten\corescorecore.\core_2.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176.
  merging $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 into $flatten\corescorecore.\core_2.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199.
  merging $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 into $flatten\corescorecore.\core_2.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152.
  merging $macc model for $flatten\corescorecore.\core_2.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2148 into $flatten\corescorecore.\core_2.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149.
  merging $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2183 into $flatten\corescorecore.\core_19.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184.
  merging $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2175 into $flatten\corescorecore.\core_19.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176.
  merging $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 into $flatten\corescorecore.\core_19.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199.
  merging $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 into $flatten\corescorecore.\core_19.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152.
  merging $macc model for $flatten\corescorecore.\core_19.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2148 into $flatten\corescorecore.\core_19.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149.
  merging $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2183 into $flatten\corescorecore.\core_18.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184.
  merging $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2175 into $flatten\corescorecore.\core_18.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176.
  merging $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 into $flatten\corescorecore.\core_18.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199.
  merging $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 into $flatten\corescorecore.\core_18.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152.
  merging $macc model for $flatten\corescorecore.\core_18.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2148 into $flatten\corescorecore.\core_18.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149.
  merging $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2183 into $flatten\corescorecore.\core_17.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184.
  merging $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2175 into $flatten\corescorecore.\core_17.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176.
  merging $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 into $flatten\corescorecore.\core_17.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199.
  merging $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 into $flatten\corescorecore.\core_17.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152.
  merging $macc model for $flatten\corescorecore.\core_17.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2148 into $flatten\corescorecore.\core_17.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149.
  merging $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2183 into $flatten\corescorecore.\core_16.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184.
  merging $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2175 into $flatten\corescorecore.\core_16.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176.
  merging $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 into $flatten\corescorecore.\core_16.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199.
  merging $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 into $flatten\corescorecore.\core_16.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152.
  merging $macc model for $flatten\corescorecore.\core_16.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2148 into $flatten\corescorecore.\core_16.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149.
  merging $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2183 into $flatten\corescorecore.\core_15.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184.
  merging $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2175 into $flatten\corescorecore.\core_15.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176.
  merging $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 into $flatten\corescorecore.\core_15.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199.
  merging $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 into $flatten\corescorecore.\core_15.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152.
  merging $macc model for $flatten\corescorecore.\core_15.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2148 into $flatten\corescorecore.\core_15.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149.
  merging $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2183 into $flatten\corescorecore.\core_14.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184.
  merging $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2175 into $flatten\corescorecore.\core_14.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176.
  merging $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 into $flatten\corescorecore.\core_14.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199.
  merging $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 into $flatten\corescorecore.\core_14.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152.
  merging $macc model for $flatten\corescorecore.\core_14.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2148 into $flatten\corescorecore.\core_14.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149.
  merging $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2183 into $flatten\corescorecore.\core_13.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184.
  merging $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2175 into $flatten\corescorecore.\core_13.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176.
  merging $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 into $flatten\corescorecore.\core_13.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199.
  merging $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 into $flatten\corescorecore.\core_13.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152.
  merging $macc model for $flatten\corescorecore.\core_13.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2148 into $flatten\corescorecore.\core_13.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149.
  merging $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2183 into $flatten\corescorecore.\core_12.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184.
  merging $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2175 into $flatten\corescorecore.\core_12.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176.
  merging $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 into $flatten\corescorecore.\core_12.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199.
  merging $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 into $flatten\corescorecore.\core_12.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152.
  merging $macc model for $flatten\corescorecore.\core_12.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2148 into $flatten\corescorecore.\core_12.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149.
  merging $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2183 into $flatten\corescorecore.\core_11.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184.
  merging $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2175 into $flatten\corescorecore.\core_11.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176.
  merging $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 into $flatten\corescorecore.\core_11.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199.
  merging $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 into $flatten\corescorecore.\core_11.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152.
  merging $macc model for $flatten\corescorecore.\core_11.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2148 into $flatten\corescorecore.\core_11.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149.
  merging $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2183 into $flatten\corescorecore.\core_10.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184.
  merging $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2175 into $flatten\corescorecore.\core_10.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176.
  merging $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 into $flatten\corescorecore.\core_10.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199.
  merging $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 into $flatten\corescorecore.\core_10.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152.
  merging $macc model for $flatten\corescorecore.\core_10.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2148 into $flatten\corescorecore.\core_10.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149.
  merging $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2183 into $flatten\corescorecore.\core_1.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184.
  merging $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2175 into $flatten\corescorecore.\core_1.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176.
  merging $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 into $flatten\corescorecore.\core_1.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199.
  merging $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 into $flatten\corescorecore.\core_1.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152.
  merging $macc model for $flatten\corescorecore.\core_1.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2148 into $flatten\corescorecore.\core_1.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149.
  merging $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2183 into $flatten\corescorecore.\core_0.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184.
  merging $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2175 into $flatten\corescorecore.\core_0.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176.
  merging $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2198 into $flatten\corescorecore.\core_0.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199.
  merging $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2151 into $flatten\corescorecore.\core_0.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152.
  merging $macc model for $flatten\corescorecore.\core_0.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2148 into $flatten\corescorecore.\core_0.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149.
  creating $alu model for $macc $flatten\corescorecore.\core_42.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106.
  creating $alu model for $macc $flatten\corescorecore.\core_38.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543.
  creating $alu model for $macc $flatten\corescorecore.\core_38.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549.
  creating $alu model for $macc $flatten\corescorecore.\core_38.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$873.
  creating $alu model for $macc $flatten\corescorecore.\core_38.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382.
  creating $alu model for $macc $flatten\corescorecore.\core_38.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106.
  creating $alu model for $macc $flatten\corescorecore.\core_38.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184.
  creating $alu model for $macc $flatten\corescorecore.\core_42.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382.
  creating $alu model for $macc $flatten\corescorecore.\core_38.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176.
  creating $alu model for $macc $flatten\corescorecore.\core_42.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$745.
  creating $alu model for $macc $flatten\corescorecore.\core_38.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199.
  creating $alu model for $macc $flatten\corescorecore.\core_42.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549.
  creating $alu model for $macc $flatten\corescorecore.\core_38.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391.
  creating $alu model for $macc $flatten\corescorecore.\core_38.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152.
  creating $alu model for $macc $flatten\corescorecore.\core_42.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543.
  creating $alu model for $macc $flatten\corescorecore.\core_38.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149.
  creating $alu model for $macc $flatten\corescorecore.\core_41.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106.
  creating $alu model for $macc $flatten\corescorecore.\core_37.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543.
  creating $alu model for $macc $flatten\corescorecore.\core_37.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549.
  creating $alu model for $macc $flatten\corescorecore.\core_37.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$905.
  creating $alu model for $macc $flatten\corescorecore.\core_37.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382.
  creating $alu model for $macc $flatten\corescorecore.\core_37.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106.
  creating $alu model for $macc $flatten\corescorecore.\core_37.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184.
  creating $alu model for $macc $flatten\corescorecore.\core_43.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149.
  creating $alu model for $macc $flatten\corescorecore.\core_37.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176.
  creating $alu model for $macc $flatten\corescorecore.\core_41.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149.
  creating $alu model for $macc $flatten\corescorecore.\core_37.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199.
  creating $alu model for $macc $flatten\corescorecore.\core_43.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152.
  creating $alu model for $macc $flatten\corescorecore.\core_37.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391.
  creating $alu model for $macc $flatten\corescorecore.\core_37.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152.
  creating $alu model for $macc $flatten\corescorecore.\core_43.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391.
  creating $alu model for $macc $flatten\corescorecore.\core_37.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149.
  creating $alu model for $macc $flatten\corescorecore.\core_41.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382.
  creating $alu model for $macc $flatten\corescorecore.\core_36.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543.
  creating $alu model for $macc $flatten\corescorecore.\core_36.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549.
  creating $alu model for $macc $flatten\corescorecore.\core_36.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$937.
  creating $alu model for $macc $flatten\corescorecore.\core_36.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382.
  creating $alu model for $macc $flatten\corescorecore.\core_36.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106.
  creating $alu model for $macc $flatten\corescorecore.\core_36.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184.
  creating $alu model for $macc $flatten\corescorecore.\core_43.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199.
  creating $alu model for $macc $flatten\corescorecore.\core_36.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176.
  creating $alu model for $macc $flatten\corescorecore.\core_40.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543.
  creating $alu model for $macc $flatten\corescorecore.\core_36.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199.
  creating $alu model for $macc $flatten\corescorecore.\core_43.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176.
  creating $alu model for $macc $flatten\corescorecore.\core_36.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391.
  creating $alu model for $macc $flatten\corescorecore.\core_36.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152.
  creating $alu model for $macc $flatten\corescorecore.\core_40.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549.
  creating $alu model for $macc $flatten\corescorecore.\core_36.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149.
  creating $alu model for $macc $flatten\corescorecore.\core_43.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184.
  creating $alu model for $macc $flatten\corescorecore.\core_35.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543.
  creating $alu model for $macc $flatten\corescorecore.\core_35.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549.
  creating $alu model for $macc $flatten\corescorecore.\core_35.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$969.
  creating $alu model for $macc $flatten\corescorecore.\core_35.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382.
  creating $alu model for $macc $flatten\corescorecore.\core_35.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106.
  creating $alu model for $macc $flatten\corescorecore.\core_35.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184.
  creating $alu model for $macc $flatten\corescorecore.\core_43.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106.
  creating $alu model for $macc $flatten\corescorecore.\core_35.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176.
  creating $alu model for $macc $flatten\corescorecore.\core_43.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382.
  creating $alu model for $macc $flatten\corescorecore.\core_35.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199.
  creating $alu model for $macc $flatten\corescorecore.\core_43.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$713.
  creating $alu model for $macc $flatten\corescorecore.\core_35.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391.
  creating $alu model for $macc $flatten\corescorecore.\core_35.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152.
  creating $alu model for $macc $flatten\corescorecore.\core_43.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549.
  creating $alu model for $macc $flatten\corescorecore.\core_35.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149.
  creating $alu model for $macc $flatten\corescorecore.\core_43.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543.
  creating $alu model for $macc $flatten\corescorecore.\core_34.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543.
  creating $alu model for $macc $flatten\corescorecore.\core_34.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549.
  creating $alu model for $macc $flatten\corescorecore.\core_34.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1001.
  creating $alu model for $macc $flatten\corescorecore.\core_34.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382.
  creating $alu model for $macc $flatten\corescorecore.\core_34.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106.
  creating $alu model for $macc $flatten\corescorecore.\core_34.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184.
  creating $alu model for $macc $flatten\corescorecore.\core_40.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$809.
  creating $alu model for $macc $flatten\corescorecore.\core_34.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176.
  creating $alu model for $macc $flatten\corescorecore.\core_44.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149.
  creating $alu model for $macc $flatten\corescorecore.\core_34.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199.
  creating $alu model for $macc $flatten\corescorecore.\core_40.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382.
  creating $alu model for $macc $flatten\corescorecore.\core_34.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391.
  creating $alu model for $macc $flatten\corescorecore.\core_34.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152.
  creating $alu model for $macc $flatten\corescorecore.\core_44.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152.
  creating $alu model for $macc $flatten\corescorecore.\core_34.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149.
  creating $alu model for $macc $flatten\corescorecore.\core_44.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391.
  creating $alu model for $macc $flatten\corescorecore.\core_33.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543.
  creating $alu model for $macc $flatten\corescorecore.\core_33.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549.
  creating $alu model for $macc $flatten\corescorecore.\core_33.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1033.
  creating $alu model for $macc $flatten\corescorecore.\core_33.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382.
  creating $alu model for $macc $flatten\corescorecore.\core_33.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106.
  creating $alu model for $macc $flatten\corescorecore.\core_33.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184.
  creating $alu model for $macc $flatten\corescorecore.\core_40.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106.
  creating $alu model for $macc $flatten\corescorecore.\core_33.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176.
  creating $alu model for $macc $flatten\corescorecore.\core_44.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199.
  creating $alu model for $macc $flatten\corescorecore.\core_33.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199.
  creating $alu model for $macc $flatten\corescorecore.\core_40.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184.
  creating $alu model for $macc $flatten\corescorecore.\core_33.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391.
  creating $alu model for $macc $flatten\corescorecore.\core_33.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152.
  creating $alu model for $macc $flatten\corescorecore.\core_44.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176.
  creating $alu model for $macc $flatten\corescorecore.\core_33.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149.
  creating $alu model for $macc $flatten\corescorecore.\core_41.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$777.
  creating $alu model for $macc $flatten\corescorecore.\core_32.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543.
  creating $alu model for $macc $flatten\corescorecore.\core_32.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549.
  creating $alu model for $macc $flatten\corescorecore.\core_32.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1065.
  creating $alu model for $macc $flatten\corescorecore.\core_32.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382.
  creating $alu model for $macc $flatten\corescorecore.\core_32.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106.
  creating $alu model for $macc $flatten\corescorecore.\core_32.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184.
  creating $alu model for $macc $flatten\corescorecore.\core_44.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184.
  creating $alu model for $macc $flatten\corescorecore.\core_32.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176.
  creating $alu model for $macc $flatten\corescorecore.\core_44.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106.
  creating $alu model for $macc $flatten\corescorecore.\core_32.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199.
  creating $alu model for $macc $flatten\corescorecore.\core_44.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382.
  creating $alu model for $macc $flatten\corescorecore.\core_32.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391.
  creating $alu model for $macc $flatten\corescorecore.\core_32.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152.
  creating $alu model for $macc $flatten\corescorecore.\core_44.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$681.
  creating $alu model for $macc $flatten\corescorecore.\core_32.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149.
  creating $alu model for $macc $flatten\corescorecore.\core_44.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549.
  creating $alu model for $macc $flatten\corescorecore.\core_31.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543.
  creating $alu model for $macc $flatten\corescorecore.\core_31.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549.
  creating $alu model for $macc $flatten\corescorecore.\core_31.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1097.
  creating $alu model for $macc $flatten\corescorecore.\core_31.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382.
  creating $alu model for $macc $flatten\corescorecore.\core_31.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106.
  creating $alu model for $macc $flatten\corescorecore.\core_31.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184.
  creating $alu model for $macc $flatten\corescorecore.\core_44.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543.
  creating $alu model for $macc $flatten\corescorecore.\core_31.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176.
  creating $alu model for $macc $flatten\corescorecore.\core_40.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176.
  creating $alu model for $macc $flatten\corescorecore.\core_31.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199.
  creating $alu model for $macc $flatten\corescorecore.\core_45.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149.
  creating $alu model for $macc $flatten\corescorecore.\core_31.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391.
  creating $alu model for $macc $flatten\corescorecore.\core_31.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152.
  creating $alu model for $macc $flatten\corescorecore.\core_41.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549.
  creating $alu model for $macc $flatten\corescorecore.\core_31.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149.
  creating $alu model for $macc $flatten\corescorecore.\core_45.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152.
  creating $alu model for $macc $flatten\corescorecore.\core_30.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543.
  creating $alu model for $macc $flatten\corescorecore.\core_30.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549.
  creating $alu model for $macc $flatten\corescorecore.\core_30.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1129.
  creating $alu model for $macc $flatten\corescorecore.\core_30.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382.
  creating $alu model for $macc $flatten\corescorecore.\core_30.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106.
  creating $alu model for $macc $flatten\corescorecore.\core_30.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184.
  creating $alu model for $macc $flatten\corescorecore.\core_45.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391.
  creating $alu model for $macc $flatten\corescorecore.\core_30.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176.
  creating $alu model for $macc $flatten\corescorecore.\core_40.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199.
  creating $alu model for $macc $flatten\corescorecore.\core_30.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199.
  creating $alu model for $macc $flatten\corescorecore.\core_45.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199.
  creating $alu model for $macc $flatten\corescorecore.\core_30.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391.
  creating $alu model for $macc $flatten\corescorecore.\core_30.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152.
  creating $alu model for $macc $flatten\corescorecore.\core_41.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543.
  creating $alu model for $macc $flatten\corescorecore.\core_30.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149.
  creating $alu model for $macc $flatten\corescorecore.\core_45.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176.
  creating $alu model for $macc $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543.
  creating $alu model for $macc $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549.
  creating $alu model for $macc $flatten\corescorecore.\core_3.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1993.
  creating $alu model for $macc $flatten\corescorecore.\core_3.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382.
  creating $alu model for $macc $flatten\corescorecore.\core_3.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106.
  creating $alu model for $macc $flatten\corescorecore.\core_3.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184.
  creating $alu model for $macc $flatten\corescorecore.\core_40.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391.
  creating $alu model for $macc $flatten\corescorecore.\core_3.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176.
  creating $alu model for $macc $flatten\corescorecore.\core_45.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184.
  creating $alu model for $macc $flatten\corescorecore.\core_3.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199.
  creating $alu model for $macc $flatten\corescorecore.\core_45.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106.
  creating $alu model for $macc $flatten\corescorecore.\core_3.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391.
  creating $alu model for $macc $flatten\corescorecore.\core_3.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152.
  creating $alu model for $macc $flatten\corescorecore.\core_45.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382.
  creating $alu model for $macc $flatten\corescorecore.\core_3.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149.
  creating $alu model for $macc $flatten\corescorecore.\core_45.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$649.
  creating $alu model for $macc $flatten\corescorecore.\core_29.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543.
  creating $alu model for $macc $flatten\corescorecore.\core_29.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549.
  creating $alu model for $macc $flatten\corescorecore.\core_29.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1161.
  creating $alu model for $macc $flatten\corescorecore.\core_29.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382.
  creating $alu model for $macc $flatten\corescorecore.\core_29.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106.
  creating $alu model for $macc $flatten\corescorecore.\core_29.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184.
  creating $alu model for $macc $flatten\corescorecore.\core_45.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549.
  creating $alu model for $macc $flatten\corescorecore.\core_29.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176.
  creating $alu model for $macc $flatten\corescorecore.\core_45.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543.
  creating $alu model for $macc $flatten\corescorecore.\core_29.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199.
  creating $alu model for $macc $flatten\corescorecore.\core_40.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152.
  creating $alu model for $macc $flatten\corescorecore.\core_29.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391.
  creating $alu model for $macc $flatten\corescorecore.\core_29.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152.
  creating $alu model for $macc $flatten\corescorecore.\core_46.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149.
  creating $alu model for $macc $flatten\corescorecore.\core_29.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149.
  creating $alu model for $macc $flatten\corescorecore.\core_41.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176.
  creating $alu model for $macc $flatten\corescorecore.\core_28.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543.
  creating $alu model for $macc $flatten\corescorecore.\core_28.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549.
  creating $alu model for $macc $flatten\corescorecore.\core_28.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1193.
  creating $alu model for $macc $flatten\corescorecore.\core_28.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382.
  creating $alu model for $macc $flatten\corescorecore.\core_28.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106.
  creating $alu model for $macc $flatten\corescorecore.\core_28.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184.
  creating $alu model for $macc $flatten\corescorecore.\core_46.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152.
  creating $alu model for $macc $flatten\corescorecore.\core_28.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176.
  creating $alu model for $macc $flatten\corescorecore.\core_46.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391.
  creating $alu model for $macc $flatten\corescorecore.\core_28.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199.
  creating $alu model for $macc $flatten\corescorecore.\core_40.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149.
  creating $alu model for $macc $flatten\corescorecore.\core_28.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391.
  creating $alu model for $macc $flatten\corescorecore.\core_28.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152.
  creating $alu model for $macc $flatten\corescorecore.\core_46.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199.
  creating $alu model for $macc $flatten\corescorecore.\core_28.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149.
  creating $alu model for $macc $flatten\corescorecore.\core_42.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149.
  creating $alu model for $macc $flatten\corescorecore.\core_27.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543.
  creating $alu model for $macc $flatten\corescorecore.\core_27.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549.
  creating $alu model for $macc $flatten\corescorecore.\core_27.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1225.
  creating $alu model for $macc $flatten\corescorecore.\core_27.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382.
  creating $alu model for $macc $flatten\corescorecore.\core_27.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106.
  creating $alu model for $macc $flatten\corescorecore.\core_27.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184.
  creating $alu model for $macc $flatten\corescorecore.\core_46.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176.
  creating $alu model for $macc $flatten\corescorecore.\core_27.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176.
  creating $alu model for $macc $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543.
  creating $alu model for $macc $flatten\corescorecore.\core_27.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199.
  creating $alu model for $macc $flatten\corescorecore.\core_46.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184.
  creating $alu model for $macc $flatten\corescorecore.\core_27.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391.
  creating $alu model for $macc $flatten\corescorecore.\core_27.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152.
  creating $alu model for $macc $flatten\corescorecore.\core_46.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106.
  creating $alu model for $macc $flatten\corescorecore.\core_27.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149.
  creating $alu model for $macc $flatten\corescorecore.\core_46.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382.
  creating $alu model for $macc $flatten\corescorecore.\core_26.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543.
  creating $alu model for $macc $flatten\corescorecore.\core_26.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549.
  creating $alu model for $macc $flatten\corescorecore.\core_26.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1257.
  creating $alu model for $macc $flatten\corescorecore.\core_26.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382.
  creating $alu model for $macc $flatten\corescorecore.\core_26.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106.
  creating $alu model for $macc $flatten\corescorecore.\core_26.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184.
  creating $alu model for $macc $flatten\corescorecore.\core_46.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$617.
  creating $alu model for $macc $flatten\corescorecore.\core_26.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176.
  creating $alu model for $macc $flatten\corescorecore.\core_46.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549.
  creating $alu model for $macc $flatten\corescorecore.\core_26.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199.
  creating $alu model for $macc $flatten\corescorecore.\core_46.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543.
  creating $alu model for $macc $flatten\corescorecore.\core_26.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391.
  creating $alu model for $macc $flatten\corescorecore.\core_26.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152.
  creating $alu model for $macc $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549.
  creating $alu model for $macc $flatten\corescorecore.\core_26.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149.
  creating $alu model for $macc $flatten\corescorecore.\core_47.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149.
  creating $alu model for $macc $flatten\corescorecore.\core_25.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543.
  creating $alu model for $macc $flatten\corescorecore.\core_25.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549.
  creating $alu model for $macc $flatten\corescorecore.\core_25.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1289.
  creating $alu model for $macc $flatten\corescorecore.\core_25.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382.
  creating $alu model for $macc $flatten\corescorecore.\core_25.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106.
  creating $alu model for $macc $flatten\corescorecore.\core_25.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184.
  creating $alu model for $macc $flatten\corescorecore.\core_4.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1961.
  creating $alu model for $macc $flatten\corescorecore.\core_25.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176.
  creating $alu model for $macc $flatten\corescorecore.\core_47.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152.
  creating $alu model for $macc $flatten\corescorecore.\core_25.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199.
  creating $alu model for $macc $flatten\corescorecore.\core_47.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391.
  creating $alu model for $macc $flatten\corescorecore.\core_25.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391.
  creating $alu model for $macc $flatten\corescorecore.\core_25.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152.
  creating $alu model for $macc $flatten\corescorecore.\core_4.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382.
  creating $alu model for $macc $flatten\corescorecore.\core_25.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149.
  creating $alu model for $macc $flatten\corescorecore.\core_47.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199.
  creating $alu model for $macc $flatten\corescorecore.\core_24.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543.
  creating $alu model for $macc $flatten\corescorecore.\core_24.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549.
  creating $alu model for $macc $flatten\corescorecore.\core_24.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1321.
  creating $alu model for $macc $flatten\corescorecore.\core_24.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382.
  creating $alu model for $macc $flatten\corescorecore.\core_24.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106.
  creating $alu model for $macc $flatten\corescorecore.\core_24.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184.
  creating $alu model for $macc $flatten\corescorecore.\core_4.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106.
  creating $alu model for $macc $flatten\corescorecore.\core_24.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176.
  creating $alu model for $macc $flatten\corescorecore.\core_47.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176.
  creating $alu model for $macc $flatten\corescorecore.\core_24.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199.
  creating $alu model for $macc $flatten\corescorecore.\core_4.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184.
  creating $alu model for $macc $flatten\corescorecore.\core_24.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391.
  creating $alu model for $macc $flatten\corescorecore.\core_24.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152.
  creating $alu model for $macc $flatten\corescorecore.\core_47.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184.
  creating $alu model for $macc $flatten\corescorecore.\core_24.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149.
  creating $alu model for $macc $flatten\corescorecore.\core_47.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106.
  creating $alu model for $macc $flatten\corescorecore.\core_23.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543.
  creating $alu model for $macc $flatten\corescorecore.\core_23.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549.
  creating $alu model for $macc $flatten\corescorecore.\core_23.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1353.
  creating $alu model for $macc $flatten\corescorecore.\core_23.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382.
  creating $alu model for $macc $flatten\corescorecore.\core_23.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106.
  creating $alu model for $macc $flatten\corescorecore.\core_23.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184.
  creating $alu model for $macc $flatten\corescorecore.\core_47.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382.
  creating $alu model for $macc $flatten\corescorecore.\core_23.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176.
  creating $alu model for $macc $flatten\corescorecore.\core_47.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$569.
  creating $alu model for $macc $flatten\corescorecore.\core_23.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199.
  creating $alu model for $macc $flatten\corescorecore.\core_47.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549.
  creating $alu model for $macc $flatten\corescorecore.\core_23.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391.
  creating $alu model for $macc $flatten\corescorecore.\core_23.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152.
  creating $alu model for $macc $flatten\corescorecore.\core_47.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543.
  creating $alu model for $macc $flatten\corescorecore.\core_23.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149.
  creating $alu model for $macc $flatten\corescorecore.\core_41.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199.
  creating $alu model for $macc $flatten\corescorecore.\core_22.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543.
  creating $alu model for $macc $flatten\corescorecore.\core_22.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549.
  creating $alu model for $macc $flatten\corescorecore.\core_22.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1385.
  creating $alu model for $macc $flatten\corescorecore.\core_22.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382.
  creating $alu model for $macc $flatten\corescorecore.\core_22.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106.
  creating $alu model for $macc $flatten\corescorecore.\core_22.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184.
  creating $alu model for $macc $flatten\corescorecore.\core_5.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149.
  creating $alu model for $macc $flatten\corescorecore.\core_22.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176.
  creating $alu model for $macc $flatten\corescorecore.\core_4.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176.
  creating $alu model for $macc $flatten\corescorecore.\core_22.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199.
  creating $alu model for $macc $flatten\corescorecore.\core_5.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152.
  creating $alu model for $macc $flatten\corescorecore.\core_22.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391.
  creating $alu model for $macc $flatten\corescorecore.\core_22.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152.
  creating $alu model for $macc $flatten\corescorecore.\core_5.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391.
  creating $alu model for $macc $flatten\corescorecore.\core_22.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149.
  creating $alu model for $macc $flatten\corescorecore.\core_42.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152.
  creating $alu model for $macc $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543.
  creating $alu model for $macc $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549.
  creating $alu model for $macc $flatten\corescorecore.\core_21.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1417.
  creating $alu model for $macc $flatten\corescorecore.\core_21.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382.
  creating $alu model for $macc $flatten\corescorecore.\core_21.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106.
  creating $alu model for $macc $flatten\corescorecore.\core_21.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184.
  creating $alu model for $macc $flatten\corescorecore.\core_5.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199.
  creating $alu model for $macc $flatten\corescorecore.\core_21.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176.
  creating $alu model for $macc $flatten\corescorecore.\core_4.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199.
  creating $alu model for $macc $flatten\corescorecore.\core_21.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199.
  creating $alu model for $macc $flatten\corescorecore.\core_5.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176.
  creating $alu model for $macc $flatten\corescorecore.\core_21.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391.
  creating $alu model for $macc $flatten\corescorecore.\core_21.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152.
  creating $alu model for $macc $flatten\corescorecore.\core_42.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391.
  creating $alu model for $macc $flatten\corescorecore.\core_21.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149.
  creating $alu model for $macc $flatten\corescorecore.\core_5.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184.
  creating $alu model for $macc $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543.
  creating $alu model for $macc $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549.
  creating $alu model for $macc $flatten\corescorecore.\core_20.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1449.
  creating $alu model for $macc $flatten\corescorecore.\core_20.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382.
  creating $alu model for $macc $flatten\corescorecore.\core_20.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106.
  creating $alu model for $macc $flatten\corescorecore.\core_20.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184.
  creating $alu model for $macc $flatten\corescorecore.\core_5.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106.
  creating $alu model for $macc $flatten\corescorecore.\core_20.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176.
  creating $alu model for $macc $flatten\corescorecore.\core_5.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382.
  creating $alu model for $macc $flatten\corescorecore.\core_20.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199.
  creating $alu model for $macc $flatten\corescorecore.\core_5.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1929.
  creating $alu model for $macc $flatten\corescorecore.\core_20.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391.
  creating $alu model for $macc $flatten\corescorecore.\core_20.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152.
  creating $alu model for $macc $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549.
  creating $alu model for $macc $flatten\corescorecore.\core_20.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149.
  creating $alu model for $macc $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543.
  creating $alu model for $macc $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543.
  creating $alu model for $macc $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549.
  creating $alu model for $macc $flatten\corescorecore.\core_2.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$2025.
  creating $alu model for $macc $flatten\corescorecore.\core_2.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382.
  creating $alu model for $macc $flatten\corescorecore.\core_2.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106.
  creating $alu model for $macc $flatten\corescorecore.\core_2.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184.
  creating $alu model for $macc $flatten\corescorecore.\core_4.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391.
  creating $alu model for $macc $flatten\corescorecore.\core_2.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176.
  creating $alu model for $macc $flatten\corescorecore.\core_6.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149.
  creating $alu model for $macc $flatten\corescorecore.\core_2.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199.
  creating $alu model for $macc $flatten\corescorecore.\core_4.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152.
  creating $alu model for $macc $flatten\corescorecore.\core_2.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391.
  creating $alu model for $macc $flatten\corescorecore.\core_2.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152.
  creating $alu model for $macc $flatten\corescorecore.\core_6.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152.
  creating $alu model for $macc $flatten\corescorecore.\core_2.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149.
  creating $alu model for $macc $flatten\corescorecore.\core_6.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391.
  creating $alu model for $macc $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543.
  creating $alu model for $macc $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549.
  creating $alu model for $macc $flatten\corescorecore.\core_19.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1481.
  creating $alu model for $macc $flatten\corescorecore.\core_19.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382.
  creating $alu model for $macc $flatten\corescorecore.\core_19.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106.
  creating $alu model for $macc $flatten\corescorecore.\core_19.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184.
  creating $alu model for $macc $flatten\corescorecore.\core_41.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184.
  creating $alu model for $macc $flatten\corescorecore.\core_19.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176.
  creating $alu model for $macc $flatten\corescorecore.\core_6.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199.
  creating $alu model for $macc $flatten\corescorecore.\core_19.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199.
  creating $alu model for $macc $flatten\corescorecore.\core_4.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149.
  creating $alu model for $macc $flatten\corescorecore.\core_19.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391.
  creating $alu model for $macc $flatten\corescorecore.\core_19.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152.
  creating $alu model for $macc $flatten\corescorecore.\core_6.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176.
  creating $alu model for $macc $flatten\corescorecore.\core_19.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149.
  creating $alu model for $macc $flatten\corescorecore.\core_42.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199.
  creating $alu model for $macc $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543.
  creating $alu model for $macc $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549.
  creating $alu model for $macc $flatten\corescorecore.\core_18.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1513.
  creating $alu model for $macc $flatten\corescorecore.\core_18.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382.
  creating $alu model for $macc $flatten\corescorecore.\core_18.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106.
  creating $alu model for $macc $flatten\corescorecore.\core_18.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184.
  creating $alu model for $macc $flatten\corescorecore.\core_6.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184.
  creating $alu model for $macc $flatten\corescorecore.\core_18.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176.
  creating $alu model for $macc $flatten\corescorecore.\core_6.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106.
  creating $alu model for $macc $flatten\corescorecore.\core_18.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199.
  creating $alu model for $macc $flatten\corescorecore.\core_6.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382.
  creating $alu model for $macc $flatten\corescorecore.\core_18.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391.
  creating $alu model for $macc $flatten\corescorecore.\core_18.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152.
  creating $alu model for $macc $flatten\corescorecore.\core_6.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1897.
  creating $alu model for $macc $flatten\corescorecore.\core_18.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149.
  creating $alu model for $macc $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549.
  creating $alu model for $macc $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543.
  creating $alu model for $macc $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549.
  creating $alu model for $macc $flatten\corescorecore.\core_17.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1545.
  creating $alu model for $macc $flatten\corescorecore.\core_17.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382.
  creating $alu model for $macc $flatten\corescorecore.\core_17.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106.
  creating $alu model for $macc $flatten\corescorecore.\core_17.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184.
  creating $alu model for $macc $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543.
  creating $alu model for $macc $flatten\corescorecore.\core_17.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176.
  creating $alu model for $macc $flatten\corescorecore.\core_39.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543.
  creating $alu model for $macc $flatten\corescorecore.\core_17.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199.
  creating $alu model for $macc $flatten\corescorecore.\core_7.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149.
  creating $alu model for $macc $flatten\corescorecore.\core_17.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391.
  creating $alu model for $macc $flatten\corescorecore.\core_17.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152.
  creating $alu model for $macc $flatten\corescorecore.\core_39.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549.
  creating $alu model for $macc $flatten\corescorecore.\core_17.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149.
  creating $alu model for $macc $flatten\corescorecore.\core_7.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152.
  creating $alu model for $macc $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543.
  creating $alu model for $macc $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549.
  creating $alu model for $macc $flatten\corescorecore.\core_16.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1577.
  creating $alu model for $macc $flatten\corescorecore.\core_16.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382.
  creating $alu model for $macc $flatten\corescorecore.\core_16.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106.
  creating $alu model for $macc $flatten\corescorecore.\core_16.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184.
  creating $alu model for $macc $flatten\corescorecore.\core_7.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391.
  creating $alu model for $macc $flatten\corescorecore.\core_16.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176.
  creating $alu model for $macc $flatten\corescorecore.\core_39.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$841.
  creating $alu model for $macc $flatten\corescorecore.\core_16.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199.
  creating $alu model for $macc $flatten\corescorecore.\core_7.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199.
  creating $alu model for $macc $flatten\corescorecore.\core_16.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391.
  creating $alu model for $macc $flatten\corescorecore.\core_16.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152.
  creating $alu model for $macc $flatten\corescorecore.\core_39.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382.
  creating $alu model for $macc $flatten\corescorecore.\core_16.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149.
  creating $alu model for $macc $flatten\corescorecore.\core_7.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176.
  creating $alu model for $macc $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543.
  creating $alu model for $macc $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549.
  creating $alu model for $macc $flatten\corescorecore.\core_15.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1609.
  creating $alu model for $macc $flatten\corescorecore.\core_15.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382.
  creating $alu model for $macc $flatten\corescorecore.\core_15.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106.
  creating $alu model for $macc $flatten\corescorecore.\core_15.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184.
  creating $alu model for $macc $flatten\corescorecore.\core_39.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106.
  creating $alu model for $macc $flatten\corescorecore.\core_15.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176.
  creating $alu model for $macc $flatten\corescorecore.\core_7.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184.
  creating $alu model for $macc $flatten\corescorecore.\core_15.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199.
  creating $alu model for $macc $flatten\corescorecore.\core_7.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106.
  creating $alu model for $macc $flatten\corescorecore.\core_15.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391.
  creating $alu model for $macc $flatten\corescorecore.\core_15.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152.
  creating $alu model for $macc $flatten\corescorecore.\core_7.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382.
  creating $alu model for $macc $flatten\corescorecore.\core_15.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149.
  creating $alu model for $macc $flatten\corescorecore.\core_7.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1865.
  creating $alu model for $macc $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543.
  creating $alu model for $macc $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549.
  creating $alu model for $macc $flatten\corescorecore.\core_14.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1641.
  creating $alu model for $macc $flatten\corescorecore.\core_14.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382.
  creating $alu model for $macc $flatten\corescorecore.\core_14.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106.
  creating $alu model for $macc $flatten\corescorecore.\core_14.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184.
  creating $alu model for $macc $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549.
  creating $alu model for $macc $flatten\corescorecore.\core_14.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176.
  creating $alu model for $macc $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543.
  creating $alu model for $macc $flatten\corescorecore.\core_14.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199.
  creating $alu model for $macc $flatten\corescorecore.\core_39.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184.
  creating $alu model for $macc $flatten\corescorecore.\core_14.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391.
  creating $alu model for $macc $flatten\corescorecore.\core_14.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152.
  creating $alu model for $macc $flatten\corescorecore.\core_8.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149.
  creating $alu model for $macc $flatten\corescorecore.\core_14.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149.
  creating $alu model for $macc $flatten\corescorecore.\core_41.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391.
  creating $alu model for $macc $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543.
  creating $alu model for $macc $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549.
  creating $alu model for $macc $flatten\corescorecore.\core_13.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1673.
  creating $alu model for $macc $flatten\corescorecore.\core_13.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382.
  creating $alu model for $macc $flatten\corescorecore.\core_13.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106.
  creating $alu model for $macc $flatten\corescorecore.\core_13.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184.
  creating $alu model for $macc $flatten\corescorecore.\core_8.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152.
  creating $alu model for $macc $flatten\corescorecore.\core_13.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176.
  creating $alu model for $macc $flatten\corescorecore.\core_8.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391.
  creating $alu model for $macc $flatten\corescorecore.\core_13.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199.
  creating $alu model for $macc $flatten\corescorecore.\core_39.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176.
  creating $alu model for $macc $flatten\corescorecore.\core_13.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391.
  creating $alu model for $macc $flatten\corescorecore.\core_13.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152.
  creating $alu model for $macc $flatten\corescorecore.\core_8.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199.
  creating $alu model for $macc $flatten\corescorecore.\core_13.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149.
  creating $alu model for $macc $flatten\corescorecore.\core_42.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176.
  creating $alu model for $macc $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543.
  creating $alu model for $macc $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549.
  creating $alu model for $macc $flatten\corescorecore.\core_12.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1705.
  creating $alu model for $macc $flatten\corescorecore.\core_12.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382.
  creating $alu model for $macc $flatten\corescorecore.\core_12.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106.
  creating $alu model for $macc $flatten\corescorecore.\core_12.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184.
  creating $alu model for $macc $flatten\corescorecore.\core_8.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176.
  creating $alu model for $macc $flatten\corescorecore.\core_12.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176.
  creating $alu model for $macc $flatten\corescorecore.\core_39.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199.
  creating $alu model for $macc $flatten\corescorecore.\core_12.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199.
  creating $alu model for $macc $flatten\corescorecore.\core_8.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184.
  creating $alu model for $macc $flatten\corescorecore.\core_12.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391.
  creating $alu model for $macc $flatten\corescorecore.\core_12.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152.
  creating $alu model for $macc $flatten\corescorecore.\core_8.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106.
  creating $alu model for $macc $flatten\corescorecore.\core_12.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149.
  creating $alu model for $macc $flatten\corescorecore.\core_8.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382.
  creating $alu model for $macc $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543.
  creating $alu model for $macc $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549.
  creating $alu model for $macc $flatten\corescorecore.\core_11.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1737.
  creating $alu model for $macc $flatten\corescorecore.\core_11.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382.
  creating $alu model for $macc $flatten\corescorecore.\core_11.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106.
  creating $alu model for $macc $flatten\corescorecore.\core_11.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184.
  creating $alu model for $macc $flatten\corescorecore.\core_8.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1833.
  creating $alu model for $macc $flatten\corescorecore.\core_11.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176.
  creating $alu model for $macc $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549.
  creating $alu model for $macc $flatten\corescorecore.\core_11.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199.
  creating $alu model for $macc $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543.
  creating $alu model for $macc $flatten\corescorecore.\core_11.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391.
  creating $alu model for $macc $flatten\corescorecore.\core_11.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152.
  creating $alu model for $macc $flatten\corescorecore.\core_41.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152.
  creating $alu model for $macc $flatten\corescorecore.\core_11.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149.
  creating $alu model for $macc $flatten\corescorecore.\core_9.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149.
  creating $alu model for $macc $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543.
  creating $alu model for $macc $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549.
  creating $alu model for $macc $flatten\corescorecore.\core_10.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1769.
  creating $alu model for $macc $flatten\corescorecore.\core_10.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382.
  creating $alu model for $macc $flatten\corescorecore.\core_10.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106.
  creating $alu model for $macc $flatten\corescorecore.\core_10.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184.
  creating $alu model for $macc $flatten\corescorecore.\core_39.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391.
  creating $alu model for $macc $flatten\corescorecore.\core_10.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176.
  creating $alu model for $macc $flatten\corescorecore.\core_9.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152.
  creating $alu model for $macc $flatten\corescorecore.\core_10.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199.
  creating $alu model for $macc $flatten\corescorecore.\core_9.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391.
  creating $alu model for $macc $flatten\corescorecore.\core_10.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391.
  creating $alu model for $macc $flatten\corescorecore.\core_10.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152.
  creating $alu model for $macc $flatten\corescorecore.\core_39.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152.
  creating $alu model for $macc $flatten\corescorecore.\core_10.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149.
  creating $alu model for $macc $flatten\corescorecore.\core_9.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199.
  creating $alu model for $macc $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543.
  creating $alu model for $macc $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549.
  creating $alu model for $macc $flatten\corescorecore.\core_1.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$2057.
  creating $alu model for $macc $flatten\corescorecore.\core_1.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382.
  creating $alu model for $macc $flatten\corescorecore.\core_1.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106.
  creating $alu model for $macc $flatten\corescorecore.\core_1.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184.
  creating $alu model for $macc $flatten\corescorecore.\core_42.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184.
  creating $alu model for $macc $flatten\corescorecore.\core_1.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176.
  creating $alu model for $macc $flatten\corescorecore.\core_9.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176.
  creating $alu model for $macc $flatten\corescorecore.\core_1.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199.
  creating $alu model for $macc $flatten\corescorecore.\core_39.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149.
  creating $alu model for $macc $flatten\corescorecore.\core_1.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391.
  creating $alu model for $macc $flatten\corescorecore.\core_1.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152.
  creating $alu model for $macc $flatten\corescorecore.\core_9.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184.
  creating $alu model for $macc $flatten\corescorecore.\core_1.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149.
  creating $alu model for $macc $flatten\corescorecore.\core_9.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106.
  creating $alu model for $macc $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543.
  creating $alu model for $macc $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549.
  creating $alu model for $macc $flatten\corescorecore.\core_0.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$2089.
  creating $alu model for $macc $flatten\corescorecore.\core_0.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382.
  creating $alu model for $macc $flatten\corescorecore.\core_0.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106.
  creating $alu model for $macc $flatten\corescorecore.\core_0.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184.
  creating $alu model for $macc $flatten\corescorecore.\core_9.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382.
  creating $alu model for $macc $flatten\corescorecore.\core_0.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176.
  creating $alu model for $macc $flatten\corescorecore.\core_9.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1801.
  creating $alu model for $macc $flatten\corescorecore.\core_0.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199.
  creating $alu model for $macc $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549.
  creating $alu model for $macc $flatten\corescorecore.\core_0.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391.
  creating $alu model for $macc $flatten\corescorecore.\core_0.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152.
  creating $alu model for $macc $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543.
  creating $alu model for $macc $flatten\corescorecore.\core_0.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149.
  creating $alu model for $macc $flatten\emitter.$sub$src/corescore_0/rtl/emitter_uart.v:37$348.
  creating $alu model for $macc $flatten\corescorecore.\axis_mux.\arb_inst.$add$src/verilog-axis_0-r3/rtl/arbiter.v:132$430.
  creating $alu model for $macc $flatten\corescorecore.\axis_mux.\arb_inst.$add$src/verilog-axis_0-r3/rtl/arbiter.v:123$428.
  creating $alu cell for $flatten\corescorecore.\axis_mux.\arb_inst.$add$src/verilog-axis_0-r3/rtl/arbiter.v:123$428: $auto$alumacc.cc:495:replace_alu$8516
  creating $alu cell for $flatten\corescorecore.\axis_mux.\arb_inst.$add$src/verilog-axis_0-r3/rtl/arbiter.v:132$430: $auto$alumacc.cc:495:replace_alu$8519
  creating $alu cell for $flatten\emitter.$sub$src/corescore_0/rtl/emitter_uart.v:37$348: $auto$alumacc.cc:495:replace_alu$8522
  creating $alu cell for $flatten\corescorecore.\core_0.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149: $auto$alumacc.cc:495:replace_alu$8525
  creating $alu cell for $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543: $auto$alumacc.cc:495:replace_alu$8528
  creating $alu cell for $flatten\corescorecore.\core_0.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152: $auto$alumacc.cc:495:replace_alu$8531
  creating $alu cell for $flatten\corescorecore.\core_0.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391: $auto$alumacc.cc:495:replace_alu$8534
  creating $alu cell for $flatten\corescorecore.\core_9.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549: $auto$alumacc.cc:495:replace_alu$8537
  creating $alu cell for $flatten\corescorecore.\core_0.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199: $auto$alumacc.cc:495:replace_alu$8540
  creating $alu cell for $flatten\corescorecore.\core_9.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1801: $auto$alumacc.cc:495:replace_alu$8543
  creating $alu cell for $flatten\corescorecore.\core_0.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176: $auto$alumacc.cc:495:replace_alu$8546
  creating $alu cell for $flatten\corescorecore.\core_9.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382: $auto$alumacc.cc:495:replace_alu$8549
  creating $alu cell for $flatten\corescorecore.\core_0.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184: $auto$alumacc.cc:495:replace_alu$8552
  creating $alu cell for $flatten\corescorecore.\core_0.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106: $auto$alumacc.cc:495:replace_alu$8555
  creating $alu cell for $flatten\corescorecore.\core_0.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382: $auto$alumacc.cc:495:replace_alu$8558
  creating $alu cell for $flatten\corescorecore.\core_0.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$2089: $auto$alumacc.cc:495:replace_alu$8561
  creating $alu cell for $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549: $auto$alumacc.cc:495:replace_alu$8564
  creating $alu cell for $flatten\corescorecore.\core_0.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543: $auto$alumacc.cc:495:replace_alu$8567
  creating $alu cell for $flatten\corescorecore.\core_9.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106: $auto$alumacc.cc:495:replace_alu$8570
  creating $alu cell for $flatten\corescorecore.\core_1.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149: $auto$alumacc.cc:495:replace_alu$8573
  creating $alu cell for $flatten\corescorecore.\core_9.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184: $auto$alumacc.cc:495:replace_alu$8576
  creating $alu cell for $flatten\corescorecore.\core_1.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152: $auto$alumacc.cc:495:replace_alu$8579
  creating $alu cell for $flatten\corescorecore.\core_1.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391: $auto$alumacc.cc:495:replace_alu$8582
  creating $alu cell for $flatten\corescorecore.\core_39.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149: $auto$alumacc.cc:495:replace_alu$8585
  creating $alu cell for $flatten\corescorecore.\core_1.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199: $auto$alumacc.cc:495:replace_alu$8588
  creating $alu cell for $flatten\corescorecore.\core_9.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176: $auto$alumacc.cc:495:replace_alu$8591
  creating $alu cell for $flatten\corescorecore.\core_1.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176: $auto$alumacc.cc:495:replace_alu$8594
  creating $alu cell for $flatten\corescorecore.\core_42.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184: $auto$alumacc.cc:495:replace_alu$8597
  creating $alu cell for $flatten\corescorecore.\core_1.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184: $auto$alumacc.cc:495:replace_alu$8600
  creating $alu cell for $flatten\corescorecore.\core_1.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106: $auto$alumacc.cc:495:replace_alu$8603
  creating $alu cell for $flatten\corescorecore.\core_1.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382: $auto$alumacc.cc:495:replace_alu$8606
  creating $alu cell for $flatten\corescorecore.\core_1.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$2057: $auto$alumacc.cc:495:replace_alu$8609
  creating $alu cell for $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549: $auto$alumacc.cc:495:replace_alu$8612
  creating $alu cell for $flatten\corescorecore.\core_1.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543: $auto$alumacc.cc:495:replace_alu$8615
  creating $alu cell for $flatten\corescorecore.\core_9.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199: $auto$alumacc.cc:495:replace_alu$8618
  creating $alu cell for $flatten\corescorecore.\core_10.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149: $auto$alumacc.cc:495:replace_alu$8621
  creating $alu cell for $flatten\corescorecore.\core_39.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152: $auto$alumacc.cc:495:replace_alu$8624
  creating $alu cell for $flatten\corescorecore.\core_10.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152: $auto$alumacc.cc:495:replace_alu$8627
  creating $alu cell for $flatten\corescorecore.\core_10.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391: $auto$alumacc.cc:495:replace_alu$8630
  creating $alu cell for $flatten\corescorecore.\core_9.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391: $auto$alumacc.cc:495:replace_alu$8633
  creating $alu cell for $flatten\corescorecore.\core_10.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199: $auto$alumacc.cc:495:replace_alu$8636
  creating $alu cell for $flatten\corescorecore.\core_9.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152: $auto$alumacc.cc:495:replace_alu$8639
  creating $alu cell for $flatten\corescorecore.\core_10.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176: $auto$alumacc.cc:495:replace_alu$8642
  creating $alu cell for $flatten\corescorecore.\core_39.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391: $auto$alumacc.cc:495:replace_alu$8645
  creating $alu cell for $flatten\corescorecore.\core_10.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184: $auto$alumacc.cc:495:replace_alu$8648
  creating $alu cell for $flatten\corescorecore.\core_10.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106: $auto$alumacc.cc:495:replace_alu$8651
  creating $alu cell for $flatten\corescorecore.\core_10.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382: $auto$alumacc.cc:495:replace_alu$8654
  creating $alu cell for $flatten\corescorecore.\core_10.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1769: $auto$alumacc.cc:495:replace_alu$8657
  creating $alu cell for $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549: $auto$alumacc.cc:495:replace_alu$8660
  creating $alu cell for $flatten\corescorecore.\core_10.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543: $auto$alumacc.cc:495:replace_alu$8663
  creating $alu cell for $flatten\corescorecore.\core_9.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149: $auto$alumacc.cc:495:replace_alu$8666
  creating $alu cell for $flatten\corescorecore.\core_11.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149: $auto$alumacc.cc:495:replace_alu$8669
  creating $alu cell for $flatten\corescorecore.\core_41.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152: $auto$alumacc.cc:495:replace_alu$8672
  creating $alu cell for $flatten\corescorecore.\core_11.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152: $auto$alumacc.cc:495:replace_alu$8675
  creating $alu cell for $flatten\corescorecore.\core_11.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391: $auto$alumacc.cc:495:replace_alu$8678
  creating $alu cell for $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543: $auto$alumacc.cc:495:replace_alu$8681
  creating $alu cell for $flatten\corescorecore.\core_11.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199: $auto$alumacc.cc:495:replace_alu$8684
  creating $alu cell for $flatten\corescorecore.\core_8.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549: $auto$alumacc.cc:495:replace_alu$8687
  creating $alu cell for $flatten\corescorecore.\core_11.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176: $auto$alumacc.cc:495:replace_alu$8690
  creating $alu cell for $flatten\corescorecore.\core_8.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1833: $auto$alumacc.cc:495:replace_alu$8693
  creating $alu cell for $flatten\corescorecore.\core_11.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184: $auto$alumacc.cc:495:replace_alu$8696
  creating $alu cell for $flatten\corescorecore.\core_11.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106: $auto$alumacc.cc:495:replace_alu$8699
  creating $alu cell for $flatten\corescorecore.\core_11.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382: $auto$alumacc.cc:495:replace_alu$8702
  creating $alu cell for $flatten\corescorecore.\core_11.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1737: $auto$alumacc.cc:495:replace_alu$8705
  creating $alu cell for $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549: $auto$alumacc.cc:495:replace_alu$8708
  creating $alu cell for $flatten\corescorecore.\core_11.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543: $auto$alumacc.cc:495:replace_alu$8711
  creating $alu cell for $flatten\corescorecore.\core_8.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382: $auto$alumacc.cc:495:replace_alu$8714
  creating $alu cell for $flatten\corescorecore.\core_12.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149: $auto$alumacc.cc:495:replace_alu$8717
  creating $alu cell for $flatten\corescorecore.\core_8.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106: $auto$alumacc.cc:495:replace_alu$8720
  creating $alu cell for $flatten\corescorecore.\core_12.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152: $auto$alumacc.cc:495:replace_alu$8723
  creating $alu cell for $flatten\corescorecore.\core_12.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391: $auto$alumacc.cc:495:replace_alu$8726
  creating $alu cell for $flatten\corescorecore.\core_8.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184: $auto$alumacc.cc:495:replace_alu$8729
  creating $alu cell for $flatten\corescorecore.\core_12.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199: $auto$alumacc.cc:495:replace_alu$8732
  creating $alu cell for $flatten\corescorecore.\core_39.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199: $auto$alumacc.cc:495:replace_alu$8735
  creating $alu cell for $flatten\corescorecore.\core_12.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176: $auto$alumacc.cc:495:replace_alu$8738
  creating $alu cell for $flatten\corescorecore.\core_8.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176: $auto$alumacc.cc:495:replace_alu$8741
  creating $alu cell for $flatten\corescorecore.\core_12.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184: $auto$alumacc.cc:495:replace_alu$8744
  creating $alu cell for $flatten\corescorecore.\core_12.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106: $auto$alumacc.cc:495:replace_alu$8747
  creating $alu cell for $flatten\corescorecore.\core_12.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382: $auto$alumacc.cc:495:replace_alu$8750
  creating $alu cell for $flatten\corescorecore.\core_12.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1705: $auto$alumacc.cc:495:replace_alu$8753
  creating $alu cell for $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549: $auto$alumacc.cc:495:replace_alu$8756
  creating $alu cell for $flatten\corescorecore.\core_12.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543: $auto$alumacc.cc:495:replace_alu$8759
  creating $alu cell for $flatten\corescorecore.\core_42.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176: $auto$alumacc.cc:495:replace_alu$8762
  creating $alu cell for $flatten\corescorecore.\core_13.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149: $auto$alumacc.cc:495:replace_alu$8765
  creating $alu cell for $flatten\corescorecore.\core_8.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199: $auto$alumacc.cc:495:replace_alu$8768
  creating $alu cell for $flatten\corescorecore.\core_13.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152: $auto$alumacc.cc:495:replace_alu$8771
  creating $alu cell for $flatten\corescorecore.\core_13.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391: $auto$alumacc.cc:495:replace_alu$8774
  creating $alu cell for $flatten\corescorecore.\core_39.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176: $auto$alumacc.cc:495:replace_alu$8777
  creating $alu cell for $flatten\corescorecore.\core_13.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199: $auto$alumacc.cc:495:replace_alu$8780
  creating $alu cell for $flatten\corescorecore.\core_8.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391: $auto$alumacc.cc:495:replace_alu$8783
  creating $alu cell for $flatten\corescorecore.\core_13.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176: $auto$alumacc.cc:495:replace_alu$8786
  creating $alu cell for $flatten\corescorecore.\core_8.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152: $auto$alumacc.cc:495:replace_alu$8789
  creating $alu cell for $flatten\corescorecore.\core_13.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184: $auto$alumacc.cc:495:replace_alu$8792
  creating $alu cell for $flatten\corescorecore.\core_13.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106: $auto$alumacc.cc:495:replace_alu$8795
  creating $alu cell for $flatten\corescorecore.\core_13.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382: $auto$alumacc.cc:495:replace_alu$8798
  creating $alu cell for $flatten\corescorecore.\core_13.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1673: $auto$alumacc.cc:495:replace_alu$8801
  creating $alu cell for $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549: $auto$alumacc.cc:495:replace_alu$8804
  creating $alu cell for $flatten\corescorecore.\core_13.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543: $auto$alumacc.cc:495:replace_alu$8807
  creating $alu cell for $flatten\corescorecore.\core_41.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391: $auto$alumacc.cc:495:replace_alu$8810
  creating $alu cell for $flatten\corescorecore.\core_14.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149: $auto$alumacc.cc:495:replace_alu$8813
  creating $alu cell for $flatten\corescorecore.\core_8.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149: $auto$alumacc.cc:495:replace_alu$8816
  creating $alu cell for $flatten\corescorecore.\core_14.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152: $auto$alumacc.cc:495:replace_alu$8819
  creating $alu cell for $flatten\corescorecore.\core_14.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391: $auto$alumacc.cc:495:replace_alu$8822
  creating $alu cell for $flatten\corescorecore.\core_39.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184: $auto$alumacc.cc:495:replace_alu$8825
  creating $alu cell for $flatten\corescorecore.\core_14.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199: $auto$alumacc.cc:495:replace_alu$8828
  creating $alu cell for $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543: $auto$alumacc.cc:495:replace_alu$8831
  creating $alu cell for $flatten\corescorecore.\core_14.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176: $auto$alumacc.cc:495:replace_alu$8834
  creating $alu cell for $flatten\corescorecore.\core_7.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549: $auto$alumacc.cc:495:replace_alu$8837
  creating $alu cell for $flatten\corescorecore.\core_14.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184: $auto$alumacc.cc:495:replace_alu$8840
  creating $alu cell for $flatten\corescorecore.\core_14.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106: $auto$alumacc.cc:495:replace_alu$8843
  creating $alu cell for $flatten\corescorecore.\core_14.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382: $auto$alumacc.cc:495:replace_alu$8846
  creating $alu cell for $flatten\corescorecore.\core_14.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1641: $auto$alumacc.cc:495:replace_alu$8849
  creating $alu cell for $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549: $auto$alumacc.cc:495:replace_alu$8852
  creating $alu cell for $flatten\corescorecore.\core_14.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543: $auto$alumacc.cc:495:replace_alu$8855
  creating $alu cell for $flatten\corescorecore.\core_7.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1865: $auto$alumacc.cc:495:replace_alu$8858
  creating $alu cell for $flatten\corescorecore.\core_15.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149: $auto$alumacc.cc:495:replace_alu$8861
  creating $alu cell for $flatten\corescorecore.\core_7.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382: $auto$alumacc.cc:495:replace_alu$8864
  creating $alu cell for $flatten\corescorecore.\core_15.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152: $auto$alumacc.cc:495:replace_alu$8867
  creating $alu cell for $flatten\corescorecore.\core_15.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391: $auto$alumacc.cc:495:replace_alu$8870
  creating $alu cell for $flatten\corescorecore.\core_7.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106: $auto$alumacc.cc:495:replace_alu$8873
  creating $alu cell for $flatten\corescorecore.\core_15.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199: $auto$alumacc.cc:495:replace_alu$8876
  creating $alu cell for $flatten\corescorecore.\core_7.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184: $auto$alumacc.cc:495:replace_alu$8879
  creating $alu cell for $flatten\corescorecore.\core_15.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176: $auto$alumacc.cc:495:replace_alu$8882
  creating $alu cell for $flatten\corescorecore.\core_39.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106: $auto$alumacc.cc:495:replace_alu$8885
  creating $alu cell for $flatten\corescorecore.\core_15.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184: $auto$alumacc.cc:495:replace_alu$8888
  creating $alu cell for $flatten\corescorecore.\core_15.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106: $auto$alumacc.cc:495:replace_alu$8891
  creating $alu cell for $flatten\corescorecore.\core_15.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382: $auto$alumacc.cc:495:replace_alu$8894
  creating $alu cell for $flatten\corescorecore.\core_15.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1609: $auto$alumacc.cc:495:replace_alu$8897
  creating $alu cell for $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549: $auto$alumacc.cc:495:replace_alu$8900
  creating $alu cell for $flatten\corescorecore.\core_15.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543: $auto$alumacc.cc:495:replace_alu$8903
  creating $alu cell for $flatten\corescorecore.\core_7.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176: $auto$alumacc.cc:495:replace_alu$8906
  creating $alu cell for $flatten\corescorecore.\core_16.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149: $auto$alumacc.cc:495:replace_alu$8909
  creating $alu cell for $flatten\corescorecore.\core_39.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382: $auto$alumacc.cc:495:replace_alu$8912
  creating $alu cell for $flatten\corescorecore.\core_16.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152: $auto$alumacc.cc:495:replace_alu$8915
  creating $alu cell for $flatten\corescorecore.\core_16.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391: $auto$alumacc.cc:495:replace_alu$8918
  creating $alu cell for $flatten\corescorecore.\core_7.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199: $auto$alumacc.cc:495:replace_alu$8921
  creating $alu cell for $flatten\corescorecore.\core_16.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199: $auto$alumacc.cc:495:replace_alu$8924
  creating $alu cell for $flatten\corescorecore.\core_39.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$841: $auto$alumacc.cc:495:replace_alu$8927
  creating $alu cell for $flatten\corescorecore.\core_16.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176: $auto$alumacc.cc:495:replace_alu$8930
  creating $alu cell for $flatten\corescorecore.\core_7.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391: $auto$alumacc.cc:495:replace_alu$8933
  creating $alu cell for $flatten\corescorecore.\core_16.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184: $auto$alumacc.cc:495:replace_alu$8936
  creating $alu cell for $flatten\corescorecore.\core_16.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106: $auto$alumacc.cc:495:replace_alu$8939
  creating $alu cell for $flatten\corescorecore.\core_16.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382: $auto$alumacc.cc:495:replace_alu$8942
  creating $alu cell for $flatten\corescorecore.\core_16.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1577: $auto$alumacc.cc:495:replace_alu$8945
  creating $alu cell for $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549: $auto$alumacc.cc:495:replace_alu$8948
  creating $alu cell for $flatten\corescorecore.\core_16.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543: $auto$alumacc.cc:495:replace_alu$8951
  creating $alu cell for $flatten\corescorecore.\core_7.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152: $auto$alumacc.cc:495:replace_alu$8954
  creating $alu cell for $flatten\corescorecore.\core_17.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149: $auto$alumacc.cc:495:replace_alu$8957
  creating $alu cell for $flatten\corescorecore.\core_39.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549: $auto$alumacc.cc:495:replace_alu$8960
  creating $alu cell for $flatten\corescorecore.\core_17.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152: $auto$alumacc.cc:495:replace_alu$8963
  creating $alu cell for $flatten\corescorecore.\core_17.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391: $auto$alumacc.cc:495:replace_alu$8966
  creating $alu cell for $flatten\corescorecore.\core_7.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149: $auto$alumacc.cc:495:replace_alu$8969
  creating $alu cell for $flatten\corescorecore.\core_17.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199: $auto$alumacc.cc:495:replace_alu$8972
  creating $alu cell for $flatten\corescorecore.\core_39.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543: $auto$alumacc.cc:495:replace_alu$8975
  creating $alu cell for $flatten\corescorecore.\core_17.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176: $auto$alumacc.cc:495:replace_alu$8978
  creating $alu cell for $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543: $auto$alumacc.cc:495:replace_alu$8981
  creating $alu cell for $flatten\corescorecore.\core_17.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184: $auto$alumacc.cc:495:replace_alu$8984
  creating $alu cell for $flatten\corescorecore.\core_17.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106: $auto$alumacc.cc:495:replace_alu$8987
  creating $alu cell for $flatten\corescorecore.\core_17.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382: $auto$alumacc.cc:495:replace_alu$8990
  creating $alu cell for $flatten\corescorecore.\core_17.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1545: $auto$alumacc.cc:495:replace_alu$8993
  creating $alu cell for $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549: $auto$alumacc.cc:495:replace_alu$8996
  creating $alu cell for $flatten\corescorecore.\core_17.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543: $auto$alumacc.cc:495:replace_alu$8999
  creating $alu cell for $flatten\corescorecore.\core_6.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549: $auto$alumacc.cc:495:replace_alu$9002
  creating $alu cell for $flatten\corescorecore.\core_18.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149: $auto$alumacc.cc:495:replace_alu$9005
  creating $alu cell for $flatten\corescorecore.\core_6.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1897: $auto$alumacc.cc:495:replace_alu$9008
  creating $alu cell for $flatten\corescorecore.\core_18.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152: $auto$alumacc.cc:495:replace_alu$9011
  creating $alu cell for $flatten\corescorecore.\core_18.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391: $auto$alumacc.cc:495:replace_alu$9014
  creating $alu cell for $flatten\corescorecore.\core_6.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382: $auto$alumacc.cc:495:replace_alu$9017
  creating $alu cell for $flatten\corescorecore.\core_18.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199: $auto$alumacc.cc:495:replace_alu$9020
  creating $alu cell for $flatten\corescorecore.\core_6.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106: $auto$alumacc.cc:495:replace_alu$9023
  creating $alu cell for $flatten\corescorecore.\core_18.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176: $auto$alumacc.cc:495:replace_alu$9026
  creating $alu cell for $flatten\corescorecore.\core_6.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184: $auto$alumacc.cc:495:replace_alu$9029
  creating $alu cell for $flatten\corescorecore.\core_18.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184: $auto$alumacc.cc:495:replace_alu$9032
  creating $alu cell for $flatten\corescorecore.\core_18.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106: $auto$alumacc.cc:495:replace_alu$9035
  creating $alu cell for $flatten\corescorecore.\core_18.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382: $auto$alumacc.cc:495:replace_alu$9038
  creating $alu cell for $flatten\corescorecore.\core_18.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1513: $auto$alumacc.cc:495:replace_alu$9041
  creating $alu cell for $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549: $auto$alumacc.cc:495:replace_alu$9044
  creating $alu cell for $flatten\corescorecore.\core_18.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543: $auto$alumacc.cc:495:replace_alu$9047
  creating $alu cell for $flatten\corescorecore.\core_42.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199: $auto$alumacc.cc:495:replace_alu$9050
  creating $alu cell for $flatten\corescorecore.\core_19.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149: $auto$alumacc.cc:495:replace_alu$9053
  creating $alu cell for $flatten\corescorecore.\core_6.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176: $auto$alumacc.cc:495:replace_alu$9056
  creating $alu cell for $flatten\corescorecore.\core_19.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152: $auto$alumacc.cc:495:replace_alu$9059
  creating $alu cell for $flatten\corescorecore.\core_19.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391: $auto$alumacc.cc:495:replace_alu$9062
  creating $alu cell for $flatten\corescorecore.\core_4.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149: $auto$alumacc.cc:495:replace_alu$9065
  creating $alu cell for $flatten\corescorecore.\core_19.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199: $auto$alumacc.cc:495:replace_alu$9068
  creating $alu cell for $flatten\corescorecore.\core_6.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199: $auto$alumacc.cc:495:replace_alu$9071
  creating $alu cell for $flatten\corescorecore.\core_19.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176: $auto$alumacc.cc:495:replace_alu$9074
  creating $alu cell for $flatten\corescorecore.\core_41.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184: $auto$alumacc.cc:495:replace_alu$9077
  creating $alu cell for $flatten\corescorecore.\core_19.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184: $auto$alumacc.cc:495:replace_alu$9080
  creating $alu cell for $flatten\corescorecore.\core_19.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106: $auto$alumacc.cc:495:replace_alu$9083
  creating $alu cell for $flatten\corescorecore.\core_19.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382: $auto$alumacc.cc:495:replace_alu$9086
  creating $alu cell for $flatten\corescorecore.\core_19.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1481: $auto$alumacc.cc:495:replace_alu$9089
  creating $alu cell for $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549: $auto$alumacc.cc:495:replace_alu$9092
  creating $alu cell for $flatten\corescorecore.\core_19.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543: $auto$alumacc.cc:495:replace_alu$9095
  creating $alu cell for $flatten\corescorecore.\core_6.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391: $auto$alumacc.cc:495:replace_alu$9098
  creating $alu cell for $flatten\corescorecore.\core_2.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149: $auto$alumacc.cc:495:replace_alu$9101
  creating $alu cell for $flatten\corescorecore.\core_6.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152: $auto$alumacc.cc:495:replace_alu$9104
  creating $alu cell for $flatten\corescorecore.\core_2.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152: $auto$alumacc.cc:495:replace_alu$9107
  creating $alu cell for $flatten\corescorecore.\core_2.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391: $auto$alumacc.cc:495:replace_alu$9110
  creating $alu cell for $flatten\corescorecore.\core_4.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152: $auto$alumacc.cc:495:replace_alu$9113
  creating $alu cell for $flatten\corescorecore.\core_2.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199: $auto$alumacc.cc:495:replace_alu$9116
  creating $alu cell for $flatten\corescorecore.\core_6.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149: $auto$alumacc.cc:495:replace_alu$9119
  creating $alu cell for $flatten\corescorecore.\core_2.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176: $auto$alumacc.cc:495:replace_alu$9122
  creating $alu cell for $flatten\corescorecore.\core_4.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391: $auto$alumacc.cc:495:replace_alu$9125
  creating $alu cell for $flatten\corescorecore.\core_2.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184: $auto$alumacc.cc:495:replace_alu$9128
  creating $alu cell for $flatten\corescorecore.\core_2.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106: $auto$alumacc.cc:495:replace_alu$9131
  creating $alu cell for $flatten\corescorecore.\core_2.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382: $auto$alumacc.cc:495:replace_alu$9134
  creating $alu cell for $flatten\corescorecore.\core_2.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$2025: $auto$alumacc.cc:495:replace_alu$9137
  creating $alu cell for $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549: $auto$alumacc.cc:495:replace_alu$9140
  creating $alu cell for $flatten\corescorecore.\core_2.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543: $auto$alumacc.cc:495:replace_alu$9143
  creating $alu cell for $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543: $auto$alumacc.cc:495:replace_alu$9146
  creating $alu cell for $flatten\corescorecore.\core_20.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149: $auto$alumacc.cc:495:replace_alu$9149
  creating $alu cell for $flatten\corescorecore.\core_5.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549: $auto$alumacc.cc:495:replace_alu$9152
  creating $alu cell for $flatten\corescorecore.\core_20.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152: $auto$alumacc.cc:495:replace_alu$9155
  creating $alu cell for $flatten\corescorecore.\core_20.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391: $auto$alumacc.cc:495:replace_alu$9158
  creating $alu cell for $flatten\corescorecore.\core_5.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1929: $auto$alumacc.cc:495:replace_alu$9161
  creating $alu cell for $flatten\corescorecore.\core_20.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199: $auto$alumacc.cc:495:replace_alu$9164
  creating $alu cell for $flatten\corescorecore.\core_5.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382: $auto$alumacc.cc:495:replace_alu$9167
  creating $alu cell for $flatten\corescorecore.\core_20.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176: $auto$alumacc.cc:495:replace_alu$9170
  creating $alu cell for $flatten\corescorecore.\core_5.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106: $auto$alumacc.cc:495:replace_alu$9173
  creating $alu cell for $flatten\corescorecore.\core_20.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184: $auto$alumacc.cc:495:replace_alu$9176
  creating $alu cell for $flatten\corescorecore.\core_20.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106: $auto$alumacc.cc:495:replace_alu$9179
  creating $alu cell for $flatten\corescorecore.\core_20.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382: $auto$alumacc.cc:495:replace_alu$9182
  creating $alu cell for $flatten\corescorecore.\core_20.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1449: $auto$alumacc.cc:495:replace_alu$9185
  creating $alu cell for $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549: $auto$alumacc.cc:495:replace_alu$9188
  creating $alu cell for $flatten\corescorecore.\core_20.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543: $auto$alumacc.cc:495:replace_alu$9191
  creating $alu cell for $flatten\corescorecore.\core_5.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184: $auto$alumacc.cc:495:replace_alu$9194
  creating $alu cell for $flatten\corescorecore.\core_21.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149: $auto$alumacc.cc:495:replace_alu$9197
  creating $alu cell for $flatten\corescorecore.\core_42.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391: $auto$alumacc.cc:495:replace_alu$9200
  creating $alu cell for $flatten\corescorecore.\core_21.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152: $auto$alumacc.cc:495:replace_alu$9203
  creating $alu cell for $flatten\corescorecore.\core_21.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391: $auto$alumacc.cc:495:replace_alu$9206
  creating $alu cell for $flatten\corescorecore.\core_5.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176: $auto$alumacc.cc:495:replace_alu$9209
  creating $alu cell for $flatten\corescorecore.\core_21.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199: $auto$alumacc.cc:495:replace_alu$9212
  creating $alu cell for $flatten\corescorecore.\core_4.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199: $auto$alumacc.cc:495:replace_alu$9215
  creating $alu cell for $flatten\corescorecore.\core_21.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176: $auto$alumacc.cc:495:replace_alu$9218
  creating $alu cell for $flatten\corescorecore.\core_5.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199: $auto$alumacc.cc:495:replace_alu$9221
  creating $alu cell for $flatten\corescorecore.\core_21.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184: $auto$alumacc.cc:495:replace_alu$9224
  creating $alu cell for $flatten\corescorecore.\core_21.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106: $auto$alumacc.cc:495:replace_alu$9227
  creating $alu cell for $flatten\corescorecore.\core_21.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382: $auto$alumacc.cc:495:replace_alu$9230
  creating $alu cell for $flatten\corescorecore.\core_21.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1417: $auto$alumacc.cc:495:replace_alu$9233
  creating $alu cell for $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549: $auto$alumacc.cc:495:replace_alu$9236
  creating $alu cell for $flatten\corescorecore.\core_21.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543: $auto$alumacc.cc:495:replace_alu$9239
  creating $alu cell for $flatten\corescorecore.\core_42.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152: $auto$alumacc.cc:495:replace_alu$9242
  creating $alu cell for $flatten\corescorecore.\core_22.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149: $auto$alumacc.cc:495:replace_alu$9245
  creating $alu cell for $flatten\corescorecore.\core_5.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391: $auto$alumacc.cc:495:replace_alu$9248
  creating $alu cell for $flatten\corescorecore.\core_22.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152: $auto$alumacc.cc:495:replace_alu$9251
  creating $alu cell for $flatten\corescorecore.\core_22.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391: $auto$alumacc.cc:495:replace_alu$9254
  creating $alu cell for $flatten\corescorecore.\core_5.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152: $auto$alumacc.cc:495:replace_alu$9257
  creating $alu cell for $flatten\corescorecore.\core_22.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199: $auto$alumacc.cc:495:replace_alu$9260
  creating $alu cell for $flatten\corescorecore.\core_4.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176: $auto$alumacc.cc:495:replace_alu$9263
  creating $alu cell for $flatten\corescorecore.\core_22.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176: $auto$alumacc.cc:495:replace_alu$9266
  creating $alu cell for $flatten\corescorecore.\core_5.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149: $auto$alumacc.cc:495:replace_alu$9269
  creating $alu cell for $flatten\corescorecore.\core_22.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184: $auto$alumacc.cc:495:replace_alu$9272
  creating $alu cell for $flatten\corescorecore.\core_22.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106: $auto$alumacc.cc:495:replace_alu$9275
  creating $alu cell for $flatten\corescorecore.\core_22.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382: $auto$alumacc.cc:495:replace_alu$9278
  creating $alu cell for $flatten\corescorecore.\core_22.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1385: $auto$alumacc.cc:495:replace_alu$9281
  creating $alu cell for $flatten\corescorecore.\core_22.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549: $auto$alumacc.cc:495:replace_alu$9284
  creating $alu cell for $flatten\corescorecore.\core_22.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543: $auto$alumacc.cc:495:replace_alu$9287
  creating $alu cell for $flatten\corescorecore.\core_41.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199: $auto$alumacc.cc:495:replace_alu$9290
  creating $alu cell for $flatten\corescorecore.\core_23.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149: $auto$alumacc.cc:495:replace_alu$9293
  creating $alu cell for $flatten\corescorecore.\core_47.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543: $auto$alumacc.cc:495:replace_alu$9296
  creating $alu cell for $flatten\corescorecore.\core_23.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152: $auto$alumacc.cc:495:replace_alu$9299
  creating $alu cell for $flatten\corescorecore.\core_23.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391: $auto$alumacc.cc:495:replace_alu$9302
  creating $alu cell for $flatten\corescorecore.\core_47.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549: $auto$alumacc.cc:495:replace_alu$9305
  creating $alu cell for $flatten\corescorecore.\core_23.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199: $auto$alumacc.cc:495:replace_alu$9308
  creating $alu cell for $flatten\corescorecore.\core_47.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$569: $auto$alumacc.cc:495:replace_alu$9311
  creating $alu cell for $flatten\corescorecore.\core_23.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176: $auto$alumacc.cc:495:replace_alu$9314
  creating $alu cell for $flatten\corescorecore.\core_47.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382: $auto$alumacc.cc:495:replace_alu$9317
  creating $alu cell for $flatten\corescorecore.\core_23.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184: $auto$alumacc.cc:495:replace_alu$9320
  creating $alu cell for $flatten\corescorecore.\core_23.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106: $auto$alumacc.cc:495:replace_alu$9323
  creating $alu cell for $flatten\corescorecore.\core_23.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382: $auto$alumacc.cc:495:replace_alu$9326
  creating $alu cell for $flatten\corescorecore.\core_23.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1353: $auto$alumacc.cc:495:replace_alu$9329
  creating $alu cell for $flatten\corescorecore.\core_23.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549: $auto$alumacc.cc:495:replace_alu$9332
  creating $alu cell for $flatten\corescorecore.\core_23.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543: $auto$alumacc.cc:495:replace_alu$9335
  creating $alu cell for $flatten\corescorecore.\core_47.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106: $auto$alumacc.cc:495:replace_alu$9338
  creating $alu cell for $flatten\corescorecore.\core_24.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149: $auto$alumacc.cc:495:replace_alu$9341
  creating $alu cell for $flatten\corescorecore.\core_47.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184: $auto$alumacc.cc:495:replace_alu$9344
  creating $alu cell for $flatten\corescorecore.\core_24.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152: $auto$alumacc.cc:495:replace_alu$9347
  creating $alu cell for $flatten\corescorecore.\core_24.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391: $auto$alumacc.cc:495:replace_alu$9350
  creating $alu cell for $flatten\corescorecore.\core_4.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184: $auto$alumacc.cc:495:replace_alu$9353
  creating $alu cell for $flatten\corescorecore.\core_24.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199: $auto$alumacc.cc:495:replace_alu$9356
  creating $alu cell for $flatten\corescorecore.\core_47.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176: $auto$alumacc.cc:495:replace_alu$9359
  creating $alu cell for $flatten\corescorecore.\core_24.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176: $auto$alumacc.cc:495:replace_alu$9362
  creating $alu cell for $flatten\corescorecore.\core_4.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106: $auto$alumacc.cc:495:replace_alu$9365
  creating $alu cell for $flatten\corescorecore.\core_24.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184: $auto$alumacc.cc:495:replace_alu$9368
  creating $alu cell for $flatten\corescorecore.\core_24.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106: $auto$alumacc.cc:495:replace_alu$9371
  creating $alu cell for $flatten\corescorecore.\core_24.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382: $auto$alumacc.cc:495:replace_alu$9374
  creating $alu cell for $flatten\corescorecore.\core_24.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1321: $auto$alumacc.cc:495:replace_alu$9377
  creating $alu cell for $flatten\corescorecore.\core_24.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549: $auto$alumacc.cc:495:replace_alu$9380
  creating $alu cell for $flatten\corescorecore.\core_24.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543: $auto$alumacc.cc:495:replace_alu$9383
  creating $alu cell for $flatten\corescorecore.\core_47.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199: $auto$alumacc.cc:495:replace_alu$9386
  creating $alu cell for $flatten\corescorecore.\core_25.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149: $auto$alumacc.cc:495:replace_alu$9389
  creating $alu cell for $flatten\corescorecore.\core_4.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382: $auto$alumacc.cc:495:replace_alu$9392
  creating $alu cell for $flatten\corescorecore.\core_25.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152: $auto$alumacc.cc:495:replace_alu$9395
  creating $alu cell for $flatten\corescorecore.\core_25.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391: $auto$alumacc.cc:495:replace_alu$9398
  creating $alu cell for $flatten\corescorecore.\core_47.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391: $auto$alumacc.cc:495:replace_alu$9401
  creating $alu cell for $flatten\corescorecore.\core_25.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199: $auto$alumacc.cc:495:replace_alu$9404
  creating $alu cell for $flatten\corescorecore.\core_47.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152: $auto$alumacc.cc:495:replace_alu$9407
  creating $alu cell for $flatten\corescorecore.\core_25.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176: $auto$alumacc.cc:495:replace_alu$9410
  creating $alu cell for $flatten\corescorecore.\core_4.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1961: $auto$alumacc.cc:495:replace_alu$9413
  creating $alu cell for $flatten\corescorecore.\core_25.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184: $auto$alumacc.cc:495:replace_alu$9416
  creating $alu cell for $flatten\corescorecore.\core_25.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106: $auto$alumacc.cc:495:replace_alu$9419
  creating $alu cell for $flatten\corescorecore.\core_25.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382: $auto$alumacc.cc:495:replace_alu$9422
  creating $alu cell for $flatten\corescorecore.\core_25.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1289: $auto$alumacc.cc:495:replace_alu$9425
  creating $alu cell for $flatten\corescorecore.\core_25.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549: $auto$alumacc.cc:495:replace_alu$9428
  creating $alu cell for $flatten\corescorecore.\core_25.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543: $auto$alumacc.cc:495:replace_alu$9431
  creating $alu cell for $flatten\corescorecore.\core_47.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149: $auto$alumacc.cc:495:replace_alu$9434
  creating $alu cell for $flatten\corescorecore.\core_26.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149: $auto$alumacc.cc:495:replace_alu$9437
  creating $alu cell for $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549: $auto$alumacc.cc:495:replace_alu$9440
  creating $alu cell for $flatten\corescorecore.\core_26.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152: $auto$alumacc.cc:495:replace_alu$9443
  creating $alu cell for $flatten\corescorecore.\core_26.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391: $auto$alumacc.cc:495:replace_alu$9446
  creating $alu cell for $flatten\corescorecore.\core_46.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543: $auto$alumacc.cc:495:replace_alu$9449
  creating $alu cell for $flatten\corescorecore.\core_26.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199: $auto$alumacc.cc:495:replace_alu$9452
  creating $alu cell for $flatten\corescorecore.\core_46.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549: $auto$alumacc.cc:495:replace_alu$9455
  creating $alu cell for $flatten\corescorecore.\core_26.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176: $auto$alumacc.cc:495:replace_alu$9458
  creating $alu cell for $flatten\corescorecore.\core_46.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$617: $auto$alumacc.cc:495:replace_alu$9461
  creating $alu cell for $flatten\corescorecore.\core_26.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184: $auto$alumacc.cc:495:replace_alu$9464
  creating $alu cell for $flatten\corescorecore.\core_26.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106: $auto$alumacc.cc:495:replace_alu$9467
  creating $alu cell for $flatten\corescorecore.\core_26.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382: $auto$alumacc.cc:495:replace_alu$9470
  creating $alu cell for $flatten\corescorecore.\core_26.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1257: $auto$alumacc.cc:495:replace_alu$9473
  creating $alu cell for $flatten\corescorecore.\core_26.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549: $auto$alumacc.cc:495:replace_alu$9476
  creating $alu cell for $flatten\corescorecore.\core_26.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543: $auto$alumacc.cc:495:replace_alu$9479
  creating $alu cell for $flatten\corescorecore.\core_46.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382: $auto$alumacc.cc:495:replace_alu$9482
  creating $alu cell for $flatten\corescorecore.\core_27.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149: $auto$alumacc.cc:495:replace_alu$9485
  creating $alu cell for $flatten\corescorecore.\core_46.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106: $auto$alumacc.cc:495:replace_alu$9488
  creating $alu cell for $flatten\corescorecore.\core_27.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152: $auto$alumacc.cc:495:replace_alu$9491
  creating $alu cell for $flatten\corescorecore.\core_27.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391: $auto$alumacc.cc:495:replace_alu$9494
  creating $alu cell for $flatten\corescorecore.\core_46.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184: $auto$alumacc.cc:495:replace_alu$9497
  creating $alu cell for $flatten\corescorecore.\core_27.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199: $auto$alumacc.cc:495:replace_alu$9500
  creating $alu cell for $flatten\corescorecore.\core_4.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543: $auto$alumacc.cc:495:replace_alu$9503
  creating $alu cell for $flatten\corescorecore.\core_27.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176: $auto$alumacc.cc:495:replace_alu$9506
  creating $alu cell for $flatten\corescorecore.\core_46.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176: $auto$alumacc.cc:495:replace_alu$9509
  creating $alu cell for $flatten\corescorecore.\core_27.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184: $auto$alumacc.cc:495:replace_alu$9512
  creating $alu cell for $flatten\corescorecore.\core_27.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106: $auto$alumacc.cc:495:replace_alu$9515
  creating $alu cell for $flatten\corescorecore.\core_27.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382: $auto$alumacc.cc:495:replace_alu$9518
  creating $alu cell for $flatten\corescorecore.\core_27.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1225: $auto$alumacc.cc:495:replace_alu$9521
  creating $alu cell for $flatten\corescorecore.\core_27.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549: $auto$alumacc.cc:495:replace_alu$9524
  creating $alu cell for $flatten\corescorecore.\core_27.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543: $auto$alumacc.cc:495:replace_alu$9527
  creating $alu cell for $flatten\corescorecore.\core_42.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149: $auto$alumacc.cc:495:replace_alu$9530
  creating $alu cell for $flatten\corescorecore.\core_28.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149: $auto$alumacc.cc:495:replace_alu$9533
  creating $alu cell for $flatten\corescorecore.\core_46.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199: $auto$alumacc.cc:495:replace_alu$9536
  creating $alu cell for $flatten\corescorecore.\core_28.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152: $auto$alumacc.cc:495:replace_alu$9539
  creating $alu cell for $flatten\corescorecore.\core_28.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391: $auto$alumacc.cc:495:replace_alu$9542
  creating $alu cell for $flatten\corescorecore.\core_40.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149: $auto$alumacc.cc:495:replace_alu$9545
  creating $alu cell for $flatten\corescorecore.\core_28.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199: $auto$alumacc.cc:495:replace_alu$9548
  creating $alu cell for $flatten\corescorecore.\core_46.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391: $auto$alumacc.cc:495:replace_alu$9551
  creating $alu cell for $flatten\corescorecore.\core_28.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176: $auto$alumacc.cc:495:replace_alu$9554
  creating $alu cell for $flatten\corescorecore.\core_46.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152: $auto$alumacc.cc:495:replace_alu$9557
  creating $alu cell for $flatten\corescorecore.\core_28.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184: $auto$alumacc.cc:495:replace_alu$9560
  creating $alu cell for $flatten\corescorecore.\core_28.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106: $auto$alumacc.cc:495:replace_alu$9563
  creating $alu cell for $flatten\corescorecore.\core_28.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382: $auto$alumacc.cc:495:replace_alu$9566
  creating $alu cell for $flatten\corescorecore.\core_28.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1193: $auto$alumacc.cc:495:replace_alu$9569
  creating $alu cell for $flatten\corescorecore.\core_28.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549: $auto$alumacc.cc:495:replace_alu$9572
  creating $alu cell for $flatten\corescorecore.\core_28.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543: $auto$alumacc.cc:495:replace_alu$9575
  creating $alu cell for $flatten\corescorecore.\core_41.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176: $auto$alumacc.cc:495:replace_alu$9578
  creating $alu cell for $flatten\corescorecore.\core_29.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149: $auto$alumacc.cc:495:replace_alu$9581
  creating $alu cell for $flatten\corescorecore.\core_46.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149: $auto$alumacc.cc:495:replace_alu$9584
  creating $alu cell for $flatten\corescorecore.\core_29.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152: $auto$alumacc.cc:495:replace_alu$9587
  creating $alu cell for $flatten\corescorecore.\core_29.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391: $auto$alumacc.cc:495:replace_alu$9590
  creating $alu cell for $flatten\corescorecore.\core_40.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152: $auto$alumacc.cc:495:replace_alu$9593
  creating $alu cell for $flatten\corescorecore.\core_29.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199: $auto$alumacc.cc:495:replace_alu$9596
  creating $alu cell for $flatten\corescorecore.\core_45.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543: $auto$alumacc.cc:495:replace_alu$9599
  creating $alu cell for $flatten\corescorecore.\core_29.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176: $auto$alumacc.cc:495:replace_alu$9602
  creating $alu cell for $flatten\corescorecore.\core_45.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549: $auto$alumacc.cc:495:replace_alu$9605
  creating $alu cell for $flatten\corescorecore.\core_29.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184: $auto$alumacc.cc:495:replace_alu$9608
  creating $alu cell for $flatten\corescorecore.\core_29.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106: $auto$alumacc.cc:495:replace_alu$9611
  creating $alu cell for $flatten\corescorecore.\core_29.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382: $auto$alumacc.cc:495:replace_alu$9614
  creating $alu cell for $flatten\corescorecore.\core_29.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1161: $auto$alumacc.cc:495:replace_alu$9617
  creating $alu cell for $flatten\corescorecore.\core_29.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549: $auto$alumacc.cc:495:replace_alu$9620
  creating $alu cell for $flatten\corescorecore.\core_29.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543: $auto$alumacc.cc:495:replace_alu$9623
  creating $alu cell for $flatten\corescorecore.\core_45.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$649: $auto$alumacc.cc:495:replace_alu$9626
  creating $alu cell for $flatten\corescorecore.\core_3.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149: $auto$alumacc.cc:495:replace_alu$9629
  creating $alu cell for $flatten\corescorecore.\core_45.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382: $auto$alumacc.cc:495:replace_alu$9632
  creating $alu cell for $flatten\corescorecore.\core_3.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152: $auto$alumacc.cc:495:replace_alu$9635
  creating $alu cell for $flatten\corescorecore.\core_3.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391: $auto$alumacc.cc:495:replace_alu$9638
  creating $alu cell for $flatten\corescorecore.\core_45.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106: $auto$alumacc.cc:495:replace_alu$9641
  creating $alu cell for $flatten\corescorecore.\core_3.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199: $auto$alumacc.cc:495:replace_alu$9644
  creating $alu cell for $flatten\corescorecore.\core_45.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184: $auto$alumacc.cc:495:replace_alu$9647
  creating $alu cell for $flatten\corescorecore.\core_3.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176: $auto$alumacc.cc:495:replace_alu$9650
  creating $alu cell for $flatten\corescorecore.\core_40.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391: $auto$alumacc.cc:495:replace_alu$9653
  creating $alu cell for $flatten\corescorecore.\core_3.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184: $auto$alumacc.cc:495:replace_alu$9656
  creating $alu cell for $flatten\corescorecore.\core_3.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106: $auto$alumacc.cc:495:replace_alu$9659
  creating $alu cell for $flatten\corescorecore.\core_3.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382: $auto$alumacc.cc:495:replace_alu$9662
  creating $alu cell for $flatten\corescorecore.\core_3.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1993: $auto$alumacc.cc:495:replace_alu$9665
  creating $alu cell for $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549: $auto$alumacc.cc:495:replace_alu$9668
  creating $alu cell for $flatten\corescorecore.\core_3.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543: $auto$alumacc.cc:495:replace_alu$9671
  creating $alu cell for $flatten\corescorecore.\core_45.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176: $auto$alumacc.cc:495:replace_alu$9674
  creating $alu cell for $flatten\corescorecore.\core_30.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149: $auto$alumacc.cc:495:replace_alu$9677
  creating $alu cell for $flatten\corescorecore.\core_41.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543: $auto$alumacc.cc:495:replace_alu$9680
  creating $alu cell for $flatten\corescorecore.\core_30.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152: $auto$alumacc.cc:495:replace_alu$9683
  creating $alu cell for $flatten\corescorecore.\core_30.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391: $auto$alumacc.cc:495:replace_alu$9686
  creating $alu cell for $flatten\corescorecore.\core_45.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199: $auto$alumacc.cc:495:replace_alu$9689
  creating $alu cell for $flatten\corescorecore.\core_30.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199: $auto$alumacc.cc:495:replace_alu$9692
  creating $alu cell for $flatten\corescorecore.\core_40.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199: $auto$alumacc.cc:495:replace_alu$9695
  creating $alu cell for $flatten\corescorecore.\core_30.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176: $auto$alumacc.cc:495:replace_alu$9698
  creating $alu cell for $flatten\corescorecore.\core_45.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391: $auto$alumacc.cc:495:replace_alu$9701
  creating $alu cell for $flatten\corescorecore.\core_30.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184: $auto$alumacc.cc:495:replace_alu$9704
  creating $alu cell for $flatten\corescorecore.\core_30.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106: $auto$alumacc.cc:495:replace_alu$9707
  creating $alu cell for $flatten\corescorecore.\core_30.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382: $auto$alumacc.cc:495:replace_alu$9710
  creating $alu cell for $flatten\corescorecore.\core_30.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1129: $auto$alumacc.cc:495:replace_alu$9713
  creating $alu cell for $flatten\corescorecore.\core_30.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549: $auto$alumacc.cc:495:replace_alu$9716
  creating $alu cell for $flatten\corescorecore.\core_30.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543: $auto$alumacc.cc:495:replace_alu$9719
  creating $alu cell for $flatten\corescorecore.\core_45.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152: $auto$alumacc.cc:495:replace_alu$9722
  creating $alu cell for $flatten\corescorecore.\core_31.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149: $auto$alumacc.cc:495:replace_alu$9725
  creating $alu cell for $flatten\corescorecore.\core_41.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549: $auto$alumacc.cc:495:replace_alu$9728
  creating $alu cell for $flatten\corescorecore.\core_31.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152: $auto$alumacc.cc:495:replace_alu$9731
  creating $alu cell for $flatten\corescorecore.\core_31.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391: $auto$alumacc.cc:495:replace_alu$9734
  creating $alu cell for $flatten\corescorecore.\core_45.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149: $auto$alumacc.cc:495:replace_alu$9737
  creating $alu cell for $flatten\corescorecore.\core_31.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199: $auto$alumacc.cc:495:replace_alu$9740
  creating $alu cell for $flatten\corescorecore.\core_40.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176: $auto$alumacc.cc:495:replace_alu$9743
  creating $alu cell for $flatten\corescorecore.\core_31.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176: $auto$alumacc.cc:495:replace_alu$9746
  creating $alu cell for $flatten\corescorecore.\core_44.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543: $auto$alumacc.cc:495:replace_alu$9749
  creating $alu cell for $flatten\corescorecore.\core_31.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184: $auto$alumacc.cc:495:replace_alu$9752
  creating $alu cell for $flatten\corescorecore.\core_31.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106: $auto$alumacc.cc:495:replace_alu$9755
  creating $alu cell for $flatten\corescorecore.\core_31.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382: $auto$alumacc.cc:495:replace_alu$9758
  creating $alu cell for $flatten\corescorecore.\core_31.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1097: $auto$alumacc.cc:495:replace_alu$9761
  creating $alu cell for $flatten\corescorecore.\core_31.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549: $auto$alumacc.cc:495:replace_alu$9764
  creating $alu cell for $flatten\corescorecore.\core_31.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543: $auto$alumacc.cc:495:replace_alu$9767
  creating $alu cell for $flatten\corescorecore.\core_44.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549: $auto$alumacc.cc:495:replace_alu$9770
  creating $alu cell for $flatten\corescorecore.\core_32.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149: $auto$alumacc.cc:495:replace_alu$9773
  creating $alu cell for $flatten\corescorecore.\core_44.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$681: $auto$alumacc.cc:495:replace_alu$9776
  creating $alu cell for $flatten\corescorecore.\core_32.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152: $auto$alumacc.cc:495:replace_alu$9779
  creating $alu cell for $flatten\corescorecore.\core_32.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391: $auto$alumacc.cc:495:replace_alu$9782
  creating $alu cell for $flatten\corescorecore.\core_44.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382: $auto$alumacc.cc:495:replace_alu$9785
  creating $alu cell for $flatten\corescorecore.\core_32.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199: $auto$alumacc.cc:495:replace_alu$9788
  creating $alu cell for $flatten\corescorecore.\core_44.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106: $auto$alumacc.cc:495:replace_alu$9791
  creating $alu cell for $flatten\corescorecore.\core_32.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176: $auto$alumacc.cc:495:replace_alu$9794
  creating $alu cell for $flatten\corescorecore.\core_44.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184: $auto$alumacc.cc:495:replace_alu$9797
  creating $alu cell for $flatten\corescorecore.\core_32.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184: $auto$alumacc.cc:495:replace_alu$9800
  creating $alu cell for $flatten\corescorecore.\core_32.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106: $auto$alumacc.cc:495:replace_alu$9803
  creating $alu cell for $flatten\corescorecore.\core_32.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382: $auto$alumacc.cc:495:replace_alu$9806
  creating $alu cell for $flatten\corescorecore.\core_32.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1065: $auto$alumacc.cc:495:replace_alu$9809
  creating $alu cell for $flatten\corescorecore.\core_32.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549: $auto$alumacc.cc:495:replace_alu$9812
  creating $alu cell for $flatten\corescorecore.\core_32.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543: $auto$alumacc.cc:495:replace_alu$9815
  creating $alu cell for $flatten\corescorecore.\core_41.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$777: $auto$alumacc.cc:495:replace_alu$9818
  creating $alu cell for $flatten\corescorecore.\core_33.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149: $auto$alumacc.cc:495:replace_alu$9821
  creating $alu cell for $flatten\corescorecore.\core_44.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176: $auto$alumacc.cc:495:replace_alu$9824
  creating $alu cell for $flatten\corescorecore.\core_33.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152: $auto$alumacc.cc:495:replace_alu$9827
  creating $alu cell for $flatten\corescorecore.\core_33.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391: $auto$alumacc.cc:495:replace_alu$9830
  creating $alu cell for $flatten\corescorecore.\core_40.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184: $auto$alumacc.cc:495:replace_alu$9833
  creating $alu cell for $flatten\corescorecore.\core_33.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199: $auto$alumacc.cc:495:replace_alu$9836
  creating $alu cell for $flatten\corescorecore.\core_44.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199: $auto$alumacc.cc:495:replace_alu$9839
  creating $alu cell for $flatten\corescorecore.\core_33.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176: $auto$alumacc.cc:495:replace_alu$9842
  creating $alu cell for $flatten\corescorecore.\core_40.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106: $auto$alumacc.cc:495:replace_alu$9845
  creating $alu cell for $flatten\corescorecore.\core_33.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184: $auto$alumacc.cc:495:replace_alu$9848
  creating $alu cell for $flatten\corescorecore.\core_33.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106: $auto$alumacc.cc:495:replace_alu$9851
  creating $alu cell for $flatten\corescorecore.\core_33.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382: $auto$alumacc.cc:495:replace_alu$9854
  creating $alu cell for $flatten\corescorecore.\core_33.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1033: $auto$alumacc.cc:495:replace_alu$9857
  creating $alu cell for $flatten\corescorecore.\core_33.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549: $auto$alumacc.cc:495:replace_alu$9860
  creating $alu cell for $flatten\corescorecore.\core_33.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543: $auto$alumacc.cc:495:replace_alu$9863
  creating $alu cell for $flatten\corescorecore.\core_44.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391: $auto$alumacc.cc:495:replace_alu$9866
  creating $alu cell for $flatten\corescorecore.\core_34.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149: $auto$alumacc.cc:495:replace_alu$9869
  creating $alu cell for $flatten\corescorecore.\core_44.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152: $auto$alumacc.cc:495:replace_alu$9872
  creating $alu cell for $flatten\corescorecore.\core_34.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152: $auto$alumacc.cc:495:replace_alu$9875
  creating $alu cell for $flatten\corescorecore.\core_34.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391: $auto$alumacc.cc:495:replace_alu$9878
  creating $alu cell for $flatten\corescorecore.\core_40.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382: $auto$alumacc.cc:495:replace_alu$9881
  creating $alu cell for $flatten\corescorecore.\core_34.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199: $auto$alumacc.cc:495:replace_alu$9884
  creating $alu cell for $flatten\corescorecore.\core_44.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149: $auto$alumacc.cc:495:replace_alu$9887
  creating $alu cell for $flatten\corescorecore.\core_34.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176: $auto$alumacc.cc:495:replace_alu$9890
  creating $alu cell for $flatten\corescorecore.\core_40.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$809: $auto$alumacc.cc:495:replace_alu$9893
  creating $alu cell for $flatten\corescorecore.\core_34.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184: $auto$alumacc.cc:495:replace_alu$9896
  creating $alu cell for $flatten\corescorecore.\core_34.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106: $auto$alumacc.cc:495:replace_alu$9899
  creating $alu cell for $flatten\corescorecore.\core_34.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382: $auto$alumacc.cc:495:replace_alu$9902
  creating $alu cell for $flatten\corescorecore.\core_34.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$1001: $auto$alumacc.cc:495:replace_alu$9905
  creating $alu cell for $flatten\corescorecore.\core_34.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549: $auto$alumacc.cc:495:replace_alu$9908
  creating $alu cell for $flatten\corescorecore.\core_34.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543: $auto$alumacc.cc:495:replace_alu$9911
  creating $alu cell for $flatten\corescorecore.\core_43.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543: $auto$alumacc.cc:495:replace_alu$9914
  creating $alu cell for $flatten\corescorecore.\core_35.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149: $auto$alumacc.cc:495:replace_alu$9917
  creating $alu cell for $flatten\corescorecore.\core_43.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549: $auto$alumacc.cc:495:replace_alu$9920
  creating $alu cell for $flatten\corescorecore.\core_35.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152: $auto$alumacc.cc:495:replace_alu$9923
  creating $alu cell for $flatten\corescorecore.\core_35.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391: $auto$alumacc.cc:495:replace_alu$9926
  creating $alu cell for $flatten\corescorecore.\core_43.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$713: $auto$alumacc.cc:495:replace_alu$9929
  creating $alu cell for $flatten\corescorecore.\core_35.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199: $auto$alumacc.cc:495:replace_alu$9932
  creating $alu cell for $flatten\corescorecore.\core_43.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382: $auto$alumacc.cc:495:replace_alu$9935
  creating $alu cell for $flatten\corescorecore.\core_35.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176: $auto$alumacc.cc:495:replace_alu$9938
  creating $alu cell for $flatten\corescorecore.\core_43.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106: $auto$alumacc.cc:495:replace_alu$9941
  creating $alu cell for $flatten\corescorecore.\core_35.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184: $auto$alumacc.cc:495:replace_alu$9944
  creating $alu cell for $flatten\corescorecore.\core_35.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106: $auto$alumacc.cc:495:replace_alu$9947
  creating $alu cell for $flatten\corescorecore.\core_35.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382: $auto$alumacc.cc:495:replace_alu$9950
  creating $alu cell for $flatten\corescorecore.\core_35.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$969: $auto$alumacc.cc:495:replace_alu$9953
  creating $alu cell for $flatten\corescorecore.\core_35.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549: $auto$alumacc.cc:495:replace_alu$9956
  creating $alu cell for $flatten\corescorecore.\core_35.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543: $auto$alumacc.cc:495:replace_alu$9959
  creating $alu cell for $flatten\corescorecore.\core_43.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184: $auto$alumacc.cc:495:replace_alu$9962
  creating $alu cell for $flatten\corescorecore.\core_36.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149: $auto$alumacc.cc:495:replace_alu$9965
  creating $alu cell for $flatten\corescorecore.\core_40.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549: $auto$alumacc.cc:495:replace_alu$9968
  creating $alu cell for $flatten\corescorecore.\core_36.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152: $auto$alumacc.cc:495:replace_alu$9971
  creating $alu cell for $flatten\corescorecore.\core_36.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391: $auto$alumacc.cc:495:replace_alu$9974
  creating $alu cell for $flatten\corescorecore.\core_43.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176: $auto$alumacc.cc:495:replace_alu$9977
  creating $alu cell for $flatten\corescorecore.\core_36.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199: $auto$alumacc.cc:495:replace_alu$9980
  creating $alu cell for $flatten\corescorecore.\core_40.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543: $auto$alumacc.cc:495:replace_alu$9983
  creating $alu cell for $flatten\corescorecore.\core_36.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176: $auto$alumacc.cc:495:replace_alu$9986
  creating $alu cell for $flatten\corescorecore.\core_43.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199: $auto$alumacc.cc:495:replace_alu$9989
  creating $alu cell for $flatten\corescorecore.\core_36.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184: $auto$alumacc.cc:495:replace_alu$9992
  creating $alu cell for $flatten\corescorecore.\core_36.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106: $auto$alumacc.cc:495:replace_alu$9995
  creating $alu cell for $flatten\corescorecore.\core_36.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382: $auto$alumacc.cc:495:replace_alu$9998
  creating $alu cell for $flatten\corescorecore.\core_36.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$937: $auto$alumacc.cc:495:replace_alu$10001
  creating $alu cell for $flatten\corescorecore.\core_36.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549: $auto$alumacc.cc:495:replace_alu$10004
  creating $alu cell for $flatten\corescorecore.\core_36.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543: $auto$alumacc.cc:495:replace_alu$10007
  creating $alu cell for $flatten\corescorecore.\core_41.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382: $auto$alumacc.cc:495:replace_alu$10010
  creating $alu cell for $flatten\corescorecore.\core_37.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149: $auto$alumacc.cc:495:replace_alu$10013
  creating $alu cell for $flatten\corescorecore.\core_43.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391: $auto$alumacc.cc:495:replace_alu$10016
  creating $alu cell for $flatten\corescorecore.\core_37.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152: $auto$alumacc.cc:495:replace_alu$10019
  creating $alu cell for $flatten\corescorecore.\core_37.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391: $auto$alumacc.cc:495:replace_alu$10022
  creating $alu cell for $flatten\corescorecore.\core_43.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152: $auto$alumacc.cc:495:replace_alu$10025
  creating $alu cell for $flatten\corescorecore.\core_37.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199: $auto$alumacc.cc:495:replace_alu$10028
  creating $alu cell for $flatten\corescorecore.\core_41.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149: $auto$alumacc.cc:495:replace_alu$10031
  creating $alu cell for $flatten\corescorecore.\core_37.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176: $auto$alumacc.cc:495:replace_alu$10034
  creating $alu cell for $flatten\corescorecore.\core_43.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149: $auto$alumacc.cc:495:replace_alu$10037
  creating $alu cell for $flatten\corescorecore.\core_37.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184: $auto$alumacc.cc:495:replace_alu$10040
  creating $alu cell for $flatten\corescorecore.\core_37.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106: $auto$alumacc.cc:495:replace_alu$10043
  creating $alu cell for $flatten\corescorecore.\core_37.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382: $auto$alumacc.cc:495:replace_alu$10046
  creating $alu cell for $flatten\corescorecore.\core_37.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$905: $auto$alumacc.cc:495:replace_alu$10049
  creating $alu cell for $flatten\corescorecore.\core_37.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549: $auto$alumacc.cc:495:replace_alu$10052
  creating $alu cell for $flatten\corescorecore.\core_37.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543: $auto$alumacc.cc:495:replace_alu$10055
  creating $alu cell for $flatten\corescorecore.\core_41.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106: $auto$alumacc.cc:495:replace_alu$10058
  creating $alu cell for $flatten\corescorecore.\core_38.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:63$2149: $auto$alumacc.cc:495:replace_alu$10061
  creating $alu cell for $flatten\corescorecore.\core_42.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543: $auto$alumacc.cc:495:replace_alu$10064
  creating $alu cell for $flatten\corescorecore.\core_38.\serving.\cpu.\alu.$add$src/serv_1.0.2/rtl/serv_alu.v:64$2152: $auto$alumacc.cc:495:replace_alu$10067
  creating $alu cell for $flatten\corescorecore.\core_38.\serving.\cpu.\alu.\shift.$add$src/serv_1.0.2/rtl/serv_shift.v:19$2391: $auto$alumacc.cc:495:replace_alu$10070
  creating $alu cell for $flatten\corescorecore.\core_42.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549: $auto$alumacc.cc:495:replace_alu$10073
  creating $alu cell for $flatten\corescorecore.\core_38.\serving.\cpu.\bufreg.$add$src/serv_1.0.2/rtl/serv_bufreg.v:24$2199: $auto$alumacc.cc:495:replace_alu$10076
  creating $alu cell for $flatten\corescorecore.\core_42.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$745: $auto$alumacc.cc:495:replace_alu$10079
  creating $alu cell for $flatten\corescorecore.\core_38.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:53$2176: $auto$alumacc.cc:495:replace_alu$10082
  creating $alu cell for $flatten\corescorecore.\core_42.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382: $auto$alumacc.cc:495:replace_alu$10085
  creating $alu cell for $flatten\corescorecore.\core_38.\serving.\cpu.\ctrl.$add$src/serv_1.0.2/rtl/serv_ctrl.v:65$2184: $auto$alumacc.cc:495:replace_alu$10088
  creating $alu cell for $flatten\corescorecore.\core_38.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106: $auto$alumacc.cc:495:replace_alu$10091
  creating $alu cell for $flatten\corescorecore.\core_38.\serving.\cpu.\state.$add$src/serv_1.0.2/rtl/serv_state.v:114$2382: $auto$alumacc.cc:495:replace_alu$10094
  creating $alu cell for $flatten\corescorecore.\core_38.\serving.\ram.$add$src/serving_1.0.2/serving/serving_ram.v:61$873: $auto$alumacc.cc:495:replace_alu$10097
  creating $alu cell for $flatten\corescorecore.\core_38.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:142$549: $auto$alumacc.cc:495:replace_alu$10100
  creating $alu cell for $flatten\corescorecore.\core_38.\serving.\rf_ram_if.$add$src/serv_1.0.2/rtl/serv_rf_ram_if.v:90$543: $auto$alumacc.cc:495:replace_alu$10103
  creating $alu cell for $flatten\corescorecore.\core_42.\serving.\cpu.\mem_if.$add$src/serv_1.0.2/rtl/serv_mem_if.v:24$2106: $auto$alumacc.cc:495:replace_alu$10106
  created 531 $alu and 0 $macc cells.

28.9.12. Executing SHARE pass (SAT-based resource sharing).
Found 4 cells in module corescore_gowin_yosys that may be considered for resource sharing.
  Analyzing resource sharing options for $flatten\corescorecore.\axis_mux.\arb_inst.\priority_encoder_masked.$shl$src/verilog-axis_0-r3/rtl/priority_encoder.v:98$599 ($shl):
    Found 1 activation_patterns using ctrl signal { \corescorecore.axis_mux.arb_inst.masked_request_valid \corescorecore.axis_mux.arb_inst.priority_encoder_inst.output_valid }.
    Found 1 candidates: $flatten\corescorecore.\axis_mux.\arb_inst.\priority_encoder_inst.$shl$src/verilog-axis_0-r3/rtl/priority_encoder.v:98$599
    Analyzing resource sharing with $flatten\corescorecore.\axis_mux.\arb_inst.\priority_encoder_inst.$shl$src/verilog-axis_0-r3/rtl/priority_encoder.v:98$599 ($shl):
      Found 1 activation_patterns using ctrl signal { \corescorecore.axis_mux.arb_inst.masked_request_valid \corescorecore.axis_mux.arb_inst.priority_encoder_inst.output_valid }.
      Activation pattern for cell $flatten\corescorecore.\axis_mux.\arb_inst.\priority_encoder_masked.$shl$src/verilog-axis_0-r3/rtl/priority_encoder.v:98$599: { \corescorecore.axis_mux.arb_inst.masked_request_valid \corescorecore.axis_mux.arb_inst.priority_encoder_inst.output_valid } = 2'11
      Activation pattern for cell $flatten\corescorecore.\axis_mux.\arb_inst.\priority_encoder_inst.$shl$src/verilog-axis_0-r3/rtl/priority_encoder.v:98$599: { \corescorecore.axis_mux.arb_inst.masked_request_valid \corescorecore.axis_mux.arb_inst.priority_encoder_inst.output_valid } = 2'01
      Size of SAT problem: 4564 variables, 10382 clauses
      According to the SAT solver this pair of cells can be shared.
      Activation signal for $flatten\corescorecore.\axis_mux.\arb_inst.\priority_encoder_masked.$shl$src/verilog-axis_0-r3/rtl/priority_encoder.v:98$599: $auto$share.cc:977:make_cell_activation_logic$10109
      New cell: $auto$share.cc:667:make_supercell$10116 ($shl)
  Analyzing resource sharing options for $auto$share.cc:667:make_supercell$10116 ($shl):
    Found 1 activation_patterns using ctrl signal \corescorecore.axis_mux.arb_inst.priority_encoder_inst.output_valid.
    No candidates found.
  Analyzing resource sharing options for $flatten\corescorecore.\axis_mux.\arb_inst.$shl$src/verilog-axis_0-r3/rtl/arbiter.v:132$431 ($shl):
    Found 1 activation_patterns using ctrl signal \corescorecore.axis_mux.arb_inst.masked_request_valid.
    Found 1 candidates: $flatten\corescorecore.\axis_mux.\arb_inst.$shl$src/verilog-axis_0-r3/rtl/arbiter.v:123$429
    Analyzing resource sharing with $flatten\corescorecore.\axis_mux.\arb_inst.$shl$src/verilog-axis_0-r3/rtl/arbiter.v:123$429 ($shl):
      Found 1 activation_patterns using ctrl signal \corescorecore.axis_mux.arb_inst.masked_request_valid.
      Activation pattern for cell $flatten\corescorecore.\axis_mux.\arb_inst.$shl$src/verilog-axis_0-r3/rtl/arbiter.v:132$431: \corescorecore.axis_mux.arb_inst.masked_request_valid = 1'0
      Activation pattern for cell $flatten\corescorecore.\axis_mux.\arb_inst.$shl$src/verilog-axis_0-r3/rtl/arbiter.v:123$429: \corescorecore.axis_mux.arb_inst.masked_request_valid = 1'1
      Size of SAT problem: 4322 variables, 9750 clauses
      According to the SAT solver this pair of cells can be shared.
      Activation signal for $flatten\corescorecore.\axis_mux.\arb_inst.$shl$src/verilog-axis_0-r3/rtl/arbiter.v:132$431: $auto$share.cc:977:make_cell_activation_logic$10119
      New cell: $auto$share.cc:667:make_supercell$10126 ($shl)
  Analyzing resource sharing options for $auto$share.cc:667:make_supercell$10126 ($shl):
    Cell is always active. Therefore no sharing is possible.
Removing 4 cells in module corescore_gowin_yosys:
  Removing cell $flatten\corescorecore.\axis_mux.\arb_inst.$shl$src/verilog-axis_0-r3/rtl/arbiter.v:123$429 ($shl).
  Removing cell $flatten\corescorecore.\axis_mux.\arb_inst.$shl$src/verilog-axis_0-r3/rtl/arbiter.v:132$431 ($shl).
  Removing cell $flatten\corescorecore.\axis_mux.\arb_inst.\priority_encoder_inst.$shl$src/verilog-axis_0-r3/rtl/priority_encoder.v:98$599 ($shl).
  Removing cell $flatten\corescorecore.\axis_mux.\arb_inst.\priority_encoder_masked.$shl$src/verilog-axis_0-r3/rtl/priority_encoder.v:98$599 ($shl).

28.9.13. Executing OPT pass (performing simple optimizations).

28.9.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.
<suppressed ~4 debug messages>

28.9.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

28.9.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1503 debug messages>

28.9.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 2 changes.

28.9.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.9.13.6. Executing OPT_DFF pass (perform DFF optimizations).

28.9.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..
Removed 241 unused cells and 248 unused wires.
<suppressed ~244 debug messages>

28.9.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.9.13.9. Rerunning OPT passes. (Maybe there is more to do..)

28.9.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1502 debug messages>

28.9.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 0 changes.

28.9.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.9.13.13. Executing OPT_DFF pass (perform DFF optimizations).

28.9.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..

28.9.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.9.13.16. Finished OPT passes. (There is nothing left to do.)

28.9.14. Executing MEMORY pass.

28.9.14.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

28.9.14.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

28.9.14.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing corescore_gowin_yosys.corescorecore.core_0.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_1.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_10.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_11.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_12.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_13.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_14.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_15.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_16.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_17.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_18.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_19.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_2.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_20.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_21.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_22.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_23.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_24.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_25.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_26.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_27.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_28.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_29.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_3.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_30.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_31.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_32.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_33.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_34.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_35.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_36.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_37.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_38.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_39.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_4.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_40.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_41.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_42.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_43.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_44.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_45.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_46.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_47.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_5.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_6.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_7.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_8.serving.ram.mem write port 0.
  Analyzing corescore_gowin_yosys.corescorecore.core_9.serving.ram.mem write port 0.

28.9.14.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

28.9.14.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\corescorecore.core_0.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_1.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_10.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_11.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_12.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_13.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_14.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_15.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_16.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_17.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_18.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_19.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_2.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_20.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_21.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_22.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_23.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_24.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_25.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_26.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_27.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_28.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_29.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_3.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_30.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_31.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_32.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_33.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_34.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_35.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_36.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_37.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_38.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_39.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_4.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_40.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_41.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_42.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_43.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_44.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_45.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_46.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_47.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_5.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_6.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_7.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_8.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\corescorecore.core_9.serving.ram.mem'[0] in module `\corescore_gowin_yosys': merging output FF to cell.
    Write port 0: non-transparent.

28.9.14.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..
Removed 48 unused cells and 432 unused wires.
<suppressed ~49 debug messages>

28.9.14.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

28.9.14.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

28.9.14.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..

28.9.14.10. Executing MEMORY_COLLECT pass (generating $mem cells).

28.9.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..

28.10. Executing MEMORY_LIBMAP pass (mapping memories to cells).
mapping memory corescore_gowin_yosys.corescorecore.core_0.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_1.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_10.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_11.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_12.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_13.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_14.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_15.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_16.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_17.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_18.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_19.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_2.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_20.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_21.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_22.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_23.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_24.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_25.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_26.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_27.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_28.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_29.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_3.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_30.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_31.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_32.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_33.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_34.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_35.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_36.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_37.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_38.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_39.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_4.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_40.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_41.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_42.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_43.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_44.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_45.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_46.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_47.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_5.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_6.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_7.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_8.serving.ram.mem via $__GOWIN_DP_
mapping memory corescore_gowin_yosys.corescorecore.core_9.serving.ram.mem via $__GOWIN_DP_
<suppressed ~22656 debug messages>

28.11. Executing TECHMAP pass (map to technology primitives).

28.11.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/gowin/lutrams_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/gowin/lutrams_map.v' to AST representation.
Generating RTLIL representation for module `\$__GOWIN_LUTRAM_'.
Successfully finished Verilog frontend.

28.11.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/gowin/brams_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/gowin/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__GOWIN_SP_'.
Generating RTLIL representation for module `\$__GOWIN_DP_'.
Generating RTLIL representation for module `\$__GOWIN_SDP_'.
Successfully finished Verilog frontend.

28.11.3. Continuing TECHMAP pass.
Using template $paramod$5d95ca09065f4250a38574f9a6d4d68708b08412\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$c1d5df2949182fc9a87c22ab766eb9e431912970\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$5c589e02974cdd1a75166fa1a7aec5df28cd4ea1\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$5e92345170ea78b00f3b20fb9032439778093dff\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$3f5cf8a8118506a1a74edbbca467736a05867c0d\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$6b785a94d776beab7318a9d8fa182006d82f55a6\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$10e98f6a59db8ff74e55901e88d564a3ec74a7a8\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$c15f00594bef52da0d6a3e64bf9cd2017509f3bb\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$84b04aba9b54c94e4ed061d9baac09d4733c735f\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$9ea7df86c464fab38cbe6326f8e295c70b2458f5\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$eee2078234c15433b8961bdb7365d3d1b294ef11\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$e81beae8ada53a88ebbfa1d41e548071560506e7\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$91d34449770c8510e20e7df95235f9ce6be83805\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$c04632524c2225ed0f468c19e48f6206c8da570f\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$95a6a7016930dde3aac24346f9149e038ea8dc98\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$1ae9e869ff330c95c3dae348d523e8994100c8f1\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$ed809b9efbaea5a19a9bec99f3502c974ec1750e\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$4cd89db97e39cab1102994c46d880306c77a1c27\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$344d6cd26658f17cfc9fb2e830f34ab320da4dcb\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$279a7248cb771e7976ad4b30f824e7b1fda1e990\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$073824068d26912f013c615c80841db51b85d86e\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$38996717c5dcbe04aba1228dedb281c1e733e195\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$218fef238482c0e16ecf36160180cdbcc7eb170c\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$8fbc79169f7b8977d2a385f8777f4ac4a2f3465e\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$7ba4bf3dfdc8badeb1ddd144fc3cc9f6c95a11ea\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$37d2e8c09be502a06dbdb80d7f24646dce26c287\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$a5acb668b342c1e51c268a943a2071bc98899341\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$0e8777c5f52e335587c9b50a5d1557b753c1c4b9\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$e27df126e5597fe7af2d2e5597fd35e781d65ef8\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$1148908019950426581d87aa78f20af6602b8759\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$72ba81c73d60e310c41c481eb5d84290e9693a13\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$e3145f39cd4acdc5461a1fd86b4b574c093cc980\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$c13c99c897ae3a53d22fdac7da8703b5a883e9bc\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$1eaa97dff0599e148c2bb14a93e0a79dbbddb424\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$9cfa34314f494267c817006b515b89a115d37f00\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$c756ecdfdfabda800d5a0f68dbefcf8d5187b249\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$0caf43b56b11033e82ac711a68f3a263707e81af\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$6ff63fcd21be004c12cc9512156881e3e53c5d15\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$939fac5d0e613050f77449dfa5f8d2e1911ac2b0\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$ac1fd71399acf81b8913f4a8fb35d096a3ea9e0f\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$cca26549afa576ddc84f160478f851e75819192b\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$27dc83951a61dc6e9e2f54fa05964f5d5bb96c46\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$3048ea596b2874d97beb3849f11f329cef539cac\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$f13fa3652996aa6e19b7149e840d63f4fcf05bcb\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$bd6268edb5c581897611d34dccb836bad71129b1\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$905630ed485929646aec30df859088edee70d8e5\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$60cf3a1abb6840ff65bce755fb2f4d2114ba21f5\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
Using template $paramod$15ffa52f0e7734e2fdef453a9f940c842f46fa82\$__GOWIN_DP_ for cells of type $__GOWIN_DP_.
No more expansions possible.
<suppressed ~1062 debug messages>

28.12. Executing OPT pass (performing simple optimizations).

28.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.
<suppressed ~1018 debug messages>

28.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.12.3. Executing OPT_DFF pass (perform DFF optimizations).
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$10820 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$10802 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$10784 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$10766 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$10622 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$10748 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$10586 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11414 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$10604 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11396 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11378 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$10568 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11360 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11342 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$10730 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11324 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11306 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11288 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11270 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11252 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11234 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11216 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$10640 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11198 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11180 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$10712 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11162 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11144 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11126 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11108 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11090 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11072 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11054 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11036 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11018 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$11000 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$10694 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$10982 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$10964 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$10946 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$10928 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$10910 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$10892 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$10874 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$10856 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$10838 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$10676 ($dffe) from module corescore_gowin_yosys.
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$10658 ($dffe) from module corescore_gowin_yosys.

28.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..
Removed 0 unused cells and 1689 unused wires.
<suppressed ~1 debug messages>

28.12.5. Rerunning OPT passes. (Removed registers in this run.)

28.12.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.12.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.12.8. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11411 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_9.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11408 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11393 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_8.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11390 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11375 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_7.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11372 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11357 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_6.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11354 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11339 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_5.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11336 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11321 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_47.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11318 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11303 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_46.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11300 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11285 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_45.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11282 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11267 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_44.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11264 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11249 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_43.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11246 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11231 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_42.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11228 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11213 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_41.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11210 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11195 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_40.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11192 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11177 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_4.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11174 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11159 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_39.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11156 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11141 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_38.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11138 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11123 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_37.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11120 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11105 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_36.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11102 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11087 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_35.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11084 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11069 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_34.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11066 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11051 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_33.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11048 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11033 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_32.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11030 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$11015 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_31.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$11012 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$10997 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_30.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$10994 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$10979 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_3.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$10976 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$10961 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_29.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$10958 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$10943 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_28.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$10940 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$10925 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_27.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$10922 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$10907 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_26.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$10904 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$10889 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_25.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$10886 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$10871 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_24.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$10868 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$10853 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_23.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$10850 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$10835 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_22.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$10832 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$10817 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_21.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$10814 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$10799 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_20.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$10796 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$10781 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_2.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$10778 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$10763 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_19.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$10760 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$10745 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_18.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$10742 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$10727 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_17.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$10724 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$10709 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_16.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$10706 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$10691 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_15.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$10688 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$10673 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_14.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$10670 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$10655 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_13.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$10652 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$10637 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_12.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$10634 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$10619 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_11.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$10616 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$10601 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_10.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$10598 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$10583 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_1.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$10580 [7], rval = 1'1).
Adding SRST signal on $auto$mem.cc:1624:emulate_read_first$10565 ($dff) from module corescore_gowin_yosys (D = \corescorecore.core_0.serving.arbiter.o_wb_mem_adr [7], Q = $auto$mem.cc:1620:emulate_read_first$10562 [7], rval = 1'1).
Adding SRST signal on $auto$ff.cc:266:slice$5102 ($dffe) from module corescore_gowin_yosys (D = \emitter.data [1], Q = \emitter.data [0], rval = 1'0).

28.12.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..

28.12.10. Rerunning OPT passes. (Removed registers in this run.)

28.12.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.12.13. Executing OPT_DFF pass (perform DFF optimizations).

28.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..

28.12.15. Finished fast OPT passes.

28.13. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

28.14. Executing OPT pass (performing simple optimizations).

28.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1501 debug messages>

28.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
    Consolidated identical input bits for $mux cell $auto$share.cc:661:make_supercell$10124:
      Old ports: A={ 25'0000000000000000000000000 $auto$wreduce.cc:513:run$8407 [6:0] }, B={ 25'0000000000000000000000000 $auto$wreduce.cc:513:run$8406 [6:0] }, Y=$auto$share.cc:658:make_supercell$10122
      New ports: A=$auto$wreduce.cc:513:run$8407 [6:0], B=$auto$wreduce.cc:513:run$8406 [6:0], Y=$auto$share.cc:658:make_supercell$10122 [6:0]
      New connections: $auto$share.cc:658:make_supercell$10122 [31:7] = 25'0000000000000000000000000
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 1 changes.

28.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.14.6. Executing OPT_DFF pass (perform DFF optimizations).

28.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..

28.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.14.9. Rerunning OPT passes. (Maybe there is more to do..)

28.14.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1501 debug messages>

28.14.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 0 changes.

28.14.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.14.13. Executing OPT_DFF pass (perform DFF optimizations).

28.14.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..

28.14.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.14.16. Finished OPT passes. (There is nothing left to do.)

28.15. Executing TECHMAP pass (map to technology primitives).

28.15.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

28.15.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/gowin/arith_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/gowin/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_gw1n_alu'.
Successfully finished Verilog frontend.

28.15.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $ne.
Using template $paramod$constmap:b81a49c99793c05d651cea994a9c13e1146cf06d$paramod$7201b952ab2598a4d618ddb6780008793ba6e68b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$constmap:38797241fb14e48f18825852547a400547a21c1f$paramod$ba7a7302ab3c34639bb2c5ea0d8298ba3dd315d3\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$constmap:6cba94624d2226502a12a16308c375a3c753e11d$paramod$846f1217b6aff78c8146930be0e915b103935fa3\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$constmap:8125f175da0f849c7b3d2d435a933be033d65e2d$paramod$50f1175c4f47bdf389dbcf1d74df9f48514bd1f5\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:217d1fdd1fbbb1dd0a6b22ff249120c08f7b7b0c$paramod$c2cf47fd70d717116cd17fae72744136c12748b0\_90_shift_shiftx for cells of type $shiftx.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $sdffe.
Using template $paramod$1eb759649286d7485bd82f4dfc30385bade4b4b3\_80_gw1n_alu for cells of type $alu.
Using template $paramod$f28fc3f2e267d7716249e826e8c90c34ca9542c1\_80_gw1n_alu for cells of type $alu.
Using template $paramod$1d1e68f77481583066c6d429218f48ea9d5739b3\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$constmap:7d76671789eab5a3b738ca179e02d60df7ce0331$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:1ef046be63c9541309f2f19c4ef998a798f64488$paramod$7fe1424d9d826b3a6286885bc851fafa5143be2b\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:37b3cc4e06391b7a7ef418215dc52e2abb59f048$paramod$282e2f6c0b1116d84b8f8102ddacd7ff760b6794\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_80_gw1n_alu for cells of type $alu.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using template $paramod$649fc39eef2451024566705288528c8671211199\_80_gw1n_alu for cells of type $alu.
Using template $paramod$32efbfac1c4dc57230cf86180788fdfd12e3b511\_80_gw1n_alu for cells of type $alu.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_80_gw1n_alu for cells of type $alu.
Using extmapper simplemap for cells of type $sdffce.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
No more expansions possible.
<suppressed ~24821 debug messages>

28.16. Executing OPT pass (performing simple optimizations).

28.16.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.
<suppressed ~16517 debug messages>

28.16.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
<suppressed ~4968 debug messages>
Removed a total of 1656 cells.

28.16.3. Executing OPT_DFF pass (perform DFF optimizations).

28.16.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..
Removed 7080 unused cells and 17118 unused wires.
<suppressed ~7273 debug messages>

28.16.5. Finished fast OPT passes.

28.17. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Mapping port corescore_gowin_yosys.i_clk using IBUF.
Mapping port corescore_gowin_yosys.i_rstn using IBUF.
Mapping port corescore_gowin_yosys.o_uart_tx using OBUF.

28.18. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

28.19. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

28.20. Executing TECHMAP pass (map to technology primitives).

28.20.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/gowin/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/gowin/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

28.20.2. Continuing TECHMAP pass.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
Using template \$_SDFFE_PP0P_ for cells of type $_SDFFE_PP0P_.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template \$_SDFFE_PP1P_ for cells of type $_SDFFE_PP1P_.
Using template \$_SDFF_PP1_ for cells of type $_SDFF_PP1_.
Using template \$_DFF_PP0_ for cells of type $_DFF_PP0_.
No more expansions possible.
<suppressed ~13560 debug messages>

28.21. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.
<suppressed ~9 debug messages>

28.22. Executing SIMPLEMAP pass (map simple cells to gate primitives).

28.23. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/abc9_model.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__ABC9_DELAY'.
Generating RTLIL representation for module `$__ABC9_SCC_BREAKER'.
Generating RTLIL representation for module `$__DFF_N__$abc9_flop'.
Generating RTLIL representation for module `$__DFF_P__$abc9_flop'.
Successfully finished Verilog frontend.

28.24. Executing ABC9 pass.

28.24.1. Executing ABC9_OPS pass (helper functions for ABC9).

28.24.2. Executing ABC9_OPS pass (helper functions for ABC9).

28.24.3. Executing PROC pass (convert processes to netlists).

28.24.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:969$113964'.
Cleaned up 1 empty switch.

28.24.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

28.24.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 4 assignments to connections.

28.24.3.4. Executing PROC_INIT pass (extract init attributes).

28.24.3.5. Executing PROC_ARST pass (detect async resets in processes).

28.24.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

28.24.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:969$113964'.

28.24.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).

28.24.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010.\C' using process `$paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:969$113964'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010.\S' using process `$paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:969$113964'.
  created direct connection (no actual register cell created).

28.24.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

28.24.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:969$113964'.
Cleaned up 0 empty switches.

28.24.3.12. Executing OPT_EXPR pass (perform const folding).

28.24.4. Executing SCC pass (detecting logic loops).
Found 0 SCCs in module corescore_gowin_yosys.
Found 0 SCCs.

28.24.5. Executing ABC9_OPS pass (helper functions for ABC9).

28.24.6. Executing PROC pass (convert processes to netlists).

28.24.6.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

28.24.6.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

28.24.6.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

28.24.6.4. Executing PROC_INIT pass (extract init attributes).

28.24.6.5. Executing PROC_ARST pass (detect async resets in processes).

28.24.6.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

28.24.6.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

28.24.6.8. Executing PROC_DLATCH pass (convert process syncs to latches).

28.24.6.9. Executing PROC_DFF pass (convert process syncs to FFs).

28.24.6.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

28.24.6.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

28.24.6.12. Executing OPT_EXPR pass (perform const folding).

28.24.7. Executing TECHMAP pass (map to technology primitives).

28.24.7.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

28.24.7.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~252 debug messages>

28.24.8. Executing OPT pass (performing simple optimizations).

28.24.8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module DFFC.

28.24.8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\DFFC'.
Removed a total of 0 cells.

28.24.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \DFFC..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

28.24.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \DFFC.
Performed a total of 0 changes.

28.24.8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\DFFC'.
Removed a total of 0 cells.

28.24.8.6. Executing OPT_DFF pass (perform DFF optimizations).

28.24.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \DFFC..

28.24.8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module DFFC.

28.24.8.9. Finished OPT passes. (There is nothing left to do.)

28.24.9. Executing TECHMAP pass (map to technology primitives).

28.24.9.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/abc9_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/abc9_map.v' to AST representation.
Successfully finished Verilog frontend.

28.24.9.2. Continuing TECHMAP pass.
Using template DFFC for cells of type DFFC.
No more expansions possible.
<suppressed ~5 debug messages>

28.24.10. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/abc9_model.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/abc9_model.v' to AST representation.
Replacing existing blackbox module `$__ABC9_DELAY' at /usr/local/bin/../share/yosys/abc9_model.v:2.1-7.10.
Generating RTLIL representation for module `$__ABC9_DELAY'.
Replacing existing blackbox module `$__ABC9_SCC_BREAKER' at /usr/local/bin/../share/yosys/abc9_model.v:9.1-11.10.
Generating RTLIL representation for module `$__ABC9_SCC_BREAKER'.
Replacing existing module `$__DFF_N__$abc9_flop' at /usr/local/bin/../share/yosys/abc9_model.v:14.1-20.10.
Generating RTLIL representation for module `$__DFF_N__$abc9_flop'.
Replacing existing module `$__DFF_P__$abc9_flop' at /usr/local/bin/../share/yosys/abc9_model.v:23.1-29.10.
Generating RTLIL representation for module `$__DFF_P__$abc9_flop'.
Successfully finished Verilog frontend.

28.24.11. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~26316 debug messages>

28.24.12. Executing ABC9_OPS pass (helper functions for ABC9).

28.24.13. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

28.24.14. Executing TECHMAP pass (map to technology primitives).

28.24.14.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

28.24.14.2. Continuing TECHMAP pass.
Using template $paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010 for cells of type $paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $not.
No more expansions possible.
<suppressed ~261 debug messages>

28.24.15. Executing OPT pass (performing simple optimizations).

28.24.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.24.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.24.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

28.24.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 0 changes.

28.24.15.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.24.15.6. Executing OPT_DFF pass (perform DFF optimizations).

28.24.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..
Removed 0 unused cells and 16 unused wires.
<suppressed ~1 debug messages>

28.24.15.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.24.15.9. Rerunning OPT passes. (Maybe there is more to do..)

28.24.15.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \corescore_gowin_yosys..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

28.24.15.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \corescore_gowin_yosys.
Performed a total of 0 changes.

28.24.15.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\corescore_gowin_yosys'.
Removed a total of 0 cells.

28.24.15.13. Executing OPT_DFF pass (perform DFF optimizations).

28.24.15.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \corescore_gowin_yosys..

28.24.15.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module corescore_gowin_yosys.

28.24.15.16. Finished OPT passes. (There is nothing left to do.)

28.24.16. Executing AIGMAP pass (map logic to AIG).
Module corescore_gowin_yosys: replaced 5 cells with 35 new cells, skipped 9 cells.
  replaced 2 cell types:
       3 $_XOR_
       2 $_MUX_
  not replaced 2 cell types:
       8 $specify2
       1 $_NOT_

28.24.17. Executing AIGMAP pass (map logic to AIG).
Module corescore_gowin_yosys: replaced 17888 cells with 110902 new cells, skipped 56478 cells.
  replaced 4 cell types:
    4770 $_OR_
    1344 $_XOR_
       1 $_ORNOT_
   11773 $_MUX_
  not replaced 20 cell types:
      48 $print
     899 $scopeinfo
    8822 $_NOT_
    5723 $_AND_
    3120 DFF
    7080 DFFE
      52 DFFS
      97 DFFSE
     919 DFFR
    2267 DFFRE
       2 DFFC
       2 IBUF
       1 OBUF
       1 rPLL
      48 DPX9B
       1 CLKDIV
   12779 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000000111111
       2 DFFC_$abc9_byp
   13535 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000001001000000
    1080 $paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010

28.24.17.1. Executing ABC9_OPS pass (helper functions for ABC9).

28.24.17.2. Executing ABC9_OPS pass (helper functions for ABC9).

28.24.17.3. Executing XAIGER backend.
<suppressed ~13548 debug messages>
Extracted 49845 AND gates and 177013 wires from module `corescore_gowin_yosys' to a netlist network with 13929 inputs and 27522 outputs.

28.24.17.4. Executing ABC9_EXE pass (technology mapping using ABC9).

28.24.17.5. Executing ABC9.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_lut <abc-temp-dir>/input.lut 
ABC: + read_box <abc-temp-dir>/input.box 
ABC: + &read <abc-temp-dir>/input.xaig 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =  13929/  27522  and =   43126  lev =   27 (1.49)  mem = 2.03 MB  box = 27396  bb = 26316
ABC: Warning: AIG with boxes has internal fanout in 0 complex flops and 2458 carries.
ABC: + &scorr 
ABC: Warning: The network is combinational.
ABC: + &sweep 
ABC: + &dc2 
ABC: + &dch -f 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =  13929/  27522  and =   58298  lev =   26 (1.39)  mem = 2.20 MB  ch = 7017  box = 27394  bb = 26316
ABC: Warning: AIG with boxes has internal fanout in 0 complex flops and 2458 carries.
ABC: + &if -W 500 -v 
ABC: K = 8. Memory (bytes): Truth =    0. Cut =   68. Obj =  152. Set =  708. CutMin = no
ABC: Node =   58298.  Ch =  6225.  Total mem =   25.45 MB. Peak cut mem =    1.77 MB.
ABC: P:  Del = 16512.00.  Ar =   87053.0.  Edge =    71033.  Cut =   710705.  T =     0.11 sec
ABC: P:  Del = 16469.00.  Ar =   88807.0.  Edge =    71618.  Cut =   707704.  T =     0.11 sec
ABC: P:  Del = 16469.00.  Ar =   19093.0.  Edge =    51927.  Cut =  1221819.  T =     0.16 sec
ABC: F:  Del = 16467.00.  Ar =   15718.0.  Edge =    49402.  Cut =  1172164.  T =     0.16 sec
ABC: A:  Del = 16441.00.  Ar =   15156.0.  Edge =    45435.  Cut =  1186992.  T =     0.24 sec
ABC: A:  Del = 16441.00.  Ar =   15068.0.  Edge =    45354.  Cut =  1188491.  T =     0.23 sec
ABC: Total time =     1.02 sec
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + &mfs 
ABC: + &ps -l 
ABC: <abc-temp-dir>/input : i/o =  13929/  27522  and =   43740  lev =   34 (1.35)  mem = 2.04 MB  box = 27394  bb = 26316
ABC: Mapping (K=8)  :  lut =  12535  edge =   45167  lev =   10 (0.93)  Boxes are not in a topological order. Switching to level computation without boxes.
ABC: levB =   34  mem = 0.82 MB
ABC: LUT = 12535 : 2=1237 9.9 %  3=4407 35.2 %  4=5153 41.1 %  5=1631 13.0 %  6=59 0.5 %  7=33 0.3 %  8=15 0.1 %  Ave = 3.60
ABC: Warning: AIG with boxes has internal fanout in 0 complex flops and 2458 carries.
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + time 
ABC: elapse: 4.25 seconds, total: 4.25 seconds

28.24.17.6. Executing AIGER frontend.
<suppressed ~82916 debug messages>
Removed 67788 unused cells and 169877 unused wires.

28.24.17.7. Executing ABC9_OPS pass (helper functions for ABC9).
ABC RESULTS:              $lut cells:    12777
ABC RESULTS:   \DFFC_$abc9_byp cells:        2
ABC RESULTS:   $paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010 cells:     1078
ABC RESULTS:           input signals:     3188
ABC RESULTS:          output signals:    26514
Removing temp directory.

28.24.18. Executing TECHMAP pass (map to technology primitives).

28.24.18.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/abc9_unmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/abc9_unmap.v' to AST representation.
Generating RTLIL representation for module `\$__DFF_x__$abc9_flop'.
Generating RTLIL representation for module `\$__ABC9_SCC_BREAKER'.
Successfully finished Verilog frontend.

28.24.18.2. Continuing TECHMAP pass.
Using template $paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010 for cells of type $paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010.
Using template DFFC_$abc9_byp for cells of type DFFC_$abc9_byp.
No more expansions possible.
<suppressed ~1087 debug messages>
Removed 2961 unused cells and 282353 unused wires.

28.25. Executing TECHMAP pass (map to technology primitives).

28.25.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/gowin/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/gowin/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

28.25.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11011000 for cells of type $lut.
Using template $paramod$e1c19855d6b34d80487dfac5975a8ed635b75d4f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001100 for cells of type $lut.
Using template $paramod$f577f8feb66a0971db8188338533f973999256a1\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod$a56cc1380a3f51ce3bfe0cd6b0c2704227c2b267\$lut for cells of type $lut.
Using template $paramod$7c16f98578054b4e5fe49862089c7b6e80ecafdc\$lut for cells of type $lut.
Using template $paramod$7f8dcbbcc0931c3398304053d9bb53ce1acb1b1f\$lut for cells of type $lut.
Using template $paramod$a5a9d48041af65bd5d7b6a1f6014e7ed22f6b87a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001000 for cells of type $lut.
Using template $paramod$44085d536a6cd16dc29ad3fe0f547f47011e475d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000010 for cells of type $lut.
Using template $paramod$07358fc33acf36ffde00e50dd2a5447962f1e95d\$lut for cells of type $lut.
Using template $paramod$d646cd5cb36fb1f9dd2b06f584b3b88b2dec1d24\$lut for cells of type $lut.
Using template $paramod$c29c2111d3826f775d2163f37acfb2332a6811b5\$lut for cells of type $lut.
Using template $paramod$0b3dae0cf9ba4ff0f31b6a740f162807f52296cf\$lut for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod$81d8a60fd95b1a9f9ef71c12a774ae6988cb9fd5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100010 for cells of type $lut.
Using template $paramod$bdd982c778eb9119c01aab365510e07c22eaccd7\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod$f65cf6380214e831938c4f25f730307ae86218f7\$lut for cells of type $lut.
Using template $paramod$79adb436d4a2a48d714513ebfdff04d14450d594\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod$2ea69c779d6c1b79ac5a87b0d1523c67d5628dba\$lut for cells of type $lut.
Using template $paramod$3352694b384c9431624f23558a71f71f407f37f8\$lut for cells of type $lut.
Using template $paramod$c5f3c57a6d466a2f42208bafb8985b96ce884440\$lut for cells of type $lut.
Using template $paramod$a197ef6f3b51d411ae3e5b42b5d77a606c4fb11a\$lut for cells of type $lut.
Using template $paramod$dc41a956c02896bb314b3585a99557a5e53688a4\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod$9e354de8d358bf081aa0c089488ea3bc5b7c2fd9\$lut for cells of type $lut.
Using template $paramod$8fd8efe0a495790cc9ddc97266933ea8a8cd7b45\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01011100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001110 for cells of type $lut.
Using template $paramod$e930af86a0806f35bf9aa23f5a127fba13497110\$lut for cells of type $lut.
Using template $paramod$7d35f3eb4056e6484203c99fe42cfcf1dfaba704\$lut for cells of type $lut.
Using template $paramod$bdd0743498c1b082701359850a99d6fbd624c0dd\$lut for cells of type $lut.
Using template $paramod$df196ed0a1da5c4a58c5e08a1dac304fd3fccaab\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000100 for cells of type $lut.
Using template $paramod$c71ed138d834112b80a85f4478e2e21f72e5c48b\$lut for cells of type $lut.
Using template $paramod$20235ca863361fbc253329cfc7eeea38c77404dc\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod$593d55011d7f7c07fc45eeb42e2947ea45865189\$lut for cells of type $lut.
Using template $paramod$3cd7ba4e37ac845a21f7d679f20c35087949289b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod$8acda0abbfee6324110c39fb5d5a5f6e08538b83\$lut for cells of type $lut.
Using template $paramod$e3f0f1b1a91dadf82d87013c252f9f5fc0dc6888\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010100 for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod$364c9ffbffac467d60dfec81bba4e18476c15602\$lut for cells of type $lut.
Using template $paramod$f940b3836b816258cf0bf1afa7ea5d3b0e7a8025\$lut for cells of type $lut.
Using template $paramod$5dc745bb48e2cf535179547ba13f0fe5364d6d54\$lut for cells of type $lut.
Using template $paramod$526d09a9bf9f1d3d7d361e3ac93ce8dbeb8c58f0\$lut for cells of type $lut.
Using template $paramod$360bd32232a4906bb22869df7903bdf19388c276\$lut for cells of type $lut.
Using template $paramod$cbfd30b70b4f0ac8dd1d3ed758215fbf49783a3b\$lut for cells of type $lut.
Using template $paramod$2d5bc20486d975ad93935a66efca425d6df3f432\$lut for cells of type $lut.
Using template $paramod$0d3ac82cf5b8a192d5ff4c23e3143360366ae882\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010011 for cells of type $lut.
Using template $paramod$9c5631f812cf9efc6a2b21ebe350c09f2d242045\$lut for cells of type $lut.
Using template $paramod$d470bce6b03f04b0cb88a4761d49e686021fbc2b\$lut for cells of type $lut.
Using template $paramod$6d2004a2c5279c7551c4157d1d9c28dfdc0578d2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod$3648f2ef058b8661dd91c30a350e51984bc46a41\$lut for cells of type $lut.
Using template $paramod$bfa79e6c0cfd27dfa98af2c2a5a9963b2c011138\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111011 for cells of type $lut.
Using template $paramod$b69e89ab244074070c4e54b3de67aace8bb52962\$lut for cells of type $lut.
Using template $paramod$e1f6f26c595b714b23aaf5b46e4ff285d7dd2807\$lut for cells of type $lut.
Using template $paramod$e67f7401ddeed7957ea40cf37767a32ba5d5b941\$lut for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod$133ad27679cc12d115c56a20436ffefcefb608a9\$lut for cells of type $lut.
Using template $paramod$338ce46cf7ff44b9974887dd2adee6c4e0530bed\$lut for cells of type $lut.
Using template $paramod$3834e2239f05e6b9b27d483b2e01a04de47c5bd6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod$f9813472aa48e533b3838c6f2316dc2e78c66111\$lut for cells of type $lut.
Using template $paramod$bb4fff1cc3b827238aa40993cafede1c5beecbe3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110010 for cells of type $lut.
Using template $paramod$562742778950be5e64a32ee62d1969df5be2f6d8\$lut for cells of type $lut.
Using template $paramod$6640d08e639198f151386cce667425e820913986\$lut for cells of type $lut.
Using template $paramod$10855663ad4a7e0794519fdd971a224623a8ba39\$lut for cells of type $lut.
Using template $paramod$e8b1383c6901b56df73ac402d78a5e0a42461be0\$lut for cells of type $lut.
Using template $paramod$5e9374f44a27c3f8a1c38af244ec43ceb4fb8d4f\$lut for cells of type $lut.
Using template $paramod$9c6e6a10ea00e5b0682f6243b802d7839a398197\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100010 for cells of type $lut.
Using template $paramod$db5c437c23aa8c4778f9a832f644910b9256ea9f\$lut for cells of type $lut.
Using template $paramod$52a7db111cf6849ee8a6654d73e2e4fb11fc3abe\$lut for cells of type $lut.
Using template $paramod$51f09467e40de53c6edaa1074acf47337b836f7c\$lut for cells of type $lut.
Using template $paramod$68adbb9de11b1d077eaed053dff8a303fca91863\$lut for cells of type $lut.
Using template $paramod$f34cd1f02128162496db37fc52b0260087492050\$lut for cells of type $lut.
Using template $paramod$c28a8b7ce0535d090c4cfb52e9c74affd52b110c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100100 for cells of type $lut.
Using template $paramod$101238f3d8d49ab12a9b49a2f01cd503b26e9c61\$lut for cells of type $lut.
Using template $paramod$12879138d1e376f344e47ea40be66b776233be75\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111000 for cells of type $lut.
Using template $paramod$f0773b2e1ec54f4b5730a332b99958a07b433091\$lut for cells of type $lut.
Using template $paramod$dc80e74b9623b8a802ef4b5162559616e5ac1cef\$lut for cells of type $lut.
Using template $paramod$2c01c78b93f77b5e79eae85526677e695be05a34\$lut for cells of type $lut.
Using template $paramod$a46847a7686bae5531d3c45e83268da0d4eb61cd\$lut for cells of type $lut.
Using template $paramod$76a100a2aa1b1eceda6a7feaa2062ca21f6289fe\$lut for cells of type $lut.
Using template $paramod$9b742027133b4fde85a5459539c0c07da9610d18\$lut for cells of type $lut.
Using template $paramod$2c6c386f55f14f070d31a5c3e9546b5e656f313f\$lut for cells of type $lut.
Using template $paramod$10a6d42c84663fca6c1622800fdec61acbd34667\$lut for cells of type $lut.
Using template $paramod$1a266bf8e2bab80e44dfcbe65c46d1da2f48de5d\$lut for cells of type $lut.
Using template $paramod$52953750219effadf43093a566baf492fdd6b6c8\$lut for cells of type $lut.
Using template $paramod$4385b611926e5c0509dba4de58311d325da0ff0d\$lut for cells of type $lut.
Using template $paramod$0c65ec1ceb445ea7945dba7cb051b17857c6a31a\$lut for cells of type $lut.
Using template $paramod$6665b39ceac26e0ab2d4c34094b2005de33923b9\$lut for cells of type $lut.
Using template $paramod$20aecb9a781743d0e93608b1c1e7d62ffc3a69a9\$lut for cells of type $lut.
Using template $paramod$965f8f2fa1a796a6c51222eabb50fbd26e97d98b\$lut for cells of type $lut.
Using template $paramod$0f165e890b967b8279bbe5ed6228f768d8bfad23\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01011101 for cells of type $lut.
Using template $paramod$02e55836878a22873310c70e8a2ed14028fabfa5\$lut for cells of type $lut.
Using template $paramod$122a4c0b007fa7ed75dbda7c4d71a52e22ce1276\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111011 for cells of type $lut.
Using template $paramod$15248fd5a26dff0269af28e20885159bc9b0f163\$lut for cells of type $lut.
Using template $paramod$b4d0f4738a5ce50c7f36c2aa2ecc09cfb874f2b6\$lut for cells of type $lut.
Using template $paramod$d61dc5ff3a9102f3e1b420770cb57c48730b6a64\$lut for cells of type $lut.
Using template $paramod$a3077fa2cf8e48a37d410abdac8a7cce2583fbf3\$lut for cells of type $lut.
Using template $paramod$f527a2939381c0aa4aa1dafeb9145a0e58c03acd\$lut for cells of type $lut.
Using template $paramod$de5328836923c44c99600bcab852423201246f91\$lut for cells of type $lut.
Using template $paramod$177066801e8213667f5a7c17d502bdfdfc2b0546\$lut for cells of type $lut.
Using template $paramod$87a0923f4549d20cf051e3d239c4a3f5225bcdbc\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000010 for cells of type $lut.
Using template $paramod$6be53ab59e0a69757fc32adb071ddcb64e8c87b6\$lut for cells of type $lut.
Using template $paramod$8d08395e9a4e4cded27c9198dd6b7fb30a5dc6be\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100001 for cells of type $lut.
Using template $paramod$0e85ee84681a3242934ca2236de1e53235267f1a\$lut for cells of type $lut.
Using template $paramod$e9c77024ca501b890c641f9c0b10e27242db8730\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1101 for cells of type $lut.
Using template $paramod$21a451808ccf3a1ce333a0078f546370105f809c\$lut for cells of type $lut.
Using template $paramod$b798a5784deb1c0416affebe450ff3c1f373449a\$lut for cells of type $lut.
Using template $paramod$bca6e4b0cf80b6a7a9cfab71442429e4fe039fd8\$lut for cells of type $lut.
Using template $paramod$82abb8f9ddaac453e6ee24bf456879be259b8e87\$lut for cells of type $lut.
Using template $paramod$4853050665c020c8d21fb1a749196950a09d9df8\$lut for cells of type $lut.
Using template $paramod$55c90a00b595b55af3050e1c8ad692bd8d6a9062\$lut for cells of type $lut.
Using template $paramod$ea7a351beafa8581073707d0ad4e40be86f8b5f3\$lut for cells of type $lut.
Using template $paramod$fbef11ace9bdbdedce6b366d076918a7489d2f67\$lut for cells of type $lut.
Using template $paramod$8d7a8d6e3356de09670738ba85f2c6b874f6b06d\$lut for cells of type $lut.
Using template $paramod$8512f4fb47fa9596f76cdbe5b407a5b54df368e7\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod$4767f9a5af7e6e2e75a8d69c788bdf062425248b\$lut for cells of type $lut.
Using template $paramod$f3e1547c4b47e64c590e75cf09078b2507c8cc75\$lut for cells of type $lut.
Using template $paramod$23a44c557d8b0c41a23d6c16083c7af93f76ea34\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod$cf652acbfbf67d2248e3045cd0f09c58ca55886c\$lut for cells of type $lut.
Using template $paramod$114cec172d8a99287ecce5b94f20863d32d39458\$lut for cells of type $lut.
Using template $paramod$0260ba258d9e1a608f5e349a51c65fb9e84b9283\$lut for cells of type $lut.
Using template $paramod$a7dad16c080c08c1647c7e1b9706a59a123d8bcd\$lut for cells of type $lut.
Using template $paramod$66726708ce41e8925a2129c978c6579d4d79a814\$lut for cells of type $lut.
Using template $paramod$d07b370dde847ff102dfeea99a3d78ed7f287f4e\$lut for cells of type $lut.
Using template $paramod$f8f63b209b7230e81958663ff24fef1613156af7\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010010 for cells of type $lut.
Using template $paramod$88a106be73851c7a5d1740739afdb4dbd65330dc\$lut for cells of type $lut.
Using template $paramod$a743caf801766df40bcc22d49baa12a0bdc2f7fe\$lut for cells of type $lut.
Using template $paramod$07b1b12ce0305f55108770e958fd02caedfebdf8\$lut for cells of type $lut.
Using template $paramod$79e7cf60c5406fc1d03111fae9bde1471166818b\$lut for cells of type $lut.
Using template $paramod$23e248ea7e0745bada846cf03bb953583c6a540f\$lut for cells of type $lut.
Using template $paramod$fb39f791e6499b329eec6d36e3e9a2a0e4fecf11\$lut for cells of type $lut.
Using template $paramod$41eb4626e47a29eff3627cf0140837d1b524b5da\$lut for cells of type $lut.
Using template $paramod$8075729953f49b6cb1b4d863b2fb20da9818d304\$lut for cells of type $lut.
Using template $paramod$9ae0f136c9ed34a2deb323e9b2a3a520eea61514\$lut for cells of type $lut.
Using template $paramod$5556d5d3c8da71420fcedd81101b4a190deee511\$lut for cells of type $lut.
Using template $paramod$8adf7fbd410d2cc654c288d5be5f7508ee8809b0\$lut for cells of type $lut.
Using template $paramod$69d3e56fe2d9332c54da1b89171bc1c92db4f184\$lut for cells of type $lut.
Using template $paramod$04a71ef6b0c8d8f258e7469b09b323039c0c6e76\$lut for cells of type $lut.
Using template $paramod$3156f2d69ee2a18bf68b5d292ef83b87c67861f2\$lut for cells of type $lut.
Using template $paramod$3c5e7f762734488800dfd615c1e03f004abb72f4\$lut for cells of type $lut.
Using template $paramod$162a17aa64d8bee90cb0e5a5a7df2d91c7b6e663\$lut for cells of type $lut.
Using template $paramod$179512a187da069f3b79ef6612a41e494e7d54b6\$lut for cells of type $lut.
Using template $paramod$2645ed3928f2726e8ccb403cb23252de43b617d7\$lut for cells of type $lut.
Using template $paramod$670c2e21f208cece57109219901ab00f2c5f05c5\$lut for cells of type $lut.
Using template $paramod$91b66f75222b91b00930c61e080c042dcdca2cd7\$lut for cells of type $lut.
Using template $paramod$7e9df0afb32b76fe5fce0691b8752aca650057fa\$lut for cells of type $lut.
Using template $paramod$d7ec878ecfa8f5f7604d3e91692b5d4c2ee758ad\$lut for cells of type $lut.
Using template $paramod$b631e7044f0f3655fdcadc3c15aff80f671dca8a\$lut for cells of type $lut.
Using template $paramod$066c8b79539c6cc144c5af6a60f411ebf4e1a8d9\$lut for cells of type $lut.
Using template $paramod$032c20b61b10564a6168f5976f66d8dc24b337d4\$lut for cells of type $lut.
Using template $paramod$0bc61c3baf10ef20d6fba0c5b151a77d820aa60c\$lut for cells of type $lut.
Using template $paramod$3d61124bf13b14b11480a8c908c1f3ff98c9649d\$lut for cells of type $lut.
Using template $paramod$2bc1bd68552f38669c1c793533c3856c4f7ca7ef\$lut for cells of type $lut.
Using template $paramod$31572972585a2e033c48ed4ccf53906f24c15db4\$lut for cells of type $lut.
Using template $paramod$5e4269adb345496ab05911add9e199f63e5533ca\$lut for cells of type $lut.
Using template $paramod$98a0fb1c19cba199107dd5efea0a1ff24b03a929\$lut for cells of type $lut.
Using template $paramod$c4892c683e419f3e447f09e24c2b8babed14d968\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000101 for cells of type $lut.
Using template $paramod$cdfad468f4484a60619be56d20d7d883583e45c6\$lut for cells of type $lut.
Using template $paramod$586160fbbef06a3f294303dce62f8e20360ec601\$lut for cells of type $lut.
Using template $paramod$16ceca229263aa9d03e1748c2cc629bae10d6f10\$lut for cells of type $lut.
Using template $paramod$331ebacff24faec3dbee58b8a47d65babecfbc8e\$lut for cells of type $lut.
Using template $paramod$e84fb1e7a4d67c026c096e4ef190b738e4db560a\$lut for cells of type $lut.
Using template $paramod$0fcb06ed76df01e8d45bc2b9e6c8a9b43fa42cb4\$lut for cells of type $lut.
Using template $paramod$e1cb8a28dfd91aa61963b874235a4277b19b604d\$lut for cells of type $lut.
Using template $paramod$98c377328f303d3ed9039ca0db26b18f36e929b2\$lut for cells of type $lut.
Using template $paramod$f3ada871809f362efd8eb0c4fb952bb5c98f0750\$lut for cells of type $lut.
Using template $paramod$340a7dd83848d60acf277d9ea01abe251ab66280\$lut for cells of type $lut.
Using template $paramod$c362ad8dedc7d166ed978091aca319ab1e81a2d4\$lut for cells of type $lut.
Using template $paramod$794734d8b28f216035a904e5b59f27451bff2eaf\$lut for cells of type $lut.
Using template $paramod$946e4ba6cc6d5f643745e6b56089375901ce6d2c\$lut for cells of type $lut.
Using template $paramod$3430340b7b5842cb53598832e70c2030710c7529\$lut for cells of type $lut.
Using template $paramod$7e7acdc446914aa2ed47975093819d817c7d8c7b\$lut for cells of type $lut.
Using template $paramod$5eae662f0ceb1e30c163ff2b57de7aa5116f29a2\$lut for cells of type $lut.
Using template $paramod$bc051162dfb23caab98d73c4ec086fe9a67895f2\$lut for cells of type $lut.
Using template $paramod$591afa9ccfe2c0dd9c7b458970622386eefdcce6\$lut for cells of type $lut.
Using template $paramod$66cfa457f3bf0a90e11a4f3cf9336b993db8c18a\$lut for cells of type $lut.
Using template $paramod$a39ed6e4ea5ca59f89ba5d6eadfc539b7de796c0\$lut for cells of type $lut.
Using template $paramod$1650ad7cd8a00a4c121c4986f605e4a1c882e5e3\$lut for cells of type $lut.
Using template $paramod$ed18548e6a096de51d59664d143ffae40cc42e41\$lut for cells of type $lut.
Using template $paramod$0189d933eed523b159b35d60915e80e53d803bc2\$lut for cells of type $lut.
Using template $paramod$0afe1060d89ba68e510525254c9bdb0ad7078dc9\$lut for cells of type $lut.
Using template $paramod$6507513c0010da33acd512bfc664cd54f3e32564\$lut for cells of type $lut.
Using template $paramod$7d4721d6864fa9c9658e66d1b96156b7dcefdb1a\$lut for cells of type $lut.
Using template $paramod$d79e8c7f0cb3bd049a34d82ec5fe688d444e5a52\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod$dbd6bfc0079f30bdbd8251243755394b48ae1fbb\$lut for cells of type $lut.
Using template $paramod$1b471f220f2ad04e0bd7cdee32105c8794280da9\$lut for cells of type $lut.
Using template $paramod$4a14e79756b08a1d692476c2348ee927a696f65b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001010 for cells of type $lut.
Using template $paramod$03da3dcc7c75ea9c9148a6fc634f76a9d0cbefef\$lut for cells of type $lut.
Using template $paramod$7e8fe64f22f1153a85bf31be98f3c990173d62ab\$lut for cells of type $lut.
Using template $paramod$856d44e911e3abb027866d60318aee46a5ed3cc0\$lut for cells of type $lut.
Using template $paramod$251ba25c1fb93fb0103d3dc6c511490b9aaf8a0d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001011 for cells of type $lut.
Using template $paramod$874c7d987f30c18c272498ebfa1364d9f4fd0962\$lut for cells of type $lut.
Using template $paramod$0ab02e2af8aa687ee23c85205f333cc97487586a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100011 for cells of type $lut.
Using template $paramod$fd139540075dea08f0335d049077402e7af003ee\$lut for cells of type $lut.
Using template $paramod$73dcff4ac8da559c828971bfa927fc55d27d38dc\$lut for cells of type $lut.
Using template $paramod$a0c0c14df670afa02cefb1e0c94c66343b416156\$lut for cells of type $lut.
Using template $paramod$8b558311c9b9dc1e33da774dab570ef817a1f7a7\$lut for cells of type $lut.
Using template $paramod$e53f2e9aaf66823e06e87f359e484f85266c4a7c\$lut for cells of type $lut.
Using template $paramod$1af47161df811afbbde5f2f174c28525d3bf3913\$lut for cells of type $lut.
Using template $paramod$6b0849254d6c87461fb93e37cc18f089f61eb912\$lut for cells of type $lut.
Using template $paramod$5c7d886f3b88971ac55fed4bca034a87bf180f7d\$lut for cells of type $lut.
Using template $paramod$b009a26b33c3ca109c016cf968a774c0d66687bb\$lut for cells of type $lut.
Using template $paramod$1e47b2c82141d6a54f09852fad33b92b9763040f\$lut for cells of type $lut.
Using template $paramod$dcfc23e7d6bcd26b82233688fdfbe92480ddfdcf\$lut for cells of type $lut.
Using template $paramod$013dc32747fd4cae889b7af5ffd205415b9b1262\$lut for cells of type $lut.
Using template $paramod$b287726797d0722f64e731f1134f7c05af8f1578\$lut for cells of type $lut.
Using template $paramod$857512ea84a5fe5464efcd374b77666399ea78e1\$lut for cells of type $lut.
Using template $paramod$34130a2583c0530ca8b8853e64a2a0ddd2e81d2e\$lut for cells of type $lut.
Using template $paramod$2e37a29808ea9d028852cbc67bbcbc7bc127b77a\$lut for cells of type $lut.
Using template $paramod$a670b08a47dd8a34f954c50cd06e9996d77e8467\$lut for cells of type $lut.
Using template $paramod$24b0e6ca250918cbd03e2f6ba6bf3b07566f5591\$lut for cells of type $lut.
Using template $paramod$64ed40f74e19bff7f50592ea328f713c3f8b3f50\$lut for cells of type $lut.
Using template $paramod$514a3911060fb980dd078532320cd172e1e80625\$lut for cells of type $lut.
Using template $paramod$e134ec2a47a2462a591072e65d34fb15b81c90e0\$lut for cells of type $lut.
Using template $paramod$fca001e3e0b52158a872e76e56c01ec10dfbb1de\$lut for cells of type $lut.
Using template $paramod$58ac9076891956916d8ec421343272ffad97e874\$lut for cells of type $lut.
Using template $paramod$d9b67eb0388ec247bb3f0c8d94fdc69da1f63cb0\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011101 for cells of type $lut.
Using template $paramod$6b2e3f45e60a8ca189e3ece7e5bc1e9ffcf1353a\$lut for cells of type $lut.
Using template $paramod$30305e55a780880b9c824fe3509a4d981acb0f2b\$lut for cells of type $lut.
Using template $paramod$97f91d8ca6e4fa66a1f2a5efcbf8907461fe9776\$lut for cells of type $lut.
Using template $paramod$8e7dd5aee1ff7a27cf6a7cea0207a5e10be55462\$lut for cells of type $lut.
Using template $paramod$c4f16bbc2030e7554de0d493d32b7496f0e663c6\$lut for cells of type $lut.
Using template $paramod$666fbe13944c5deaa4bb4a1691ed6b0572d76f61\$lut for cells of type $lut.
Using template $paramod$ad368faa0a050ef9af0eced215b41713cdc9a9eb\$lut for cells of type $lut.
Using template $paramod$09194da5f2c8e08bed8f609fd0e254d8629b24b3\$lut for cells of type $lut.
Using template $paramod$2649632427059f17a6997e51dd7f224fd1802b32\$lut for cells of type $lut.
Using template $paramod$9bdc414229f06e785dc8fd97a243faa9336e164a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod$fbb821ceb74a1c70c4249d04ccaaed7dffe2cb82\$lut for cells of type $lut.
Using template $paramod$b43cdd6ca89f8faa7ea02c4f2b202cefaf655ede\$lut for cells of type $lut.
Using template $paramod$8614da24b3846fe751594d00fba789cfcb7b874c\$lut for cells of type $lut.
Using template $paramod$c6c26b8047ec0055d6d594b2e68a8e9ce96dc14e\$lut for cells of type $lut.
Using template $paramod$18455d4fd1270af2266bf4bb1c44971b2eb6b37a\$lut for cells of type $lut.
Using template $paramod$ed7895f2625c2d6d60f60722b7c2eff5c6fed95f\$lut for cells of type $lut.
Using template $paramod$abff50949141a0bfc208869998e7c82725e10002\$lut for cells of type $lut.
Using template $paramod$5ac22f37522f0382fe67c9045399209b65eaccd7\$lut for cells of type $lut.
Using template $paramod$28c616faf5f033f157ae11b466e19ab28d454f1e\$lut for cells of type $lut.
Using template $paramod$e7fa813675354f20c694ab2d4d9ecca5b21f170c\$lut for cells of type $lut.
Using template $paramod$0bdb49166594fa8d873068725027fd9bb1a5417c\$lut for cells of type $lut.
Using template $paramod$b96e40321b3f1ea90a4274c5e06da834d452fd19\$lut for cells of type $lut.
Using template $paramod$65d5d5c1e01bf41ee659754efba932f3d99198e5\$lut for cells of type $lut.
Using template $paramod$3a4f629a30905d3a448d2b9104042184fc100182\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010000 for cells of type $lut.
Using template $paramod$689b29aec14cf310126e5f1525576af4586fd768\$lut for cells of type $lut.
Using template $paramod$69185bb43703e4b30816b8e1888ef6df295509db\$lut for cells of type $lut.
Using template $paramod$9dbd4791d6340c67f1467b26a3f0a81b823822c0\$lut for cells of type $lut.
Using template $paramod$7a84df6e12e70b4c9a7b8fb79ef77f264f9bc27f\$lut for cells of type $lut.
Using template $paramod$b56c65c1e06cd422f362b20d2b4c7317c437827a\$lut for cells of type $lut.
Using template $paramod$234fd643079033ba0cbc98ff572df9b7b7a0dc86\$lut for cells of type $lut.
Using template $paramod$d0f8e9e00b83cb69742e69fe894a4d457c015e6a\$lut for cells of type $lut.
Using template $paramod$103c3bda4552892753f88efabdc38c8f517475a7\$lut for cells of type $lut.
Using template $paramod$dd4cb24d7d66ec95f59335dcfc5d2478d8991a2b\$lut for cells of type $lut.
Using template $paramod$9e163930d0940d4a632a99485d1f5f72b040087b\$lut for cells of type $lut.
Using template $paramod$b4f85a6321a00b090afc4e21d68e7b99eb94d149\$lut for cells of type $lut.
Using template $paramod$acb8c6253d65f5d7c38afa66fc3850a657bea507\$lut for cells of type $lut.
Using template $paramod$251994398653c4cf8de320f1e306e535d5d2d624\$lut for cells of type $lut.
Using template $paramod$1241d759e3df4cac11dc7c99c36b0d1b07f7a673\$lut for cells of type $lut.
Using template $paramod$3ed7a1f8582c474f8b9e9f60bcced772e6f8b4f5\$lut for cells of type $lut.
Using template $paramod$509061f88e1db7dfaf19873d4cc611e2870d15d9\$lut for cells of type $lut.
Using template $paramod$0b2a0ff8219f2f1a24feeecef5cd9dcedf4044a4\$lut for cells of type $lut.
Using template $paramod$0ddd2e92688b2eee539d320e54500ff039338130\$lut for cells of type $lut.
Using template $paramod$fdcae86fcfd036c1880a04306ae771a9d7579c31\$lut for cells of type $lut.
Using template $paramod$ea5280fce2698f0f291737e66fca69a1d9d058e1\$lut for cells of type $lut.
Using template $paramod$ab8bb87959c5d7cfa27886cee1355b38e054a61a\$lut for cells of type $lut.
Using template $paramod$01dca83a46715e34148c4c00ba35d18cd8b7f479\$lut for cells of type $lut.
Using template $paramod$451224992d22cebcc21fb34b69be67a7d11289db\$lut for cells of type $lut.
Using template $paramod$e5e9da8fed769f971686eed8c5eea50e61f73aaa\$lut for cells of type $lut.
Using template $paramod$e019cb14313283ce60b57907d30cf3eefa00a93d\$lut for cells of type $lut.
Using template $paramod$a7c07944e10969b2e1fd563a5b72f89493cb3705\$lut for cells of type $lut.
Using template $paramod$2fc461bed0c01fce42bc9caa9ad778e801da163d\$lut for cells of type $lut.
Using template $paramod$d7e334b132736f2e8edf02283f646e2815d42760\$lut for cells of type $lut.
Using template $paramod$8c218f07f4fcb7aa89542ff3d7405186c308b9d1\$lut for cells of type $lut.
Using template $paramod$1b4942fad7257f60532954b1eb94a6b84f2e5ae3\$lut for cells of type $lut.
Using template $paramod$2b81c22187dcd49311a976bb63273aa43c4d3b68\$lut for cells of type $lut.
Using template $paramod$db8097837abf9a0d901636e28266b136d2c72b9d\$lut for cells of type $lut.
Using template $paramod$f5e53a81ee7c9557f7315d656b8d99043877a0c7\$lut for cells of type $lut.
Using template $paramod$525afff34c0e14cf3d4c8cd3502cb3248612ccb1\$lut for cells of type $lut.
Using template $paramod$bf9d12be9e757c28b1374b63e168615e76b4b315\$lut for cells of type $lut.
Using template $paramod$b4410865e8124402796f9dfbf73ef8d279fdbd08\$lut for cells of type $lut.
Using template $paramod$1076d5b96410dc32bbe68df15017559464728316\$lut for cells of type $lut.
Using template $paramod$89f931611b66d827751f4a175a88569d5ab95376\$lut for cells of type $lut.
Using template $paramod$6cf3af45e53e3262a3cbe3667dbe8957fd5e9d12\$lut for cells of type $lut.
Using template $paramod$19451f719aa4a75f15cb977ed4212a1c1a1550e9\$lut for cells of type $lut.
Using template $paramod$3f210085eead809eaae50f34f60b6dcdb4647df7\$lut for cells of type $lut.
Using template $paramod$a1cfe99817bd6d57a83efd5e1c3fc26a743b692f\$lut for cells of type $lut.
Using template $paramod$8a77a4b825e7cd0e2a0cbe1bb8ec99794d7f5906\$lut for cells of type $lut.
Using template $paramod$3932ac6d3c7ba83ee99487fca967b50df4b2400a\$lut for cells of type $lut.
Using template $paramod$d9bb8a5ad37488281c0a8124fa86886fb1fb5a26\$lut for cells of type $lut.
Using template $paramod$31b6a764205cbe9506e319175f100f6f7e827354\$lut for cells of type $lut.
Using template $paramod$1fe00a3b75b29d6afc67e6284618f808cf6db18c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010000 for cells of type $lut.
Using template $paramod$cc91e16d961ac13d3e41f965a2ec48b26b46096b\$lut for cells of type $lut.
Using template $paramod$b40080b643baa8bb528ec249e10d82b2d80dfed9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110001 for cells of type $lut.
Using template $paramod$9a6965d4f53d69e345bd8d48283856520a30225e\$lut for cells of type $lut.
Using template $paramod$71d951b20e73043168c1656217d126e617052faa\$lut for cells of type $lut.
Using template $paramod$782961deb8dc512aef835b73aa3765da3ab3c15c\$lut for cells of type $lut.
Using template $paramod$8b81775fb73b10ccf3a57c39fc26126ef8a47ddb\$lut for cells of type $lut.
Using template $paramod$47d363ae7b1a0e81207e02fe31af85b6bf36a2ac\$lut for cells of type $lut.
Using template $paramod$eec22efc31481e6a2706a92743e67f4f90bad45a\$lut for cells of type $lut.
Using template $paramod$03b4181d05f7ae07b9b6819e3830b0bd064a4efc\$lut for cells of type $lut.
Using template $paramod$cad45b6c9da81941161a13849773fe2ed4bc1c6f\$lut for cells of type $lut.
Using template $paramod$810e0f22d547104f8208898922f6ac2444aeece7\$lut for cells of type $lut.
Using template $paramod$e30a9a43ea299ff90fb203f7ab63d7cdf14595a2\$lut for cells of type $lut.
Using template $paramod$e13515ff50e27c9008f50b05a66e5bcc5bfc830a\$lut for cells of type $lut.
Using template $paramod$19e5b38cca183d8b6b3a15d20dc995c09cd71893\$lut for cells of type $lut.
Using template $paramod$32ccf65669c41e1e3bce1f16051f6d60ad96a2a0\$lut for cells of type $lut.
Using template $paramod$86d1a43c2f1d620ff2cef866448dd1258c868fad\$lut for cells of type $lut.
Using template $paramod$f45429e380905f064bb0bad3a8bdb941708e63a7\$lut for cells of type $lut.
Using template $paramod$4cab3b31c601551ff65536bf4f533afa0b2094ee\$lut for cells of type $lut.
Using template $paramod$47a8214374025465e226fa66bee690ff33268a25\$lut for cells of type $lut.
Using template $paramod$5c7ce4d799c7aa324e4c6c333f2966bafa8125bb\$lut for cells of type $lut.
Using template $paramod$18ae0553301ad98d9b3c7fcb8018fe1a397395db\$lut for cells of type $lut.
Using template $paramod$5321e04f7ce32c091123c3570ab562efb1c81402\$lut for cells of type $lut.
Using template $paramod$72046823a02afebea0fc5b534df19f6d10c8464c\$lut for cells of type $lut.
Using template $paramod$4b2297966ddb718657b80566604f97685ffc0120\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000100 for cells of type $lut.
Using template $paramod$ae3cb2f3ecb86ff2d72ca65bb5ebb37d601ee2b0\$lut for cells of type $lut.
Using template $paramod$6d2e9610cc7e28c8feee9e6b7f353c16f3999246\$lut for cells of type $lut.
Using template $paramod$7b809938766c3068dc017c276033f224fcfb7189\$lut for cells of type $lut.
Using template $paramod$6e72d91aed134b3fd4b96e7f73a8818a5640ded8\$lut for cells of type $lut.
Using template $paramod$b55f45c6dc20e6c434e3ecfaac16a92e424cd4fe\$lut for cells of type $lut.
Using template $paramod$ba9815ab1f108b2c7c48c8dc7f77fa221aa80a44\$lut for cells of type $lut.
Using template $paramod$56da82c8059299e774ba52ac7ba74430b0a578ca\$lut for cells of type $lut.
Using template $paramod$c685a6e5e211287be351ac5f1078c1501564ce89\$lut for cells of type $lut.
Using template $paramod$32abbd1d449a67fb913b4733374e345d4c17175b\$lut for cells of type $lut.
Using template $paramod$0ae7705354ab4bfd071e2551e0df024a40a698f7\$lut for cells of type $lut.
Using template $paramod$fb0b6ce87305379fbe98fda6979dd3daf3e7c41f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001100 for cells of type $lut.
Using template $paramod$589f09380588fa6c6d36e3a9a5ae5d697768f36d\$lut for cells of type $lut.
Using template $paramod$1b69a9c88a56fac46d0f29f32d46c63d65c16050\$lut for cells of type $lut.
Using template $paramod$a3b54fd28d229f374eacdb8562ed95c032f234ab\$lut for cells of type $lut.
Using template $paramod$a8afbe4825b0e80ffcb9c8e468bb9d9a17bbdc21\$lut for cells of type $lut.
Using template $paramod$037be5c00d8a02858cdb1ab049b58a0133287ff1\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110011 for cells of type $lut.
Using template $paramod$b95281fe47ef118dd1e996f8e23966a7922376fc\$lut for cells of type $lut.
Using template $paramod$11d98a734fddb972e4bcf061987d6c0007a7bbfa\$lut for cells of type $lut.
Using template $paramod$4b23d751b3e1d7cde9cd1766bf20ceee12e38a3d\$lut for cells of type $lut.
Using template $paramod$286e53fa1c712d8d30d643cf480768d9d171aaab\$lut for cells of type $lut.
Using template $paramod$b97c1a7c40e9022bb3e2383aba0e6ba0a3aece5e\$lut for cells of type $lut.
Using template $paramod$6f61992d8e77dc5468ed324c2a59d7b9a3b5b70d\$lut for cells of type $lut.
Using template $paramod$f7cbd8f5974233f70d25c33ef6a692898e4f6377\$lut for cells of type $lut.
Using template $paramod$200337237619ba4c0bed9a492562f1d1b57fb569\$lut for cells of type $lut.
Using template $paramod$7b723d52901b0f81863957631b3bd5009833f5d4\$lut for cells of type $lut.
Using template $paramod$14cef33d54fe162a3079bf44657b43b9f491183d\$lut for cells of type $lut.
Using template $paramod$20f3f4b8e32f8a8b038b0056872dc94926194798\$lut for cells of type $lut.
Using template $paramod$3a5b0a5e96da5ad5f0d7994afe6c800620b11dc6\$lut for cells of type $lut.
Using template $paramod$0fca702f48647b3139e6151f2ed80daa184c93fb\$lut for cells of type $lut.
Using template $paramod$e1766943f449da34ccca74911c6d51ec909055d0\$lut for cells of type $lut.
Using template $paramod$cbd46d49de0b23d325fa69ea52cbe37929b7ffb0\$lut for cells of type $lut.
Using template $paramod$6023c671e114c4eb0467aa8a0b08e183f33ec2fd\$lut for cells of type $lut.
Using template $paramod$54b261655eed7cc4382a01bd7259b2f714a79ede\$lut for cells of type $lut.
Using template $paramod$fe7cf6f67f90df3ad7859b301ebe91070c017012\$lut for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod$d7816c8fe91c91c2deadbc0f27110529e1999027\$lut for cells of type $lut.
Using template $paramod$f34672e82664f546a1854f0ba2e5ce9e2f2f199c\$lut for cells of type $lut.
Using template $paramod$e51a8a571bee774247b38f52d6e85fd62ae52cea\$lut for cells of type $lut.
Using template $paramod$2901db385db9c9ed336329e529961d8bab9446d5\$lut for cells of type $lut.
Using template $paramod$d6ca727e39f31d51d29072e0f33aa09c65e37336\$lut for cells of type $lut.
Using template $paramod$fafd85568cbdef835ba90ecab42f8e864a8bffbb\$lut for cells of type $lut.
Using template $paramod$e09b1a0274a23e5b0ea840da12a6032751b3589c\$lut for cells of type $lut.
Using template $paramod$90f53842ee7be127458dbe41b17cd66c03f3f4db\$lut for cells of type $lut.
Using template $paramod$8da02996bc6ce025fcc2ce1dafd66f4b38a423f1\$lut for cells of type $lut.
Using template $paramod$951a688ae57d2311342f77219e5d334ec29a8aa3\$lut for cells of type $lut.
Using template $paramod$cddbaec9b28ec63ea2923548e4416880c97d8746\$lut for cells of type $lut.
Using template $paramod$d4ea9217e97f1c0ef04b5cd4982f52baf390c9f3\$lut for cells of type $lut.
Using template $paramod$ce15874c299a587dd16825ec2d2d2759b547554e\$lut for cells of type $lut.
Using template $paramod$7c0c958e927437390cb58f1395b98e0852db607c\$lut for cells of type $lut.
Using template $paramod$df2187bf752b62c56f43fc07332b11bc117f6de5\$lut for cells of type $lut.
Using template $paramod$845091abb5b78f3b6b0c1c1931ad510371446f3b\$lut for cells of type $lut.
Using template $paramod$ef5c2c113cb150af72a83c8268435b3aa9c35bde\$lut for cells of type $lut.
Using template $paramod$f06b6ac61d26318514f8536e0a19578e8193d614\$lut for cells of type $lut.
Using template $paramod$1b53a9695a0f80de7517b50863b438fd2b7f56da\$lut for cells of type $lut.
Using template $paramod$e6a488add0b5a2d742e2ae29f62ce7616e04271d\$lut for cells of type $lut.
Using template $paramod$1ad9ca75a5e52e69f39f16c0b8ffb14773a0b7f2\$lut for cells of type $lut.
Using template $paramod$4888f2121a1fba4d507203534ae54782bc81e02e\$lut for cells of type $lut.
Using template $paramod$9dd298ae76fb41ac94779a83c068607fbc09ce4f\$lut for cells of type $lut.
Using template $paramod$db08fd84fb3c4d6a41eaec6adfffe445fb7eb17f\$lut for cells of type $lut.
Using template $paramod$018d71a0fe325d6362687fe53ac13dd6340e400d\$lut for cells of type $lut.
Using template $paramod$682dcf7a44e09cdf417bc55247ac658426f4c8e6\$lut for cells of type $lut.
Using template $paramod$e4e236f5d87adab2d26629f18d75463d3c8a5ec9\$lut for cells of type $lut.
Using template $paramod$5502a85110dbca29ac631107f0b0635e7fade476\$lut for cells of type $lut.
Using template $paramod$01b636f2759ab594c2741266b3c22685988e291c\$lut for cells of type $lut.
Using template $paramod$9e394303e290a474880b56f98766417009256d93\$lut for cells of type $lut.
Using template $paramod$c8f16510db975553c8b0be1064e8f5234175f8a8\$lut for cells of type $lut.
Using template $paramod$712505941a295086314c22735153725461a87f4a\$lut for cells of type $lut.
Using template $paramod$728e616c918eb05878d70b2bb240e381ea2847b9\$lut for cells of type $lut.
Using template $paramod$1be3a10aca64bc8b3d140a9dcfb9bac7a6744be9\$lut for cells of type $lut.
Using template $paramod$82a00bf0f959a345aaec45c197de61b70ee9c703\$lut for cells of type $lut.
Using template $paramod$f921ab2c451d17e196d1dcad0b6d434881387fe3\$lut for cells of type $lut.
Using template $paramod$3702268f692b8bf258e428f65d3bca4e1f76d98b\$lut for cells of type $lut.
Using template $paramod$a17e76f89802899f166752851fdbdacb2b689653\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101000 for cells of type $lut.
Using template $paramod$16894c241be5ea1f024e9339dea788b4dbe184ae\$lut for cells of type $lut.
Using template $paramod$e69fdd347a716d4e40760b521a1376c4d2bd95a5\$lut for cells of type $lut.
Using template $paramod$153c6cdaaddbc43e6ef3facd06aa851de33910ae\$lut for cells of type $lut.
Using template $paramod$aa87f4b44361d4073f55a64babebb83974861eee\$lut for cells of type $lut.
Using template $paramod$253532b742d151c01e8e51f153c24d934b8f6185\$lut for cells of type $lut.
Using template $paramod$d315acbf930db7c20b3f4ac2dad3b7982b1f437c\$lut for cells of type $lut.
Using template $paramod$364c77d7e464e0714dd2ac3f4b6d3652457a922e\$lut for cells of type $lut.
Using template $paramod$4bb876346cbc5d13aef9f873277f12d388c5d51a\$lut for cells of type $lut.
Using template $paramod$17fd36fab32bce162e5828682c2ba9fa7f9e273b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010011 for cells of type $lut.
Using template $paramod$211984b6a379dcd5539a44691df4cb719d9259d4\$lut for cells of type $lut.
Using template $paramod$7ffc04c088a4897014506d1e561a14b627924059\$lut for cells of type $lut.
Using template $paramod$0167b96a3321f225cf98b602e01abe2c8c6b04db\$lut for cells of type $lut.
Using template $paramod$f5c118b1371bfc24986fe89a9f3e936c05edfbc3\$lut for cells of type $lut.
Using template $paramod$ee82f1504b2c48e70160208feb4e1f2a1b612b8d\$lut for cells of type $lut.
Using template $paramod$346c28c83d9959bca22fab8e9a88e63920be2e4c\$lut for cells of type $lut.
Using template $paramod$250e9ed6c15020113b6b30a5ef7c8f11f208ca8e\$lut for cells of type $lut.
Using template $paramod$b8c12e9f20286ec99dd92b2fd58c920f7e7cec0f\$lut for cells of type $lut.
Using template $paramod$2978a73989be3e1278af72b9db666c30fa0ff85b\$lut for cells of type $lut.
Using template $paramod$5a490b0e00aeb3aa961ff44c01138435d4948c4d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010110 for cells of type $lut.
Using template $paramod$298ab6fc2920d8befe46274f6938910919ea60df\$lut for cells of type $lut.
Using template $paramod$8e44661def013b6bf9fe6f8b049ef2c838d749f9\$lut for cells of type $lut.
Using template $paramod$be48d952fcad8a16b8d84daa4c48a3065f343e5e\$lut for cells of type $lut.
Using template $paramod$eba7de026ff587370e320127e266317dae097a89\$lut for cells of type $lut.
Using template $paramod$a15fd389a2f54cb7b94707b25934d226e68d9e2e\$lut for cells of type $lut.
Using template $paramod$4e5304c8e480e1c42d3c7c99036abe7def194d87\$lut for cells of type $lut.
Using template $paramod$dcf464990597ed9f574b5d75638c55d2a4e121f4\$lut for cells of type $lut.
Using template $paramod$77970d38e1d966d0c74631f307544f2efca4cbe7\$lut for cells of type $lut.
Using template $paramod$359fe4e746656bf9c72aecaff84fc7bdea9f55a5\$lut for cells of type $lut.
Using template $paramod$4e344aeae561c8e862a8e4dcfe1a4dc1781eecb3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101100 for cells of type $lut.
Using template $paramod$00228aee8591bd54ed99d224e2adfd9c09ac0e45\$lut for cells of type $lut.
Using template $paramod$b139cee352d8059cdf00219c9c2324138262fd49\$lut for cells of type $lut.
Using template $paramod$239497b96db7e17720ca6afe567a5c67294f57b4\$lut for cells of type $lut.
Using template $paramod$294abb74c39e737546e039a84ca35e504be22091\$lut for cells of type $lut.
Using template $paramod$b82b938ca39492ac5b0412e095cfd9996b01865f\$lut for cells of type $lut.
Using template $paramod$5f3728701179f8bcb3202ed867ae0d71d4132336\$lut for cells of type $lut.
Using template $paramod$5a3c42a1f10797f72f7dc04a8b3d2a4bed295e15\$lut for cells of type $lut.
Using template $paramod$567d2a477466673f42c562c6d899b3c15d044052\$lut for cells of type $lut.
Using template $paramod$c7048b017b6354a9165579b29f528833bc43695b\$lut for cells of type $lut.
Using template $paramod$fd3b589f355e989c0a46f46a1ab611b8e84c3267\$lut for cells of type $lut.
Using template $paramod$d52cb446bc89fafcaa49f2b908e540f513a4d760\$lut for cells of type $lut.
Using template $paramod$e01a027fedb28671a20c130493a89c7afd4e87d3\$lut for cells of type $lut.
Using template $paramod$2e6418a2d0c2e6cdc5f4ad439dd460842bb4449c\$lut for cells of type $lut.
Using template $paramod$9c6ad79684d924edcb2c0d48fb746f9fc1809584\$lut for cells of type $lut.
Using template $paramod$dced9d4ef6a6785446da3f4f93b3a191a3c3c274\$lut for cells of type $lut.
Using template $paramod$c39bbcce81dae514aefd17dbc9fef8e011d41497\$lut for cells of type $lut.
Using template $paramod$5b6a97b02a088c6a660aa4b65a4e10cc3ab4cfd8\$lut for cells of type $lut.
Using template $paramod$d6894ac826e35cea062c87da6fcfd48c5fb322f7\$lut for cells of type $lut.
Using template $paramod$a314669d5a97535319f1303f7f1048be08f89952\$lut for cells of type $lut.
Using template $paramod$654ecb6e771d8576e16b85d2163ea28c8c532890\$lut for cells of type $lut.
Using template $paramod$0203c378f5e9e6e195e2a39988a28f3ed9e09d93\$lut for cells of type $lut.
Using template $paramod$432f26b811c14bf54c5e87c8670ec65cbcaf38ac\$lut for cells of type $lut.
Using template $paramod$92f45d200495ee92601a21d4667c586d1bf82cda\$lut for cells of type $lut.
Using template $paramod$41a9017c3cf386202f51048036dec79f710305a2\$lut for cells of type $lut.
Using template $paramod$54712204045869cefccec1703442c955c61881e8\$lut for cells of type $lut.
Using template $paramod$0b3bf7311160753376772e1c6187f7014031fd98\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11011100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111010 for cells of type $lut.
Using template $paramod$0f19b1c588a47c675d00132b243b5e3308ffab5d\$lut for cells of type $lut.
Using template $paramod$833582361e14b3ee2e66ad676022ab35d7aa7e28\$lut for cells of type $lut.
Using template $paramod$b80b9886d11b28e1ad6b253f8cc7222b59f03349\$lut for cells of type $lut.
Using template $paramod$14b38440b9a932373003eaf9069a498204ea8308\$lut for cells of type $lut.
Using template $paramod$ab5086859edc019d147a7366351207df42a98133\$lut for cells of type $lut.
Using template $paramod$3b3c2e6d0fd0c3581c3b011802a3b86821b3fe76\$lut for cells of type $lut.
Using template $paramod$3ce78ed308df979ca4635a8f8f19dc00b468f8d8\$lut for cells of type $lut.
Using template $paramod$47b2f5a9f58cb4be072657772748a1ab82d6819a\$lut for cells of type $lut.
Using template $paramod$1753305f6290fe1dd6274f2db422bab2f051522d\$lut for cells of type $lut.
Using template $paramod$60096d1cdb5f7f55fdf4ed3aab322b5c7375f61e\$lut for cells of type $lut.
Using template $paramod$bfd727e49706596412ab572acd025f2db48f4ced\$lut for cells of type $lut.
Using template $paramod$196c9e24560aff705749833eacd1c308004c1021\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111110 for cells of type $lut.
Using template $paramod$49c4159319833979e4b170cfaf2262bd4324c14b\$lut for cells of type $lut.
Using template $paramod$113a3958fe2593d13faf770e232202582b8082fe\$lut for cells of type $lut.
Using template $paramod$dfa878fa093a2ca33fdaae486b6e43e540be349b\$lut for cells of type $lut.
Using template $paramod$392c3064370768071378e15036c153bfeb352944\$lut for cells of type $lut.
Using template $paramod$9860859c065cdba53450984813d75036f670492e\$lut for cells of type $lut.
Using template $paramod$893a2d12b22003de091303ae130ec3e6b450bef2\$lut for cells of type $lut.
Using template $paramod$278278da8d76ea5cbd78cd718b45f52986d1194a\$lut for cells of type $lut.
Using template $paramod$952099544d42f056d561099eb1f057582fd51547\$lut for cells of type $lut.
Using template $paramod$9664483609d9e726df9697364de1aad825ad3979\$lut for cells of type $lut.
Using template $paramod$d37db2c0c9df4fcb75e59631a4d3bbccad09a10c\$lut for cells of type $lut.
Using template $paramod$bb792d4d6dc7d7f78458e0a50eb9890873680855\$lut for cells of type $lut.
Using template $paramod$48ff51ecc9ba865891e818f5e8f9074105f3b668\$lut for cells of type $lut.
Using template $paramod$45b14faba1bdb967fc9490deb25ea2b956dbbc0b\$lut for cells of type $lut.
Using template $paramod$ac5104b0f31e073ac445859404a5ecbcf6edcff5\$lut for cells of type $lut.
Using template $paramod$7a36951baf95cd2183bd59cb8867efd49cdcf08c\$lut for cells of type $lut.
Using template $paramod$4a7628679fafcadf87fa7e1998eeebfa711c3503\$lut for cells of type $lut.
Using template $paramod$734cb5d7d83659ae4da13abb9e04fafa8dc19119\$lut for cells of type $lut.
Using template $paramod$76c22434007017ef8f61ce6fa0ff1b0d41b1d226\$lut for cells of type $lut.
Using template $paramod$6af023d04780a6b54e8dd53dc6126bcf1a45e79b\$lut for cells of type $lut.
Using template $paramod$71d6d3d7653dd35f0f0d8d3740edf95dfe9e8e8e\$lut for cells of type $lut.
Using template $paramod$7a304f4cc33557f2483dc5919be108a1249ae1f1\$lut for cells of type $lut.
Using template $paramod$59ffe52bab897387925001b1e3f9a4683865bc3e\$lut for cells of type $lut.
Using template $paramod$2b035d80f8da5c79477e458830d5b787d3ec97aa\$lut for cells of type $lut.
Using template $paramod$ecc8f136f6aed415e047a0ef706f98ca5d1ce334\$lut for cells of type $lut.
Using template $paramod$2ad28eaf887c645598b6b2ca0bbbd471c87260e5\$lut for cells of type $lut.
Using template $paramod$9737430c7a5b9380e2d3db558f084a537f974d50\$lut for cells of type $lut.
Using template $paramod$905381b7ac9f5432c09ff06a1fb23da89d2307c2\$lut for cells of type $lut.
Using template $paramod$f8f99dc9393cdebbd10f029aca59b8816c23a9f8\$lut for cells of type $lut.
Using template $paramod$3751824aa15d879b13738f8fa603251a85c52773\$lut for cells of type $lut.
Using template $paramod$772d88dc355852a30ef075257708b9f8f1fdf6a4\$lut for cells of type $lut.
Using template $paramod$c105c3ef2f9a8105b3df66cbb6aad4c6c690aa8f\$lut for cells of type $lut.
Using template $paramod$2acc56796dae1e7bbd8d34441a24f749523f3d30\$lut for cells of type $lut.
Using template $paramod$5ed1c354d6b30f4c97780c151c05b1db17e08b1b\$lut for cells of type $lut.
Using template $paramod$04f7a4bbb9f1317aeda01e387ba95f5a2a1ad19e\$lut for cells of type $lut.
Using template $paramod$b3061d9cff9ac0faf92016df7ea19c306825644e\$lut for cells of type $lut.
Using template $paramod$51584f63136af673e9f20306b10726dad4bfcd2c\$lut for cells of type $lut.
Using template $paramod$4fecd6f048c13201e253aa7a8c8071b66ae8f69c\$lut for cells of type $lut.
Using template $paramod$6b91293bed43caa104a13f7dddcb1f798bda655d\$lut for cells of type $lut.
Using template $paramod$243a9f3449e12966eb09871209a71ed2a45950f0\$lut for cells of type $lut.
Using template $paramod$88bbf73d3bae4dce6ae37a3f9903995c7026b6eb\$lut for cells of type $lut.
Using template $paramod$452f15f8c706f3c04afc42f217b2da610692a306\$lut for cells of type $lut.
Using template $paramod$a3ee0a690d210bfd30b72a7f909ad0a9b1ce636b\$lut for cells of type $lut.
Using template $paramod$4f3d4d938d5236fea2bf7065d2781f8ab2263d98\$lut for cells of type $lut.
Using template $paramod$7be5ba6537bbd61f594c56628aabac8a2fd8927a\$lut for cells of type $lut.
Using template $paramod$d94893256d21a0ee2c65d7177ece4d7768cb30be\$lut for cells of type $lut.
Using template $paramod$db0257cdcf5b1af3b94a80da2a54e3efdde7a295\$lut for cells of type $lut.
Using template $paramod$6c324f274cc55723981ff93567f8f06ed63bcee3\$lut for cells of type $lut.
Using template $paramod$56bfb9c7bc4e9d036b2c8ade273bc395ad3f1805\$lut for cells of type $lut.
Using template $paramod$09b1b478502b21d462badc04653b99a876862611\$lut for cells of type $lut.
Using template $paramod$e30f6c9559056477485bfe0443e3be7a4b28f3ca\$lut for cells of type $lut.
Using template $paramod$4c2f0a89f8ce38fa946329095afbe0062eaaf6ba\$lut for cells of type $lut.
Using template $paramod$bcc226a56ac87b81251bbc61e5d1b178f4e61e9c\$lut for cells of type $lut.
Using template $paramod$55fd3f54a2cbf538e4c0f5b019dcd6cb7c7c5d70\$lut for cells of type $lut.
Using template $paramod$ae675b0eab42c5de7d08017fa010ffbef957e690\$lut for cells of type $lut.
Using template $paramod$1162867bb6344df07792d89878877949946cf4fa\$lut for cells of type $lut.
Using template $paramod$828a8401942c51a164953f7540c0f2b883928844\$lut for cells of type $lut.
Using template $paramod$2168d4ba6b0d93e25cd469cec2e0d0457c7158fa\$lut for cells of type $lut.
Using template $paramod$552e3322e4b067f4d534291d7d7f0fa4db22b890\$lut for cells of type $lut.
Using template $paramod$61bc98ece8c76bffd4acdf40e5f231340cba90fc\$lut for cells of type $lut.
Using template $paramod$2bfb7645c6c4424af1ad4812a5f4b9918e8652f9\$lut for cells of type $lut.
Using template $paramod$f7841b59a661d1f04e1df006d4da8ad960a8fe5c\$lut for cells of type $lut.
Using template $paramod$5afe69dc0ede50ebcf2975f656720807829b0abf\$lut for cells of type $lut.
Using template $paramod$4cb144bf3d7ad175ac816a1de9bb223c3af1ca8c\$lut for cells of type $lut.
Using template $paramod$ac9b9cc1cd7776699a0ffc2df21fc3797723b257\$lut for cells of type $lut.
Using template $paramod$9c155c08b930856254825e62c473bef89f4d4a1d\$lut for cells of type $lut.
Using template $paramod$3a32a7587b9f95b908af04fb9b75cd3eae00b58e\$lut for cells of type $lut.
Using template $paramod$df8019e1515c6805d7a888424e4103a94535bf81\$lut for cells of type $lut.
Using template $paramod$f5ad8183551914332259c2f3cb703d323f77c66e\$lut for cells of type $lut.
Using template $paramod$c28ffbd19373e8ad95b094fe0b15ace148753312\$lut for cells of type $lut.
Using template $paramod$c0417e30a1b4ca2a715c6fd3de4da9ef86acf74a\$lut for cells of type $lut.
Using template $paramod$d8029ce76ea320315888cc1bb450896cac4c4cbb\$lut for cells of type $lut.
Using template $paramod$d8fdcda40e49fd82721c9d9f2dd5aeffb0bd95df\$lut for cells of type $lut.
Using template $paramod$2ec3479a8ef24ffe95410c9b2fbddfeda9f104eb\$lut for cells of type $lut.
Using template $paramod$fa4f2acdba28ce6eb73b71febb064127b6642dfa\$lut for cells of type $lut.
Using template $paramod$4f61e378f48a80c39a8f0a0a1479405b0a8e3e30\$lut for cells of type $lut.
Using template $paramod$83a01328ec92e1bbd6515fe97bb0c17e81093c19\$lut for cells of type $lut.
Using template $paramod$cacf3cf7584436df24633636eaae0da04641748b\$lut for cells of type $lut.
Using template $paramod$eda15d2d6b89804d088017cbe308749686fcc082\$lut for cells of type $lut.
Using template $paramod$bbbc06e1d6f8340afc59e6aa4f954a6c3616a217\$lut for cells of type $lut.
Using template $paramod$149f41c146f3d7df72799e86c14a5edee10b80ab\$lut for cells of type $lut.
Using template $paramod$9f00ada3beef921d7cc403e4cdcc2195b948ee2d\$lut for cells of type $lut.
Using template $paramod$16c0cdae787834c4c36eb3cd833ecb90bd4b526c\$lut for cells of type $lut.
Using template $paramod$25e347ea68d0a37e6ec89a3d8824b9d52e250ab2\$lut for cells of type $lut.
Using template $paramod$38d393e46ccafda7d2339279be9f9a713cf861af\$lut for cells of type $lut.
Using template $paramod$833cb44ba8cd5b4aa5c8c2e1d7741613eb667a86\$lut for cells of type $lut.
Using template $paramod$aa64ade091e95e6dafa820167521fdaaffe6f3f1\$lut for cells of type $lut.
Using template $paramod$6d750ee364e5cb02208039f7320c0ba93cf35228\$lut for cells of type $lut.
Using template $paramod$7b8626cb65b6f47822cdf0413478eeecb763869f\$lut for cells of type $lut.
Using template $paramod$481fd5f74fbe9a3b761a9bf5c14412ed5550e60b\$lut for cells of type $lut.
Using template $paramod$11852d48d1bef85714e6b0bfce600c56011ea404\$lut for cells of type $lut.
Using template $paramod$d52a3e911acdd95731fa0365535c9ee5c17b0292\$lut for cells of type $lut.
Using template $paramod$9451f85fe31efacbb1778a9718062442d51be92f\$lut for cells of type $lut.
Using template $paramod$a581731ddcf4bc6a484ef705994ec78838f550a2\$lut for cells of type $lut.
Using template $paramod$f804160aded9271e6ad4c148aa9779872ea8cf3b\$lut for cells of type $lut.
Using template $paramod$e700845dde5b656bfddebc8d68911cb5051197a6\$lut for cells of type $lut.
Using template $paramod$cfd84562195bc4d69810466db14f00db87c51a78\$lut for cells of type $lut.
Using template $paramod$738daacac7a6d80a89b2d97109b90db9b2708a27\$lut for cells of type $lut.
Using template $paramod$71025da9fda189919bcd99d0c678523a2f3f77e1\$lut for cells of type $lut.
Using template $paramod$4280e203920c92f95217d4c88035105768e8f931\$lut for cells of type $lut.
Using template $paramod$c407ea551727aea9acb9ac9cd4f1e5e978b5c1ad\$lut for cells of type $lut.
Using template $paramod$aedd26bbc4d0b3ff8da441b4d5edf8f584f1ed29\$lut for cells of type $lut.
Using template $paramod$be176c67e84304652588e534aae6e7c5c79f2351\$lut for cells of type $lut.
Using template $paramod$bf0d0292861bdee659ef5cbc5e58b330ac5871f9\$lut for cells of type $lut.
Using template $paramod$512ae21d6f31892b81b1464f1afb6161a0df7632\$lut for cells of type $lut.
Using template $paramod$5f8ab9a46761e05476da29d8b28b7f6a5f068746\$lut for cells of type $lut.
Using template $paramod$e0b192dcf742212c7befd720b774997b20cd9310\$lut for cells of type $lut.
Using template $paramod$6ac3487a8e0195e281cf3533b613187c2da6cd6a\$lut for cells of type $lut.
Using template $paramod$8c948b0b5ebfa88a637889f9189cb77f06b05662\$lut for cells of type $lut.
Using template $paramod$692927e279b3d5c42ee4aacb287247c0b34943ed\$lut for cells of type $lut.
Using template $paramod$deff65c6604959f0bc3956c44cdda8a88aeb5e7e\$lut for cells of type $lut.
Using template $paramod$5a52db3464f642394b30cb0b015059024bb7be92\$lut for cells of type $lut.
Using template $paramod$ece262ac380e3265be6719277334cf26e8603eab\$lut for cells of type $lut.
Using template $paramod$64892fa03b94e3b43f3ace48226dbcde5907812b\$lut for cells of type $lut.
Using template $paramod$963eda1db832df51ff1cfdba2402ffea912f89f6\$lut for cells of type $lut.
Using template $paramod$192ec16e4504da411c17e8aec4eb4c128bc051aa\$lut for cells of type $lut.
Using template $paramod$547094df2b77e3d54b3d6cda36fb977233a21b6b\$lut for cells of type $lut.
Using template $paramod$d027015c3b6fa7f86e7f38559ac1e2dbba9e4af6\$lut for cells of type $lut.
Using template $paramod$dcecc51788ff9220c4c529b5f9290269a83d7d83\$lut for cells of type $lut.
Using template $paramod$b2caee3b8da08f073a7512bad90963c66ff2967a\$lut for cells of type $lut.
Using template $paramod$be11aa6344318f88ec7d17c5a12b44fd790022fb\$lut for cells of type $lut.
Using template $paramod$31ec7db3a061c759e696f3d5ea0a70cb4415c09a\$lut for cells of type $lut.
Using template $paramod$826d0afc32ae9813cb509812fbacfc30d3c8eebd\$lut for cells of type $lut.
Using template $paramod$187a468b315324f91c4352ed00934268856dc18b\$lut for cells of type $lut.
Using template $paramod$c53232beda7fef56b39ae80d6ee86dcca58b5c4e\$lut for cells of type $lut.
Using template $paramod$c1504a9d65993355c514e13fac0a4787130cc6b3\$lut for cells of type $lut.
Using template $paramod$6390577aa49a3fa9d4cce0e38f6ee59b6a529128\$lut for cells of type $lut.
Using template $paramod$4743360969d56d55cc37c0be6a9acf2aad2e92d9\$lut for cells of type $lut.
Using template $paramod$f107f5c4842c1fd61b60197b736e54648b7f4a1c\$lut for cells of type $lut.
Using template $paramod$8d9a45746bebfac72ab0e2fa8963e114c6988973\$lut for cells of type $lut.
Using template $paramod$7596a2ed54c99e660f52168f57e3705a0d78ef10\$lut for cells of type $lut.
Using template $paramod$0cc78521af1dd74369a56902fd25339f25c9c213\$lut for cells of type $lut.
Using template $paramod$0fc50152c34c40d64111ed3c276ccac116436d18\$lut for cells of type $lut.
Using template $paramod$77c4c6a16bc0d795ad6c557e2d030fe7e041b7fa\$lut for cells of type $lut.
Using template $paramod$a2b4ddfa3906001b2ef9f2414d79c3048f2a3a6e\$lut for cells of type $lut.
Using template $paramod$98fc1653ede13bf53a26442f247d4d5b2230a6de\$lut for cells of type $lut.
Using template $paramod$eb408af7eeb27bbd622146de5a3d8d1f5827ba6e\$lut for cells of type $lut.
Using template $paramod$65f25c13bff80188d94778aaee01349724eb3451\$lut for cells of type $lut.
Using template $paramod$96bd73fd64da89a4d723cf8cdc31f4c21c678fdc\$lut for cells of type $lut.
Using template $paramod$ffd80437981ecdce8ce6d421aec00a2868945101\$lut for cells of type $lut.
Using template $paramod$85e36ff70a5c579213ff37cbc6cf3cbe2dfecdef\$lut for cells of type $lut.
Using template $paramod$9b3fe20d1dca43fa57b069cbf28e98680c2d03c6\$lut for cells of type $lut.
Using template $paramod$49b2617c78b1de7f4f626788742fedd443b011ba\$lut for cells of type $lut.
Using template $paramod$a27b846e6f3cb734988b8fc3171e11161ab410eb\$lut for cells of type $lut.
Using template $paramod$a02fc0949b66293aed42216b15e4c01307ad2492\$lut for cells of type $lut.
Using template $paramod$b32a58264305f12f49c0ad07431868f2e7497c26\$lut for cells of type $lut.
Using template $paramod$05233030dc382ecdd298d01c6f9c3782692ebc3f\$lut for cells of type $lut.
Using template $paramod$ae3187fb28c6d10c9090c6e25e07e16c034f1687\$lut for cells of type $lut.
Using template $paramod$f2e35d6479af284473a08fe11deb40fe4756ebf5\$lut for cells of type $lut.
Using template $paramod$e125573185f7976bc2f37b0a21b39572c620b3d2\$lut for cells of type $lut.
Using template $paramod$50979a08fc088dc129f738edf0a527288a1d4a8a\$lut for cells of type $lut.
Using template $paramod$043e26567949d0d869b625a1321bedb6e8e1877e\$lut for cells of type $lut.
Using template $paramod$a4180c45ed64b2f66c0f95dcbcd35d73966b0b20\$lut for cells of type $lut.
Using template $paramod$f938daccdeeaadb4d8517ed24c76eeaee6dd6f25\$lut for cells of type $lut.
Using template $paramod$f35e35d6d02584b4f5fbccc1f7c5f9dd31fe8531\$lut for cells of type $lut.
Using template $paramod$ff3b04fc04a5df84a70499147f6a962e56652ac9\$lut for cells of type $lut.
Using template $paramod$ed5e2cdecf2c65af2d0da8ba7aaa5448af56508e\$lut for cells of type $lut.
Using template $paramod$f2d3248682939c8229ccb049e73aa61f7c752de2\$lut for cells of type $lut.
Using template $paramod$aa5050f359fb8e8c47ee5a96e8e8b0434c5db34d\$lut for cells of type $lut.
Using template $paramod$90ae6731ea6624074a21859f64deb6d962b66c7c\$lut for cells of type $lut.
Using template $paramod$38eb41627b73166bbe454e6a54f14d2c3bea9c81\$lut for cells of type $lut.
Using template $paramod$5e8a3c37e696f1773ead42a24ba0728ca105efd0\$lut for cells of type $lut.
Using template $paramod$37591515a6b26596b8f79693031c4dfba5bd0bdb\$lut for cells of type $lut.
Using template $paramod$8d1bc698c8905a964b2f4f9fae07304e310d58f5\$lut for cells of type $lut.
Using template $paramod$767b19048e7407cd61a53716c9970155c85a0bc1\$lut for cells of type $lut.
Using template $paramod$a6486c959d4248a95ea4a68b28e721d2c1eb7c23\$lut for cells of type $lut.
Using template $paramod$aad72af640fd3808b96db51bb8b23c293ec78e62\$lut for cells of type $lut.
Using template $paramod$b4d1a83f16052e80d396c0efceb13dc5f04a2965\$lut for cells of type $lut.
Using template $paramod$2f14ba59dec30a3ecd03a3496ab46722012d8c15\$lut for cells of type $lut.
Using template $paramod$0ed4736b1191795b6e8974125fad0ebba3bd2971\$lut for cells of type $lut.
Using template $paramod$fca017b29b33a5ea885b3fb661f73ebd57571715\$lut for cells of type $lut.
Using template $paramod$ea1acb810d0bf25ed94fa9aa8b6557b77b087f8a\$lut for cells of type $lut.
Using template $paramod$e9792071954b5e3a3a5646e14b3913538e75095a\$lut for cells of type $lut.
Using template $paramod$a2bd6d95ea990255230f029a8c6404e8fe51f10e\$lut for cells of type $lut.
Using template $paramod$90520d6d80f978a79d16361354ee1c6573df00de\$lut for cells of type $lut.
Using template $paramod$b6a23d7898def9534133d162a4f1d00b9442c818\$lut for cells of type $lut.
Using template $paramod$7a44d7a29e658f79fded008243c8ec59cc1f7cff\$lut for cells of type $lut.
Using template $paramod$ad8e1d579e86d7fae029c1a9e562bb5f597c01d7\$lut for cells of type $lut.
Using template $paramod$2e985665138150900401cc41250405120c9d655e\$lut for cells of type $lut.
Using template $paramod$d5288e91d157a87148d96049ee968fbdb57b83e0\$lut for cells of type $lut.
Using template $paramod$d0a770e4418cc1bd55c5894d620cd74c1d6344a1\$lut for cells of type $lut.
Using template $paramod$7f603d05c5c43cfec03c5560870e2fac756459fd\$lut for cells of type $lut.
Using template $paramod$23a2459225cf47e5b5282c530ad7e5a819a841d7\$lut for cells of type $lut.
Using template $paramod$0f8bdbe0b9189c5b7d3de649a1836bbe377416ff\$lut for cells of type $lut.
Using template $paramod$05bb6b467fb98a0bc5f2fcdc10c19875585f6f2b\$lut for cells of type $lut.
Using template $paramod$a85d501219ba2e70329b4df22639976499dda400\$lut for cells of type $lut.
Using template $paramod$c39b24a64c3c43d7ae9ef00bd6800a55b30f3bd0\$lut for cells of type $lut.
Using template $paramod$0ccb9051487bb97ad9e2bd9c95aeeb8e5c60577c\$lut for cells of type $lut.
Using template $paramod$431e671cc1da30175325000ac9da237682bb93a6\$lut for cells of type $lut.
Using template $paramod$3d1e4720a2306e22bff52d796eb65240ede3347a\$lut for cells of type $lut.
Using template $paramod$07435e1d9525c63d40298b9414e20f2e7955c97e\$lut for cells of type $lut.
Using template $paramod$85e330a28061e8997c60b9b2655c94f2cf045d92\$lut for cells of type $lut.
Using template $paramod$c6529463e1f83a5679f24f38f745dd95e9b4635b\$lut for cells of type $lut.
Using template $paramod$de8cac44e9ceb147b651986caab77b8e8dc2113e\$lut for cells of type $lut.
Using template $paramod$68e7ce19ee649abe2e4366e926531917d17d9def\$lut for cells of type $lut.
Using template $paramod$a0f1e2962a02f81692dc9050a014f3830f6ee0d9\$lut for cells of type $lut.
Using template $paramod$cc32a05866f608aca38637d6c7ba9e5d077e8484\$lut for cells of type $lut.
Using template $paramod$a0cf25a462775f827a095ab1cfae41bffe2a7b04\$lut for cells of type $lut.
Using template $paramod$4d1a00bf0dedcfcb4e11c82804e7c12721583e78\$lut for cells of type $lut.
Using template $paramod$d7c030f2236801d5d57cf855fda60fc6e2d9cc41\$lut for cells of type $lut.
Using template $paramod$8c24a47881ebb714957ba4efc70ca161e468d28c\$lut for cells of type $lut.
Using template $paramod$dfd57607b12cbcfa0282cd45553eece614a60bf8\$lut for cells of type $lut.
Using template $paramod$5b5c165e74e443cfa364a048acb7bba7c584b946\$lut for cells of type $lut.
Using template $paramod$78a285472630afca63c15d36b89243d58ce44154\$lut for cells of type $lut.
Using template $paramod$1ad486697dadfc5470bd814dfbe4c80e8542327c\$lut for cells of type $lut.
Using template $paramod$4f62127819adb70cb9a40db1f3599618b48654cb\$lut for cells of type $lut.
Using template $paramod$be9cd72e2e7378565b4f41112c3e08c7a72f7d5c\$lut for cells of type $lut.
Using template $paramod$19ab8a32fbd0e9574001226b21cee7b82d558181\$lut for cells of type $lut.
Using template $paramod$29611526d3ec9d0383c3b986b52eb5e5bcdba076\$lut for cells of type $lut.
Using template $paramod$e88fd4964a1fec2c840276119a37af8117100980\$lut for cells of type $lut.
Using template $paramod$1d6535f770c575539e9e3bf71773b0a7c1830b0a\$lut for cells of type $lut.
Using template $paramod$d7c6131663aeb4a1a1720dc8508694169bc0fe4a\$lut for cells of type $lut.
Using template $paramod$82a48e5f5771a531ca9edba4cc6af5165f5035d5\$lut for cells of type $lut.
Using template $paramod$cb9389d3bcc7824cbc8eb11c8ac4986b2acbae18\$lut for cells of type $lut.
Using template $paramod$b11d5b37b3746a21974d32daa4f789d420da44bd\$lut for cells of type $lut.
Using template $paramod$c75e98af0f03e304efa2415984f8eb4ad440aaf3\$lut for cells of type $lut.
Using template $paramod$72955665f8ce24645d548f7d38c193e48893f64c\$lut for cells of type $lut.
Using template $paramod$0d1d1f7f7bd9d5587369780736cc02e3a396a104\$lut for cells of type $lut.
Using template $paramod$68d6b55fc60dc0b2bebd36ae9001c3e0c94728d6\$lut for cells of type $lut.
Using template $paramod$7061fafc73e1493109d648ca6fca30c4c1a352b6\$lut for cells of type $lut.
Using template $paramod$d5704f4493d38b8f4e498edb8e1fdbc20dfc8125\$lut for cells of type $lut.
Using template $paramod$71a96c621bf23b139038ce199a04f47b853774b7\$lut for cells of type $lut.
Using template $paramod$c0803a016844a26ff758e38cb9e03fc0f1046c4c\$lut for cells of type $lut.
Using template $paramod$f03126b16ff5d0a16c205f234fdd18e587cdf86d\$lut for cells of type $lut.
Using template $paramod$16f4d5a320f8c31ec68e2957f4cfe520c3f549a4\$lut for cells of type $lut.
Using template $paramod$996c8114bdd94d971f6458d9c560c7feacdee515\$lut for cells of type $lut.
Using template $paramod$3aac200b1ee408e2209f36da43590d012f3b4c43\$lut for cells of type $lut.
Using template $paramod$8987c84982a0cf5e0b8680ca96e1f1729dba36b3\$lut for cells of type $lut.
Using template $paramod$7b0ba662e5974e97c9279c8c1a66d3b9f4890e71\$lut for cells of type $lut.
Using template $paramod$99236ed2b41731e868eeed95ba0036e201d02c67\$lut for cells of type $lut.
Using template $paramod$4b6d71ecc8170bfacf38b3b71c1a9b261b163b05\$lut for cells of type $lut.
Using template $paramod$98de9ef08fc35f91c1446acf8ddeeebbb4fe99dd\$lut for cells of type $lut.
Using template $paramod$a613b9fef3cc9774cac6b23709fb15a5abfb223a\$lut for cells of type $lut.
Using template $paramod$369d2c18f1a1b93ff502c402105b2c8fbdb2e613\$lut for cells of type $lut.
Using template $paramod$54230ce2fc209859b631f6706dfadef2817fd9bf\$lut for cells of type $lut.
Using template $paramod$513a15204bf9abe6bbb4418e5906dabf406420d1\$lut for cells of type $lut.
Using template $paramod$0c384589ce0cf6787a4e43a22aecf440f8d44307\$lut for cells of type $lut.
Using template $paramod$bd28efd0911c1c7ca01d62d8769d1fe4fc5ea7df\$lut for cells of type $lut.
Using template $paramod$ce2d3be3a0d17923fd6c08b8bb3737fe7d141e88\$lut for cells of type $lut.
Using template $paramod$0dcca2a1021e92feb8efbc6cc1099b2b8629b291\$lut for cells of type $lut.
Using template $paramod$64c4e2be6db32127c6c4732905f7cb580ed4107c\$lut for cells of type $lut.
Using template $paramod$a72455caa8dad2f183d143cba2e84361973a72b1\$lut for cells of type $lut.
Using template $paramod$a9941059cd436e9869b972deeabc78567ef4652d\$lut for cells of type $lut.
Using template $paramod$9eac743f11310cf03efe842fba73952be4605703\$lut for cells of type $lut.
Using template $paramod$ffeedda7e716eba1354ae8f44e4129e39bf62116\$lut for cells of type $lut.
Using template $paramod$a8c6cd85000baddfe6199109552f5357528f25a0\$lut for cells of type $lut.
Using template $paramod$ace62399341c38d32051e24873d05458bdba3129\$lut for cells of type $lut.
Using template $paramod$afd7df6a109acf5d8fd61a1c2f7467676868f445\$lut for cells of type $lut.
Using template $paramod$266d4a4ca0f89678789a08f99630e5989249f36b\$lut for cells of type $lut.
Using template $paramod$6c488052c78abcdbb5a742281088f2c70e5ea449\$lut for cells of type $lut.
Using template $paramod$53fd6a82e0ee38a221451447da17a994f5eddda7\$lut for cells of type $lut.
Using template $paramod$b0b523c468e0f3c0fc91eec6201583d24c93222d\$lut for cells of type $lut.
Using template $paramod$6fbb1cc4ffe8ce24c4a0eb9378170e901c41a4e0\$lut for cells of type $lut.
Using template $paramod$06fc2007402bd8374714ba45b03265cdb5b17eb9\$lut for cells of type $lut.
Using template $paramod$e3d029cabf2b7c68afa8400b9084ee4ecf1e95b8\$lut for cells of type $lut.
Using template $paramod$97f0cf63d6b31fc616e5d91ecad0a261e10a81f6\$lut for cells of type $lut.
Using template $paramod$01f6e836b70c0df99a24bbb2f2fd201f96dac8e1\$lut for cells of type $lut.
Using template $paramod$748438a819d2378278dedf872c17da3557f0ef07\$lut for cells of type $lut.
Using template $paramod$9b831af1b4b24aa63977beba33cb118a7449afa2\$lut for cells of type $lut.
Using template $paramod$97a96ae5e0abc376748954a0cd110ccd97d13df0\$lut for cells of type $lut.
Using template $paramod$50e19e0e60d4135b10e3942acbecde9609be653f\$lut for cells of type $lut.
Using template $paramod$6eade0f5e7d86872e59268e7bee4fd9327a1b111\$lut for cells of type $lut.
Using template $paramod$ef578cced0616a1ee014649da3516c9a6e064330\$lut for cells of type $lut.
Using template $paramod$79049b24b16431d880f2674f070a9d22378c25b5\$lut for cells of type $lut.
Using template $paramod$871708979039ac51afdc9c7c015565be7a27dc0a\$lut for cells of type $lut.
Using template $paramod$2607d2b6f2d73e76f6cb187477bed8a0333b070f\$lut for cells of type $lut.
Using template $paramod$12c9650b7d01b24180b1d6bd89af1720b695e432\$lut for cells of type $lut.
Using template $paramod$a15891675d2e33aefae9b08c6c43552d40079a03\$lut for cells of type $lut.
Using template $paramod$04bb1a0f3a08d3cc3626ba5d1ba0849b63cffcf4\$lut for cells of type $lut.
Using template $paramod$0d9fc2407c5c49e438d46b56bf1746c33cb60598\$lut for cells of type $lut.
Using template $paramod$067c01b1b9890ee3c2f0a6590247745200dddc65\$lut for cells of type $lut.
Using template $paramod$8db64b3a6bc45d9e7bc738d864075f604b1e3bd8\$lut for cells of type $lut.
Using template $paramod$1a43f75f34eee154a63c356461478411a09b9d26\$lut for cells of type $lut.
Using template $paramod$df888b51e4fe54c2399089c29896210b34e9500e\$lut for cells of type $lut.
Using template $paramod$a2338460ffee92511073d5e7a257ff7f07910861\$lut for cells of type $lut.
Using template $paramod$0a4bb6e1b21203cc13c67229c76568484fb52643\$lut for cells of type $lut.
Using template $paramod$fd6b224d2a643c71d653730396b244a248f4875e\$lut for cells of type $lut.
Using template $paramod$dd221f76e87542e5ed78407461eec0ee7ef38513\$lut for cells of type $lut.
Using template $paramod$e66dc200825df6b2644ae849b492ec7e57a17edd\$lut for cells of type $lut.
Using template $paramod$ef226f0f4e8f4068f0fb043f9a99d4288f650c87\$lut for cells of type $lut.
Using template $paramod$74d948543be1107055d6d9cf6886fd1cc8636b3f\$lut for cells of type $lut.
Using template $paramod$5ecac0a4c46102ced9218c4e871960a84e3675ea\$lut for cells of type $lut.
Using template $paramod$efbd6acf9ccd87453c159fe7738543c8ae0e8344\$lut for cells of type $lut.
Using template $paramod$e3911821e2bbfab5e766f96c89a9179ca7818a5c\$lut for cells of type $lut.
Using template $paramod$df5554f8ea6fbd65ca045062c0ac0a2ed4963399\$lut for cells of type $lut.
Using template $paramod$24b46566ff0331eb210e0aef1cc64f3487f2f58e\$lut for cells of type $lut.
Using template $paramod$127357723c64bc1f8a421abed91285f8166b9e8e\$lut for cells of type $lut.
Using template $paramod$fad176bf55ce69ec0bd0cb468087150b52534932\$lut for cells of type $lut.
Using template $paramod$1550b24b4e787b5c751e231174558e63b7861ab6\$lut for cells of type $lut.
Using template $paramod$b3f5d919b691fd692049f16be971dc9a6e07c9f7\$lut for cells of type $lut.
Using template $paramod$84d6c079fa5b37412221bb8879d6ace4d86497d8\$lut for cells of type $lut.
Using template $paramod$f6fff027ea13c008bdccf447731e9eecdc3626a2\$lut for cells of type $lut.
Using template $paramod$5d59347773cadaf1e85fa79f9ee925611b18b33a\$lut for cells of type $lut.
Using template $paramod$c315fd171a22ad0b563d890e3adda172ea240769\$lut for cells of type $lut.
Using template $paramod$b326a1bb3d33b11f9bff964a356cfb4f74327461\$lut for cells of type $lut.
Using template $paramod$3c2c41a3dfa511b9d0c6ddbf4ddb8fe22bb4f3cf\$lut for cells of type $lut.
Using template $paramod$c6b6fe909a72df7d587785135f5cebca75bad20e\$lut for cells of type $lut.
Using template $paramod$80f26cd97fd6971f20b64c2325be8e7d6e40bf29\$lut for cells of type $lut.
Using template $paramod$e60ab5a37a411ae81223f59ade9ebd2cfb8adb72\$lut for cells of type $lut.
Using template $paramod$a8b17b9368f48203d72e056f9ee7838b956a1a9a\$lut for cells of type $lut.
Using template $paramod$f8670081eebf7568cab9b8e8800387500ede5c7b\$lut for cells of type $lut.
Using template $paramod$426a24267f99fb056aa25466e1ed3049a9c88aa6\$lut for cells of type $lut.
Using template $paramod$1d612b3f6804ca5d9481119b147431902b7df824\$lut for cells of type $lut.
Using template $paramod$43afd3980765020b390b8f7d1e9f4e5c5aa233f6\$lut for cells of type $lut.
Using template $paramod$5d6216ad32792decbe84d5581d8d9d0dc6097461\$lut for cells of type $lut.
Using template $paramod$2687393074da03194ec9b0e43ec37a6119033db3\$lut for cells of type $lut.
Using template $paramod$00168aefaabe6010ca8bc9f659f16adebd88b7d8\$lut for cells of type $lut.
Using template $paramod$70208128f46294b93ee07f84390c0fc7e7334a94\$lut for cells of type $lut.
Using template $paramod$15e465e947aa87c07d3af9c64951debe4d4f6075\$lut for cells of type $lut.
Using template $paramod$dda6acd268a306b46b320a282c3edc891e23d8f2\$lut for cells of type $lut.
Using template $paramod$e8231679cfa75aa55e892429466f887eebbd067e\$lut for cells of type $lut.
Using template $paramod$1e18bb222b874015e5ffcc6f06d22a0714fbcf43\$lut for cells of type $lut.
Using template $paramod$c0a3c75892e875abd0e2e7c265599ec5bed4a164\$lut for cells of type $lut.
Using template $paramod$04161f69d433cb7fc4b9342826498711b5387840\$lut for cells of type $lut.
Using template $paramod$bd3fb9ae0480a1be76a6a55e8bc38e2c73b1547e\$lut for cells of type $lut.
Using template $paramod$b922efddc73513d33e5c7a965f90ef23a0829d12\$lut for cells of type $lut.
Using template $paramod$6ac63e260ac9358393ce55a25a74c7e990c673c3\$lut for cells of type $lut.
Using template $paramod$cfcafd0b0a77fe7b2b249aab9e0f1484293ab515\$lut for cells of type $lut.
Using template $paramod$308596f6e93cb616cb23b99c9cb74c7697ef4fba\$lut for cells of type $lut.
Using template $paramod$cb8127ed4603683ced8714b3f479f6b6670eb659\$lut for cells of type $lut.
Using template $paramod$6dc3dae82616bdc516db6e5ae8f8276b5587bad3\$lut for cells of type $lut.
Using template $paramod$7efe707b39447a7527c2fcbfcc8672a0fd26369b\$lut for cells of type $lut.
Using template $paramod$0df5e3147033a0eea713fb329512c0d259fa0da8\$lut for cells of type $lut.
Using template $paramod$110d34fec361f6a88ffa9263f6e91673d5f5d347\$lut for cells of type $lut.
Using template $paramod$6c07a0be3b7e660009c9244d0ada1abd9bf45357\$lut for cells of type $lut.
Using template $paramod$fb9b06283d59e62ad21111ae492305c2ff5e6bf2\$lut for cells of type $lut.
Using template $paramod$6290ca1cf81939a60f6512e1b18f97c5a70727be\$lut for cells of type $lut.
Using template $paramod$40f7cc32bb6b063d65d0f2431c090640e9bf2b92\$lut for cells of type $lut.
Using template $paramod$6901d2fe6a8425bb9609cebf303ef3b15353816e\$lut for cells of type $lut.
Using template $paramod$0a428436182a94dd9686d8691e6729ffe0de33e2\$lut for cells of type $lut.
Using template $paramod$8461a38da2644081983cd5b082d7f6c55a8dc5b7\$lut for cells of type $lut.
Using template $paramod$d1971a142b315eac70fd61294b6fa89984bb4b4a\$lut for cells of type $lut.
Using template $paramod$883c6280a5538377ae335ec96351e76802ac09ab\$lut for cells of type $lut.
Using template $paramod$2661aa2601af93e362041e04a59405a491f36855\$lut for cells of type $lut.
Using template $paramod$f060e735c38197fc4df98afe728867998fe56c5e\$lut for cells of type $lut.
Using template $paramod$3de4a17011000e4091e77a5bb101154f727a263a\$lut for cells of type $lut.
Using template $paramod$106271328d2708bd564637bc439478ab732d6955\$lut for cells of type $lut.
Using template $paramod$dcce3d0b49eb744f6e870df0564f2722b0319bb2\$lut for cells of type $lut.
Using template $paramod$906ee644581c201d1ab33eeedbd759a57a60287a\$lut for cells of type $lut.
Using template $paramod$5b118fc2c34955e418dbd9df19f34b4b6830654e\$lut for cells of type $lut.
Using template $paramod$0bfaa34ef6d5b8c233add8f10ba847a550719cf0\$lut for cells of type $lut.
Using template $paramod$fab2bfc5d407bfaa0ca609816c0436265e207b67\$lut for cells of type $lut.
Using template $paramod$28e6407f47f4e7a86196506980dd9ce994839284\$lut for cells of type $lut.
Using template $paramod$464d3c409cf02e918274479e1fdfd1ad16dd8510\$lut for cells of type $lut.
Using template $paramod$0a10e500453dcac8ee31d4022de7ba51bba75de8\$lut for cells of type $lut.
Using template $paramod$44c653badd44c00350d3387aebe98a8f15517b7b\$lut for cells of type $lut.
Using template $paramod$74268433557c3570ac5ca001abfdf98e6ab0550a\$lut for cells of type $lut.
Using template $paramod$d957baaa13d2ad7be33be72af1679921e298461c\$lut for cells of type $lut.
Using template $paramod$d8ce67cd4489b02c4ed7256c47f4a3db429cd3eb\$lut for cells of type $lut.
Using template $paramod$4f4b9a134aa228c2da8d69e3660e5455533ce01e\$lut for cells of type $lut.
Using template $paramod$3b2dd16423fc22b427b0896f6f114a10d28f548d\$lut for cells of type $lut.
Using template $paramod$51630f522106fedd360d7227189bb155186d2133\$lut for cells of type $lut.
Using template $paramod$cd75dd0f65cc1de2d09a4358b5d3ca5371b8f737\$lut for cells of type $lut.
Using template $paramod$fe2ccc9771c7f3621af3392ea69c0322e13310d4\$lut for cells of type $lut.
Using template $paramod$dd36dd92a9754daf319b2823a15176320acc5f91\$lut for cells of type $lut.
Using template $paramod$01a28f373eae9e2d1926501d3d58fff8815a66d2\$lut for cells of type $lut.
Using template $paramod$4087b3ef6b204b0d76b4bc8eee8081051c7e8b1e\$lut for cells of type $lut.
Using template $paramod$78381dda76ac935ebd67895c10ab3ca727426faf\$lut for cells of type $lut.
Using template $paramod$ed647fb13d298a1776a5f62ba3576a326ff46dd9\$lut for cells of type $lut.
Using template $paramod$eb5d1b2da0d37dd0004b7adf49bf402a8deb2f4d\$lut for cells of type $lut.
Using template $paramod$24a7a493c387e37a9cae6ffa1358f2e0b6f82ce4\$lut for cells of type $lut.
Using template $paramod$97fd161a97ca3dc3e9380a07f56669f9d56501a3\$lut for cells of type $lut.
Using template $paramod$0c68694ad985ff128824a7f68f070a29cf1248a8\$lut for cells of type $lut.
Using template $paramod$d1409be2f3935da8a4ff5da219ca0b73f3a52dc8\$lut for cells of type $lut.
Using template $paramod$3b87593c3df8ce227e7ab192c17acee82a6fbde4\$lut for cells of type $lut.
Using template $paramod$7edf76d46e6e111d6cf312949627acb17e1e4fff\$lut for cells of type $lut.
Using template $paramod$2882f97d086136d6085c5d9d73d9138e0dc72466\$lut for cells of type $lut.
Using template $paramod$ee6682f13f4058ad3f1adfcfc64fc4b737208600\$lut for cells of type $lut.
Using template $paramod$08aa66c0e0871c21ba3a49eaa5deb6fa76637979\$lut for cells of type $lut.
Using template $paramod$cc778a82fd81ea9185402656ce1c9108e4328ce0\$lut for cells of type $lut.
Using template $paramod$bc9a77b45b8b94f065bcde56ac042a8d79ff318b\$lut for cells of type $lut.
Using template $paramod$b45c55303f9ff071ccd17ca5b1fe9b63712b9e8e\$lut for cells of type $lut.
Using template $paramod$2184d1afde43772bef968603461f38ea4b6055d1\$lut for cells of type $lut.
Using template $paramod$1988702369d004101daa49bbca08cc4510c07e06\$lut for cells of type $lut.
Using template $paramod$ad4713b363bceddf24d3cbfecb8eff691677860d\$lut for cells of type $lut.
Using template $paramod$196e959213b04d7687e4ded97ea7d526c69c8d5a\$lut for cells of type $lut.
Using template $paramod$ebaaa12a90b25d7054838fd26870a9ea4461cc16\$lut for cells of type $lut.
Using template $paramod$ee207a5dbc2157f73fb7171d016123e7b874ed4f\$lut for cells of type $lut.
Using template $paramod$81f6e87bd00e7e4ea64831fe3371b7a2bee1db45\$lut for cells of type $lut.
Using template $paramod$a6ba91e317dabd3d0dc78a9d4d386929d8b4cc7a\$lut for cells of type $lut.
Using template $paramod$d078993b3f8ec6ea6597feab34e74a4b8d268635\$lut for cells of type $lut.
Using template $paramod$c0670f2aab73eea2cd5c91d3b03ce85be7de1148\$lut for cells of type $lut.
Using template $paramod$29be9ccca573c8cbad6422f587ef42d997171483\$lut for cells of type $lut.
Using template $paramod$241b539b27bde92f370c2799ee193ff0b7d5a0ac\$lut for cells of type $lut.
Using template $paramod$dffe1f062a312ac037c5073dc49acd66c2d1494b\$lut for cells of type $lut.
Using template $paramod$dadff75c617cf87bb5b8cfe47ca6c69fb6925370\$lut for cells of type $lut.
Using template $paramod$71930c6deb5671990c5ed3fe3e039c98700309e9\$lut for cells of type $lut.
Using template $paramod$f076961b89f8f6554aa12b9fdf31e079becec60a\$lut for cells of type $lut.
Using template $paramod$1105389d7dd9bb30649af81306ba16328e2f6e49\$lut for cells of type $lut.
Using template $paramod$5a3fd59c920288e618618a73b0894366e22db80b\$lut for cells of type $lut.
Using template $paramod$8bce8ad1695c786ce0d9750896ec62a7daa7a714\$lut for cells of type $lut.
Using template $paramod$0b6a257ab74c435cb6e959063ccf83eca75a98ae\$lut for cells of type $lut.
Using template $paramod$4b1827c1958272dce4ac911f323b1e35754d860b\$lut for cells of type $lut.
Using template $paramod$7a6e467e48c8857166c62b3c3b2fef2da43d34cb\$lut for cells of type $lut.
Using template $paramod$669b0b701dd9d770a9b1d2ed821d282d85e0bfbd\$lut for cells of type $lut.
Using template $paramod$4fd89dfebc5790e9baa36963b03f9b6511782029\$lut for cells of type $lut.
Using template $paramod$87614c8ff5e74394a9ac7e9b8560cd30b8345603\$lut for cells of type $lut.
Using template $paramod$f63322b393ef049e5a0b618c88c3980ab7f592da\$lut for cells of type $lut.
Using template $paramod$100c2fcab54a246969e53a66768e53548e396c1f\$lut for cells of type $lut.
Using template $paramod$19c779adee79ce5785974ac9e392e339f2cece63\$lut for cells of type $lut.
Using template $paramod$2af85b7b0608e3ecc73b3968dc355cdd874585e5\$lut for cells of type $lut.
Using template $paramod$7d747fdc6cc67d89e68f008e3c4dc736e21dd2b9\$lut for cells of type $lut.
Using template $paramod$162d7ddb473ef26419c8257066c5c0b8a43d8c14\$lut for cells of type $lut.
Using template $paramod$b41b758bfad0e59dfac9831fe3a714994bf111ca\$lut for cells of type $lut.
Using template $paramod$144793b3ad318ecd908cc515fe21f26c546568f9\$lut for cells of type $lut.
Using template $paramod$ea73f6cd4cf152afd11618ce526082b7966dfade\$lut for cells of type $lut.
Using template $paramod$ba0368826373d7f5378f64f31c7dadd436b0c8b1\$lut for cells of type $lut.
Using template $paramod$30898eb0bc86cab2371acd5c5984a4d2c4690cf9\$lut for cells of type $lut.
Using template $paramod$a87e5f5f7f2ca03ae3eb8e5622c1526a877a2a8d\$lut for cells of type $lut.
Using template $paramod$719bd01ab8474ea41d56e76c6cf181ed8f4dbf10\$lut for cells of type $lut.
Using template $paramod$d366dd683aaa48d2f7ead84584ea275c53185351\$lut for cells of type $lut.
Using template $paramod$3e20f06947707338115c9bda96309397648a29bc\$lut for cells of type $lut.
Using template $paramod$93e6136670e922bafe0c0dec033bbe442c0290dc\$lut for cells of type $lut.
Using template $paramod$a618568e98a9cb3df992124e8cb37ea79dd31f14\$lut for cells of type $lut.
Using template $paramod$180a0c7fd6e49e06c69bd41bb134dbba007536fc\$lut for cells of type $lut.
Using template $paramod$bd3276a3cd03e45d1ee4a15114e9e4d299b8148b\$lut for cells of type $lut.
Using template $paramod$4a8e8bfc6ffcd387441a5c9358726b40de4cbc28\$lut for cells of type $lut.
Using template $paramod$4d8466f2eb51382d055ec00063be862513facaa2\$lut for cells of type $lut.
Using template $paramod$8f8b10407c4d7eb49e0e255b26597cdf4b6d9e44\$lut for cells of type $lut.
Using template $paramod$1ce9028d239198809f171e29d8ac1290ec406e6a\$lut for cells of type $lut.
Using template $paramod$cb25365ef457199f43b7e42fae6d653c4340ec3a\$lut for cells of type $lut.
Using template $paramod$27375d4805c7fef033faed19017408156bccab67\$lut for cells of type $lut.
Using template $paramod$d6a5f82e314c4bb4cb166271ac7cb6f8ea97e858\$lut for cells of type $lut.
Using template $paramod$9663183254689385201bb71fe341aff853aa35e9\$lut for cells of type $lut.
Using template $paramod$90a9b0d90639cbc5c6e7f88dbf072819f6ecb5f3\$lut for cells of type $lut.
Using template $paramod$ede761341368efd53bcaebaec83bbf67ed9dec7f\$lut for cells of type $lut.
Using template $paramod$5b75da83ac7a1974960c1232880751d4288a09c0\$lut for cells of type $lut.
Using template $paramod$07ecd584fd20473080f5e2b86a8549ccfe810feb\$lut for cells of type $lut.
Using template $paramod$7431ce1a0bb1a09bbcd3d24625c88b5bbd937fda\$lut for cells of type $lut.
Using template $paramod$27af436a4436bbefc8f1ed9df1277823fdcafb1c\$lut for cells of type $lut.
Using template $paramod$5d3e61cdc956c1c36047b375e4ff343906c517f3\$lut for cells of type $lut.
Using template $paramod$a95aeb58822b83840ad0d33221e28b316b409b83\$lut for cells of type $lut.
Using template $paramod$682fb525e28526aa2b14d0a7620dca8eb11c5730\$lut for cells of type $lut.
Using template $paramod$880c782886878e8ac1f3024bfed253d001984ba3\$lut for cells of type $lut.
Using template $paramod$e4e96a5dece796d779288739da28d0f9a19e7c8a\$lut for cells of type $lut.
Using template $paramod$3129c64ac02f22952f34386bd50757aae06cd5a6\$lut for cells of type $lut.
Using template $paramod$e1c2836e94ec58b0ec41ea79c9b80d3827e0efa9\$lut for cells of type $lut.
Using template $paramod$ddf04ea3ed18cc0ca2ef444643b18a8822d154b6\$lut for cells of type $lut.
Using template $paramod$8fe1172215970c5cfaa06557ac89463d76ef7f31\$lut for cells of type $lut.
Using template $paramod$fc2b5519b242fc4878a114aaab3e1ba68f7448bc\$lut for cells of type $lut.
Using template $paramod$41830bd53c6ed5b0cde14be5b7e6874ea2d99b98\$lut for cells of type $lut.
Using template $paramod$ed512cbd02dc85c1eb4f3924d288b790bcda559c\$lut for cells of type $lut.
Using template $paramod$fadb95605eaa81a5846e3a7f7e4faf0e6b51a190\$lut for cells of type $lut.
Using template $paramod$f67053edb34022bbb6fe34cd3bebc7f881bdc769\$lut for cells of type $lut.
Using template $paramod$556c69dc46ef4798e751bb353ac057129ae20bb0\$lut for cells of type $lut.
Using template $paramod$cf174632b927f5e6ba0aebb22ee4c62ffb5cc2be\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~29930 debug messages>

28.26. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in corescore_gowin_yosys.
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$391533.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$391533.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$391533.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$391533.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$391533.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$391533.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46693.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$391532.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46693.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46693.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46693.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46693.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46693.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46693.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46508.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46508.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46508.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46508.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46508.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47264.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46508.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46885.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46721.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46885.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46885.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46885.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46885.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46885.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46885.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46865.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46865.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46865.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46865.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46865.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46865.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46865.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47072.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47072.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47072.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47072.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47072.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46828.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47072.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47072.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46816.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46828.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46816.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46816.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46816.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46816.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46816.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46816.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47000.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46804.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47000.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47000.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47033.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47033.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47033.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47033.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47033.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47033.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$47033.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47033.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47241.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$47241.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$47241.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$47241.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$47241.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$47241.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$47241.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$47241.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$47000.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46962.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47000.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47000.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47206.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47219.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$47329.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47286.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47329.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47329.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47329.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47329.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47212.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47219.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$47304.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47304.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47304.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47304.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47304.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47286.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47304.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47304.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47200.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$388643$lut$aiger388642$47200.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47200.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$47200.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$47151.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47121.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47151.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47151.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47151.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47151.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47151.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$47151.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$391701.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$388643$lut$aiger388642$47039.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$391701.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$391701.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$391533.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$391533.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$391533.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$391533.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$391533.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$391532.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$391532.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$391002.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$80890.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$80890.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$79680.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$60796.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$60796.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$60796.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$48805.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$48805.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$61033.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$61033.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47364.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$61056.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47364.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$60777.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$60777.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47039.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$388643$lut$aiger388642$46979.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$60865.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$60865.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$60865.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47016.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$47016.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$46693.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46693.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46693.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46693.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46698.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$388643$lut$aiger388642$46508.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47264.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47264.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47264.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46779.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46779.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46779.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46508.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46508.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46508.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46721.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46721.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46715.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$388643$lut$aiger388642$46878.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46715.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46878.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46885.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46885.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46885.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46885.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46843.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46865.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46865.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46865.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47072.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47072.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47072.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46809.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$388643$lut$aiger388642$47072.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46828.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46804.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46816.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46816.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46816.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46816.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46816.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46821.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46745.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46206.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46745.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47358.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46739.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47358.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46770.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46770.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46770.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46752.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46788.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46752.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47252.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$46944.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$47252.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47252.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47000.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$47000.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47033.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47033.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47033.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47241.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$47241.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$47241.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$46968.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46962.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46968.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47280.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$47280.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$47280.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$47280.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$47234.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47077.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$47234.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47234.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47000.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47000.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47000.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47206.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47206.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$47055.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$47055.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46909.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46438.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46909.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46903.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46903.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46921.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$47055.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46833.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47212.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46426.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47219.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$47219.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$388643$lut$aiger388642$47219.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$388643$lut$aiger388642$47286.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47329.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47322.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$47329.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47322.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$47329.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47212.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47219.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$388643$lut$aiger388642$47219.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$388643$lut$aiger388642$47304.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47286.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47304.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47304.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$47304.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46257.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47200.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$47200.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$388643$lut$aiger388642$47121.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$47121.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47121.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$388643$lut$aiger388642$47151.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47127.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$47151.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47151.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47151.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47127.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$60777.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$61033.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$61132.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$391701.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$391701.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$391533.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$391533.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$391532.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$391532.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$391490.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390999.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$391001.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390998.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$81982.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$85894.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$80890.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$80890.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$80855.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$79671.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$61091.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$61011.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$60995.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$55684.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$60270.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$48805.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47680.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$60338.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$60796.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$60796.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$60796.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$388643$lut$aiger388642$47564.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$60869.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$55697.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$61077.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$64831.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$61132.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47364.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47364.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47364.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$61137.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$61178.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$47039.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$388643$lut$aiger388642$61266.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$60865.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$62193.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$47016.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47016.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47269.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$47010.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46338.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47021.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46707.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46707.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$46693.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46730.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46693.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46508.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46508.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46298.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47264.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46779.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46779.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46508.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46721.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46698.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46721.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47005.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46325.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$61127.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$46641.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46878.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$65951.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$46878.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46885.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46885.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46865.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46865.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47072.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46828.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46809.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47072.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47072.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46828.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46673.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46793.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46793.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46206.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46783.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46821.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$388643$lut$aiger388642$46804.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46816.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46804.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46745.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46745.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46745.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46734.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46462.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46462.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46365.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46764.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46798.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46798.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$46849.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46770.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46752.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46752.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46935.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46930.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46238.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47252.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$47252.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$47252.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47000.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47033.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46962.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46962.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47280.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$47065.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47234.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$47000.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46548.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47046.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46926.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$46926.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46953.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46897.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46909.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46909.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46909.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46903.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46921.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$46903.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46903.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$67226.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$46871.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46871.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46587.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46426.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46916.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46893.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47420.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47297.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$47212.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$47286.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47329.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47329.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$47329.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47333.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$47219.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$388643$lut$aiger388642$47304.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47286.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47304.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47174.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$47200.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47105.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$47121.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$388643$lut$aiger388642$47113.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$47135.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47143.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut\corescorecore.core_27.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46986.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$388643$lut$aiger388642$61137.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$61033.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$61072.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$61025.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$391701.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$391532.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$391145.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$391144.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$391119.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$391000.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390999.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390997.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390995.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390960.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390938.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390932.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390688.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390548.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390546.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390476.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390474.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390460.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390458.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390457.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390456.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390452.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390375.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390366.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390363.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390263.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390241.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390184.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390129.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390120.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390118.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390106.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390104.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390024.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390021.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390012.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390401.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389867.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389844.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389842.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389838.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389836.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389835.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389745.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389743.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389739.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389737.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390800.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$81982.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$80890.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$79905.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$79671.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$71664.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$71649.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$63694.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$61016.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$61016.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$61002.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$61002.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$60651.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$60053.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$57224.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$52768.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$388651.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$85934.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$75135.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$388756.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$388758.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$85104.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$388778.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$84772.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$83937.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389126.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389182.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389214.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389222.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$81007.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389349.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389385.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389426.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$79289.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389438.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389439.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390045.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389535.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389570.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$78048.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$77946.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389582.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$77883.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$77843.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$77781.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389688.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$76653.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$45932.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47477.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$46196.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$49029.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$50413.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$49192.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$50979.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$51142.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$51388.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$51640.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$51744.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$51798.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$52455.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$52738.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$53004.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$53130.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$53345.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$53362.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$53451.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$53515.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$53587.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$53653.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$53718.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$53734.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$53842.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$53988.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$54083.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$54377.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$57132.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$57810.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$57935.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$58037.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$58214.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$58359.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$59145.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$59212.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$59747.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$60193.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$60242.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$60251.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$58709.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$388643$lut$aiger388642$60796.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$63643.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$61021.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$61033.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$61033.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$61056.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$55697.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$61086.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$61077.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$61086.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47364.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$61154.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$60777.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$60777.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$61602.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$61892.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$60865.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_36.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$69713.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$65343.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$388643$lut$aiger388642$65324.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$66680.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$67083.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$67301.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$67515.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$68467.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$69577.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$69630.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$69737.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389726.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$65858.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$67316.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$70118.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$65612.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$70858.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$74340.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$74452.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$66490.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$51502.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$51333.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$47151.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47109.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$47127.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$47189.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$47420.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47312.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47219.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$388643$lut$aiger388642$47212.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46257.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47206.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47206.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$46438.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47055.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47055.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46587.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46903.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46948.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46939.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47026.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46993.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47026.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47077.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47234.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47033.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47280.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$47005.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47010.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47016.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47021.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$47264.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46726.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46693.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47264.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46351.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46673.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46804.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47245.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46816.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46885.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389343.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$42844.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389211.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$75994.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$388989.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$388987.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$388899.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$388862.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$42412.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$388643$lut$aiger388642$42646.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$42484.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$388643$lut$aiger388642$83152.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$42520.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$42538.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$388643$lut$aiger388642$46935.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$388643$lut$aiger388642$63814.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$84037.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut\corescorecore.core_38.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$51547.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$72471.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$42736.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$388643$lut$aiger388642$74356.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$42808.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$388643$lut\corescorecore.core_12.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_2.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_4.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$84369.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$64922.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_27.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$86072.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut\corescorecore.core_37.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$58696.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$82060.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$63269.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$52010.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$71229.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut\corescorecore.core_15.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$50833.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$68101.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$57681.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$63457.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$60705.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$74133.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut\corescorecore.core_3.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_2.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$65588.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$52904.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389211.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$74422.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$74369.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$45941.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389350.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$46070.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$60021.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$47347.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$62343.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$47252.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46485.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46752.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46206.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46597.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46232.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47351.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$46257.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47358.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46702.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$67515.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$46351.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46365.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46365.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$72172.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$46409.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47055.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46426.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46438.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$68446.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$67560.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$46462.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46542.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47055.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46508.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47131.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46909.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46494.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46601.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46649.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46508.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46828.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46587.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46962.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46641.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46641.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46673.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46693.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46698.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$46707.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46715.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$46721.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46721.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46739.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$46745.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46745.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46752.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46857.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46759.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47358.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$46770.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46770.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46779.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46180.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46788.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$46793.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46798.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46804.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46809.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$46816.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46821.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$46828.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46833.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$46838.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46843.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46770.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46396.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46788.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$388643$lut$aiger388642$46752.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46865.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46865.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46871.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46878.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46885.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46878.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46953.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46903.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46909.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46921.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$46926.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46935.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$46944.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46944.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47206.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46953.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46962.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46962.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46968.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46979.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47039.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47000.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$47005.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47010.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47016.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47021.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47026.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47033.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$47039.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$47059.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47072.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47077.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47000.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47039.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$74356.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$47121.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$47121.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$47039.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$388643$lut$aiger388642$47151.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47151.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47286.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47170.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47329.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47341.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47185.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47200.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$47206.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$47212.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$47219.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$388643$lut$aiger388642$47219.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$388643$lut$aiger388642$47226.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47234.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$47234.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$46838.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47252.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$46779.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47280.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$47160.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$47290.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$47312.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47316.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47312.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47322.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$47329.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47212.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$46865.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46838.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46853.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$47358.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47364.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$48805.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47399.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$74452.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$58010.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$47420.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$58408.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$47477.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$47505.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$59075.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$46221.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$58280.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$54500.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut\corescorecore.core_3.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_23.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47611.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$59994.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$47711.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$47720.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47812.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$78178.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46070.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$48145.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$59729.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$77620.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$47016.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47784.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$48293.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$48309.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$68355.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$66714.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$48405.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$48638.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$48454.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$48031.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$65378.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$48598.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$49737.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389183.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$81301.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$72548.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$81329.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$81311.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$48805.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$52666.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$58482.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389181.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$48389.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$61745.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$48930.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$48941.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$49000.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$49000.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$49015.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$49015.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$49029.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$58890.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$58964.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$49192.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$49228.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$49257.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$57510.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$49318.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$49334.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$57412.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$49318.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$48865.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$49498.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$49366.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$53868.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$53216.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$49710.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$61457.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$49737.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$49768.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$80120.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$49807.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$72800.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$48772.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$49916.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$49948.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$50033.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$49968.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$49375.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$50084.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$50084.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$50156.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$64698.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$50127.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$50233.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$49968.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$77020.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$50233.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$50243.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$50272.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$50165.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$76999.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$59346.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut\corescorecore.core_2.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$50528.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$62944.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$50631.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$50593.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$50650.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$50667.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$70199.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$50650.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$65108.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$51083.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$50898.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$50950.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$50898.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$50979.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$51004.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$69643.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$51083.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$51129.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$64288.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$51129.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$388797.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$51142.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$51155.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$51155.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$51169.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$51182.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$51182.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$388987.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$51213.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$51248.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$51197.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$51248.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$51197.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$51316.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$51278.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$51547.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$51388.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$51521.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$51480.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$50842.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$72485.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$51521.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$51534.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$51534.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$51560.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$51502.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$51560.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$51575.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$51575.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$51589.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$51605.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$51640.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$73729.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$51725.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$51711.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$51725.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$52751.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$53555.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$51744.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$51828.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$51798.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$51828.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$51881.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$51864.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$51881.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$72471.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$52010.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$52023.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$52023.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$52037.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$52037.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$52214.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$52050.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$51480.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$52073.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$52133.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$52050.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$70088.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$52214.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$52228.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$52228.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$52304.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$52133.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$52959.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$52455.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$52520.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$52547.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$52602.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$52585.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$52520.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$52602.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$48890.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$52618.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$52547.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$52666.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$52683.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$52683.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$52699.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$52699.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$52712.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$52712.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$52725.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$52725.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$52738.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$52751.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$84732.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$52768.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$52618.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$53705.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$73619.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$52904.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$52918.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$52918.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$52933.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$52933.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$52946.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$52946.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$52973.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$53104.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$52973.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$52986.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$52986.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$53004.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$72826.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$53034.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$53083.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$53034.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$53083.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$53117.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$53104.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$53117.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$53130.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$53182.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$53209.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$53201.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$388643$lut$aiger388642$53216.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$53245.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$53279.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$53279.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$53334.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$53362.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$53376.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$53376.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$53451.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$53486.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$53486.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$53502.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$53502.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$53515.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$53529.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$53529.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$53542.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$53542.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$53555.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$53587.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$53653.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$53692.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$53666.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$53069.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$53679.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$53666.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$53692.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$53705.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$53718.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$53734.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$53771.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$53679.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$72548.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$53842.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$53855.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$53855.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$53868.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$53938.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$53924.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$53944.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$388643$lut$aiger388642$53995.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$53995.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$54015.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$74438.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$54083.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$54105.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut\corescorecore.core_44.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$54105.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$54259.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$74299.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$54259.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$54298.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$54272.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$53771.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$54285.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$54272.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$54298.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$54312.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$54312.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$59803.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$54342.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$54377.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$54404.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$54456.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$54441.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$54456.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$83126.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$84786.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$54504.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$54554.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$54582.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$54582.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$69428.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$54787.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$74653.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$54823.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$54285.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$54971.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$55053.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$73142.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$49768.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$55040.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$54823.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$55053.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$55073.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$64887.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$55073.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$55086.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$55086.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$55100.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$55183.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$55100.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$55122.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$55156.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$43034.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$388643$lut$aiger388642$55156.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$55183.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$55040.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$55233.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$55218.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$72761.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$85748.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$55233.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$67842.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$69847.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$77620.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$59004.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$55655.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$55684.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$55684.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$55691.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$55697.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$55711.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$51589.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$55841.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46575.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$56056.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$56197.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$85028.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$56297.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$56342.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$56445.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$56490.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$56670.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$56636.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$56736.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$56781.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$56864.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$56851.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$56864.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$56878.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$56878.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$56917.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$56891.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$56851.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$56904.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$56891.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$56917.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$56939.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$56973.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$56973.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$52193.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$56904.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$57056.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$57056.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$57093.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$57093.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$57106.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$57106.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$57119.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$57119.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$57132.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$57145.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$57145.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$57197.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$57197.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$57224.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$57259.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$57273.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$57273.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$57299.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$57028.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$57317.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$57317.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$57336.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$57336.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$57349.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$57349.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$57362.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$57362.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$57375.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$57375.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$57394.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$57394.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$57412.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$57442.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$57442.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$57491.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$57477.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$57510.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$85067.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$57545.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$57491.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$57558.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$57583.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$57757.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$57651.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$57770.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$57810.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$55711.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$57914.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$57935.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$57979.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$57979.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$58010.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$58023.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$58023.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$58037.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$58091.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$58091.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$58171.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$58156.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$57545.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$58171.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$58227.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$58214.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$58227.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$58240.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$58240.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$58253.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$58146.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$58266.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$58253.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$59432.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$66202.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$58332.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$58359.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$58394.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$58408.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$58443.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$58443.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$46272.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$58469.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$58469.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$58482.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$58778.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$58709.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$58723.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$58266.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$58852.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$58778.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut\corescorecore.core_2.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$58852.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$58866.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$58866.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$58879.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$58879.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$58909.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$58909.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$58944.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$58964.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$58985.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$59004.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$59021.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$59021.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$59048.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$61985.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$59048.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$59062.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$59062.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$59075.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$50393.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$59130.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$58723.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$59199.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$59145.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$59159.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$59159.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$59172.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$59172.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$59186.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$59186.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$59199.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$59212.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$69577.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$47680.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$59346.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$59405.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$59405.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$59418.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$59418.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$59447.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$59533.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$59447.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$59460.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$59460.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$59474.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$59130.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$58807.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$59519.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$61484.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$59555.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$59589.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$59589.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$59610.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$59693.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$59693.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$59704.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$59716.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$59716.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$59729.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$59747.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$59768.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$49228.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$59817.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$59817.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$59994.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$48293.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$60053.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$59474.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$72813.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$60021.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$60140.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$60150.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$65045.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$60228.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$60172.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$60238.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$60259.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$60324.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$60259.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$60289.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$60289.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$58709.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$60228.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$60324.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$60416.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$60364.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$60289.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$60386.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$60364.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut\corescorecore.core_40.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$60416.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$60557.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$60584.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$60584.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut\corescorecore.core_36.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$60636.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$60636.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$60651.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut\corescorecore.core_3.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$60705.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$60712.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$60386.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$60785.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$60777.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$60785.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$60796.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$66490.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$60865.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_9.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$60888.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$60908.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47568.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$60995.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$61002.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$61011.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$61016.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$61021.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$61006.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$61033.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$61056.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$61068.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$61033.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$61081.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$61086.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$61091.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$47371.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$61077.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$61154.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$61165.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$60777.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$61178.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$61091.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46979.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$388643$lut$aiger388642$61266.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$61380.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$61346.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$61407.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$61407.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$61457.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$61472.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$85801.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$61484.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$64874.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$61442.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$61530.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$61530.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$61141.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$61585.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$61472.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$61515.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$61615.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$61628.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$61615.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$61628.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$61720.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$61602.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$61694.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut\corescorecore.core_21.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$61858.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$61745.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$67030.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$61812.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$61585.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$61720.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$61892.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$61812.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$61972.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$61944.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$61955.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$62043.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$60865.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$62141.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$61972.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$63922.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$67198.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$62274.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$62193.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$62405.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$62405.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$62343.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$388969.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$388753.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$79088.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut\corescorecore.core_18.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$62141.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$62695.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut\corescorecore.core_35.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$68897.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$48729.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$73716.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$62676.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$65039.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$60712.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$62834.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$388751.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$63002.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$62954.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$391698.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$388643$lut$aiger388642$53195.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_17.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$67048.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$69220.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$62926.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$66864.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$63232.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$77055.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$71286.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$63021.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$57606.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389351.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$63289.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$69368.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$63370.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$73769.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$62803.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_35.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$63643.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$63472.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$63515.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$69220.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$388643$lut$aiger388642$67911.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$63569.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$63604.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$63569.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$48805.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$63680.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$55340.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$63670.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut\corescorecore.core_35.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$63814.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$388643$lut$aiger388642$63106.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$42682.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$388643$lut$aiger388642$63768.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$63680.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$42592.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$388643$lut$aiger388642$63922.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$62274.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$63794.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$64190.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390843.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut\corescorecore.core_36.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$64012.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$64021.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$63910.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$64029.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$51107.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$64138.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$64232.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389725.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$61241.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$51107.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$64377.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$64398.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$48930.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$74246.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$64303.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$64496.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$64957.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$63960.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$64595.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$64652.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$64333.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$64614.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$64532.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$64614.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$64363.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46451.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$64646.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$54326.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$64624.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$72813.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$78900.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$64775.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$61515.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$54326.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut\corescorecore.core_18.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$388751.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$62828.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$60621.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_36.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$60785.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$64966.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$82754.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$65240.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$65249.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$73831.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$65337.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$65351.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$65358.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$65378.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$65412.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$55484.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$65460.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$388864.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$71164.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$388643$lut$aiger388642$65358.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$65695.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$65977.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$74272.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$46804.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$65781.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$70263.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$70212.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$65911.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$73625.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$73756.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$46878.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$67884.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$74285.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$65516.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$66114.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$58332.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$66211.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$66239.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$66278.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$66331.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$66163.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$66331.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$66288.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_46.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$66537.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$63070.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut\corescorecore.core_17.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$62218.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$72800.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$66646.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$66459.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$58807.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$66949.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$66680.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$63130.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$73564.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$66949.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$67030.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$67048.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$62218.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$67184.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$66537.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$388643$lut$aiger388642$67212.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$46833.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$388643$lut$aiger388642$67212.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$67226.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$67198.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$67239.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$67252.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$67239.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$67252.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$47033.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$67291.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$67340.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$67340.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$67449.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$67449.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$67463.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$67463.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$67476.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$67184.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$67489.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$67476.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$46351.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$55340.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$73182.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$46739.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$388643$lut$aiger388642$67573.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$67591.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$67591.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$67612.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$67489.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$55484.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$67842.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$67871.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$43106.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$67968.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$67978.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$67612.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$68101.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$68076.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$57606.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$68270.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$68328.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$68341.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$68328.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$68341.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$68355.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$68368.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$80646.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$68368.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$68398.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$68381.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$68076.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$388643$lut$aiger388642$68398.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$54616.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$81167.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$68456.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$68498.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$68520.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_13.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$68630.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$68381.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut\corescorecore.core_15.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$68871.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$68897.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389061.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$68974.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$68974.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$69128.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$69072.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_32.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$63705.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$69276.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$69276.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$54616.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$73769.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$69428.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$69502.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$69537.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$69551.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$69537.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$69564.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$69551.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$69564.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$69604.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$69591.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$69128.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$388643$lut$aiger388642$69604.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$69643.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$69630.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$69661.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$72964.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$59432.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$69990.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$69751.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$69768.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$69768.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$69824.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$69947.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$74602.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$69990.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$70003.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$69737.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$70003.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$388862.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$70017.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$70199.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$70132.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$70132.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$70171.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$70171.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$70225.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$70118.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$70212.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$70238.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$70225.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$70238.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$58280.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$69661.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$70442.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$70695.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$70564.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$70695.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$65618.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$74299.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$65603.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$61694.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$388650.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$63130.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$71164.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$71229.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$70442.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$388643$lut$aiger388642$71510.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$77069.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$71510.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$71649.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$71588.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$71698.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$71673.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$74285.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$74409.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$71900.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$68017.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_47.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$72101.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$59100.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$46843.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$63834.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$50393.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$50961.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$51169.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$51333.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$52073.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$72485.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$72507.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_46.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_46.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$52959.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390808.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$72748.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$55655.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$72761.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$72774.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$72787.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$66646.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$72787.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$64824.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$72826.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$72933.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$388643$lut$aiger388642$72933.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$66235.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$72964.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$60920.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$388643$lut$aiger388642$61132.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$61380.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$74312.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$66018.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$73160.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$74246.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut\corescorecore.core_35.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$73200.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$64916.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389001.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$73360.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$83178.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$73373.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$73360.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$74602.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$67316.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$67560.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$71128.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$67502.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$67502.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$73697.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$73697.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$68932.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$73729.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$57914.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$73756.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$73742.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$73782.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$69814.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$69723.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$73831.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$70017.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$63953.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$74133.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut\corescorecore.core_37.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$74272.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$74312.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$52193.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$74481.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$74369.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$74409.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$74382.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$74396.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$74481.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$74382.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$74396.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$74422.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$74468.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$74468.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$74438.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$74340.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$74653.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$70088.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$74686.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$74971.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$74821.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$74984.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$74971.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$74997.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$74984.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$75010.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$74997.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$75023.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$75010.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$75037.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$75023.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$75050.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$75037.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$75135.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$75050.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$75240.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$75240.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$75276.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$388864.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$75315.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$75170.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$75397.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$75504.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$75397.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$388643$lut$aiger388642$75567.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$75756.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$75567.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$75756.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$75913.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$75901.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$75927.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$75913.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$75941.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$75927.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$75955.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$75941.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$75968.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$75955.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$75981.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$75968.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389003.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$82780.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$76001.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$75981.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$76053.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$76032.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$76100.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$76053.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$76166.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$76166.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$76375.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$76315.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$76375.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$76591.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$76653.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389724.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$76752.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$76777.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$76752.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$388643$lut$aiger388642$76824.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389687.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$76923.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389685.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$76939.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$76923.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$76955.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$76939.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$76968.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$76955.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$76981.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$76968.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$77020.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389668.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$77069.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$63238.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$77085.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$76981.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$76777.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$77323.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$77323.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$77380.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$77472.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$77510.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$77510.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$388643$lut$aiger388642$68446.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$77655.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$81167.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$77521.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$77769.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$77781.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$77808.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$77808.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$77857.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389585.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$77740.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$77883.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$77857.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$77905.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$77769.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$388643$lut$aiger388642$77946.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389581.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$77966.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389579.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$77980.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$77966.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$77994.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$77980.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$78007.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$77994.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$78021.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$78007.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$78035.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$78021.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$78048.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$78035.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$78123.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389568.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$78196.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$78165.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$78196.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$77905.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$78357.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$78411.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$78357.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$78411.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389534.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$78614.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$78614.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$78750.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$78900.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$78971.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$78750.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$79009.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$78982.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$79047.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389533.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut\corescorecore.core_9.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$388753.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$79074.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$79047.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$79061.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$79088.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$79101.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$79074.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$79114.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$79101.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$79165.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$79114.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$79178.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$79165.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$79191.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$79178.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$79204.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$79191.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389428.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$79237.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$79289.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389437.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389429.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$79533.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$79575.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$79533.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$79648.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$79575.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$388643$lut$aiger388642$79671.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$79680.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$79680.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$79817.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$79817.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$79867.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$79891.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$79852.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$79680.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$79917.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$79891.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$80032.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$79917.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$80064.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$80032.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$80120.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$80150.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$80136.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389348.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$80249.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$80202.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$80150.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389348.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$80351.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$80566.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389342.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$68270.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$80583.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389181.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$80594.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$80583.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$80646.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$80710.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$80626.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$80723.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$80855.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$80890.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$80890.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$80962.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$81007.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389284.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$81032.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$77588.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$81189.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389220.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$78971.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389094.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$81329.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$82115.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$81450.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$81475.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$81450.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$388643$lut$aiger388642$81523.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$81475.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$81530.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$81523.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$388643$lut$aiger388642$81543.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$81617.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$81547.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$81653.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$80136.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$81941.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$81830.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$81982.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$81991.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$82041.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389122.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$82115.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut\corescorecore.core_13.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$82206.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$81995.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$82206.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$82555.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389095.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$82702.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$82727.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$82821.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$82740.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$82702.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$65197.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$82727.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$82767.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$82740.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$75994.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$82780.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$82793.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$82767.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$82811.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$73716.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$82811.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$82853.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$82866.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$83014.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$82987.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$83106.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389002.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389001.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$83126.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$83139.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$83106.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$83152.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$83165.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$83139.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$83178.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$83191.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$83165.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$83264.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$83294.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$83304.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$83350.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$83314.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$83423.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$83350.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$83444.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$83423.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$388643$lut$aiger388642$83469.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$388988.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$83558.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$83444.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$388643$lut$aiger388642$83743.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$83601.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$83803.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$83861.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$388968.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$83877.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$388901.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$83937.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390553.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$83994.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$388900.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$84037.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$83803.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$84223.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$84268.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$84223.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$83994.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$84369.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$84396.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$84268.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$388643$lut$aiger388642$84513.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$84418.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$84552.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$388861.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$84732.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$84745.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$84745.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$84759.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$388796.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$84772.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$84759.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$84786.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$54554.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$84838.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$84916.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$85015.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$388775.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$85028.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$85041.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$85015.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$85054.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$85041.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$85067.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$57558.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$85080.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$85054.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$85104.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$85080.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$84916.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$85147.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$85122.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$85147.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$85274.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$85407.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$85274.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$85562.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$85562.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$85735.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$388752.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$85748.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$85761.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389849.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$85774.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$85761.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$85787.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$85774.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$71128.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$85801.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$85814.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$85787.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$85846.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$85934.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$85814.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$86072.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$388649.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$48433.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_0.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_0.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_0.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_0.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_1.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_1.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_1.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_1.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_10.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_10.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_10.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_10.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_10.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_11.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_11.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_11.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_11.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_11.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_12.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_12.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_12.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_12.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$79867.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut\corescorecore.core_13.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_13.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_13.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_14.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_14.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_14.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_14.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_14.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_15.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$82041.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut\corescorecore.core_15.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_15.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_16.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_16.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_16.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_16.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_16.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_17.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$53787.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut\corescorecore.core_17.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_17.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$73160.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut\corescorecore.core_18.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_18.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_18.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_19.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_19.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_19.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_19.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_19.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$48772.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut\corescorecore.core_2.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$48405.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$55874.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut\corescorecore.core_20.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_20.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_20.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_20.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_20.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_21.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_21.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_21.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_21.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_22.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_22.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_22.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_22.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_22.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_23.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_23.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_23.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_23.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_24.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_24.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_24.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_24.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_24.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_25.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_25.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_25.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_25.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_25.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_26.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_26.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_26.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_26.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_26.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$59100.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut\corescorecore.core_27.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_27.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_27.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_28.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_28.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_28.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_28.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_28.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_29.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_29.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_29.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_29.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_29.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_3.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_3.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_30.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_30.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_30.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_30.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_30.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$72748.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut\corescorecore.core_31.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_31.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_31.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_31.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_31.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_32.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_32.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_32.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_32.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_33.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_33.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_33.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_33.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_33.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$54787.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut\corescorecore.core_34.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_34.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_34.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_34.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_34.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_35.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$64874.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$48805.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_36.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$60924.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$64566.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut\corescorecore.core_37.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_37.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_37.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_38.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_38.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_38.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_38.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$42664.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut\corescorecore.core_39.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_39.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_39.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_39.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_39.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$80611.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_4.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_4.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_4.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_4.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_40.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_40.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_40.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_41.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_41.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_41.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_41.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_41.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_42.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_42.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_42.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_42.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_42.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_43.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_43.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_43.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_43.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_43.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_44.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_1.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_44.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_44.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_44.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_45.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_45.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_45.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_45.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_45.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_46.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$53787.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut\corescorecore.core_46.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$66278.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$388643$lut\corescorecore.core_0.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_47.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_47.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_47.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_47.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_5.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_5.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_5.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_5.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_5.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_6.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_6.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_6.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_6.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_6.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_7.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_7.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_7.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_7.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_7.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_8.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_8.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_8.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_8.serving.ram.raddr[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_8.serving.ram.raddr[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_9.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_9.serving.ram.raddr[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_9.serving.ram.raddr[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$391701.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$388649.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$388650.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$388651.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$75262.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$388754.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$62948.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$388752.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$79061.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$388754.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$388757.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$388756.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$388757.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$388758.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$388777.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$388775.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$388777.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$388778.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$388799.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$388796.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$388797.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$84552.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$388799.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$47425.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$388863.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$388861.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$42998.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$388863.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$83877.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$75276.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$388901.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$388900.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$388899.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$83861.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$83469.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$388967.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$388968.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$388967.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$388985.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$83191.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$388985.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$388988.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$388969.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$388989.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$82754.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389002.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$82821.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389003.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390471.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$68871.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$82603.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389061.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389120.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389095.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389094.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$48598.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389123.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389120.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$82060.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389123.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$81653.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389126.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389184.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389183.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389182.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389213.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389184.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$81322.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389122.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$81189.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389213.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389214.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389220.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389222.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$80566.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389284.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389344.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389342.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$81923.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389344.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389343.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$80064.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$80249.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389349.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389351.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389350.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389601.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389386.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389385.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389386.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389426.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389428.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389429.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389437.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389438.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389439.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$79204.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389533.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389534.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389535.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$78123.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389568.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389571.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389570.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389571.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389579.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389581.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389582.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389615.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$77588.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$77390.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$77085.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$76999.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$76824.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389685.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389687.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389688.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389724.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389725.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389726.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389737.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389738.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389739.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389738.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389743.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389744.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389745.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389744.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389835.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389836.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389837.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389838.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389837.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389842.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389843.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389844.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389843.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$85735.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389867.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389868.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389869.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389868.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$389869.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390620.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390012.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390013.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390014.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390013.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390021.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390014.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390023.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390024.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390023.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$73142.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390104.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390105.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390106.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390105.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390118.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390119.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390120.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390119.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390129.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390130.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390131.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390130.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390158.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390131.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390184.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390158.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390241.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390242.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390243.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390242.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390243.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390263.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390264.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390265.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390264.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390265.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390333.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390334.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390333.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390336.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390334.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390336.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$71668.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390363.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390365.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390366.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390365.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390375.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390376.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390377.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390376.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$73782.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390377.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$69591.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390450.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390406.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390452.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390450.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390456.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390457.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390458.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390459.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390460.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390459.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$82793.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390474.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390475.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390476.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390475.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390546.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390547.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390548.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390547.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$67911.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390732.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390688.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390689.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390690.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390689.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$65931.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390740.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$65112.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390785.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390690.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$42790.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390849.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390785.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$63478.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$73742.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390888.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390889.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390849.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$75315.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390932.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390889.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390938.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390939.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390941.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390939.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390945.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390941.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390950.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390945.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390952.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390950.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390952.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390960.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390957.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390963.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390964.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390963.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390975.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390964.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390977.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390975.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390979.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390977.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390979.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390986.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390983.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390988.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390986.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390990.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390988.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390992.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390990.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390995.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390992.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390998.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$390999.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$391000.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$391001.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$391002.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$391002.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$391015.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$391015.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$60557.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$391020.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$391017.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$391023.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$391020.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$60193.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$391040.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$391023.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$391042.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$391040.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$391042.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$59768.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$59610.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$388643$lut$aiger388642$58985.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$391051.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$70263.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$391109.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$391144.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$391145.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$391146.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$391147.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$391146.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$391147.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$391161.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$391171.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$57039.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$391213.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$391180.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$391213.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$72774.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$391222.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$54404.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$388643$lut$aiger388642$54015.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$391246.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$391293.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$391306.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$52304.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$391336.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$51697.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$391358.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$51278.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$391379.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$391408.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$391413.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$391394.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$391480.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$391490.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$391413.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$391517.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$391532.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$391533.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$60328.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$391533.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut\corescorecore.core_40.serving.ram.raddr[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$388643$lut$aiger388642$61985.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$391701.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)

28.27. Executing SETUNDEF pass (replace undef values with defined constants).

28.28. Executing HILOMAP pass (mapping to constant drivers).
Removed 0 unused cells and 36596 unused wires.

28.29. Executing AUTONAME pass.
Renamed 400694 objects in module corescore_gowin_yosys (121 iterations).
<suppressed ~50265 debug messages>

28.30. Executing HIERARCHY pass (managing design hierarchy).
Attribute `top' found on module `corescore_gowin_yosys'. Setting top module to corescore_gowin_yosys.

28.30.1. Analyzing design hierarchy..
Top module:  \corescore_gowin_yosys

28.30.2. Analyzing design hierarchy..
Top module:  \corescore_gowin_yosys
Removed 0 unused modules.
Module corescore_gowin_yosys directly or indirectly displays text -> setting "keep" attribute.

28.31. Printing statistics.

=== corescore_gowin_yosys ===

   Number of wires:              30820
   Number of wire bits:         127378
   Number of public wires:       30820
   Number of public wire bits:  127378
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              33018
     $print                         48
     $scopeinfo                    899
     ALU                          1078
     CLKDIV                          1
     DFF                          3120
     DFFC                            2
     DFFE                         7080
     DFFR                          919
     DFFRE                        2267
     DFFS                           52
     DFFSE                          97
     DPX9B                          48
     GND                             1
     IBUF                            2
     LUT1                         1297
     LUT2                         1777
     LUT3                         5645
     LUT4                         6418
     MUX2_LUT5                    2001
     MUX2_LUT6                     185
     MUX2_LUT7                      63
     MUX2_LUT8                      15
     OBUF                            1
     VCC                             1
     rPLL                            1

28.32. Executing CHECK pass (checking for obvious problems).
Checking module corescore_gowin_yosys...
Found and reported 0 problems.

29. Executing BLIF backend.

Warnings: 3 unique messages, 3 total
End of script. Logfile hash: a86bb66d77, CPU: user 38.50s system 0.17s, MEM: 613.20 MB peak
Yosys 0.50+56 (git sha1 176131b50, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
Time spent: 20% 31x opt_clean (8 sec), 12% 53x opt_expr (5 sec), ...
