Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Fri Mar 09 23:54:55 2018
| Host         : LAPTOP-4C8EFTEU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file VGAcontrol_timing_summary_routed.rpt -rpx VGAcontrol_timing_summary_routed.rpx
| Design       : VGAcontrol
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.15 2016-08-17
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     23.514        0.000                      0                 1339        0.152        0.000                      0                 1339        3.000        0.000                       0                   549  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       23.514        0.000                      0                 1339        0.152        0.000                      0                 1339       19.500        0.000                       0                   545  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkin }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       23.514ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.514ns  (required time - arrival time)
  Source:                 GateUP05/ff_instance_1111/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ScoreCount/ff_instance_1092/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.381ns  (logic 4.241ns (25.890%)  route 12.140ns (74.110%))
  Logic Levels:           16  (CARRY4=5 LUT2=1 LUT4=3 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 38.451 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=543, routed)         1.568    -0.944    GateUP05/clk_out
    SLICE_X10Y41         FDRE                                         r  GateUP05/ff_instance_1111/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDRE (Prop_fdre_C_Q)         0.478    -0.466 r  GateUP05/ff_instance_1111/Q
                         net (fo=6, routed)           1.490     1.025    GateUP05/Q[8]
    SLICE_X11Y36         LUT2 (Prop_lut2_I0_O)        0.301     1.326 r  GateUP05/ff_instance_1095_i_12__4/O
                         net (fo=1, routed)           0.000     1.326    GateUP05/ff_instance_1095_i_12__4_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.858 f  GateUP05/ff_instance_1095_i_4__6/CO[3]
                         net (fo=12, routed)          1.422     3.280    gate5/CO[0]
    SLICE_X10Y33         LUT4 (Prop_lut4_I3_O)        0.124     3.404 r  gate5/ff_instance_1096_i_2__6/O
                         net (fo=20, routed)          0.469     3.873    RowCount/count1/Bar4_8[0]
    SLICE_X10Y34         LUT4 (Prop_lut4_I2_O)        0.124     3.997 r  RowCount/count1/vgaRed_OBUF[3]_inst_i_1727/O
                         net (fo=1, routed)           0.000     3.997    RowCount/count1/vgaRed_OBUF[3]_inst_i_1727_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.530 r  RowCount/count1/vgaRed_OBUF[3]_inst_i_1557/CO[3]
                         net (fo=1, routed)           0.000     4.530    RowCount/count2/ff_instance_1098_14[0]
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.769 r  RowCount/count2/vgaRed_OBUF[3]_inst_i_1215/O[2]
                         net (fo=4, routed)           0.898     5.667    gate5/Bar40_in[2]
    SLICE_X12Y35         LUT6 (Prop_lut6_I1_O)        0.301     5.968 r  gate5/vgaRed_OBUF[3]_inst_i_1207/O
                         net (fo=1, routed)           0.501     6.469    gate5/vgaRed_OBUF[3]_inst_i_1207_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.865 r  gate5/vgaRed_OBUF[3]_inst_i_650/CO[3]
                         net (fo=1, routed)           0.000     6.865    gate5/vgaRed_OBUF[3]_inst_i_650_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.982 r  gate5/vgaRed_OBUF[3]_inst_i_224/CO[3]
                         net (fo=2, routed)           1.497     8.479    gate5/Bar31_in
    SLICE_X5Y34          LUT5 (Prop_lut5_I1_O)        0.124     8.603 r  gate5/vgaRed_OBUF[3]_inst_i_76/O
                         net (fo=2, routed)           0.439     9.043    gate5/pickPosition/Q1
    SLICE_X4Y34          LUT6 (Prop_lut6_I5_O)        0.124     9.167 r  gate5/pickPosition/vgaRed_OBUF[3]_inst_i_25/O
                         net (fo=4, routed)           1.290    10.457    ColumnCount/count2/Q0_11
    SLICE_X1Y32          LUT5 (Prop_lut5_I3_O)        0.150    10.607 r  ColumnCount/count2/vgaRed_OBUF[3]_inst_i_24/O
                         net (fo=2, routed)           0.945    11.552    ColumnCount/count3/ff_instance_1097_3
    SLICE_X5Y29          LUT4 (Prop_lut4_I1_O)        0.326    11.878 r  ColumnCount/count3/ff_instance_1094_i_8/O
                         net (fo=1, routed)           0.836    12.713    ColumnCount/count2/ff_instance_1098_17
    SLICE_X0Y25          LUT6 (Prop_lut6_I4_O)        0.124    12.837 r  ColumnCount/count2/ff_instance_1094_i_5/O
                         net (fo=1, routed)           1.685    14.523    ScoreCount/gameover
    SLICE_X14Y12         LUT6 (Prop_lut6_I2_O)        0.124    14.647 r  ScoreCount/ff_instance_1094_i_3/O
                         net (fo=4, routed)           0.666    15.313    ScoreCount/ff_instance_1094_i_3_n_0
    SLICE_X15Y12         LUT5 (Prop_lut5_I3_O)        0.124    15.437 r  ScoreCount/ff_instance_1092_i_1/O
                         net (fo=1, routed)           0.000    15.437    ScoreCount/D_6
    SLICE_X15Y12         FDRE                                         r  ScoreCount/ff_instance_1092/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=543, routed)         1.446    38.451    ScoreCount/clk_out
    SLICE_X15Y12         FDRE                                         r  ScoreCount/ff_instance_1092/C
                         clock pessimism              0.564    39.014    
                         clock uncertainty           -0.094    38.920    
    SLICE_X15Y12         FDRE (Setup_fdre_C_D)        0.031    38.951    ScoreCount/ff_instance_1092
  -------------------------------------------------------------------
                         required time                         38.951    
                         arrival time                         -15.437    
  -------------------------------------------------------------------
                         slack                                 23.514    

Slack (MET) :             23.538ns  (required time - arrival time)
  Source:                 GateUP05/ff_instance_1111/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ScoreCount/ff_instance_1094/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.356ns  (logic 4.241ns (25.929%)  route 12.115ns (74.071%))
  Logic Levels:           16  (CARRY4=5 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 38.451 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=543, routed)         1.568    -0.944    GateUP05/clk_out
    SLICE_X10Y41         FDRE                                         r  GateUP05/ff_instance_1111/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDRE (Prop_fdre_C_Q)         0.478    -0.466 r  GateUP05/ff_instance_1111/Q
                         net (fo=6, routed)           1.490     1.025    GateUP05/Q[8]
    SLICE_X11Y36         LUT2 (Prop_lut2_I0_O)        0.301     1.326 r  GateUP05/ff_instance_1095_i_12__4/O
                         net (fo=1, routed)           0.000     1.326    GateUP05/ff_instance_1095_i_12__4_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.858 f  GateUP05/ff_instance_1095_i_4__6/CO[3]
                         net (fo=12, routed)          1.422     3.280    gate5/CO[0]
    SLICE_X10Y33         LUT4 (Prop_lut4_I3_O)        0.124     3.404 r  gate5/ff_instance_1096_i_2__6/O
                         net (fo=20, routed)          0.469     3.873    RowCount/count1/Bar4_8[0]
    SLICE_X10Y34         LUT4 (Prop_lut4_I2_O)        0.124     3.997 r  RowCount/count1/vgaRed_OBUF[3]_inst_i_1727/O
                         net (fo=1, routed)           0.000     3.997    RowCount/count1/vgaRed_OBUF[3]_inst_i_1727_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.530 r  RowCount/count1/vgaRed_OBUF[3]_inst_i_1557/CO[3]
                         net (fo=1, routed)           0.000     4.530    RowCount/count2/ff_instance_1098_14[0]
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.769 r  RowCount/count2/vgaRed_OBUF[3]_inst_i_1215/O[2]
                         net (fo=4, routed)           0.898     5.667    gate5/Bar40_in[2]
    SLICE_X12Y35         LUT6 (Prop_lut6_I1_O)        0.301     5.968 r  gate5/vgaRed_OBUF[3]_inst_i_1207/O
                         net (fo=1, routed)           0.501     6.469    gate5/vgaRed_OBUF[3]_inst_i_1207_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.865 r  gate5/vgaRed_OBUF[3]_inst_i_650/CO[3]
                         net (fo=1, routed)           0.000     6.865    gate5/vgaRed_OBUF[3]_inst_i_650_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.982 r  gate5/vgaRed_OBUF[3]_inst_i_224/CO[3]
                         net (fo=2, routed)           1.497     8.479    gate5/Bar31_in
    SLICE_X5Y34          LUT5 (Prop_lut5_I1_O)        0.124     8.603 r  gate5/vgaRed_OBUF[3]_inst_i_76/O
                         net (fo=2, routed)           0.439     9.043    gate5/pickPosition/Q1
    SLICE_X4Y34          LUT6 (Prop_lut6_I5_O)        0.124     9.167 r  gate5/pickPosition/vgaRed_OBUF[3]_inst_i_25/O
                         net (fo=4, routed)           1.290    10.457    ColumnCount/count2/Q0_11
    SLICE_X1Y32          LUT5 (Prop_lut5_I3_O)        0.150    10.607 r  ColumnCount/count2/vgaRed_OBUF[3]_inst_i_24/O
                         net (fo=2, routed)           0.945    11.552    ColumnCount/count3/ff_instance_1097_3
    SLICE_X5Y29          LUT4 (Prop_lut4_I1_O)        0.326    11.878 r  ColumnCount/count3/ff_instance_1094_i_8/O
                         net (fo=1, routed)           0.836    12.713    ColumnCount/count2/ff_instance_1098_17
    SLICE_X0Y25          LUT6 (Prop_lut6_I4_O)        0.124    12.837 r  ColumnCount/count2/ff_instance_1094_i_5/O
                         net (fo=1, routed)           1.685    14.523    ScoreCount/gameover
    SLICE_X14Y12         LUT6 (Prop_lut6_I2_O)        0.124    14.647 r  ScoreCount/ff_instance_1094_i_3/O
                         net (fo=4, routed)           0.642    15.289    ScoreCount/ff_instance_1094_i_3_n_0
    SLICE_X15Y12         LUT3 (Prop_lut3_I2_O)        0.124    15.413 r  ScoreCount/ff_instance_1094_i_1/O
                         net (fo=1, routed)           0.000    15.413    ScoreCount/D_4
    SLICE_X15Y12         FDRE                                         r  ScoreCount/ff_instance_1094/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=543, routed)         1.446    38.451    ScoreCount/clk_out
    SLICE_X15Y12         FDRE                                         r  ScoreCount/ff_instance_1094/C
                         clock pessimism              0.564    39.014    
                         clock uncertainty           -0.094    38.920    
    SLICE_X15Y12         FDRE (Setup_fdre_C_D)        0.031    38.951    ScoreCount/ff_instance_1094
  -------------------------------------------------------------------
                         required time                         38.951    
                         arrival time                         -15.413    
  -------------------------------------------------------------------
                         slack                                 23.538    

Slack (MET) :             23.563ns  (required time - arrival time)
  Source:                 GateUP05/ff_instance_1111/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ScoreCount/ff_instance_1093/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.376ns  (logic 4.236ns (25.868%)  route 12.140ns (74.132%))
  Logic Levels:           16  (CARRY4=5 LUT2=1 LUT4=4 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 38.451 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=543, routed)         1.568    -0.944    GateUP05/clk_out
    SLICE_X10Y41         FDRE                                         r  GateUP05/ff_instance_1111/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDRE (Prop_fdre_C_Q)         0.478    -0.466 r  GateUP05/ff_instance_1111/Q
                         net (fo=6, routed)           1.490     1.025    GateUP05/Q[8]
    SLICE_X11Y36         LUT2 (Prop_lut2_I0_O)        0.301     1.326 r  GateUP05/ff_instance_1095_i_12__4/O
                         net (fo=1, routed)           0.000     1.326    GateUP05/ff_instance_1095_i_12__4_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.858 f  GateUP05/ff_instance_1095_i_4__6/CO[3]
                         net (fo=12, routed)          1.422     3.280    gate5/CO[0]
    SLICE_X10Y33         LUT4 (Prop_lut4_I3_O)        0.124     3.404 r  gate5/ff_instance_1096_i_2__6/O
                         net (fo=20, routed)          0.469     3.873    RowCount/count1/Bar4_8[0]
    SLICE_X10Y34         LUT4 (Prop_lut4_I2_O)        0.124     3.997 r  RowCount/count1/vgaRed_OBUF[3]_inst_i_1727/O
                         net (fo=1, routed)           0.000     3.997    RowCount/count1/vgaRed_OBUF[3]_inst_i_1727_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.530 r  RowCount/count1/vgaRed_OBUF[3]_inst_i_1557/CO[3]
                         net (fo=1, routed)           0.000     4.530    RowCount/count2/ff_instance_1098_14[0]
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.769 r  RowCount/count2/vgaRed_OBUF[3]_inst_i_1215/O[2]
                         net (fo=4, routed)           0.898     5.667    gate5/Bar40_in[2]
    SLICE_X12Y35         LUT6 (Prop_lut6_I1_O)        0.301     5.968 r  gate5/vgaRed_OBUF[3]_inst_i_1207/O
                         net (fo=1, routed)           0.501     6.469    gate5/vgaRed_OBUF[3]_inst_i_1207_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.865 r  gate5/vgaRed_OBUF[3]_inst_i_650/CO[3]
                         net (fo=1, routed)           0.000     6.865    gate5/vgaRed_OBUF[3]_inst_i_650_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.982 r  gate5/vgaRed_OBUF[3]_inst_i_224/CO[3]
                         net (fo=2, routed)           1.497     8.479    gate5/Bar31_in
    SLICE_X5Y34          LUT5 (Prop_lut5_I1_O)        0.124     8.603 r  gate5/vgaRed_OBUF[3]_inst_i_76/O
                         net (fo=2, routed)           0.439     9.043    gate5/pickPosition/Q1
    SLICE_X4Y34          LUT6 (Prop_lut6_I5_O)        0.124     9.167 r  gate5/pickPosition/vgaRed_OBUF[3]_inst_i_25/O
                         net (fo=4, routed)           1.290    10.457    ColumnCount/count2/Q0_11
    SLICE_X1Y32          LUT5 (Prop_lut5_I3_O)        0.150    10.607 r  ColumnCount/count2/vgaRed_OBUF[3]_inst_i_24/O
                         net (fo=2, routed)           0.945    11.552    ColumnCount/count3/ff_instance_1097_3
    SLICE_X5Y29          LUT4 (Prop_lut4_I1_O)        0.326    11.878 r  ColumnCount/count3/ff_instance_1094_i_8/O
                         net (fo=1, routed)           0.836    12.713    ColumnCount/count2/ff_instance_1098_17
    SLICE_X0Y25          LUT6 (Prop_lut6_I4_O)        0.124    12.837 r  ColumnCount/count2/ff_instance_1094_i_5/O
                         net (fo=1, routed)           1.685    14.523    ScoreCount/gameover
    SLICE_X14Y12         LUT6 (Prop_lut6_I2_O)        0.124    14.647 r  ScoreCount/ff_instance_1094_i_3/O
                         net (fo=4, routed)           0.666    15.313    ScoreCount/ff_instance_1094_i_3_n_0
    SLICE_X15Y12         LUT4 (Prop_lut4_I1_O)        0.119    15.432 r  ScoreCount/ff_instance_1093_i_1/O
                         net (fo=1, routed)           0.000    15.432    ScoreCount/D_5
    SLICE_X15Y12         FDRE                                         r  ScoreCount/ff_instance_1093/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=543, routed)         1.446    38.451    ScoreCount/clk_out
    SLICE_X15Y12         FDRE                                         r  ScoreCount/ff_instance_1093/C
                         clock pessimism              0.564    39.014    
                         clock uncertainty           -0.094    38.920    
    SLICE_X15Y12         FDRE (Setup_fdre_C_D)        0.075    38.995    ScoreCount/ff_instance_1093
  -------------------------------------------------------------------
                         required time                         38.995    
                         arrival time                         -15.432    
  -------------------------------------------------------------------
                         slack                                 23.563    

Slack (MET) :             23.674ns  (required time - arrival time)
  Source:                 ColumnCount/count4/ff_instance_1096/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ScoreCount/ff_instance_1091/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.929ns  (logic 2.615ns (16.417%)  route 13.314ns (83.583%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 38.451 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=543, routed)         1.624    -0.888    ColumnCount/count4/clk_out
    SLICE_X0Y28          FDRE                                         r  ColumnCount/count4/ff_instance_1096/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.432 r  ColumnCount/count4/ff_instance_1096/Q
                         net (fo=48, routed)          3.887     3.455    ColumnCount/count4/HCount[13]
    SLICE_X10Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     3.955 r  ColumnCount/count4/vgaRed_OBUF[3]_inst_i_1151/CO[3]
                         net (fo=1, routed)           0.000     3.955    ColumnCount/count4/vgaRed_OBUF[3]_inst_i_1151_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.174 f  ColumnCount/count4/vgaRed_OBUF[3]_inst_i_1150/O[0]
                         net (fo=1, routed)           0.803     4.977    Game/ff_instance_1098_1[0]
    SLICE_X11Y45         LUT2 (Prop_lut2_I0_O)        0.295     5.272 r  Game/vgaRed_OBUF[3]_inst_i_600/O
                         net (fo=1, routed)           0.000     5.272    ColumnCount/count1/ff_instance_1098_27[3]
    SLICE_X11Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.673 r  ColumnCount/count1/vgaRed_OBUF[3]_inst_i_207/CO[3]
                         net (fo=3, routed)           2.366     8.039    gate4/pickPosition/ff_instance_1097[0]
    SLICE_X11Y23         LUT6 (Prop_lut6_I3_O)        0.124     8.163 r  gate4/pickPosition/vgaRed_OBUF[3]_inst_i_199/O
                         net (fo=2, routed)           1.120     9.283    ColumnCount/count1/Q0_5
    SLICE_X14Y23         LUT5 (Prop_lut5_I2_O)        0.124     9.407 r  ColumnCount/count1/vgaRed_OBUF[3]_inst_i_69/O
                         net (fo=1, routed)           0.680    10.087    ColumnCount/count2/ff_instance_1096_11
    SLICE_X14Y23         LUT6 (Prop_lut6_I1_O)        0.124    10.211 r  ColumnCount/count2/vgaRed_OBUF[3]_inst_i_23/O
                         net (fo=1, routed)           0.983    11.194    ColumnCount/count2/Gate_4
    SLICE_X4Y24          LUT6 (Prop_lut6_I5_O)        0.124    11.318 r  ColumnCount/count2/vgaRed_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           0.997    12.316    ColumnCount/count2/vgaRed_OBUF[3]_inst_i_5_n_0
    SLICE_X0Y27          LUT6 (Prop_lut6_I3_O)        0.124    12.440 r  ColumnCount/count2/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=9, routed)           1.904    14.343    Game/vgaRed_OBUF[0]
    SLICE_X14Y13         LUT6 (Prop_lut6_I2_O)        0.124    14.467 r  Game/ff_instance_1095_i_1__12/O
                         net (fo=9, routed)           0.574    15.041    ScoreCount/t1
    SLICE_X15Y12         FDRE                                         r  ScoreCount/ff_instance_1091/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=543, routed)         1.446    38.451    ScoreCount/clk_out
    SLICE_X15Y12         FDRE                                         r  ScoreCount/ff_instance_1091/C
                         clock pessimism              0.564    39.014    
                         clock uncertainty           -0.094    38.920    
    SLICE_X15Y12         FDRE (Setup_fdre_C_CE)      -0.205    38.715    ScoreCount/ff_instance_1091
  -------------------------------------------------------------------
                         required time                         38.715    
                         arrival time                         -15.041    
  -------------------------------------------------------------------
                         slack                                 23.674    

Slack (MET) :             23.674ns  (required time - arrival time)
  Source:                 ColumnCount/count4/ff_instance_1096/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ScoreCount/ff_instance_1092/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.929ns  (logic 2.615ns (16.417%)  route 13.314ns (83.583%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 38.451 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=543, routed)         1.624    -0.888    ColumnCount/count4/clk_out
    SLICE_X0Y28          FDRE                                         r  ColumnCount/count4/ff_instance_1096/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.432 r  ColumnCount/count4/ff_instance_1096/Q
                         net (fo=48, routed)          3.887     3.455    ColumnCount/count4/HCount[13]
    SLICE_X10Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     3.955 r  ColumnCount/count4/vgaRed_OBUF[3]_inst_i_1151/CO[3]
                         net (fo=1, routed)           0.000     3.955    ColumnCount/count4/vgaRed_OBUF[3]_inst_i_1151_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.174 f  ColumnCount/count4/vgaRed_OBUF[3]_inst_i_1150/O[0]
                         net (fo=1, routed)           0.803     4.977    Game/ff_instance_1098_1[0]
    SLICE_X11Y45         LUT2 (Prop_lut2_I0_O)        0.295     5.272 r  Game/vgaRed_OBUF[3]_inst_i_600/O
                         net (fo=1, routed)           0.000     5.272    ColumnCount/count1/ff_instance_1098_27[3]
    SLICE_X11Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.673 r  ColumnCount/count1/vgaRed_OBUF[3]_inst_i_207/CO[3]
                         net (fo=3, routed)           2.366     8.039    gate4/pickPosition/ff_instance_1097[0]
    SLICE_X11Y23         LUT6 (Prop_lut6_I3_O)        0.124     8.163 r  gate4/pickPosition/vgaRed_OBUF[3]_inst_i_199/O
                         net (fo=2, routed)           1.120     9.283    ColumnCount/count1/Q0_5
    SLICE_X14Y23         LUT5 (Prop_lut5_I2_O)        0.124     9.407 r  ColumnCount/count1/vgaRed_OBUF[3]_inst_i_69/O
                         net (fo=1, routed)           0.680    10.087    ColumnCount/count2/ff_instance_1096_11
    SLICE_X14Y23         LUT6 (Prop_lut6_I1_O)        0.124    10.211 r  ColumnCount/count2/vgaRed_OBUF[3]_inst_i_23/O
                         net (fo=1, routed)           0.983    11.194    ColumnCount/count2/Gate_4
    SLICE_X4Y24          LUT6 (Prop_lut6_I5_O)        0.124    11.318 r  ColumnCount/count2/vgaRed_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           0.997    12.316    ColumnCount/count2/vgaRed_OBUF[3]_inst_i_5_n_0
    SLICE_X0Y27          LUT6 (Prop_lut6_I3_O)        0.124    12.440 r  ColumnCount/count2/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=9, routed)           1.904    14.343    Game/vgaRed_OBUF[0]
    SLICE_X14Y13         LUT6 (Prop_lut6_I2_O)        0.124    14.467 r  Game/ff_instance_1095_i_1__12/O
                         net (fo=9, routed)           0.574    15.041    ScoreCount/t1
    SLICE_X15Y12         FDRE                                         r  ScoreCount/ff_instance_1092/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=543, routed)         1.446    38.451    ScoreCount/clk_out
    SLICE_X15Y12         FDRE                                         r  ScoreCount/ff_instance_1092/C
                         clock pessimism              0.564    39.014    
                         clock uncertainty           -0.094    38.920    
    SLICE_X15Y12         FDRE (Setup_fdre_C_CE)      -0.205    38.715    ScoreCount/ff_instance_1092
  -------------------------------------------------------------------
                         required time                         38.715    
                         arrival time                         -15.041    
  -------------------------------------------------------------------
                         slack                                 23.674    

Slack (MET) :             23.674ns  (required time - arrival time)
  Source:                 ColumnCount/count4/ff_instance_1096/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ScoreCount/ff_instance_1093/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.929ns  (logic 2.615ns (16.417%)  route 13.314ns (83.583%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 38.451 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=543, routed)         1.624    -0.888    ColumnCount/count4/clk_out
    SLICE_X0Y28          FDRE                                         r  ColumnCount/count4/ff_instance_1096/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.432 r  ColumnCount/count4/ff_instance_1096/Q
                         net (fo=48, routed)          3.887     3.455    ColumnCount/count4/HCount[13]
    SLICE_X10Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     3.955 r  ColumnCount/count4/vgaRed_OBUF[3]_inst_i_1151/CO[3]
                         net (fo=1, routed)           0.000     3.955    ColumnCount/count4/vgaRed_OBUF[3]_inst_i_1151_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.174 f  ColumnCount/count4/vgaRed_OBUF[3]_inst_i_1150/O[0]
                         net (fo=1, routed)           0.803     4.977    Game/ff_instance_1098_1[0]
    SLICE_X11Y45         LUT2 (Prop_lut2_I0_O)        0.295     5.272 r  Game/vgaRed_OBUF[3]_inst_i_600/O
                         net (fo=1, routed)           0.000     5.272    ColumnCount/count1/ff_instance_1098_27[3]
    SLICE_X11Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.673 r  ColumnCount/count1/vgaRed_OBUF[3]_inst_i_207/CO[3]
                         net (fo=3, routed)           2.366     8.039    gate4/pickPosition/ff_instance_1097[0]
    SLICE_X11Y23         LUT6 (Prop_lut6_I3_O)        0.124     8.163 r  gate4/pickPosition/vgaRed_OBUF[3]_inst_i_199/O
                         net (fo=2, routed)           1.120     9.283    ColumnCount/count1/Q0_5
    SLICE_X14Y23         LUT5 (Prop_lut5_I2_O)        0.124     9.407 r  ColumnCount/count1/vgaRed_OBUF[3]_inst_i_69/O
                         net (fo=1, routed)           0.680    10.087    ColumnCount/count2/ff_instance_1096_11
    SLICE_X14Y23         LUT6 (Prop_lut6_I1_O)        0.124    10.211 r  ColumnCount/count2/vgaRed_OBUF[3]_inst_i_23/O
                         net (fo=1, routed)           0.983    11.194    ColumnCount/count2/Gate_4
    SLICE_X4Y24          LUT6 (Prop_lut6_I5_O)        0.124    11.318 r  ColumnCount/count2/vgaRed_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           0.997    12.316    ColumnCount/count2/vgaRed_OBUF[3]_inst_i_5_n_0
    SLICE_X0Y27          LUT6 (Prop_lut6_I3_O)        0.124    12.440 r  ColumnCount/count2/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=9, routed)           1.904    14.343    Game/vgaRed_OBUF[0]
    SLICE_X14Y13         LUT6 (Prop_lut6_I2_O)        0.124    14.467 r  Game/ff_instance_1095_i_1__12/O
                         net (fo=9, routed)           0.574    15.041    ScoreCount/t1
    SLICE_X15Y12         FDRE                                         r  ScoreCount/ff_instance_1093/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=543, routed)         1.446    38.451    ScoreCount/clk_out
    SLICE_X15Y12         FDRE                                         r  ScoreCount/ff_instance_1093/C
                         clock pessimism              0.564    39.014    
                         clock uncertainty           -0.094    38.920    
    SLICE_X15Y12         FDRE (Setup_fdre_C_CE)      -0.205    38.715    ScoreCount/ff_instance_1093
  -------------------------------------------------------------------
                         required time                         38.715    
                         arrival time                         -15.041    
  -------------------------------------------------------------------
                         slack                                 23.674    

Slack (MET) :             23.674ns  (required time - arrival time)
  Source:                 ColumnCount/count4/ff_instance_1096/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ScoreCount/ff_instance_1094/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.929ns  (logic 2.615ns (16.417%)  route 13.314ns (83.583%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 38.451 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=543, routed)         1.624    -0.888    ColumnCount/count4/clk_out
    SLICE_X0Y28          FDRE                                         r  ColumnCount/count4/ff_instance_1096/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.432 r  ColumnCount/count4/ff_instance_1096/Q
                         net (fo=48, routed)          3.887     3.455    ColumnCount/count4/HCount[13]
    SLICE_X10Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     3.955 r  ColumnCount/count4/vgaRed_OBUF[3]_inst_i_1151/CO[3]
                         net (fo=1, routed)           0.000     3.955    ColumnCount/count4/vgaRed_OBUF[3]_inst_i_1151_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.174 f  ColumnCount/count4/vgaRed_OBUF[3]_inst_i_1150/O[0]
                         net (fo=1, routed)           0.803     4.977    Game/ff_instance_1098_1[0]
    SLICE_X11Y45         LUT2 (Prop_lut2_I0_O)        0.295     5.272 r  Game/vgaRed_OBUF[3]_inst_i_600/O
                         net (fo=1, routed)           0.000     5.272    ColumnCount/count1/ff_instance_1098_27[3]
    SLICE_X11Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.673 r  ColumnCount/count1/vgaRed_OBUF[3]_inst_i_207/CO[3]
                         net (fo=3, routed)           2.366     8.039    gate4/pickPosition/ff_instance_1097[0]
    SLICE_X11Y23         LUT6 (Prop_lut6_I3_O)        0.124     8.163 r  gate4/pickPosition/vgaRed_OBUF[3]_inst_i_199/O
                         net (fo=2, routed)           1.120     9.283    ColumnCount/count1/Q0_5
    SLICE_X14Y23         LUT5 (Prop_lut5_I2_O)        0.124     9.407 r  ColumnCount/count1/vgaRed_OBUF[3]_inst_i_69/O
                         net (fo=1, routed)           0.680    10.087    ColumnCount/count2/ff_instance_1096_11
    SLICE_X14Y23         LUT6 (Prop_lut6_I1_O)        0.124    10.211 r  ColumnCount/count2/vgaRed_OBUF[3]_inst_i_23/O
                         net (fo=1, routed)           0.983    11.194    ColumnCount/count2/Gate_4
    SLICE_X4Y24          LUT6 (Prop_lut6_I5_O)        0.124    11.318 r  ColumnCount/count2/vgaRed_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           0.997    12.316    ColumnCount/count2/vgaRed_OBUF[3]_inst_i_5_n_0
    SLICE_X0Y27          LUT6 (Prop_lut6_I3_O)        0.124    12.440 r  ColumnCount/count2/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=9, routed)           1.904    14.343    Game/vgaRed_OBUF[0]
    SLICE_X14Y13         LUT6 (Prop_lut6_I2_O)        0.124    14.467 r  Game/ff_instance_1095_i_1__12/O
                         net (fo=9, routed)           0.574    15.041    ScoreCount/t1
    SLICE_X15Y12         FDRE                                         r  ScoreCount/ff_instance_1094/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=543, routed)         1.446    38.451    ScoreCount/clk_out
    SLICE_X15Y12         FDRE                                         r  ScoreCount/ff_instance_1094/C
                         clock pessimism              0.564    39.014    
                         clock uncertainty           -0.094    38.920    
    SLICE_X15Y12         FDRE (Setup_fdre_C_CE)      -0.205    38.715    ScoreCount/ff_instance_1094
  -------------------------------------------------------------------
                         required time                         38.715    
                         arrival time                         -15.041    
  -------------------------------------------------------------------
                         slack                                 23.674    

Slack (MET) :             23.741ns  (required time - arrival time)
  Source:                 ColumnCount/count4/ff_instance_1096/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ScoreCount/ff_instance_1096/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.145ns  (logic 2.739ns (16.966%)  route 13.406ns (83.034%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 38.452 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=543, routed)         1.624    -0.888    ColumnCount/count4/clk_out
    SLICE_X0Y28          FDRE                                         r  ColumnCount/count4/ff_instance_1096/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.432 r  ColumnCount/count4/ff_instance_1096/Q
                         net (fo=48, routed)          3.887     3.455    ColumnCount/count4/HCount[13]
    SLICE_X10Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     3.955 r  ColumnCount/count4/vgaRed_OBUF[3]_inst_i_1151/CO[3]
                         net (fo=1, routed)           0.000     3.955    ColumnCount/count4/vgaRed_OBUF[3]_inst_i_1151_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.174 f  ColumnCount/count4/vgaRed_OBUF[3]_inst_i_1150/O[0]
                         net (fo=1, routed)           0.803     4.977    Game/ff_instance_1098_1[0]
    SLICE_X11Y45         LUT2 (Prop_lut2_I0_O)        0.295     5.272 r  Game/vgaRed_OBUF[3]_inst_i_600/O
                         net (fo=1, routed)           0.000     5.272    ColumnCount/count1/ff_instance_1098_27[3]
    SLICE_X11Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.673 r  ColumnCount/count1/vgaRed_OBUF[3]_inst_i_207/CO[3]
                         net (fo=3, routed)           2.366     8.039    gate4/pickPosition/ff_instance_1097[0]
    SLICE_X11Y23         LUT6 (Prop_lut6_I3_O)        0.124     8.163 r  gate4/pickPosition/vgaRed_OBUF[3]_inst_i_199/O
                         net (fo=2, routed)           1.120     9.283    ColumnCount/count1/Q0_5
    SLICE_X14Y23         LUT5 (Prop_lut5_I2_O)        0.124     9.407 r  ColumnCount/count1/vgaRed_OBUF[3]_inst_i_69/O
                         net (fo=1, routed)           0.680    10.087    ColumnCount/count2/ff_instance_1096_11
    SLICE_X14Y23         LUT6 (Prop_lut6_I1_O)        0.124    10.211 r  ColumnCount/count2/vgaRed_OBUF[3]_inst_i_23/O
                         net (fo=1, routed)           0.983    11.194    ColumnCount/count2/Gate_4
    SLICE_X4Y24          LUT6 (Prop_lut6_I5_O)        0.124    11.318 r  ColumnCount/count2/vgaRed_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           0.997    12.316    ColumnCount/count2/vgaRed_OBUF[3]_inst_i_5_n_0
    SLICE_X0Y27          LUT6 (Prop_lut6_I3_O)        0.124    12.440 r  ColumnCount/count2/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=9, routed)           1.755    14.194    Game/vgaRed_OBUF[0]
    SLICE_X14Y13         LUT5 (Prop_lut5_I3_O)        0.124    14.318 r  Game/ff_instance_1096_i_2/O
                         net (fo=3, routed)           0.815    15.133    ScoreCount/sub1
    SLICE_X14Y11         LUT4 (Prop_lut4_I3_O)        0.124    15.257 r  ScoreCount/ff_instance_1096_i_1__21/O
                         net (fo=1, routed)           0.000    15.257    ScoreCount/D_1
    SLICE_X14Y11         FDRE                                         r  ScoreCount/ff_instance_1096/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=543, routed)         1.447    38.452    ScoreCount/clk_out
    SLICE_X14Y11         FDRE                                         r  ScoreCount/ff_instance_1096/C
                         clock pessimism              0.564    39.015    
                         clock uncertainty           -0.094    38.921    
    SLICE_X14Y11         FDRE (Setup_fdre_C_D)        0.077    38.998    ScoreCount/ff_instance_1096
  -------------------------------------------------------------------
                         required time                         38.998    
                         arrival time                         -15.257    
  -------------------------------------------------------------------
                         slack                                 23.741    

Slack (MET) :             23.760ns  (required time - arrival time)
  Source:                 ColumnCount/count4/ff_instance_1096/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ScoreCount/ff_instance_1097/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.167ns  (logic 2.761ns (17.079%)  route 13.406ns (82.921%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 38.452 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=543, routed)         1.624    -0.888    ColumnCount/count4/clk_out
    SLICE_X0Y28          FDRE                                         r  ColumnCount/count4/ff_instance_1096/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.432 r  ColumnCount/count4/ff_instance_1096/Q
                         net (fo=48, routed)          3.887     3.455    ColumnCount/count4/HCount[13]
    SLICE_X10Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     3.955 r  ColumnCount/count4/vgaRed_OBUF[3]_inst_i_1151/CO[3]
                         net (fo=1, routed)           0.000     3.955    ColumnCount/count4/vgaRed_OBUF[3]_inst_i_1151_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.174 f  ColumnCount/count4/vgaRed_OBUF[3]_inst_i_1150/O[0]
                         net (fo=1, routed)           0.803     4.977    Game/ff_instance_1098_1[0]
    SLICE_X11Y45         LUT2 (Prop_lut2_I0_O)        0.295     5.272 r  Game/vgaRed_OBUF[3]_inst_i_600/O
                         net (fo=1, routed)           0.000     5.272    ColumnCount/count1/ff_instance_1098_27[3]
    SLICE_X11Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.673 r  ColumnCount/count1/vgaRed_OBUF[3]_inst_i_207/CO[3]
                         net (fo=3, routed)           2.366     8.039    gate4/pickPosition/ff_instance_1097[0]
    SLICE_X11Y23         LUT6 (Prop_lut6_I3_O)        0.124     8.163 r  gate4/pickPosition/vgaRed_OBUF[3]_inst_i_199/O
                         net (fo=2, routed)           1.120     9.283    ColumnCount/count1/Q0_5
    SLICE_X14Y23         LUT5 (Prop_lut5_I2_O)        0.124     9.407 r  ColumnCount/count1/vgaRed_OBUF[3]_inst_i_69/O
                         net (fo=1, routed)           0.680    10.087    ColumnCount/count2/ff_instance_1096_11
    SLICE_X14Y23         LUT6 (Prop_lut6_I1_O)        0.124    10.211 r  ColumnCount/count2/vgaRed_OBUF[3]_inst_i_23/O
                         net (fo=1, routed)           0.983    11.194    ColumnCount/count2/Gate_4
    SLICE_X4Y24          LUT6 (Prop_lut6_I5_O)        0.124    11.318 r  ColumnCount/count2/vgaRed_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           0.997    12.316    ColumnCount/count2/vgaRed_OBUF[3]_inst_i_5_n_0
    SLICE_X0Y27          LUT6 (Prop_lut6_I3_O)        0.124    12.440 r  ColumnCount/count2/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=9, routed)           1.755    14.194    Game/vgaRed_OBUF[0]
    SLICE_X14Y13         LUT5 (Prop_lut5_I3_O)        0.124    14.318 r  Game/ff_instance_1096_i_2/O
                         net (fo=3, routed)           0.815    15.133    ScoreCount/sub1
    SLICE_X14Y11         LUT5 (Prop_lut5_I4_O)        0.146    15.279 r  ScoreCount/ff_instance_1097_i_1__21/O
                         net (fo=1, routed)           0.000    15.279    ScoreCount/D_2
    SLICE_X14Y11         FDRE                                         r  ScoreCount/ff_instance_1097/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=543, routed)         1.447    38.452    ScoreCount/clk_out
    SLICE_X14Y11         FDRE                                         r  ScoreCount/ff_instance_1097/C
                         clock pessimism              0.564    39.015    
                         clock uncertainty           -0.094    38.921    
    SLICE_X14Y11         FDRE (Setup_fdre_C_D)        0.118    39.039    ScoreCount/ff_instance_1097
  -------------------------------------------------------------------
                         required time                         39.039    
                         arrival time                         -15.279    
  -------------------------------------------------------------------
                         slack                                 23.760    

Slack (MET) :             23.792ns  (required time - arrival time)
  Source:                 ColumnCount/count4/ff_instance_1096/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ScoreCount/ff_instance_1096/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.848ns  (logic 2.615ns (16.501%)  route 13.233ns (83.499%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 38.452 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=543, routed)         1.624    -0.888    ColumnCount/count4/clk_out
    SLICE_X0Y28          FDRE                                         r  ColumnCount/count4/ff_instance_1096/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.432 r  ColumnCount/count4/ff_instance_1096/Q
                         net (fo=48, routed)          3.887     3.455    ColumnCount/count4/HCount[13]
    SLICE_X10Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     3.955 r  ColumnCount/count4/vgaRed_OBUF[3]_inst_i_1151/CO[3]
                         net (fo=1, routed)           0.000     3.955    ColumnCount/count4/vgaRed_OBUF[3]_inst_i_1151_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.174 f  ColumnCount/count4/vgaRed_OBUF[3]_inst_i_1150/O[0]
                         net (fo=1, routed)           0.803     4.977    Game/ff_instance_1098_1[0]
    SLICE_X11Y45         LUT2 (Prop_lut2_I0_O)        0.295     5.272 r  Game/vgaRed_OBUF[3]_inst_i_600/O
                         net (fo=1, routed)           0.000     5.272    ColumnCount/count1/ff_instance_1098_27[3]
    SLICE_X11Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.673 r  ColumnCount/count1/vgaRed_OBUF[3]_inst_i_207/CO[3]
                         net (fo=3, routed)           2.366     8.039    gate4/pickPosition/ff_instance_1097[0]
    SLICE_X11Y23         LUT6 (Prop_lut6_I3_O)        0.124     8.163 r  gate4/pickPosition/vgaRed_OBUF[3]_inst_i_199/O
                         net (fo=2, routed)           1.120     9.283    ColumnCount/count1/Q0_5
    SLICE_X14Y23         LUT5 (Prop_lut5_I2_O)        0.124     9.407 r  ColumnCount/count1/vgaRed_OBUF[3]_inst_i_69/O
                         net (fo=1, routed)           0.680    10.087    ColumnCount/count2/ff_instance_1096_11
    SLICE_X14Y23         LUT6 (Prop_lut6_I1_O)        0.124    10.211 r  ColumnCount/count2/vgaRed_OBUF[3]_inst_i_23/O
                         net (fo=1, routed)           0.983    11.194    ColumnCount/count2/Gate_4
    SLICE_X4Y24          LUT6 (Prop_lut6_I5_O)        0.124    11.318 r  ColumnCount/count2/vgaRed_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           0.997    12.316    ColumnCount/count2/vgaRed_OBUF[3]_inst_i_5_n_0
    SLICE_X0Y27          LUT6 (Prop_lut6_I3_O)        0.124    12.440 r  ColumnCount/count2/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=9, routed)           1.904    14.343    Game/vgaRed_OBUF[0]
    SLICE_X14Y13         LUT6 (Prop_lut6_I2_O)        0.124    14.467 r  Game/ff_instance_1095_i_1__12/O
                         net (fo=9, routed)           0.493    14.960    ScoreCount/t1
    SLICE_X14Y11         FDRE                                         r  ScoreCount/ff_instance_1096/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=543, routed)         1.447    38.452    ScoreCount/clk_out
    SLICE_X14Y11         FDRE                                         r  ScoreCount/ff_instance_1096/C
                         clock pessimism              0.564    39.015    
                         clock uncertainty           -0.094    38.921    
    SLICE_X14Y11         FDRE (Setup_fdre_C_CE)      -0.169    38.752    ScoreCount/ff_instance_1096
  -------------------------------------------------------------------
                         required time                         38.752    
                         arrival time                         -14.960    
  -------------------------------------------------------------------
                         slack                                 23.792    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 gate1/runLFSR/bit6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            gate1/runLFSR/bit1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=543, routed)         0.566    -0.615    gate1/runLFSR/clk_out
    SLICE_X13Y43         FDRE                                         r  gate1/runLFSR/bit6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  gate1/runLFSR/bit6/Q
                         net (fo=2, routed)           0.099    -0.375    gate1/runLFSR/bit6_n_0
    SLICE_X12Y43         LUT4 (Prop_lut4_I2_O)        0.045    -0.330 r  gate1/runLFSR/D0/O
                         net (fo=1, routed)           0.000    -0.330    gate1/runLFSR/D0__0
    SLICE_X12Y43         FDRE                                         r  gate1/runLFSR/bit1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=543, routed)         0.836    -0.854    gate1/runLFSR/clk_out
    SLICE_X12Y43         FDRE                                         r  gate1/runLFSR/bit1/C
                         clock pessimism              0.251    -0.602    
    SLICE_X12Y43         FDRE (Hold_fdre_C_D)         0.120    -0.482    gate1/runLFSR/bit1
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 gate2/pickPosition/bit[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            gate2/choosePos/bit[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.296%)  route 0.113ns (37.704%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=543, routed)         0.561    -0.620    gate2/pickPosition/clk_out
    SLICE_X9Y33          FDRE                                         r  gate2/pickPosition/bit[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  gate2/pickPosition/bit[0]/Q
                         net (fo=5, routed)           0.113    -0.367    gate2/pickPosition/newPos[0]
    SLICE_X8Y33          LUT5 (Prop_lut5_I4_O)        0.045    -0.322 r  gate2/pickPosition/bit[0]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.322    gate2/choosePos/HPosition[0]
    SLICE_X8Y33          FDRE                                         r  gate2/choosePos/bit[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=543, routed)         0.829    -0.861    gate2/choosePos/clk_out
    SLICE_X8Y33          FDRE                                         r  gate2/choosePos/bit[0]/C
                         clock pessimism              0.253    -0.607    
    SLICE_X8Y33          FDRE (Hold_fdre_C_D)         0.120    -0.487    gate2/choosePos/bit[0]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 GateUP6/ff_instance_1101/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GateUP6/ff_instance_1161/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.749%)  route 0.125ns (40.251%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=543, routed)         0.589    -0.592    GateUP6/clk_out
    SLICE_X7Y36          FDRE                                         r  GateUP6/ff_instance_1101/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  GateUP6/ff_instance_1101/Q
                         net (fo=8, routed)           0.125    -0.326    GateUP6/ff_instance_1189_0[6]
    SLICE_X6Y36          LUT6 (Prop_lut6_I4_O)        0.045    -0.281 r  GateUP6/ff_instance_1161_i_1__15/O
                         net (fo=1, routed)           0.000    -0.281    GateUP6/D_10
    SLICE_X6Y36          FDRE                                         r  GateUP6/ff_instance_1161/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=543, routed)         0.859    -0.831    GateUP6/clk_out
    SLICE_X6Y36          FDRE                                         r  GateUP6/ff_instance_1161/C
                         clock pessimism              0.251    -0.579    
    SLICE_X6Y36          FDRE (Hold_fdre_C_D)         0.121    -0.458    GateUP6/ff_instance_1161
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 GateUP4/ff_instance_1100/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GateUP4/ff_instance_1112/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.709%)  route 0.126ns (40.291%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=543, routed)         0.562    -0.619    GateUP4/clk_out
    SLICE_X9Y14          FDRE                                         r  GateUP4/ff_instance_1100/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y14          FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  GateUP4/ff_instance_1100/Q
                         net (fo=9, routed)           0.126    -0.353    GateUP4/ff_instance_1189_0[5]
    SLICE_X8Y14          LUT6 (Prop_lut6_I4_O)        0.045    -0.308 r  GateUP4/ff_instance_1112_i_1__11/O
                         net (fo=1, routed)           0.000    -0.308    GateUP4/D_9
    SLICE_X8Y14          FDRE                                         r  GateUP4/ff_instance_1112/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=543, routed)         0.831    -0.859    GateUP4/clk_out
    SLICE_X8Y14          FDRE                                         r  GateUP4/ff_instance_1112/C
                         clock pessimism              0.252    -0.606    
    SLICE_X8Y14          FDRE (Hold_fdre_C_D)         0.121    -0.485    GateUP4/ff_instance_1112
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 gate5/runLFSR/bit6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            gate5/runLFSR/bit7/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=543, routed)         0.593    -0.588    gate5/runLFSR/clk_out
    SLICE_X5Y44          FDRE                                         r  gate5/runLFSR/bit6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  gate5/runLFSR/bit6/Q
                         net (fo=2, routed)           0.119    -0.328    gate5/runLFSR/bit6_n_0
    SLICE_X5Y43          FDRE                                         r  gate5/runLFSR/bit7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=543, routed)         0.864    -0.826    gate5/runLFSR/clk_out
    SLICE_X5Y43          FDRE                                         r  gate5/runLFSR/bit7/C
                         clock pessimism              0.253    -0.572    
    SLICE_X5Y43          FDRE (Hold_fdre_C_D)         0.066    -0.506    gate5/runLFSR/bit7
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 gate2/runLFSR/bit4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            gate2/bit[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.212ns (69.227%)  route 0.094ns (30.773%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=543, routed)         0.565    -0.616    gate2/runLFSR/clk_out
    SLICE_X8Y42          FDRE                                         r  gate2/runLFSR/bit4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  gate2/runLFSR/bit4/Q
                         net (fo=3, routed)           0.094    -0.358    gate2/selRnd/bit4[1]
    SLICE_X9Y42          LUT2 (Prop_lut2_I0_O)        0.048    -0.310 r  gate2/selRnd/bit[5]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.310    gate2/rndGap[5]
    SLICE_X9Y42          FDRE                                         r  gate2/bit[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=543, routed)         0.835    -0.855    gate2/clk_out
    SLICE_X9Y42          FDRE                                         r  gate2/bit[5]/C
                         clock pessimism              0.251    -0.603    
    SLICE_X9Y42          FDRE (Hold_fdre_C_D)         0.107    -0.496    gate2/bit[5]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 gate7/runLFSR/bit4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            gate7/runLFSR/bit5/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.831%)  route 0.136ns (49.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=543, routed)         0.591    -0.590    gate7/runLFSR/clk_out
    SLICE_X1Y14          FDRE                                         r  gate7/runLFSR/bit4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  gate7/runLFSR/bit4/Q
                         net (fo=3, routed)           0.136    -0.313    gate7/runLFSR/D[2]
    SLICE_X0Y14          FDRE                                         r  gate7/runLFSR/bit5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=543, routed)         0.861    -0.829    gate7/runLFSR/clk_out
    SLICE_X0Y14          FDRE                                         r  gate7/runLFSR/bit5/C
                         clock pessimism              0.251    -0.577    
    SLICE_X0Y14          FDRE (Hold_fdre_C_D)         0.070    -0.507    gate7/runLFSR/bit5
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 gate5/runLFSR/bit1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            gate5/runLFSR/bit2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.259%)  route 0.140ns (49.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=543, routed)         0.593    -0.588    gate5/runLFSR/clk_out
    SLICE_X5Y43          FDRE                                         r  gate5/runLFSR/bit1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  gate5/runLFSR/bit1/Q
                         net (fo=3, routed)           0.140    -0.308    gate5/runLFSR/D[0]
    SLICE_X5Y45          FDRE                                         r  gate5/runLFSR/bit2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=543, routed)         0.864    -0.826    gate5/runLFSR/clk_out
    SLICE_X5Y45          FDRE                                         r  gate5/runLFSR/bit2/C
                         clock pessimism              0.253    -0.572    
    SLICE_X5Y45          FDRE (Hold_fdre_C_D)         0.070    -0.502    gate5/runLFSR/bit2
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 gate2/runLFSR/bit4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            gate2/bit[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.923%)  route 0.094ns (31.077%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=543, routed)         0.565    -0.616    gate2/runLFSR/clk_out
    SLICE_X8Y42          FDRE                                         r  gate2/runLFSR/bit4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.164    -0.452 f  gate2/runLFSR/bit4/Q
                         net (fo=3, routed)           0.094    -0.358    gate2/selRnd/bit4[1]
    SLICE_X9Y42          LUT2 (Prop_lut2_I1_O)        0.045    -0.313 r  gate2/selRnd/bit[4]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.313    gate2/rndGap[4]
    SLICE_X9Y42          FDRE                                         r  gate2/bit[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=543, routed)         0.835    -0.855    gate2/clk_out
    SLICE_X9Y42          FDRE                                         r  gate2/bit[4]/C
                         clock pessimism              0.251    -0.603    
    SLICE_X9Y42          FDRE (Hold_fdre_C_D)         0.091    -0.512    gate2/bit[4]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 gate2/runLFSR/bit7/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            gate2/runLFSR/bit1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.056%)  route 0.073ns (22.944%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=543, routed)         0.566    -0.615    gate2/runLFSR/clk_out
    SLICE_X8Y43          FDRE                                         r  gate2/runLFSR/bit7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.148    -0.467 r  gate2/runLFSR/bit7/Q
                         net (fo=2, routed)           0.073    -0.394    gate2/runLFSR/bit7_n_0
    SLICE_X8Y43          LUT4 (Prop_lut4_I3_O)        0.098    -0.296 r  gate2/runLFSR/D0/O
                         net (fo=1, routed)           0.000    -0.296    gate2/runLFSR/D0__0
    SLICE_X8Y43          FDRE                                         r  gate2/runLFSR/bit1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=543, routed)         0.836    -0.854    gate2/runLFSR/clk_out
    SLICE_X8Y43          FDRE                                         r  gate2/runLFSR/bit1/C
                         clock pessimism              0.238    -0.615    
    SLICE_X8Y43          FDRE (Hold_fdre_C_D)         0.120    -0.495    gate2/runLFSR/bit1
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.199    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    not_so_slow/slowclk/XLXI_401/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y42      ColumnCount/count1/ff_instance_1095/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y37      ColumnCount/count1/ff_instance_1096/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y33      ColumnCount/count1/ff_instance_1097/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y42      ColumnCount/count1/ff_instance_1098/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X6Y31      ColumnCount/count3/ff_instance_1095/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X6Y31      ColumnCount/count3/ff_instance_1096/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X6Y31      ColumnCount/count3/ff_instance_1097/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X6Y31      ColumnCount/count3/ff_instance_1098/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y22     gate4/Q3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y24      gate4/choosePos/bit[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y25      gate4/pickPosition/bit[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y24      gate2/Q1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y34      ColumnCount/count4/ff_instance_1095/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X15Y25     GateUP02/ff_instance_1095/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X15Y25     GateUP02/ff_instance_1096/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y24      gate5/Q0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y22     gate5/Q2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X15Y25     GateUP02/ff_instance_1097/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y42      ColumnCount/count1/ff_instance_1095/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y37      ColumnCount/count1/ff_instance_1096/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y37      ColumnCount/count1/ff_instance_1096/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y33      ColumnCount/count1/ff_instance_1097/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y42      ColumnCount/count1/ff_instance_1098/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y31      ColumnCount/count3/ff_instance_1095/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y31      ColumnCount/count3/ff_instance_1095/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y31      ColumnCount/count3/ff_instance_1096/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y31      ColumnCount/count3/ff_instance_1096/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y31      ColumnCount/count3/ff_instance_1097/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    not_so_slow/my_clk_inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT



