# Full-Flow Digital IC Design: From Verilog to GDSII
# æ•°å­—é›†æˆç”µè·¯å…¨æµç¨‹è®¾è®¡ï¼šä» Verilog åˆ° GDSII

[![Course Project](https://img.shields.io/badge/Project-ç”µå­ç§‘å­¦ä¸æŠ€æœ¯ä¸“ä¸šè¯¾ç¨‹è®¾è®¡-blue.svg)](https://github.com/Keyu-Li/Silicon-Flow-0.5um-ASIC)
[![Tech](https://img.shields.io/badge/Tech-Verilog_/_DC_/_Encounter_/_Virtuoso-green.svg)](https://github.com/Keyu-Li/Silicon-Flow-0.5um-ASIC)
[![Process](https://img.shields.io/badge/Process-CSMC_0.5Î¼m_DPTM-orange.svg)](https://github.com/Keyu-Li/Silicon-Flow-0.5um-ASIC)
[![License](https://img.shields.io/badge/License-MIT-yellow.svg)](LICENSE)

This repository showcases a complete digital ASIC design flow based on the **CSMC 0.5Î¼m** process node. The project covers the entire implementation path from Verilog source code to physical layout verification.

æœ¬é¡¹ç›®å±•ç¤ºäº†åŸºäº **ä¸Šå (CSMC) 0.5Î¼m** å·¥è‰ºèŠ‚ç‚¹çš„å®Œæ•´æ•°å­— ASIC è®¾è®¡æµç¨‹ã€‚æ¶µç›–äº†ä» Verilog æºä»£ç åˆ°ç‰©ç†ç‰ˆå›¾éªŒè¯çš„å…¨è¿‡ç¨‹å®ç°ã€‚

---

## ğŸ‘¤ Author ä¿¡æ¯
- **Name/å§“å:** Keyu Li (æç§‘ç‘œ)
- **Supervised by/æŒ‡å¯¼æ•™å¸ˆ:** Jincheng Li (æé‡‘åŸ)

---

## ğŸ›  EDA Tools & Tech Stack | å·¥å…·é“¾ä¸æŠ€æœ¯æ ˆ
| Phase / é˜¶æ®µ | Tools / å·¥å…· | Description / æè¿° |
| :--- | :--- | :--- |
| **Logic Synthesis** | Synopsys Design Vision | RTL to Gate-level Netlist é€»è¾‘ç»¼åˆ |
| **STA** | Synopsys PrimeTime | Timing Analysis & Verification é™æ€æ—¶åºåˆ†æ |
| **P&R (Back-end)** | Cadence Encounter | Place and Route è‡ªåŠ¨å¸ƒå±€å¸ƒçº¿ |
| **Physical Verification** | Cadence Virtuoso | DRC & LVS Check ç‰©ç†éªŒè¯ |
| **Process Node** | CSMC 0.5Î¼m | Dual-Poly Three-Metal (DPTM) å·¥è‰º |

---

## ğŸš€ Design Flow Overview | è®¾è®¡æµç¨‹æ¦‚è§ˆ

### 1. Logic Synthesis & Constraints (é€»è¾‘ç»¼åˆ)
- **Module Structure:** `top.v` (Wrapper), `data_pro.v`, `data_sw.v`.
- **Target Frequency:** 10 MHz (Clock period = 100ns).
- **Result:** Converted RTL behavioral description into a technology-mapped gate-level netlist using specialized scripts.
- **ç»“æœ:** å°† RTL è¡Œä¸ºçº§æè¿°è½¬æ¢ä¸ºæ˜ å°„åˆ°å·¥è‰ºåº“çš„é—¨çº§ç½‘è¡¨ï¼Œé€šè¿‡è„šæœ¬ç¡®ä¿é€»è¾‘ç¬¦åˆæ—¶åºçº¦æŸã€‚
#### Synthesis Timing Report (Slack Analysis) | ç»¼åˆæ—¶åºæŠ¥å‘Š
<div align="center">
<img src="./images/synthesis_timing_slack.png" alt="ç»¼åˆæ—¶åºæŠ¥å‘Š" width="50%"/>
</div>

> *Figure 1: Timing slack check under Worst Case conditions, confirming setup time compliance.*

### 2. Static Timing Analysis (é™æ€æ—¶åºåˆ†æ)
- Performed **Pre-layout STA** using PrimeTime with "Worst Case" library conditions.
- Validated setup and hold times to ensure zero violations before physical implementation.
- ä½¿ç”¨ PrimeTime åœ¨æœ€å·®å·¥å†µåº“ä¸‹è¿›è¡Œåˆ†æã€‚éªŒè¯å»ºç«‹æ—¶é—´å’Œä¿æŒæ—¶é—´ï¼Œç¡®ä¿åœ¨ç‰©ç†å®ç°å‰æ— æ—¶åºè¿ä¾‹ã€‚

### 3. Automatic Place and Route (è‡ªåŠ¨å¸ƒå±€å¸ƒçº¿)
- Managed floorplanning, power ring/stripe routing, and standard cell placement in Encounter.
- Generated the physical netlist and DEF files for layout extraction.
- åœ¨ Encounter ä¸­å®Œæˆè§„åˆ’å¸ƒçº¿ã€ç”µæºç¯è·¯è®¾ç½®åŠæ ‡å‡†å•å…ƒå¸ƒå±€ã€‚ç”Ÿæˆç‰©ç†ç½‘è¡¨åŠç›¸å…³ DEF æ–‡ä»¶ç”¨äºç‰ˆå›¾æå–ã€‚

### 4. Physical Verification (ç‰©ç†éªŒè¯)
- **DRC (Design Rule Check):** Fixed metal-to-via spacing violations by manually adjusting metal widths in Virtuoso.
- **LVS (Layout vs. Schematic):** Converted the Encounter netlist to CDL format using `v2lvs` scripts and achieved a match with the physical layout.
- **DRC (è®¾è®¡è§„åˆ™æ£€æŸ¥):** æ‰‹åŠ¨ä¿®å¤äº†å­”ä¸é‡‘å±é—´è·ä¸è¶³çš„é”™è¯¯ã€‚
- **LVS (ç‰ˆå›¾ä¸€è‡´æ€§æ£€æŸ¥):** ä½¿ç”¨ `v2lvs` è„šæœ¬å°†ç½‘è¡¨è½¬ä¸º CDL æ ¼å¼ï¼Œæœ€ç»ˆç‰ˆå›¾ä¸åŸç†å›¾å®Œç¾åŒ¹é…ã€‚

---

## ğŸ“ˆ Key Results | å…³é”®ç»“æœ
- [x] **Timing Closure:** All paths achieved positive slack. (æ—¶åºæ”¶æ•›)
- [x] **DRC Clean:** Passed all design rules. (é€šè¿‡ç‰©ç†è§„åˆ™æ£€æŸ¥)
- [x] **LVS Clean:** Layout perfectly matches the netlist. (é€šè¿‡ä¸€è‡´æ€§æ£€æŸ¥)

## ğŸ“ Reflections | å®éªŒå¿ƒå¾—
Successfully navigated the complex ASIC design cycle. Key challenges addressed included script path debugging and resolving geometry violations during the DRC phase, deepening my understanding of the relationship between logical gates and physical silicon.
æˆåŠŸå®è·µäº†å¤æ‚çš„ ASIC è®¾è®¡å‘¨æœŸã€‚è§£å†³äº†è„šæœ¬è·¯å¾„è°ƒè¯•åŠ DRC é˜¶æ®µçš„å‡ ä½•è¿ä¾‹é—®é¢˜ï¼ŒåŠ æ·±äº†å¯¹é€»è¾‘é—¨ä¸ç‰©ç†ç¡…ç‰‡ä¹‹é—´æ˜ å°„å…³ç³»çš„ç†è§£ã€‚

---
*Last updated: 2024-10-31*
