digraph "CFG for '_Z6DstanhidPKdS0_Pd' function" {
	label="CFG for '_Z6DstanhidPKdS0_Pd' function";

	Node0x5a15290 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%5:\l  %6 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %7 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %8 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %9 = getelementptr i8, i8 addrspace(4)* %8, i64 4\l  %10 = bitcast i8 addrspace(4)* %9 to i16 addrspace(4)*\l  %11 = load i16, i16 addrspace(4)* %10, align 4, !range !5, !invariant.load !6\l  %12 = zext i16 %11 to i32\l  %13 = mul i32 %7, %12\l  %14 = add i32 %13, %6\l  %15 = icmp slt i32 %14, %0\l  br i1 %15, label %16, label %30\l|{<s0>T|<s1>F}}"];
	Node0x5a15290:s0 -> Node0x5a17160;
	Node0x5a15290:s1 -> Node0x5a171f0;
	Node0x5a17160 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%16:\l16:                                               \l  %17 = sext i32 %14 to i64\l  %18 = getelementptr inbounds double, double addrspace(1)* %2, i64 %17\l  %19 = load double, double addrspace(1)* %18, align 8, !tbaa !7,\l... !amdgpu.noclobber !6\l  %20 = fmul contract double %19, %1\l  %21 = getelementptr inbounds double, double addrspace(1)* %3, i64 %17\l  %22 = load double, double addrspace(1)* %21, align 8, !tbaa !7,\l... !amdgpu.noclobber !6\l  %23 = fdiv contract double %22, %1\l  %24 = fmul contract double %23, %23\l  %25 = fsub contract double 1.000000e+00, %24\l  %26 = fmul contract double %20, %25\l  %27 = getelementptr inbounds double, double addrspace(1)* %4, i64 %17\l  %28 = load double, double addrspace(1)* %27, align 8, !tbaa !7,\l... !amdgpu.noclobber !6\l  %29 = fadd contract double %28, %26\l  store double %29, double addrspace(1)* %27, align 8, !tbaa !7\l  br label %30\l}"];
	Node0x5a17160 -> Node0x5a171f0;
	Node0x5a171f0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%30:\l30:                                               \l  ret void\l}"];
}
