ARM GAS  /tmp/ccu8syyI.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"tim.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.MX_TIM4_Init,"ax",%progbits
  16              		.align	1
  17              		.global	MX_TIM4_Init
  18              		.syntax unified
  19              		.thumb
  20              		.thumb_func
  21              		.fpu softvfp
  23              	MX_TIM4_Init:
  24              	.LFB64:
  25              		.file 1 "Src/tim.c"
   1:Src/tim.c     **** /**
   2:Src/tim.c     ****   ******************************************************************************
   3:Src/tim.c     ****   * File Name          : TIM.c
   4:Src/tim.c     ****   * Description        : This file provides code for the configuration
   5:Src/tim.c     ****   *                      of the TIM instances.
   6:Src/tim.c     ****   ******************************************************************************
   7:Src/tim.c     ****   ** This notice applies to any and all portions of this file
   8:Src/tim.c     ****   * that are not between comment pairs USER CODE BEGIN and
   9:Src/tim.c     ****   * USER CODE END. Other portions of this file, whether 
  10:Src/tim.c     ****   * inserted by the user or by software development tools
  11:Src/tim.c     ****   * are owned by their respective copyright owners.
  12:Src/tim.c     ****   *
  13:Src/tim.c     ****   * COPYRIGHT(c) 2017 STMicroelectronics
  14:Src/tim.c     ****   *
  15:Src/tim.c     ****   * Redistribution and use in source and binary forms, with or without modification,
  16:Src/tim.c     ****   * are permitted provided that the following conditions are met:
  17:Src/tim.c     ****   *   1. Redistributions of source code must retain the above copyright notice,
  18:Src/tim.c     ****   *      this list of conditions and the following disclaimer.
  19:Src/tim.c     ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  20:Src/tim.c     ****   *      this list of conditions and the following disclaimer in the documentation
  21:Src/tim.c     ****   *      and/or other materials provided with the distribution.
  22:Src/tim.c     ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  23:Src/tim.c     ****   *      may be used to endorse or promote products derived from this software
  24:Src/tim.c     ****   *      without specific prior written permission.
  25:Src/tim.c     ****   *
  26:Src/tim.c     ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  27:Src/tim.c     ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  28:Src/tim.c     ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  29:Src/tim.c     ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  30:Src/tim.c     ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  31:Src/tim.c     ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  32:Src/tim.c     ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  33:Src/tim.c     ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
ARM GAS  /tmp/ccu8syyI.s 			page 2


  34:Src/tim.c     ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  35:Src/tim.c     ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  36:Src/tim.c     ****   *
  37:Src/tim.c     ****   ******************************************************************************
  38:Src/tim.c     ****   */
  39:Src/tim.c     **** 
  40:Src/tim.c     **** /* Includes ------------------------------------------------------------------*/
  41:Src/tim.c     **** #include "tim.h"
  42:Src/tim.c     **** 
  43:Src/tim.c     **** /* USER CODE BEGIN 0 */
  44:Src/tim.c     **** 
  45:Src/tim.c     **** /* USER CODE END 0 */
  46:Src/tim.c     **** 
  47:Src/tim.c     **** TIM_HandleTypeDef htim4;
  48:Src/tim.c     **** 
  49:Src/tim.c     **** 
  50:Src/tim.c     **** /* TIM4 init function */
  51:Src/tim.c     **** void MX_TIM4_Init(void)
  52:Src/tim.c     **** {
  26              		.loc 1 52 0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 24
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30 0000 00B5     		push	{lr}
  31              	.LCFI0:
  32              		.cfi_def_cfa_offset 4
  33              		.cfi_offset 14, -4
  34 0002 87B0     		sub	sp, sp, #28
  35              	.LCFI1:
  36              		.cfi_def_cfa_offset 32
  53:Src/tim.c     ****   TIM_ClockConfigTypeDef sClockSourceConfig;
  54:Src/tim.c     ****   TIM_MasterConfigTypeDef sMasterConfig;
  55:Src/tim.c     **** 
  56:Src/tim.c     ****   htim4.Instance = TIM4;
  37              		.loc 1 56 0
  38 0004 1A48     		ldr	r0, .L9
  39 0006 1B4B     		ldr	r3, .L9+4
  40 0008 0360     		str	r3, [r0]
  57:Src/tim.c     ****   htim4.Init.Prescaler = 16000;
  41              		.loc 1 57 0
  42 000a 4FF47A53 		mov	r3, #16000
  43 000e 4360     		str	r3, [r0, #4]
  58:Src/tim.c     ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
  44              		.loc 1 58 0
  45 0010 0023     		movs	r3, #0
  46 0012 8360     		str	r3, [r0, #8]
  59:Src/tim.c     ****   htim4.Init.Period = 1000;
  47              		.loc 1 59 0
  48 0014 4FF47A72 		mov	r2, #1000
  49 0018 C260     		str	r2, [r0, #12]
  60:Src/tim.c     ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  50              		.loc 1 60 0
  51 001a 0361     		str	r3, [r0, #16]
  61:Src/tim.c     ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
  52              		.loc 1 61 0
  53 001c FFF7FEFF 		bl	HAL_TIM_Base_Init
  54              	.LVL0:
ARM GAS  /tmp/ccu8syyI.s 			page 3


  55 0020 B0B9     		cbnz	r0, .L6
  56              	.L2:
  62:Src/tim.c     ****   {
  63:Src/tim.c     ****     _Error_Handler(__FILE__, __LINE__);
  64:Src/tim.c     ****   }
  65:Src/tim.c     **** 
  66:Src/tim.c     ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  57              		.loc 1 66 0
  58 0022 06A9     		add	r1, sp, #24
  59 0024 4FF48053 		mov	r3, #4096
  60 0028 41F8103D 		str	r3, [r1, #-16]!
  67:Src/tim.c     ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
  61              		.loc 1 67 0
  62 002c 1048     		ldr	r0, .L9
  63 002e FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
  64              	.LVL1:
  65 0032 90B9     		cbnz	r0, .L7
  66              	.L3:
  68:Src/tim.c     ****   {
  69:Src/tim.c     ****     _Error_Handler(__FILE__, __LINE__);
  70:Src/tim.c     ****   }
  71:Src/tim.c     **** 
  72:Src/tim.c     ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  67              		.loc 1 72 0
  68 0034 0023     		movs	r3, #0
  69 0036 0093     		str	r3, [sp]
  73:Src/tim.c     ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  70              		.loc 1 73 0
  71 0038 0193     		str	r3, [sp, #4]
  74:Src/tim.c     ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
  72              		.loc 1 74 0
  73 003a 6946     		mov	r1, sp
  74 003c 0C48     		ldr	r0, .L9
  75 003e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
  76              	.LVL2:
  77 0042 78B9     		cbnz	r0, .L8
  78              	.L4:
  75:Src/tim.c     ****   {
  76:Src/tim.c     ****     _Error_Handler(__FILE__, __LINE__);
  77:Src/tim.c     ****   }
  78:Src/tim.c     ****   HAL_TIM_Base_Start_IT(&htim4);
  79              		.loc 1 78 0
  80 0044 0A48     		ldr	r0, .L9
  81 0046 FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
  82              	.LVL3:
  79:Src/tim.c     **** 
  80:Src/tim.c     **** }
  83              		.loc 1 80 0
  84 004a 07B0     		add	sp, sp, #28
  85              	.LCFI2:
  86              		.cfi_remember_state
  87              		.cfi_def_cfa_offset 4
  88              		@ sp needed
  89 004c 5DF804FB 		ldr	pc, [sp], #4
  90              	.L6:
  91              	.LCFI3:
  92              		.cfi_restore_state
ARM GAS  /tmp/ccu8syyI.s 			page 4


  63:Src/tim.c     ****   }
  93              		.loc 1 63 0
  94 0050 3F21     		movs	r1, #63
  95 0052 0948     		ldr	r0, .L9+8
  96 0054 FFF7FEFF 		bl	_Error_Handler
  97              	.LVL4:
  98 0058 E3E7     		b	.L2
  99              	.L7:
  69:Src/tim.c     ****   }
 100              		.loc 1 69 0
 101 005a 4521     		movs	r1, #69
 102 005c 0648     		ldr	r0, .L9+8
 103 005e FFF7FEFF 		bl	_Error_Handler
 104              	.LVL5:
 105 0062 E7E7     		b	.L3
 106              	.L8:
  76:Src/tim.c     ****   }
 107              		.loc 1 76 0
 108 0064 4C21     		movs	r1, #76
 109 0066 0448     		ldr	r0, .L9+8
 110 0068 FFF7FEFF 		bl	_Error_Handler
 111              	.LVL6:
 112 006c EAE7     		b	.L4
 113              	.L10:
 114 006e 00BF     		.align	2
 115              	.L9:
 116 0070 00000000 		.word	htim4
 117 0074 00080040 		.word	1073743872
 118 0078 00000000 		.word	.LC0
 119              		.cfi_endproc
 120              	.LFE64:
 122              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 123              		.align	1
 124              		.global	HAL_TIM_Base_MspInit
 125              		.syntax unified
 126              		.thumb
 127              		.thumb_func
 128              		.fpu softvfp
 130              	HAL_TIM_Base_MspInit:
 131              	.LFB65:
  81:Src/tim.c     **** 
  82:Src/tim.c     **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
  83:Src/tim.c     **** {
 132              		.loc 1 83 0
 133              		.cfi_startproc
 134              		@ args = 0, pretend = 0, frame = 8
 135              		@ frame_needed = 0, uses_anonymous_args = 0
 136              	.LVL7:
  84:Src/tim.c     **** 
  85:Src/tim.c     ****   if(tim_baseHandle->Instance==TIM4)
 137              		.loc 1 85 0
 138 0000 0268     		ldr	r2, [r0]
 139 0002 0E4B     		ldr	r3, .L18
 140 0004 9A42     		cmp	r2, r3
 141 0006 00D0     		beq	.L17
 142 0008 7047     		bx	lr
 143              	.L17:
ARM GAS  /tmp/ccu8syyI.s 			page 5


  83:Src/tim.c     **** 
 144              		.loc 1 83 0
 145 000a 00B5     		push	{lr}
 146              	.LCFI4:
 147              		.cfi_def_cfa_offset 4
 148              		.cfi_offset 14, -4
 149 000c 83B0     		sub	sp, sp, #12
 150              	.LCFI5:
 151              		.cfi_def_cfa_offset 16
 152              	.LBB2:
  86:Src/tim.c     ****   {
  87:Src/tim.c     ****   /* USER CODE BEGIN TIM4_MspInit 0 */
  88:Src/tim.c     **** 
  89:Src/tim.c     ****   /* USER CODE END TIM4_MspInit 0 */
  90:Src/tim.c     ****     /* Peripheral clock enable */
  91:Src/tim.c     ****     __HAL_RCC_TIM4_CLK_ENABLE();
 153              		.loc 1 91 0
 154 000e 03F50233 		add	r3, r3, #133120
 155 0012 DA69     		ldr	r2, [r3, #28]
 156 0014 42F00402 		orr	r2, r2, #4
 157 0018 DA61     		str	r2, [r3, #28]
 158 001a DB69     		ldr	r3, [r3, #28]
 159 001c 03F00403 		and	r3, r3, #4
 160 0020 0193     		str	r3, [sp, #4]
 161 0022 019B     		ldr	r3, [sp, #4]
 162              	.LBE2:
  92:Src/tim.c     **** 
  93:Src/tim.c     ****     /* TIM4 interrupt Init */
  94:Src/tim.c     ****     HAL_NVIC_SetPriority(TIM4_IRQn, 1, 1);
 163              		.loc 1 94 0
 164 0024 0122     		movs	r2, #1
 165 0026 1146     		mov	r1, r2
 166 0028 1E20     		movs	r0, #30
 167              	.LVL8:
 168 002a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 169              	.LVL9:
  95:Src/tim.c     ****     HAL_NVIC_EnableIRQ(TIM4_IRQn);
 170              		.loc 1 95 0
 171 002e 1E20     		movs	r0, #30
 172 0030 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 173              	.LVL10:
  96:Src/tim.c     ****   /* USER CODE BEGIN TIM4_MspInit 1 */
  97:Src/tim.c     **** 
  98:Src/tim.c     ****   /* USER CODE END TIM4_MspInit 1 */
  99:Src/tim.c     ****   }
 100:Src/tim.c     **** }
 174              		.loc 1 100 0
 175 0034 03B0     		add	sp, sp, #12
 176              	.LCFI6:
 177              		.cfi_def_cfa_offset 4
 178              		@ sp needed
 179 0036 5DF804FB 		ldr	pc, [sp], #4
 180              	.L19:
 181 003a 00BF     		.align	2
 182              	.L18:
 183 003c 00080040 		.word	1073743872
 184              		.cfi_endproc
ARM GAS  /tmp/ccu8syyI.s 			page 6


 185              	.LFE65:
 187              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 188              		.align	1
 189              		.global	HAL_TIM_Base_MspDeInit
 190              		.syntax unified
 191              		.thumb
 192              		.thumb_func
 193              		.fpu softvfp
 195              	HAL_TIM_Base_MspDeInit:
 196              	.LFB66:
 101:Src/tim.c     **** 
 102:Src/tim.c     **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 103:Src/tim.c     **** {
 197              		.loc 1 103 0
 198              		.cfi_startproc
 199              		@ args = 0, pretend = 0, frame = 0
 200              		@ frame_needed = 0, uses_anonymous_args = 0
 201              	.LVL11:
 202 0000 08B5     		push	{r3, lr}
 203              	.LCFI7:
 204              		.cfi_def_cfa_offset 8
 205              		.cfi_offset 3, -8
 206              		.cfi_offset 14, -4
 104:Src/tim.c     **** 
 105:Src/tim.c     ****   if(tim_baseHandle->Instance==TIM4)
 207              		.loc 1 105 0
 208 0002 0268     		ldr	r2, [r0]
 209 0004 064B     		ldr	r3, .L24
 210 0006 9A42     		cmp	r2, r3
 211 0008 00D0     		beq	.L23
 212              	.LVL12:
 213              	.L20:
 106:Src/tim.c     ****   {
 107:Src/tim.c     ****   /* USER CODE BEGIN TIM4_MspDeInit 0 */
 108:Src/tim.c     **** 
 109:Src/tim.c     ****   /* USER CODE END TIM4_MspDeInit 0 */
 110:Src/tim.c     ****     /* Peripheral clock disable */
 111:Src/tim.c     ****     __HAL_RCC_TIM4_CLK_DISABLE();
 112:Src/tim.c     **** 
 113:Src/tim.c     ****     /* TIM4 interrupt Deinit */
 114:Src/tim.c     ****     HAL_NVIC_DisableIRQ(TIM4_IRQn);
 115:Src/tim.c     ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 116:Src/tim.c     **** 
 117:Src/tim.c     ****   /* USER CODE END TIM4_MspDeInit 1 */
 118:Src/tim.c     ****   }
 119:Src/tim.c     **** } 
 214              		.loc 1 119 0
 215 000a 08BD     		pop	{r3, pc}
 216              	.LVL13:
 217              	.L23:
 111:Src/tim.c     **** 
 218              		.loc 1 111 0
 219 000c 054A     		ldr	r2, .L24+4
 220 000e D369     		ldr	r3, [r2, #28]
 221 0010 23F00403 		bic	r3, r3, #4
 222 0014 D361     		str	r3, [r2, #28]
 114:Src/tim.c     ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
ARM GAS  /tmp/ccu8syyI.s 			page 7


 223              		.loc 1 114 0
 224 0016 1E20     		movs	r0, #30
 225              	.LVL14:
 226 0018 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 227              	.LVL15:
 228              		.loc 1 119 0
 229 001c F5E7     		b	.L20
 230              	.L25:
 231 001e 00BF     		.align	2
 232              	.L24:
 233 0020 00080040 		.word	1073743872
 234 0024 00100240 		.word	1073876992
 235              		.cfi_endproc
 236              	.LFE66:
 238              		.comm	htim4,60,4
 239              		.section	.rodata.MX_TIM4_Init.str1.4,"aMS",%progbits,1
 240              		.align	2
 241              	.LC0:
 242 0000 5372632F 		.ascii	"Src/tim.c\000"
 242      74696D2E 
 242      6300
 243              		.text
 244              	.Letext0:
 245              		.file 2 "/usr/arm-none-eabi/include/machine/_default_types.h"
 246              		.file 3 "/usr/arm-none-eabi/include/sys/_stdint.h"
 247              		.file 4 "Drivers/CMSIS/Include/core_cm3.h"
 248              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h"
 249              		.file 6 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 250              		.file 7 "/usr/arm-none-eabi/include/sys/lock.h"
 251              		.file 8 "/usr/arm-none-eabi/include/sys/_types.h"
 252              		.file 9 "/usr/lib/gcc/arm-none-eabi/7.1.0/include/stddef.h"
 253              		.file 10 "/usr/arm-none-eabi/include/sys/reent.h"
 254              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 255              		.file 12 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 256              		.file 13 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 257              		.file 14 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim_ex.h"
 258              		.file 15 "Inc/tim.h"
 259              		.file 16 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
ARM GAS  /tmp/ccu8syyI.s 			page 8


DEFINED SYMBOLS
                            *ABS*:0000000000000000 tim.c
     /tmp/ccu8syyI.s:16     .text.MX_TIM4_Init:0000000000000000 $t
     /tmp/ccu8syyI.s:23     .text.MX_TIM4_Init:0000000000000000 MX_TIM4_Init
     /tmp/ccu8syyI.s:116    .text.MX_TIM4_Init:0000000000000070 $d
                            *COM*:000000000000003c htim4
     /tmp/ccu8syyI.s:123    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/ccu8syyI.s:130    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/ccu8syyI.s:183    .text.HAL_TIM_Base_MspInit:000000000000003c $d
     /tmp/ccu8syyI.s:188    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
     /tmp/ccu8syyI.s:195    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
     /tmp/ccu8syyI.s:233    .text.HAL_TIM_Base_MspDeInit:0000000000000020 $d
     /tmp/ccu8syyI.s:240    .rodata.MX_TIM4_Init.str1.4:0000000000000000 $d
                     .debug_frame:0000000000000010 $d

UNDEFINED SYMBOLS
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_Base_Start_IT
_Error_Handler
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
