
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% REFERENCIAS DE PAPERS Y FUENTES DE CONOCIMIENTO %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

@misc{machetti2024xheep,
  title={X-HEEP: An Open-Source, Configurable and Extendible RISC-V Microcontroller for the Exploration of Ultra-Low-Power Edge Accelerators},
  author={Simone Machetti and Pasquale Davide Schiavone and Thomas Christoph Müller and Miguel Peón-Quirós and David Atienza},
  year={2024},
  eprint={2401.05548},
  archivePrefix={arXiv},
  primaryClass={cs.AR}
}

@Misc{metodologiasHW,
  author = {R.J Schweers},
  title = {Metodologías de diseño de hardware}, 
  year = {2002},
  howpublished = { Recurso web:
  \url{https://sedici.unlp.edu.ar/bitstream/handle/10915/3835/2_-_Metodolog%C3%ADas_de_dise%C3%B1o_de_hardware.pdf?sequence=4&isAllowed=y}},
  note = {Documento PDF, Universidad de la Plata. Accedido: 10-08-2025}
}

@Misc{disenoHW,
  author = {Ormarys Jimenez},
  title = {¿Qué es Diseño de Software y Hardware?}, 
  year = {2023},
  howpublished = { Recurso web:
  \url{https://www.iutepi.edu/que-es-diseno-de-software-y-hardware/#:~:text=En%20pocas%20palabras%2C%20se%20refiere%20al%20proceso,PCB%2C%20cables%2C%20resistencias%2C%20capacitores%20y%20mucho%20m%C3%A1s}},
  note = {Accedido: 12-08-2025}
}

@book{weste2015cmos,
  title={CMOS VLSI Design : A circuits and systems perspective},
  author={Weste, N.H.E. and Harris, D.},
  isbn={9789332559042},
  url={https://books.google.es/books?id=0RAwDwAAQBAJ},
  year={2015},
  publisher={Pearson}
}

@book{harris2021digital,
  title={Digital Design and Computer Architecture, RISC-V Edition},
  author={Harris, S. and Harris, D.},
  isbn={9780128200643},
  lccn={2021932691},
  url={https://books.google.es/books?id=g34yzgEACAAJ},
  year={2021},
  publisher={Elsevier Science}
}

@Misc{resetTechniques,
  author = {Intel Corporation},
  title = {AN 917: Reset Design Techniques for Hyperflex Architecture FPGAs}, 
  year = {2021},
  howpublished = { Recurso web:
  \url{https://www.intel.com/programmable/technical-pdfs/683539.pdf}},
  note = {Documento PDF. Accedido: 14-08-2025}
}

@Misc{metodologiaGestion,
  author = {ISDI},
  title = {Qué es PMBOK en gestión de proyectos}, 
  year = {2023},
  howpublished = { Recurso web:
  \url{https://www.isdi.education/es/blog/que-es-pmbok-en-gestion-de-proyectos}},
  note = {Accedido: 14-08-2025}
}

@Misc{metodologiaFernando,
  author = {Fernando Rincón},
  title = {Microsof Stream - Metodología}, 
  year = {2024},
  howpublished = { Recurso web:
  \url{https://pruebasaluuclm-my.sharepoint.com/personal/fernando_rincon_uclm_es/_layouts/15/stream.aspx?id=%2Fpersonal%2Ffernando%5Frincon%5Fuclm%5Fes%2FDocuments%2Fmaster%2Fmetodologia%2Emp4&ga=1&referrer=StreamWebApp%2EWeb&referrerScenario=AddressBarCopied%2Eview%2E121e8790%2Daeb0%2D4659%2Da548%2Dc3808491aa3a}},
  note = {Vídeo de metodologías EDA. Accedido: 14-08-2025}
}

@Misc{moduloRTL,
  author = {ISDI},
  title = {RTL Verilog}, 
  year = {2023},
  howpublished = { Recurso web:
  \url{https://www.doulos.com/knowhow/verilog/rtl-verilog/}},
  note = {Accedido: 14-08-2025}
}

@Misc{moduloIP,
  author = {Rahul Awati},
  title = {What is an intellectual property core (IP core)?}, 
  year = {2022},
  howpublished = { Recurso web:
  \url{https://www.techtarget.com/whatis/definition/IP-core-intellectual-property-core}},
  note = {TechTarget. Accedido: 14-08-2025}
}

@Misc{infoHLS,
  author = {Semiconductor Engineering},
  title = {High-Level Synthesis (HLS)}, 
  year = {2022},
  howpublished = { Recurso web:
  \url{https://semiengineering.com/knowledge_centers/eda-design/verification/high-level-synthesis}},
  note = {Accedido: 14-08-2025}
}

@Misc{ventajasHLS,
  author = {Frank Toshioka},
  title = {Beneficios del HLS}, 
  year = {2022},
  howpublished = { Recurso web:
  \url{https://es.linkedin.com/advice/1/what-advantages-disadvantages-using-high-level?lang=es&lang=es&contributionUrn=urn%3Ali%3Acomment%3A%28articleSegment%3A%28urn%3Ali%3AlinkedInArticle%3A7046538086146580481%2C7046538089065787392%29%2C7169942824606535681%29&articleSegmentUrn=urn%3Ali%3AarticleSegment%3A%28urn%3Ali%3AlinkedInArticle%3A7046538086146580481%2C7046538089065787392%29&dashContributionUrn=urn%3Ali%3Afsd_comment%3A%287169942824606535681%2CarticleSegment%3A%28urn%3Ali%3AlinkedInArticle%3A7046538086146580481%2C7046538089065787392%29%29}},
  note = {Accedido: 14-08-2025}
}

@Misc{infoHDL,
  author = {Wikipedia},
  title = {Hardware description language}, 
  year = {2023},
  howpublished = { Recurso web:
  \url{https://en.wikipedia.org/wiki/Hardware_description_language}},
  note = {Accedido: 14-08-2025}
}

@Misc{infoTop,
  author = {ChipVerify},
  title = {What are top-level modules?}, 
  year = {2022},
  howpublished = { Recurso web:
  \url{https://www.chipverify.com/verilog/verilog-modules}},
  note = {Accedido: 15-08-2025}
}

@Misc{infoWrapper,
  author = {Edaboard Forum},
  title = {What does "wrapper" stand for?}, 
  year = {2006},
  howpublished = { Recurso web:
  \url{https://www.edaboard.com/threads/what-does-wrapper-stand-for.63932/}},
  note = {Accedido: 15-08-2025}
}

@misc{metodologiaRAE,
    title = {Definición de metodología},
    howpublished  = { Recurso web: \url{https://dle.rae.es/metodología}},
    author = {Real Academia Española},
    note = {Página web de la Real Academia Española. Accedido 18-08-2025}
}

@Book{libro-PUD,
  author = {Jacobson, Booch, Rumbaugh},
  publisher = {Addison Wesley},
  title = {El proceso unificado de desarrollo de software},
  year = {2000},
  edition   = {Second},
  isbn      = {978-8478290369},
  month     = jul,
  note      = {{ISBN}: 978-8478290369},
  ean       = {9788478290369},
  langid    = {spanish},
  language  = {english},
  pagetotal = {472},
  url       = {https://www.casadellibro.com/libro-el-proceso-unificado-de-desarrollo-de-software/9788478290369/721051},
}

@article{PUD-2,
    author = {Al Freidi, Suliman},
    year = {2015},
    month = {11},
    pages = {27-38},
    title = {A Unified Project Management Methodology (UPMM) based on PMBOK and PRINCE2 protocols: foundations, principles, structures and benefits of the integrated approach},
    volume = {2},
    journal = {International Journal of Business Policy and Strategy Management},
    doi = {10.21742/ijbpsm.2015.2.03}
}

@Misc{infoOBI,
  author = {OpenHW Group},
  title = {OBI V1.2}, 
  year = {2021},
  howpublished = { Recurso web:
  \url{https://raw.githubusercontent.com/openhwgroup/obi/188c87089975a59c56338949f5c187c1f8841332/OBI-v1.2.pdf}},
  note = {Documento PDF. Accedido: 18-08-2025}
}

%%%%%%%%%%%%%%%%%%%%%%%%%%%
% REFERENCIAS DE NOTICIAS %
%%%%%%%%%%%%%%%%%%%%%%%%%%%

@Misc{compraXilinx,
  author = {Adrián Raya},
  title = {AMD completa la mayor adquisición del sector de los semiconductores con la compra de Xilinx}, 
  year = {2022},
  month = {03},
  day = {16},
  howpublished = { Recurso web:
  \url{https://www.eleconomista.es/tecnologia/noticias/11619399/02/22/AMD-completa-la-mayor-adquisicion-del-sector-de-los-semiconductores-con-la-compra-de-Xilinx.html}},
  note = {elEconomista. Accedido: 09-08-2025}
}

@Misc{nvidiaRISCV,
  author = {Ángel Aller},
  title = {NVIDIA CUDA soportará la arquitectura RISC-V, ¿se viene una revolución?}, 
  year = {2025},
  howpublished = { Recurso web:
  \url{https://www.profesionalreview.com/2025/07/21/nvidia-cuda-risc-v/}},
  note = {Accedido: 10-08-2025}
}

@Misc{soporteRISCVFreeRTOS,
  author = {Jean-Luc Aufranc},
  title = {FreeRTOS Kernel Now Supports RISC-V Architecture}, 
  year = {2019},
  howpublished = { Recurso web:
  \url{https://www.cnx-software.com/2019/03/06/amazon-freertos-risc-v/}},
  note = {Accedido: 10-08-2025}
}

@Misc{historiaFPGA,
  author = {David Romano},
  title = {A Brief History of FPGA}, 
  year = {2019},
  howpublished = { Recurso web:
  \url{https://makezine.com/article/maker-news/a-brief-history-of-fpga/}},
  note = {Accedido: 11-08-2025}
}

@Misc{amdACAP,
  author = {AMD},
  title = {Versal Adaptive SoC Design Guide (UG1273)}, 
  year = {2025},
  howpublished = { Recurso web:
  \url{https://docs.amd.com/r/en-US/ug1273-versal-acap-design/System-Architecture}},
  note = {Accedido: 11-08-2025}
}

@Misc{europaRISCV,
  author = {Comisión Europea},
  title = {Propuesta de modificación del Reglamento (UE) 2021/2085}, 
  year = {2024},
  howpublished = { Recurso web:
  \url{https://eur-lex.europa.eu/legal-content/ES/TXT/HTML/?uri=CELEX:52022PC0047}},
  note = {Accedido: 12-08-2025}
}

@Misc{perteChip,
  author = {Cadena SER},
  title = {La Cátedra PERTE-CHIP llega a la UCLM para la formación de expertos en microelectrónica y semiconductores}, 
  year = {2022},
  howpublished = { Recurso web:
  \url{https://cadenaser.com/castillalamancha/2024/10/04/la-catedra-perte-chip-llega-a-la-uclm-para-la-formacion-de-expertos-en-microelectronica-y-semiconductores-radio-albacete/}},
  note = {Accedido: 12-08-2025}
}

@Misc{verilogHistoria,
  author = {RealDigital},
  title = {A Brief History of Verilog}, 
  year = {2020},
  howpublished = { Recurso web:
  \url{https://www.realdigital.org/doc/1946d210d1411b214203a6673322a61f}},
  note = {Accedido: 14-08-2025}
}

@Misc{verilogEstandar,
  author = {IEEE},
  title = {IEEE Standard Verilog Hardware Description Language}, 
  year = {2001},
  howpublished = { Recurso web:
  \url{https://standards.ieee.org/ieee/1364/2052/}},
  note = {Accedido: 14-08-2025}
}

@Misc{vivadoHistoria_1,
  author = {Microchip},
  title = {AMD Vivado Design Suite: Redefining FPGA and SoC Development}, 
  year = {2024},
  howpublished = { Recurso web:
  \url{https://www.microchipusa.com/articles/amd/amd-vivado-design-suite-redefining-fpga-and-soc-development}},
  note = {Accedido: 14-08-2025}
}

@Misc{vivadoRazones,
  author = {Microchip},
  title = {9 Reasons Why The Vivado Design Suite
Accelerates Design Productivity}, 
  year = {2014},
  howpublished = { Recurso web:
  \url{https://www.xilinx.com/publications/prod_mktg/vivado/Vivado_9_Reasons_Backgrounder.pdf
}},
  note = {Accedido: 14-08-2025}
}

@Misc{rtosInfo,
  author = {TechTarget},
  title = {What is a real-time operating system (RTOS)?}, 
  year = {2024},
  howpublished = { Recurso web:
  \url{https://www.techtarget.com/searchdatacenter/definition/real-time-operating-system}},
  note = {Accedido: 14-08-2025}
}

@Misc{rtosInfo_2,
  author = {Windriver},
  title = {What Is a Real-Time Operating System (RTOS)?}, 
  year = {2023},
  howpublished = { Recurso web:
  \url{https://www.windriver.com/solutions/learning/rtos}},
  note = {Accedido: 14-08-2025}
}

@Misc{infoBlockDesign,
  author = {Xilinx},
  title = {Vivado Design Suite User Guide: Designing with IP (UG896)}, 
  year = {2023},
  howpublished = { Recurso web:
  \url{https://docs.amd.com/r/2023.2-English/ug896-vivado-ip/IP-Integrator}},
  note = {Accedido: 16-08-2025}
}

@book{maxfield2004design,
  title={The design warrior's guide to FPGAs},
  author={Maxfield, C. and Kerszenbaum, I.},
  url={https://books.google.es/books?id=puF50AEACAAJ},
  year={2004},
  publisher={Elsevier}
}

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% REFERENCIAS DE HERRAMIENTAS %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%


@Misc{vivadoInfo,
  author = {AMD},
  title = {AMD Vivado Design Suite}, 
  year = {2025},
  howpublished = { Recurso web:
  \url{https://www.amd.com/es/products/software/adaptive-socs-and-fpgas/vivado.html}},
  note = {Página de descarga. Accedido: 10-08-2025}
}

@Misc{freeRTOSInfo,
  author = {FreeRTOS},
  title = {Página web de FreeRTOS}, 
  year = {2025},
  howpublished = { Recurso web:
  \url{https://www.freertos.org/}},
  note = {Accedido: 10-08-2025}
}

@Misc{zephyrInfo,
  author = {Zephyr Project},
  title = {Página web de Zephyr}, 
  year = {2025},
  howpublished = { Recurso web:
  \url{https://www.zephyrproject.org/}},
  note = {Accedido: 10-08-2025}
}

@Misc{riscvInfo,
  author = {RISC-V International},
  title = {About RISC-V}, 
  year = {2021},
  howpublished = { Recurso web:
  \url{https://riscv.org/about/}},
  note = {Accedido: 12-08-2025}
}

@Misc{xheepInfo,
  author = {ESL-EPFL},
  title = {X-HEEP}, 
  year = {2024},
  howpublished = { Recurso web:
  \url{https://github.com/esl-epfl/x-heep}},
  note = {Repositorio GitHub. Accedido: 13-08-2025}
}
@Misc{grheepInfo,
  author = {VLSI Lab Politecnico Di Torino},
  title = {GR-HEEP, a fork of X-HEEP}, 
  year = {2024},
  howpublished = { Recurso web:
  \url{ttps://github.com/esl-epfl/x-heep}},
  note = {Repositorio de GR-HEEP. Accedido: 13-08-2025}
}

@Misc{xheepDocs,
  author = {ESL-EPFL},
  title = {X-HEEP Documentation}, 
  year = {2025},
  howpublished = { Recurso web:
  \url{https://x-heep.readthedocs.io/en/latest/index.html}},
  note = {Documentación de X-HEEP. Accedido: 13-08-2025}
}

@Misc{xheepInfoASIC,
  author = {ESL-EPFL},
  title = {X-HEEP ASIC implementations}, 
  year = {2025},
  howpublished = { Recurso web:
  \url{https://x-heep.readthedocs.io/en/latest/ASIC/asic.html}},
  note = {Accedido: 13-08-2025}
}

@Misc{vitisHLSInfo,
  author = {AMD},
  title = {AMD Vitis HLS Empowers RTL Designers with Faster Verification and Design Iteration}, 
  year = {2025},
  howpublished = { Recurso web:
  \url{https://www.amd.com/en/products/software/adaptive-socs-and-fpgas/vitis/vitis-hls.html}},
  note = {Página principal Vitis HLS. Accedido: 14-08-2025}
}

@Misc{vitisHLSDocs,
  author = {AMD},
  title = {AMD Vitis HLS User Guide (UG1399)}, 
  year = {2025},
  howpublished = { Recurso web:
  \url{https://docs.amd.com/r/en-US/ug1399-vitis-hls}},
  note = {Accedido: 14-08-2025}
}

@Misc{vitisVivadoRelacion,
  author = {Vishal Sharma},
  title = {FPGA Development Made Easy: A Comprehensive Guide to Vivado and Vitis HLS}, 
  year = {2023},
  howpublished = { Recurso web:
  \url{https://medium.com/@the_daft_introvert/fpga-development-made-easy-a-comprehensive-guide-to-vivado-and-vitis-hls-5f30958f60b1}},
  note = {Accedido: 14-08-2025}
}

@Misc{makeInfo,
  author = {Richard Stallman},
  title = {make - GNU make utility to maintain groups of programs}, 
  year = {1999},
  howpublished = { Recurso web:
  \url{https://linux.die.net/man/1/make}},
  note = {Manual de make. Accedido: 18-08-2025}
}

@Misc{gccRISCVInfo,
  author = {RISC-V Foundation},
  title = {RISC-V GNU toolchain}, 
  year = {2025},
  howpublished = { Recurso web:
  \url{https://github.com/riscv-collab/riscv-gnu-toolchain}},
  note = {Repositorio de GCC para RISC-V. Accedido: 18-08-2025}
}

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% REFERENCIAS LOGOS DE HERRAMIENTAS %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

@Misc{xheepLogo,
  author = {EPFL},
  title = {Logo de X-HEEP}, 
  year = {2025},
  howpublished = { Recurso web:
  \url{https://github.com/esl-epfl/x-heep/blob/main/docs/source/images/x-heep-outline.png}},
  note = {Accedido: 10-08-2025}
}

@Misc{freeRTOSLogo,
  author = {Wikipedia Community},
  title = {Logo de FreeRTOS}, 
  year = {2025},
  howpublished = { Recurso web:
  \url{https://es.wikipedia.org/wiki/FreeRTOS#/media/Archivo:Logo_freeRTOS.png}},
  note = {Accedido: 10-08-2025}
}

@Misc{nexysFoto,
  author = {AMD},
  title = {Digilent Nexys A7}, 
  year = {2022},
  howpublished = { Recurso web:
  \url{https://www.amd.com/es/corporate/university-program/aup-boards/digilent-nexys-a7.html}},
  note = {Accedido: 11-08-2025}
}

@Misc{chipFoto,
  author = {Xataka},
  title = {El primer chip RISC-V europeo cobra vida: EPAC está destinado a supercomputadoras, pero esto es solo el principio}, 
  year = {2021},
  howpublished = { Recurso web:
  \url{https://www.xataka.com/componentes/primer-chip-risc-v-europeo-cobra-vida-epac-esta-destinado-a-supercomputadoras-esto-solo-principio}},
  note = {Accedido: 12-08-2025}
}


