
<html><head><title>ie</title>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="shubh" />
<meta name="CreateDate" content="2023-03-01" />
<meta name="CreateTime" content="1677668888" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes the Virtuoso AMS Designer simulator and Xcelium Simulator with mixed-signal option that supports the Verilog-AMS,  VHDL-AMS, and SystemVerilog-AMS language standards." />
<meta name="DocTitle" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="ie" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="reference" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="Analog Mixed-Signal,Spectre AMS Designer," />
<meta name="prod_subfeature" content="amsd Block,amsd Block," />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="FileType" content="Chapter" />
<meta name="Keyword" content="ams_dms_simug" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-03-01" />
<meta name="ModifiedTime" content="1677668888" />
<meta name="NextFile" content="Dynamic_Voltage_Supply.html" />
<meta name="Group" content="Mixed-Signal Simulation" />
<meta name="Platform" content="Functional Verification," />
<meta name="PrevFile" content="Verilog_2001_Configuration_File.html" />
<meta name="c_product" content="Xcelium," />
<meta name="Product" content="Xcelium," />
<meta name="ProductFamily" content="Xcelium," />
<meta name="ProductVersion" content="22.09" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide -- ie" />
<meta name="Version" content="22.09" />
<meta name="Renderer" content="WIKI" />
<meta name="SpaceKey" content="amssimug2209" />
<meta name="confluence-version" content="7.4.1" />
<meta name="ecms-plugin-version" content="04.10.026" />

        
        <link href="styles/site.css" rel="stylesheet" type="text/css" />
        <meta content="text/html; charset=UTF-8" http-equiv="Content-Type" />
    

    
<script>
  document.addEventListener("DOMContentLoaded", function(event) {
    document.querySelectorAll("img").forEach((img, index) => {
   img.addEventListener("click", (e) => { 
    document.querySelector("#cad_image_modal").classList.add("opac");
      document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0; margin: auto;max-height: 96%;max-width: 96%;" src="${e.target.src}">`;});});});
</script>

<style>
 img{cursor:pointer;
 }
 #cad_image_modal{
 position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;
 }
 #cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;
 }
 #cad_image_modal span{
  position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;
 }
 </style>

</head><body style="background-color: #FFFFFF;"><!-- Begin Buttons --><header xmlns:html="http://www.w3.org/1999/xhtml"><div class="docHeadr">Product Documentation<img src="images/Cadence-Logo.jpg" /></div>
<nav class="blueHead"><ul><li><a class="content" href="ams_dms_simugTOC.html">Contents</a></li><li><a class="prev" href="Verilog_2001_Configuration_File.html" title="Verilog_2001_Configuration_File">Verilog_2001_Configuration_Fil ...</a></li><li style="float: right;"><a class="viewPrint" href="ams_dms_simug.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="Dynamic_Voltage_Supply.html" title="Dynamic_Voltage_Supply">Dynamic_Voltage_Supply</a></li></ul></nav></header><!-- End Buttons --><div xmlns:html="http://www.w3.org/1999/xhtml" style="font-size:14px;line-height:1.42857142857;margin:20px 0 0 0;font-weight:bold;"><center>Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide<br />Product Version 22.09, September 2022</center></div>
<div xmlns:html="http://www.w3.org/1999/xhtml" style="margin-left:5%;">
<p></p>

<p></p>
<div id="main-header">
                    
                    
                                                <h1 style="margin: 4px 0 4px;"><span>ie</span></h1>

                    
                </div>
<div class="wiki-content group" id="main-content">
                    
<p>The<span>&#160;</span><code>ie</code>&#160;statement specifies interface element parameters, optionally for a particular design unit. If you do not specify a design unit, the elaborator applies the parameter settings to all interface elements globally.</p>

<p>You can use an<code><span>&#160;</span>ie<span>&#160;</span></code>statement to automate the process of creating a custom discipline and connect rule for connecting the custom discipline to the<code><span>&#160;</span>electrical<span>&#160;</span></code>discipline.<span style=""><span>&#160;</span>The software applies the custom discipline to domainless nets in your design.<span>&#160;</span></span>So, if you have digital modules with undeclared port disciplines, you can use an<code><span>&#160;</span>ie<span>&#160;</span></code>statement to specify a discrete discipline for domainless nets and the elaborator will insert the appropriate connect module automatically.</p>
<div class="confluence-information-macro confluence-information-macro-note"><span class="aui-icon aui-icon-small aui-iconfont-warning confluence-information-macro-icon"></span><div class="confluence-information-macro-body">If you have digital or Verilog-AMS modules with ports of discipline<span>&#160;</span><code>logic</code>, you must use<span>&#160;</span><code>-amsconnrules</code><span>&#160;</span>to specify the connect rule name to use for connecting<span>&#160;</span><code>logic</code><span>&#160;</span>ports to<span>&#160;</span><code>electrical</code><span>&#160;</span>ports. You can use both mechanisms (<code>ie</code><span>&#160;</span>statements and<span>&#160;</span><code>-amsconnrules</code>) at the same time for designs that contain both digital modules with undeclared port disciplines and digital or Verilog-AMS modules with<span>&#160;</span><code>logic</code><span>&#160;</span>ports.</div>
</div>

<p>The syntax for an<code><span>&#160;</span>ie<span>&#160;</span></code>statement is as follows:</p>

<p><code>ie vsup=<em>supplyValue</em><span>&#160;</span>| connrules=inhconn_full [<em>scope=scopeValue</em>] [<em>parameter=value</em>]<span>&#160;| currentmode</span></code></p>

<p>It is mandatory to specify either<code><span>&#160;</span>vsup=</code><code>supplyValue<span>&#160;</span></code>or<code><span>&#160;</span>connrules=inhconn_full<span>&#160;</span></code>in the<code><span>&#160;</span>ie<span>&#160;</span></code>statement.<code><span>&#160;</span>vsup=</code><code>supplyValue<span>&#160;</span></code>specifies the positive supply value in reference to<code><span>&#160;</span>vss<span>&#160;</span></code>(voltage of source and substrate, or the voltage level of the negative supply of IE). By default,<span>&#160;</span><code>vss</code>&#160;is 0, while it can be specified as any non-zero value in the<span>&#160;</span><code>ie</code>&#160;statement.\</p>

<p>The<span>&#160;</span><code>currentmode</code><span>&#160;</span>parameter enables current mode processing for connect modules. The value can be<span>&#160;</span><code>1</code><span>&#160;</span>or<span>&#160;</span><code>0</code>. By default, the value is<span>&#160;</span><code>0</code>.</p>

<p>Using ECL logic, you may need to use negative supplies values for interface elements. For example, your logic might operate between -<code><span>&#160;</span>5V<span>&#160;</span></code>to<code><span>&#160;</span>-3.2V.</code><span>&#160;</span>In this case, for both<code><span>&#160;</span>vsup<span>&#160;</span></code>and<code><span>&#160;</span>vss<span>&#160;</span></code>, you will specify the<code><span>&#160;</span>ie<span>&#160;</span></code>statement as:</p>

<p><code>ie vsup=1.8 vss=-5</code></p>

<p>The<code><span>&#160;</span>vsup<span>&#160;</span></code>value is defined as<code><span>&#160;</span>vdd-vss.</code><span>&#160;</span>Therefore, here,<code><span>&#160;</span>vsup=(-3.2-(-5))=1.8</code>, which is a positive value.</p>
<div class="confluence-information-macro confluence-information-macro-note"><span class="aui-icon aui-icon-small aui-iconfont-warning confluence-information-macro-icon"></span><div class="confluence-information-macro-body">For AMS<span>&#160;</span><code>ie</code><span>&#160;</span>card setup, the<span>&#160;</span><code>vsup</code><span>&#160;</span>value needs to be positive because it is a relative value compared to<span>&#160;</span><code>vss</code><span>&#160;</span>to ensure that<span>&#160;</span><code>vhi&gt;vlo</code>.</div>
</div>

<p><code>connrules=inhconn_full<span>&#160;</span></code>uses inherited connection properties for power supply and ground nets for connect modules.</p>

<p>For System Verilog User Defined Nettype (UDN) to Electrical connections, if you are using custom UDN and connect module, you must specify the<code><span>&#160;</span>nettype<span>&#160;</span></code>parameter in the ie card statement. The following example illustrates custom connect module insertion for a custom nettype<code><span>&#160;</span>myNT</code>:</p>

<p><code>ie vsup=5.0 nettype=&quot;myNT&quot;</code></p>

<p>During elaboration time, these rules are used to select the appropriate connect modules and insert them into the design.</p>
<div class="confluence-information-macro confluence-information-macro-note"><span class="aui-icon aui-icon-small aui-iconfont-warning confluence-information-macro-icon"></span><div class="confluence-information-macro-body">If you are using the built-in UDN, you do not have to explicitly specify the nettype parameter in the ie card statement. The tool automatically identifies and inserts the built-in UDN, &quot; EEnet &quot;.&#160;</div>
</div>

<p>The<code><span>&#160;</span>ie<span>&#160;</span></code>statement supports the connect rule parameters specified in the following built-in connect rules that are provided in the IUS installation hierarchy:</p>
<ul><li><code>CR_full_fast</code></li></ul><ul><li><code>CR_full</code></li></ul><ul><li><code>CR_basic</code></li></ul><ul><li><code>CR_inhconn_full_fast</code></li></ul><ul><li><code>CR_ss_full_fast</code></li></ul><ul><li><code>CR_inhconn_full</code></li></ul><ul><li><code>CR_ss_full</code></li></ul><ul><li><code>CR_dynsup_full_fast</code></li></ul>
<p>These built-in connect rules are regular connect rules with certain design style so that the all connect rule parameters are supported in<span>&#160;</span><code>ie</code>&#160;statement transparently as<span>&#160;</span><code>ie</code>&#160;parameters.</p>

<p>The AMS control block supports the<code><span>&#160;</span>ie<span>&#160;</span></code>connect rules and parameters solely based on the built-in connect rule definition. The connect rules name can be either the full name (<code>CR_full</code>) or the sub name (<code>full</code>). For example:</p>

<p><code>ie connrules=full vsup=1.8 rout=1000</code></p>

<p><code>ie connrules=CR_full vsup=1.8 rout=1000</code></p>

<p>You can specify zero or more scopes and zero or more&#160;parameter assignments&#160;(customizations). Any customization you specify apply to domainless nets only.</p>

<p>The software automatically builds the &quot;full-fast&quot; connect rule with the voltage supply level you specify (unless you use the&#160;<code>connrules=<em>connRules</em></code><span>&#160;</span>parameter assignment). You do not need to use&#160;<code>-amsconnrules</code>; you do not need to specify the connect module path or to compile any connect modules.</p>

<p>The software also applies any<span>&#160;</span><code>parameter=<em>value</em></code><span>&#160;</span>customizations&#160;you specify, automatically, and writes information to the<code><span>&#160;</span>xrun.log<span>&#160;</span></code>file.</p>
<h4 id="ie-RelatedTopics">Related Topics</h4>
<ul><li><a href="Dynamic_Voltage_Supply.html">Dynamic Voltage Supply</a></li><li><a href="Custom_Connect_Rules.html">Custom Connect Rules</a></li><li><a href="Scope_Assignments.html">Scope Assignments</a></li><li><a href="Parameter_Assignments.html">Parameter Assignments</a></li></ul>
                    </div>
<br /><br /></div>
<footer xmlns:html="http://www.w3.org/1999/xhtml"><nav class="navigation"><b><em><a href="Verilog_2001_Configuration_File.html" id="prev" title="Verilog_2001_Configuration_File">Verilog_2001_Configuration_Fil ...</a></em></b><b><em><a href="Dynamic_Voltage_Supply.html" id="nex" title="Dynamic_Voltage_Supply">Dynamic_Voltage_Supply</a></em></b></nav><div>
          For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved.
        </div>
</footer><br xmlns:html="http://www.w3.org/1999/xhtml" />
<div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;&#10240;</center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div>

</body></html>