# system info lms_dsp on 2023.11.08.03:03:49
system_info:
name,value
DEVICE,10M16SAU169C8G
DEVICE_FAMILY,MAX 10
GENERATION_ID,1699409017
#
#
# Files generated for lms_dsp on 2023.11.08.03:03:49
files:
filepath,kind,attributes,module,is_top
simulation/lms_dsp.v,VERILOG,,lms_dsp,true
simulation/submodules/avs2fifo.v,VERILOG,,lms_dsp_AVS2FIFO_0,false
simulation/submodules/fifo2avs.v,VERILOG,,fifo2avs,false
simulation/submodules/dspba_library_package.vhd,VHDL,,lms_dsp_fir_compiler_ii_0,false
simulation/submodules/dspba_library.vhd,VHDL,,lms_dsp_fir_compiler_ii_0,false
simulation/submodules/auk_dspip_math_pkg_hpfir.vhd,VHDL,,lms_dsp_fir_compiler_ii_0,false
simulation/submodules/auk_dspip_lib_pkg_hpfir.vhd,VHDL,,lms_dsp_fir_compiler_ii_0,false
simulation/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd,VHDL,,lms_dsp_fir_compiler_ii_0,false
simulation/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd,VHDL,,lms_dsp_fir_compiler_ii_0,false
simulation/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd,VHDL,,lms_dsp_fir_compiler_ii_0,false
simulation/submodules/auk_dspip_roundsat_hpfir.vhd,VHDL,,lms_dsp_fir_compiler_ii_0,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,lms_dsp_fir_compiler_ii_0,false
simulation/submodules/lms_dsp_fir_compiler_ii_0_rtl_core.vhd,VHDL,,lms_dsp_fir_compiler_ii_0,false
simulation/submodules/lms_dsp_fir_compiler_ii_0_ast.vhd,VHDL,,lms_dsp_fir_compiler_ii_0,false
simulation/submodules/lms_dsp_fir_compiler_ii_0.vhd,VHDL,,lms_dsp_fir_compiler_ii_0,false
simulation/submodules/lms_dsp_fir_compiler_ii_0_nativelink.tcl,OTHER,,lms_dsp_fir_compiler_ii_0,false
simulation/submodules/lms_dsp_fir_compiler_ii_0_msim.tcl,OTHER,,lms_dsp_fir_compiler_ii_0,false
simulation/submodules/lms_dsp_fir_compiler_ii_0_tb.vhd,VHDL,,lms_dsp_fir_compiler_ii_0,false
simulation/submodules/lms_dsp_fir_compiler_ii_0_mlab.m,OTHER,,lms_dsp_fir_compiler_ii_0,false
simulation/submodules/lms_dsp_fir_compiler_ii_0_model.m,OTHER,,lms_dsp_fir_compiler_ii_0,false
simulation/submodules/lms_dsp_fir_compiler_ii_0_coef_int.txt,OTHER,,lms_dsp_fir_compiler_ii_0,false
simulation/submodules/lms_dsp_fir_compiler_ii_0_input.txt,OTHER,,lms_dsp_fir_compiler_ii_0,false
simulation/submodules/lms_dsp_fir_compiler_ii_0_param.txt,OTHER,,lms_dsp_fir_compiler_ii_0,false
simulation/submodules/packet_presence_detection.sv,SYSTEM_VERILOG,,packet_presence_detection,false
simulation/submodules/short_shift.v,VERILOG,,packet_presence_detection,false
simulation/submodules/long_shift.v,VERILOG,,packet_presence_detection,false
simulation/submodules/lms_dsp_avalon_st_adapter.v,VERILOG,,lms_dsp_avalon_st_adapter,false
simulation/submodules/lms_dsp_avalon_st_adapter_001.v,VERILOG,,lms_dsp_avalon_st_adapter_001,false
simulation/submodules/lms_dsp_avalon_st_adapter_002.v,VERILOG,,lms_dsp_avalon_st_adapter_002,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/lms_dsp_avalon_st_adapter_data_format_adapter_0.sv,SYSTEM_VERILOG,,lms_dsp_avalon_st_adapter_data_format_adapter_0,false
simulation/submodules/lms_dsp_avalon_st_adapter_data_format_adapter_0_state_ram.sv,SYSTEM_VERILOG,,lms_dsp_avalon_st_adapter_data_format_adapter_0,false
simulation/submodules/lms_dsp_avalon_st_adapter_data_format_adapter_0_data_ram.sv,SYSTEM_VERILOG,,lms_dsp_avalon_st_adapter_data_format_adapter_0,false
simulation/submodules/lms_dsp_avalon_st_adapter_timing_adapter_0.sv,SYSTEM_VERILOG,,lms_dsp_avalon_st_adapter_timing_adapter_0,false
simulation/submodules/lms_dsp_avalon_st_adapter_timing_adapter_1.sv,SYSTEM_VERILOG,,lms_dsp_avalon_st_adapter_timing_adapter_1,false
simulation/submodules/lms_dsp_avalon_st_adapter_001_data_format_adapter_0.sv,SYSTEM_VERILOG,,lms_dsp_avalon_st_adapter_001_data_format_adapter_0,false
simulation/submodules/lms_dsp_avalon_st_adapter_001_data_format_adapter_0_state_ram.sv,SYSTEM_VERILOG,,lms_dsp_avalon_st_adapter_001_data_format_adapter_0,false
simulation/submodules/lms_dsp_avalon_st_adapter_001_data_format_adapter_0_data_ram.sv,SYSTEM_VERILOG,,lms_dsp_avalon_st_adapter_001_data_format_adapter_0,false
simulation/submodules/lms_dsp_avalon_st_adapter_001_error_adapter_0.sv,SYSTEM_VERILOG,,lms_dsp_avalon_st_adapter_001_error_adapter_0,false
simulation/submodules/lms_dsp_avalon_st_adapter_001_timing_adapter_0.sv,SYSTEM_VERILOG,,lms_dsp_avalon_st_adapter_001_timing_adapter_0,false
simulation/submodules/lms_dsp_avalon_st_adapter_001_timing_adapter_1.sv,SYSTEM_VERILOG,,lms_dsp_avalon_st_adapter_001_timing_adapter_1,false
simulation/submodules/lms_dsp_avalon_st_adapter_002_error_adapter_0.sv,SYSTEM_VERILOG,,lms_dsp_avalon_st_adapter_002_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
lms_dsp.AVS2FIFO_0,lms_dsp_AVS2FIFO_0
lms_dsp.FIFO2AVS_0,fifo2avs
lms_dsp.fir_compiler_ii_0,lms_dsp_fir_compiler_ii_0
lms_dsp.packet_presence_detection_0,packet_presence_detection
lms_dsp.avalon_st_adapter,lms_dsp_avalon_st_adapter
lms_dsp.avalon_st_adapter.data_format_adapter_0,lms_dsp_avalon_st_adapter_data_format_adapter_0
lms_dsp.avalon_st_adapter.timing_adapter_0,lms_dsp_avalon_st_adapter_timing_adapter_0
lms_dsp.avalon_st_adapter.timing_adapter_1,lms_dsp_avalon_st_adapter_timing_adapter_1
lms_dsp.avalon_st_adapter_001,lms_dsp_avalon_st_adapter_001
lms_dsp.avalon_st_adapter_001.data_format_adapter_0,lms_dsp_avalon_st_adapter_001_data_format_adapter_0
lms_dsp.avalon_st_adapter_001.error_adapter_0,lms_dsp_avalon_st_adapter_001_error_adapter_0
lms_dsp.avalon_st_adapter_001.timing_adapter_0,lms_dsp_avalon_st_adapter_001_timing_adapter_0
lms_dsp.avalon_st_adapter_001.timing_adapter_1,lms_dsp_avalon_st_adapter_001_timing_adapter_1
lms_dsp.avalon_st_adapter_002,lms_dsp_avalon_st_adapter_002
lms_dsp.avalon_st_adapter_002.error_adapter_0,lms_dsp_avalon_st_adapter_002_error_adapter_0
lms_dsp.rst_controller,altera_reset_controller
