// This file is part of www.nand2tetris.org
// and the book "The Elements of Computing Systems"
// by Nisan and Schocken, MIT Press.
// File name: projects/03/b/RAM4K.hdl

/**
 * Memory of 4K registers, each 16 bit-wide. Out holds the value
 * stored at the memory location specified by address. If load==1, then 
 * the in value is loaded into the memory location specified by address 
 * (the loaded value will be emitted to out from the next time step onward).
 */

CHIP RAM4K {
    IN in[16], load, address[12];
    OUT out[16];

    PARTS:
    RAM512(in=in, load=w000, address=address[0..8], out=out000);
    RAM512(in=in, load=w001, address=address[0..8], out=out001);
    RAM512(in=in, load=w010, address=address[0..8], out=out010);
    RAM512(in=in, load=w011, address=address[0..8], out=out011);
    RAM512(in=in, load=w100, address=address[0..8], out=out100);
    RAM512(in=in, load=w101, address=address[0..8], out=out101);
    RAM512(in=in, load=w110, address=address[0..8], out=out110);
    RAM512(in=in, load=w111, address=address[0..8], out=out111);

    DMux8Way(in=load, sel=address[9..11], a=w000, b=w001, c=w010, d=w011, e=w100, f=w101, g=w110, h=w111);
    Mux8Way16(a=out000, b=out001, c=out010, d=out011, e=out100, f=out101, g=out110, h=out111, sel=address[9..11], out=out);

}