Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/maciej/Pulpit/FPGA/l6/zad2/audio.qsys --block-symbol-file --output-directory=/home/maciej/Pulpit/FPGA/l6/zad2/audio --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading zad2/audio.qsys
Progress: Reading input file
Progress: Adding audio_0 [altera_up_avalon_audio 18.0]
Progress: Parameterizing module audio_0
Progress: Adding audio_and_video_config_0 [altera_up_avalon_audio_and_video_config 18.0]
Progress: Parameterizing module audio_and_video_config_0
Progress: Adding audio_lower_left [audio_lower 1.0]
Progress: Parameterizing module audio_lower_left
Progress: Adding audio_lower_right [audio_lower 1.0]
Progress: Parameterizing module audio_lower_right
Progress: Adding audio_pll_0 [altera_up_avalon_audio_pll 18.0]
Progress: Parameterizing module audio_pll_0
Progress: Adding clk_0 [clock_source 19.1]
Progress: Parameterizing module clk_0
Progress: Adding master_0 [altera_jtag_avalon_master 19.1]
Progress: Parameterizing module master_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/maciej/Pulpit/FPGA/l6/zad2/audio.qsys --synthesis=VERILOG --output-directory=/home/maciej/Pulpit/FPGA/l6/zad2/audio/synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading zad2/audio.qsys
Progress: Reading input file
Progress: Adding audio_0 [altera_up_avalon_audio 18.0]
Progress: Parameterizing module audio_0
Progress: Adding audio_and_video_config_0 [altera_up_avalon_audio_and_video_config 18.0]
Progress: Parameterizing module audio_and_video_config_0
Progress: Adding audio_lower_left [audio_lower 1.0]
Progress: Parameterizing module audio_lower_left
Progress: Adding audio_lower_right [audio_lower 1.0]
Progress: Parameterizing module audio_lower_right
Progress: Adding audio_pll_0 [altera_up_avalon_audio_pll 18.0]
Progress: Parameterizing module audio_pll_0
Progress: Adding clk_0 [clock_source 19.1]
Progress: Parameterizing module clk_0
Progress: Adding master_0 [altera_jtag_avalon_master 19.1]
Progress: Parameterizing module master_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: audio: Generating audio "audio" for QUARTUS_SYNTH
Info: audio_0: Starting Generation of Audio Controller
Info: audio_0: "audio" instantiated altera_up_avalon_audio "audio_0"
Info: audio_and_video_config_0: Starting Generation of Audio and Video Config
Info: audio_and_video_config_0: "audio" instantiated altera_up_avalon_audio_and_video_config "audio_and_video_config_0"
Info: audio_lower_left: "audio" instantiated audio_lower "audio_lower_left"
Info: audio_pll_0: "audio" instantiated altera_up_avalon_audio_pll "audio_pll_0"
Info: master_0: "audio" instantiated altera_jtag_avalon_master "master_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "audio" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: rst_controller: "audio" instantiated altera_reset_controller "rst_controller"
Info: audio_pll: "audio_pll_0" instantiated altera_pll "audio_pll"
Info: reset_from_locked: "audio_pll_0" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: jtag_phy_embedded_in_jtag_master: "master_0" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info: timing_adt: "master_0" instantiated timing_adapter "timing_adt"
Info: fifo: "master_0" instantiated altera_avalon_sc_fifo "fifo"
Info: b2p: "master_0" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info: p2b: "master_0" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info: transacto: "master_0" instantiated altera_avalon_packets_to_master "transacto"
Info: b2p_adapter: "master_0" instantiated channel_adapter "b2p_adapter"
Info: p2b_adapter: "master_0" instantiated channel_adapter "p2b_adapter"
Info: master_0_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "master_0_master_translator"
Info: audio_and_video_config_0_avalon_av_config_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "audio_and_video_config_0_avalon_av_config_slave_translator"
Info: master_0_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "master_0_master_agent"
Info: audio_and_video_config_0_avalon_av_config_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "audio_and_video_config_0_avalon_av_config_slave_agent"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: master_0_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "master_0_master_limiter"
Info: Reusing file /home/maciej/Pulpit/FPGA/l6/zad2/audio/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Reusing file /home/maciej/Pulpit/FPGA/l6/zad2/audio/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: audio_lower_right_avalon_slave_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "audio_lower_right_avalon_slave_burst_adapter"
Info: Reusing file /home/maciej/Pulpit/FPGA/l6/zad2/audio/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
Info: Reusing file /home/maciej/Pulpit/FPGA/l6/zad2/audio/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/maciej/Pulpit/FPGA/l6/zad2/audio/synthesis/submodules/altera_merlin_arbitrator.sv
Info: audio_lower_right_avalon_slave_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "audio_lower_right_avalon_slave_rsp_width_adapter"
Info: Reusing file /home/maciej/Pulpit/FPGA/l6/zad2/audio/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/maciej/Pulpit/FPGA/l6/zad2/audio/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: audio: Done "audio" with 36 modules, 78 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
