// Seed: 724614498
module module_0 (
    input  uwire id_0,
    output uwire id_1
);
endmodule
module module_1 (
    input wor id_0,
    output supply0 id_1,
    output logic id_2,
    input tri1 id_3
    , id_8,
    input tri id_4,
    input wand id_5,
    input uwire id_6
);
  assign id_1 = -1;
  assign id_8 = id_4;
  localparam id_9 = 1;
  always_latch begin : LABEL_0
    id_2 <= -1'b0;
    @* id_2 = 1;
  end
  logic id_10;
  ;
  assign id_10 = -1;
  logic id_11;
  module_0 modCall_1 (
      id_0,
      id_1
  );
  assign modCall_1.id_1 = 0;
endmodule
