{signal: [
  {name: 'clk', 					wave: 'p...|.....'},
  {name: 'rst', 					wave: 'x0..|.....'},
  {name: 'addr[31:0]', 				wave: '02.x|.....', data:['@']},
  {name: 'wr_d[31:0]', 				wave: 'x2.x|.....', data:['DATA']},
  {name: 'wr_byte_en[3:0]', 		wave: 'x2.x|.....'},
  {name: 'wr_req', 					wave: '01.0|.....'},
  {name: 'busy', 					wave: '0.1.|.0...'},
  {name: 'latency_2x[7:0]', 		wave: '2.x.|.....'},
  {name: 'mem_or_reg', 				wave: '1.x.|.....'}
]
}
