/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [5:0] _00_;
  wire [14:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [17:0] celloutsig_0_12z;
  wire [9:0] celloutsig_0_14z;
  wire [6:0] celloutsig_0_16z;
  wire [2:0] celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire [16:0] celloutsig_0_1z;
  wire [4:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [9:0] celloutsig_0_22z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [10:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [41:0] celloutsig_0_34z;
  reg [7:0] celloutsig_0_38z;
  wire [35:0] celloutsig_0_3z;
  reg [5:0] celloutsig_0_40z;
  wire [5:0] celloutsig_0_41z;
  wire celloutsig_0_43z;
  wire celloutsig_0_4z;
  wire [15:0] celloutsig_0_52z;
  wire celloutsig_0_5z;
  wire celloutsig_0_69z;
  wire celloutsig_0_6z;
  wire [3:0] celloutsig_0_84z;
  wire celloutsig_0_8z;
  wire [4:0] celloutsig_0_96z;
  wire [5:0] celloutsig_0_97z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  reg [7:0] celloutsig_1_11z;
  wire celloutsig_1_14z;
  wire [8:0] celloutsig_1_18z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [8:0] celloutsig_1_3z;
  wire [10:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg _01_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _01_ <= 1'h0;
    else _01_ <= celloutsig_0_4z;
  assign _00_[0] = _01_;
  reg [10:0] _02_;
  always_latch
    if (clkin_data[64]) _02_ = 11'h000;
    else if (celloutsig_1_18z[0]) _02_ = { celloutsig_0_19z, celloutsig_0_19z, celloutsig_0_41z, celloutsig_0_8z, celloutsig_0_4z, _00_[0] };
  assign { celloutsig_0_52z[15:6], celloutsig_0_52z[0] } = _02_;
  assign celloutsig_0_31z = celloutsig_0_29z | ~(celloutsig_0_29z);
  assign celloutsig_1_14z = in_data[177] | ~(celloutsig_1_6z);
  assign celloutsig_1_7z = ~(celloutsig_1_3z[2] ^ celloutsig_1_4z[1]);
  assign celloutsig_0_19z = ~(celloutsig_0_12z[6] ^ celloutsig_0_17z[2]);
  assign celloutsig_0_21z = ~(celloutsig_0_14z[0] ^ celloutsig_0_4z);
  reg [9:0] _08_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[128])
    if (clkin_data[128]) _08_ <= 10'h000;
    else _08_ <= { celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_11z };
  assign out_data[105:96] = _08_;
  assign celloutsig_0_4z = in_data[21:19] >= celloutsig_0_3z[35:33];
  assign celloutsig_0_6z = { celloutsig_0_3z[28:14], celloutsig_0_5z } > in_data[42:27];
  assign celloutsig_1_10z = { celloutsig_1_3z[8:6], celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_9z } > { in_data[181:180], celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_7z };
  assign celloutsig_0_43z = celloutsig_0_4z & ~(celloutsig_0_5z);
  assign celloutsig_1_5z = celloutsig_1_3z[5] & ~(celloutsig_1_4z[1]);
  assign celloutsig_1_9z = celloutsig_1_3z[1] & ~(celloutsig_1_8z);
  assign celloutsig_0_29z = celloutsig_0_2z[0] & ~(celloutsig_0_10z);
  assign celloutsig_0_97z = { celloutsig_0_34z[15:14], celloutsig_0_84z } * { celloutsig_0_40z[5:1], celloutsig_0_43z };
  assign celloutsig_0_14z = celloutsig_0_0z[11:2] * in_data[37:28];
  assign celloutsig_0_20z = { in_data[4:1], celloutsig_0_6z } * { 4'h0, celloutsig_0_6z };
  assign celloutsig_0_8z = { celloutsig_0_3z[22:20], celloutsig_0_1z[16:15], 15'h0000 } != { celloutsig_0_3z[32:14], celloutsig_0_6z };
  assign celloutsig_1_8z = celloutsig_1_4z[8:0] != { in_data[162:156], celloutsig_1_7z, celloutsig_1_7z };
  assign celloutsig_0_11z = { celloutsig_0_1z[16:15], 8'h00, celloutsig_0_8z, 1'h1 } != { celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_0_84z = ~ { celloutsig_0_38z[4:2], celloutsig_0_69z };
  assign celloutsig_0_22z = ~ { celloutsig_0_14z[8:2], celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_1_6z = | { celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_0_10z = | in_data[89:80];
  assign celloutsig_1_0z = ~^ in_data[107:96];
  assign celloutsig_0_3z = { in_data[17:4], celloutsig_0_2z, celloutsig_0_2z } >> in_data[39:4];
  assign celloutsig_1_3z = in_data[143:135] >> { in_data[144:138], celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_0z = in_data[17:3] <<< in_data[89:75];
  assign celloutsig_0_12z = { celloutsig_0_6z, celloutsig_0_1z[16:15], 15'h0000 } <<< { celloutsig_0_1z[16:15], 15'h0000, celloutsig_0_4z };
  assign celloutsig_0_2z = 11'h000 <<< { celloutsig_0_1z[16:15], 9'h000 };
  assign celloutsig_0_41z = { celloutsig_0_2z[3:1], 1'h1, celloutsig_0_31z, celloutsig_0_10z } >>> { 5'h00, _00_[0] };
  assign celloutsig_0_96z = { celloutsig_0_22z[2:0], celloutsig_0_8z, celloutsig_0_19z } >>> celloutsig_0_52z[11:7];
  assign celloutsig_1_4z = { celloutsig_1_3z[8], celloutsig_1_3z, celloutsig_1_2z } >>> { in_data[181:173], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_16z = { celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_6z } >>> celloutsig_0_3z[31:25];
  assign celloutsig_0_17z = { celloutsig_0_3z[18:17], 1'h1 } >>> in_data[81:79];
  assign celloutsig_0_34z = { celloutsig_0_12z[15:0], celloutsig_0_0z, celloutsig_0_14z[9:1], celloutsig_0_4z, celloutsig_0_10z } ^ { in_data[94:58], celloutsig_0_20z };
  assign celloutsig_1_18z = { celloutsig_1_4z[5:3], celloutsig_1_8z, celloutsig_1_14z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_5z } ^ { celloutsig_1_3z[7:0], celloutsig_1_6z };
  always_latch
    if (clkin_data[64]) celloutsig_0_38z = 8'h00;
    else if (celloutsig_1_18z[0]) celloutsig_0_38z = { celloutsig_0_10z, celloutsig_0_30z, celloutsig_0_21z, celloutsig_0_8z, celloutsig_0_17z, celloutsig_0_5z };
  always_latch
    if (!clkin_data[96]) celloutsig_0_40z = 6'h00;
    else if (celloutsig_1_18z[0]) celloutsig_0_40z = { celloutsig_0_28z, celloutsig_0_20z };
  always_latch
    if (!clkin_data[128]) celloutsig_1_11z = 8'h00;
    else if (clkin_data[160]) celloutsig_1_11z = { celloutsig_1_4z[4], celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_10z };
  assign celloutsig_0_5z = ~((in_data[15] & in_data[59]) | (celloutsig_0_4z & 1'h0));
  assign celloutsig_0_69z = ~((celloutsig_0_5z & celloutsig_0_34z[9]) | (1'h0 & 1'h0));
  assign celloutsig_1_1z = ~((celloutsig_1_0z & celloutsig_1_0z) | (in_data[143] & in_data[103]));
  assign celloutsig_1_2z = ~((celloutsig_1_1z & celloutsig_1_1z) | (celloutsig_1_0z & in_data[111]));
  assign celloutsig_0_28z = ~((celloutsig_0_3z[13] & celloutsig_0_12z[10]) | (_00_[0] & celloutsig_0_0z[11]));
  assign celloutsig_0_30z = ~((celloutsig_0_5z & celloutsig_0_16z[4]) | (celloutsig_0_11z & celloutsig_0_28z));
  assign celloutsig_0_1z[16:15] = in_data[56:55] ^ celloutsig_0_0z[10:9];
  assign _00_[5:1] = 5'h00;
  assign celloutsig_0_1z[14:0] = 15'h0000;
  assign celloutsig_0_52z[5:1] = 5'h00;
  assign { out_data[136:128], out_data[36:32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_0_96z, celloutsig_0_97z };
endmodule
