{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1534362979854 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 32-bit " "Running Quartus II 32-bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1534362979856 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 15 16:56:19 2018 " "Processing started: Wed Aug 15 16:56:19 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1534362979856 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1534362979856 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map bcd7seg -c bcd7seg --generate_functional_sim_netlist " "Command: quartus_map bcd7seg -c bcd7seg --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1534362979857 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1534362980101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd7seg-logic " "Found design unit 1: bcd7seg-logic" {  } { { "bcd7seg.vhd" "" { Text "/home/isaac/projects/calculadora_fpga/bcd7seg/bcd7seg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534362980966 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd7seg " "Found entity 1: bcd7seg" {  } { { "bcd7seg.vhd" "" { Text "/home/isaac/projects/calculadora_fpga/bcd7seg/bcd7seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534362980966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534362980966 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bcd7seg " "Elaborating entity \"bcd7seg\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1534362981196 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[0\] bcd7seg.vhd(15) " "Inferred latch for \"display\[0\]\" at bcd7seg.vhd(15)" {  } { { "bcd7seg.vhd" "" { Text "/home/isaac/projects/calculadora_fpga/bcd7seg/bcd7seg.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534362981201 "|bcd7seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[1\] bcd7seg.vhd(15) " "Inferred latch for \"display\[1\]\" at bcd7seg.vhd(15)" {  } { { "bcd7seg.vhd" "" { Text "/home/isaac/projects/calculadora_fpga/bcd7seg/bcd7seg.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534362981201 "|bcd7seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[2\] bcd7seg.vhd(15) " "Inferred latch for \"display\[2\]\" at bcd7seg.vhd(15)" {  } { { "bcd7seg.vhd" "" { Text "/home/isaac/projects/calculadora_fpga/bcd7seg/bcd7seg.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534362981201 "|bcd7seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[3\] bcd7seg.vhd(15) " "Inferred latch for \"display\[3\]\" at bcd7seg.vhd(15)" {  } { { "bcd7seg.vhd" "" { Text "/home/isaac/projects/calculadora_fpga/bcd7seg/bcd7seg.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534362981202 "|bcd7seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[4\] bcd7seg.vhd(15) " "Inferred latch for \"display\[4\]\" at bcd7seg.vhd(15)" {  } { { "bcd7seg.vhd" "" { Text "/home/isaac/projects/calculadora_fpga/bcd7seg/bcd7seg.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534362981202 "|bcd7seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[5\] bcd7seg.vhd(15) " "Inferred latch for \"display\[5\]\" at bcd7seg.vhd(15)" {  } { { "bcd7seg.vhd" "" { Text "/home/isaac/projects/calculadora_fpga/bcd7seg/bcd7seg.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534362981202 "|bcd7seg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[6\] bcd7seg.vhd(15) " "Inferred latch for \"display\[6\]\" at bcd7seg.vhd(15)" {  } { { "bcd7seg.vhd" "" { Text "/home/isaac/projects/calculadora_fpga/bcd7seg/bcd7seg.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534362981203 "|bcd7seg"}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 1  Quartus II 32-bit " "Quartus II 32-bit Functional Simulation Netlist Generation was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "355 " "Peak virtual memory: 355 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1534362981392 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 15 16:56:21 2018 " "Processing ended: Wed Aug 15 16:56:21 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1534362981392 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1534362981392 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1534362981392 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1534362981392 ""}
