/* generated vector source file - do not edit */
        #include "bsp_api.h"
        /* Do not build these data structures if no interrupts are currently allocated because IAR will have build errors. */
        #if VECTOR_DATA_IRQ_COUNT > 0
        BSP_DONT_REMOVE const fsp_vector_t g_vector_table[BSP_ICU_VECTOR_MAX_ENTRIES] =
        {
                        [21] = dmac_int_isr, /* DMAC0_INT0 (DMAC0 transfer completion 0) */
            [59] = cmtw_cm_int_isr, /* CMTW0_CMWI (CMTW0 Compare match) */
            [60] = cmtw_ic0_int_isr, /* CMTW0_IC0I (CMTW0 Input capture of register 0) */
            [61] = cmtw_ic1_int_isr, /* CMTW0_IC1I (CMTW0 Input capture of register 1) */
            [62] = cmtw_oc0_int_isr, /* CMTW0_OC0I (CMTW0 Output compare of register 0) */
            [63] = cmtw_oc1_int_isr, /* CMTW0_OC1I (CMTW0 Output compare of register 1) */
            [64] = cmtw_cm_int_isr, /* CMTW1_CMWI (CMTW1 Compare match) */
            [251] = ether_isr_pmt, /* GMAC_PMT (GMAC1 power management) */
            [252] = ether_isr_sbd, /* GMAC_SBD (GMAC1 general interrupt) */
            [253] = ether_switch_isr_intr, /* ETHSW_INTR (Ethernet Switch interrupt) */
            [269] = evma_ptpout_0_isr, /* ETHSW_PTPOUT0 (Ethernet switch timer pulse output 0) */
            [270] = evma_ptpout_1_isr, /* ETHSW_PTPOUT1 (Ethernet switch timer pulse output 1) */
            [271] = evma_ptpout_2_isr, /* ETHSW_PTPOUT2 (Ethernet switch timer pulse output 2) */
            [272] = evma_ptpout_3_isr, /* ETHSW_PTPOUT3 (Ethernet switch timer pulse output 3) */
            [273] = EDDP_LL_ISR_PhaseStartRed, /* ETHSW_TDMAOUT0 (Ethernet Switch TDMA timer output 0) */
            [274] = EDDP_LL_ISR_PhaseStartGreen, /* ETHSW_TDMAOUT1 (Ethernet Switch TDMA timer output 1) */
            [275] = EDDP_LL_ISR_PhaseStartYellow, /* ETHSW_TDMAOUT2 (Ethernet Switch TDMA timer output 2) */
            [276] = EDDP_LL_ISR_PatternAdjust, /* ETHSW_TDMAOUT3 (Ethernet Switch TDMA timer output 3) */
            [288] = sci_uart_eri_isr, /* SCI0_ERI (SCI0 Receive error) */
            [289] = sci_uart_rxi_isr, /* SCI0_RXI (SCI0 Receive data full) */
            [290] = sci_uart_txi_isr, /* SCI0_TXI (SCI0 Transmit data empty) */
            [291] = sci_uart_tei_isr, /* SCI0_TEI (SCI0 Transmit end) */
            [300] = sci_uart_eri_isr, /* SCI3_ERI (SCI3 Receive error) */
            [301] = plsw_uart_rx_callback, /* SCI3_RXI (SCI3 Receive data full) */
            [302] = sci_uart_txi_isr, /* SCI3_TXI (SCI3 Transmit data empty) */
            [303] = sci_uart_tei_isr, /* SCI3_TEI (SCI3 Transmit end) */
        };
        #if (1 == BSP_FEATURE_BSP_IRQ_CR52_SEL_SUPPORTED)
        /* If the product has an Interrupts Select Register and the selected interrupt is assigned to
         * the Interrupts Select Register, different from the number specified by Event number,
         * the numbers within the range assigned to the Interrupts Select Register will be assigned in order.
         * Products that do not have an Interrupts Select Register and interrupts that cannot be assigned to
         * the Interrupts Select Register are assigned the number specified by Event number. */
        const bsp_interrupt_event_t g_interrupt_event_link_select[BSP_ICU_VECTOR_MAX_ENTRIES] =
        {
            [21] = BSP_PRV_CR52_SEL_ENUM(EVENT_DMAC0_INT0), /* DMAC0_INT0 (DMAC0 transfer completion 0) */
            [59] = BSP_PRV_CR52_SEL_ENUM(EVENT_CMTW0_CMWI), /* CMTW0_CMWI (CMTW0 Compare match) */
            [60] = BSP_PRV_CR52_SEL_ENUM(EVENT_CMTW0_IC0I), /* CMTW0_IC0I (CMTW0 Input capture of register 0) */
            [61] = BSP_PRV_CR52_SEL_ENUM(EVENT_CMTW0_IC1I), /* CMTW0_IC1I (CMTW0 Input capture of register 1) */
            [62] = BSP_PRV_CR52_SEL_ENUM(EVENT_CMTW0_OC0I), /* CMTW0_OC0I (CMTW0 Output compare of register 0) */
            [63] = BSP_PRV_CR52_SEL_ENUM(EVENT_CMTW0_OC1I), /* CMTW0_OC1I (CMTW0 Output compare of register 1) */
            [64] = BSP_PRV_CR52_SEL_ENUM(EVENT_CMTW1_CMWI), /* CMTW1_CMWI (CMTW1 Compare match) */
            [251] = BSP_PRV_CR52_SEL_ENUM(EVENT_GMAC_PMT), /* GMAC_PMT (GMAC1 power management) */
            [252] = BSP_PRV_CR52_SEL_ENUM(EVENT_GMAC_SBD), /* GMAC_SBD (GMAC1 general interrupt) */
            [253] = BSP_PRV_CR52_SEL_ENUM(EVENT_ETHSW_INTR), /* ETHSW_INTR (Ethernet Switch interrupt) */
            [269] = BSP_PRV_CR52_SEL_ENUM(EVENT_ETHSW_PTPOUT0), /* ETHSW_PTPOUT0 (Ethernet switch timer pulse output 0) */
            [270] = BSP_PRV_CR52_SEL_ENUM(EVENT_ETHSW_PTPOUT1), /* ETHSW_PTPOUT1 (Ethernet switch timer pulse output 1) */
            [271] = BSP_PRV_CR52_SEL_ENUM(EVENT_ETHSW_PTPOUT2), /* ETHSW_PTPOUT2 (Ethernet switch timer pulse output 2) */
            [272] = BSP_PRV_CR52_SEL_ENUM(EVENT_ETHSW_PTPOUT3), /* ETHSW_PTPOUT3 (Ethernet switch timer pulse output 3) */
            [273] = BSP_PRV_CR52_SEL_ENUM(EVENT_ETHSW_TDMAOUT0), /* ETHSW_TDMAOUT0 (Ethernet Switch TDMA timer output 0) */
            [274] = BSP_PRV_CR52_SEL_ENUM(EVENT_ETHSW_TDMAOUT1), /* ETHSW_TDMAOUT1 (Ethernet Switch TDMA timer output 1) */
            [275] = BSP_PRV_CR52_SEL_ENUM(EVENT_ETHSW_TDMAOUT2), /* ETHSW_TDMAOUT2 (Ethernet Switch TDMA timer output 2) */
            [276] = BSP_PRV_CR52_SEL_ENUM(EVENT_ETHSW_TDMAOUT3), /* ETHSW_TDMAOUT3 (Ethernet Switch TDMA timer output 3) */
            [288] = BSP_PRV_CR52_SEL_ENUM(EVENT_SCI0_ERI), /* SCI0_ERI (SCI0 Receive error) */
            [289] = BSP_PRV_CR52_SEL_ENUM(EVENT_SCI0_RXI), /* SCI0_RXI (SCI0 Receive data full) */
            [290] = BSP_PRV_CR52_SEL_ENUM(EVENT_SCI0_TXI), /* SCI0_TXI (SCI0 Transmit data empty) */
            [291] = BSP_PRV_CR52_SEL_ENUM(EVENT_SCI0_TEI), /* SCI0_TEI (SCI0 Transmit end) */
            [300] = BSP_PRV_CR52_SEL_ENUM(EVENT_SCI3_ERI), /* SCI3_ERI (SCI3 Receive error) */
            [301] = BSP_PRV_CR52_SEL_ENUM(EVENT_SCI3_RXI), /* SCI3_RXI (SCI3 Receive data full) */
            [302] = BSP_PRV_CR52_SEL_ENUM(EVENT_SCI3_TXI), /* SCI3_TXI (SCI3 Transmit data empty) */
            [303] = BSP_PRV_CR52_SEL_ENUM(EVENT_SCI3_TEI), /* SCI3_TEI (SCI3 Transmit end) */
        };
        #endif
        #endif