#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun Feb 26 14:37:30 2023
# Process ID: 14184
# Current directory: C:/Project/arb
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5896 C:\Project\arb\arb.xpr
# Log file: C:/Project/arb/vivado.log
# Journal file: C:/Project/arb\vivado.jou
# Running On: DESKTOP-0CPULAH, OS: Windows, CPU Frequency: 1992 MHz, CPU Physical cores: 4, Host memory: 17048 MB
#-----------------------------------------------------------
start_gui
open_project C:/Project/arb/arb.xpr
open_bd_design {C:/Project/arb/arb.srcs/sources_1/bd/design_1/design_1.bd}
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
delete_bd_objs [get_bd_cells xlconcat_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0
endgroup
set_property CONFIG.DOUT_WIDTH {14} [get_bd_cells xlslice_0]
set_property location {6.5 1575 2} [get_bd_cells xlslice_0]
set_property CONFIG.DIN_TO {14} [get_bd_cells xlslice_0]
set_property -dict [list \
  CONFIG.DIN_TO {0} \
  CONFIG.DOUT_WIDTH {14} \
] [get_bd_cells xlslice_0]
update_module_reference design_1_Ctrl_0_1
delete_bd_objs [get_bd_nets axis_red_pitaya_dac_0_dac_wrt] [get_bd_nets axis_red_pitaya_dac_0_dac_dat] [get_bd_nets bram_reader_0_bram_read_valid] [get_bd_nets clk_wiz_0_clk_out1] [get_bd_nets clk_wiz_0_locked] [get_bd_nets axis_red_pitaya_dac_0_dac_clk] [get_bd_nets axis_red_pitaya_dac_0_dac_rst] [get_bd_nets axis_red_pitaya_dac_0_dac_sel] [get_bd_nets axis_red_pitaya_dac_0_s_axis_tready] [get_bd_nets bram_reader_0_data] [get_bd_cells axis_red_pitaya_dac_0]
update_compile_order -fileset sources_1
connect_bd_net [get_bd_ports dac_rst_o] [get_bd_pins Ctrl_0/dac_rst]
startgroup
connect_bd_net [get_bd_ports dac_sel_o] [get_bd_pins Ctrl_0/dac_sel]
endgroup
connect_bd_net [get_bd_ports dac_wrt_o] [get_bd_pins Ctrl_0/dac_wrt]
set_property location {2126 408} [get_bd_ports dac_clk_o]
undo
undo
undo
redo
redo
redo
undo
undo
undo
undo
undo
set_property location {2116 311} [get_bd_ports dac_rst_o]
undo
update_compile_order -fileset sources_1
redo
delete_bd_objs [get_bd_nets axis_red_pitaya_dac_0_dac_wrt] [get_bd_nets axis_red_pitaya_dac_0_dac_dat] [get_bd_nets bram_reader_0_bram_read_valid] [get_bd_nets clk_wiz_0_clk_out1] [get_bd_nets clk_wiz_0_locked] [get_bd_nets axis_red_pitaya_dac_0_dac_clk] [get_bd_nets axis_red_pitaya_dac_0_dac_rst] [get_bd_nets axis_red_pitaya_dac_0_dac_sel] [get_bd_nets axis_red_pitaya_dac_0_s_axis_tready] [get_bd_nets bram_reader_0_data] [get_bd_cells axis_red_pitaya_dac_0]
startgroup
set_property location {1538 477} [get_bd_ports dac_dat_o]
set_property location {1538 447} [get_bd_ports dac_wrt_o]
set_property location {1538 407} [get_bd_ports dac_sel_o]
set_property location {1538 347} [get_bd_ports dac_clk_o]
set_property location {1538 257} [get_bd_ports dac_rst_o]
endgroup
update_compile_order -fileset sources_1
undo
set_property location {1679 464} [get_bd_ports dac_wrt_o]
undo
set_property location {2098 176} [get_bd_ports dac_sel_o]
connect_bd_net [get_bd_ports dac_rst_o] [get_bd_pins Ctrl_0/dac_rst]
connect_bd_net [get_bd_ports dac_sel_o] [get_bd_pins Ctrl_0/dac_sel]
connect_bd_net [get_bd_ports dac_wrt_o] [get_bd_pins Ctrl_0/dac_wrt]
connect_bd_net [get_bd_ports dac_dat_o] [get_bd_pins bram_reader_0/data]
delete_bd_objs [get_bd_nets util_vector_logic_0_Res] [get_bd_cells clk_wiz_0]
delete_bd_objs [get_bd_cells util_vector_logic_0]
connect_bd_net [get_bd_ports dac_clk_o] [get_bd_pins clk_div_0/out_clock]
delete_bd_objs [get_bd_nets bram_reader_0_data]
set_property location {6 1579 551} [get_bd_cells xlslice_0]
connect_bd_net [get_bd_ports dac_dat_o] [get_bd_pins xlslice_0/Dout]
connect_bd_net [get_bd_pins xlslice_0/Din] [get_bd_pins bram_reader_0/data]
update_module_reference design_1_Ctrl_0_1
connect_bd_net [get_bd_ports dac_wrt_o] [get_bd_pins bram_reader_0/bram_read_valid]
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
delete_debug_core [get_debug_cores {u_ila_0 }]
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
