Analysis & Elaboration report for BB_SYSTEM
Thu Nov 11 01:26:17 2021
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Parameter Settings for User Entity Instance: Top-level Entity: |BB_SYSTEM
  5. Parameter Settings for User Entity Instance: SC_DEBOUNCE1:SC_DEBOUNCE1_u0
  6. Parameter Settings for User Entity Instance: SC_DEBOUNCE1:SC_DEBOUNCE1_u1
  7. Parameter Settings for User Entity Instance: SC_DEBOUNCE1:SC_DEBOUNCE1_u2
  8. Parameter Settings for User Entity Instance: SC_RegPOINTTYPE:SC_RegPOINTTYPE_u7
  9. Parameter Settings for User Entity Instance: SC_RegPOINTTYPE:SC_RegPOINTTYPE_u6
 10. Parameter Settings for User Entity Instance: SC_RegPOINTTYPE:SC_RegPOINTTYPE_u5
 11. Parameter Settings for User Entity Instance: SC_RegPOINTTYPE:SC_RegPOINTTYPE_u4
 12. Parameter Settings for User Entity Instance: SC_RegPOINTTYPE:SC_RegPOINTTYPE_u3
 13. Parameter Settings for User Entity Instance: SC_RegPOINTTYPE:SC_RegPOINTTYPE_u2
 14. Parameter Settings for User Entity Instance: SC_RegPOINTTYPE:SC_RegPOINTTYPE_u1
 15. Parameter Settings for User Entity Instance: SC_RegPOINTTYPE:SC_RegPOINTTYPE_u0
 16. Parameter Settings for User Entity Instance: CC_MUX21:CC_MUX21_u0
 17. Parameter Settings for User Entity Instance: SC_RegBACKGTYPE:SC_RegBACKGTYPE_u7
 18. Parameter Settings for User Entity Instance: SC_RegBACKGTYPE:SC_RegBACKGTYPE_u6
 19. Parameter Settings for User Entity Instance: SC_RegBACKGTYPE:SC_RegBACKGTYPE_u5
 20. Parameter Settings for User Entity Instance: SC_RegBACKGTYPE:SC_RegBACKGTYPE_u4
 21. Parameter Settings for User Entity Instance: SC_RegBACKGTYPE:SC_RegBACKGTYPE_u3
 22. Parameter Settings for User Entity Instance: SC_RegBACKGTYPE:SC_RegBACKGTYPE_u2
 23. Parameter Settings for User Entity Instance: SC_RegBACKGTYPE:SC_RegBACKGTYPE_u1
 24. Parameter Settings for User Entity Instance: SC_RegBACKGTYPE:SC_RegBACKGTYPE_u0
 25. Parameter Settings for User Entity Instance: SC_upSPEEDCOUNTER:SC_upSPEEDCOUNTER_u0
 26. Parameter Settings for User Entity Instance: CC_SPEEDCOMPARATOR:CC_SPEEDCOMPARATOR_u0
 27. Parameter Settings for User Entity Instance: CC_BOTTOMSIDECOMPARATOR:CC_BOTTOMSIDECOMPARATOR_u0
 28. Parameter Settings for User Entity Instance: matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0
 29. Parameter Settings for User Entity Instance: SC_upCOUNTER:SC_upCOUNTER_u0
 30. Analysis & Elaboration Settings
 31. Port Connectivity Checks: "matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0"
 32. Port Connectivity Checks: "matrix_ctrl:matrix_ctrl_unit_0"
 33. Port Connectivity Checks: "CC_BOTTOMSIDECOMPARATOR:CC_BOTTOMSIDECOMPARATOR_u0"
 34. Port Connectivity Checks: "SC_RegBACKGTYPE:SC_RegBACKGTYPE_u0"
 35. Port Connectivity Checks: "SC_RegBACKGTYPE:SC_RegBACKGTYPE_u1"
 36. Port Connectivity Checks: "SC_RegBACKGTYPE:SC_RegBACKGTYPE_u2"
 37. Port Connectivity Checks: "SC_RegBACKGTYPE:SC_RegBACKGTYPE_u3"
 38. Port Connectivity Checks: "SC_RegBACKGTYPE:SC_RegBACKGTYPE_u4"
 39. Port Connectivity Checks: "SC_RegBACKGTYPE:SC_RegBACKGTYPE_u5"
 40. Port Connectivity Checks: "SC_RegBACKGTYPE:SC_RegBACKGTYPE_u6"
 41. Port Connectivity Checks: "SC_RegBACKGTYPE:SC_RegBACKGTYPE_u7"
 42. Port Connectivity Checks: "CC_MUX21:CC_MUX21_u0"
 43. Port Connectivity Checks: "SC_RegPOINTTYPE:SC_RegPOINTTYPE_u7"
 44. Analysis & Elaboration Messages
 45. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                   ;
+------------------------------------+---------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Thu Nov 11 01:26:17 2021       ;
; Quartus Prime Version              ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                      ; BB_SYSTEM                                   ;
; Top-level Entity Name              ; BB_SYSTEM                                   ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |BB_SYSTEM ;
+----------------------------+----------+-----------------------------------+
; Parameter Name             ; Value    ; Type                              ;
+----------------------------+----------+-----------------------------------+
; DATAWIDTH_BUS              ; 8        ; Signed Integer                    ;
; PRESCALER_DATAWIDTH        ; 16       ; Signed Integer                    ;
; DISPLAY_DATAWIDTH          ; 12       ; Signed Integer                    ;
; DATA_FIXED_INITREGPOINT_7  ; 00010000 ; Unsigned Binary                   ;
; DATA_FIXED_INITREGPOINT_6  ; 00000000 ; Unsigned Binary                   ;
; DATA_FIXED_INITREGPOINT_5  ; 00000000 ; Unsigned Binary                   ;
; DATA_FIXED_INITREGPOINT_4  ; 00000000 ; Unsigned Binary                   ;
; DATA_FIXED_INITREGPOINT_3  ; 00000000 ; Unsigned Binary                   ;
; DATA_FIXED_INITREGPOINT_2  ; 00000000 ; Unsigned Binary                   ;
; DATA_FIXED_INITREGPOINT_1  ; 00000000 ; Unsigned Binary                   ;
; DATA_FIXED_INITREGPOINT_0  ; 00000000 ; Unsigned Binary                   ;
; DATA_FIXED_INITREGBACKG_7  ; 00000000 ; Unsigned Binary                   ;
; DATA_FIXED_INITREGBACKG_6  ; 00000000 ; Unsigned Binary                   ;
; DATA_FIXED_INITREGBACKG_5  ; 00000000 ; Unsigned Binary                   ;
; DATA_FIXED_INITREGBACKG_4  ; 11001100 ; Unsigned Binary                   ;
; DATA_FIXED_INITREGBACKG_3  ; 00000000 ; Unsigned Binary                   ;
; DATA_FIXED_INITREGBACKG_2  ; 00000000 ; Unsigned Binary                   ;
; DATA_FIXED_INITREGBACKG_1  ; 00000000 ; Unsigned Binary                   ;
; DATA_FIXED_INITREGBACKG_0  ; 00011000 ; Unsigned Binary                   ;
; DATA_FIXED_INITREGHOUSES_1 ; 11011011 ; Unsigned Binary                   ;
; DATA_FIXED_INITREGHOUSES_0 ; 11110011 ; Unsigned Binary                   ;
; DATA_FIXED_INITREGHAPPY_7  ; 11111111 ; Unsigned Binary                   ;
; DATA_FIXED_INITREGHAPPY_6  ; 10000001 ; Unsigned Binary                   ;
; DATA_FIXED_INITREGHAPPY_5  ; 10100101 ; Unsigned Binary                   ;
; DATA_FIXED_INITREGHAPPY_4  ; 10000001 ; Unsigned Binary                   ;
; DATA_FIXED_INITREGHAPPY_3  ; 10100101 ; Unsigned Binary                   ;
; DATA_FIXED_INITREGHAPPY_2  ; 10011001 ; Unsigned Binary                   ;
; DATA_FIXED_INITREGHAPPY_1  ; 10000001 ; Unsigned Binary                   ;
; DATA_FIXED_INITREGHAPPY_0  ; 11111111 ; Unsigned Binary                   ;
; DATA_INIT                  ; 00000000 ; Unsigned Binary                   ;
+----------------------------+----------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SC_DEBOUNCE1:SC_DEBOUNCE1_u0 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; N              ; 11    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SC_DEBOUNCE1:SC_DEBOUNCE1_u1 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; N              ; 11    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SC_DEBOUNCE1:SC_DEBOUNCE1_u2 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; N              ; 11    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SC_RegPOINTTYPE:SC_RegPOINTTYPE_u7 ;
+-------------------------+----------+--------------------------------------------+
; Parameter Name          ; Value    ; Type                                       ;
+-------------------------+----------+--------------------------------------------+
; RegPOINTTYPE_DATAWIDTH  ; 8        ; Signed Integer                             ;
; DATA_FIXED_INITREGPOINT ; 00010000 ; Unsigned Binary                            ;
+-------------------------+----------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SC_RegPOINTTYPE:SC_RegPOINTTYPE_u6 ;
+-------------------------+----------+--------------------------------------------+
; Parameter Name          ; Value    ; Type                                       ;
+-------------------------+----------+--------------------------------------------+
; RegPOINTTYPE_DATAWIDTH  ; 8        ; Signed Integer                             ;
; DATA_FIXED_INITREGPOINT ; 00000000 ; Unsigned Binary                            ;
+-------------------------+----------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SC_RegPOINTTYPE:SC_RegPOINTTYPE_u5 ;
+-------------------------+----------+--------------------------------------------+
; Parameter Name          ; Value    ; Type                                       ;
+-------------------------+----------+--------------------------------------------+
; RegPOINTTYPE_DATAWIDTH  ; 8        ; Signed Integer                             ;
; DATA_FIXED_INITREGPOINT ; 00000000 ; Unsigned Binary                            ;
+-------------------------+----------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SC_RegPOINTTYPE:SC_RegPOINTTYPE_u4 ;
+-------------------------+----------+--------------------------------------------+
; Parameter Name          ; Value    ; Type                                       ;
+-------------------------+----------+--------------------------------------------+
; RegPOINTTYPE_DATAWIDTH  ; 8        ; Signed Integer                             ;
; DATA_FIXED_INITREGPOINT ; 00000000 ; Unsigned Binary                            ;
+-------------------------+----------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SC_RegPOINTTYPE:SC_RegPOINTTYPE_u3 ;
+-------------------------+----------+--------------------------------------------+
; Parameter Name          ; Value    ; Type                                       ;
+-------------------------+----------+--------------------------------------------+
; RegPOINTTYPE_DATAWIDTH  ; 8        ; Signed Integer                             ;
; DATA_FIXED_INITREGPOINT ; 00000000 ; Unsigned Binary                            ;
+-------------------------+----------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SC_RegPOINTTYPE:SC_RegPOINTTYPE_u2 ;
+-------------------------+----------+--------------------------------------------+
; Parameter Name          ; Value    ; Type                                       ;
+-------------------------+----------+--------------------------------------------+
; RegPOINTTYPE_DATAWIDTH  ; 8        ; Signed Integer                             ;
; DATA_FIXED_INITREGPOINT ; 00000000 ; Unsigned Binary                            ;
+-------------------------+----------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SC_RegPOINTTYPE:SC_RegPOINTTYPE_u1 ;
+-------------------------+----------+--------------------------------------------+
; Parameter Name          ; Value    ; Type                                       ;
+-------------------------+----------+--------------------------------------------+
; RegPOINTTYPE_DATAWIDTH  ; 8        ; Signed Integer                             ;
; DATA_FIXED_INITREGPOINT ; 00000000 ; Unsigned Binary                            ;
+-------------------------+----------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SC_RegPOINTTYPE:SC_RegPOINTTYPE_u0 ;
+-------------------------+----------+--------------------------------------------+
; Parameter Name          ; Value    ; Type                                       ;
+-------------------------+----------+--------------------------------------------+
; RegPOINTTYPE_DATAWIDTH  ; 8        ; Signed Integer                             ;
; DATA_FIXED_INITREGPOINT ; 00000000 ; Unsigned Binary                            ;
+-------------------------+----------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CC_MUX21:CC_MUX21_u0 ;
+-------------------+-------+---------------------------------------+
; Parameter Name    ; Value ; Type                                  ;
+-------------------+-------+---------------------------------------+
; MUX21_SELECTWIDTH ; 2     ; Signed Integer                        ;
+-------------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SC_RegBACKGTYPE:SC_RegBACKGTYPE_u7 ;
+-------------------------+----------+--------------------------------------------+
; Parameter Name          ; Value    ; Type                                       ;
+-------------------------+----------+--------------------------------------------+
; RegBACKGTYPE_DATAWIDTH  ; 8        ; Signed Integer                             ;
; DATA_FIXED_INITREGBACKG ; 00000000 ; Unsigned Binary                            ;
+-------------------------+----------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SC_RegBACKGTYPE:SC_RegBACKGTYPE_u6 ;
+-------------------------+----------+--------------------------------------------+
; Parameter Name          ; Value    ; Type                                       ;
+-------------------------+----------+--------------------------------------------+
; RegBACKGTYPE_DATAWIDTH  ; 8        ; Signed Integer                             ;
; DATA_FIXED_INITREGBACKG ; 00000000 ; Unsigned Binary                            ;
+-------------------------+----------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SC_RegBACKGTYPE:SC_RegBACKGTYPE_u5 ;
+-------------------------+----------+--------------------------------------------+
; Parameter Name          ; Value    ; Type                                       ;
+-------------------------+----------+--------------------------------------------+
; RegBACKGTYPE_DATAWIDTH  ; 8        ; Signed Integer                             ;
; DATA_FIXED_INITREGBACKG ; 00000000 ; Unsigned Binary                            ;
+-------------------------+----------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SC_RegBACKGTYPE:SC_RegBACKGTYPE_u4 ;
+-------------------------+----------+--------------------------------------------+
; Parameter Name          ; Value    ; Type                                       ;
+-------------------------+----------+--------------------------------------------+
; RegBACKGTYPE_DATAWIDTH  ; 8        ; Signed Integer                             ;
; DATA_FIXED_INITREGBACKG ; 11001100 ; Unsigned Binary                            ;
+-------------------------+----------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SC_RegBACKGTYPE:SC_RegBACKGTYPE_u3 ;
+-------------------------+----------+--------------------------------------------+
; Parameter Name          ; Value    ; Type                                       ;
+-------------------------+----------+--------------------------------------------+
; RegBACKGTYPE_DATAWIDTH  ; 8        ; Signed Integer                             ;
; DATA_FIXED_INITREGBACKG ; 00000000 ; Unsigned Binary                            ;
+-------------------------+----------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SC_RegBACKGTYPE:SC_RegBACKGTYPE_u2 ;
+-------------------------+----------+--------------------------------------------+
; Parameter Name          ; Value    ; Type                                       ;
+-------------------------+----------+--------------------------------------------+
; RegBACKGTYPE_DATAWIDTH  ; 8        ; Signed Integer                             ;
; DATA_FIXED_INITREGBACKG ; 00000000 ; Unsigned Binary                            ;
+-------------------------+----------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SC_RegBACKGTYPE:SC_RegBACKGTYPE_u1 ;
+-------------------------+----------+--------------------------------------------+
; Parameter Name          ; Value    ; Type                                       ;
+-------------------------+----------+--------------------------------------------+
; RegBACKGTYPE_DATAWIDTH  ; 8        ; Signed Integer                             ;
; DATA_FIXED_INITREGBACKG ; 00000000 ; Unsigned Binary                            ;
+-------------------------+----------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SC_RegBACKGTYPE:SC_RegBACKGTYPE_u0 ;
+-------------------------+----------+--------------------------------------------+
; Parameter Name          ; Value    ; Type                                       ;
+-------------------------+----------+--------------------------------------------+
; RegBACKGTYPE_DATAWIDTH  ; 8        ; Signed Integer                             ;
; DATA_FIXED_INITREGBACKG ; 00011000 ; Unsigned Binary                            ;
+-------------------------+----------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SC_upSPEEDCOUNTER:SC_upSPEEDCOUNTER_u0 ;
+--------------------------+-------+--------------------------------------------------+
; Parameter Name           ; Value ; Type                                             ;
+--------------------------+-------+--------------------------------------------------+
; upSPEEDCOUNTER_DATAWIDTH ; 16    ; Signed Integer                                   ;
+--------------------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CC_SPEEDCOMPARATOR:CC_SPEEDCOMPARATOR_u0 ;
+---------------------------+-------+---------------------------------------------------+
; Parameter Name            ; Value ; Type                                              ;
+---------------------------+-------+---------------------------------------------------+
; SPEEDCOMPARATOR_DATAWIDTH ; 16    ; Signed Integer                                    ;
+---------------------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CC_BOTTOMSIDECOMPARATOR:CC_BOTTOMSIDECOMPARATOR_u0 ;
+--------------------------------+-------+--------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                   ;
+--------------------------------+-------+--------------------------------------------------------+
; BOTTOMSIDECOMPARATOR_DATAWIDTH ; 8     ; Signed Integer                                         ;
+--------------------------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SC_upCOUNTER:SC_upCOUNTER_u0 ;
+---------------------+-------+---------------------------------------------+
; Parameter Name      ; Value ; Type                                        ;
+---------------------+-------+---------------------------------------------+
; upCOUNTER_DATAWIDTH ; 8     ; Signed Integer                              ;
+---------------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                            ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; BB_SYSTEM          ; BB_SYSTEM          ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Maximum processors allowed for parallel compilation              ; 4                  ;                    ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+-------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0" ;
+-----------+-------+----------+------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                      ;
+-----------+-------+----------+------------------------------------------------------------------------------+
; d[15..12] ; Input ; Info     ; Stuck at GND                                                                 ;
+-----------+-------+----------+------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "matrix_ctrl:matrix_ctrl_unit_0" ;
+--------------+-------+----------+--------------------------+
; Port         ; Type  ; Severity ; Details                  ;
+--------------+-------+----------+--------------------------+
; intensity[3] ; Input ; Info     ; Stuck at VCC             ;
; intensity[2] ; Input ; Info     ; Stuck at GND             ;
; intensity[1] ; Input ; Info     ; Stuck at VCC             ;
; intensity[0] ; Input ; Info     ; Stuck at GND             ;
+--------------+-------+----------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CC_BOTTOMSIDECOMPARATOR:CC_BOTTOMSIDECOMPARATOR_u0"                                                                      ;
+-------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                      ; Type   ; Severity ; Details                                                                             ;
+-------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; CC_BOTTOMSIDECOMPARATOR_bottomside_OutLow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "SC_RegBACKGTYPE:SC_RegBACKGTYPE_u0"     ;
+----------------------------------+-------+----------+--------------+
; Port                             ; Type  ; Severity ; Details      ;
+----------------------------------+-------+----------+--------------+
; SC_RegBACKGTYPE_data_InBUS[4..3] ; Input ; Info     ; Stuck at VCC ;
; SC_RegBACKGTYPE_data_InBUS[7..5] ; Input ; Info     ; Stuck at GND ;
; SC_RegBACKGTYPE_data_InBUS[2..0] ; Input ; Info     ; Stuck at GND ;
+----------------------------------+-------+----------+--------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "SC_RegBACKGTYPE:SC_RegBACKGTYPE_u1"     ;
+----------------------------------+-------+----------+--------------+
; Port                             ; Type  ; Severity ; Details      ;
+----------------------------------+-------+----------+--------------+
; SC_RegBACKGTYPE_data_InBUS[4..3] ; Input ; Info     ; Stuck at VCC ;
; SC_RegBACKGTYPE_data_InBUS[7..5] ; Input ; Info     ; Stuck at GND ;
; SC_RegBACKGTYPE_data_InBUS[2..0] ; Input ; Info     ; Stuck at GND ;
+----------------------------------+-------+----------+--------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "SC_RegBACKGTYPE:SC_RegBACKGTYPE_u2"     ;
+----------------------------------+-------+----------+--------------+
; Port                             ; Type  ; Severity ; Details      ;
+----------------------------------+-------+----------+--------------+
; SC_RegBACKGTYPE_data_InBUS[4..3] ; Input ; Info     ; Stuck at VCC ;
; SC_RegBACKGTYPE_data_InBUS[7..5] ; Input ; Info     ; Stuck at GND ;
; SC_RegBACKGTYPE_data_InBUS[2..0] ; Input ; Info     ; Stuck at GND ;
+----------------------------------+-------+----------+--------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "SC_RegBACKGTYPE:SC_RegBACKGTYPE_u3"     ;
+----------------------------------+-------+----------+--------------+
; Port                             ; Type  ; Severity ; Details      ;
+----------------------------------+-------+----------+--------------+
; SC_RegBACKGTYPE_data_InBUS[4..3] ; Input ; Info     ; Stuck at VCC ;
; SC_RegBACKGTYPE_data_InBUS[7..5] ; Input ; Info     ; Stuck at GND ;
; SC_RegBACKGTYPE_data_InBUS[2..0] ; Input ; Info     ; Stuck at GND ;
+----------------------------------+-------+----------+--------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "SC_RegBACKGTYPE:SC_RegBACKGTYPE_u4"     ;
+----------------------------------+-------+----------+--------------+
; Port                             ; Type  ; Severity ; Details      ;
+----------------------------------+-------+----------+--------------+
; SC_RegBACKGTYPE_data_InBUS[4..3] ; Input ; Info     ; Stuck at VCC ;
; SC_RegBACKGTYPE_data_InBUS[7..5] ; Input ; Info     ; Stuck at GND ;
; SC_RegBACKGTYPE_data_InBUS[2..0] ; Input ; Info     ; Stuck at GND ;
+----------------------------------+-------+----------+--------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "SC_RegBACKGTYPE:SC_RegBACKGTYPE_u5"     ;
+----------------------------------+-------+----------+--------------+
; Port                             ; Type  ; Severity ; Details      ;
+----------------------------------+-------+----------+--------------+
; SC_RegBACKGTYPE_data_InBUS[4..3] ; Input ; Info     ; Stuck at VCC ;
; SC_RegBACKGTYPE_data_InBUS[7..5] ; Input ; Info     ; Stuck at GND ;
; SC_RegBACKGTYPE_data_InBUS[2..0] ; Input ; Info     ; Stuck at GND ;
+----------------------------------+-------+----------+--------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "SC_RegBACKGTYPE:SC_RegBACKGTYPE_u6"     ;
+----------------------------------+-------+----------+--------------+
; Port                             ; Type  ; Severity ; Details      ;
+----------------------------------+-------+----------+--------------+
; SC_RegBACKGTYPE_data_InBUS[4..3] ; Input ; Info     ; Stuck at VCC ;
; SC_RegBACKGTYPE_data_InBUS[7..5] ; Input ; Info     ; Stuck at GND ;
; SC_RegBACKGTYPE_data_InBUS[2..0] ; Input ; Info     ; Stuck at GND ;
+----------------------------------+-------+----------+--------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "SC_RegBACKGTYPE:SC_RegBACKGTYPE_u7"     ;
+----------------------------------+-------+----------+--------------+
; Port                             ; Type  ; Severity ; Details      ;
+----------------------------------+-------+----------+--------------+
; SC_RegBACKGTYPE_data_InBUS[4..3] ; Input ; Info     ; Stuck at VCC ;
; SC_RegBACKGTYPE_data_InBUS[7..5] ; Input ; Info     ; Stuck at GND ;
; SC_RegBACKGTYPE_data_InBUS[2..0] ; Input ; Info     ; Stuck at GND ;
+----------------------------------+-------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CC_MUX21:CC_MUX21_u0"                                                                                                                                                                               ;
+--------------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+--------------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CC_MUX21_dataA_InBUS     ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (1 bits) it drives.  The 7 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; CC_MUX21_dataA_InBUS[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
; CC_MUX21_dataB_InBUS     ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (1 bits) it drives.  The 7 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; CC_MUX21_dataB_InBUS[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
; CC_MUX21_select_InBUS    ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (2 bits) it drives.  Extra input bit(s) "CC_MUX21_select_InBUS[1..1]" will be connected to GND.                    ;
+--------------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SC_RegPOINTTYPE:SC_RegPOINTTYPE_u7"                                                                                                                                                       ;
+-----------------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                        ; Type  ; Severity ; Details                                                                                                                                                             ;
+-----------------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SC_RegPOINTTYPE_data0_InBUS ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "SC_RegPOINTTYPE_data0_InBUS[7..1]" will be connected to GND. ;
+-----------------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Thu Nov 11 01:26:08 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off BB_SYSTEM -c BB_SYSTEM --analysis_and_elaboration
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (12021): Found 1 design units, including 1 entities, in source file rtl/cc_mux21.v
    Info (12023): Found entity 1: CC_MUX21 File: Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/rtl/CC_MUX21.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sc_statemachinebackg.v
    Info (12023): Found entity 1: SC_STATEMACHINEBACKG File: Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/rtl/SC_STATEMACHINEBACKG.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sc_regbackgtype.v
    Info (12023): Found entity 1: SC_RegBACKGTYPE File: Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/rtl/SC_RegBACKGTYPE.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sc_statemachinepoint.v
    Info (12023): Found entity 1: SC_STATEMACHINEPOINT File: Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/rtl/SC_STATEMACHINEPOINT.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sc_regpointtype.v
    Info (12023): Found entity 1: SC_RegPOINTTYPE File: Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/rtl/SC_RegPOINTTYPE.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file rtl/cc_bottomsidecomparator.v
    Info (12023): Found entity 1: CC_BOTTOMSIDECOMPARATOR File: Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/rtl/CC_BOTTOMSIDECOMPARATOR.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sc_upcounter.v
    Info (12023): Found entity 1: SC_upCOUNTER File: Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/rtl/SC_upCOUNTER.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file rtl/cc_sevenseg1.v
    Info (12023): Found entity 1: CC_SEVENSEG1 File: Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/rtl/CC_SEVENSEG1.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file rtl/cc_bin2bcd1.v
    Info (12023): Found entity 1: CC_BIN2BCD1 File: Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/rtl/CC_BIN2BCD1.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sc_upspeedcounter.v
    Info (12023): Found entity 1: SC_upSPEEDCOUNTER File: Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/rtl/SC_upSPEEDCOUNTER.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file rtl/cc_speedcomparator.v
    Info (12023): Found entity 1: CC_SPEEDCOMPARATOR File: Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/rtl/CC_SPEEDCOMPARATOR.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file rtl/shift_reg_start_done.v
    Info (12023): Found entity 1: shift_reg_start_done File: Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/rtl/shift_reg_start_done.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file rtl/max7219_ctrl.v
    Info (12023): Found entity 1: matrix_ctrl File: Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/rtl/max7219_ctrl.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sc_debounce1.v
    Info (12023): Found entity 1: SC_DEBOUNCE1 File: Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/rtl/SC_DEBOUNCE1.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file bb_system.v
    Info (12023): Found entity 1: BB_SYSTEM File: Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/BB_SYSTEM.v Line: 21
Info (12127): Elaborating entity "BB_SYSTEM" for the top level hierarchy
Info (12128): Elaborating entity "SC_DEBOUNCE1" for hierarchy "SC_DEBOUNCE1:SC_DEBOUNCE1_u0" File: Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/BB_SYSTEM.v Line: 179
Warning (10230): Verilog HDL assignment warning at SC_DEBOUNCE1.v(70): truncated value with size 32 to match size of target (11) File: Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/rtl/SC_DEBOUNCE1.v Line: 70
Info (12128): Elaborating entity "SC_RegPOINTTYPE" for hierarchy "SC_RegPOINTTYPE:SC_RegPOINTTYPE_u7" File: Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/BB_SYSTEM.v Line: 208
Info (12128): Elaborating entity "SC_RegPOINTTYPE" for hierarchy "SC_RegPOINTTYPE:SC_RegPOINTTYPE_u6" File: Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/BB_SYSTEM.v Line: 218
Info (12128): Elaborating entity "CC_MUX21" for hierarchy "CC_MUX21:CC_MUX21_u0" File: Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/BB_SYSTEM.v Line: 287
Warning (10235): Verilog HDL Always Construct warning at CC_MUX21.v(54): variable "CC_MUX21_dataB_InBUS" is read inside the Always Construct but isn't in the Always Construct's Event Control File: Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/rtl/CC_MUX21.v Line: 54
Info (12128): Elaborating entity "SC_STATEMACHINEPOINT" for hierarchy "SC_STATEMACHINEPOINT:SC_STATEMACHINEPOINT_u0" File: Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/BB_SYSTEM.v Line: 301
Info (10264): Verilog HDL Case Statement information at SC_STATEMACHINEPOINT.v(72): all case item expressions in this case statement are onehot File: Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/rtl/SC_STATEMACHINEPOINT.v Line: 72
Info (12128): Elaborating entity "SC_RegBACKGTYPE" for hierarchy "SC_RegBACKGTYPE:SC_RegBACKGTYPE_u7" File: Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/BB_SYSTEM.v Line: 314
Info (12128): Elaborating entity "SC_RegBACKGTYPE" for hierarchy "SC_RegBACKGTYPE:SC_RegBACKGTYPE_u4" File: Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/BB_SYSTEM.v Line: 341
Info (12128): Elaborating entity "SC_RegBACKGTYPE" for hierarchy "SC_RegBACKGTYPE:SC_RegBACKGTYPE_u0" File: Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/BB_SYSTEM.v Line: 377
Info (12128): Elaborating entity "SC_STATEMACHINEBACKG" for hierarchy "SC_STATEMACHINEBACKG:SC_STATEMACHINEBACKG_u0" File: Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/BB_SYSTEM.v Line: 385
Info (12128): Elaborating entity "SC_upSPEEDCOUNTER" for hierarchy "SC_upSPEEDCOUNTER:SC_upSPEEDCOUNTER_u0" File: Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/BB_SYSTEM.v Line: 394
Info (12128): Elaborating entity "CC_SPEEDCOMPARATOR" for hierarchy "CC_SPEEDCOMPARATOR:CC_SPEEDCOMPARATOR_u0" File: Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/BB_SYSTEM.v Line: 399
Info (12128): Elaborating entity "CC_BOTTOMSIDECOMPARATOR" for hierarchy "CC_BOTTOMSIDECOMPARATOR:CC_BOTTOMSIDECOMPARATOR_u0" File: Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/BB_SYSTEM.v Line: 407
Info (12128): Elaborating entity "matrix_ctrl" for hierarchy "matrix_ctrl:matrix_ctrl_unit_0" File: Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/BB_SYSTEM.v Line: 440
Warning (10036): Verilog HDL or VHDL warning at max7219_ctrl.v(58): object "Trig_SignalNEG" assigned a value but never read File: Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/rtl/max7219_ctrl.v Line: 58
Warning (10230): Verilog HDL assignment warning at max7219_ctrl.v(50): truncated value with size 32 to match size of target (4) File: Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/rtl/max7219_ctrl.v Line: 50
Warning (10230): Verilog HDL assignment warning at max7219_ctrl.v(51): truncated value with size 32 to match size of target (4) File: Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/rtl/max7219_ctrl.v Line: 51
Warning (10230): Verilog HDL assignment warning at max7219_ctrl.v(260): truncated value with size 32 to match size of target (4) File: Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/rtl/max7219_ctrl.v Line: 260
Warning (10240): Verilog HDL Always Construct warning at max7219_ctrl.v(154): inferring latch(es) for variable "ctrl_sr", which holds its previous value in one or more paths through the always construct File: Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/rtl/max7219_ctrl.v Line: 154
Warning (10230): Verilog HDL assignment warning at max7219_ctrl.v(278): truncated value with size 32 to match size of target (3) File: Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/rtl/max7219_ctrl.v Line: 278
Info (10041): Inferred latch for "ctrl_sr[0]" at max7219_ctrl.v(154) File: Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/rtl/max7219_ctrl.v Line: 154
Info (10041): Inferred latch for "ctrl_sr[1]" at max7219_ctrl.v(154) File: Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/rtl/max7219_ctrl.v Line: 154
Info (12128): Elaborating entity "shift_reg_start_done" for hierarchy "matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0" File: Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/rtl/max7219_ctrl.v Line: 109
Warning (10230): Verilog HDL assignment warning at shift_reg_start_done.v(69): truncated value with size 32 to match size of target (16) File: Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/rtl/shift_reg_start_done.v Line: 69
Info (12128): Elaborating entity "CC_BIN2BCD1" for hierarchy "CC_BIN2BCD1:CC_BIN2BCD1_u0" File: Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/BB_SYSTEM.v Line: 481
Warning (10230): Verilog HDL assignment warning at CC_BIN2BCD1.v(36): truncated value with size 32 to match size of target (4) File: Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/rtl/CC_BIN2BCD1.v Line: 36
Warning (10230): Verilog HDL assignment warning at CC_BIN2BCD1.v(42): truncated value with size 32 to match size of target (4) File: Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/rtl/CC_BIN2BCD1.v Line: 42
Warning (10230): Verilog HDL assignment warning at CC_BIN2BCD1.v(44): truncated value with size 32 to match size of target (4) File: Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/rtl/CC_BIN2BCD1.v Line: 44
Info (12128): Elaborating entity "CC_SEVENSEG1" for hierarchy "CC_SEVENSEG1:CC_SEVENSEG1_u0" File: Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/BB_SYSTEM.v Line: 500
Warning (10230): Verilog HDL assignment warning at CC_SEVENSEG1.v(40): truncated value with size 32 to match size of target (15) File: Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/rtl/CC_SEVENSEG1.v Line: 40
Info (12128): Elaborating entity "SC_upCOUNTER" for hierarchy "SC_upCOUNTER:SC_upCOUNTER_u0" File: Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/BB_SYSTEM.v Line: 508
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (144001): Generated suppressed messages file Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/BB_SYSTEM.map.smsg
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 4708 megabytes
    Info: Processing ended: Thu Nov 11 01:26:17 2021
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:23


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in Z:/Users/ESTEBAN/Downloads/New folder/PRJ0_EJEMPLO_2/BB_SYSTEM.map.smsg.


