{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.0 Build 148 04/26/2005 SJ Full Version " "Info: Version 5.0 Build 148 04/26/2005 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 15 22:10:58 2021 " "Info: Processing started: Mon Feb 15 22:10:58 2021" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Cashe -c Cashe " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Cashe -c Cashe" {  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Cashe.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Cashe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Cashe-behav " "Info: Found design unit 1: Cashe-behav" {  } { { "Cashe.vhd" "" { Text "Z:/lab20/Quartus/Cashe.vhd" 17 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 Cashe " "Info: Found entity 1: Cashe" {  } { { "Cashe.vhd" "" { Text "Z:/lab20/Quartus/Cashe.vhd" 5 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "Cashe " "Info: Elaborating entity \"Cashe\" for the top level hierarchy" {  } {  } 0}
{ "Info" "IVRFX_VRFC_OBJECT_DECLARED_NOT_USED" "writer Cashe.vhd(21) " "Info: (10035) Verilog HDL or VHDL information at Cashe.vhd(21): object \"writer\" declared but not used" {  } { { "Cashe.vhd" "" { Text "Z:/lab20/Quartus/Cashe.vhd" 21 0 0 } }  } 0}
{ "Info" "IVRFX_VRFC_OBJECT_DECLARED_NOT_USED" "count Cashe.vhd(24) " "Info: (10035) Verilog HDL or VHDL information at Cashe.vhd(24): object \"count\" declared but not used" {  } { { "Cashe.vhd" "" { Text "Z:/lab20/Quartus/Cashe.vhd" 24 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tagD Cashe.vhd(33) " "Warning: VHDL Process Statement warning at Cashe.vhd(33): signal \"tagD\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "Cashe.vhd" "" { Text "Z:/lab20/Quartus/Cashe.vhd" 33 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tagD Cashe.vhd(38) " "Warning: VHDL Process Statement warning at Cashe.vhd(38): signal \"tagD\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "Cashe.vhd" "" { Text "Z:/lab20/Quartus/Cashe.vhd" 38 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Dout Cashe.vhd(46) " "Warning: VHDL Process Statement warning at Cashe.vhd(46): signal \"Dout\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "Cashe.vhd" "" { Text "Z:/lab20/Quartus/Cashe.vhd" 46 0 0 } }  } 0}
{ "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "Info: One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "hit " "Info: Fanout of permanently enabled tri-state buffer feeding bidir \"hit\" is moved to its source" {  } { { "Cashe.vhd" "" { Text "Z:/lab20/Quartus/Cashe.vhd" 13 -1 0 } }  } 0}  } {  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "numhit\[1\] " "Warning: Latch numhit\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reduce_nor~8 " "Warning: Ports D and ENA on the latch are fed by the same signal reduce_nor~8" {  } {  } 0}  } { { "Cashe.vhd" "" { Text "Z:/lab20/Quartus/Cashe.vhd" 25 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "numhit\[2\] " "Warning: Latch numhit\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reduce_nor~6 " "Warning: Ports D and ENA on the latch are fed by the same signal reduce_nor~6" {  } {  } 0}  } { { "Cashe.vhd" "" { Text "Z:/lab20/Quartus/Cashe.vhd" 25 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "numhit\[0\] " "Warning: Latch numhit\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA reduce_nor~8 " "Warning: Ports D and ENA on the latch are fed by the same signal reduce_nor~8" {  } {  } 0}  } { { "Cashe.vhd" "" { Text "Z:/lab20/Quartus/Cashe.vhd" 25 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_ENABLED_OE" "" "Warning: TRI or OPNDRN buffers permanently enabled" { { "Warning" "WOPT_MLS_NODE_NAME" "res\[0\]~95 " "Warning: Node \"res\[0\]~95\"" {  } { { "Cashe.vhd" "" { Text "Z:/lab20/Quartus/Cashe.vhd" 12 -1 0 } }  } 0} { "Warning" "WOPT_MLS_NODE_NAME" "res\[1\]~96 " "Warning: Node \"res\[1\]~96\"" {  } { { "Cashe.vhd" "" { Text "Z:/lab20/Quartus/Cashe.vhd" 12 -1 0 } }  } 0} { "Warning" "WOPT_MLS_NODE_NAME" "res\[2\]~97 " "Warning: Node \"res\[2\]~97\"" {  } { { "Cashe.vhd" "" { Text "Z:/lab20/Quartus/Cashe.vhd" 12 -1 0 } }  } 0} { "Warning" "WOPT_MLS_NODE_NAME" "res\[3\]~98 " "Warning: Node \"res\[3\]~98\"" {  } { { "Cashe.vhd" "" { Text "Z:/lab20/Quartus/Cashe.vhd" 12 -1 0 } }  } 0} { "Warning" "WOPT_MLS_NODE_NAME" "res\[4\]~99 " "Warning: Node \"res\[4\]~99\"" {  } { { "Cashe.vhd" "" { Text "Z:/lab20/Quartus/Cashe.vhd" 12 -1 0 } }  } 0} { "Warning" "WOPT_MLS_NODE_NAME" "res\[5\]~100 " "Warning: Node \"res\[5\]~100\"" {  } { { "Cashe.vhd" "" { Text "Z:/lab20/Quartus/Cashe.vhd" 12 -1 0 } }  } 0} { "Warning" "WOPT_MLS_NODE_NAME" "res\[6\]~101 " "Warning: Node \"res\[6\]~101\"" {  } { { "Cashe.vhd" "" { Text "Z:/lab20/Quartus/Cashe.vhd" 12 -1 0 } }  } 0} { "Warning" "WOPT_MLS_NODE_NAME" "res\[7\]~102 " "Warning: Node \"res\[7\]~102\"" {  } { { "Cashe.vhd" "" { Text "Z:/lab20/Quartus/Cashe.vhd" 12 -1 0 } }  } 0} { "Warning" "WOPT_MLS_NODE_NAME" "hit~1 " "Warning: Node \"hit~1\"" {  } { { "Cashe.vhd" "" { Text "Z:/lab20/Quartus/Cashe.vhd" 13 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "330 " "Info: Implemented 330 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "21 " "Info: Implemented 21 input pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_OPINS" "0 " "Info: Implemented 0 output pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_BIDIRS" "9 " "Info: Implemented 9 bidirectional pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_LCELLS" "300 " "Info: Implemented 300 logic cells" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 15 22:11:04 2021 " "Info: Processing ended: Mon Feb 15 22:11:04 2021" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0}  } {  } 0}
