[{"DBLP title": "Energy-efficient and robust 3D NoCs with contactless vertical links (Invited paper).", "DBLP authors": ["Sourav Das", "Srinivasan Gopal", "Deukhyoun Heo", "Partha Pratim Pande"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8501894", "OA papers": [{"PaperId": "https://openalex.org/W2897589782", "PaperTitle": "Energy-efficient and robust 3D NoCs with contactless vertical links (Invited paper)", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Washington State University": 4.0}, "Authors": ["Sourav Das", "Srinivasan Gopal", "Deukhyoun Heo", "Partha Pratim Pande"]}]}, {"DBLP title": "Leveraging value locality for efficient design of a hybrid cache in multicore processors.", "DBLP authors": ["Mohammad Arjomand", "Amin Jadidi", "Mahmut T. Kandemir", "Chita R. Das"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203753", "OA papers": [{"PaperId": "https://openalex.org/W4251658057", "PaperTitle": "Leveraging value locality for efficient design of a hybrid cache in multicore processors", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Mohammad Arjomand", "Amin Jadidi", "Mahmut Kandemir", "Chita R. Das"]}]}, {"DBLP title": "Exploring cache bypassing and partitioning for multi-tasking on GPUs.", "DBLP authors": ["Yun Liang", "Xiuhong Li", "Xiaolong Xie"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203754", "OA papers": [{"PaperId": "https://openalex.org/W4237411130", "PaperTitle": "Exploring cache bypassing and partitioning for multi-tasking on GPUs", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Yun Liang", "Xiuhong Li", "Xiaolong Xie"]}]}, {"DBLP title": "Virtual persistent cache: Remedy the long latency behavior of host-aware shingled magnetic recording drives.", "DBLP authors": ["Ming-Chang Yang", "Yuan-Hao Chang", "Fenggang Wu", "Tei-Wei Kuo", "David H. C. Du"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203755", "OA papers": [{"PaperId": "https://openalex.org/W4251907656", "PaperTitle": "Virtual persistent cache: Remedy the long latency behavior of host-aware shingled magnetic recording drives", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Ming-Chang Yang", "Yuan-Hao Chang", "Fenggang Wu", "Tei-Wei Kuo", "David H. C. Du"]}]}, {"DBLP title": "ORCHARD: Visual object recognition accelerator based on approximate in-memory processing.", "DBLP authors": ["Yeseong Kim", "Mohsen Imani", "Tajana Rosing"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203756", "OA papers": [{"PaperId": "https://openalex.org/W4361787200", "PaperTitle": "ORCHARD: Visual object recognition accelerator based on approximate in-memory processing", "Year": 2017, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {}, "Authors": ["Yeseong Kim", "Mohsen Imani", "Tajana Rosing"]}]}, {"DBLP title": "Reverse engineering camouflaged sequential circuits without scan access.", "DBLP authors": ["Mohamed El Massad", "Siddharth Garg", "Mahesh Tripunitara"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203757", "OA papers": [{"PaperId": "https://openalex.org/W4254690223", "PaperTitle": "Reverse engineering camouflaged sequential circuits without scan access", "Year": 2017, "CitationCount": 46, "EstimatedCitation": 46, "Affiliations": {}, "Authors": ["Mohamed El Massad", "Siddharth Garg", "Mahesh V. Tripunitara"]}]}, {"DBLP title": "Obfuscating the interconnects: Low-cost and resilient full-chip layout camouflaging.", "DBLP authors": ["Satwik Patnaik", "Mohammed Ashraf", "Johann Knechtel", "Ozgur Sinanoglu"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203758", "OA papers": [{"PaperId": "https://openalex.org/W4231903137", "PaperTitle": "Obfuscating the interconnects: Low-cost and resilient full-chip layout camouflaging", "Year": 2017, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {}, "Authors": ["Satwik Patnaik", "Mohammed Ashraf", "Johann Knechtel", "Ozgur Sinanoglu"]}]}, {"DBLP title": "CycSAT: SAT-based attack on cyclic logic encryptions.", "DBLP authors": ["Hai Zhou", "Ruifeng Jiang", "Shuyu Kong"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203759", "OA papers": [{"PaperId": "https://openalex.org/W2951325841", "PaperTitle": "CycSAT: SAT-based attack on cyclic logic encryptions", "Year": 2017, "CitationCount": 69, "EstimatedCitation": 69, "Affiliations": {"Northwestern University": 3.0}, "Authors": ["Hai Zhou", "Ruifeng Jiang", "Shuyu Kong"]}]}, {"DBLP title": "Threshold-based obfuscated keys with quantifiable security against invasive readout.", "DBLP authors": ["Shahrzad Keshavarz", "Daniel E. Holcomb"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203760", "OA papers": [{"PaperId": "https://openalex.org/W2745646674", "PaperTitle": "Threshold-based obfuscated keys with quantifiable security against invasive readout", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Massachusetts Amherst": 2.0}, "Authors": ["Shahrzad Keshavarz", "Daniel Holcomb"]}]}, {"DBLP title": "Mixed-cell-height detailed placement considering complex minimum-implant-area constraints.", "DBLP authors": ["Yen-Yi Wu", "Yao-Wen Chang"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203761", "OA papers": [{"PaperId": "https://openalex.org/W4244148680", "PaperTitle": "Mixed-cell-height detailed placement considering complex minimum-implant-area constraints", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}, "Authors": ["Yen-Yi Wu", "Yao-Wen Chang"]}]}, {"DBLP title": "Blockage-aware terminal propagation for placement wirelength minimization.", "DBLP authors": ["Sheng-Wei Yang", "Yao-Wen Chang", "Tung-Chieh Chen"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203762", "OA papers": [{"PaperId": "https://openalex.org/W4247228922", "PaperTitle": "Blockage-aware terminal propagation for placement wirelength minimization", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Shengwei Yang", "Yao-Wen Chang", "Tung-Chieh Chen"]}]}, {"DBLP title": "A unified framework for simultaneous layout decomposition and mask optimization.", "DBLP authors": ["Yuzhe Ma", "Jhih-Rong Gao", "Jian Kuang", "Jin Miao", "Bei Yu"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203763", "OA papers": [{"PaperId": "https://openalex.org/W4234309643", "PaperTitle": "A unified framework for simultaneous layout decomposition and mask optimization", "Year": 2017, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {}, "Authors": ["Yuzhe Ma", "Jhih-Rong Gao", "Jian Kuang", "Jin Miao", "Bei Yu"]}]}, {"DBLP title": "IR-drop aware Design & technology co-optimization for N5 node with different device and cell height options.", "DBLP authors": ["Luca Mattii", "Dragomir Milojevic", "Peter Debacker", "Yasser Sherazi", "Mladen Berekovic", "Praveen Raghavan"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203764", "OA papers": [{"PaperId": "https://openalex.org/W4253179139", "PaperTitle": "IR-drop aware Design &amp; technology co-optimization for N5 node with different device and cell height options", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Luca Mattii", "Drago Mir Milojevic", "Peter Debacker", "Yasser Sherazi", "Mladen Berekovic", "Praveen Raghavan"]}]}, {"DBLP title": "Safety model checking with complementary approximations.", "DBLP authors": ["Jianwen Li", "Shufang Zhu", "Yueling Zhang", "Geguang Pu", "Moshe Y. Vardi"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203765", "OA papers": [{"PaperId": "https://openalex.org/W2736628975", "PaperTitle": "Safety model checking with complementary approximations", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Rice University": 2.0, "East China Normal University": 3.0}, "Authors": ["Jianwen Li", "Shufang Zhu", "Yueling Zhang", "Geguang Pu", "Moshe Y. Vardi"]}]}, {"DBLP title": "An automated SAT-based method for the design of on-chip bit-flip detectors.", "DBLP authors": ["Pouya Taatizadeh", "Nicola Nicolici"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203766", "OA papers": [{"PaperId": "https://openalex.org/W4253889669", "PaperTitle": "An automated SAT-based method for the design of on-chip bit-flip detectors", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Pouya Taatizadeh", "Nicola Nicolici"]}]}, {"DBLP title": "Sequential engineering change order under retiming and resynthesis.", "DBLP authors": ["Nian-Ze Lee", "Victor N. Kravets", "Jie-Hong R. Jiang"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203767", "OA papers": [{"PaperId": "https://openalex.org/W4234734795", "PaperTitle": "Sequential engineering change order under retiming and resynthesis", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Nian-Ze Lee", "Victor N. Kravets", "Jie-Hong R. Jiang"]}]}, {"DBLP title": "Accelerating functional timing analysis with encoding duplication removal and redundant state propagation.", "DBLP authors": ["Denny C.-Y. Wu", "Pin-Ru Jhao", "Charles H.-P. Wen"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203768", "OA papers": [{"PaperId": "https://openalex.org/W4250458775", "PaperTitle": "Accelerating functional timing analysis with encoding duplication removal and redundant state propagation", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Denny Wu", "Pin-Ru Jhao", "Charles H.-P. Wen"]}]}, {"DBLP title": "Efficient simulation of EM side-channel attack resilience.", "DBLP authors": ["Amit Kumar", "Cody Scarborough", "Ali E. Yilmaz", "Michael Orshansky"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203769", "OA papers": [{"PaperId": "https://openalex.org/W4232592560", "PaperTitle": "Efficient simulation of EM side-channel attack resilience", "Year": 2017, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {}, "Authors": ["Amit Kumar", "Cody Scarborough", "Ali E. Yilmaz", "Michael Orshansky"]}]}, {"DBLP title": "Fault injection attack on deep neural network.", "DBLP authors": ["Yannan Liu", "Lingxiao Wei", "Bo Luo", "Qiang Xu"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203770", "OA papers": [{"PaperId": "https://openalex.org/W4242053016", "PaperTitle": "Fault injection attack on deep neural network", "Year": 2017, "CitationCount": 83, "EstimatedCitation": 83, "Affiliations": {}, "Authors": ["Yannan Liu", "Lingxiao Wei", "Bo Luo", "Qiang Xu"]}]}, {"DBLP title": "A novel cache bank timing attack.", "DBLP authors": ["Zhen Hang Jiang", "Yunsi Fei"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203771", "OA papers": [{"PaperId": "https://openalex.org/W4255991246", "PaperTitle": "A novel cache bank timing attack", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}, "Authors": ["Zhen Jiang", "Yunsi Fei"]}]}, {"DBLP title": "Clepsydra: Modeling timing flows in hardware designs.", "DBLP authors": ["Armaiti Ardeshiricham", "Wei Hu", "Ryan Kastner"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203772", "OA papers": [{"PaperId": "https://openalex.org/W4252672524", "PaperTitle": "Clepsydra: Modeling timing flows in hardware designs", "Year": 2017, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of California, San Diego": 3.0}, "Authors": ["Armaiti Ardeshiricham", "Wei Hu", "Ryan Kastner"]}]}, {"DBLP title": "DAGSENS: Directed acyclic graph based direct and adjoint transient sensitivity analysis for event-driven objective functions.", "DBLP authors": ["Karthik V. Aadithya", "Eric R. Keiter", "Ting Mei"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203773", "OA papers": [{"PaperId": "https://openalex.org/W4236587956", "PaperTitle": "DAGSENS: Directed acyclic graph based direct and adjoint transient sensitivity analysis for event-driven objective functions", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Karthik V. Aadithya", "Eric R. Keiter", "Ting Mei"]}]}, {"DBLP title": "Exploring the exponential integrators with Krylov subspace algorithms for nonlinear circuit simulation.", "DBLP authors": ["Xinyuan Wang", "Hao Zhuang", "Chung-Kuan Cheng"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203774", "OA papers": [{"PaperId": "https://openalex.org/W4244859625", "PaperTitle": "Exploring the exponential integrators with Krylov subspace algorithms for nonlinear circuit simulation", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Xuejun Wang", "Hao Zhuang", "Chung-Kuan Cheng"]}]}, {"DBLP title": "Fast physics-based electromigration analysis for multi-branch interconnect trees.", "DBLP authors": ["Xiaoyi Wang", "Yan Yan", "Jian He", "Sheldon X.-D. Tan", "Chase Cook", "Shengqi Yang"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203775", "OA papers": [{"PaperId": "https://openalex.org/W4246615862", "PaperTitle": "Fast physics-based electromigration analysis for multi-branch interconnect trees", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}, "Authors": ["Xiaoyi Wang", "Yan Yan", "J. He", "Sheldon X.-D. Tan", "Chase Cook", "Sheng-Qi Yang"]}]}, {"DBLP title": "Online message delay prediction for model predictive control over controller area network.", "DBLP authors": ["Amith Kaushal Rao", "Haibo Zeng"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203776", "OA papers": [{"PaperId": "https://openalex.org/W4249240566", "PaperTitle": "Online message delay prediction for model predictive control over controller area network", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Amith Kaushal Rao", "Haibo Zeng"]}]}, {"DBLP title": "Hybrid state machine model for fast model predictive control: Application to path tracking.", "DBLP authors": ["Maral Amir", "Tony Givargis"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203777", "OA papers": [{"PaperId": "https://openalex.org/W4240180668", "PaperTitle": "Hybrid state machine model for fast model predictive control: Application to path tracking", "Year": 2017, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {}, "Authors": ["Maral Amir", "Tony Givargis"]}]}, {"DBLP title": "ACQUA: Adaptive and cooperative quality-aware control for automotive cyber-physical systems.", "DBLP authors": ["Korosh Vatanparvar", "Mohammad Abdullah Al Faruque"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203778", "OA papers": [{"PaperId": "https://openalex.org/W4254393894", "PaperTitle": "ACQUA: Adaptive and cooperative quality-aware control for automotive cyber-physical systems", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Korosh Vatanpavar", "Mohammad Abdullah Al Faruque"]}]}, {"DBLP title": "Cross-program design space exploration by ensemble transfer learning.", "DBLP authors": ["Dandan Li", "Shuzhen Yao", "Senzhang Wang", "Ying Wang"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203779", "OA papers": [{"PaperId": "https://openalex.org/W4234065788", "PaperTitle": "Cross-program design space exploration by ensemble transfer learning", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Dandan Li", "Shuzhen Yao", "Senzhang Wang", "Ying Wang"]}]}, {"DBLP title": "Reusability is FIRRTL ground: Hardware construction languages, compiler frameworks, and transformations.", "DBLP authors": ["Adam M. Izraelevitz", "Jack Koenig", "Patrick Li", "Richard Lin", "Angie Wang", "Albert Magyar", "Donggyu Kim", "Colin Schmidt", "Chick Markley", "Jim Lawson", "Jonathan Bachrach"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203780", "OA papers": [{"PaperId": "https://openalex.org/W4240172596", "PaperTitle": "Reusability is FIRRTL ground: Hardware construction languages, compiler frameworks, and transformations", "Year": 2017, "CitationCount": 66, "EstimatedCitation": 66, "Affiliations": {"University of California, Berkeley": 11.0}, "Authors": ["Adam Izraelevitz", "Jack L. Koenig", "Patrick C.K. Li", "Richard Z. Lin", "Angie Wang", "Albert Magyar", "Dong Gyu Kim", "Colin Schmidt", "Chick Markley", "Jim Lawson", "Jonathan Bachrach"]}]}, {"DBLP title": "A load balancing inspired optimization framework for exascale multicore systems: A complex networks approach.", "DBLP authors": ["Yao Xiao", "Yuankun Xue", "Shahin Nazarian", "Paul Bogdan"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203781", "OA papers": [{"PaperId": "https://openalex.org/W4241572510", "PaperTitle": "A load balancing inspired optimization framework for exascale multicore systems: A complex networks approach", "Year": 2017, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {}, "Authors": ["Yao Xiao", "Yuankun Xue", "Shahin Nazarian", "Paul Bogdan"]}]}, {"DBLP title": "Simple magic: Synthesis and in-memory Mapping of logic execution for memristor-aided logic.", "DBLP authors": ["Rotem Ben Hur", "Nimrod Wald", "Nishil Talati", "Shahar Kvatinsky"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203782", "OA papers": [{"PaperId": "https://openalex.org/W4253978541", "PaperTitle": "Simple magic: Synthesis and in-memory Mapping of logic execution for memristor-aided logic", "Year": 2017, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"Technion \u2013 Israel Institute of Technology": 4.0}, "Authors": ["Rotem Ben Hur", "Nimrod Wald", "Nishil Talati", "Shahar Kvatinsky"]}]}, {"DBLP title": "Dedicated synthesis for MZI-based optical circuits based on AND-inverter graphs.", "DBLP authors": ["Arighna Deb", "Robert Wille", "Rolf Drechsler"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203783", "OA papers": [{"PaperId": "https://openalex.org/W4252390897", "PaperTitle": "Dedicated synthesis for MZI-based optical circuits based on AND-inverter graphs", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Arighna Deb", "Robert Wille", "Rolf Drechsler"]}]}, {"DBLP title": "Simultaneous template assignment and layout decomposition using multiple bcp materials in DSA-MP lithography.", "DBLP authors": ["Kuo-Hao Wu", "Shao-Yun Fang"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203784", "OA papers": [{"PaperId": "https://openalex.org/W4247606811", "PaperTitle": "Simultaneous template assignment and layout decomposition using multiple bcp materials in DSA-MP lithography", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Kuo-Hao Wu", "Shao-Yun Fang"]}]}, {"DBLP title": "PRESCOTT: Preset-based cross-point architecture for spin-orbit-torque magnetic random access memory.", "DBLP authors": ["Liang Chang", "Zhaohao Wang", "Alvin Oliver Glova", "Jishen Zhao", "Youguang Zhang", "Yuan Xie", "Weisheng Zhao"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203785", "OA papers": [{"PaperId": "https://openalex.org/W4232921285", "PaperTitle": "PRESCOTT: Preset-based cross-point architecture for spin-orbit-torque magnetic random access memory", "Year": 2017, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {}, "Authors": ["Liang Chang", "Zhaohao Wang", "Alvin Oliver Glova", "Jishen Zhao", "Youguang Zhang", "Yuan Xie", "Weisheng Zhao"]}]}, {"DBLP title": "Cost-effective write disturbance mitigation techniques for advancing PCM density.", "DBLP authors": ["Mohammad Khavari Tavana", "David R. Kaeli"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203786", "OA papers": [{"PaperId": "https://openalex.org/W4238185613", "PaperTitle": "Cost-effective write disturbance mitigation techniques for advancing PCM density", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Mohammad Khavari Tavana", "David Kaeli"]}]}, {"DBLP title": "Speeding up crossbar resistive memory by exploiting in-memory data patterns.", "DBLP authors": ["Wen Wen", "Lei Zhao", "Youtao Zhang", "Jun Yang"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203787", "OA papers": [{"PaperId": "https://openalex.org/W4233099936", "PaperTitle": "Speeding up crossbar resistive memory by exploiting in-memory data patterns", "Year": 2017, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {}, "Authors": ["Wen Wen", "Lei Zhao", "Youtao Zhang", "Jun Yang"]}]}, {"DBLP title": "Approximate image storage with multi-level cell STT-MRAM main memory.", "DBLP authors": ["Hengyu Zhao", "Linuo Xue", "Ping Chi", "Jishen Zhao"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203788", "OA papers": [{"PaperId": "https://openalex.org/W4236799817", "PaperTitle": "Approximate image storage with multi-level cell STT-MRAM main memory", "Year": 2017, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"University of California, Santa Cruz": 2.0, "University of California, Santa Barbara": 1.0, "Intel (United States)": 1.0}, "Authors": ["Hengyu Zhao", "Linuo Xue", "Ping Chi", "Jishen Zhao"]}]}, {"DBLP title": "A novel two-stage modular multiplier based on racetrack memory for asymmetric cryptography.", "DBLP authors": ["Tao Luo", "Bingsheng He", "Wei Zhang", "Douglas L. Maskell"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203789", "OA papers": [{"PaperId": "https://openalex.org/W4237346011", "PaperTitle": "A novel two-stage modular multiplier based on racetrack memory for asymmetric cryptography", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Tao Luo", "Bingsheng He", "Wei Zhang", "Douglas L. Maskell"]}]}, {"DBLP title": "VST: A virtual stress testing framework for discovering bugs in SSD flash-translation layers.", "DBLP authors": ["Ren-Shuo Liu", "Yun-Sheng Chang", "Chih-Wen Hung"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203790", "OA papers": [{"PaperId": "https://openalex.org/W4243490033", "PaperTitle": "VST: A virtual stress testing framework for discovering bugs in SSD flash-translation layers", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Ren-Shuo Liu", "Yun-sheng Chang", "Chih-Ming Hung"]}]}, {"DBLP title": "AdaLearner: An adaptive distributed mobile learning system for neural networks.", "DBLP authors": ["Jiachen Mao", "Zhuwei Qin", "Zirui Xu", "Kent W. Nixon", "Xiang Chen", "Hai Li", "Yiran Chen"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203791", "OA papers": [{"PaperId": "https://openalex.org/W4241905619", "PaperTitle": "AdaLearner: An adaptive distributed mobile learning system for neural networks", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}, "Authors": ["Jiachen Mao", "Zhuwei Qin", "Zirui Xu", "Kent W. Nixon", "Xiang Chen", "Hai Li", "Yi Chen"]}]}, {"DBLP title": "NEMESIS: A software approach for computing in presence of soft errors.", "DBLP authors": ["Moslem Didehban", "Aviral Shrivastava", "Sai Ram Dheeraj Lokam"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203792", "OA papers": [{"PaperId": "https://openalex.org/W4232962734", "PaperTitle": "NEMESIS: A software approach for computing in presence of soft errors", "Year": 2017, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {}, "Authors": ["Moslem Didehban", "Aviral Shrivastava", "Sai Ram Dheeraj Lokam"]}]}, {"DBLP title": "An open benchmark implementation for multi-CPU multi-GPU pedestrian detection in automotive systems.", "DBLP authors": ["Matina Maria Trompouki", "Leonidas Kosmidis", "Nacho Navarro"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203793", "OA papers": [{"PaperId": "https://openalex.org/W4239616795", "PaperTitle": "An open benchmark implementation for multi-CPU multi-GPU pedestrian detection in automotive systems", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Universitat Polit\u00e8cnica de Catalunya": 1.5, "Barcelona Supercomputing Center": 1.5}, "Authors": ["Matina Maria Trompouki", "Leonidas Kosmidis", "Nacho Navarro"]}]}, {"DBLP title": "Making split fabrication synergistically secure and manufacturable.", "DBLP authors": ["Lang Feng", "Yujie Wang", "Jiang Hu", "Wai-Kei Mak", "Jeyavijayan Rajendran"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203794", "OA papers": [{"PaperId": "https://openalex.org/W4244551924", "PaperTitle": "Making split fabrication synergistically secure and manufacturable", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Lang Feng", "Yujie Wang", "Jiang Hu", "Wai-Kei Mak", "Jeyavijayan Rajendran"]}]}, {"DBLP title": "Making split fabrication synergistically secure and manufacturable.", "DBLP authors": ["Lang Feng", "Yujie Wang", "Jiang Hu", "Wai-Kei Mak", "Jeyavijayan Rajendran"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203795", "OA papers": [{"PaperId": "https://openalex.org/W4249723105", "PaperTitle": "Making split fabrication synergistically secure and manufacturable", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Lang Feng", "Yujie Wang", "Jiang Hu", "Wai-Kei Mak", "Jeyavijayan Rajendran"]}]}, {"DBLP title": "Rapid gate sizing with fewer iterations of Lagrangian Relaxation.", "DBLP authors": ["Ankur Sharma", "David G. Chinnery", "Shrirang Dhamdhere", "Chris Chu"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203797", "OA papers": [{"PaperId": "https://openalex.org/W4229816900", "PaperTitle": "Rapid gate sizing with fewer iterations of Lagrangian Relaxation", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Ankur Sharma", "David Chinnery", "Shrirang Dhamdhere", "Chris Chu"]}]}, {"DBLP title": "Statistically certified approximate logic synthesis.", "DBLP authors": ["Gai Liu", "Zhiru Zhang"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203798", "OA papers": [{"PaperId": "https://openalex.org/W4234143475", "PaperTitle": "Statistically certified approximate logic synthesis", "Year": 2017, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {}, "Authors": ["Gai Liu", "Zhiru Zhang"]}]}, {"DBLP title": "Enabling exact delay synthesis.", "DBLP authors": ["Luca Gaetano Amar\u00f9", "Mathias Soeken", "Patrick Vuillod", "Jiong Luo", "Alan Mishchenko", "Pierre-Emmanuel Gaillardon", "Janet Olson", "Robert K. Brayton", "Giovanni De Micheli"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203799", "OA papers": [{"PaperId": "https://openalex.org/W4237147851", "PaperTitle": "Enabling exact delay synthesis", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Luca Amaru", "Mathias Soeken", "Patrick Vuillod", "Jiong Luo", "Alan Mishchenko", "Pierre-Emmanuel Gaillardon", "Janet E. Olson", "Robert K. Brayton", "Giovanni De Micheli"]}]}, {"DBLP title": "Learn-on-the-go: Autonomous cross-subject context learning for internet-of-things applications.", "DBLP authors": ["Ramin Fallahzadeh", "Parastoo Alinia", "Hassan Ghasemzadeh"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203800", "OA papers": [{"PaperId": "https://openalex.org/W4247647416", "PaperTitle": "Learn-on-the-go: Autonomous cross-subject context learning for internet-of-things applications", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Ramin Fallahzadeh", "Parastoo Alinia", "Hassan Ghasemzadeh"]}]}, {"DBLP title": "Near-optimal energy allocation for self-powered wearable systems.", "DBLP authors": ["Ganapati Bhat", "Jaehyun Park", "\u00dcmit Y. Ogras"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203801", "OA papers": [{"PaperId": "https://openalex.org/W4255645355", "PaperTitle": "Near-optimal energy allocation for self-powered wearable systems", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Arizona State University": 3.0}, "Authors": ["Ganapati Bhat", "Jaehyun Park", "Umit Y. Ogras"]}]}, {"DBLP title": "Optimal checkpointing for secure intermittently-powered IoT devices.", "DBLP authors": ["Zahra Ghodsi", "Siddharth Garg", "Ramesh Karri"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203802", "OA papers": [{"PaperId": "https://openalex.org/W2949437651", "PaperTitle": "Optimal checkpointing for secure intermittently-powered IoT devices", "Year": 2017, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"New York University": 3.0}, "Authors": ["Zahra Ghodsi", "Siddharth Garg", "Ramesh Karri"]}]}, {"DBLP title": "ATRIUM: Runtime attestation resilient under memory attacks.", "DBLP authors": ["Shaza Zeitouni", "Ghada Dessouky", "Orlando Arias", "Dean Sullivan", "Ahmad Ibrahim", "Yier Jin", "Ahmad-Reza Sadeghi"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203803", "OA papers": [{"PaperId": "https://openalex.org/W4246712378", "PaperTitle": "ATRIUM: Runtime attestation resilient under memory attacks", "Year": 2017, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {}, "Authors": ["Shaza Zeitouni", "Ghada Dessouky", "Orlando Arias", "Dean Sullivan", "Ahmad Asrul Ibrahim", "Yier Jin", "Ahmad-Reza Sadeghi"]}]}, {"DBLP title": "Hardening extended memory access control schemes with self-verified address spaces.", "DBLP authors": ["Jesse Elwell", "Dmitry Evtyushkin", "Dmitry Ponomarev", "Nael B. Abu-Ghazaleh", "Ryan Riley"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203804", "OA papers": [{"PaperId": "https://openalex.org/W4237613271", "PaperTitle": "Hardening extended memory access control schemes with self-verified address spaces", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Jesse Elwell", "Dmitry Evtyushkin", "Dmitry Ponomarev", "Nael Abu-Ghazaleh", "Ryan Riley"]}]}, {"DBLP title": "Early SoC security validation by VP-based static information flow analysis.", "DBLP authors": ["Muhammad Hassan", "Vladimir Herdt", "Hoang M. Le", "Daniel Gro\u00dfe", "Rolf Drechsler"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203805", "OA papers": [{"PaperId": "https://openalex.org/W4250051479", "PaperTitle": "Early SoC security validation by VP-based static information flow analysis", "Year": 2017, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {}, "Authors": ["Muhammad Hassan", "Vladimir Herdt", "Hoang M. Le", "Grose, Daniel, ca.", "Rolf Drechsler"]}]}, {"DBLP title": "Data path optimisation and delay matching for asynchronous bundled-data balsa circuits.", "DBLP authors": ["Norman Kluge", "Ralf Wollowski"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203806", "OA papers": [{"PaperId": "https://openalex.org/W4237393223", "PaperTitle": "Data path optimisation and delay matching for asynchronous bundled-data balsa circuits", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Norman Kluge", "Ralf Wollowski"]}]}, {"DBLP title": "Approximating complex arithmetic circuits with formal error guarantees: 32-bit multipliers accomplished.", "DBLP authors": ["Milan Ceska", "Jir\u00ed Maty\u00e1s", "Vojtech Mrazek", "Luk\u00e1s Sekanina", "Zdenek Vas\u00edcek", "Tom\u00e1s Vojnar"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203807", "OA papers": [{"PaperId": "https://openalex.org/W4229947305", "PaperTitle": "Approximating complex arithmetic circuits with formal error guarantees: 32-bit multipliers accomplished", "Year": 2017, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {}, "Authors": ["Milan \u010ce\u0161ka", "Jiri Matyas", "Vojtech Mrazek", "Lukas Sekanina", "Zdenek Vasicek", "Tom\u00e1\u0161 Vojnar"]}]}, {"DBLP title": "Advanced datapath synthesis using graph isomorphism.", "DBLP authors": ["Cunxi Yu", "Mihir Choudhury", "Andrew Sullivan", "Maciej J. Ciesielski"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203808", "OA papers": [{"PaperId": "https://openalex.org/W2751846701", "PaperTitle": "Advanced datapath synthesis using graph isomorphism", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Massachusetts Amherst": 1.0, "IBM (United States)": 3.0}, "Authors": ["Cunxi Yu", "Mihir Choudhury", "Andrew L. Sullivan", "Maciej Ciesielski"]}]}, {"DBLP title": "COMBA: A comprehensive model-based analysis framework for high level synthesis of real applications.", "DBLP authors": ["Jieru Zhao", "Liang Feng", "Sharad Sinha", "Wei Zhang", "Yun Liang", "Bingsheng He"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203809", "OA papers": [{"PaperId": "https://openalex.org/W4229673714", "PaperTitle": "COMBA: A comprehensive model-based analysis framework for high level synthesis of real applications", "Year": 2017, "CitationCount": 49, "EstimatedCitation": 49, "Affiliations": {}, "Authors": ["Jieru Zhao", "Liang Feng", "Sharad Sinha", "Wei Zhang", "Yun Liang", "Bingsheng He"]}]}, {"DBLP title": "ApproxLUT: A novel approximate lookup table-based accelerator.", "DBLP authors": ["Ye Tian", "Ting Wang", "Qian Zhang", "Qiang Xu"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203810", "OA papers": [{"PaperId": "https://openalex.org/W4230805937", "PaperTitle": "ApproxLUT: A novel approximate lookup table-based accelerator", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Ye Tian", "Ting Wang", "Qian Zhang", "Qiang Xu"]}]}, {"DBLP title": "Energy efficient runtime approximate computing on data flow graphs.", "DBLP authors": ["Mingze Gao", "Gang Qu"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203811", "OA papers": [{"PaperId": "https://openalex.org/W4237188960", "PaperTitle": "Energy efficient runtime approximate computing on data flow graphs", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Mingze Gao", "Gang Qu"]}]}, {"DBLP title": "MT-spike: A multilayer time-based spiking neuromorphic architecture with temporal error backpropagation.", "DBLP authors": ["Tao Liu", "Zihao Liu", "Fuhong Lin", "Yier Jin", "Gang Quan", "Wujie Wen"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203812", "OA papers": [{"PaperId": "https://openalex.org/W2771127423", "PaperTitle": "MT-spike: A multilayer time-based spiking neuromorphic architecture with temporal error backpropagation", "Year": 2017, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Florida International University": 4.0, "University of Science and Technology Beijing": 1.0, "University of Florida": 1.0}, "Authors": ["Tao Liu", "Zihao Liu", "Fuhong Lin", "Yier Jin", "Gang Quan", "Wujie Wen"]}]}, {"DBLP title": "Energy-efficient, high-performance, highly-compressed deep neural network design using block-circulant matrices.", "DBLP authors": ["Siyu Liao", "Zhe Li", "Xue Lin", "Qinru Qiu", "Yanzhi Wang", "Bo Yuan"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203813", "OA papers": [{"PaperId": "https://openalex.org/W4245205197", "PaperTitle": "Energy-efficient, high-performance, highly-compressed deep neural network design using block-circulant matrices", "Year": 2017, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {}, "Authors": ["Siyu Liao", "Zhe Li", "Xue Lin", "Qinru Qiu", "Yanzhi Wang", "Bo Yuan"]}]}, {"DBLP title": "Power scheduling with active power grids.", "DBLP authors": ["Zahi Moudallal", "Farid N. Najm"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203814", "OA papers": [{"PaperId": "https://openalex.org/W4237737171", "PaperTitle": "Power scheduling with active power grids", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Zahi Moudallal", "Farid N. Najm"]}]}, {"DBLP title": "Thermosiphon: A thermal aware NUCA architecture for write energy reduction of the STT-MRAM based LLCs.", "DBLP authors": ["Bi Wu", "Yuanqing Cheng", "Pengcheng Dai", "Jianlei Yang", "Youguang Zhang", "Dijun Liu", "Ying Wang", "Weisheng Zhao"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203815", "OA papers": [{"PaperId": "https://openalex.org/W4233749081", "PaperTitle": "Thermosiphon: A thermal aware NUCA architecture for write energy reduction of the STT-MRAM based LLCs", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Bi Wu", "Yuanqing Cheng", "Pengcheng Dai", "Jianlei Yang", "Youguang Zhang", "Dijun Liu", "Ying Wang", "Weisheng Zhao"]}]}, {"DBLP title": "Thermal modeling and design on smartphones with heat pipe cooling technique.", "DBLP authors": ["Hong-Wen Chiou", "Yu-Min Lee", "Hsuan-Hsuan Hsiao", "Liang-Chia Cheng"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203816", "OA papers": [{"PaperId": "https://openalex.org/W4235521100", "PaperTitle": "Thermal modeling and design on smartphones with heat pipe cooling technique", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Hong-Wen Chiou", "Yu-Min Lee", "Hsuan-Hsuan Hsiao", "Liang-Chia Cheng"]}]}, {"DBLP title": "Computationally efficient standard-cell FEM-based thermal analysis.", "DBLP authors": ["Yi-Chung Chen", "Scott Ladenheim", "Harry Kalargaris", "Milan Mihajlovic", "Vasilis F. Pavlidis"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203817", "OA papers": [{"PaperId": "https://openalex.org/W4253044402", "PaperTitle": "Computationally efficient standard-cell FEM-based thermal analysis", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Manchester": 4.5, "State University of New York at New Paltz": 0.5}, "Authors": ["Yi-Chung Chen", "Scott Ladenheim", "Harry Kalargaris", "Milan Mihajlovic", "Vasilis F. Pavlidis"]}]}, {"DBLP title": "An integrated-spreading-based macro-refining algorithm for large-scale mixed-size circuit designs.", "DBLP authors": ["Szu-To Chen", "Yao-Wen Chang", "Tung-Chieh Chen"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203818", "OA papers": [{"PaperId": "https://openalex.org/W4239988924", "PaperTitle": "An integrated-spreading-based macro-refining algorithm for large-scale mixed-size circuit designs", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Szu-To Chen", "Yao-Wen Chang", "Tung-Chieh Chen"]}]}, {"DBLP title": "A novel damped-wave framework for macro placement.", "DBLP authors": ["Chin-Hao Chang", "Yao-Wen Chang", "Tung-Chieh Chen"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203819", "OA papers": [{"PaperId": "https://openalex.org/W4256263672", "PaperTitle": "A novel damped-wave framework for macro placement", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}, "Authors": ["Chin-Hao Chang", "Yao-Wen Chang", "Tung-Chieh Chen"]}]}, {"DBLP title": "GRASP based metaheuristics for layout pattern classification.", "DBLP authors": ["Mingyu Woo", "Seungwon Kim", "Seokhyeong Kang"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203820", "OA papers": [{"PaperId": "https://openalex.org/W4256559936", "PaperTitle": "GRASP based metaheuristics for layout pattern classification", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Mingyu Woo", "Seungwon Kim", "Seokhyeong Kang"]}]}, {"DBLP title": "Clock-aware placement for large-scale heterogeneous FPGAs.", "DBLP authors": ["Yun-Chih Kuo", "Chau-Chin Huang", "Shih-Chun Chen", "Chun-Han Chiang", "Yao-Wen Chang", "Sy-Yen Kuo"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203821", "OA papers": [{"PaperId": "https://openalex.org/W4245688993", "PaperTitle": "Clock-aware placement for large-scale heterogeneous FPGAs", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}, "Authors": ["Yun-Chih Kuo", "Chau-Chin Huang", "Shih-Chun Chen", "Chun-Han Chiang", "Yao-Wen Chang", "Sy-Yen Kuo"]}]}, {"DBLP title": "RRAM-based reconfigurable in-memory computing architecture with hybrid routing.", "DBLP authors": ["Yue Zha", "Jing Li"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203822", "OA papers": [{"PaperId": "https://openalex.org/W4255272123", "PaperTitle": "RRAM-based reconfigurable in-memory computing architecture with hybrid routing", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Yue Zha", "Jing Li"]}]}, {"DBLP title": "TraNNsformer: Neural network transformation for memristive crossbar based neuromorphic system design.", "DBLP authors": ["Aayush Ankit", "Abhronil Sengupta", "Kaushik Roy"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203823", "OA papers": [{"PaperId": "https://openalex.org/W4236788275", "PaperTitle": "TraNNsformer: Neural network transformation for memristive crossbar based neuromorphic system design", "Year": 2017, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {}, "Authors": ["Aayush Ankit", "Abhronil Sengupta", "Kaushik Roy"]}]}, {"DBLP title": "A closed-loop design to enhance weight stability of memristor based neural network chips.", "DBLP authors": ["Bonan Yan", "Jianhua Joshua Yang", "Qing Wu", "Yiran Chen", "Hai Li"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203824", "OA papers": [{"PaperId": "https://openalex.org/W4251342985", "PaperTitle": "A closed-loop design to enhance weight stability of memristor based neural network chips", "Year": 2017, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {}, "Authors": ["Bonan Yan", "Jianhua Yang", "Qing Wu", "Yi Chen", "Hai Li"]}]}, {"DBLP title": "Memristor-based perceptron classifier: Increasing complexity and coping with imperfect hardware.", "DBLP authors": ["Farnood Merrikh-Bayat", "Mirko Prezioso", "Bhaswar Chakrabarti", "Irina Kataeva", "Dmitri B. Strukov"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203825", "OA papers": [{"PaperId": "https://openalex.org/W4241904915", "PaperTitle": "Memristor-based perceptron classifier: Increasing complexity and coping with imperfect hardware", "Year": 2017, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {}, "Authors": ["F. Merrikh Bayat", "Mirko Prezioso", "Bhaswar Chakrabarti", "Irina Kataeva", "Dmitri B. Strukov"]}]}, {"DBLP title": "Switch cell optimization of power-gated modern system-on-chips.", "DBLP authors": ["Dongyoun Yi", "Taewhan Kim"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203826", "OA papers": [{"PaperId": "https://openalex.org/W4234866648", "PaperTitle": "Switch cell optimization of power-gated modern system-on-chips", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Dongyoun Yi", "Taewhan Kim"]}]}, {"DBLP title": "Redistribution layer routing for wafer-level integrated fan-out package-on-packages.", "DBLP authors": ["Ting-Chou Lin", "Chia-Chih Chi", "Yao-Wen Chang"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203827", "OA papers": [{"PaperId": "https://openalex.org/W4241825758", "PaperTitle": "Redistribution layer routing for wafer-level integrated fan-out package-on-packages", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Ting-Chou Lin", "Chia-Fen Chi", "Yao-Wen Chang"]}]}, {"DBLP title": "SALT: Provably good routing topology by a novel steiner shallow-light tree algorithm.", "DBLP authors": ["Gengjie Chen", "Peishan Tu", "Evangeline F. Y. Young"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203828", "OA papers": [{"PaperId": "https://openalex.org/W4232603692", "PaperTitle": "SALT: Provably good routing topology by a novel steiner shallow-light tree algorithm", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Gengjie Chen", "Peishan Tu", "Evangeline F. Y. Young"]}]}, {"DBLP title": "A coordinated synchronous and asynchronous parallel routing approach for FPGAs.", "DBLP authors": ["Minghua Shen", "Guojie Luo", "Nong Xiao"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203829", "OA papers": [{"PaperId": "https://openalex.org/W4233693404", "PaperTitle": "A coordinated synchronous and asynchronous parallel routing approach for FPGAs", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Minghua Shen", "Guojie Luo", "Nong Xiao"]}]}, {"DBLP title": "Scalable N-worst algorithms for dynamic timing and activity analysis.", "DBLP authors": ["Hari Cherupalli", "John Sartori"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203830", "OA papers": [{"PaperId": "https://openalex.org/W4232166718", "PaperTitle": "Scalable N-worst algorithms for dynamic timing and activity analysis", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Hari Cherupalli", "John Sartori"]}]}, {"DBLP title": "Power grid verification under transient constraints.", "DBLP authors": ["Mohammad Fawaz", "Farid N. Najm"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203831", "OA papers": [{"PaperId": "https://openalex.org/W4240951904", "PaperTitle": "Power grid verification under transient constraints", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Mohammad Fawaz", "Farid N. Najm"]}]}, {"DBLP title": "SAMG: Sparsified graph-theoretic algebraic multigrid for solving large symmetric diagonally dominant (SDD) matrices.", "DBLP authors": ["Zhiqiang Zhao", "Yongyu Wang", "Zhuo Feng"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203832", "OA papers": [{"PaperId": "https://openalex.org/W4230823852", "PaperTitle": "SAMG: Sparsified graph-theoretic algebraic multigrid for solving large symmetric diagonally dominant (SDD) matrices", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {}, "Authors": ["Zhiqiang Zhao", "Yongyu Wang", "Zhuo Feng"]}]}, {"DBLP title": "State retention for power gated design with non-uniform multi-bit retention latches.", "DBLP authors": ["Guo-Gin Fan", "Mark Po-Hung Lin"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203833", "OA papers": [{"PaperId": "https://openalex.org/W4248585192", "PaperTitle": "State retention for power gated design with non-uniform multi-bit retention latches", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Guo-Gin Fan", "Mark Po-Hung Lin"]}]}, {"DBLP title": "Adaptive error recovery in MEDA biochips based on droplet-aliquot operations and predictive analysis.", "DBLP authors": ["Zhanwei Zhong", "Zipeng Li", "Krishnendu Chakrabarty"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203834", "OA papers": [{"PaperId": "https://openalex.org/W4243329802", "PaperTitle": "Adaptive error recovery in MEDA biochips based on droplet-aliquot operations and predictive analysis", "Year": 2017, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {}, "Authors": ["Zhanwei Zhong", "Zipeng Li", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "Sortex: Efficient timing-driven synthesis of reconfigurable flow-based biochips for scalable single-cell screening.", "DBLP authors": ["Mohamed Ibrahim", "Aditya Sridhar", "Krishnendu Chakrabarty", "Ulf Schlichtmann"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203835", "OA papers": [{"PaperId": "https://openalex.org/W4247382242", "PaperTitle": "Sortex: Efficient timing-driven synthesis of reconfigurable flow-based biochips for scalable single-cell screening", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Ikhlas A. Khan", "Aditya Sridhar", "Krishnendu Chakrabarty", "Ulf Schlichtmann"]}]}, {"DBLP title": "A spike-based long short-term memory on a neurosynaptic processor.", "DBLP authors": ["Amar Shrestha", "Khadeer Ahmed", "Yanzhi Wang", "David P. Widemann", "Adam T. Moody", "Brian C. Van Essen", "Qinru Qiu"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203836", "OA papers": [{"PaperId": "https://openalex.org/W4240798929", "PaperTitle": "A spike-based long short-term memory on a neurosynaptic processor", "Year": 2017, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {}, "Authors": ["Amar Shrestha", "Khadeer Ahmed", "Yanzhi Wang", "David P. Widemann", "Adam Moody", "Brian Van Essen", "Qinru Qiu"]}]}, {"DBLP title": "Design of accurate stochastic number generators with noisy emerging devices for stochastic computing.", "DBLP authors": ["Meng Yang", "John P. Hayes", "Deliang Fan", "Weikang Qian"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203837", "OA papers": [{"PaperId": "https://openalex.org/W4237779104", "PaperTitle": "Design of accurate stochastic number generators with noisy emerging devices for stochastic computing", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Meng Yang", "John P. Hayes", "Deliang Fan", "Weikang Qian"]}]}, {"DBLP title": "Stress-aware performance evaluation of 3D-stacked wide I/O DRAMs.", "DBLP authors": ["Tengtao Li", "Sachin S. Sapatnekar"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203838", "OA papers": [{"PaperId": "https://openalex.org/W4231329298", "PaperTitle": "Stress-aware performance evaluation of 3D-stacked wide I/O DRAMs", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Tengtao Li", "Sachin S. Sapatnekar"]}]}, {"DBLP title": "Dynamic partitioning to mitigate stuck-at faults in emerging memories.", "DBLP authors": ["Jiangwei Zhang", "Donald Kline Jr.", "Liang Fang", "Rami G. Melhem", "Alex K. Jones"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203839", "OA papers": [{"PaperId": "https://openalex.org/W4241095305", "PaperTitle": "Dynamic partitioning to mitigate stuck-at faults in emerging memories", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {}, "Authors": ["Jiang-Wei Zhang", "Donald W. Kline", "Liang Fang", "Rami Melhem", "Alex K. Jones"]}]}, {"DBLP title": "Fast physics-based electromigration assessment by efficient solution of linear time-invariant (LTI) systems.", "DBLP authors": ["Sandeep Chatterjee", "Valeriy Sukharev", "Farid N. Najm"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203840", "OA papers": [{"PaperId": "https://openalex.org/W4240059038", "PaperTitle": "Fast physics-based electromigration assessment by efficient solution of linear time-invariant (LTI) systems", "Year": 2017, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {}, "Authors": ["Sandeep Chatterjee", "Valeriy Sukharev", "Farid N. Najm"]}]}, {"DBLP title": "Optimal multi-row detailed placement for yield and model-hardware correlation improvements in sub-10nm VLSI.", "DBLP authors": ["Changho Han", "Kwangsoo Han", "Andrew B. Kahng", "Hyein Lee", "Lutong Wang", "Bangqi Xu"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203841", "OA papers": [{"PaperId": "https://openalex.org/W4245622810", "PaperTitle": "Optimal multi-row detailed placement for yield and model-hardware correlation improvements in sub-10nm VLSI", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {}, "Authors": ["Chang-ho Han", "Kwangsoo Han", "Andrew B. Kahng", "Hye-In Lee", "Lutong Wang", "Bangqi Xu"]}]}, {"DBLP title": "SAT-based compilation to a non-vonNeumann processor.", "DBLP authors": ["Samit Chaudhuri", "Asmus Hetzel"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203842", "OA papers": [{"PaperId": "https://openalex.org/W4251954698", "PaperTitle": "SAT-based compilation to a non-vonNeumann processor", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Samit Ray Chaudhuri", "Asmus Hetzel"]}]}, {"DBLP title": "P4: Phase-based power/performance prediction of heterogeneous systems via neural networks.", "DBLP authors": ["Yeseong Kim", "Pietro Mercati", "Ankit More", "Emily Shriver", "Tajana Rosing"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203843", "OA papers": [{"PaperId": "https://openalex.org/W4248775335", "PaperTitle": "P<sup>4</sup>: Phase-based power/performance prediction of heterogeneous systems via neural networks", "Year": 2017, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {}, "Authors": ["Yeseong Kim", "Pietro Mercati", "Ankit More", "Emily Shriver", "Tajana Rosing"]}]}, {"DBLP title": "HLScope+, : Fast and accurate performance estimation for FPGA HLS.", "DBLP authors": ["Young-kyu Choi", "Peng Zhang", "Peng Li", "Jason Cong"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203844", "OA papers": [{"PaperId": "https://openalex.org/W4255897758", "PaperTitle": "HLScope+,: Fast and accurate performance estimation for FPGA HLS", "Year": 2017, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {}, "Authors": ["Young Deuk Choi", "Peng Zhang", "Peng Li", "Jason Cong"]}]}, {"DBLP title": "A streaming clustering approach using a heterogeneous system for big data analysis.", "DBLP authors": ["Dajung Lee", "Alric Althoff", "Dustin Richmond", "Ryan Kastner"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203845", "OA papers": [{"PaperId": "https://openalex.org/W4243277949", "PaperTitle": "A streaming clustering approach using a heterogeneous system for big data analysis", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Dajung Lee", "Alric Althoff", "Dustin Richmond", "Ryan Kastner"]}]}, {"DBLP title": "Why you should care about don't cares: Exploiting internal don't care conditions for hardware Trojans.", "DBLP authors": ["Wei Hu", "Lu Zhang", "Armaiti Ardeshiricham", "Jeremy Blackstone", "Bochuan Hou", "Yu Tai", "Ryan Kastner"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203846", "OA papers": [{"PaperId": "https://openalex.org/W4246591995", "PaperTitle": "Why you should care about don't cares: Exploiting internal don't care conditions for hardware Trojans", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Wei Hu", "Lu Zhang", "Armaiti Ardeshiricham", "Jeremy Blackstone", "Bochuan Hou", "Yu-Tzu Tai", "Ryan Kastner"]}]}, {"DBLP title": "Mining mutation testing simulation traces for security and testbench debugging.", "DBLP authors": ["Nicole Fern", "Kwang-Ting Cheng"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203847", "OA papers": [{"PaperId": "https://openalex.org/W4237600630", "PaperTitle": "Mining mutation testing simulation traces for security and testbench debugging", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Nicole Fern", "Kwang-Ting Cheng"]}]}, {"DBLP title": "ACE: Adaptive channel estimation for detecting analog/RF trojans in WLAN transceivers.", "DBLP authors": ["Kiruba Sankaran Subramani", "Angelos Antonopoulos", "Ahmed Attia Abotabl", "Aria Nosratinia", "Yiorgos Makris"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203848", "OA papers": [{"PaperId": "https://openalex.org/W4231025618", "PaperTitle": "ACE: Adaptive channel estimation for detecting analog/RF trojans in WLAN transceivers", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}, "Authors": ["Kiruba Sankaran Subramani", "Angelos Antonopoulos", "Ahmed Abotabl", "Aria Nosratinia", "Yiorgos Makris"]}]}, {"DBLP title": "Cost-effective design of scalable high-performance systems using active and passive interposers.", "DBLP authors": ["Dylan C. Stow", "Yuan Xie", "Taniya Siddiqua", "Gabriel H. Loh"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203849", "OA papers": [{"PaperId": "https://openalex.org/W4244395536", "PaperTitle": "Cost-effective design of scalable high-performance systems using active and passive interposers", "Year": 2017, "CitationCount": 38, "EstimatedCitation": 38, "Affiliations": {"University of California, Santa Barbara": 2.0, "Advanced Micro Devices (United States)": 2.0}, "Authors": ["Dylan Stow", "Yuan Xie", "Taniya Siddiqua", "Gabriel H. Loh"]}]}, {"DBLP title": "Towards warp-scheduler friendly STT-RAM/SRAM hybrid GPGPU register file design.", "DBLP authors": ["Quan Deng", "Youtao Zhang", "Minxuan Zhang", "Jun Yang"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203850", "OA papers": [{"PaperId": "https://openalex.org/W4240280370", "PaperTitle": "Towards warp-scheduler friendly STT-RAM/SRAM hybrid GPGPU register file design", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Quan Deng", "Youtao Zhang", "Minxuan Zhang", "Jun Yang"]}]}, {"DBLP title": "A case for low frequency single cycle multi hop NoCs for energy efficiency and high performance.", "DBLP authors": ["Monodeep Kar", "Tushar Krishna"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203851", "OA papers": [{"PaperId": "https://openalex.org/W4238935249", "PaperTitle": "A case for low frequency single cycle multi hop NoCs for energy efficiency and high performance", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Monodeep Kar", "Tushar Krishna"]}]}, {"DBLP title": "MeDNN: A distributed mobile system with enhanced partition and deployment for large-scale DNNs.", "DBLP authors": ["Jiachen Mao", "Zhongda Yang", "Wei Wen", "Chunpeng Wu", "Linghao Song", "Kent W. Nixon", "Xiang Chen", "Hai Li", "Yiran Chen"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203852", "OA papers": [{"PaperId": "https://openalex.org/W4249516033", "PaperTitle": "MeDNN: A distributed mobile system with enhanced partition and deployment for large-scale DNNs", "Year": 2017, "CitationCount": 44, "EstimatedCitation": 44, "Affiliations": {"Duke University": 7.0, "University of Pittsburgh": 1.0, "George Mason University": 1.0}, "Authors": ["Jiachen Mao", "Zhongda Yang", "Wei Wen", "Chunpeng Wu", "Linghao Song", "Kent W. Nixon", "Xiang Chen", "Hai Li", "Yi Chen"]}]}, {"DBLP title": "DtCraft: A distributed execution engine for compute-intensive applications.", "DBLP authors": ["Tsung-Wei Huang", "Chun-Xun Lin", "Martin D. F. Wong"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203853", "OA papers": [{"PaperId": "https://openalex.org/W4237927338", "PaperTitle": "DtCraft: A distributed execution engine for compute-intensive applications", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Tsung-Wei Huang", "Chun-Xun Lin", "Martin C.S. Wong"]}]}, {"DBLP title": "AEP: An error-bearing neural network accelerator for energy efficiency and model protection.", "DBLP authors": ["Lei Zhao", "Youtao Zhang", "Jun Yang"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203854", "OA papers": [{"PaperId": "https://openalex.org/W4250021180", "PaperTitle": "AEP: An error-bearing neural network accelerator for energy efficiency and model protection", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Lei Zhao", "Youtao Zhang", "Jun Yang"]}]}, {"DBLP title": "Efficient programming of reconfigurable radio frequency (RF) systems.", "DBLP authors": ["Mohamed Baker Alawieh", "Fa Wang", "Jun Tao", "Shihui Yin", "Minhee Jun", "Xin Li", "Tamal Mukherjee", "Rohit Negi"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203855", "OA papers": [{"PaperId": "https://openalex.org/W4243311127", "PaperTitle": "Efficient programming of reconfigurable radio frequency (RF) systems", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Mohamed Baker Alawieh", "Fa Wang", "Jun Tao", "Shihui Yin", "Minhee Jun", "Xin Li", "Tamal Mukherjee", "Rohit Negi"]}]}, {"DBLP title": "Towards reliability-aware circuit design in nanoscale FinFET technology: - New-generation aging model and circuit reliability simulator.", "DBLP authors": ["Shaofeng Guo", "Runsheng Wang", "Zhuoqing Yu", "Peng Hao", "Pengpeng Ren", "Yangyuan Wang", "Siyu Liao", "Chunyi Huang", "Tianlei Guo", "Alvin Chen", "Jushan Xie", "Ru Huang"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203856", "OA papers": [{"PaperId": "https://openalex.org/W4245661807", "PaperTitle": "Towards reliability-aware circuit design in nanoscale FinFET technology: \u2014 New-generation aging model and circuit reliability simulator", "Year": 2017, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {}, "Authors": ["Shaofeng Guo", "Runsheng Wang", "Zhuoqing Yu", "Peng Hao", "Pengpeng Ren", "Yangyuan Wang", "Liao Si-Yu", "Chunyi Huang", "Guo Tianlei", "Alvin Chao-Yu Chen", "Jushan Xie", "Ru Huang"]}]}, {"DBLP title": "Online and incremental machine learning approaches for IC yield improvement.", "DBLP authors": ["Hongge Chen", "Duane S. Boning"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203857", "OA papers": [{"PaperId": "https://openalex.org/W4231203981", "PaperTitle": "Online and incremental machine learning approaches for IC yield improvement", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}, "Authors": ["Hongge Chen", "Duane S. Boning"]}]}, {"DBLP title": "An analog SAT solver based on a deterministic dynamical system: (Invited paper).", "DBLP authors": ["Xunzhao Yin", "Zolt\u00e1n Toroczkai", "Xiaobo Sharon Hu"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203858", "OA papers": [{"PaperId": "https://openalex.org/W2772971384", "PaperTitle": "An analog SAT solver based on a deterministic dynamical system: (Invited paper)", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Notre Dame": 3.0}, "Authors": ["Xunzhao Yin", "Zolt\u00e1n Toroczkai", "Xiaobo Sharon Hu"]}]}, {"DBLP title": "Connecting spectral techniques for graph coloring and eigen properties of coupled dynamics: A pathway for solving combinatorial optimizations (Invited paper).", "DBLP authors": ["Abhinav Parihar", "Nikhil Shukla", "Matthew Jerry", "Suman Datta", "Arijit Raychowdhury"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203859", "OA papers": [{"PaperId": "https://openalex.org/W4231624693", "PaperTitle": "Connecting spectral techniques for graph coloring and eigen properties of coupled dynamics: A pathway for solving combinatorial optimizations (Invited paper)", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Abhinav Parihar", "Nikhil Shukla", "Matthew Jerry", "Suman Datta", "Arijit Raychowdhury"]}]}, {"DBLP title": "Design automation and testing of monolithic 3D ICs: Opportunities, challenges, and solutions: (Invited paper).", "DBLP authors": ["Kyungwook Chang", "Abhishek Koneru", "Krishnendu Chakrabarty", "Sung Kyu Lim"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203860", "OA papers": [{"PaperId": "https://openalex.org/W2775005974", "PaperTitle": "Design automation and testing of monolithic 3D ICs: Opportunities, challenges, and solutions: (Invited paper)", "Year": 2017, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"Georgia Institute of Technology": 2.0, "Duke University": 2.0}, "Authors": ["Kyungwook Chang", "Abhishek Koneru", "Krishnendu Chakrabarty", "Sung Kyu Lim"]}]}, {"DBLP title": "Leveraging recovery effect to reduce electromigration degradation in power/ground TSV.", "DBLP authors": ["Shengcheng Wang", "Zeyu Sun", "Yuan Cheng", "Sheldon X.-D. Tan", "Mehdi Baradaran Tahoori"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203861", "OA papers": [{"PaperId": "https://openalex.org/W4247304933", "PaperTitle": "Leveraging recovery effect to reduce electromigration degradation in power/ground TSV", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Shengcheng Wang", "Zeyu Sun", "Yuan Cheng", "Sheldon X.-D. Tan", "Mehdi B. Tahoori"]}]}, {"DBLP title": "Machine learning on FPGAs to face the IoT revolution.", "DBLP authors": ["Xiaofan Zhang", "Anand Ramachandran", "Chuanhao Zhuge", "Di He", "Wei Zuo", "Zuofu Cheng", "Kyle Rupnow", "Deming Chen"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203862", "OA papers": [{"PaperId": "https://openalex.org/W4236408538", "PaperTitle": "Machine learning on FPGAs to face the IoT revolution", "Year": 2017, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of Illinois Urbana-Champaign": 1.0}, "Authors": ["Xiaofan Zhang", "Anand Ramachandran", "Chuanhao Zhuge", "Di He", "Wei Zuo", "Zuofu Cheng", "Kyle Rupnow", "Deming Chen"]}]}, {"DBLP title": "Thermal-sensitive design and power optimization for a 3D torus-based optical NoC.", "DBLP authors": ["Kang Yao", "Yaoyao Ye", "Sudeep Pasricha", "Jiang Xu"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203863", "OA papers": [{"PaperId": "https://openalex.org/W4244726702", "PaperTitle": "Thermal-sensitive design and power optimization for a 3D torus-based optical NoC", "Year": 2017, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {}, "Authors": ["Kang Yao", "Yaoyao Ye", "Sudeep Pasricha", "Jiang Xu"]}]}, {"DBLP title": "VoCaM: Visualization oriented convolutional neural network acceleration on mobile system: Invited paper.", "DBLP authors": ["Zhuwei Qin", "Zirui Xu", "Qide Dong", "Yiran Chen", "Xiang Chen"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203864", "OA papers": [{"PaperId": "https://openalex.org/W2775223824", "PaperTitle": "VoCaM: Visualization oriented convolutional neural network acceleration on mobile system: Invited paper", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"George Mason University": 4.0, "Duke University": 1.0}, "Authors": ["Zhuwei Qin", "Zirui Xu", "Qide Dong", "Yi Chen", "Xiang Chen"]}]}, {"DBLP title": "Offshore oil spill monitoring and detection: Improving risk management for offshore petroleum cyber-physical systems: (Invited paper).", "DBLP authors": ["Xiaodao Chen", "Dongmei Zhang", "Yuewei Wang", "Lizhe Wang", "Albert Y. Zomaya", "Shiyan Hu"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203865", "OA papers": [{"PaperId": "https://openalex.org/W2775228571", "PaperTitle": "Offshore oil spill monitoring and detection: Improving risk management for offshore petroleum cyber-physical systems: (Invited paper)", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"China University of Geosciences": 4.0, "University of Sydney": 1.0, "Michigan Technological University": 1.0}, "Authors": ["Xiaodao Chen", "Dongmei Zhang", "Yuewei Wang", "Lizhe Wang", "Albert Y. Zomaya", "Shiyan Hu"]}]}, {"DBLP title": "Deep reinforcement learning: Framework, applications, and embedded implementations: Invited paper.", "DBLP authors": ["Hongjia Li", "Tianshu Wei", "Ao Ren", "Qi Zhu", "Yanzhi Wang"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203866", "OA papers": [{"PaperId": "https://openalex.org/W2771384842", "PaperTitle": "Deep reinforcement learning: Framework, applications, and embedded implementations: Invited paper", "Year": 2017, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"Syracuse University": 3.0, "University of California, Riverside": 2.0}, "Authors": ["Hongjia Li", "Tianshu Wei", "Ao Ren", "Qi Zhu", "Yanzhi Wang"]}]}, {"DBLP title": "ICCAD-2017 CAD contest in resource-aware patch generation.", "DBLP authors": ["Ching-Yi Huang", "Chih-Jen Hsu", "Chi-An Wu", "Kei-Yong Khoo"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203868", "OA papers": [{"PaperId": "https://openalex.org/W4239546712", "PaperTitle": "ICCAD-2017 CAD contest in resource-aware patch generation", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Ching-Yi Huang", "Chih-Jen Hsu", "Chi-An Wu", "Kei-Yong Khoo"]}]}, {"DBLP title": "ICCAD-2017 CAD contest in net open location finder with obstacles: Invited paper.", "DBLP authors": ["Kai-Shun Hu", "Ming-Jen Yang", "Yu-Hui Huang", "Bing-Yi Wong", "Cindy Chin-Fang Shen"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203869", "OA papers": [{"PaperId": "https://openalex.org/W2773709731", "PaperTitle": "ICCAD-2017 CAD contest in net open location finder with obstacles: Invited paper", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Synopsys Taiwan Co., Ltd., 29F, No. 333, Section 1, Keelung Road, Taipei, Taiwan": 5.0}, "Authors": ["Kaishun Hu", "Ming-Jen Yang", "Yuhui Huang", "Bing-Yi Wong", "Cindy Chin-Fang Shen"]}]}, {"DBLP title": "ICCAD-2017 CAD contest in multi-deck standard cell legalization and benchmarks.", "DBLP authors": ["Nima Karimpour Darav", "Ismail S. Bustany", "Andrew A. Kennings", "Ravi Mamidi"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203870", "OA papers": [{"PaperId": "https://openalex.org/W4246276176", "PaperTitle": "ICCAD-2017 CAD contest in multi-deck standard cell legalization and benchmarks", "Year": 2017, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {}, "Authors": ["Nima Karimpour Darav", "Ismail Bustany", "Andrew Kennings", "Ravi Mamidi"]}]}, {"DBLP title": "Novel heterogeneous computing platforms and 5G communications for IoT applications.", "DBLP authors": ["Yuichi Nakamura", "Hideyuki Shimonishi", "Yuki Kobayashi", "Kozo Satoda", "Yashuhiro Matsunaga", "Dai Kanetomo"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203872", "OA papers": [{"PaperId": "https://openalex.org/W4239546868", "PaperTitle": "Novel heterogeneous computing platforms and 5G communications for IoT applications", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Yuichi Nakamura", "Hideyuki Shimonishi", "Yuki Kobayashi", "Kozo Satoda", "Yashuhiro Matsunaga", "Dai Kanetomo"]}]}, {"DBLP title": "Edge segmentation: Empowering mobile telemedicine with compressed cellular neural networks.", "DBLP authors": ["Xiaowei Xu", "Qing Lu", "Tianchen Wang", "Jinglan Liu", "Cheng Zhuo", "Xiaobo Sharon Hu", "Yiyu Shi"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203873", "OA papers": [{"PaperId": "https://openalex.org/W4237832974", "PaperTitle": "Edge segmentation: Empowering mobile telemedicine with compressed cellular neural networks", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {}, "Authors": ["Xiaowei Xu", "Qing Lu", "Tianchen Wang", "Jinglan Liu", "Cheng Zhuo", "Xiaobo Sharon Hu", "Yiyu Shi"]}]}, {"DBLP title": "CNN-based pattern recognition on nonvolatile IoT platform for smart ultraviolet monitoring: (Invited paper).", "DBLP authors": ["Jinyang Li", "Qingwei Guo", "Fang Su", "Zhe Yuan", "Jinshan Yue", "Jingtong Hu", "Huazhong Yang", "Yongpan Liu"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203874", "OA papers": [{"PaperId": "https://openalex.org/W2775135251", "PaperTitle": "CNN-based pattern recognition on nonvolatile IoT platform for smart ultraviolet monitoring: (Invited paper)", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Tsinghua University": 7.0, "University of Pittsburgh": 1.0}, "Authors": ["Jinyang Li", "Qingwei Guo", "Fang Su", "Zhe Yuan", "Jinshan Yue", "Jingtong Hu", "Huazhong Yang", "Yongpan Liu"]}]}, {"DBLP title": "Machine learning on FPGAs to face the IoT revolution.", "DBLP authors": ["Xiaofan Zhang", "Anand Ramachandran", "Chuanhao Zhuge", "Di He", "Wei Zuo", "Zuofu Cheng", "Kyle Rupnow", "Deming Chen"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203875", "OA papers": [{"PaperId": "https://openalex.org/W4238771304", "PaperTitle": "Machine learning on FPGAs to face the IoT revolution", "Year": 2017, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {}, "Authors": ["Xiaofan Zhang", "Anand Ramachandran", "Chuanhao Zhuge", "Di He", "Wei Zuo", "Zuofu Cheng", "Kyle Rupnow", "Deming Chen"]}]}, {"DBLP title": "Energy efficient runtime approximate computing on data flow graphs.", "DBLP authors": ["Mingze Gao", "Gang Qu"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203876", "OA papers": [{"PaperId": "https://openalex.org/W4235255518", "PaperTitle": "Energy efficient runtime approximate computing on data flow graphs", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Mingze Gao", "Gang Qu"]}]}, {"DBLP title": "Deep learning challenges and solutions with Xilinx FPGAs.", "DBLP authors": ["Elliott Delaye", "Ashish Sirasao", "Chaithanya Dudha", "Sabya Das"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203877", "OA papers": [{"PaperId": "https://openalex.org/W4235946667", "PaperTitle": "Deep learning challenges and solutions with Xilinx FPGAs", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {}, "Authors": ["Elliott Delaye", "Ashish Sirasao", "Chaithanya Dudha", "Sabya Sachi Das"]}]}, {"DBLP title": "FPGA placement and routing.", "DBLP authors": ["Shih-Chun Chen", "Yao-Wen Chang"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203878", "OA papers": [{"PaperId": "https://openalex.org/W4234325171", "PaperTitle": "FPGA placement and routing", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}, "Authors": ["Shih-Chun Chen", "Yao-Wen Chang"]}]}, {"DBLP title": "UTPlaceF 3.0: A parallelization framework for modern FPGA global placement: (Invited paper).", "DBLP authors": ["Wuxi Li", "Meng Li", "Jiajun Wang", "David Z. Pan"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203879", "OA papers": [{"PaperId": "https://openalex.org/W2773785779", "PaperTitle": "UTPlaceF 3.0: A parallelization framework for modern FPGA global placement: (Invited paper)", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"The University of Texas at Austin": 4.0}, "Authors": ["Wuxi Li", "Lianqing Liu", "Jiajun Wang", "David Z. Pan"]}]}, {"DBLP title": "Clock-aware ultrascale FPGA placement with machine learning routability prediction: (Invited paper).", "DBLP authors": ["Chak-Wa Pui", "Gengjie Chen", "Yuzhe Ma", "Evangeline F. Y. Young", "Bei Yu"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203880", "OA papers": [{"PaperId": "https://openalex.org/W2771551340", "PaperTitle": "Clock-aware ultrascale FPGA placement with machine learning routability prediction: (Invited paper)", "Year": 2017, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"Chinese University of Hong Kong": 5.0}, "Authors": ["Chak-Wa Pui", "Gengjie Chen", "Yuzhe Ma", "Evangeline F. Y. Young", "Bei Yu"]}]}, {"DBLP title": "A hybrid approach to cache management in heterogeneous CPU-FPGA platforms.", "DBLP authors": ["Liang Feng", "Sharad Sinha", "Wei Zhang", "Yun Liang"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203881", "OA papers": [{"PaperId": "https://openalex.org/W4230571165", "PaperTitle": "A hybrid approach to cache management in heterogeneous CPU-FPGA platforms", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Liang Feng", "Sharad Sinha", "Wei Zhang", "Yun Liang"]}]}, {"DBLP title": "An assessment of vulnerability of hardware neural networks to dynamic voltage and temperature variations.", "DBLP authors": ["Xun Jiao", "Mulong Luo", "Jeng-Hau Lin", "Rajesh K. Gupta"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203882", "OA papers": [{"PaperId": "https://openalex.org/W4238485759", "PaperTitle": "An assessment of vulnerability of hardware neural networks to dynamic voltage and temperature variations", "Year": 2017, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {}, "Authors": ["Xun Jiao", "Mulong Luo", "Jin-Ming Lin", "Rajesh Gupta"]}]}, {"DBLP title": "Dependable integrated clinical system architecture with runtime verification.", "DBLP authors": ["Yu Jiang", "Mingzhe Wang", "Han Liu", "Mohammad Hosseini", "Jiaguang Sun"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203883", "OA papers": [{"PaperId": "https://openalex.org/W4244765749", "PaperTitle": "Dependable integrated clinical system architecture with runtime verification", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Yu Jiang", "Mingzhe Wang", "Han Liu", "Mohammad Hosseini", "Jiaguang Sun"]}]}, {"DBLP title": "Toward safe interoperations in network connected medical cyber-physical systems using open-loop safe protocols.", "DBLP authors": ["Andrew Y.-Z. Ou", "Maryam Rahmaniheris", "Yu Jiang", "Po-Liang Wu", "Lui Sha"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203884", "OA papers": [{"PaperId": "https://openalex.org/W4249081670", "PaperTitle": "Toward safe interoperations in network connected medical cyber-physical systems using open-loop safe protocols", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Andrew Y.-Z. Ou", "Maryam Rahmaniheris", "Yu Jiang", "Po-Liang Wu", "Lui Sha"]}]}, {"DBLP title": "Model and integrate medical resource availability into verifiably correct executable medical guidelines.", "DBLP authors": ["Chunhui Guo", "Zhicheng Fu", "Zhenyu Zhang", "Shangping Ren", "Lui Sha"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203885", "OA papers": [{"PaperId": "https://openalex.org/W2773969985", "PaperTitle": "Model and integrate medical resource availability into verifiably correct executable medical guidelines", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Illinois Institute of Technology": 2.0, "San Diego State University": 2.0, "University of Illinois Urbana-Champaign": 1.0}, "Authors": ["Chunhui Guo", "Zhicheng Fu", "Zhenyu Zhang", "Shangping Ren", "Lui Sha"]}]}, {"DBLP title": "Functional safety methodologies for automotive applications.", "DBLP authors": ["Alessandra Nardi", "Antonino Armato"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203886", "OA papers": [{"PaperId": "https://openalex.org/W4237785350", "PaperTitle": "Functional safety methodologies for automotive applications", "Year": 2017, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {}, "Authors": ["Alessandra Nardi", "Antonino Armato"]}]}, {"DBLP title": "Impact of circuit-level non-idealities on vision-based autonomous driving systems.", "DBLP authors": ["Handi Yu", "Changhao Yan", "Xuan Zeng", "Xin Li"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203887", "OA papers": [{"PaperId": "https://openalex.org/W4249489199", "PaperTitle": "Impact of circuit-level non-idealities on vision-based autonomous driving systems", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Duke Kunshan University": 1.5, "Fudan University": 1.0, "Shanghai Fudan Microelectronics (China)": 1.0, "Duke University": 0.5}, "Authors": ["Handi Yu", "Changhao Yan", "Xuan Zeng", "Xin Li"]}]}, {"DBLP title": "Timing and security analysis of VANET-based intelligent transportation systems: (Invited paper).", "DBLP authors": ["Bowen Zheng", "Muhammed O. Sayin", "Chung-Wei Lin", "Shinichi Shiraishi", "Qi Zhu"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203888", "OA papers": [{"PaperId": "https://openalex.org/W2774344263", "PaperTitle": "Timing and security analysis of VANET-based intelligent transportation systems: (Invited paper)", "Year": 2017, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of California, Riverside": 2.0, "University of Illinois Urbana-Champaign": 1.0, "Toyota InfoTechnology Center, Mountain View, California": 2.0}, "Authors": ["Bowen Zheng", "Muhammed O. Sayin", "Chung-Wei Lin", "Shinichi Shiraishi", "Qi Zhu"]}]}, {"DBLP title": "ASAP7 predictive design kit development and cell design technology co-optimization: Invited paper.", "DBLP authors": ["Vinay Vashishtha", "Manoj Vangala", "Lawrence T. Clark"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203889", "OA papers": [{"PaperId": "https://openalex.org/W2773750423", "PaperTitle": "ASAP7 predictive design kit development and cell design technology co-optimization: Invited paper", "Year": 2017, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Arizona State University": 3.0}, "Authors": ["Vinay Vashishtha", "Manoj Vangala", "Lawrence T. Clark"]}]}, {"DBLP title": "Standard cell library design and optimization methodology for ASAP7 PDK: (Invited paper).", "DBLP authors": ["Xiaoqing Xu", "Nishi Shah", "Andrew Evans", "Saurabh Sinha", "Brian Cline", "Greg Yeric"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203890", "OA papers": [{"PaperId": "https://openalex.org/W2772390328", "PaperTitle": "Standard cell library design and optimization methodology for ASAP7 PDK: (Invited paper)", "Year": 2017, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"ARM Inc., Austin, TX, USA": 6.0}, "Authors": ["Xiaoqing Xu", "Nishi Shah", "Andrew Evans", "Saurabh Sinha", "Brian Cline", "Greg Yeric"]}]}, {"DBLP title": "Full-chip monolithic 3D IC design and power performance analysis with ASAP7 library: (Invited Paper).", "DBLP authors": ["Kyungwook Chang", "Bon Woong Ku", "Saurabh Sinha", "Sung Kyu Lim"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203891", "OA papers": [{"PaperId": "https://openalex.org/W2775538123", "PaperTitle": "Full-chip monolithic 3D IC design and power performance analysis with ASAP7 library: (Invited Paper)", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Georgia Institute of Technology": 3.0, "ARM Inc., Austin, TX": 1.0}, "Authors": ["Kyungwook Chang", "Bon Jeong Ku", "Saurabh Sinha", "Sung Kyu Lim"]}]}, {"DBLP title": "Cyclist: Accelerating hardware development.", "DBLP authors": ["Jonathan Bachrach", "Albert Magyar", "Daniel Palmer Dabbelt", "Patrick Li", "Richard Lin", "Krste Asanovic"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203892", "OA papers": [{"PaperId": "https://openalex.org/W4247956969", "PaperTitle": "Cyclist: Accelerating hardware development", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Jonathan Bachrach", "Albert Magyar", "Palmer Dabbelt", "Patrick C.K. Li", "Richard Z. Lin", "Krste Asanovic"]}]}, {"DBLP title": "Python based framework for HDSLs with an underlying formal semantics: (Invited paper).", "DBLP authors": ["Keerthikumara Devarajegowda", "Johannes Schreiner", "Rainer Findenig", "Wolfgang Ecker"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203893", "OA papers": [{"PaperId": "https://openalex.org/W2774424446", "PaperTitle": "Python based framework for HDSLs with an underlying formal semantics: (Invited paper)", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Infineon Technologies (Canada)": 4.0}, "Authors": ["Keerthikumara Devarajegowda", "Johannes Schreiner", "Rainer Findenig", "Wolfgang Ecker"]}]}, {"DBLP title": "Generating FPGA-based image processing accelerators with Hipacc: (Invited paper).", "DBLP authors": ["Oliver Reiche", "M. Akif Ozkan", "Richard Membarth", "J\u00fcrgen Teich", "Frank Hannig"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203894", "OA papers": [{"PaperId": "https://openalex.org/W2771210328", "PaperTitle": "Generating FPGA-based image processing accelerators with Hipacc: (Invited paper)", "Year": 2017, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of Erlangen-Nuremberg": 4.0, "German Research Centre for Artificial Intelligence": 0.5, "Saarland University": 0.5}, "Authors": ["Oliver Reiche", "M. Akif Ozkan", "Richard Membarth", "J\u00fcrgen Teich", "Frank Hannig"]}]}, {"DBLP title": "Transportation security in the era of autonomous vehicles: Challenges and practice.", "DBLP authors": ["Sandip Ray"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203895", "OA papers": [{"PaperId": "https://openalex.org/W4233603498", "PaperTitle": "Transportation security in the era of autonomous vehicles: Challenges and practice", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Sandip Ray"]}]}, {"DBLP title": "Security trends and advances in manufacturing systems in the era of industry 4.0.", "DBLP authors": ["Sujit Rokka Chhetri", "Nafiul Rashid", "Sina Faezi", "Mohammad Abdullah Al Faruque"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203896", "OA papers": []}, {"DBLP title": "AEP: An error-bearing neural network accelerator for energy efficiency and model protection.", "DBLP authors": ["Lei Zhao", "Youtao Zhang", "Jun Yang"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8203897", "OA papers": [{"PaperId": "https://openalex.org/W4238817530", "PaperTitle": "AEP: An error-bearing neural network accelerator for energy efficiency and model protection", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Lei Zhao", "Youtao Zhang", "Jun Yang"]}]}, {"DBLP title": "Front-end-of-line attacks in split manufacturing.", "DBLP authors": ["Yujie Wang", "Tri Cao", "Jiang Hu", "Jeyavijayan Rajendran"], "year": 2017, "doi": "https://doi.org/10.1109/ICCAD.2017.8329993", "OA papers": [{"PaperId": "https://openalex.org/W2796063152", "PaperTitle": "Front-end-of-line attacks in split manufacturing", "Year": 2017, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Nankai University": 1.0, "The University of Texas at Dallas": 2.0, "Texas A&M University": 1.0}, "Authors": ["Yujie Wang", "T. Cao", "Jiang Hu", "Jeyavijayan Rajendran"]}]}]