module diffClock(
 input wire clk,
 input wire reset,
 input wire [31:0] control,
 
 output reg clk1,
 output reg clk2,
 output reg clk3

);

reg [31:0] count;
reg [3:0] exit;
always@(posedge clk or posedge reset)
	begin
		if (reset)
			begin
				count <= 0;
				exit <= 0;
			end
			
		else if (count <= control)
			begin
				count = count + 1;
					if(exit == 0)
						begin
							clk1 <= 1'b1;
							clk2 <= 1'b0;
							clk3 <= 1'b0;
						end
					else if(exit == 1)
						begin
							clk1 <= 1'b0;
							clk2 <= 1'b1;
							clk3 <= 1'b0;
						end
					else if(exit == 2)
						begin
							clk1 <= 1'b0;
							clk2 <= 1'b0;
							clk3 <= 1'b1;
						end
			end
		else if (count > control)
			begin
				count <= 0;
				if (exit < 2)
					exit = exit +1;
				else 
					exit  <= 0;
			end

	end
	
	
	endmodule
