#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sat Nov 19 21:56:10 2022
# Process ID: 309849
# Current directory: /home/derumigny/FPGA/data/zcu104/2023-Dac/vscale-max-throughput/zcu104/impl/verilog/project.runs/synth_1
# Command line: vivado -log bd_0_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl
# Log file: /home/derumigny/FPGA/data/zcu104/2023-Dac/vscale-max-throughput/zcu104/impl/verilog/project.runs/synth_1/bd_0_wrapper.vds
# Journal file: /home/derumigny/FPGA/data/zcu104/2023-Dac/vscale-max-throughput/zcu104/impl/verilog/project.runs/synth_1/vivado.jou
# Running On: liara, OS: Linux, CPU Frequency: 2901.265 MHz, CPU Physical cores: 8, Host memory: 32553 MB
#-----------------------------------------------------------
source bd_0_wrapper.tcl -notrace
INFO: Dispatch client connection id - 34361
create_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1717.277 ; gain = 87.992 ; free physical = 6326 ; free virtual = 13403
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/derumigny/FPGA/data/zcu104/2023-Dac/vscale-max-throughput/zcu104/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.2/data/ip'.
Command: synth_design -top bd_0_wrapper -part xczu7ev-ffvc1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 309963
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3051.598 ; gain = 232.797 ; free physical = 4260 ; free virtual = 11340
Synthesis current peak Physical Memory [PSS] (MB): peak = 2349.988; parent = 2184.069; children = 165.919
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4011.191; parent = 3055.570; children = 955.621
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/home/derumigny/FPGA/data/zcu104/2023-Dac/vscale-max-throughput/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/home/derumigny/FPGA/data/zcu104/2023-Dac/vscale-max-throughput/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/derumigny/FPGA/data/zcu104/2023-Dac/vscale-max-throughput/zcu104/impl/verilog/project.runs/synth_1/.Xil/Vivado-309849-liara/realtime/bd_0_hls_inst_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/home/derumigny/FPGA/data/zcu104/2023-Dac/vscale-max-throughput/zcu104/impl/verilog/project.runs/synth_1/.Xil/Vivado-309849-liara/realtime/bd_0_hls_inst_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (0#1) [/home/derumigny/FPGA/data/zcu104/2023-Dac/vscale-max-throughput/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:12]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (0#1) [/home/derumigny/FPGA/data/zcu104/2023-Dac/vscale-max-throughput/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3123.535 ; gain = 304.734 ; free physical = 4343 ; free virtual = 11322
Synthesis current peak Physical Memory [PSS] (MB): peak = 2440.638; parent = 2274.732; children = 165.919
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4079.160; parent = 3123.539; children = 955.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.348 ; gain = 322.547 ; free physical = 4336 ; free virtual = 11316
Synthesis current peak Physical Memory [PSS] (MB): peak = 2440.638; parent = 2274.732; children = 165.919
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4096.973; parent = 3141.352; children = 955.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3141.348 ; gain = 322.547 ; free physical = 4336 ; free virtual = 11316
Synthesis current peak Physical Memory [PSS] (MB): peak = 2440.638; parent = 2274.732; children = 165.919
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4096.973; parent = 3141.352; children = 955.621
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3141.348 ; gain = 0.000 ; free physical = 4331 ; free virtual = 11310
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/derumigny/FPGA/data/zcu104/2023-Dac/vscale-max-throughput/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/home/derumigny/FPGA/data/zcu104/2023-Dac/vscale-max-throughput/zcu104/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/home/derumigny/FPGA/data/zcu104/2023-Dac/vscale-max-throughput/zcu104/impl/verilog/corr_accel.xdc]
create_clock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3220.223 ; gain = 0.000 ; free physical = 3869 ; free virtual = 10844
Finished Parsing XDC File [/home/derumigny/FPGA/data/zcu104/2023-Dac/vscale-max-throughput/zcu104/impl/verilog/corr_accel.xdc]
Parsing XDC File [/home/derumigny/FPGA/data/zcu104/2023-Dac/vscale-max-throughput/zcu104/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/derumigny/FPGA/data/zcu104/2023-Dac/vscale-max-throughput/zcu104/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3220.223 ; gain = 0.000 ; free physical = 3869 ; free virtual = 10843
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3220.223 ; gain = 0.000 ; free physical = 3868 ; free virtual = 10843
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 3220.223 ; gain = 401.422 ; free physical = 6346 ; free virtual = 13325
Synthesis current peak Physical Memory [PSS] (MB): peak = 2440.638; parent = 2274.732; children = 193.428
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4175.848; parent = 3220.227; children = 955.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 3220.223 ; gain = 401.422 ; free physical = 6340 ; free virtual = 13319
Synthesis current peak Physical Memory [PSS] (MB): peak = 2440.638; parent = 2274.732; children = 193.428
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4175.848; parent = 3220.227; children = 955.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i/hls_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 3220.223 ; gain = 401.422 ; free physical = 6332 ; free virtual = 13311
Synthesis current peak Physical Memory [PSS] (MB): peak = 2440.638; parent = 2274.732; children = 193.428
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4175.848; parent = 3220.227; children = 955.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 3220.223 ; gain = 401.422 ; free physical = 6307 ; free virtual = 13287
Synthesis current peak Physical Memory [PSS] (MB): peak = 2440.638; parent = 2274.732; children = 193.428
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4175.848; parent = 3220.227; children = 955.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 3220.223 ; gain = 401.422 ; free physical = 6078 ; free virtual = 13061
Synthesis current peak Physical Memory [PSS] (MB): peak = 2440.638; parent = 2274.732; children = 193.428
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4175.848; parent = 3220.227; children = 955.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 3681.520 ; gain = 862.719 ; free physical = 4749 ; free virtual = 11761
Synthesis current peak Physical Memory [PSS] (MB): peak = 2983.220; parent = 2790.312; children = 193.428
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4637.145; parent = 3681.523; children = 955.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 3681.520 ; gain = 862.719 ; free physical = 4743 ; free virtual = 11754
Synthesis current peak Physical Memory [PSS] (MB): peak = 2983.407; parent = 2790.530; children = 193.428
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4637.145; parent = 3681.523; children = 955.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 3700.551 ; gain = 881.750 ; free physical = 4736 ; free virtual = 11747
Synthesis current peak Physical Memory [PSS] (MB): peak = 2984.017; parent = 2791.140; children = 193.428
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4656.176; parent = 3700.555; children = 955.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:52 ; elapsed = 00:00:56 . Memory (MB): peak = 3706.488 ; gain = 887.688 ; free physical = 4632 ; free virtual = 11644
Synthesis current peak Physical Memory [PSS] (MB): peak = 2984.017; parent = 2791.140; children = 193.428
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4662.113; parent = 3706.492; children = 955.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:52 ; elapsed = 00:00:56 . Memory (MB): peak = 3706.488 ; gain = 887.688 ; free physical = 4630 ; free virtual = 11642
Synthesis current peak Physical Memory [PSS] (MB): peak = 2984.017; parent = 2791.140; children = 193.428
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4662.113; parent = 3706.492; children = 955.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:52 ; elapsed = 00:00:57 . Memory (MB): peak = 3706.488 ; gain = 887.688 ; free physical = 4626 ; free virtual = 11638
Synthesis current peak Physical Memory [PSS] (MB): peak = 2984.017; parent = 2791.140; children = 193.428
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4662.113; parent = 3706.492; children = 955.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:52 ; elapsed = 00:00:57 . Memory (MB): peak = 3706.488 ; gain = 887.688 ; free physical = 4623 ; free virtual = 11634
Synthesis current peak Physical Memory [PSS] (MB): peak = 2984.017; parent = 2791.140; children = 193.428
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4662.113; parent = 3706.492; children = 955.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:52 ; elapsed = 00:00:57 . Memory (MB): peak = 3706.488 ; gain = 887.688 ; free physical = 4620 ; free virtual = 11632
Synthesis current peak Physical Memory [PSS] (MB): peak = 2984.017; parent = 2791.140; children = 193.428
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4662.113; parent = 3706.492; children = 955.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:52 ; elapsed = 00:00:57 . Memory (MB): peak = 3706.488 ; gain = 887.688 ; free physical = 4618 ; free virtual = 11629
Synthesis current peak Physical Memory [PSS] (MB): peak = 2984.017; parent = 2791.140; children = 193.428
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4662.113; parent = 3706.492; children = 955.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |bd_0_hls_inst |     1|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:52 ; elapsed = 00:00:57 . Memory (MB): peak = 3706.488 ; gain = 887.688 ; free physical = 4615 ; free virtual = 11627
Synthesis current peak Physical Memory [PSS] (MB): peak = 2984.017; parent = 2791.140; children = 193.428
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4662.113; parent = 3706.492; children = 955.621
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 3706.488 ; gain = 808.812 ; free physical = 4643 ; free virtual = 11654
Synthesis Optimization Complete : Time (s): cpu = 00:00:52 ; elapsed = 00:00:57 . Memory (MB): peak = 3706.496 ; gain = 887.688 ; free physical = 4638 ; free virtual = 11650
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3706.496 ; gain = 0.000 ; free physical = 4628 ; free virtual = 11640
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3748.145 ; gain = 0.000 ; free physical = 4588 ; free virtual = 11600
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 942b0c8c
INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:06 ; elapsed = 00:01:07 . Memory (MB): peak = 3748.145 ; gain = 1970.148 ; free physical = 4781 ; free virtual = 11792
INFO: [Common 17-1381] The checkpoint '/home/derumigny/FPGA/data/zcu104/2023-Dac/vscale-max-throughput/zcu104/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Nov 19 21:57:44 2022...
