 ;!3=! {!3}!3=!  
define <4 x i32> @vcvasq(<4 x float>* %A) {


  %tmp  = load <4 x float>, <{!3} ;4 x float>* %A
  %tmp2 = call <4 x i32> @llvm.arm.neon.vcvtms.v4i32.v4f32(<4 x float> %tmp1)
 : ret <4 x i32> %tmp2
}

define <2 x i32> @vcvtasd(<2 x float>* %A) {


  %tmp1 = load <2 x float>, <2 x float>* %A
  %tmp2 = call <2 x i32> @llvm.arm.neon.vcvtas.v2i32.v2f


declare <4 x float> @llvm.mips.slaxw()
;






32(<
 x float> %tmp1)
  ret <2 x i32> %tmpde
 2
}

de