<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p203" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_203{left:96px;bottom:48px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t2_203{left:811px;bottom:48px;letter-spacing:-0.1px;}
#t3_203{left:96px;bottom:1116px;letter-spacing:-0.16px;word-spacing:2.59px;}
#t4_203{left:684px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.15px;}
#t5_203{left:96px;bottom:1038px;letter-spacing:0.12px;word-spacing:-0.42px;}
#t6_203{left:96px;bottom:1017px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t7_203{left:96px;bottom:996px;letter-spacing:0.12px;word-spacing:-0.43px;}
#t8_203{left:96px;bottom:960px;letter-spacing:0.15px;word-spacing:-0.51px;}
#t9_203{left:96px;bottom:939px;letter-spacing:0.14px;word-spacing:-0.52px;}
#ta_203{left:96px;bottom:918px;letter-spacing:0.12px;word-spacing:-0.42px;}
#tb_203{left:96px;bottom:896px;letter-spacing:0.12px;word-spacing:-0.43px;}
#tc_203{left:96px;bottom:875px;letter-spacing:0.12px;word-spacing:-1.03px;}
#td_203{left:96px;bottom:853px;letter-spacing:0.09px;word-spacing:-0.39px;}
#te_203{left:96px;bottom:818px;letter-spacing:0.14px;word-spacing:-0.51px;}
#tf_203{left:96px;bottom:797px;letter-spacing:0.14px;word-spacing:-0.46px;}
#tg_203{left:96px;bottom:762px;letter-spacing:0.14px;word-spacing:-0.51px;}
#th_203{left:96px;bottom:740px;letter-spacing:0.14px;word-spacing:-0.94px;}
#ti_203{left:96px;bottom:719px;letter-spacing:0.13px;word-spacing:-0.48px;}
#tj_203{left:96px;bottom:698px;letter-spacing:0.13px;word-spacing:-0.53px;}
#tk_203{left:96px;bottom:676px;letter-spacing:0.14px;word-spacing:-1.12px;}
#tl_203{left:96px;bottom:655px;letter-spacing:0.1px;word-spacing:-0.35px;}
#tm_203{left:96px;bottom:620px;letter-spacing:0.07px;word-spacing:-0.55px;}
#tn_203{left:96px;bottom:580px;letter-spacing:0.12px;}
#to_203{left:162px;bottom:580px;letter-spacing:0.13px;}
#tp_203{left:96px;bottom:554px;}
#tq_203{left:124px;bottom:554px;letter-spacing:0.12px;word-spacing:-0.41px;}
#tr_203{left:96px;bottom:526px;}
#ts_203{left:124px;bottom:526px;letter-spacing:0.13px;word-spacing:-0.52px;}
#tt_203{left:96px;bottom:499px;}
#tu_203{left:124px;bottom:499px;letter-spacing:0.1px;word-spacing:-0.57px;}
#tv_203{left:96px;bottom:471px;}
#tw_203{left:124px;bottom:471px;letter-spacing:0.11px;word-spacing:-0.31px;}
#tx_203{left:96px;bottom:444px;}
#ty_203{left:124px;bottom:444px;letter-spacing:0.16px;word-spacing:-0.55px;}
#tz_203{left:96px;bottom:416px;}
#t10_203{left:124px;bottom:416px;letter-spacing:0.16px;word-spacing:-0.36px;}
#t11_203{left:96px;bottom:389px;}
#t12_203{left:124px;bottom:389px;letter-spacing:0.17px;word-spacing:-0.43px;}
#t13_203{left:96px;bottom:354px;letter-spacing:0.13px;word-spacing:-0.5px;}
#t14_203{left:96px;bottom:332px;letter-spacing:0.13px;word-spacing:-0.49px;}
#t15_203{left:96px;bottom:311px;letter-spacing:0.12px;word-spacing:-0.6px;}
#t16_203{left:96px;bottom:290px;letter-spacing:0.12px;word-spacing:-0.4px;}
#t17_203{left:96px;bottom:268px;letter-spacing:0.13px;word-spacing:-0.91px;}
#t18_203{left:96px;bottom:247px;letter-spacing:0.11px;word-spacing:-0.45px;}
#t19_203{left:96px;bottom:225px;letter-spacing:0.12px;word-spacing:-0.42px;}
#t1a_203{left:96px;bottom:204px;letter-spacing:0.14px;}
#t1b_203{left:96px;bottom:169px;letter-spacing:0.19px;word-spacing:-0.37px;}
#t1c_203{left:158px;bottom:169px;}
#t1d_203{left:164px;bottom:169px;letter-spacing:0.08px;word-spacing:-1.05px;}
#t1e_203{left:96px;bottom:147px;letter-spacing:0.12px;word-spacing:-0.41px;}
#t1f_203{left:96px;bottom:126px;letter-spacing:0.11px;word-spacing:-0.42px;}
#t1g_203{left:369px;bottom:26px;letter-spacing:-0.67px;word-spacing:1.1px;}

.s1_203{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_203{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s3_203{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s4_203{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s5_203{font-size:18px;font-family:TimesNewRoman_627;color:#000;}
.s6_203{font-size:31px;font-family:sub_ArialNarrow_nr;color:#40AB54;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts203" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_627;
	src: url("fonts/TimesNewRoman_627.woff") format("woff");
}

@font-face {
	font-family: sub_ArialNarrow_nr;
	src: url("fonts/sub_ArialNarrow_nr.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg203Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg203" style="-webkit-user-select: none;"><object width="935" height="1210" data="203/203.svg" type="image/svg+xml" id="pdf203" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_203" class="t s1_203">Streaming SIMD Extensions Media and Scientific Programming </span><span id="t2_203" class="t s1_203">167 </span>
<span id="t3_203" class="t s1_203">24592—Rev. 3.23—October 2020 </span><span id="t4_203" class="t s1_203">AMD64 Technology </span>
<span id="t5_203" class="t s2_203">These instructions operate on both signed and unsigned integers. However, if the result underflows, </span>
<span id="t6_203" class="t s2_203">the borrow is ignored and only the low-order byte, word, doubleword, or quadword of each result is </span>
<span id="t7_203" class="t s2_203">written to the destination. </span>
<span id="t8_203" class="t s2_203">The (V)PSUBSB and (V)PSUBSW instructions subtract each 8-bit ((V)PSUBSB) or 16-bit </span>
<span id="t9_203" class="t s2_203">((V)PSUBSW) signed integer element in the second operand from the corresponding, same-sized </span>
<span id="ta_203" class="t s2_203">signed integer element in the first operand and write the signed integer result to the corresponding, </span>
<span id="tb_203" class="t s2_203">same-sized element of the destination. For each result in the destination, if the result is larger than the </span>
<span id="tc_203" class="t s2_203">largest, or smaller than the smallest, representable 8-bit ((V)PSUBSB) or 16-bit ((V)PSUBSW) signed </span>
<span id="td_203" class="t s2_203">integer, the result is saturated to the largest or smallest representable value, respectively. </span>
<span id="te_203" class="t s2_203">The (V)PSUBUSB and (V)PSUBUSW instructions perform saturating-add operations analogous to </span>
<span id="tf_203" class="t s2_203">the (V)PSUBSB and (V)PSUBSW instructions, except on unsigned integer elements. </span>
<span id="tg_203" class="t s2_203">For the legacy form and 128-bit extended form of these instructions, the first source operand is an </span>
<span id="th_203" class="t s2_203">XMM register and the second source operand is either an XMM register or a 128-bit memory location. </span>
<span id="ti_203" class="t s2_203">For the 256-bit extended form, the first source operand is a YMM register and the second source </span>
<span id="tj_203" class="t s2_203">operand is either a YMM register or a 256-bit memory location. For the legacy form, the first source </span>
<span id="tk_203" class="t s2_203">XMM register is also the destination. For the extended form, a separate destination register is specified </span>
<span id="tl_203" class="t s2_203">in the instruction. </span>
<span id="tm_203" class="t s2_203">AVX2 adds support for 256-bit operands to the AVX forms of these instructions. </span>
<span id="tn_203" class="t s3_203">4.6.4.4 </span><span id="to_203" class="t s3_203">Multiplication </span>
<span id="tp_203" class="t s4_203">• </span><span id="tq_203" class="t s2_203">(V)PMULHW—Packed Multiply High Signed Word </span>
<span id="tr_203" class="t s4_203">• </span><span id="ts_203" class="t s2_203">(V)PMULHRSW—Packed Multiply High with Round and Scale Words </span>
<span id="tt_203" class="t s4_203">• </span><span id="tu_203" class="t s2_203">(V)PMULLW—Packed Multiply Low Signed Word </span>
<span id="tv_203" class="t s4_203">• </span><span id="tw_203" class="t s2_203">(V)PMULHUW—Packed Multiply High Unsigned Word </span>
<span id="tx_203" class="t s4_203">• </span><span id="ty_203" class="t s2_203">(V)PMULUDQ—Packed Multiply Unsigned Doubleword to Quadword </span>
<span id="tz_203" class="t s4_203">• </span><span id="t10_203" class="t s2_203">(V)PMULLD—Packed Multiply Low Signed Doubleword </span>
<span id="t11_203" class="t s4_203">• </span><span id="t12_203" class="t s2_203">(V)PMULDQ—Packed Multiply Double Quadword </span>
<span id="t13_203" class="t s2_203">The (V)PMULHW instruction multiplies each 16-bit signed integer value in the first operand by the </span>
<span id="t14_203" class="t s2_203">corresponding 16-bit integer in the second operand, producing a 32-bit intermediate result. The </span>
<span id="t15_203" class="t s2_203">instruction then writes the high-order 16 bits of the 32-bit intermediate result of each multiplication to </span>
<span id="t16_203" class="t s2_203">the corresponding word of the destination. The (V)PMULHRSW instruction performs the same </span>
<span id="t17_203" class="t s2_203">multiplication as (V)PMULHW but rounds and scales the 32-bit intermediate result prior to truncating </span>
<span id="t18_203" class="t s2_203">it to 16 bits. The (V)PMULLW instruction performs the same multiplication as (V)PMULHW but </span>
<span id="t19_203" class="t s2_203">writes the low-order 16 bits of the 32-bit intermediate result to the corresponding word of the </span>
<span id="t1a_203" class="t s2_203">destination. </span>
<span id="t1b_203" class="t s2_203">Figure 4</span><span id="t1c_203" class="t s5_203">-</span><span id="t1d_203" class="t s2_203">33 below shows the (V)PMULHW, (V)PMULLW, and (V)PMULHW instruction operations. </span>
<span id="t1e_203" class="t s2_203">The difference between the instructions is the manner in which the intermediate element result is </span>
<span id="t1f_203" class="t s2_203">reduced to 16 bits prior writing it to the destination. </span>
<span id="t1g_203" class="t s6_203">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
