// Generated by CIRCT firtool-1.62.0
module ROB(
  input         clock,
                reset,
                io_inst_valid_dp_0,
                io_rd_valid_dp_0,
                io_rd_valid_dp_1,
  input  [5:0]  io_prd_dp_0,
                io_prd_dp_1,
                io_pprd_dp_0,
                io_pprd_dp_1,
  output [4:0]  io_rob_index_dp_0,
                io_rob_index_dp_1,
  input  [31:0] io_pc_dp_0,
                io_pc_dp_1,
  input         io_is_store_dp_0,
                io_is_store_dp_1,
  input  [1:0]  io_br_type_pred_dp_0,
                io_br_type_pred_dp_1,
  input         io_pred_update_en_dp_0,
                io_pred_update_en_dp_1,
  input  [12:0] io_priv_vec_dp_0,
                io_priv_vec_dp_1,
  input  [7:0]  io_exception_dp_0,
                io_exception_dp_1,
  output        io_full_2,
                io_full_3,
                io_full_5,
  input         io_stall,
                io_inst_valid_wb_0,
                io_inst_valid_wb_1,
                io_inst_valid_wb_2,
                io_inst_valid_wb_3,
  input  [4:0]  io_rob_index_wb_0,
                io_rob_index_wb_1,
                io_rob_index_wb_2,
                io_rob_index_wb_3,
  input  [7:0]  io_exception_wb_3,
  input         io_predict_fail_wb_1,
                io_real_jump_wb_1,
  input  [31:0] io_branch_target_wb_1,
                io_branch_target_wb_2,
                io_branch_target_wb_3,
  output        io_cmt_en_0,
                io_cmt_en_1,
  output [5:0]  io_prd_cmt_0,
                io_prd_cmt_1,
  output        io_rd_valid_cmt_0,
                io_rd_valid_cmt_1,
  output [5:0]  io_pprd_cmt_0,
                io_pprd_cmt_1,
  output [1:0]  io_is_store_num_cmt,
  output [9:0]  io_predict_fail_cmt,
  output        io_pred_update_en_cmt,
  output [31:0] io_pred_branch_target_cmt,
                io_pred_pc_cmt,
  output        io_pred_real_jump_cmt,
  output [1:0]  io_pred_br_type_cmt,
  output [13:0] io_csr_addr_cmt,
  output [31:0] io_csr_wdata_cmt,
  output        io_csr_we_cmt,
  output [4:0]  io_rob_index_cmt_0,
  input  [31:0] io_eentry_global,
  output [31:0] io_badv_cmt,
  output [7:0]  io_exception_cmt,
  output        io_is_eret_cmt,
  input  [12:0] io_interrupt_vec,
  output        io_tlbwr_en_cmt,
                io_tlbrd_en_cmt,
                io_tlbfill_en_cmt,
                io_invtlb_en_cmt,
  output [4:0]  io_invtlb_op_cmt,
  output [31:0] io_invtlb_vaddr_cmt,
  output [9:0]  io_invtlb_asid_cmt,
  output        io_idle_en_cmt,
  input  [9:0]  io_priv_vec_ex,
  input  [13:0] io_csr_addr_ex,
  input  [4:0]  io_invtlb_op_ex,
  input  [31:0] io_invtlb_vaddr_ex,
  input  [9:0]  io_invtlb_asid_ex,
  output [31:0] io_branch_target_cmt
);

  reg               rob_rd_valid_0_0;
  reg               rob_rd_valid_0_1;
  reg               rob_rd_valid_0_2;
  reg               rob_rd_valid_0_3;
  reg               rob_rd_valid_0_4;
  reg               rob_rd_valid_0_5;
  reg               rob_rd_valid_0_6;
  reg               rob_rd_valid_0_7;
  reg               rob_rd_valid_0_8;
  reg               rob_rd_valid_0_9;
  reg               rob_rd_valid_0_10;
  reg               rob_rd_valid_0_11;
  reg               rob_rd_valid_1_0;
  reg               rob_rd_valid_1_1;
  reg               rob_rd_valid_1_2;
  reg               rob_rd_valid_1_3;
  reg               rob_rd_valid_1_4;
  reg               rob_rd_valid_1_5;
  reg               rob_rd_valid_1_6;
  reg               rob_rd_valid_1_7;
  reg               rob_rd_valid_1_8;
  reg               rob_rd_valid_1_9;
  reg               rob_rd_valid_1_10;
  reg               rob_rd_valid_1_11;
  reg  [5:0]        rob_prd_0_0;
  reg  [5:0]        rob_prd_0_1;
  reg  [5:0]        rob_prd_0_2;
  reg  [5:0]        rob_prd_0_3;
  reg  [5:0]        rob_prd_0_4;
  reg  [5:0]        rob_prd_0_5;
  reg  [5:0]        rob_prd_0_6;
  reg  [5:0]        rob_prd_0_7;
  reg  [5:0]        rob_prd_0_8;
  reg  [5:0]        rob_prd_0_9;
  reg  [5:0]        rob_prd_0_10;
  reg  [5:0]        rob_prd_0_11;
  reg  [5:0]        rob_prd_1_0;
  reg  [5:0]        rob_prd_1_1;
  reg  [5:0]        rob_prd_1_2;
  reg  [5:0]        rob_prd_1_3;
  reg  [5:0]        rob_prd_1_4;
  reg  [5:0]        rob_prd_1_5;
  reg  [5:0]        rob_prd_1_6;
  reg  [5:0]        rob_prd_1_7;
  reg  [5:0]        rob_prd_1_8;
  reg  [5:0]        rob_prd_1_9;
  reg  [5:0]        rob_prd_1_10;
  reg  [5:0]        rob_prd_1_11;
  reg  [5:0]        rob_pprd_0_0;
  reg  [5:0]        rob_pprd_0_1;
  reg  [5:0]        rob_pprd_0_2;
  reg  [5:0]        rob_pprd_0_3;
  reg  [5:0]        rob_pprd_0_4;
  reg  [5:0]        rob_pprd_0_5;
  reg  [5:0]        rob_pprd_0_6;
  reg  [5:0]        rob_pprd_0_7;
  reg  [5:0]        rob_pprd_0_8;
  reg  [5:0]        rob_pprd_0_9;
  reg  [5:0]        rob_pprd_0_10;
  reg  [5:0]        rob_pprd_0_11;
  reg  [5:0]        rob_pprd_1_0;
  reg  [5:0]        rob_pprd_1_1;
  reg  [5:0]        rob_pprd_1_2;
  reg  [5:0]        rob_pprd_1_3;
  reg  [5:0]        rob_pprd_1_4;
  reg  [5:0]        rob_pprd_1_5;
  reg  [5:0]        rob_pprd_1_6;
  reg  [5:0]        rob_pprd_1_7;
  reg  [5:0]        rob_pprd_1_8;
  reg  [5:0]        rob_pprd_1_9;
  reg  [5:0]        rob_pprd_1_10;
  reg  [5:0]        rob_pprd_1_11;
  reg               rob_predict_fail_0_0;
  reg               rob_predict_fail_0_1;
  reg               rob_predict_fail_0_2;
  reg               rob_predict_fail_0_3;
  reg               rob_predict_fail_0_4;
  reg               rob_predict_fail_0_5;
  reg               rob_predict_fail_0_6;
  reg               rob_predict_fail_0_7;
  reg               rob_predict_fail_0_8;
  reg               rob_predict_fail_0_9;
  reg               rob_predict_fail_0_10;
  reg               rob_predict_fail_0_11;
  reg               rob_predict_fail_1_0;
  reg               rob_predict_fail_1_1;
  reg               rob_predict_fail_1_2;
  reg               rob_predict_fail_1_3;
  reg               rob_predict_fail_1_4;
  reg               rob_predict_fail_1_5;
  reg               rob_predict_fail_1_6;
  reg               rob_predict_fail_1_7;
  reg               rob_predict_fail_1_8;
  reg               rob_predict_fail_1_9;
  reg               rob_predict_fail_1_10;
  reg               rob_predict_fail_1_11;
  reg  [31:0]       rob_branch_target_0_0;
  reg  [31:0]       rob_branch_target_0_1;
  reg  [31:0]       rob_branch_target_0_2;
  reg  [31:0]       rob_branch_target_0_3;
  reg  [31:0]       rob_branch_target_0_4;
  reg  [31:0]       rob_branch_target_0_5;
  reg  [31:0]       rob_branch_target_0_6;
  reg  [31:0]       rob_branch_target_0_7;
  reg  [31:0]       rob_branch_target_0_8;
  reg  [31:0]       rob_branch_target_0_9;
  reg  [31:0]       rob_branch_target_0_10;
  reg  [31:0]       rob_branch_target_0_11;
  reg  [31:0]       rob_branch_target_1_0;
  reg  [31:0]       rob_branch_target_1_1;
  reg  [31:0]       rob_branch_target_1_2;
  reg  [31:0]       rob_branch_target_1_3;
  reg  [31:0]       rob_branch_target_1_4;
  reg  [31:0]       rob_branch_target_1_5;
  reg  [31:0]       rob_branch_target_1_6;
  reg  [31:0]       rob_branch_target_1_7;
  reg  [31:0]       rob_branch_target_1_8;
  reg  [31:0]       rob_branch_target_1_9;
  reg  [31:0]       rob_branch_target_1_10;
  reg  [31:0]       rob_branch_target_1_11;
  reg               rob_real_jump_0_0;
  reg               rob_real_jump_0_1;
  reg               rob_real_jump_0_2;
  reg               rob_real_jump_0_3;
  reg               rob_real_jump_0_4;
  reg               rob_real_jump_0_5;
  reg               rob_real_jump_0_6;
  reg               rob_real_jump_0_7;
  reg               rob_real_jump_0_8;
  reg               rob_real_jump_0_9;
  reg               rob_real_jump_0_10;
  reg               rob_real_jump_0_11;
  reg               rob_real_jump_1_0;
  reg               rob_real_jump_1_1;
  reg               rob_real_jump_1_2;
  reg               rob_real_jump_1_3;
  reg               rob_real_jump_1_4;
  reg               rob_real_jump_1_5;
  reg               rob_real_jump_1_6;
  reg               rob_real_jump_1_7;
  reg               rob_real_jump_1_8;
  reg               rob_real_jump_1_9;
  reg               rob_real_jump_1_10;
  reg               rob_real_jump_1_11;
  reg               rob_pred_update_en_0_0;
  reg               rob_pred_update_en_0_1;
  reg               rob_pred_update_en_0_2;
  reg               rob_pred_update_en_0_3;
  reg               rob_pred_update_en_0_4;
  reg               rob_pred_update_en_0_5;
  reg               rob_pred_update_en_0_6;
  reg               rob_pred_update_en_0_7;
  reg               rob_pred_update_en_0_8;
  reg               rob_pred_update_en_0_9;
  reg               rob_pred_update_en_0_10;
  reg               rob_pred_update_en_0_11;
  reg               rob_pred_update_en_1_0;
  reg               rob_pred_update_en_1_1;
  reg               rob_pred_update_en_1_2;
  reg               rob_pred_update_en_1_3;
  reg               rob_pred_update_en_1_4;
  reg               rob_pred_update_en_1_5;
  reg               rob_pred_update_en_1_6;
  reg               rob_pred_update_en_1_7;
  reg               rob_pred_update_en_1_8;
  reg               rob_pred_update_en_1_9;
  reg               rob_pred_update_en_1_10;
  reg               rob_pred_update_en_1_11;
  reg  [1:0]        rob_br_type_pred_0_0;
  reg  [1:0]        rob_br_type_pred_0_1;
  reg  [1:0]        rob_br_type_pred_0_2;
  reg  [1:0]        rob_br_type_pred_0_3;
  reg  [1:0]        rob_br_type_pred_0_4;
  reg  [1:0]        rob_br_type_pred_0_5;
  reg  [1:0]        rob_br_type_pred_0_6;
  reg  [1:0]        rob_br_type_pred_0_7;
  reg  [1:0]        rob_br_type_pred_0_8;
  reg  [1:0]        rob_br_type_pred_0_9;
  reg  [1:0]        rob_br_type_pred_0_10;
  reg  [1:0]        rob_br_type_pred_0_11;
  reg  [1:0]        rob_br_type_pred_1_0;
  reg  [1:0]        rob_br_type_pred_1_1;
  reg  [1:0]        rob_br_type_pred_1_2;
  reg  [1:0]        rob_br_type_pred_1_3;
  reg  [1:0]        rob_br_type_pred_1_4;
  reg  [1:0]        rob_br_type_pred_1_5;
  reg  [1:0]        rob_br_type_pred_1_6;
  reg  [1:0]        rob_br_type_pred_1_7;
  reg  [1:0]        rob_br_type_pred_1_8;
  reg  [1:0]        rob_br_type_pred_1_9;
  reg  [1:0]        rob_br_type_pred_1_10;
  reg  [1:0]        rob_br_type_pred_1_11;
  reg               rob_complete_0_0;
  reg               rob_complete_0_1;
  reg               rob_complete_0_2;
  reg               rob_complete_0_3;
  reg               rob_complete_0_4;
  reg               rob_complete_0_5;
  reg               rob_complete_0_6;
  reg               rob_complete_0_7;
  reg               rob_complete_0_8;
  reg               rob_complete_0_9;
  reg               rob_complete_0_10;
  reg               rob_complete_0_11;
  reg               rob_complete_1_0;
  reg               rob_complete_1_1;
  reg               rob_complete_1_2;
  reg               rob_complete_1_3;
  reg               rob_complete_1_4;
  reg               rob_complete_1_5;
  reg               rob_complete_1_6;
  reg               rob_complete_1_7;
  reg               rob_complete_1_8;
  reg               rob_complete_1_9;
  reg               rob_complete_1_10;
  reg               rob_complete_1_11;
  reg  [31:0]       rob_pc_0_0;
  reg  [31:0]       rob_pc_0_1;
  reg  [31:0]       rob_pc_0_2;
  reg  [31:0]       rob_pc_0_3;
  reg  [31:0]       rob_pc_0_4;
  reg  [31:0]       rob_pc_0_5;
  reg  [31:0]       rob_pc_0_6;
  reg  [31:0]       rob_pc_0_7;
  reg  [31:0]       rob_pc_0_8;
  reg  [31:0]       rob_pc_0_9;
  reg  [31:0]       rob_pc_0_10;
  reg  [31:0]       rob_pc_0_11;
  reg  [31:0]       rob_pc_1_0;
  reg  [31:0]       rob_pc_1_1;
  reg  [31:0]       rob_pc_1_2;
  reg  [31:0]       rob_pc_1_3;
  reg  [31:0]       rob_pc_1_4;
  reg  [31:0]       rob_pc_1_5;
  reg  [31:0]       rob_pc_1_6;
  reg  [31:0]       rob_pc_1_7;
  reg  [31:0]       rob_pc_1_8;
  reg  [31:0]       rob_pc_1_9;
  reg  [31:0]       rob_pc_1_10;
  reg  [31:0]       rob_pc_1_11;
  reg               rob_is_store_0_0;
  reg               rob_is_store_0_1;
  reg               rob_is_store_0_2;
  reg               rob_is_store_0_3;
  reg               rob_is_store_0_4;
  reg               rob_is_store_0_5;
  reg               rob_is_store_0_6;
  reg               rob_is_store_0_7;
  reg               rob_is_store_0_8;
  reg               rob_is_store_0_9;
  reg               rob_is_store_0_10;
  reg               rob_is_store_0_11;
  reg               rob_is_store_1_0;
  reg               rob_is_store_1_1;
  reg               rob_is_store_1_2;
  reg               rob_is_store_1_3;
  reg               rob_is_store_1_4;
  reg               rob_is_store_1_5;
  reg               rob_is_store_1_6;
  reg               rob_is_store_1_7;
  reg               rob_is_store_1_8;
  reg               rob_is_store_1_9;
  reg               rob_is_store_1_10;
  reg               rob_is_store_1_11;
  reg               rob_is_priv_wrt_0_0;
  reg               rob_is_priv_wrt_0_1;
  reg               rob_is_priv_wrt_0_2;
  reg               rob_is_priv_wrt_0_3;
  reg               rob_is_priv_wrt_0_4;
  reg               rob_is_priv_wrt_0_5;
  reg               rob_is_priv_wrt_0_6;
  reg               rob_is_priv_wrt_0_7;
  reg               rob_is_priv_wrt_0_8;
  reg               rob_is_priv_wrt_0_9;
  reg               rob_is_priv_wrt_0_10;
  reg               rob_is_priv_wrt_0_11;
  reg               rob_is_priv_wrt_1_0;
  reg               rob_is_priv_wrt_1_1;
  reg               rob_is_priv_wrt_1_2;
  reg               rob_is_priv_wrt_1_3;
  reg               rob_is_priv_wrt_1_4;
  reg               rob_is_priv_wrt_1_5;
  reg               rob_is_priv_wrt_1_6;
  reg               rob_is_priv_wrt_1_7;
  reg               rob_is_priv_wrt_1_8;
  reg               rob_is_priv_wrt_1_9;
  reg               rob_is_priv_wrt_1_10;
  reg               rob_is_priv_wrt_1_11;
  reg               rob_is_priv_ls_0_0;
  reg               rob_is_priv_ls_0_1;
  reg               rob_is_priv_ls_0_2;
  reg               rob_is_priv_ls_0_3;
  reg               rob_is_priv_ls_0_4;
  reg               rob_is_priv_ls_0_5;
  reg               rob_is_priv_ls_0_6;
  reg               rob_is_priv_ls_0_7;
  reg               rob_is_priv_ls_0_8;
  reg               rob_is_priv_ls_0_9;
  reg               rob_is_priv_ls_0_10;
  reg               rob_is_priv_ls_0_11;
  reg               rob_is_priv_ls_1_0;
  reg               rob_is_priv_ls_1_1;
  reg               rob_is_priv_ls_1_2;
  reg               rob_is_priv_ls_1_3;
  reg               rob_is_priv_ls_1_4;
  reg               rob_is_priv_ls_1_5;
  reg               rob_is_priv_ls_1_6;
  reg               rob_is_priv_ls_1_7;
  reg               rob_is_priv_ls_1_8;
  reg               rob_is_priv_ls_1_9;
  reg               rob_is_priv_ls_1_10;
  reg               rob_is_priv_ls_1_11;
  reg               rob_allow_next_cmt_0_0;
  reg               rob_allow_next_cmt_0_1;
  reg               rob_allow_next_cmt_0_2;
  reg               rob_allow_next_cmt_0_3;
  reg               rob_allow_next_cmt_0_4;
  reg               rob_allow_next_cmt_0_5;
  reg               rob_allow_next_cmt_0_6;
  reg               rob_allow_next_cmt_0_7;
  reg               rob_allow_next_cmt_0_8;
  reg               rob_allow_next_cmt_0_9;
  reg               rob_allow_next_cmt_0_10;
  reg               rob_allow_next_cmt_0_11;
  reg               rob_allow_next_cmt_1_0;
  reg               rob_allow_next_cmt_1_1;
  reg               rob_allow_next_cmt_1_2;
  reg               rob_allow_next_cmt_1_3;
  reg               rob_allow_next_cmt_1_4;
  reg               rob_allow_next_cmt_1_5;
  reg               rob_allow_next_cmt_1_6;
  reg               rob_allow_next_cmt_1_7;
  reg               rob_allow_next_cmt_1_8;
  reg               rob_allow_next_cmt_1_9;
  reg               rob_allow_next_cmt_1_10;
  reg               rob_allow_next_cmt_1_11;
  reg  [7:0]        rob_exception_0_0;
  reg  [7:0]        rob_exception_0_1;
  reg  [7:0]        rob_exception_0_2;
  reg  [7:0]        rob_exception_0_3;
  reg  [7:0]        rob_exception_0_4;
  reg  [7:0]        rob_exception_0_5;
  reg  [7:0]        rob_exception_0_6;
  reg  [7:0]        rob_exception_0_7;
  reg  [7:0]        rob_exception_0_8;
  reg  [7:0]        rob_exception_0_9;
  reg  [7:0]        rob_exception_0_10;
  reg  [7:0]        rob_exception_0_11;
  reg  [7:0]        rob_exception_1_0;
  reg  [7:0]        rob_exception_1_1;
  reg  [7:0]        rob_exception_1_2;
  reg  [7:0]        rob_exception_1_3;
  reg  [7:0]        rob_exception_1_4;
  reg  [7:0]        rob_exception_1_5;
  reg  [7:0]        rob_exception_1_6;
  reg  [7:0]        rob_exception_1_7;
  reg  [7:0]        rob_exception_1_8;
  reg  [7:0]        rob_exception_1_9;
  reg  [7:0]        rob_exception_1_10;
  reg  [7:0]        rob_exception_1_11;
  reg               priv_buffer_valid;
  reg  [9:0]        priv_buffer_priv_vec;
  reg  [13:0]       priv_buffer_csr_addr;
  reg  [4:0]        priv_buffer_inv_op;
  reg  [31:0]       priv_buffer_inv_vaddr;
  reg  [9:0]        priv_buffer_inv_asid;
  reg  [12:0]       interrupt_buffer;
  reg  [4:0]        head;
  reg  [4:0]        head_next;
  reg  [3:0]        tail;
  reg  [4:0]        elem_num_0_0;
  reg  [4:0]        elem_num_0_1;
  reg  [4:0]        elem_num_1_0;
  reg  [4:0]        elem_num_1_1;
  reg  [4:0]        elem_num_2_0;
  reg  [4:0]        elem_num_2_1;
  reg  [4:0]        elem_num_3_0;
  reg  [4:0]        elem_num_3_1;
  reg  [4:0]        elem_num_5_0;
  reg  [4:0]        elem_num_5_1;
  wire              empty_0 = elem_num_0_0 == 5'h0;
  wire              empty_1 = elem_num_0_1 == 5'h0;
  wire [11:0]       _GEN =
    {{rob_complete_1_11},
     {rob_complete_1_10},
     {rob_complete_1_9},
     {rob_complete_1_8},
     {rob_complete_1_7},
     {rob_complete_1_6},
     {rob_complete_1_5},
     {rob_complete_1_4},
     {rob_complete_1_3},
     {rob_complete_1_2},
     {rob_complete_1_1},
     {rob_complete_1_0}};
  wire [11:0]       _GEN_0 =
    {{rob_complete_0_11},
     {rob_complete_0_10},
     {rob_complete_0_9},
     {rob_complete_0_8},
     {rob_complete_0_7},
     {rob_complete_0_6},
     {rob_complete_0_5},
     {rob_complete_0_4},
     {rob_complete_0_3},
     {rob_complete_0_2},
     {rob_complete_0_1},
     {rob_complete_0_0}};
  wire [11:0]       _GEN_1 = head[0] ? _GEN : _GEN_0;
  wire [15:0]       _GEN_2 = {{4{_GEN_1[4'h0]}}, _GEN_1};
  wire [11:0]       _GEN_3 =
    head[0]
      ? {{rob_allow_next_cmt_1_11},
         {rob_allow_next_cmt_1_10},
         {rob_allow_next_cmt_1_9},
         {rob_allow_next_cmt_1_8},
         {rob_allow_next_cmt_1_7},
         {rob_allow_next_cmt_1_6},
         {rob_allow_next_cmt_1_5},
         {rob_allow_next_cmt_1_4},
         {rob_allow_next_cmt_1_3},
         {rob_allow_next_cmt_1_2},
         {rob_allow_next_cmt_1_1},
         {rob_allow_next_cmt_1_0}}
      : {{rob_allow_next_cmt_0_11},
         {rob_allow_next_cmt_0_10},
         {rob_allow_next_cmt_0_9},
         {rob_allow_next_cmt_0_8},
         {rob_allow_next_cmt_0_7},
         {rob_allow_next_cmt_0_6},
         {rob_allow_next_cmt_0_5},
         {rob_allow_next_cmt_0_4},
         {rob_allow_next_cmt_0_3},
         {rob_allow_next_cmt_0_2},
         {rob_allow_next_cmt_0_1},
         {rob_allow_next_cmt_0_0}};
  wire [15:0]       _GEN_4 = {{4{_GEN_3[4'h0]}}, _GEN_3};
  wire [11:0]       _GEN_5 = head_next[0] ? _GEN : _GEN_0;
  wire [15:0]       _GEN_6 = {{4{_GEN_5[4'h0]}}, _GEN_5};
  wire              _GEN_7 = head[0] ? empty_1 : empty_0;
  wire              cmt_en_0 = _GEN_2[head[4:1]] & ~_GEN_7;
  wire              _GEN_8 = head_next[0] ? empty_1 : empty_0;
  wire              cmt_en_1 =
    _GEN_6[head_next[4:1]] & ~_GEN_8 & cmt_en_0 & _GEN_4[head[4:1]]
    & ~(|(interrupt_buffer[11:0]));
  reg               r_0;
  reg               r_1;
  reg  [4:0]        r_1_0;
  reg  [31:0]       eentry_global;
  reg  [31:0]       tlbreentry_global;
  reg  [9:0]        io_predict_fail_cmt_r;
  reg  [31:0]       io_branch_target_cmt_r;
  reg               io_pred_update_en_cmt_r;
  reg  [31:0]       io_pred_branch_target_cmt_r;
  reg  [1:0]        io_pred_br_type_cmt_r;
  reg  [31:0]       io_pred_pc_cmt_r;
  reg               io_pred_real_jump_cmt_r;
  reg  [7:0]        io_exception_cmt_r;
  reg               is_store_cmt_bit_REG;
  reg               is_store_cmt_bit_REG_1;
  reg  [1:0]        io_is_store_num_cmt_r;
  reg  [13:0]       io_csr_addr_cmt_r;
  reg  [31:0]       io_csr_wdata_cmt_r;
  reg               io_csr_we_cmt_r;
  reg               io_is_eret_cmt_r;
  reg  [31:0]       io_badv_cmt_r;
  reg               io_tlbrd_en_cmt_r;
  reg               io_tlbwr_en_cmt_r;
  reg               io_tlbfill_en_cmt_r;
  reg               io_invtlb_en_cmt_r;
  reg  [4:0]        io_invtlb_op_cmt_r;
  reg  [31:0]       io_invtlb_vaddr_cmt_r;
  reg  [9:0]        io_invtlb_asid_cmt_r;
  reg               io_idle_en_cmt_r;
  wire              head_chosen_0 = head_next[0] ? ~(head[0]) & cmt_en_0 : cmt_en_1;
  reg               r_2_0;
  reg               r_2_1;
  reg  [5:0]        r_4_0;
  reg  [5:0]        r_4_1;
  reg  [5:0]        r_5_0;
  reg  [5:0]        r_5_1;
  wire [3:0]        _tail_T_3 = 4'(tail + {3'h0, io_inst_valid_dp_0});
  wire [4:0]        _GEN_9 = {3'h0, 2'({1'h0, cmt_en_0} + {1'h0, cmt_en_1})};
  wire [4:0]        _head_T_7 = 5'(head + _GEN_9);
  wire [4:0]        _head_next_T_7 = 5'(head_next + _GEN_9);
  wire [4:0]        _GEN_10 = {4'h0, io_inst_valid_dp_0};
  wire [4:0]        _GEN_11 = {4'h0, head_chosen_0};
  wire              head_chosen_1 = head_next[0] ? cmt_en_1 : head[0] & cmt_en_0;
  wire [4:0]        _GEN_12 = {4'h0, head_chosen_1};
  wire              allow_next_cmt_0 =
    ~io_pred_update_en_dp_0 | io_priv_vec_dp_0[0] & (|(io_priv_vec_dp_0[12:1]))
    | io_exception_dp_0[7];
  wire              allow_next_cmt_1 =
    ~io_pred_update_en_dp_1 | io_priv_vec_dp_1[0] & (|(io_priv_vec_dp_1[12:1]))
    | io_exception_dp_1[7];
  wire              _GEN_13 = {elem_num_0_1 == 5'hC, elem_num_0_0 == 5'hC} == 2'h0;
  wire              _GEN_14 = _GEN_13 & io_inst_valid_dp_0;
  wire              _GEN_15 = _GEN_14 & tail == 4'h0;
  wire              _GEN_16 = _GEN_14 & tail == 4'h1;
  wire              _GEN_17 = _GEN_14 & tail == 4'h2;
  wire              _GEN_18 = _GEN_14 & tail == 4'h3;
  wire              _GEN_19 = _GEN_14 & tail == 4'h4;
  wire              _GEN_20 = _GEN_14 & tail == 4'h5;
  wire              _GEN_21 = _GEN_14 & tail == 4'h6;
  wire              _GEN_22 = _GEN_14 & tail == 4'h7;
  wire              _GEN_23 = _GEN_14 & tail == 4'h8;
  wire              _GEN_24 = _GEN_14 & tail == 4'h9;
  wire              _GEN_25 = _GEN_14 & tail == 4'hA;
  wire              _GEN_26 = _GEN_14 & tail == 4'hB;
  wire [31:0]       _rob_0_pc_T = 32'(io_pc_dp_0 + 32'h4);
  wire              _GEN_27 = ~_GEN_15 & rob_complete_0_0;
  wire              _GEN_28 = ~_GEN_16 & rob_complete_0_1;
  wire              _GEN_29 = ~_GEN_17 & rob_complete_0_2;
  wire              _GEN_30 = ~_GEN_18 & rob_complete_0_3;
  wire              _GEN_31 = ~_GEN_19 & rob_complete_0_4;
  wire              _GEN_32 = ~_GEN_20 & rob_complete_0_5;
  wire              _GEN_33 = ~_GEN_21 & rob_complete_0_6;
  wire              _GEN_34 = ~_GEN_22 & rob_complete_0_7;
  wire              _GEN_35 = ~_GEN_23 & rob_complete_0_8;
  wire              _GEN_36 = ~_GEN_24 & rob_complete_0_9;
  wire              _GEN_37 = ~_GEN_25 & rob_complete_0_10;
  wire              _GEN_38 = ~_GEN_26 & rob_complete_0_11;
  wire              _rob_0_is_priv_wrt_T_3 =
    io_priv_vec_dp_0[0] & (|(io_priv_vec_dp_0[9:1]));
  wire [31:0]       _rob_1_pc_T = 32'(io_pc_dp_1 + 32'h4);
  wire              _GEN_39 = ~_GEN_15 & rob_complete_1_0;
  wire              _GEN_40 = ~_GEN_16 & rob_complete_1_1;
  wire              _GEN_41 = ~_GEN_17 & rob_complete_1_2;
  wire              _GEN_42 = ~_GEN_18 & rob_complete_1_3;
  wire              _GEN_43 = ~_GEN_19 & rob_complete_1_4;
  wire              _GEN_44 = ~_GEN_20 & rob_complete_1_5;
  wire              _GEN_45 = ~_GEN_21 & rob_complete_1_6;
  wire              _GEN_46 = ~_GEN_22 & rob_complete_1_7;
  wire              _GEN_47 = ~_GEN_23 & rob_complete_1_8;
  wire              _GEN_48 = ~_GEN_24 & rob_complete_1_9;
  wire              _GEN_49 = ~_GEN_25 & rob_complete_1_10;
  wire              _GEN_50 = ~_GEN_26 & rob_complete_1_11;
  wire              _rob_1_is_priv_wrt_T_3 =
    io_priv_vec_dp_1[0] & (|(io_priv_vec_dp_1[9:1]));
  wire              priv_valid =
    ~priv_buffer_valid & io_priv_vec_ex[0] & (|(io_priv_vec_ex[9:1]));
  wire              _GEN_51 = io_rob_index_wb_0[4:1] == 4'h0;
  wire              _GEN_52 = io_inst_valid_wb_0 & ~(io_rob_index_wb_0[0]) & _GEN_51;
  wire              _GEN_53 = io_rob_index_wb_0[4:1] == 4'h1;
  wire              _GEN_54 = io_inst_valid_wb_0 & ~(io_rob_index_wb_0[0]) & _GEN_53;
  wire              _GEN_55 = io_rob_index_wb_0[4:1] == 4'h2;
  wire              _GEN_56 = io_inst_valid_wb_0 & ~(io_rob_index_wb_0[0]) & _GEN_55;
  wire              _GEN_57 = io_rob_index_wb_0[4:1] == 4'h3;
  wire              _GEN_58 = io_inst_valid_wb_0 & ~(io_rob_index_wb_0[0]) & _GEN_57;
  wire              _GEN_59 = io_rob_index_wb_0[4:1] == 4'h4;
  wire              _GEN_60 = io_inst_valid_wb_0 & ~(io_rob_index_wb_0[0]) & _GEN_59;
  wire              _GEN_61 = io_rob_index_wb_0[4:1] == 4'h5;
  wire              _GEN_62 = io_inst_valid_wb_0 & ~(io_rob_index_wb_0[0]) & _GEN_61;
  wire              _GEN_63 = io_rob_index_wb_0[4:1] == 4'h6;
  wire              _GEN_64 = io_inst_valid_wb_0 & ~(io_rob_index_wb_0[0]) & _GEN_63;
  wire              _GEN_65 = io_rob_index_wb_0[4:1] == 4'h7;
  wire              _GEN_66 = io_inst_valid_wb_0 & ~(io_rob_index_wb_0[0]) & _GEN_65;
  wire              _GEN_67 = io_rob_index_wb_0[4:1] == 4'h8;
  wire              _GEN_68 = io_inst_valid_wb_0 & ~(io_rob_index_wb_0[0]) & _GEN_67;
  wire              _GEN_69 = io_rob_index_wb_0[4:1] == 4'h9;
  wire              _GEN_70 = io_inst_valid_wb_0 & ~(io_rob_index_wb_0[0]) & _GEN_69;
  wire              _GEN_71 = io_rob_index_wb_0[4:1] == 4'hA;
  wire              _GEN_72 = io_inst_valid_wb_0 & ~(io_rob_index_wb_0[0]) & _GEN_71;
  wire              _GEN_73 = io_rob_index_wb_0[4:1] == 4'hB;
  wire              _GEN_74 = io_inst_valid_wb_0 & ~(io_rob_index_wb_0[0]) & _GEN_73;
  wire              _GEN_75 = io_inst_valid_wb_0 & io_rob_index_wb_0[0] & _GEN_51;
  wire              _GEN_76 = io_inst_valid_wb_0 & io_rob_index_wb_0[0] & _GEN_53;
  wire              _GEN_77 = io_inst_valid_wb_0 & io_rob_index_wb_0[0] & _GEN_55;
  wire              _GEN_78 = io_inst_valid_wb_0 & io_rob_index_wb_0[0] & _GEN_57;
  wire              _GEN_79 = io_inst_valid_wb_0 & io_rob_index_wb_0[0] & _GEN_59;
  wire              _GEN_80 = io_inst_valid_wb_0 & io_rob_index_wb_0[0] & _GEN_61;
  wire              _GEN_81 = io_inst_valid_wb_0 & io_rob_index_wb_0[0] & _GEN_63;
  wire              _GEN_82 = io_inst_valid_wb_0 & io_rob_index_wb_0[0] & _GEN_65;
  wire              _GEN_83 = io_inst_valid_wb_0 & io_rob_index_wb_0[0] & _GEN_67;
  wire              _GEN_84 = io_inst_valid_wb_0 & io_rob_index_wb_0[0] & _GEN_69;
  wire              _GEN_85 = io_inst_valid_wb_0 & io_rob_index_wb_0[0] & _GEN_71;
  wire              _GEN_86 = io_inst_valid_wb_0 & io_rob_index_wb_0[0] & _GEN_73;
  wire              _GEN_87 = io_rob_index_wb_1[4:1] == 4'h0;
  wire              _GEN_88 = io_inst_valid_wb_1 & ~(io_rob_index_wb_1[0]);
  wire              _GEN_89 = _GEN_88 ? _GEN_87 | _GEN_52 | _GEN_27 : _GEN_52 | _GEN_27;
  wire              _GEN_90 = io_rob_index_wb_1[4:1] == 4'h1;
  wire              _GEN_91 = _GEN_88 ? _GEN_90 | _GEN_54 | _GEN_28 : _GEN_54 | _GEN_28;
  wire              _GEN_92 = io_rob_index_wb_1[4:1] == 4'h2;
  wire              _GEN_93 = _GEN_88 ? _GEN_92 | _GEN_56 | _GEN_29 : _GEN_56 | _GEN_29;
  wire              _GEN_94 = io_rob_index_wb_1[4:1] == 4'h3;
  wire              _GEN_95 = _GEN_88 ? _GEN_94 | _GEN_58 | _GEN_30 : _GEN_58 | _GEN_30;
  wire              _GEN_96 = io_rob_index_wb_1[4:1] == 4'h4;
  wire              _GEN_97 = _GEN_88 ? _GEN_96 | _GEN_60 | _GEN_31 : _GEN_60 | _GEN_31;
  wire              _GEN_98 = io_rob_index_wb_1[4:1] == 4'h5;
  wire              _GEN_99 = _GEN_88 ? _GEN_98 | _GEN_62 | _GEN_32 : _GEN_62 | _GEN_32;
  wire              _GEN_100 = io_rob_index_wb_1[4:1] == 4'h6;
  wire              _GEN_101 = _GEN_88 ? _GEN_100 | _GEN_64 | _GEN_33 : _GEN_64 | _GEN_33;
  wire              _GEN_102 = io_rob_index_wb_1[4:1] == 4'h7;
  wire              _GEN_103 = _GEN_88 ? _GEN_102 | _GEN_66 | _GEN_34 : _GEN_66 | _GEN_34;
  wire              _GEN_104 = io_rob_index_wb_1[4:1] == 4'h8;
  wire              _GEN_105 = _GEN_88 ? _GEN_104 | _GEN_68 | _GEN_35 : _GEN_68 | _GEN_35;
  wire              _GEN_106 = io_rob_index_wb_1[4:1] == 4'h9;
  wire              _GEN_107 = _GEN_88 ? _GEN_106 | _GEN_70 | _GEN_36 : _GEN_70 | _GEN_36;
  wire              _GEN_108 = io_rob_index_wb_1[4:1] == 4'hA;
  wire              _GEN_109 = _GEN_88 ? _GEN_108 | _GEN_72 | _GEN_37 : _GEN_72 | _GEN_37;
  wire              _GEN_110 = io_rob_index_wb_1[4:1] == 4'hB;
  wire              _GEN_111 = _GEN_88 ? _GEN_110 | _GEN_74 | _GEN_38 : _GEN_74 | _GEN_38;
  wire              _GEN_112 = io_inst_valid_wb_1 & io_rob_index_wb_1[0];
  wire              _GEN_113 = _GEN_112 ? _GEN_87 | _GEN_75 | _GEN_39 : _GEN_75 | _GEN_39;
  wire              _GEN_114 = _GEN_112 ? _GEN_90 | _GEN_76 | _GEN_40 : _GEN_76 | _GEN_40;
  wire              _GEN_115 = _GEN_112 ? _GEN_92 | _GEN_77 | _GEN_41 : _GEN_77 | _GEN_41;
  wire              _GEN_116 = _GEN_112 ? _GEN_94 | _GEN_78 | _GEN_42 : _GEN_78 | _GEN_42;
  wire              _GEN_117 = _GEN_112 ? _GEN_96 | _GEN_79 | _GEN_43 : _GEN_79 | _GEN_43;
  wire              _GEN_118 = _GEN_112 ? _GEN_98 | _GEN_80 | _GEN_44 : _GEN_80 | _GEN_44;
  wire              _GEN_119 =
    _GEN_112 ? _GEN_100 | _GEN_81 | _GEN_45 : _GEN_81 | _GEN_45;
  wire              _GEN_120 =
    _GEN_112 ? _GEN_102 | _GEN_82 | _GEN_46 : _GEN_82 | _GEN_46;
  wire              _GEN_121 =
    _GEN_112 ? _GEN_104 | _GEN_83 | _GEN_47 : _GEN_83 | _GEN_47;
  wire              _GEN_122 =
    _GEN_112 ? _GEN_106 | _GEN_84 | _GEN_48 : _GEN_84 | _GEN_48;
  wire              _GEN_123 =
    _GEN_112 ? _GEN_108 | _GEN_85 | _GEN_49 : _GEN_85 | _GEN_49;
  wire              _GEN_124 =
    _GEN_112 ? _GEN_110 | _GEN_86 | _GEN_50 : _GEN_86 | _GEN_50;
  wire              _GEN_125 = io_inst_valid_wb_1 & ~(io_rob_index_wb_1[0]) & _GEN_87;
  wire              _GEN_126 = io_inst_valid_wb_1 & ~(io_rob_index_wb_1[0]) & _GEN_90;
  wire              _GEN_127 = io_inst_valid_wb_1 & ~(io_rob_index_wb_1[0]) & _GEN_92;
  wire              _GEN_128 = io_inst_valid_wb_1 & ~(io_rob_index_wb_1[0]) & _GEN_94;
  wire              _GEN_129 = io_inst_valid_wb_1 & ~(io_rob_index_wb_1[0]) & _GEN_96;
  wire              _GEN_130 = io_inst_valid_wb_1 & ~(io_rob_index_wb_1[0]) & _GEN_98;
  wire              _GEN_131 = io_inst_valid_wb_1 & ~(io_rob_index_wb_1[0]) & _GEN_100;
  wire              _GEN_132 = io_inst_valid_wb_1 & ~(io_rob_index_wb_1[0]) & _GEN_102;
  wire              _GEN_133 = io_inst_valid_wb_1 & ~(io_rob_index_wb_1[0]) & _GEN_104;
  wire              _GEN_134 = io_inst_valid_wb_1 & ~(io_rob_index_wb_1[0]) & _GEN_106;
  wire              _GEN_135 = io_inst_valid_wb_1 & ~(io_rob_index_wb_1[0]) & _GEN_108;
  wire              _GEN_136 = io_inst_valid_wb_1 & ~(io_rob_index_wb_1[0]) & _GEN_110;
  wire              _GEN_137 = io_inst_valid_wb_1 & io_rob_index_wb_1[0] & _GEN_87;
  wire              _GEN_138 = io_inst_valid_wb_1 & io_rob_index_wb_1[0] & _GEN_90;
  wire              _GEN_139 = io_inst_valid_wb_1 & io_rob_index_wb_1[0] & _GEN_92;
  wire              _GEN_140 = io_inst_valid_wb_1 & io_rob_index_wb_1[0] & _GEN_94;
  wire              _GEN_141 = io_inst_valid_wb_1 & io_rob_index_wb_1[0] & _GEN_96;
  wire              _GEN_142 = io_inst_valid_wb_1 & io_rob_index_wb_1[0] & _GEN_98;
  wire              _GEN_143 = io_inst_valid_wb_1 & io_rob_index_wb_1[0] & _GEN_100;
  wire              _GEN_144 = io_inst_valid_wb_1 & io_rob_index_wb_1[0] & _GEN_102;
  wire              _GEN_145 = io_inst_valid_wb_1 & io_rob_index_wb_1[0] & _GEN_104;
  wire              _GEN_146 = io_inst_valid_wb_1 & io_rob_index_wb_1[0] & _GEN_106;
  wire              _GEN_147 = io_inst_valid_wb_1 & io_rob_index_wb_1[0] & _GEN_108;
  wire              _GEN_148 = io_inst_valid_wb_1 & io_rob_index_wb_1[0] & _GEN_110;
  wire              _GEN_149 = io_rob_index_wb_2[4:1] == 4'h0;
  wire              _GEN_150 = io_inst_valid_wb_2 & ~(io_rob_index_wb_2[0]) & _GEN_149;
  wire              _GEN_151 = io_rob_index_wb_2[4:1] == 4'h1;
  wire              _GEN_152 = io_inst_valid_wb_2 & ~(io_rob_index_wb_2[0]) & _GEN_151;
  wire              _GEN_153 = io_rob_index_wb_2[4:1] == 4'h2;
  wire              _GEN_154 = io_inst_valid_wb_2 & ~(io_rob_index_wb_2[0]) & _GEN_153;
  wire              _GEN_155 = io_rob_index_wb_2[4:1] == 4'h3;
  wire              _GEN_156 = io_inst_valid_wb_2 & ~(io_rob_index_wb_2[0]) & _GEN_155;
  wire              _GEN_157 = io_rob_index_wb_2[4:1] == 4'h4;
  wire              _GEN_158 = io_inst_valid_wb_2 & ~(io_rob_index_wb_2[0]) & _GEN_157;
  wire              _GEN_159 = io_rob_index_wb_2[4:1] == 4'h5;
  wire              _GEN_160 = io_inst_valid_wb_2 & ~(io_rob_index_wb_2[0]) & _GEN_159;
  wire              _GEN_161 = io_rob_index_wb_2[4:1] == 4'h6;
  wire              _GEN_162 = io_inst_valid_wb_2 & ~(io_rob_index_wb_2[0]) & _GEN_161;
  wire              _GEN_163 = io_rob_index_wb_2[4:1] == 4'h7;
  wire              _GEN_164 = io_inst_valid_wb_2 & ~(io_rob_index_wb_2[0]) & _GEN_163;
  wire              _GEN_165 = io_rob_index_wb_2[4:1] == 4'h8;
  wire              _GEN_166 = io_inst_valid_wb_2 & ~(io_rob_index_wb_2[0]) & _GEN_165;
  wire              _GEN_167 = io_rob_index_wb_2[4:1] == 4'h9;
  wire              _GEN_168 = io_inst_valid_wb_2 & ~(io_rob_index_wb_2[0]) & _GEN_167;
  wire              _GEN_169 = io_rob_index_wb_2[4:1] == 4'hA;
  wire              _GEN_170 = io_inst_valid_wb_2 & ~(io_rob_index_wb_2[0]) & _GEN_169;
  wire              _GEN_171 = io_rob_index_wb_2[4:1] == 4'hB;
  wire              _GEN_172 = io_inst_valid_wb_2 & ~(io_rob_index_wb_2[0]) & _GEN_171;
  wire              _GEN_173 = io_inst_valid_wb_2 & io_rob_index_wb_2[0] & _GEN_149;
  wire              _GEN_174 = io_inst_valid_wb_2 & io_rob_index_wb_2[0] & _GEN_151;
  wire              _GEN_175 = io_inst_valid_wb_2 & io_rob_index_wb_2[0] & _GEN_153;
  wire              _GEN_176 = io_inst_valid_wb_2 & io_rob_index_wb_2[0] & _GEN_155;
  wire              _GEN_177 = io_inst_valid_wb_2 & io_rob_index_wb_2[0] & _GEN_157;
  wire              _GEN_178 = io_inst_valid_wb_2 & io_rob_index_wb_2[0] & _GEN_159;
  wire              _GEN_179 = io_inst_valid_wb_2 & io_rob_index_wb_2[0] & _GEN_161;
  wire              _GEN_180 = io_inst_valid_wb_2 & io_rob_index_wb_2[0] & _GEN_163;
  wire              _GEN_181 = io_inst_valid_wb_2 & io_rob_index_wb_2[0] & _GEN_165;
  wire              _GEN_182 = io_inst_valid_wb_2 & io_rob_index_wb_2[0] & _GEN_167;
  wire              _GEN_183 = io_inst_valid_wb_2 & io_rob_index_wb_2[0] & _GEN_169;
  wire              _GEN_184 = io_inst_valid_wb_2 & io_rob_index_wb_2[0] & _GEN_171;
  wire              _GEN_185 = io_rob_index_wb_3[4:1] == 4'h0;
  wire              _GEN_186 = io_rob_index_wb_3[4:1] == 4'h1;
  wire              _GEN_187 = io_rob_index_wb_3[4:1] == 4'h2;
  wire              _GEN_188 = io_rob_index_wb_3[4:1] == 4'h3;
  wire              _GEN_189 = io_rob_index_wb_3[4:1] == 4'h4;
  wire              _GEN_190 = io_rob_index_wb_3[4:1] == 4'h5;
  wire              _GEN_191 = io_rob_index_wb_3[4:1] == 4'h6;
  wire              _GEN_192 = io_rob_index_wb_3[4:1] == 4'h7;
  wire              _GEN_193 = io_rob_index_wb_3[4:1] == 4'h8;
  wire              _GEN_194 = io_rob_index_wb_3[4:1] == 4'h9;
  wire              _GEN_195 = io_rob_index_wb_3[4:1] == 4'hA;
  wire              _GEN_196 = io_rob_index_wb_3[4:1] == 4'hB;
  wire [31:0]       _rob_branch_target_T_2 = 32'(io_branch_target_wb_3 + 32'h4);
  wire [11:0][31:0] _GEN_197 =
    {{rob_pc_1_11},
     {rob_pc_1_10},
     {rob_pc_1_9},
     {rob_pc_1_8},
     {rob_pc_1_7},
     {rob_pc_1_6},
     {rob_pc_1_5},
     {rob_pc_1_4},
     {rob_pc_1_3},
     {rob_pc_1_2},
     {rob_pc_1_1},
     {rob_pc_1_0}};
  wire [11:0][31:0] _GEN_198 =
    {{rob_pc_0_11},
     {rob_pc_0_10},
     {rob_pc_0_9},
     {rob_pc_0_8},
     {rob_pc_0_7},
     {rob_pc_0_6},
     {rob_pc_0_5},
     {rob_pc_0_4},
     {rob_pc_0_3},
     {rob_pc_0_2},
     {rob_pc_0_1},
     {rob_pc_0_0}};
  wire [11:0][7:0]  _GEN_199 =
    {{rob_exception_1_11},
     {rob_exception_1_10},
     {rob_exception_1_9},
     {rob_exception_1_8},
     {rob_exception_1_7},
     {rob_exception_1_6},
     {rob_exception_1_5},
     {rob_exception_1_4},
     {rob_exception_1_3},
     {rob_exception_1_2},
     {rob_exception_1_1},
     {rob_exception_1_0}};
  wire [11:0][7:0]  _GEN_200 =
    {{rob_exception_0_11},
     {rob_exception_0_10},
     {rob_exception_0_9},
     {rob_exception_0_8},
     {rob_exception_0_7},
     {rob_exception_0_6},
     {rob_exception_0_5},
     {rob_exception_0_4},
     {rob_exception_0_3},
     {rob_exception_0_2},
     {rob_exception_0_1},
     {rob_exception_0_0}};
  wire [11:0]       _GEN_201 =
    {{rob_rd_valid_1_11},
     {rob_rd_valid_1_10},
     {rob_rd_valid_1_9},
     {rob_rd_valid_1_8},
     {rob_rd_valid_1_7},
     {rob_rd_valid_1_6},
     {rob_rd_valid_1_5},
     {rob_rd_valid_1_4},
     {rob_rd_valid_1_3},
     {rob_rd_valid_1_2},
     {rob_rd_valid_1_1},
     {rob_rd_valid_1_0}};
  wire [11:0]       _GEN_202 =
    {{rob_rd_valid_0_11},
     {rob_rd_valid_0_10},
     {rob_rd_valid_0_9},
     {rob_rd_valid_0_8},
     {rob_rd_valid_0_7},
     {rob_rd_valid_0_6},
     {rob_rd_valid_0_5},
     {rob_rd_valid_0_4},
     {rob_rd_valid_0_3},
     {rob_rd_valid_0_2},
     {rob_rd_valid_0_1},
     {rob_rd_valid_0_0}};
  wire [11:0]       _GEN_203 = head[0] ? _GEN_201 : _GEN_202;
  wire [11:0][5:0]  _GEN_204 =
    {{rob_prd_1_11},
     {rob_prd_1_10},
     {rob_prd_1_9},
     {rob_prd_1_8},
     {rob_prd_1_7},
     {rob_prd_1_6},
     {rob_prd_1_5},
     {rob_prd_1_4},
     {rob_prd_1_3},
     {rob_prd_1_2},
     {rob_prd_1_1},
     {rob_prd_1_0}};
  wire [11:0][5:0]  _GEN_205 =
    {{rob_prd_0_11},
     {rob_prd_0_10},
     {rob_prd_0_9},
     {rob_prd_0_8},
     {rob_prd_0_7},
     {rob_prd_0_6},
     {rob_prd_0_5},
     {rob_prd_0_4},
     {rob_prd_0_3},
     {rob_prd_0_2},
     {rob_prd_0_1},
     {rob_prd_0_0}};
  wire [11:0][5:0]  _GEN_206 = head[0] ? _GEN_204 : _GEN_205;
  wire [11:0][5:0]  _GEN_207 =
    {{rob_pprd_1_11},
     {rob_pprd_1_10},
     {rob_pprd_1_9},
     {rob_pprd_1_8},
     {rob_pprd_1_7},
     {rob_pprd_1_6},
     {rob_pprd_1_5},
     {rob_pprd_1_4},
     {rob_pprd_1_3},
     {rob_pprd_1_2},
     {rob_pprd_1_1},
     {rob_pprd_1_0}};
  wire [11:0][5:0]  _GEN_208 =
    {{rob_pprd_0_11},
     {rob_pprd_0_10},
     {rob_pprd_0_9},
     {rob_pprd_0_8},
     {rob_pprd_0_7},
     {rob_pprd_0_6},
     {rob_pprd_0_5},
     {rob_pprd_0_4},
     {rob_pprd_0_3},
     {rob_pprd_0_2},
     {rob_pprd_0_1},
     {rob_pprd_0_0}};
  wire [11:0][5:0]  _GEN_209 = head[0] ? _GEN_207 : _GEN_208;
  wire [11:0]       _GEN_210 =
    {{rob_predict_fail_1_11},
     {rob_predict_fail_1_10},
     {rob_predict_fail_1_9},
     {rob_predict_fail_1_8},
     {rob_predict_fail_1_7},
     {rob_predict_fail_1_6},
     {rob_predict_fail_1_5},
     {rob_predict_fail_1_4},
     {rob_predict_fail_1_3},
     {rob_predict_fail_1_2},
     {rob_predict_fail_1_1},
     {rob_predict_fail_1_0}};
  wire [11:0]       _GEN_211 =
    {{rob_predict_fail_0_11},
     {rob_predict_fail_0_10},
     {rob_predict_fail_0_9},
     {rob_predict_fail_0_8},
     {rob_predict_fail_0_7},
     {rob_predict_fail_0_6},
     {rob_predict_fail_0_5},
     {rob_predict_fail_0_4},
     {rob_predict_fail_0_3},
     {rob_predict_fail_0_2},
     {rob_predict_fail_0_1},
     {rob_predict_fail_0_0}};
  wire [11:0]       _GEN_212 = head[0] ? _GEN_210 : _GEN_211;
  wire [11:0][31:0] _GEN_213 =
    {{rob_branch_target_1_11},
     {rob_branch_target_1_10},
     {rob_branch_target_1_9},
     {rob_branch_target_1_8},
     {rob_branch_target_1_7},
     {rob_branch_target_1_6},
     {rob_branch_target_1_5},
     {rob_branch_target_1_4},
     {rob_branch_target_1_3},
     {rob_branch_target_1_2},
     {rob_branch_target_1_1},
     {rob_branch_target_1_0}};
  wire [11:0][31:0] _GEN_214 =
    {{rob_branch_target_0_11},
     {rob_branch_target_0_10},
     {rob_branch_target_0_9},
     {rob_branch_target_0_8},
     {rob_branch_target_0_7},
     {rob_branch_target_0_6},
     {rob_branch_target_0_5},
     {rob_branch_target_0_4},
     {rob_branch_target_0_3},
     {rob_branch_target_0_2},
     {rob_branch_target_0_1},
     {rob_branch_target_0_0}};
  wire [11:0][31:0] _GEN_215 = head[0] ? _GEN_213 : _GEN_214;
  wire [11:0]       _GEN_216 =
    {{rob_real_jump_1_11},
     {rob_real_jump_1_10},
     {rob_real_jump_1_9},
     {rob_real_jump_1_8},
     {rob_real_jump_1_7},
     {rob_real_jump_1_6},
     {rob_real_jump_1_5},
     {rob_real_jump_1_4},
     {rob_real_jump_1_3},
     {rob_real_jump_1_2},
     {rob_real_jump_1_1},
     {rob_real_jump_1_0}};
  wire [11:0]       _GEN_217 =
    {{rob_real_jump_0_11},
     {rob_real_jump_0_10},
     {rob_real_jump_0_9},
     {rob_real_jump_0_8},
     {rob_real_jump_0_7},
     {rob_real_jump_0_6},
     {rob_real_jump_0_5},
     {rob_real_jump_0_4},
     {rob_real_jump_0_3},
     {rob_real_jump_0_2},
     {rob_real_jump_0_1},
     {rob_real_jump_0_0}};
  wire [11:0]       _GEN_218 = head[0] ? _GEN_216 : _GEN_217;
  wire [11:0]       _GEN_219 =
    {{rob_pred_update_en_1_11},
     {rob_pred_update_en_1_10},
     {rob_pred_update_en_1_9},
     {rob_pred_update_en_1_8},
     {rob_pred_update_en_1_7},
     {rob_pred_update_en_1_6},
     {rob_pred_update_en_1_5},
     {rob_pred_update_en_1_4},
     {rob_pred_update_en_1_3},
     {rob_pred_update_en_1_2},
     {rob_pred_update_en_1_1},
     {rob_pred_update_en_1_0}};
  wire [11:0]       _GEN_220 =
    {{rob_pred_update_en_0_11},
     {rob_pred_update_en_0_10},
     {rob_pred_update_en_0_9},
     {rob_pred_update_en_0_8},
     {rob_pred_update_en_0_7},
     {rob_pred_update_en_0_6},
     {rob_pred_update_en_0_5},
     {rob_pred_update_en_0_4},
     {rob_pred_update_en_0_3},
     {rob_pred_update_en_0_2},
     {rob_pred_update_en_0_1},
     {rob_pred_update_en_0_0}};
  wire [11:0]       _GEN_221 = head[0] ? _GEN_219 : _GEN_220;
  wire [11:0][1:0]  _GEN_222 =
    {{rob_br_type_pred_1_11},
     {rob_br_type_pred_1_10},
     {rob_br_type_pred_1_9},
     {rob_br_type_pred_1_8},
     {rob_br_type_pred_1_7},
     {rob_br_type_pred_1_6},
     {rob_br_type_pred_1_5},
     {rob_br_type_pred_1_4},
     {rob_br_type_pred_1_3},
     {rob_br_type_pred_1_2},
     {rob_br_type_pred_1_1},
     {rob_br_type_pred_1_0}};
  wire [11:0][1:0]  _GEN_223 =
    {{rob_br_type_pred_0_11},
     {rob_br_type_pred_0_10},
     {rob_br_type_pred_0_9},
     {rob_br_type_pred_0_8},
     {rob_br_type_pred_0_7},
     {rob_br_type_pred_0_6},
     {rob_br_type_pred_0_5},
     {rob_br_type_pred_0_4},
     {rob_br_type_pred_0_3},
     {rob_br_type_pred_0_2},
     {rob_br_type_pred_0_1},
     {rob_br_type_pred_0_0}};
  wire [11:0][1:0]  _GEN_224 = head[0] ? _GEN_222 : _GEN_223;
  wire [11:0][31:0] _GEN_225 = head[0] ? _GEN_197 : _GEN_198;
  wire [11:0]       _GEN_226 =
    {{rob_is_store_1_11},
     {rob_is_store_1_10},
     {rob_is_store_1_9},
     {rob_is_store_1_8},
     {rob_is_store_1_7},
     {rob_is_store_1_6},
     {rob_is_store_1_5},
     {rob_is_store_1_4},
     {rob_is_store_1_3},
     {rob_is_store_1_2},
     {rob_is_store_1_1},
     {rob_is_store_1_0}};
  wire [11:0]       _GEN_227 =
    {{rob_is_store_0_11},
     {rob_is_store_0_10},
     {rob_is_store_0_9},
     {rob_is_store_0_8},
     {rob_is_store_0_7},
     {rob_is_store_0_6},
     {rob_is_store_0_5},
     {rob_is_store_0_4},
     {rob_is_store_0_3},
     {rob_is_store_0_2},
     {rob_is_store_0_1},
     {rob_is_store_0_0}};
  wire [11:0]       _GEN_228 = head[0] ? _GEN_226 : _GEN_227;
  wire [11:0]       _GEN_229 =
    {{rob_is_priv_wrt_1_11},
     {rob_is_priv_wrt_1_10},
     {rob_is_priv_wrt_1_9},
     {rob_is_priv_wrt_1_8},
     {rob_is_priv_wrt_1_7},
     {rob_is_priv_wrt_1_6},
     {rob_is_priv_wrt_1_5},
     {rob_is_priv_wrt_1_4},
     {rob_is_priv_wrt_1_3},
     {rob_is_priv_wrt_1_2},
     {rob_is_priv_wrt_1_1},
     {rob_is_priv_wrt_1_0}};
  wire [11:0]       _GEN_230 =
    {{rob_is_priv_wrt_0_11},
     {rob_is_priv_wrt_0_10},
     {rob_is_priv_wrt_0_9},
     {rob_is_priv_wrt_0_8},
     {rob_is_priv_wrt_0_7},
     {rob_is_priv_wrt_0_6},
     {rob_is_priv_wrt_0_5},
     {rob_is_priv_wrt_0_4},
     {rob_is_priv_wrt_0_3},
     {rob_is_priv_wrt_0_2},
     {rob_is_priv_wrt_0_1},
     {rob_is_priv_wrt_0_0}};
  wire [11:0]       _GEN_231 = head[0] ? _GEN_229 : _GEN_230;
  wire [11:0]       _GEN_232 =
    {{rob_is_priv_ls_1_11},
     {rob_is_priv_ls_1_10},
     {rob_is_priv_ls_1_9},
     {rob_is_priv_ls_1_8},
     {rob_is_priv_ls_1_7},
     {rob_is_priv_ls_1_6},
     {rob_is_priv_ls_1_5},
     {rob_is_priv_ls_1_4},
     {rob_is_priv_ls_1_3},
     {rob_is_priv_ls_1_2},
     {rob_is_priv_ls_1_1},
     {rob_is_priv_ls_1_0}};
  wire [11:0]       _GEN_233 =
    {{rob_is_priv_ls_0_11},
     {rob_is_priv_ls_0_10},
     {rob_is_priv_ls_0_9},
     {rob_is_priv_ls_0_8},
     {rob_is_priv_ls_0_7},
     {rob_is_priv_ls_0_6},
     {rob_is_priv_ls_0_5},
     {rob_is_priv_ls_0_4},
     {rob_is_priv_ls_0_3},
     {rob_is_priv_ls_0_2},
     {rob_is_priv_ls_0_1},
     {rob_is_priv_ls_0_0}};
  wire [11:0]       _GEN_234 = head[0] ? _GEN_232 : _GEN_233;
  wire [15:0]       _GEN_235 = {{4{_GEN_234[4'h0]}}, _GEN_234};
  wire              rob_commit_items_is_priv_ls_0 = _GEN_235[head[4:1]];
  wire [11:0][7:0]  _GEN_236 = head[0] ? _GEN_199 : _GEN_200;
  wire [15:0][7:0]  _GEN_237 = {{4{_GEN_236[4'h0]}}, _GEN_236};
  wire [7:0]        rob_commit_items_exception_0 = _GEN_237[head[4:1]];
  wire [11:0]       _GEN_238 = head_next[0] ? _GEN_201 : _GEN_202;
  wire [11:0][5:0]  _GEN_239 = head_next[0] ? _GEN_204 : _GEN_205;
  wire [11:0][5:0]  _GEN_240 = head_next[0] ? _GEN_207 : _GEN_208;
  wire [11:0]       _GEN_241 = head_next[0] ? _GEN_210 : _GEN_211;
  wire [11:0][31:0] _GEN_242 = head_next[0] ? _GEN_213 : _GEN_214;
  wire [11:0]       _GEN_243 = head_next[0] ? _GEN_216 : _GEN_217;
  wire [11:0]       _GEN_244 = head_next[0] ? _GEN_219 : _GEN_220;
  wire [11:0][1:0]  _GEN_245 = head_next[0] ? _GEN_222 : _GEN_223;
  wire [11:0][31:0] _GEN_246 = head_next[0] ? _GEN_197 : _GEN_198;
  wire [11:0]       _GEN_247 = head_next[0] ? _GEN_226 : _GEN_227;
  wire [11:0]       _GEN_248 = head_next[0] ? _GEN_229 : _GEN_230;
  wire [11:0]       _GEN_249 = head_next[0] ? _GEN_232 : _GEN_233;
  wire [15:0]       _GEN_250 = {{4{_GEN_249[4'h0]}}, _GEN_249};
  wire              rob_commit_items_is_priv_ls_1 = _GEN_250[head_next[4:1]];
  wire [11:0][7:0]  _GEN_251 = head_next[0] ? _GEN_199 : _GEN_200;
  wire [15:0][7:0]  _GEN_252 = {{4{_GEN_251[4'h0]}}, _GEN_251};
  wire [7:0]        rob_commit_items_exception_1 = _GEN_252[head_next[4:1]];
  wire              interrupt = (|(interrupt_buffer[11:0])) & cmt_en_0;
  wire [15:0][31:0] _GEN_253 = {{4{_GEN_242[4'h0]}}, _GEN_242};
  wire [15:0][31:0] _GEN_254 = {{4{_GEN_215[4'h0]}}, _GEN_215};
  wire [31:0]       _rob_update_item_T_branch_target =
    cmt_en_1 ? _GEN_253[head_next[4:1]] : _GEN_254[head[4:1]];
  wire [15:0][31:0] _GEN_255 = {{4{_GEN_246[4'h0]}}, _GEN_246};
  wire [15:0][31:0] _GEN_256 = {{4{_GEN_225[4'h0]}}, _GEN_225};
  wire [31:0]       _rob_update_item_T_pc =
    cmt_en_1 ? _GEN_255[head_next[4:1]] : _GEN_256[head[4:1]];
  wire [31:0]       rob_update_item_branch_target =
    cmt_en_0 ? _rob_update_item_T_branch_target : 32'h0;
  wire [15:0]       _GEN_257 = {{4{_GEN_243[4'h0]}}, _GEN_243};
  wire [15:0]       _GEN_258 = {{4{_GEN_218[4'h0]}}, _GEN_218};
  wire              _rob_update_item_T_real_jump =
    cmt_en_1 ? _GEN_257[head_next[4:1]] : _GEN_258[head[4:1]];
  wire              rob_update_item_real_jump = cmt_en_0 & _rob_update_item_T_real_jump;
  wire [15:0]       _GEN_259 = {{4{_GEN_244[4'h0]}}, _GEN_244};
  wire [15:0]       _GEN_260 = {{4{_GEN_221[4'h0]}}, _GEN_221};
  wire              _rob_update_item_T_pred_update_en =
    cmt_en_1 ? _GEN_259[head_next[4:1]] : _GEN_260[head[4:1]];
  wire              rob_update_item_pred_update_en =
    cmt_en_0 & _rob_update_item_T_pred_update_en;
  wire [15:0]       _GEN_261 = {{4{_GEN_248[4'h0]}}, _GEN_248};
  wire [15:0]       _GEN_262 = {{4{_GEN_231[4'h0]}}, _GEN_231};
  wire              _rob_update_item_T_is_priv_wrt =
    cmt_en_1 ? _GEN_261[head_next[4:1]] : _GEN_262[head[4:1]];
  wire              rob_update_item_is_priv_wrt =
    cmt_en_0 & _rob_update_item_T_is_priv_wrt;
  wire [7:0]        _rob_update_item_T_exception =
    cmt_en_1 ? rob_commit_items_exception_1 : rob_commit_items_exception_0;
  wire [7:0]        rob_update_item_exception =
    cmt_en_0 ? _rob_update_item_T_exception : 8'h0;
  wire              _rob_update_item_T_is_priv_ls =
    cmt_en_1 ? rob_commit_items_is_priv_ls_1 : rob_commit_items_is_priv_ls_0;
  wire [15:0]       _GEN_263 = {{4{_GEN_241[4'h0]}}, _GEN_241};
  wire [15:0]       _GEN_264 = {{4{_GEN_212[4'h0]}}, _GEN_212};
  wire              _rob_update_item_T_predict_fail =
    cmt_en_1 ? _GEN_263[head_next[4:1]] : _GEN_264[head[4:1]];
  wire              predict_fail_cmt =
    cmt_en_0 & _rob_update_item_T_predict_fail | rob_update_item_is_priv_wrt | cmt_en_0
    & _rob_update_item_T_is_priv_ls | rob_update_item_exception[7] | interrupt;
  wire [11:0][31:0] _GEN_265 = io_rob_index_wb_2[0] ? _GEN_197 : _GEN_198;
  wire [11:0][7:0]  _GEN_266 = io_rob_index_wb_2[0] ? _GEN_199 : _GEN_200;
  wire [15:0][7:0]  _GEN_267 = {{4{_GEN_266[4'h0]}}, _GEN_266};
  wire [15:0][31:0] _GEN_268 = {{4{_GEN_265[4'h0]}}, _GEN_265};
  wire [31:0]       _rob_branch_target_T_1 =
    _GEN_267[io_rob_index_wb_2[4:1]][7]
      ? _GEN_268[io_rob_index_wb_2[4:1]]
      : io_branch_target_wb_2;
  wire [31:0]       _GEN_269 =
    rob_update_item_is_priv_wrt & priv_buffer_priv_vec[3] | rob_update_item_pred_update_en
    & rob_update_item_real_jump
      ? _rob_update_item_T_branch_target
      : _rob_update_item_T_pc;
  wire [31:0]       _branch_target_cmt_T_9 = cmt_en_0 ? _GEN_269 : 32'h0;
  wire [31:0]       _branch_target_cmt_T_4 =
    (&(rob_update_item_exception[5:0])) ? tlbreentry_global : eentry_global;
  wire [15:0][1:0]  _GEN_270 = {{4{_GEN_245[4'h0]}}, _GEN_245};
  wire [15:0][1:0]  _GEN_271 = {{4{_GEN_224[4'h0]}}, _GEN_224};
  wire [1:0]        _rob_update_item_T_br_type_pred =
    cmt_en_1 ? _GEN_270[head_next[4:1]] : _GEN_271[head[4:1]];
  wire [31:0]       rob_update_item_pc = cmt_en_0 ? _rob_update_item_T_pc : 32'h0;
  wire [15:0]       _GEN_272 = {{4{_GEN_247[4'h0]}}, _GEN_247};
  wire [15:0]       _GEN_273 = {{4{_GEN_228[4'h0]}}, _GEN_228};
  wire [15:0]       _GEN_274 = {{4{_GEN_203[4'h0]}}, _GEN_203};
  wire [15:0]       _GEN_275 = {{4{_GEN_238[4'h0]}}, _GEN_238};
  wire [15:0][5:0]  _GEN_276 = {{4{_GEN_206[4'h0]}}, _GEN_206};
  wire [15:0][5:0]  _GEN_277 = {{4{_GEN_239[4'h0]}}, _GEN_239};
  wire [15:0][5:0]  _GEN_278 = {{4{_GEN_209[4'h0]}}, _GEN_209};
  wire [15:0][5:0]  _GEN_279 = {{4{_GEN_240[4'h0]}}, _GEN_240};
  always @(posedge clock) begin
    if (reset) begin
      rob_rd_valid_0_0 <= 1'h0;
      rob_rd_valid_0_1 <= 1'h0;
      rob_rd_valid_0_2 <= 1'h0;
      rob_rd_valid_0_3 <= 1'h0;
      rob_rd_valid_0_4 <= 1'h0;
      rob_rd_valid_0_5 <= 1'h0;
      rob_rd_valid_0_6 <= 1'h0;
      rob_rd_valid_0_7 <= 1'h0;
      rob_rd_valid_0_8 <= 1'h0;
      rob_rd_valid_0_9 <= 1'h0;
      rob_rd_valid_0_10 <= 1'h0;
      rob_rd_valid_0_11 <= 1'h0;
      rob_rd_valid_1_0 <= 1'h0;
      rob_rd_valid_1_1 <= 1'h0;
      rob_rd_valid_1_2 <= 1'h0;
      rob_rd_valid_1_3 <= 1'h0;
      rob_rd_valid_1_4 <= 1'h0;
      rob_rd_valid_1_5 <= 1'h0;
      rob_rd_valid_1_6 <= 1'h0;
      rob_rd_valid_1_7 <= 1'h0;
      rob_rd_valid_1_8 <= 1'h0;
      rob_rd_valid_1_9 <= 1'h0;
      rob_rd_valid_1_10 <= 1'h0;
      rob_rd_valid_1_11 <= 1'h0;
      rob_prd_0_0 <= 6'h0;
      rob_prd_0_1 <= 6'h0;
      rob_prd_0_2 <= 6'h0;
      rob_prd_0_3 <= 6'h0;
      rob_prd_0_4 <= 6'h0;
      rob_prd_0_5 <= 6'h0;
      rob_prd_0_6 <= 6'h0;
      rob_prd_0_7 <= 6'h0;
      rob_prd_0_8 <= 6'h0;
      rob_prd_0_9 <= 6'h0;
      rob_prd_0_10 <= 6'h0;
      rob_prd_0_11 <= 6'h0;
      rob_prd_1_0 <= 6'h0;
      rob_prd_1_1 <= 6'h0;
      rob_prd_1_2 <= 6'h0;
      rob_prd_1_3 <= 6'h0;
      rob_prd_1_4 <= 6'h0;
      rob_prd_1_5 <= 6'h0;
      rob_prd_1_6 <= 6'h0;
      rob_prd_1_7 <= 6'h0;
      rob_prd_1_8 <= 6'h0;
      rob_prd_1_9 <= 6'h0;
      rob_prd_1_10 <= 6'h0;
      rob_prd_1_11 <= 6'h0;
      rob_pprd_0_0 <= 6'h0;
      rob_pprd_0_1 <= 6'h0;
      rob_pprd_0_2 <= 6'h0;
      rob_pprd_0_3 <= 6'h0;
      rob_pprd_0_4 <= 6'h0;
      rob_pprd_0_5 <= 6'h0;
      rob_pprd_0_6 <= 6'h0;
      rob_pprd_0_7 <= 6'h0;
      rob_pprd_0_8 <= 6'h0;
      rob_pprd_0_9 <= 6'h0;
      rob_pprd_0_10 <= 6'h0;
      rob_pprd_0_11 <= 6'h0;
      rob_pprd_1_0 <= 6'h0;
      rob_pprd_1_1 <= 6'h0;
      rob_pprd_1_2 <= 6'h0;
      rob_pprd_1_3 <= 6'h0;
      rob_pprd_1_4 <= 6'h0;
      rob_pprd_1_5 <= 6'h0;
      rob_pprd_1_6 <= 6'h0;
      rob_pprd_1_7 <= 6'h0;
      rob_pprd_1_8 <= 6'h0;
      rob_pprd_1_9 <= 6'h0;
      rob_pprd_1_10 <= 6'h0;
      rob_pprd_1_11 <= 6'h0;
      rob_predict_fail_0_0 <= 1'h0;
      rob_predict_fail_0_1 <= 1'h0;
      rob_predict_fail_0_2 <= 1'h0;
      rob_predict_fail_0_3 <= 1'h0;
      rob_predict_fail_0_4 <= 1'h0;
      rob_predict_fail_0_5 <= 1'h0;
      rob_predict_fail_0_6 <= 1'h0;
      rob_predict_fail_0_7 <= 1'h0;
      rob_predict_fail_0_8 <= 1'h0;
      rob_predict_fail_0_9 <= 1'h0;
      rob_predict_fail_0_10 <= 1'h0;
      rob_predict_fail_0_11 <= 1'h0;
      rob_predict_fail_1_0 <= 1'h0;
      rob_predict_fail_1_1 <= 1'h0;
      rob_predict_fail_1_2 <= 1'h0;
      rob_predict_fail_1_3 <= 1'h0;
      rob_predict_fail_1_4 <= 1'h0;
      rob_predict_fail_1_5 <= 1'h0;
      rob_predict_fail_1_6 <= 1'h0;
      rob_predict_fail_1_7 <= 1'h0;
      rob_predict_fail_1_8 <= 1'h0;
      rob_predict_fail_1_9 <= 1'h0;
      rob_predict_fail_1_10 <= 1'h0;
      rob_predict_fail_1_11 <= 1'h0;
      rob_branch_target_0_0 <= 32'h0;
      rob_branch_target_0_1 <= 32'h0;
      rob_branch_target_0_2 <= 32'h0;
      rob_branch_target_0_3 <= 32'h0;
      rob_branch_target_0_4 <= 32'h0;
      rob_branch_target_0_5 <= 32'h0;
      rob_branch_target_0_6 <= 32'h0;
      rob_branch_target_0_7 <= 32'h0;
      rob_branch_target_0_8 <= 32'h0;
      rob_branch_target_0_9 <= 32'h0;
      rob_branch_target_0_10 <= 32'h0;
      rob_branch_target_0_11 <= 32'h0;
      rob_branch_target_1_0 <= 32'h0;
      rob_branch_target_1_1 <= 32'h0;
      rob_branch_target_1_2 <= 32'h0;
      rob_branch_target_1_3 <= 32'h0;
      rob_branch_target_1_4 <= 32'h0;
      rob_branch_target_1_5 <= 32'h0;
      rob_branch_target_1_6 <= 32'h0;
      rob_branch_target_1_7 <= 32'h0;
      rob_branch_target_1_8 <= 32'h0;
      rob_branch_target_1_9 <= 32'h0;
      rob_branch_target_1_10 <= 32'h0;
      rob_branch_target_1_11 <= 32'h0;
      rob_real_jump_0_0 <= 1'h0;
      rob_real_jump_0_1 <= 1'h0;
      rob_real_jump_0_2 <= 1'h0;
      rob_real_jump_0_3 <= 1'h0;
      rob_real_jump_0_4 <= 1'h0;
      rob_real_jump_0_5 <= 1'h0;
      rob_real_jump_0_6 <= 1'h0;
      rob_real_jump_0_7 <= 1'h0;
      rob_real_jump_0_8 <= 1'h0;
      rob_real_jump_0_9 <= 1'h0;
      rob_real_jump_0_10 <= 1'h0;
      rob_real_jump_0_11 <= 1'h0;
      rob_real_jump_1_0 <= 1'h0;
      rob_real_jump_1_1 <= 1'h0;
      rob_real_jump_1_2 <= 1'h0;
      rob_real_jump_1_3 <= 1'h0;
      rob_real_jump_1_4 <= 1'h0;
      rob_real_jump_1_5 <= 1'h0;
      rob_real_jump_1_6 <= 1'h0;
      rob_real_jump_1_7 <= 1'h0;
      rob_real_jump_1_8 <= 1'h0;
      rob_real_jump_1_9 <= 1'h0;
      rob_real_jump_1_10 <= 1'h0;
      rob_real_jump_1_11 <= 1'h0;
      rob_pred_update_en_0_0 <= 1'h0;
      rob_pred_update_en_0_1 <= 1'h0;
      rob_pred_update_en_0_2 <= 1'h0;
      rob_pred_update_en_0_3 <= 1'h0;
      rob_pred_update_en_0_4 <= 1'h0;
      rob_pred_update_en_0_5 <= 1'h0;
      rob_pred_update_en_0_6 <= 1'h0;
      rob_pred_update_en_0_7 <= 1'h0;
      rob_pred_update_en_0_8 <= 1'h0;
      rob_pred_update_en_0_9 <= 1'h0;
      rob_pred_update_en_0_10 <= 1'h0;
      rob_pred_update_en_0_11 <= 1'h0;
      rob_pred_update_en_1_0 <= 1'h0;
      rob_pred_update_en_1_1 <= 1'h0;
      rob_pred_update_en_1_2 <= 1'h0;
      rob_pred_update_en_1_3 <= 1'h0;
      rob_pred_update_en_1_4 <= 1'h0;
      rob_pred_update_en_1_5 <= 1'h0;
      rob_pred_update_en_1_6 <= 1'h0;
      rob_pred_update_en_1_7 <= 1'h0;
      rob_pred_update_en_1_8 <= 1'h0;
      rob_pred_update_en_1_9 <= 1'h0;
      rob_pred_update_en_1_10 <= 1'h0;
      rob_pred_update_en_1_11 <= 1'h0;
      rob_br_type_pred_0_0 <= 2'h0;
      rob_br_type_pred_0_1 <= 2'h0;
      rob_br_type_pred_0_2 <= 2'h0;
      rob_br_type_pred_0_3 <= 2'h0;
      rob_br_type_pred_0_4 <= 2'h0;
      rob_br_type_pred_0_5 <= 2'h0;
      rob_br_type_pred_0_6 <= 2'h0;
      rob_br_type_pred_0_7 <= 2'h0;
      rob_br_type_pred_0_8 <= 2'h0;
      rob_br_type_pred_0_9 <= 2'h0;
      rob_br_type_pred_0_10 <= 2'h0;
      rob_br_type_pred_0_11 <= 2'h0;
      rob_br_type_pred_1_0 <= 2'h0;
      rob_br_type_pred_1_1 <= 2'h0;
      rob_br_type_pred_1_2 <= 2'h0;
      rob_br_type_pred_1_3 <= 2'h0;
      rob_br_type_pred_1_4 <= 2'h0;
      rob_br_type_pred_1_5 <= 2'h0;
      rob_br_type_pred_1_6 <= 2'h0;
      rob_br_type_pred_1_7 <= 2'h0;
      rob_br_type_pred_1_8 <= 2'h0;
      rob_br_type_pred_1_9 <= 2'h0;
      rob_br_type_pred_1_10 <= 2'h0;
      rob_br_type_pred_1_11 <= 2'h0;
      rob_complete_0_0 <= 1'h0;
      rob_complete_0_1 <= 1'h0;
      rob_complete_0_2 <= 1'h0;
      rob_complete_0_3 <= 1'h0;
      rob_complete_0_4 <= 1'h0;
      rob_complete_0_5 <= 1'h0;
      rob_complete_0_6 <= 1'h0;
      rob_complete_0_7 <= 1'h0;
      rob_complete_0_8 <= 1'h0;
      rob_complete_0_9 <= 1'h0;
      rob_complete_0_10 <= 1'h0;
      rob_complete_0_11 <= 1'h0;
      rob_complete_1_0 <= 1'h0;
      rob_complete_1_1 <= 1'h0;
      rob_complete_1_2 <= 1'h0;
      rob_complete_1_3 <= 1'h0;
      rob_complete_1_4 <= 1'h0;
      rob_complete_1_5 <= 1'h0;
      rob_complete_1_6 <= 1'h0;
      rob_complete_1_7 <= 1'h0;
      rob_complete_1_8 <= 1'h0;
      rob_complete_1_9 <= 1'h0;
      rob_complete_1_10 <= 1'h0;
      rob_complete_1_11 <= 1'h0;
      rob_pc_0_0 <= 32'h0;
      rob_pc_0_1 <= 32'h0;
      rob_pc_0_2 <= 32'h0;
      rob_pc_0_3 <= 32'h0;
      rob_pc_0_4 <= 32'h0;
      rob_pc_0_5 <= 32'h0;
      rob_pc_0_6 <= 32'h0;
      rob_pc_0_7 <= 32'h0;
      rob_pc_0_8 <= 32'h0;
      rob_pc_0_9 <= 32'h0;
      rob_pc_0_10 <= 32'h0;
      rob_pc_0_11 <= 32'h0;
      rob_pc_1_0 <= 32'h0;
      rob_pc_1_1 <= 32'h0;
      rob_pc_1_2 <= 32'h0;
      rob_pc_1_3 <= 32'h0;
      rob_pc_1_4 <= 32'h0;
      rob_pc_1_5 <= 32'h0;
      rob_pc_1_6 <= 32'h0;
      rob_pc_1_7 <= 32'h0;
      rob_pc_1_8 <= 32'h0;
      rob_pc_1_9 <= 32'h0;
      rob_pc_1_10 <= 32'h0;
      rob_pc_1_11 <= 32'h0;
      rob_is_store_0_0 <= 1'h0;
      rob_is_store_0_1 <= 1'h0;
      rob_is_store_0_2 <= 1'h0;
      rob_is_store_0_3 <= 1'h0;
      rob_is_store_0_4 <= 1'h0;
      rob_is_store_0_5 <= 1'h0;
      rob_is_store_0_6 <= 1'h0;
      rob_is_store_0_7 <= 1'h0;
      rob_is_store_0_8 <= 1'h0;
      rob_is_store_0_9 <= 1'h0;
      rob_is_store_0_10 <= 1'h0;
      rob_is_store_0_11 <= 1'h0;
      rob_is_store_1_0 <= 1'h0;
      rob_is_store_1_1 <= 1'h0;
      rob_is_store_1_2 <= 1'h0;
      rob_is_store_1_3 <= 1'h0;
      rob_is_store_1_4 <= 1'h0;
      rob_is_store_1_5 <= 1'h0;
      rob_is_store_1_6 <= 1'h0;
      rob_is_store_1_7 <= 1'h0;
      rob_is_store_1_8 <= 1'h0;
      rob_is_store_1_9 <= 1'h0;
      rob_is_store_1_10 <= 1'h0;
      rob_is_store_1_11 <= 1'h0;
      rob_is_priv_wrt_0_0 <= 1'h0;
      rob_is_priv_wrt_0_1 <= 1'h0;
      rob_is_priv_wrt_0_2 <= 1'h0;
      rob_is_priv_wrt_0_3 <= 1'h0;
      rob_is_priv_wrt_0_4 <= 1'h0;
      rob_is_priv_wrt_0_5 <= 1'h0;
      rob_is_priv_wrt_0_6 <= 1'h0;
      rob_is_priv_wrt_0_7 <= 1'h0;
      rob_is_priv_wrt_0_8 <= 1'h0;
      rob_is_priv_wrt_0_9 <= 1'h0;
      rob_is_priv_wrt_0_10 <= 1'h0;
      rob_is_priv_wrt_0_11 <= 1'h0;
      rob_is_priv_wrt_1_0 <= 1'h0;
      rob_is_priv_wrt_1_1 <= 1'h0;
      rob_is_priv_wrt_1_2 <= 1'h0;
      rob_is_priv_wrt_1_3 <= 1'h0;
      rob_is_priv_wrt_1_4 <= 1'h0;
      rob_is_priv_wrt_1_5 <= 1'h0;
      rob_is_priv_wrt_1_6 <= 1'h0;
      rob_is_priv_wrt_1_7 <= 1'h0;
      rob_is_priv_wrt_1_8 <= 1'h0;
      rob_is_priv_wrt_1_9 <= 1'h0;
      rob_is_priv_wrt_1_10 <= 1'h0;
      rob_is_priv_wrt_1_11 <= 1'h0;
      rob_is_priv_ls_0_0 <= 1'h0;
      rob_is_priv_ls_0_1 <= 1'h0;
      rob_is_priv_ls_0_2 <= 1'h0;
      rob_is_priv_ls_0_3 <= 1'h0;
      rob_is_priv_ls_0_4 <= 1'h0;
      rob_is_priv_ls_0_5 <= 1'h0;
      rob_is_priv_ls_0_6 <= 1'h0;
      rob_is_priv_ls_0_7 <= 1'h0;
      rob_is_priv_ls_0_8 <= 1'h0;
      rob_is_priv_ls_0_9 <= 1'h0;
      rob_is_priv_ls_0_10 <= 1'h0;
      rob_is_priv_ls_0_11 <= 1'h0;
      rob_is_priv_ls_1_0 <= 1'h0;
      rob_is_priv_ls_1_1 <= 1'h0;
      rob_is_priv_ls_1_2 <= 1'h0;
      rob_is_priv_ls_1_3 <= 1'h0;
      rob_is_priv_ls_1_4 <= 1'h0;
      rob_is_priv_ls_1_5 <= 1'h0;
      rob_is_priv_ls_1_6 <= 1'h0;
      rob_is_priv_ls_1_7 <= 1'h0;
      rob_is_priv_ls_1_8 <= 1'h0;
      rob_is_priv_ls_1_9 <= 1'h0;
      rob_is_priv_ls_1_10 <= 1'h0;
      rob_is_priv_ls_1_11 <= 1'h0;
      rob_allow_next_cmt_0_0 <= 1'h0;
      rob_allow_next_cmt_0_1 <= 1'h0;
      rob_allow_next_cmt_0_2 <= 1'h0;
      rob_allow_next_cmt_0_3 <= 1'h0;
      rob_allow_next_cmt_0_4 <= 1'h0;
      rob_allow_next_cmt_0_5 <= 1'h0;
      rob_allow_next_cmt_0_6 <= 1'h0;
      rob_allow_next_cmt_0_7 <= 1'h0;
      rob_allow_next_cmt_0_8 <= 1'h0;
      rob_allow_next_cmt_0_9 <= 1'h0;
      rob_allow_next_cmt_0_10 <= 1'h0;
      rob_allow_next_cmt_0_11 <= 1'h0;
      rob_allow_next_cmt_1_0 <= 1'h0;
      rob_allow_next_cmt_1_1 <= 1'h0;
      rob_allow_next_cmt_1_2 <= 1'h0;
      rob_allow_next_cmt_1_3 <= 1'h0;
      rob_allow_next_cmt_1_4 <= 1'h0;
      rob_allow_next_cmt_1_5 <= 1'h0;
      rob_allow_next_cmt_1_6 <= 1'h0;
      rob_allow_next_cmt_1_7 <= 1'h0;
      rob_allow_next_cmt_1_8 <= 1'h0;
      rob_allow_next_cmt_1_9 <= 1'h0;
      rob_allow_next_cmt_1_10 <= 1'h0;
      rob_allow_next_cmt_1_11 <= 1'h0;
      rob_exception_0_0 <= 8'h0;
      rob_exception_0_1 <= 8'h0;
      rob_exception_0_2 <= 8'h0;
      rob_exception_0_3 <= 8'h0;
      rob_exception_0_4 <= 8'h0;
      rob_exception_0_5 <= 8'h0;
      rob_exception_0_6 <= 8'h0;
      rob_exception_0_7 <= 8'h0;
      rob_exception_0_8 <= 8'h0;
      rob_exception_0_9 <= 8'h0;
      rob_exception_0_10 <= 8'h0;
      rob_exception_0_11 <= 8'h0;
      rob_exception_1_0 <= 8'h0;
      rob_exception_1_1 <= 8'h0;
      rob_exception_1_2 <= 8'h0;
      rob_exception_1_3 <= 8'h0;
      rob_exception_1_4 <= 8'h0;
      rob_exception_1_5 <= 8'h0;
      rob_exception_1_6 <= 8'h0;
      rob_exception_1_7 <= 8'h0;
      rob_exception_1_8 <= 8'h0;
      rob_exception_1_9 <= 8'h0;
      rob_exception_1_10 <= 8'h0;
      rob_exception_1_11 <= 8'h0;
      priv_buffer_valid <= 1'h0;
      priv_buffer_priv_vec <= 10'h0;
      priv_buffer_csr_addr <= 14'h0;
      priv_buffer_inv_op <= 5'h0;
      priv_buffer_inv_vaddr <= 32'h0;
      priv_buffer_inv_asid <= 10'h0;
      interrupt_buffer <= 13'h0;
      head <= 5'h0;
      head_next <= 5'h1;
      tail <= 4'h0;
      elem_num_0_0 <= 5'h0;
      elem_num_0_1 <= 5'h0;
      elem_num_1_0 <= 5'h0;
      elem_num_1_1 <= 5'h0;
      elem_num_2_0 <= 5'h0;
      elem_num_2_1 <= 5'h0;
      elem_num_3_0 <= 5'h0;
      elem_num_3_1 <= 5'h0;
      elem_num_5_0 <= 5'h0;
      elem_num_5_1 <= 5'h0;
    end
    else begin
      if (_GEN_15) begin
        rob_rd_valid_0_0 <= io_rd_valid_dp_0;
        rob_rd_valid_1_0 <= io_rd_valid_dp_1;
        rob_prd_0_0 <= io_prd_dp_0;
        rob_prd_1_0 <= io_prd_dp_1;
        rob_pprd_0_0 <= io_pprd_dp_0;
        rob_pprd_1_0 <= io_pprd_dp_1;
        rob_pred_update_en_0_0 <= io_pred_update_en_dp_0;
        rob_pred_update_en_1_0 <= io_pred_update_en_dp_1;
        rob_br_type_pred_0_0 <= io_br_type_pred_dp_0;
        rob_br_type_pred_1_0 <= io_br_type_pred_dp_1;
        rob_pc_0_0 <= _rob_0_pc_T;
        rob_pc_1_0 <= _rob_1_pc_T;
        rob_is_store_0_0 <= io_is_store_dp_0;
        rob_is_store_1_0 <= io_is_store_dp_1;
        rob_is_priv_wrt_0_0 <= _rob_0_is_priv_wrt_T_3;
        rob_is_priv_wrt_1_0 <= _rob_1_is_priv_wrt_T_3;
        rob_is_priv_ls_0_0 <= |(io_priv_vec_dp_0[12:10]);
        rob_is_priv_ls_1_0 <= |(io_priv_vec_dp_1[12:10]);
      end
      if (_GEN_16) begin
        rob_rd_valid_0_1 <= io_rd_valid_dp_0;
        rob_rd_valid_1_1 <= io_rd_valid_dp_1;
        rob_prd_0_1 <= io_prd_dp_0;
        rob_prd_1_1 <= io_prd_dp_1;
        rob_pprd_0_1 <= io_pprd_dp_0;
        rob_pprd_1_1 <= io_pprd_dp_1;
        rob_pred_update_en_0_1 <= io_pred_update_en_dp_0;
        rob_pred_update_en_1_1 <= io_pred_update_en_dp_1;
        rob_br_type_pred_0_1 <= io_br_type_pred_dp_0;
        rob_br_type_pred_1_1 <= io_br_type_pred_dp_1;
        rob_pc_0_1 <= _rob_0_pc_T;
        rob_pc_1_1 <= _rob_1_pc_T;
        rob_is_store_0_1 <= io_is_store_dp_0;
        rob_is_store_1_1 <= io_is_store_dp_1;
        rob_is_priv_wrt_0_1 <= _rob_0_is_priv_wrt_T_3;
        rob_is_priv_wrt_1_1 <= _rob_1_is_priv_wrt_T_3;
        rob_is_priv_ls_0_1 <= |(io_priv_vec_dp_0[12:10]);
        rob_is_priv_ls_1_1 <= |(io_priv_vec_dp_1[12:10]);
      end
      if (_GEN_17) begin
        rob_rd_valid_0_2 <= io_rd_valid_dp_0;
        rob_rd_valid_1_2 <= io_rd_valid_dp_1;
        rob_prd_0_2 <= io_prd_dp_0;
        rob_prd_1_2 <= io_prd_dp_1;
        rob_pprd_0_2 <= io_pprd_dp_0;
        rob_pprd_1_2 <= io_pprd_dp_1;
        rob_pred_update_en_0_2 <= io_pred_update_en_dp_0;
        rob_pred_update_en_1_2 <= io_pred_update_en_dp_1;
        rob_br_type_pred_0_2 <= io_br_type_pred_dp_0;
        rob_br_type_pred_1_2 <= io_br_type_pred_dp_1;
        rob_pc_0_2 <= _rob_0_pc_T;
        rob_pc_1_2 <= _rob_1_pc_T;
        rob_is_store_0_2 <= io_is_store_dp_0;
        rob_is_store_1_2 <= io_is_store_dp_1;
        rob_is_priv_wrt_0_2 <= _rob_0_is_priv_wrt_T_3;
        rob_is_priv_wrt_1_2 <= _rob_1_is_priv_wrt_T_3;
        rob_is_priv_ls_0_2 <= |(io_priv_vec_dp_0[12:10]);
        rob_is_priv_ls_1_2 <= |(io_priv_vec_dp_1[12:10]);
      end
      if (_GEN_18) begin
        rob_rd_valid_0_3 <= io_rd_valid_dp_0;
        rob_rd_valid_1_3 <= io_rd_valid_dp_1;
        rob_prd_0_3 <= io_prd_dp_0;
        rob_prd_1_3 <= io_prd_dp_1;
        rob_pprd_0_3 <= io_pprd_dp_0;
        rob_pprd_1_3 <= io_pprd_dp_1;
        rob_pred_update_en_0_3 <= io_pred_update_en_dp_0;
        rob_pred_update_en_1_3 <= io_pred_update_en_dp_1;
        rob_br_type_pred_0_3 <= io_br_type_pred_dp_0;
        rob_br_type_pred_1_3 <= io_br_type_pred_dp_1;
        rob_pc_0_3 <= _rob_0_pc_T;
        rob_pc_1_3 <= _rob_1_pc_T;
        rob_is_store_0_3 <= io_is_store_dp_0;
        rob_is_store_1_3 <= io_is_store_dp_1;
        rob_is_priv_wrt_0_3 <= _rob_0_is_priv_wrt_T_3;
        rob_is_priv_wrt_1_3 <= _rob_1_is_priv_wrt_T_3;
        rob_is_priv_ls_0_3 <= |(io_priv_vec_dp_0[12:10]);
        rob_is_priv_ls_1_3 <= |(io_priv_vec_dp_1[12:10]);
      end
      if (_GEN_19) begin
        rob_rd_valid_0_4 <= io_rd_valid_dp_0;
        rob_rd_valid_1_4 <= io_rd_valid_dp_1;
        rob_prd_0_4 <= io_prd_dp_0;
        rob_prd_1_4 <= io_prd_dp_1;
        rob_pprd_0_4 <= io_pprd_dp_0;
        rob_pprd_1_4 <= io_pprd_dp_1;
        rob_pred_update_en_0_4 <= io_pred_update_en_dp_0;
        rob_pred_update_en_1_4 <= io_pred_update_en_dp_1;
        rob_br_type_pred_0_4 <= io_br_type_pred_dp_0;
        rob_br_type_pred_1_4 <= io_br_type_pred_dp_1;
        rob_pc_0_4 <= _rob_0_pc_T;
        rob_pc_1_4 <= _rob_1_pc_T;
        rob_is_store_0_4 <= io_is_store_dp_0;
        rob_is_store_1_4 <= io_is_store_dp_1;
        rob_is_priv_wrt_0_4 <= _rob_0_is_priv_wrt_T_3;
        rob_is_priv_wrt_1_4 <= _rob_1_is_priv_wrt_T_3;
        rob_is_priv_ls_0_4 <= |(io_priv_vec_dp_0[12:10]);
        rob_is_priv_ls_1_4 <= |(io_priv_vec_dp_1[12:10]);
      end
      if (_GEN_20) begin
        rob_rd_valid_0_5 <= io_rd_valid_dp_0;
        rob_rd_valid_1_5 <= io_rd_valid_dp_1;
        rob_prd_0_5 <= io_prd_dp_0;
        rob_prd_1_5 <= io_prd_dp_1;
        rob_pprd_0_5 <= io_pprd_dp_0;
        rob_pprd_1_5 <= io_pprd_dp_1;
        rob_pred_update_en_0_5 <= io_pred_update_en_dp_0;
        rob_pred_update_en_1_5 <= io_pred_update_en_dp_1;
        rob_br_type_pred_0_5 <= io_br_type_pred_dp_0;
        rob_br_type_pred_1_5 <= io_br_type_pred_dp_1;
        rob_pc_0_5 <= _rob_0_pc_T;
        rob_pc_1_5 <= _rob_1_pc_T;
        rob_is_store_0_5 <= io_is_store_dp_0;
        rob_is_store_1_5 <= io_is_store_dp_1;
        rob_is_priv_wrt_0_5 <= _rob_0_is_priv_wrt_T_3;
        rob_is_priv_wrt_1_5 <= _rob_1_is_priv_wrt_T_3;
        rob_is_priv_ls_0_5 <= |(io_priv_vec_dp_0[12:10]);
        rob_is_priv_ls_1_5 <= |(io_priv_vec_dp_1[12:10]);
      end
      if (_GEN_21) begin
        rob_rd_valid_0_6 <= io_rd_valid_dp_0;
        rob_rd_valid_1_6 <= io_rd_valid_dp_1;
        rob_prd_0_6 <= io_prd_dp_0;
        rob_prd_1_6 <= io_prd_dp_1;
        rob_pprd_0_6 <= io_pprd_dp_0;
        rob_pprd_1_6 <= io_pprd_dp_1;
        rob_pred_update_en_0_6 <= io_pred_update_en_dp_0;
        rob_pred_update_en_1_6 <= io_pred_update_en_dp_1;
        rob_br_type_pred_0_6 <= io_br_type_pred_dp_0;
        rob_br_type_pred_1_6 <= io_br_type_pred_dp_1;
        rob_pc_0_6 <= _rob_0_pc_T;
        rob_pc_1_6 <= _rob_1_pc_T;
        rob_is_store_0_6 <= io_is_store_dp_0;
        rob_is_store_1_6 <= io_is_store_dp_1;
        rob_is_priv_wrt_0_6 <= _rob_0_is_priv_wrt_T_3;
        rob_is_priv_wrt_1_6 <= _rob_1_is_priv_wrt_T_3;
        rob_is_priv_ls_0_6 <= |(io_priv_vec_dp_0[12:10]);
        rob_is_priv_ls_1_6 <= |(io_priv_vec_dp_1[12:10]);
      end
      if (_GEN_22) begin
        rob_rd_valid_0_7 <= io_rd_valid_dp_0;
        rob_rd_valid_1_7 <= io_rd_valid_dp_1;
        rob_prd_0_7 <= io_prd_dp_0;
        rob_prd_1_7 <= io_prd_dp_1;
        rob_pprd_0_7 <= io_pprd_dp_0;
        rob_pprd_1_7 <= io_pprd_dp_1;
        rob_pred_update_en_0_7 <= io_pred_update_en_dp_0;
        rob_pred_update_en_1_7 <= io_pred_update_en_dp_1;
        rob_br_type_pred_0_7 <= io_br_type_pred_dp_0;
        rob_br_type_pred_1_7 <= io_br_type_pred_dp_1;
        rob_pc_0_7 <= _rob_0_pc_T;
        rob_pc_1_7 <= _rob_1_pc_T;
        rob_is_store_0_7 <= io_is_store_dp_0;
        rob_is_store_1_7 <= io_is_store_dp_1;
        rob_is_priv_wrt_0_7 <= _rob_0_is_priv_wrt_T_3;
        rob_is_priv_wrt_1_7 <= _rob_1_is_priv_wrt_T_3;
        rob_is_priv_ls_0_7 <= |(io_priv_vec_dp_0[12:10]);
        rob_is_priv_ls_1_7 <= |(io_priv_vec_dp_1[12:10]);
      end
      if (_GEN_23) begin
        rob_rd_valid_0_8 <= io_rd_valid_dp_0;
        rob_rd_valid_1_8 <= io_rd_valid_dp_1;
        rob_prd_0_8 <= io_prd_dp_0;
        rob_prd_1_8 <= io_prd_dp_1;
        rob_pprd_0_8 <= io_pprd_dp_0;
        rob_pprd_1_8 <= io_pprd_dp_1;
        rob_pred_update_en_0_8 <= io_pred_update_en_dp_0;
        rob_pred_update_en_1_8 <= io_pred_update_en_dp_1;
        rob_br_type_pred_0_8 <= io_br_type_pred_dp_0;
        rob_br_type_pred_1_8 <= io_br_type_pred_dp_1;
        rob_pc_0_8 <= _rob_0_pc_T;
        rob_pc_1_8 <= _rob_1_pc_T;
        rob_is_store_0_8 <= io_is_store_dp_0;
        rob_is_store_1_8 <= io_is_store_dp_1;
        rob_is_priv_wrt_0_8 <= _rob_0_is_priv_wrt_T_3;
        rob_is_priv_wrt_1_8 <= _rob_1_is_priv_wrt_T_3;
        rob_is_priv_ls_0_8 <= |(io_priv_vec_dp_0[12:10]);
        rob_is_priv_ls_1_8 <= |(io_priv_vec_dp_1[12:10]);
      end
      if (_GEN_24) begin
        rob_rd_valid_0_9 <= io_rd_valid_dp_0;
        rob_rd_valid_1_9 <= io_rd_valid_dp_1;
        rob_prd_0_9 <= io_prd_dp_0;
        rob_prd_1_9 <= io_prd_dp_1;
        rob_pprd_0_9 <= io_pprd_dp_0;
        rob_pprd_1_9 <= io_pprd_dp_1;
        rob_pred_update_en_0_9 <= io_pred_update_en_dp_0;
        rob_pred_update_en_1_9 <= io_pred_update_en_dp_1;
        rob_br_type_pred_0_9 <= io_br_type_pred_dp_0;
        rob_br_type_pred_1_9 <= io_br_type_pred_dp_1;
        rob_pc_0_9 <= _rob_0_pc_T;
        rob_pc_1_9 <= _rob_1_pc_T;
        rob_is_store_0_9 <= io_is_store_dp_0;
        rob_is_store_1_9 <= io_is_store_dp_1;
        rob_is_priv_wrt_0_9 <= _rob_0_is_priv_wrt_T_3;
        rob_is_priv_wrt_1_9 <= _rob_1_is_priv_wrt_T_3;
        rob_is_priv_ls_0_9 <= |(io_priv_vec_dp_0[12:10]);
        rob_is_priv_ls_1_9 <= |(io_priv_vec_dp_1[12:10]);
      end
      if (_GEN_25) begin
        rob_rd_valid_0_10 <= io_rd_valid_dp_0;
        rob_rd_valid_1_10 <= io_rd_valid_dp_1;
        rob_prd_0_10 <= io_prd_dp_0;
        rob_prd_1_10 <= io_prd_dp_1;
        rob_pprd_0_10 <= io_pprd_dp_0;
        rob_pprd_1_10 <= io_pprd_dp_1;
        rob_pred_update_en_0_10 <= io_pred_update_en_dp_0;
        rob_pred_update_en_1_10 <= io_pred_update_en_dp_1;
        rob_br_type_pred_0_10 <= io_br_type_pred_dp_0;
        rob_br_type_pred_1_10 <= io_br_type_pred_dp_1;
        rob_pc_0_10 <= _rob_0_pc_T;
        rob_pc_1_10 <= _rob_1_pc_T;
        rob_is_store_0_10 <= io_is_store_dp_0;
        rob_is_store_1_10 <= io_is_store_dp_1;
        rob_is_priv_wrt_0_10 <= _rob_0_is_priv_wrt_T_3;
        rob_is_priv_wrt_1_10 <= _rob_1_is_priv_wrt_T_3;
        rob_is_priv_ls_0_10 <= |(io_priv_vec_dp_0[12:10]);
        rob_is_priv_ls_1_10 <= |(io_priv_vec_dp_1[12:10]);
      end
      if (_GEN_26) begin
        rob_rd_valid_0_11 <= io_rd_valid_dp_0;
        rob_rd_valid_1_11 <= io_rd_valid_dp_1;
        rob_prd_0_11 <= io_prd_dp_0;
        rob_prd_1_11 <= io_prd_dp_1;
        rob_pprd_0_11 <= io_pprd_dp_0;
        rob_pprd_1_11 <= io_pprd_dp_1;
        rob_pred_update_en_0_11 <= io_pred_update_en_dp_0;
        rob_pred_update_en_1_11 <= io_pred_update_en_dp_1;
        rob_br_type_pred_0_11 <= io_br_type_pred_dp_0;
        rob_br_type_pred_1_11 <= io_br_type_pred_dp_1;
        rob_pc_0_11 <= _rob_0_pc_T;
        rob_pc_1_11 <= _rob_1_pc_T;
        rob_is_store_0_11 <= io_is_store_dp_0;
        rob_is_store_1_11 <= io_is_store_dp_1;
        rob_is_priv_wrt_0_11 <= _rob_0_is_priv_wrt_T_3;
        rob_is_priv_wrt_1_11 <= _rob_1_is_priv_wrt_T_3;
        rob_is_priv_ls_0_11 <= |(io_priv_vec_dp_0[12:10]);
        rob_is_priv_ls_1_11 <= |(io_priv_vec_dp_1[12:10]);
      end
      if (_GEN_125) begin
        rob_predict_fail_0_0 <= io_predict_fail_wb_1;
        rob_real_jump_0_0 <= io_real_jump_wb_1;
      end
      else
        rob_predict_fail_0_0 <= ~_GEN_15 & rob_predict_fail_0_0;
      if (_GEN_126) begin
        rob_predict_fail_0_1 <= io_predict_fail_wb_1;
        rob_real_jump_0_1 <= io_real_jump_wb_1;
      end
      else
        rob_predict_fail_0_1 <= ~_GEN_16 & rob_predict_fail_0_1;
      if (_GEN_127) begin
        rob_predict_fail_0_2 <= io_predict_fail_wb_1;
        rob_real_jump_0_2 <= io_real_jump_wb_1;
      end
      else
        rob_predict_fail_0_2 <= ~_GEN_17 & rob_predict_fail_0_2;
      if (_GEN_128) begin
        rob_predict_fail_0_3 <= io_predict_fail_wb_1;
        rob_real_jump_0_3 <= io_real_jump_wb_1;
      end
      else
        rob_predict_fail_0_3 <= ~_GEN_18 & rob_predict_fail_0_3;
      if (_GEN_129) begin
        rob_predict_fail_0_4 <= io_predict_fail_wb_1;
        rob_real_jump_0_4 <= io_real_jump_wb_1;
      end
      else
        rob_predict_fail_0_4 <= ~_GEN_19 & rob_predict_fail_0_4;
      if (_GEN_130) begin
        rob_predict_fail_0_5 <= io_predict_fail_wb_1;
        rob_real_jump_0_5 <= io_real_jump_wb_1;
      end
      else
        rob_predict_fail_0_5 <= ~_GEN_20 & rob_predict_fail_0_5;
      if (_GEN_131) begin
        rob_predict_fail_0_6 <= io_predict_fail_wb_1;
        rob_real_jump_0_6 <= io_real_jump_wb_1;
      end
      else
        rob_predict_fail_0_6 <= ~_GEN_21 & rob_predict_fail_0_6;
      if (_GEN_132) begin
        rob_predict_fail_0_7 <= io_predict_fail_wb_1;
        rob_real_jump_0_7 <= io_real_jump_wb_1;
      end
      else
        rob_predict_fail_0_7 <= ~_GEN_22 & rob_predict_fail_0_7;
      if (_GEN_133) begin
        rob_predict_fail_0_8 <= io_predict_fail_wb_1;
        rob_real_jump_0_8 <= io_real_jump_wb_1;
      end
      else
        rob_predict_fail_0_8 <= ~_GEN_23 & rob_predict_fail_0_8;
      if (_GEN_134) begin
        rob_predict_fail_0_9 <= io_predict_fail_wb_1;
        rob_real_jump_0_9 <= io_real_jump_wb_1;
      end
      else
        rob_predict_fail_0_9 <= ~_GEN_24 & rob_predict_fail_0_9;
      if (_GEN_135) begin
        rob_predict_fail_0_10 <= io_predict_fail_wb_1;
        rob_real_jump_0_10 <= io_real_jump_wb_1;
      end
      else
        rob_predict_fail_0_10 <= ~_GEN_25 & rob_predict_fail_0_10;
      if (_GEN_136) begin
        rob_predict_fail_0_11 <= io_predict_fail_wb_1;
        rob_real_jump_0_11 <= io_real_jump_wb_1;
      end
      else
        rob_predict_fail_0_11 <= ~_GEN_26 & rob_predict_fail_0_11;
      if (_GEN_137) begin
        rob_predict_fail_1_0 <= io_predict_fail_wb_1;
        rob_real_jump_1_0 <= io_real_jump_wb_1;
      end
      else
        rob_predict_fail_1_0 <= ~_GEN_15 & rob_predict_fail_1_0;
      if (_GEN_138) begin
        rob_predict_fail_1_1 <= io_predict_fail_wb_1;
        rob_real_jump_1_1 <= io_real_jump_wb_1;
      end
      else
        rob_predict_fail_1_1 <= ~_GEN_16 & rob_predict_fail_1_1;
      if (_GEN_139) begin
        rob_predict_fail_1_2 <= io_predict_fail_wb_1;
        rob_real_jump_1_2 <= io_real_jump_wb_1;
      end
      else
        rob_predict_fail_1_2 <= ~_GEN_17 & rob_predict_fail_1_2;
      if (_GEN_140) begin
        rob_predict_fail_1_3 <= io_predict_fail_wb_1;
        rob_real_jump_1_3 <= io_real_jump_wb_1;
      end
      else
        rob_predict_fail_1_3 <= ~_GEN_18 & rob_predict_fail_1_3;
      if (_GEN_141) begin
        rob_predict_fail_1_4 <= io_predict_fail_wb_1;
        rob_real_jump_1_4 <= io_real_jump_wb_1;
      end
      else
        rob_predict_fail_1_4 <= ~_GEN_19 & rob_predict_fail_1_4;
      if (_GEN_142) begin
        rob_predict_fail_1_5 <= io_predict_fail_wb_1;
        rob_real_jump_1_5 <= io_real_jump_wb_1;
      end
      else
        rob_predict_fail_1_5 <= ~_GEN_20 & rob_predict_fail_1_5;
      if (_GEN_143) begin
        rob_predict_fail_1_6 <= io_predict_fail_wb_1;
        rob_real_jump_1_6 <= io_real_jump_wb_1;
      end
      else
        rob_predict_fail_1_6 <= ~_GEN_21 & rob_predict_fail_1_6;
      if (_GEN_144) begin
        rob_predict_fail_1_7 <= io_predict_fail_wb_1;
        rob_real_jump_1_7 <= io_real_jump_wb_1;
      end
      else
        rob_predict_fail_1_7 <= ~_GEN_22 & rob_predict_fail_1_7;
      if (_GEN_145) begin
        rob_predict_fail_1_8 <= io_predict_fail_wb_1;
        rob_real_jump_1_8 <= io_real_jump_wb_1;
      end
      else
        rob_predict_fail_1_8 <= ~_GEN_23 & rob_predict_fail_1_8;
      if (_GEN_146) begin
        rob_predict_fail_1_9 <= io_predict_fail_wb_1;
        rob_real_jump_1_9 <= io_real_jump_wb_1;
      end
      else
        rob_predict_fail_1_9 <= ~_GEN_24 & rob_predict_fail_1_9;
      if (_GEN_147) begin
        rob_predict_fail_1_10 <= io_predict_fail_wb_1;
        rob_real_jump_1_10 <= io_real_jump_wb_1;
      end
      else
        rob_predict_fail_1_10 <= ~_GEN_25 & rob_predict_fail_1_10;
      if (_GEN_148) begin
        rob_predict_fail_1_11 <= io_predict_fail_wb_1;
        rob_real_jump_1_11 <= io_real_jump_wb_1;
      end
      else
        rob_predict_fail_1_11 <= ~_GEN_26 & rob_predict_fail_1_11;
      if (io_inst_valid_wb_3 & ~(io_rob_index_wb_3[0]) & _GEN_185) begin
        rob_branch_target_0_0 <= _rob_branch_target_T_2;
        rob_allow_next_cmt_0_0 <= ~(io_exception_wb_3[7]);
        rob_exception_0_0 <= io_exception_wb_3;
      end
      else begin
        if (_GEN_150)
          rob_branch_target_0_0 <= _rob_branch_target_T_1;
        else if (_GEN_125)
          rob_branch_target_0_0 <= io_branch_target_wb_1;
        if (_GEN_15) begin
          rob_allow_next_cmt_0_0 <= allow_next_cmt_0;
          rob_exception_0_0 <= io_exception_dp_0;
        end
      end
      if (io_inst_valid_wb_3 & ~(io_rob_index_wb_3[0]) & _GEN_186) begin
        rob_branch_target_0_1 <= _rob_branch_target_T_2;
        rob_allow_next_cmt_0_1 <= ~(io_exception_wb_3[7]);
        rob_exception_0_1 <= io_exception_wb_3;
      end
      else begin
        if (_GEN_152)
          rob_branch_target_0_1 <= _rob_branch_target_T_1;
        else if (_GEN_126)
          rob_branch_target_0_1 <= io_branch_target_wb_1;
        if (_GEN_16) begin
          rob_allow_next_cmt_0_1 <= allow_next_cmt_0;
          rob_exception_0_1 <= io_exception_dp_0;
        end
      end
      if (io_inst_valid_wb_3 & ~(io_rob_index_wb_3[0]) & _GEN_187) begin
        rob_branch_target_0_2 <= _rob_branch_target_T_2;
        rob_allow_next_cmt_0_2 <= ~(io_exception_wb_3[7]);
        rob_exception_0_2 <= io_exception_wb_3;
      end
      else begin
        if (_GEN_154)
          rob_branch_target_0_2 <= _rob_branch_target_T_1;
        else if (_GEN_127)
          rob_branch_target_0_2 <= io_branch_target_wb_1;
        if (_GEN_17) begin
          rob_allow_next_cmt_0_2 <= allow_next_cmt_0;
          rob_exception_0_2 <= io_exception_dp_0;
        end
      end
      if (io_inst_valid_wb_3 & ~(io_rob_index_wb_3[0]) & _GEN_188) begin
        rob_branch_target_0_3 <= _rob_branch_target_T_2;
        rob_allow_next_cmt_0_3 <= ~(io_exception_wb_3[7]);
        rob_exception_0_3 <= io_exception_wb_3;
      end
      else begin
        if (_GEN_156)
          rob_branch_target_0_3 <= _rob_branch_target_T_1;
        else if (_GEN_128)
          rob_branch_target_0_3 <= io_branch_target_wb_1;
        if (_GEN_18) begin
          rob_allow_next_cmt_0_3 <= allow_next_cmt_0;
          rob_exception_0_3 <= io_exception_dp_0;
        end
      end
      if (io_inst_valid_wb_3 & ~(io_rob_index_wb_3[0]) & _GEN_189) begin
        rob_branch_target_0_4 <= _rob_branch_target_T_2;
        rob_allow_next_cmt_0_4 <= ~(io_exception_wb_3[7]);
        rob_exception_0_4 <= io_exception_wb_3;
      end
      else begin
        if (_GEN_158)
          rob_branch_target_0_4 <= _rob_branch_target_T_1;
        else if (_GEN_129)
          rob_branch_target_0_4 <= io_branch_target_wb_1;
        if (_GEN_19) begin
          rob_allow_next_cmt_0_4 <= allow_next_cmt_0;
          rob_exception_0_4 <= io_exception_dp_0;
        end
      end
      if (io_inst_valid_wb_3 & ~(io_rob_index_wb_3[0]) & _GEN_190) begin
        rob_branch_target_0_5 <= _rob_branch_target_T_2;
        rob_allow_next_cmt_0_5 <= ~(io_exception_wb_3[7]);
        rob_exception_0_5 <= io_exception_wb_3;
      end
      else begin
        if (_GEN_160)
          rob_branch_target_0_5 <= _rob_branch_target_T_1;
        else if (_GEN_130)
          rob_branch_target_0_5 <= io_branch_target_wb_1;
        if (_GEN_20) begin
          rob_allow_next_cmt_0_5 <= allow_next_cmt_0;
          rob_exception_0_5 <= io_exception_dp_0;
        end
      end
      if (io_inst_valid_wb_3 & ~(io_rob_index_wb_3[0]) & _GEN_191) begin
        rob_branch_target_0_6 <= _rob_branch_target_T_2;
        rob_allow_next_cmt_0_6 <= ~(io_exception_wb_3[7]);
        rob_exception_0_6 <= io_exception_wb_3;
      end
      else begin
        if (_GEN_162)
          rob_branch_target_0_6 <= _rob_branch_target_T_1;
        else if (_GEN_131)
          rob_branch_target_0_6 <= io_branch_target_wb_1;
        if (_GEN_21) begin
          rob_allow_next_cmt_0_6 <= allow_next_cmt_0;
          rob_exception_0_6 <= io_exception_dp_0;
        end
      end
      if (io_inst_valid_wb_3 & ~(io_rob_index_wb_3[0]) & _GEN_192) begin
        rob_branch_target_0_7 <= _rob_branch_target_T_2;
        rob_allow_next_cmt_0_7 <= ~(io_exception_wb_3[7]);
        rob_exception_0_7 <= io_exception_wb_3;
      end
      else begin
        if (_GEN_164)
          rob_branch_target_0_7 <= _rob_branch_target_T_1;
        else if (_GEN_132)
          rob_branch_target_0_7 <= io_branch_target_wb_1;
        if (_GEN_22) begin
          rob_allow_next_cmt_0_7 <= allow_next_cmt_0;
          rob_exception_0_7 <= io_exception_dp_0;
        end
      end
      if (io_inst_valid_wb_3 & ~(io_rob_index_wb_3[0]) & _GEN_193) begin
        rob_branch_target_0_8 <= _rob_branch_target_T_2;
        rob_allow_next_cmt_0_8 <= ~(io_exception_wb_3[7]);
        rob_exception_0_8 <= io_exception_wb_3;
      end
      else begin
        if (_GEN_166)
          rob_branch_target_0_8 <= _rob_branch_target_T_1;
        else if (_GEN_133)
          rob_branch_target_0_8 <= io_branch_target_wb_1;
        if (_GEN_23) begin
          rob_allow_next_cmt_0_8 <= allow_next_cmt_0;
          rob_exception_0_8 <= io_exception_dp_0;
        end
      end
      if (io_inst_valid_wb_3 & ~(io_rob_index_wb_3[0]) & _GEN_194) begin
        rob_branch_target_0_9 <= _rob_branch_target_T_2;
        rob_allow_next_cmt_0_9 <= ~(io_exception_wb_3[7]);
        rob_exception_0_9 <= io_exception_wb_3;
      end
      else begin
        if (_GEN_168)
          rob_branch_target_0_9 <= _rob_branch_target_T_1;
        else if (_GEN_134)
          rob_branch_target_0_9 <= io_branch_target_wb_1;
        if (_GEN_24) begin
          rob_allow_next_cmt_0_9 <= allow_next_cmt_0;
          rob_exception_0_9 <= io_exception_dp_0;
        end
      end
      if (io_inst_valid_wb_3 & ~(io_rob_index_wb_3[0]) & _GEN_195) begin
        rob_branch_target_0_10 <= _rob_branch_target_T_2;
        rob_allow_next_cmt_0_10 <= ~(io_exception_wb_3[7]);
        rob_exception_0_10 <= io_exception_wb_3;
      end
      else begin
        if (_GEN_170)
          rob_branch_target_0_10 <= _rob_branch_target_T_1;
        else if (_GEN_135)
          rob_branch_target_0_10 <= io_branch_target_wb_1;
        if (_GEN_25) begin
          rob_allow_next_cmt_0_10 <= allow_next_cmt_0;
          rob_exception_0_10 <= io_exception_dp_0;
        end
      end
      if (io_inst_valid_wb_3 & ~(io_rob_index_wb_3[0]) & _GEN_196) begin
        rob_branch_target_0_11 <= _rob_branch_target_T_2;
        rob_allow_next_cmt_0_11 <= ~(io_exception_wb_3[7]);
        rob_exception_0_11 <= io_exception_wb_3;
      end
      else begin
        if (_GEN_172)
          rob_branch_target_0_11 <= _rob_branch_target_T_1;
        else if (_GEN_136)
          rob_branch_target_0_11 <= io_branch_target_wb_1;
        if (_GEN_26) begin
          rob_allow_next_cmt_0_11 <= allow_next_cmt_0;
          rob_exception_0_11 <= io_exception_dp_0;
        end
      end
      if (io_inst_valid_wb_3 & io_rob_index_wb_3[0] & _GEN_185) begin
        rob_branch_target_1_0 <= _rob_branch_target_T_2;
        rob_allow_next_cmt_1_0 <= ~(io_exception_wb_3[7]);
        rob_exception_1_0 <= io_exception_wb_3;
      end
      else begin
        if (_GEN_173)
          rob_branch_target_1_0 <= _rob_branch_target_T_1;
        else if (_GEN_137)
          rob_branch_target_1_0 <= io_branch_target_wb_1;
        if (_GEN_15) begin
          rob_allow_next_cmt_1_0 <= allow_next_cmt_1;
          rob_exception_1_0 <= io_exception_dp_1;
        end
      end
      if (io_inst_valid_wb_3 & io_rob_index_wb_3[0] & _GEN_186) begin
        rob_branch_target_1_1 <= _rob_branch_target_T_2;
        rob_allow_next_cmt_1_1 <= ~(io_exception_wb_3[7]);
        rob_exception_1_1 <= io_exception_wb_3;
      end
      else begin
        if (_GEN_174)
          rob_branch_target_1_1 <= _rob_branch_target_T_1;
        else if (_GEN_138)
          rob_branch_target_1_1 <= io_branch_target_wb_1;
        if (_GEN_16) begin
          rob_allow_next_cmt_1_1 <= allow_next_cmt_1;
          rob_exception_1_1 <= io_exception_dp_1;
        end
      end
      if (io_inst_valid_wb_3 & io_rob_index_wb_3[0] & _GEN_187) begin
        rob_branch_target_1_2 <= _rob_branch_target_T_2;
        rob_allow_next_cmt_1_2 <= ~(io_exception_wb_3[7]);
        rob_exception_1_2 <= io_exception_wb_3;
      end
      else begin
        if (_GEN_175)
          rob_branch_target_1_2 <= _rob_branch_target_T_1;
        else if (_GEN_139)
          rob_branch_target_1_2 <= io_branch_target_wb_1;
        if (_GEN_17) begin
          rob_allow_next_cmt_1_2 <= allow_next_cmt_1;
          rob_exception_1_2 <= io_exception_dp_1;
        end
      end
      if (io_inst_valid_wb_3 & io_rob_index_wb_3[0] & _GEN_188) begin
        rob_branch_target_1_3 <= _rob_branch_target_T_2;
        rob_allow_next_cmt_1_3 <= ~(io_exception_wb_3[7]);
        rob_exception_1_3 <= io_exception_wb_3;
      end
      else begin
        if (_GEN_176)
          rob_branch_target_1_3 <= _rob_branch_target_T_1;
        else if (_GEN_140)
          rob_branch_target_1_3 <= io_branch_target_wb_1;
        if (_GEN_18) begin
          rob_allow_next_cmt_1_3 <= allow_next_cmt_1;
          rob_exception_1_3 <= io_exception_dp_1;
        end
      end
      if (io_inst_valid_wb_3 & io_rob_index_wb_3[0] & _GEN_189) begin
        rob_branch_target_1_4 <= _rob_branch_target_T_2;
        rob_allow_next_cmt_1_4 <= ~(io_exception_wb_3[7]);
        rob_exception_1_4 <= io_exception_wb_3;
      end
      else begin
        if (_GEN_177)
          rob_branch_target_1_4 <= _rob_branch_target_T_1;
        else if (_GEN_141)
          rob_branch_target_1_4 <= io_branch_target_wb_1;
        if (_GEN_19) begin
          rob_allow_next_cmt_1_4 <= allow_next_cmt_1;
          rob_exception_1_4 <= io_exception_dp_1;
        end
      end
      if (io_inst_valid_wb_3 & io_rob_index_wb_3[0] & _GEN_190) begin
        rob_branch_target_1_5 <= _rob_branch_target_T_2;
        rob_allow_next_cmt_1_5 <= ~(io_exception_wb_3[7]);
        rob_exception_1_5 <= io_exception_wb_3;
      end
      else begin
        if (_GEN_178)
          rob_branch_target_1_5 <= _rob_branch_target_T_1;
        else if (_GEN_142)
          rob_branch_target_1_5 <= io_branch_target_wb_1;
        if (_GEN_20) begin
          rob_allow_next_cmt_1_5 <= allow_next_cmt_1;
          rob_exception_1_5 <= io_exception_dp_1;
        end
      end
      if (io_inst_valid_wb_3 & io_rob_index_wb_3[0] & _GEN_191) begin
        rob_branch_target_1_6 <= _rob_branch_target_T_2;
        rob_allow_next_cmt_1_6 <= ~(io_exception_wb_3[7]);
        rob_exception_1_6 <= io_exception_wb_3;
      end
      else begin
        if (_GEN_179)
          rob_branch_target_1_6 <= _rob_branch_target_T_1;
        else if (_GEN_143)
          rob_branch_target_1_6 <= io_branch_target_wb_1;
        if (_GEN_21) begin
          rob_allow_next_cmt_1_6 <= allow_next_cmt_1;
          rob_exception_1_6 <= io_exception_dp_1;
        end
      end
      if (io_inst_valid_wb_3 & io_rob_index_wb_3[0] & _GEN_192) begin
        rob_branch_target_1_7 <= _rob_branch_target_T_2;
        rob_allow_next_cmt_1_7 <= ~(io_exception_wb_3[7]);
        rob_exception_1_7 <= io_exception_wb_3;
      end
      else begin
        if (_GEN_180)
          rob_branch_target_1_7 <= _rob_branch_target_T_1;
        else if (_GEN_144)
          rob_branch_target_1_7 <= io_branch_target_wb_1;
        if (_GEN_22) begin
          rob_allow_next_cmt_1_7 <= allow_next_cmt_1;
          rob_exception_1_7 <= io_exception_dp_1;
        end
      end
      if (io_inst_valid_wb_3 & io_rob_index_wb_3[0] & _GEN_193) begin
        rob_branch_target_1_8 <= _rob_branch_target_T_2;
        rob_allow_next_cmt_1_8 <= ~(io_exception_wb_3[7]);
        rob_exception_1_8 <= io_exception_wb_3;
      end
      else begin
        if (_GEN_181)
          rob_branch_target_1_8 <= _rob_branch_target_T_1;
        else if (_GEN_145)
          rob_branch_target_1_8 <= io_branch_target_wb_1;
        if (_GEN_23) begin
          rob_allow_next_cmt_1_8 <= allow_next_cmt_1;
          rob_exception_1_8 <= io_exception_dp_1;
        end
      end
      if (io_inst_valid_wb_3 & io_rob_index_wb_3[0] & _GEN_194) begin
        rob_branch_target_1_9 <= _rob_branch_target_T_2;
        rob_allow_next_cmt_1_9 <= ~(io_exception_wb_3[7]);
        rob_exception_1_9 <= io_exception_wb_3;
      end
      else begin
        if (_GEN_182)
          rob_branch_target_1_9 <= _rob_branch_target_T_1;
        else if (_GEN_146)
          rob_branch_target_1_9 <= io_branch_target_wb_1;
        if (_GEN_24) begin
          rob_allow_next_cmt_1_9 <= allow_next_cmt_1;
          rob_exception_1_9 <= io_exception_dp_1;
        end
      end
      if (io_inst_valid_wb_3 & io_rob_index_wb_3[0] & _GEN_195) begin
        rob_branch_target_1_10 <= _rob_branch_target_T_2;
        rob_allow_next_cmt_1_10 <= ~(io_exception_wb_3[7]);
        rob_exception_1_10 <= io_exception_wb_3;
      end
      else begin
        if (_GEN_183)
          rob_branch_target_1_10 <= _rob_branch_target_T_1;
        else if (_GEN_147)
          rob_branch_target_1_10 <= io_branch_target_wb_1;
        if (_GEN_25) begin
          rob_allow_next_cmt_1_10 <= allow_next_cmt_1;
          rob_exception_1_10 <= io_exception_dp_1;
        end
      end
      if (io_inst_valid_wb_3 & io_rob_index_wb_3[0] & _GEN_196) begin
        rob_branch_target_1_11 <= _rob_branch_target_T_2;
        rob_allow_next_cmt_1_11 <= ~(io_exception_wb_3[7]);
        rob_exception_1_11 <= io_exception_wb_3;
      end
      else begin
        if (_GEN_184)
          rob_branch_target_1_11 <= _rob_branch_target_T_1;
        else if (_GEN_148)
          rob_branch_target_1_11 <= io_branch_target_wb_1;
        if (_GEN_26) begin
          rob_allow_next_cmt_1_11 <= allow_next_cmt_1;
          rob_exception_1_11 <= io_exception_dp_1;
        end
      end
      if (io_inst_valid_wb_3 & ~(io_rob_index_wb_3[0])) begin
        rob_complete_0_0 <= _GEN_185 | _GEN_150 | _GEN_89;
        rob_complete_0_1 <= _GEN_186 | _GEN_152 | _GEN_91;
        rob_complete_0_2 <= _GEN_187 | _GEN_154 | _GEN_93;
        rob_complete_0_3 <= _GEN_188 | _GEN_156 | _GEN_95;
        rob_complete_0_4 <= _GEN_189 | _GEN_158 | _GEN_97;
        rob_complete_0_5 <= _GEN_190 | _GEN_160 | _GEN_99;
        rob_complete_0_6 <= _GEN_191 | _GEN_162 | _GEN_101;
        rob_complete_0_7 <= _GEN_192 | _GEN_164 | _GEN_103;
        rob_complete_0_8 <= _GEN_193 | _GEN_166 | _GEN_105;
        rob_complete_0_9 <= _GEN_194 | _GEN_168 | _GEN_107;
        rob_complete_0_10 <= _GEN_195 | _GEN_170 | _GEN_109;
        rob_complete_0_11 <= _GEN_196 | _GEN_172 | _GEN_111;
      end
      else begin
        rob_complete_0_0 <= _GEN_150 | _GEN_89;
        rob_complete_0_1 <= _GEN_152 | _GEN_91;
        rob_complete_0_2 <= _GEN_154 | _GEN_93;
        rob_complete_0_3 <= _GEN_156 | _GEN_95;
        rob_complete_0_4 <= _GEN_158 | _GEN_97;
        rob_complete_0_5 <= _GEN_160 | _GEN_99;
        rob_complete_0_6 <= _GEN_162 | _GEN_101;
        rob_complete_0_7 <= _GEN_164 | _GEN_103;
        rob_complete_0_8 <= _GEN_166 | _GEN_105;
        rob_complete_0_9 <= _GEN_168 | _GEN_107;
        rob_complete_0_10 <= _GEN_170 | _GEN_109;
        rob_complete_0_11 <= _GEN_172 | _GEN_111;
      end
      if (io_inst_valid_wb_3 & io_rob_index_wb_3[0]) begin
        rob_complete_1_0 <= _GEN_185 | _GEN_173 | _GEN_113;
        rob_complete_1_1 <= _GEN_186 | _GEN_174 | _GEN_114;
        rob_complete_1_2 <= _GEN_187 | _GEN_175 | _GEN_115;
        rob_complete_1_3 <= _GEN_188 | _GEN_176 | _GEN_116;
        rob_complete_1_4 <= _GEN_189 | _GEN_177 | _GEN_117;
        rob_complete_1_5 <= _GEN_190 | _GEN_178 | _GEN_118;
        rob_complete_1_6 <= _GEN_191 | _GEN_179 | _GEN_119;
        rob_complete_1_7 <= _GEN_192 | _GEN_180 | _GEN_120;
        rob_complete_1_8 <= _GEN_193 | _GEN_181 | _GEN_121;
        rob_complete_1_9 <= _GEN_194 | _GEN_182 | _GEN_122;
        rob_complete_1_10 <= _GEN_195 | _GEN_183 | _GEN_123;
        rob_complete_1_11 <= _GEN_196 | _GEN_184 | _GEN_124;
      end
      else begin
        rob_complete_1_0 <= _GEN_173 | _GEN_113;
        rob_complete_1_1 <= _GEN_174 | _GEN_114;
        rob_complete_1_2 <= _GEN_175 | _GEN_115;
        rob_complete_1_3 <= _GEN_176 | _GEN_116;
        rob_complete_1_4 <= _GEN_177 | _GEN_117;
        rob_complete_1_5 <= _GEN_178 | _GEN_118;
        rob_complete_1_6 <= _GEN_179 | _GEN_119;
        rob_complete_1_7 <= _GEN_180 | _GEN_120;
        rob_complete_1_8 <= _GEN_181 | _GEN_121;
        rob_complete_1_9 <= _GEN_182 | _GEN_122;
        rob_complete_1_10 <= _GEN_183 | _GEN_123;
        rob_complete_1_11 <= _GEN_184 | _GEN_124;
      end
      priv_buffer_valid <= ~(io_predict_fail_cmt_r[0]) & (priv_valid | priv_buffer_valid);
      if (io_predict_fail_cmt_r[0] | ~priv_valid) begin
      end
      else begin
        priv_buffer_priv_vec <= io_priv_vec_ex;
        priv_buffer_csr_addr <= io_csr_addr_ex;
        priv_buffer_inv_op <= io_invtlb_op_ex;
        priv_buffer_inv_vaddr <= io_invtlb_vaddr_ex;
        priv_buffer_inv_asid <= io_invtlb_asid_ex;
      end
      interrupt_buffer <=
        r_0 | ~(interrupt_buffer[12]) ? io_interrupt_vec : interrupt_buffer;
      if (io_predict_fail_cmt_r[0] | predict_fail_cmt) begin
        head <= 5'h0;
        head_next <= 5'h1;
        tail <= 4'h0;
        elem_num_0_0 <= 5'h0;
        elem_num_0_1 <= 5'h0;
        elem_num_1_0 <= 5'h0;
        elem_num_1_1 <= 5'h0;
        elem_num_2_0 <= 5'h0;
        elem_num_2_1 <= 5'h0;
        elem_num_3_0 <= 5'h0;
        elem_num_3_1 <= 5'h0;
        elem_num_5_0 <= 5'h0;
        elem_num_5_1 <= 5'h0;
      end
      else begin
        if (_head_T_7 > 5'h17)
          head <= 5'(_head_T_7 + 5'h8);
        else
          head <= _head_T_7;
        if (_head_next_T_7 > 5'h17)
          head_next <= 5'(_head_next_T_7 + 5'h8);
        else
          head_next <= _head_next_T_7;
        if ({elem_num_1_1 == 5'hC, elem_num_1_0 == 5'hC} == 2'h0 & ~io_stall) begin
          if (_tail_T_3 == 4'hC)
            tail <= 4'h0;
          else
            tail <= _tail_T_3;
          elem_num_0_1 <= 5'(5'(elem_num_0_1 + _GEN_10) - _GEN_12);
          elem_num_1_1 <= 5'(5'(elem_num_1_1 + _GEN_10) - _GEN_12);
          elem_num_2_1 <= 5'(5'(elem_num_2_1 + _GEN_10) - _GEN_12);
          elem_num_3_1 <= 5'(5'(elem_num_3_1 + _GEN_10) - _GEN_12);
          elem_num_5_1 <= 5'(5'(elem_num_5_1 + _GEN_10) - _GEN_12);
        end
        else begin
          elem_num_0_1 <= 5'(elem_num_0_1 - _GEN_12);
          elem_num_1_1 <= 5'(elem_num_1_1 - _GEN_12);
          elem_num_2_1 <= 5'(elem_num_2_1 - _GEN_12);
          elem_num_3_1 <= 5'(elem_num_3_1 - _GEN_12);
          elem_num_5_1 <= 5'(elem_num_5_1 - _GEN_12);
        end
        if (_GEN_13 & ~io_stall) begin
          elem_num_0_0 <= 5'(5'(elem_num_0_0 + _GEN_10) - _GEN_11);
          elem_num_1_0 <= 5'(5'(elem_num_1_0 + _GEN_10) - _GEN_11);
          elem_num_2_0 <= 5'(5'(elem_num_2_0 + _GEN_10) - _GEN_11);
          elem_num_3_0 <= 5'(5'(elem_num_3_0 + _GEN_10) - _GEN_11);
          elem_num_5_0 <= 5'(5'(elem_num_5_0 + _GEN_10) - _GEN_11);
        end
        else begin
          elem_num_0_0 <= 5'(elem_num_0_0 - _GEN_11);
          elem_num_1_0 <= 5'(elem_num_1_0 - _GEN_11);
          elem_num_2_0 <= 5'(elem_num_2_0 - _GEN_11);
          elem_num_3_0 <= 5'(elem_num_3_0 - _GEN_11);
          elem_num_5_0 <= 5'(elem_num_5_0 - _GEN_11);
        end
      end
    end
    r_0 <= cmt_en_0;
    r_1 <= cmt_en_1;
    r_1_0 <= head;
    eentry_global <= io_eentry_global;
    tlbreentry_global <= 32'h0;
    io_predict_fail_cmt_r <= {10{predict_fail_cmt}};
    io_branch_target_cmt_r <=
      rob_update_item_exception[7] | (|(interrupt_buffer[11:0]))
        ? _branch_target_cmt_T_4
        : _branch_target_cmt_T_9;
    io_pred_update_en_cmt_r <= rob_update_item_pred_update_en;
    io_pred_branch_target_cmt_r <= rob_update_item_branch_target;
    io_pred_br_type_cmt_r <= cmt_en_0 ? _rob_update_item_T_br_type_pred : 2'h0;
    io_pred_pc_cmt_r <= 32'(rob_update_item_pc - 32'h4);
    io_pred_real_jump_cmt_r <= rob_update_item_real_jump;
    io_exception_cmt_r <= interrupt ? 8'h80 : rob_update_item_exception;
    is_store_cmt_bit_REG <= 1'h0;
    is_store_cmt_bit_REG_1 <= 1'h0;
    io_is_store_num_cmt_r <=
      2'({1'h0,
          _GEN_273[head[4:1]] & cmt_en_0 & ~(rob_commit_items_exception_0[7])
            & ~(rob_commit_items_is_priv_ls_0 & ~is_store_cmt_bit_REG)}
         + {1'h0,
            _GEN_272[head_next[4:1]] & cmt_en_1 & ~(rob_commit_items_exception_1[7])
              & ~(rob_commit_items_is_priv_ls_1 & ~is_store_cmt_bit_REG_1)});
    io_csr_addr_cmt_r <= priv_buffer_csr_addr;
    io_csr_wdata_cmt_r <= rob_update_item_branch_target;
    io_csr_we_cmt_r <= rob_update_item_is_priv_wrt & (|(priv_buffer_priv_vec[2:1]));
    io_is_eret_cmt_r <= rob_update_item_is_priv_wrt & priv_buffer_priv_vec[3];
    io_badv_cmt_r <= 32'(rob_update_item_branch_target - 32'h4);
    io_tlbrd_en_cmt_r <= rob_update_item_is_priv_wrt & priv_buffer_priv_vec[4];
    io_tlbwr_en_cmt_r <= rob_update_item_is_priv_wrt & priv_buffer_priv_vec[5];
    io_tlbfill_en_cmt_r <= rob_update_item_is_priv_wrt & priv_buffer_priv_vec[6];
    io_invtlb_en_cmt_r <= rob_update_item_is_priv_wrt & priv_buffer_priv_vec[8];
    io_invtlb_op_cmt_r <= priv_buffer_inv_op;
    io_invtlb_vaddr_cmt_r <= priv_buffer_inv_vaddr;
    io_invtlb_asid_cmt_r <= priv_buffer_inv_asid;
    io_idle_en_cmt_r <= rob_update_item_is_priv_wrt & priv_buffer_priv_vec[9];
    r_2_0 <= _GEN_274[head[4:1]] & ~(rob_commit_items_exception_0[7]);
    r_2_1 <= _GEN_275[head_next[4:1]] & ~(rob_commit_items_exception_1[7]);
    r_4_0 <= _GEN_276[head[4:1]];
    r_4_1 <= _GEN_277[head_next[4:1]];
    r_5_0 <= _GEN_278[head[4:1]];
    r_5_1 <= _GEN_279[head_next[4:1]];
  end // always @(posedge)
  assign io_rob_index_dp_0 = {tail, 1'h0};
  assign io_rob_index_dp_1 = {tail, 1'h1};
  assign io_full_2 = |{elem_num_2_1 == 5'hC, elem_num_2_0 == 5'hC};
  assign io_full_3 = |{elem_num_3_1 == 5'hC, elem_num_3_0 == 5'hC};
  assign io_full_5 = |{elem_num_5_1 == 5'hC, elem_num_5_0 == 5'hC};
  assign io_cmt_en_0 = r_0;
  assign io_cmt_en_1 = r_1;
  assign io_prd_cmt_0 = r_4_0;
  assign io_prd_cmt_1 = r_4_1;
  assign io_rd_valid_cmt_0 = r_2_0;
  assign io_rd_valid_cmt_1 = r_2_1;
  assign io_pprd_cmt_0 = r_5_0;
  assign io_pprd_cmt_1 = r_5_1;
  assign io_is_store_num_cmt = io_is_store_num_cmt_r;
  assign io_predict_fail_cmt = io_predict_fail_cmt_r;
  assign io_pred_update_en_cmt = io_pred_update_en_cmt_r;
  assign io_pred_branch_target_cmt = io_pred_branch_target_cmt_r;
  assign io_pred_pc_cmt = io_pred_pc_cmt_r;
  assign io_pred_real_jump_cmt = io_pred_real_jump_cmt_r;
  assign io_pred_br_type_cmt = io_pred_br_type_cmt_r;
  assign io_csr_addr_cmt = io_csr_addr_cmt_r;
  assign io_csr_wdata_cmt = io_csr_wdata_cmt_r;
  assign io_csr_we_cmt = io_csr_we_cmt_r;
  assign io_rob_index_cmt_0 = r_1_0;
  assign io_badv_cmt = io_badv_cmt_r;
  assign io_exception_cmt = io_exception_cmt_r;
  assign io_is_eret_cmt = io_is_eret_cmt_r;
  assign io_tlbwr_en_cmt = io_tlbwr_en_cmt_r;
  assign io_tlbrd_en_cmt = io_tlbrd_en_cmt_r;
  assign io_tlbfill_en_cmt = io_tlbfill_en_cmt_r;
  assign io_invtlb_en_cmt = io_invtlb_en_cmt_r;
  assign io_invtlb_op_cmt = io_invtlb_op_cmt_r;
  assign io_invtlb_vaddr_cmt = io_invtlb_vaddr_cmt_r;
  assign io_invtlb_asid_cmt = io_invtlb_asid_cmt_r;
  assign io_idle_en_cmt = io_idle_en_cmt_r;
  assign io_branch_target_cmt = io_branch_target_cmt_r;
endmodule

