// Seed: 3321833086
module module_0 (
    input  tri0  id_0,
    input  tri   id_1,
    output wand  id_2,
    input  uwire id_3
);
  assign id_2 = 1;
  wire id_5;
  wire id_6;
  wire id_7;
  wire id_8;
  assign id_5 = id_8;
  wire id_9;
endmodule
module module_1 (
    input wand id_0,
    input uwire id_1,
    output supply1 id_2,
    output logic id_3,
    input wire id_4,
    output wand id_5,
    input tri0 id_6,
    input tri1 id_7,
    input tri1 id_8,
    output tri0 id_9,
    input supply1 id_10,
    output wor id_11,
    input tri id_12,
    output tri id_13,
    output wire id_14,
    input supply0 id_15,
    output tri id_16,
    input logic id_17,
    output tri0 id_18
);
  always @(negedge (1)) begin
    id_3 <= id_17;
  end
  wire id_20;
  assign id_3 = 1;
  module_0(
      id_15, id_1, id_11, id_4
  );
endmodule
