{C:/Users/USER/Documents/GitHub/MIPS-Processor-Verilog/MIPS Single Cycle Processor/Processor Components/MIPS_SCP.v} {1 {vlog -work work -stats=none {C:/Users/USER/Documents/GitHub/MIPS-Processor-Verilog/MIPS Single Cycle Processor/Processor Components/MIPS_SCP.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module adder
-- Compiling module FA
-- Compiling module alu32
-- Compiling module flopr_param
-- Compiling module mux2
-- Compiling module mux4
-- Compiling module registerfile32
-- Compiling module signext
-- Compiling module slt2
-- Compiling module Datapath
-- Compiling module ram
-- Compiling module rom
-- Compiling module Controlunit
-- Compiling module MIPS_SCP

Top level modules:
	mux4
	MIPS_SCP

} {} {}} {C:/Users/USER/Documents/GitHub/MIPS-Processor-Verilog/MIPS Single Cycle Processor/Processor Components/mux4.v} {1 {vlog -work work -stats=none {C:/Users/USER/Documents/GitHub/MIPS-Processor-Verilog/MIPS Single Cycle Processor/Processor Components/mux4.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module mux4

Top level modules:
	mux4

} {} {}} {C:/Users/USER/Documents/GitHub/MIPS-Processor-Verilog/MIPS Single Cycle Processor/Processor Components/alu32.v} {1 {vlog -work work -stats=none {C:/Users/USER/Documents/GitHub/MIPS-Processor-Verilog/MIPS Single Cycle Processor/Processor Components/alu32.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module alu32

Top level modules:
	alu32

} {} {}} {C:/Users/USER/Documents/GitHub/MIPS-Processor-Verilog/MIPS Single Cycle Processor/Processor Components/datapath.v} {1 {vlog -work work -stats=none {C:/Users/USER/Documents/GitHub/MIPS-Processor-Verilog/MIPS Single Cycle Processor/Processor Components/datapath.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module adder
-- Compiling module FA
-- Compiling module alu32
-- Compiling module flopr_param
-- Compiling module mux2
-- Compiling module mux4
-- Compiling module registerfile32
-- Compiling module signext
-- Compiling module slt2
-- Compiling module Datapath

Top level modules:
	mux4
	Datapath

} {} {}} {C:/Users/USER/Documents/GitHub/MIPS-Processor-Verilog/MIPS Single Cycle Processor/Processor Components/sl2.v} {1 {vlog -work work -stats=none {C:/Users/USER/Documents/GitHub/MIPS-Processor-Verilog/MIPS Single Cycle Processor/Processor Components/sl2.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module slt2

Top level modules:
	slt2

} {} {}} {C:/Users/USER/Documents/GitHub/MIPS-Processor-Verilog/MIPS Single Cycle Processor/Processor Components/control.v} {1 {vlog -work work -stats=none {C:/Users/USER/Documents/GitHub/MIPS-Processor-Verilog/MIPS Single Cycle Processor/Processor Components/control.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Controlunit

Top level modules:
	Controlunit

} {} {}} {C:/Users/USER/Documents/GitHub/MIPS-Processor-Verilog/MIPS Single Cycle Processor/Processor Components/regfile32.v} {1 {vlog -work work -stats=none {C:/Users/USER/Documents/GitHub/MIPS-Processor-Verilog/MIPS Single Cycle Processor/Processor Components/regfile32.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module registerfile32

Top level modules:
	registerfile32

} {} {}} {C:/Users/USER/Documents/GitHub/MIPS-Processor-Verilog/MIPS Single Cycle Processor/Processor Components/rom.v} {1 {vlog -work work -stats=none {C:/Users/USER/Documents/GitHub/MIPS-Processor-Verilog/MIPS Single Cycle Processor/Processor Components/rom.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module rom

Top level modules:
	rom

} {} {}} {C:/Users/USER/Documents/GitHub/MIPS-Processor-Verilog/MIPS Single Cycle Processor/Processor Components/testbench.v} {0 {vlog -work work -stats=none {C:/Users/USER/Documents/GitHub/MIPS-Processor-Verilog/MIPS Single Cycle Processor/Processor Components/testbench.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module MIPS_Testbench
** Error: C:/Users/USER/Documents/GitHub/MIPS-Processor-Verilog/MIPS Single Cycle Processor/Processor Components/testbench.v(42): (vlog-2730) Undefined variable: 'int'.
** Error: (vlog-13069) C:/Users/USER/Documents/GitHub/MIPS-Processor-Verilog/MIPS Single Cycle Processor/Processor Components/testbench.v(42): near "i": syntax error, unexpected IDENTIFIER.
** Error: C:/Users/USER/Documents/GitHub/MIPS-Processor-Verilog/MIPS Single Cycle Processor/Processor Components/testbench.v(42): (vlog-2730) Undefined variable: 'i'.
** Error: (vlog-13069) C:/Users/USER/Documents/GitHub/MIPS-Processor-Verilog/MIPS Single Cycle Processor/Processor Components/testbench.v(42): near ")": syntax error, unexpected ')', expecting ';'.
** Error: C:/Users/USER/Documents/GitHub/MIPS-Processor-Verilog/MIPS Single Cycle Processor/Processor Components/testbench.v(47): (vlog-13161) unexpected '$display'
** Error: C:/Users/USER/Documents/GitHub/MIPS-Processor-Verilog/MIPS Single Cycle Processor/Processor Components/testbench.v(48): (vlog-13161) unexpected '$display'
** Error: (vlog-13069) C:/Users/USER/Documents/GitHub/MIPS-Processor-Verilog/MIPS Single Cycle Processor/Processor Components/testbench.v(49): near "i": syntax error, unexpected IDENTIFIER, expecting '='.
** Error: C:/Users/USER/Documents/GitHub/MIPS-Processor-Verilog/MIPS Single Cycle Processor/Processor Components/testbench.v(49): (vlog-13205) Syntax error found in the scope following 'i'. Is there a missing '::'?

} {4.0 12.0} {}} {C:/Users/USER/Documents/GitHub/MIPS-Processor-Verilog/MIPS Single Cycle Processor/Processor Components/adder.v} {1 {vlog -work work -stats=none {C:/Users/USER/Documents/GitHub/MIPS-Processor-Verilog/MIPS Single Cycle Processor/Processor Components/adder.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module adder
-- Compiling module FA

Top level modules:
	adder

} {} {}} {C:/Users/USER/Documents/GitHub/MIPS-Processor-Verilog/MIPS Single Cycle Processor/Processor Components/ram.v} {1 {vlog -work work -stats=none {C:/Users/USER/Documents/GitHub/MIPS-Processor-Verilog/MIPS Single Cycle Processor/Processor Components/ram.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module ram

Top level modules:
	ram

} {} {}} {C:/Users/USER/Documents/GitHub/MIPS-Processor-Verilog/MIPS Single Cycle Processor/Processor Components/decoder4.v} {1 {vlog -work work -stats=none {C:/Users/USER/Documents/GitHub/MIPS-Processor-Verilog/MIPS Single Cycle Processor/Processor Components/decoder4.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module decoder4

Top level modules:
	decoder4

} {} {}} {C:/Users/USER/Documents/GitHub/MIPS-Processor-Verilog/MIPS Single Cycle Processor/Processor Components/signext.v} {1 {vlog -work work -stats=none {C:/Users/USER/Documents/GitHub/MIPS-Processor-Verilog/MIPS Single Cycle Processor/Processor Components/signext.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module signext

Top level modules:
	signext

} {} {}} {C:/Users/USER/Documents/GitHub/MIPS-Processor-Verilog/MIPS Single Cycle Processor/Processor Components/MIPS_SCP_tb.v} {1 {vlog -work work -stats=none {C:/Users/USER/Documents/GitHub/MIPS-Processor-Verilog/MIPS Single Cycle Processor/Processor Components/MIPS_SCP_tb.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module MIPS_SCP_tb

Top level modules:
	MIPS_SCP_tb

} {} {}} {C:/Users/USER/Documents/GitHub/MIPS-Processor-Verilog/MIPS Single Cycle Processor/Processor Components/flopr_param.v} {1 {vlog -work work -stats=none {C:/Users/USER/Documents/GitHub/MIPS-Processor-Verilog/MIPS Single Cycle Processor/Processor Components/flopr_param.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module flopr_param

Top level modules:
	flopr_param

} {} {}} {C:/Users/USER/Documents/GitHub/MIPS-Processor-Verilog/MIPS Single Cycle Processor/Processor Components/mux2.v} {1 {vlog -work work -stats=none {C:/Users/USER/Documents/GitHub/MIPS-Processor-Verilog/MIPS Single Cycle Processor/Processor Components/mux2.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module mux2

Top level modules:
	mux2

} {} {}}
