read -sv run_verilog_mid/adder_32b_8_85_c5bc95f1b96ac2d70bebd3ee61442f44.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_8_85_c5bc95f1b96ac2d70bebd3ee61442f44_yosys.v
