TimeQuest Timing Analyzer report for top
Sat Apr 23 22:48:28 2022
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Fmax Summary
  7. Setup Summary
  8. Hold Summary
  9. Recovery Summary
 10. Removal Summary
 11. Minimum Pulse Width Summary
 12. Metastability Summary
 13. Board Trace Model Assignments
 14. Input Transition Times
 15. Signal Integrity Metrics (Slow 1200mv 85c Model)
 16. Setup Transfers
 17. Hold Transfers
 18. Recovery Transfers
 19. Removal Transfers
 20. Report TCCS
 21. Report RSKM
 22. Unconstrained Paths Summary
 23. Clock Status Summary
 24. Unconstrained Input Ports
 25. Unconstrained Output Ports
 26. Unconstrained Input Ports
 27. Unconstrained Output Ports
 28. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; top                                                 ;
; Device Family         ; MAX 10                                              ;
; Device Name           ; 10M50DAF484C6GES                                    ;
; Timing Models         ; Preliminary                                         ;
; Delay Model           ; Slow 1200mV 85C Model                               ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.13        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  11.6%      ;
;     Processor 3            ;   1.0%      ;
;     Processor 4            ;   0.4%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                                                                                                                                                                ; Status ; Read at                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+--------------------------+
; multiprocessor_tutorial.sdc                                                                                                                                                                                  ; OK     ; Sat Apr 23 22:48:26 2022 ;
; c:/users/forga/yandexdisk/education/2020-2022/hlimds/lab_5/migrate_to_max_10_neek/db/ip/multiprocessor_tutorial_main_system/submodules/altera_reset_controller.sdc                                           ; OK     ; Sat Apr 23 22:48:27 2022 ;
; c:/users/forga/yandexdisk/education/2020-2022/hlimds/lab_5/migrate_to_max_10_neek/db/ip/multiprocessor_tutorial_main_system/submodules/multiprocessor_tutorial_main_system_cpu_top_cpu.sdc                   ; OK     ; Sat Apr 23 22:48:27 2022 ;
; c:/users/forga/yandexdisk/education/2020-2022/hlimds/lab_5/migrate_to_max_10_neek/db/ip/multiprocessor_tutorial_main_system/submodules/multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu.sdc   ; OK     ; Sat Apr 23 22:48:27 2022 ;
; c:/users/forga/yandexdisk/education/2020-2022/hlimds/lab_5/migrate_to_max_10_neek/db/ip/multiprocessor_tutorial_main_system/submodules/multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu.sdc   ; OK     ; Sat Apr 23 22:48:27 2022 ;
; c:/users/forga/yandexdisk/education/2020-2022/hlimds/lab_5/migrate_to_max_10_neek/db/ip/multiprocessor_tutorial_main_system/submodules/multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu.sdc ; OK     ; Sat Apr 23 22:48:27 2022 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                    ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
; clkin_50            ; Base ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clkin_50 }            ;
; clkin_125           ; Base ; 8.000   ; 125.0 MHz ; 0.000 ; 4.000  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clkin_125 }           ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+----------------------------------------------------------+
; Fmax Summary                                             ;
+-----------+-----------------+---------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name          ; Note ;
+-----------+-----------------+---------------------+------+
; 75.61 MHz ; 75.61 MHz       ; clkin_50            ;      ;
; 93.14 MHz ; 93.14 MHz       ; altera_reserved_tck ;      ;
+-----------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Setup Summary                                ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clkin_50            ; 6.775  ; 0.000         ;
; altera_reserved_tck ; 44.632 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Hold Summary                                ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; clkin_50            ; 0.165 ; 0.000         ;
; altera_reserved_tck ; 0.323 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Recovery Summary                             ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clkin_50            ; 14.757 ; 0.000         ;
; altera_reserved_tck ; 45.796 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Removal Summary                             ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.369 ; 0.000         ;
; clkin_50            ; 1.518 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Minimum Pulse Width Summary                  ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clkin_125           ; 4.000  ; 0.000         ;
; clkin_50            ; 9.530  ; 0.000         ;
; altera_reserved_tck ; 49.575 ; 0.000         ;
+---------------------+--------+---------------+


-------------------------
; Metastability Summary ;
-------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 22
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.091
Worst Case Available Settling Time: 37.994 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+---------------------------------------------------------------------------------+
; Input Transition Times                                                          ;
+---------------------+-----------------------+-----------------+-----------------+
; Pin                 ; I/O Standard          ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+-----------------------+-----------------+-----------------+
; clkin_125           ; 2.5 V                 ; 2000 ps         ; 2000 ps         ;
; clkin_50            ; 2.5 V                 ; 2000 ps         ; 2000 ps         ;
; cpu_reset_n         ; 2.5 V                 ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms ; 2.5 V Schmitt Trigger ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck ; 2.5 V Schmitt Trigger ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi ; 2.5 V Schmitt Trigger ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_CONFIG_SEL~ ; 2.5 V                 ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_nCONFIG~    ; 2.5 V Schmitt Trigger ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_nSTATUS~    ; 2.5 V Schmitt Trigger ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_CONF_DONE~  ; 2.5 V Schmitt Trigger ; 2000 ps         ; 2000 ps         ;
+---------------------+-----------------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.04e-06 V                   ; 2.37 V              ; -0.0108 V           ; 0.13 V                               ; 0.066 V                              ; 6.32e-10 s                  ; 6.45e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 3.04e-06 V                  ; 2.37 V             ; -0.0108 V          ; 0.13 V                              ; 0.066 V                             ; 6.32e-10 s                 ; 6.45e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------+
; Setup Transfers                                                                           ;
+---------------------+---------------------+------------+------------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+------------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 4267       ; 0          ; 96       ; 13       ;
; clkin_50            ; altera_reserved_tck ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck ; clkin_50            ; false path ; false path ; 0        ; 0        ;
; clkin_50            ; clkin_50            ; 1823696    ; 0          ; 0        ; 0        ;
+---------------------+---------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------+
; Hold Transfers                                                                            ;
+---------------------+---------------------+------------+------------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+------------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 4267       ; 0          ; 96       ; 13       ;
; clkin_50            ; altera_reserved_tck ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck ; clkin_50            ; false path ; false path ; 0        ; 0        ;
; clkin_50            ; clkin_50            ; 1823696    ; 0          ; 0        ; 0        ;
+---------------------+---------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Recovery Transfers                                                                    ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 210      ; 0        ; 8        ; 0        ;
; clkin_50            ; clkin_50            ; 4036     ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Removal Transfers                                                                     ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 210      ; 0        ; 8        ; 0        ;
; clkin_50            ; clkin_50            ; 4036     ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 120   ; 120  ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+----------------------------------------------------------------+
; Clock Status Summary                                           ;
+---------------------+---------------------+------+-------------+
; Target              ; Clock               ; Type ; Status      ;
+---------------------+---------------------+------+-------------+
; altera_reserved_tck ; altera_reserved_tck ; Base ; Constrained ;
; clkin_50            ; clkin_50            ; Base ; Constrained ;
; clkin_125           ; clkin_125           ; Base ; Constrained ;
+---------------------+---------------------+------+-------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cpu_reset_n         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cpu_reset_n         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Sat Apr 23 22:48:24 2022
Info: Command: quartus_sta top -c top
Info: qsta_default_script.tcl version: #3
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'multiprocessor_tutorial.sdc'
Info (332104): Reading SDC File: 'c:/users/forga/yandexdisk/education/2020-2022/hlimds/lab_5/migrate_to_max_10_neek/db/ip/multiprocessor_tutorial_main_system/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'c:/users/forga/yandexdisk/education/2020-2022/hlimds/lab_5/migrate_to_max_10_neek/db/ip/multiprocessor_tutorial_main_system/submodules/multiprocessor_tutorial_main_system_cpu_top_cpu.sdc'
Info (332104): Reading SDC File: 'c:/users/forga/yandexdisk/education/2020-2022/hlimds/lab_5/migrate_to_max_10_neek/db/ip/multiprocessor_tutorial_main_system/submodules/multiprocessor_tutorial_main_system_philosopher_one_cpu_one_cpu.sdc'
Info (332104): Reading SDC File: 'c:/users/forga/yandexdisk/education/2020-2022/hlimds/lab_5/migrate_to_max_10_neek/db/ip/multiprocessor_tutorial_main_system/submodules/multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu.sdc'
Info (332104): Reading SDC File: 'c:/users/forga/yandexdisk/education/2020-2022/hlimds/lab_5/migrate_to_max_10_neek/db/ip/multiprocessor_tutorial_main_system/submodules/multiprocessor_tutorial_main_system_philosopher_zero_cpu_zero_cpu.sdc'
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: altera_internal_jtag  from: tck  to: tckutap
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From clkin_50 (Rise) to clkin_50 (Rise) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Can't run Report Timing Closure Recommendations. The current device family is not supported.
Info (332146): Worst-case setup slack is 6.775
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.775               0.000 clkin_50 
    Info (332119):    44.632               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.165
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.165               0.000 clkin_50 
    Info (332119):     0.323               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 14.757
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.757               0.000 clkin_50 
    Info (332119):    45.796               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.369
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.369               0.000 altera_reserved_tck 
    Info (332119):     1.518               0.000 clkin_50 
Info (332146): Worst-case minimum pulse width slack is 4.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.000               0.000 clkin_125 
    Info (332119):     9.530               0.000 clkin_50 
    Info (332119):    49.575               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 22 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 22
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.091
    Info (332114): Worst Case Available Settling Time: 37.994 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 6.775
    Info (332115): -to_clock [get_clocks {clkin_50}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 6.775 
    Info (332115): ===================================================================
    Info (332115): From Node    : multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|altera_avalon_mm_bridge:out_system_bridge|cmd_address[7]
    Info (332115): To Node      : multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|altera_avalon_mm_bridge:out_system_bridge|wr_reg_writedata[17]
    Info (332115): Launch Clock : clkin_50
    Info (332115): Latch Clock  : clkin_50
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.490      3.490  R        clock network delay
    Info (332115):      3.684      0.194     uTco  multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|altera_avalon_mm_bridge:out_system_bridge|cmd_address[7]
    Info (332115):      3.684      0.000 FF  CELL  multiprocessor_tutorial_main_system_inst|philosopher_zero|out_system_bridge|cmd_address[7]|q
    Info (332115):      5.814      2.130 FF    IC  multiprocessor_tutorial_main_system_inst|mm_interconnect_0|router_004|always1~2|datab
    Info (332115):      6.160      0.346 FR  CELL  multiprocessor_tutorial_main_system_inst|mm_interconnect_0|router_004|always1~2|combout
    Info (332115):      6.828      0.668 RR    IC  multiprocessor_tutorial_main_system_inst|mm_interconnect_0|router_004|always1~4|datab
    Info (332115):      7.107      0.279 RR  CELL  multiprocessor_tutorial_main_system_inst|mm_interconnect_0|router_004|always1~4|combout
    Info (332115):      7.691      0.584 RR    IC  multiprocessor_tutorial_main_system_inst|mm_interconnect_0|cmd_demux_004|src0_valid~0|datac
    Info (332115):      7.918      0.227 RR  CELL  multiprocessor_tutorial_main_system_inst|mm_interconnect_0|cmd_demux_004|src0_valid~0|combout
    Info (332115):      8.478      0.560 RR    IC  multiprocessor_tutorial_main_system_inst|mm_interconnect_0|cmd_mux_001|arb|adder|cout~1|datad
    Info (332115):      8.587      0.109 RF  CELL  multiprocessor_tutorial_main_system_inst|mm_interconnect_0|cmd_mux_001|arb|adder|cout~1|combout
    Info (332115):      8.811      0.224 FF    IC  multiprocessor_tutorial_main_system_inst|mm_interconnect_0|cmd_mux_001|arb|adder|cout~2|datad
    Info (332115):      8.910      0.099 FF  CELL  multiprocessor_tutorial_main_system_inst|mm_interconnect_0|cmd_mux_001|arb|adder|cout~2|combout
    Info (332115):      9.151      0.241 FF    IC  multiprocessor_tutorial_main_system_inst|mm_interconnect_0|cmd_mux_001|arb|adder|cout~4|datad
    Info (332115):      9.250      0.099 FF  CELL  multiprocessor_tutorial_main_system_inst|mm_interconnect_0|cmd_mux_001|arb|adder|cout~4|combout
    Info (332115):      9.506      0.256 FF    IC  multiprocessor_tutorial_main_system_inst|mm_interconnect_0|sysid_qsys_control_slave_agent|m0_write~6|datad
    Info (332115):      9.605      0.099 FF  CELL  multiprocessor_tutorial_main_system_inst|mm_interconnect_0|sysid_qsys_control_slave_agent|m0_write~6|combout
    Info (332115):     10.001      0.396 FF    IC  multiprocessor_tutorial_main_system_inst|mm_interconnect_0|sysid_qsys_control_slave_agent|m0_write~7|dataa
    Info (332115):     10.323      0.322 FF  CELL  multiprocessor_tutorial_main_system_inst|mm_interconnect_0|sysid_qsys_control_slave_agent|m0_write~7|combout
    Info (332115):     11.019      0.696 FF    IC  multiprocessor_tutorial_main_system_inst|mm_interconnect_0|sysid_qsys_control_slave_translator|read_latency_shift_reg~0|datac
    Info (332115):     11.246      0.227 FF  CELL  multiprocessor_tutorial_main_system_inst|mm_interconnect_0|sysid_qsys_control_slave_translator|read_latency_shift_reg~0|combout
    Info (332115):     11.469      0.223 FF    IC  multiprocessor_tutorial_main_system_inst|mm_interconnect_0|sysid_qsys_control_slave_translator|read_latency_shift_reg~1|datad
    Info (332115):     11.591      0.122 FR  CELL  multiprocessor_tutorial_main_system_inst|mm_interconnect_0|sysid_qsys_control_slave_translator|read_latency_shift_reg~1|combout
    Info (332115):     12.310      0.719 RR    IC  multiprocessor_tutorial_main_system_inst|philosopher_zero|out_system_bridge|wait_rise~0|dataa
    Info (332115):     12.594      0.284 RR  CELL  multiprocessor_tutorial_main_system_inst|philosopher_zero|out_system_bridge|wait_rise~0|combout
    Info (332115):     13.986      1.392 RR    IC  multiprocessor_tutorial_main_system_inst|philosopher_zero|out_system_bridge|wait_rise~1|dataa
    Info (332115):     14.299      0.313 RF  CELL  multiprocessor_tutorial_main_system_inst|philosopher_zero|out_system_bridge|wait_rise~1|combout
    Info (332115):     15.954      1.655 FF    IC  multiprocessor_tutorial_main_system_inst|philosopher_zero|out_system_bridge|wr_reg_writedata[17]|ena
    Info (332115):     16.516      0.562 FF  CELL  multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|altera_avalon_mm_bridge:out_system_bridge|wr_reg_writedata[17]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     23.243      3.243  R        clock network delay
    Info (332115):     23.279      0.036           clock pessimism removed
    Info (332115):     23.291      0.012     uTsu  multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_zero:philosopher_zero|altera_avalon_mm_bridge:out_system_bridge|wr_reg_writedata[17]
    Info (332115): 
    Info (332115): Data Arrival Time  :    16.516
    Info (332115): Data Required Time :    23.291
    Info (332115): Slack              :     6.775 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 44.632
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 44.632 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]
    Info (332115): To Node      : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.164      3.164  R        clock network delay
    Info (332115):      3.358      0.194     uTco  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]
    Info (332115):      3.358      0.000 FF  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]|q
    Info (332115):      4.759      1.401 FF    IC  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|ret~1|datab
    Info (332115):      5.105      0.346 FR  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|ret~1|combout
    Info (332115):      5.832      0.727 RR    IC  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Mux15~2|datab
    Info (332115):      6.168      0.336 RF  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Mux15~2|combout
    Info (332115):      6.578      0.410 FF    IC  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Mux15~3|dataa
    Info (332115):      6.903      0.325 FF  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Mux15~3|combout
    Info (332115):      7.643      0.740 FF    IC  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10|dataa
    Info (332115):      7.986      0.343 FF  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10|combout
    Info (332115):      8.251      0.265 FF    IC  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12|datab
    Info (332115):      8.574      0.323 FF  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12|combout
    Info (332115):      8.574      0.000 FF    IC  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo|d
    Info (332115):      8.663      0.089 FF  CELL  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     50.000     50.000           latch edge time
    Info (332115):     53.241      3.241  F        clock network delay
    Info (332115):     53.283      0.042           clock pessimism removed
    Info (332115):     53.295      0.012     uTsu  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo
    Info (332115): 
    Info (332115): Data Arrival Time  :     8.663
    Info (332115): Data Required Time :    53.295
    Info (332115): Slack              :    44.632 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.165
    Info (332115): -to_clock [get_clocks {clkin_50}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.165 
    Info (332115): ===================================================================
    Info (332115): From Node    : multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two:cpu_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu:cpu|R_dst_regnum[2]
    Info (332115): To Node      : multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two:cpu_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_register_bank_b_module:multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a0~porta_address_reg0
    Info (332115): Launch Clock : clkin_50
    Info (332115): Latch Clock  : clkin_50
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.251      3.251  R        clock network delay
    Info (332115):      3.445      0.194     uTco  multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two:cpu_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu:cpu|R_dst_regnum[2]
    Info (332115):      3.445      0.000 RR  CELL  multiprocessor_tutorial_main_system_inst|philosopher_two|cpu_two|cpu|R_dst_regnum[2]|q
    Info (332115):      4.060      0.615 RR    IC  multiprocessor_tutorial_main_system_inst|philosopher_two|cpu_two|cpu|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0|portaaddr[2]
    Info (332115):      4.106      0.046 RR  CELL  multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two:cpu_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_register_bank_b_module:multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a0~porta_address_reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.847      3.847  R        clock network delay
    Info (332115):      3.789     -0.058           clock pessimism removed
    Info (332115):      3.941      0.152      uTh  multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two:cpu_two|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu:cpu|multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_register_bank_b_module:multiprocessor_tutorial_main_system_philosopher_two_cpu_two_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ram_block1a0~porta_address_reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.106
    Info (332115): Data Required Time :     3.941
    Info (332115): Slack              :     0.165 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.323
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.323 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]
    Info (332115): To Node      : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.060      3.060  R        clock network delay
    Info (332115):      3.254      0.194     uTco  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]
    Info (332115):      3.254      0.000 FF  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]|q
    Info (332115):      3.254      0.000 FF    IC  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4|datac
    Info (332115):      3.549      0.295 FF  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4|combout
    Info (332115):      3.549      0.000 FF    IC  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]|d
    Info (332115):      3.615      0.066 FF  CELL  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.172      3.172  R        clock network delay
    Info (332115):      3.130     -0.042           clock pessimism removed
    Info (332115):      3.292      0.162      uTh  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.615
    Info (332115): Data Required Time :     3.292
    Info (332115): Slack              :     0.323 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.757
    Info (332115): -to_clock [get_clocks {clkin_50}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 14.757 
    Info (332115): ===================================================================
    Info (332115): From Node    : multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115): To Node      : multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|altera_avalon_mm_bridge:out_system_bridge|rsp_readdata[19]
    Info (332115): Launch Clock : clkin_50
    Info (332115): Latch Clock  : clkin_50
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.419      3.419  R        clock network delay
    Info (332115):      3.613      0.194     uTco  multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115):      3.613      0.000 FF  CELL  multiprocessor_tutorial_main_system_inst|philosopher_one|rst_controller|r_sync_rst|q
    Info (332115):      6.056      2.443 FF    IC  multiprocessor_tutorial_main_system_inst|philosopher_one|rst_controller|r_sync_rst~clkctrl|inclk[0]
    Info (332115):      6.056      0.000 FF  CELL  multiprocessor_tutorial_main_system_inst|philosopher_one|rst_controller|r_sync_rst~clkctrl|outclk
    Info (332115):      7.910      1.854 FF    IC  multiprocessor_tutorial_main_system_inst|philosopher_one|out_system_bridge|rsp_readdata[19]|clrn
    Info (332115):      8.574      0.664 FR  CELL  multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|altera_avalon_mm_bridge:out_system_bridge|rsp_readdata[19]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     23.261      3.261  R        clock network delay
    Info (332115):     23.319      0.058           clock pessimism removed
    Info (332115):     23.331      0.012     uTsu  multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_one:philosopher_one|altera_avalon_mm_bridge:out_system_bridge|rsp_readdata[19]
    Info (332115): 
    Info (332115): Data Arrival Time  :     8.574
    Info (332115): Data Required Time :    23.331
    Info (332115): Slack              :    14.757 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 45.796
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 45.796 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
    Info (332115): To Node      : multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|alt_jtag_atlantic:multiprocessor_tutorial_main_system_jtag_uart_top_alt_jtag_atlantic|jupdate
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.163      3.163  R        clock network delay
    Info (332115):      3.357      0.194     uTco  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
    Info (332115):      3.357      0.000 FF  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg|q
    Info (332115):      5.273      1.916 FF    IC  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg~clkctrl|inclk[0]
    Info (332115):      5.273      0.000 FF  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg~clkctrl|outclk
    Info (332115):      6.705      1.432 FF    IC  multiprocessor_tutorial_main_system_inst|philosopher_two|jtag_uart|multiprocessor_tutorial_main_system_jtag_uart_top_alt_jtag_atlantic|jupdate|clrn
    Info (332115):      7.369      0.664 FR  CELL  multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|alt_jtag_atlantic:multiprocessor_tutorial_main_system_jtag_uart_top_alt_jtag_atlantic|jupdate
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     50.000     50.000           latch edge time
    Info (332115):     53.137      3.137  F        clock network delay
    Info (332115):     53.153      0.016           clock pessimism removed
    Info (332115):     53.165      0.012     uTsu  multiprocessor_tutorial_main_system:multiprocessor_tutorial_main_system_inst|multiprocessor_tutorial_main_system_philosopher_two:philosopher_two|multiprocessor_tutorial_main_system_jtag_uart_top:jtag_uart|alt_jtag_atlantic:multiprocessor_tutorial_main_system_jtag_uart_top_alt_jtag_atlantic|jupdate
    Info (332115): 
    Info (332115): Data Arrival Time  :     7.369
    Info (332115): Data Required Time :    53.165
    Info (332115): Slack              :    45.796 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.369
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 1.369 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg
    Info (332115): To Node      : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.053      3.053  R        clock network delay
    Info (332115):      3.247      0.194     uTco  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg
    Info (332115):      3.247      0.000 RR  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg|q
    Info (332115):      3.980      0.733 RR    IC  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]|clrn
    Info (332115):      4.652      0.672 RR  CELL  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.163      3.163  R        clock network delay
    Info (332115):      3.121     -0.042           clock pessimism removed
    Info (332115):      3.283      0.162      uTh  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.652
    Info (332115): Data Required Time :     3.283
    Info (332115): Slack              :     1.369 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.518
    Info (332115): -to_clock [get_clocks {clkin_50}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 1.518 
    Info (332115): ===================================================================
    Info (332115): From Node    : global_reset_generator:global_reset_generator_inst|reset_counter:reset_counter_inst|resetn_out
    Info (332115): To Node      : global_reset_generator:global_reset_generator_inst|falling_edge_detector:reset_sync_block[0].falling_edge_detector_inst|falling_edge_detected
    Info (332115): Launch Clock : clkin_50
    Info (332115): Latch Clock  : clkin_50
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.282      3.282  R        clock network delay
    Info (332115):      3.476      0.194     uTco  global_reset_generator:global_reset_generator_inst|reset_counter:reset_counter_inst|resetn_out
    Info (332115):      3.476      0.000 RR  CELL  global_reset_generator_inst|reset_counter_inst|resetn_out|q
    Info (332115):      4.378      0.902 RR    IC  global_reset_generator_inst|reset_sync_block[0].falling_edge_detector_inst|falling_edge_detected|clrn
    Info (332115):      5.050      0.672 RR  CELL  global_reset_generator:global_reset_generator_inst|falling_edge_detector:reset_sync_block[0].falling_edge_detector_inst|falling_edge_detected
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.428      3.428  R        clock network delay
    Info (332115):      3.370     -0.058           clock pessimism removed
    Info (332115):      3.532      0.162      uTh  global_reset_generator:global_reset_generator_inst|falling_edge_detector:reset_sync_block[0].falling_edge_detector_inst|falling_edge_detected
    Info (332115): 
    Info (332115): Data Arrival Time  :     5.050
    Info (332115): Data Required Time :     3.532
    Info (332115): Slack              :     1.518 
    Info (332115): ===================================================================
    Info (332115): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4872 megabytes
    Info: Processing ended: Sat Apr 23 22:48:28 2022
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


