<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/Users/drune/Developer/github.com/Specialist-PK/special20k/src/K580/k580vi53.v<br>
/Users/drune/Developer/github.com/Specialist-PK/special20k/src/K580/k580wm80a.v<br>
/Users/drune/Developer/github.com/Specialist-PK/special20k/src/K580/vm80a.v<br>
/Users/drune/Developer/github.com/Specialist-PK/special20k/src/clockdiv.sv<br>
/Users/drune/Developer/github.com/Specialist-PK/special20k/src/gowin_dpb/t20k_vmemDP.v<br>
/Users/drune/Developer/github.com/Specialist-PK/special20k/src/gowin_prom/GSrom_test.v<br>
/Users/drune/Developer/github.com/Specialist-PK/special20k/src/gowin_prom/rom_gs105b.v<br>
/Users/drune/Developer/github.com/Specialist-PK/special20k/src/gowin_prom/t20k_rom.v<br>
/Users/drune/Developer/github.com/Specialist-PK/special20k/src/gowin_rpll/t20_sdram.v<br>
/Users/drune/Developer/github.com/Specialist-PK/special20k/src/gowin_rpll/t20k_hdmi.v<br>
/Users/drune/Developer/github.com/Specialist-PK/special20k/src/gowin_sdpb/t20k_vmem.v<br>
/Users/drune/Developer/github.com/Specialist-PK/special20k/src/gowin_sp/t20k_mem.v<br>
/Users/drune/Developer/github.com/Specialist-PK/special20k/src/gowin_sp/t20k_romram.v<br>
/Users/drune/Developer/github.com/Specialist-PK/special20k/src/hdmi/audio_clock_regeneration_packet.sv<br>
/Users/drune/Developer/github.com/Specialist-PK/special20k/src/hdmi/audio_info_frame.sv<br>
/Users/drune/Developer/github.com/Specialist-PK/special20k/src/hdmi/audio_sample_packet.sv<br>
/Users/drune/Developer/github.com/Specialist-PK/special20k/src/hdmi/auxiliary_video_information_info_frame.sv<br>
/Users/drune/Developer/github.com/Specialist-PK/special20k/src/hdmi/hdmi.sv<br>
/Users/drune/Developer/github.com/Specialist-PK/special20k/src/hdmi/packet_assembler.sv<br>
/Users/drune/Developer/github.com/Specialist-PK/special20k/src/hdmi/packet_picker.sv<br>
/Users/drune/Developer/github.com/Specialist-PK/special20k/src/hdmi/serializer.sv<br>
/Users/drune/Developer/github.com/Specialist-PK/special20k/src/hdmi/source_product_description_info_frame.sv<br>
/Users/drune/Developer/github.com/Specialist-PK/special20k/src/hdmi/tmds_channel.sv<br>
/Users/drune/Developer/github.com/Specialist-PK/special20k/src/ps2kbd/b2m_kbd.v<br>
/Users/drune/Developer/github.com/Specialist-PK/special20k/src/sdram/memory.v<br>
/Users/drune/Developer/github.com/Specialist-PK/special20k/src/sdram/sdram.v<br>
/Users/drune/Developer/github.com/Specialist-PK/special20k/src/sound/gensnd.v<br>
/Users/drune/Developer/github.com/Specialist-PK/special20k/src/top_level.v<br>
/Users/drune/Developer/github.com/Specialist-PK/special20k/src/usd_card.v<br>
/Users/drune/Developer/github.com/Specialist-PK/special20k/src/t80se/T80.vhd<br>
/Users/drune/Developer/github.com/Specialist-PK/special20k/src/t80se/T80_ALU.vhd<br>
/Users/drune/Developer/github.com/Specialist-PK/special20k/src/t80se/T80_MCode.vhd<br>
/Users/drune/Developer/github.com/Specialist-PK/special20k/src/t80se/T80_Reg.vhd<br>
/Users/drune/Developer/github.com/Specialist-PK/special20k/src/t80se/T80a.vhd<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.01 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Apr  7 21:26:49 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>top_level</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.399s, Elapsed time = 0h 0m 0.399s, Peak memory usage = 105.938MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.498s, Elapsed time = 0h 0m 0.498s, Peak memory usage = 142.656MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.06s, Elapsed time = 0h 0m 0.06s, Peak memory usage = 143.141MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.292s, Elapsed time = 0h 0m 0.293s, Peak memory usage = 143.219MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.047s, Elapsed time = 0h 0m 0.047s, Peak memory usage = 143.719MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.021s, Elapsed time = 0h 0m 0.021s, Peak memory usage = 144.000MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.007s, Elapsed time = 0h 0m 0.007s, Peak memory usage = 144.062MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.017s, Elapsed time = 0h 0m 0.017s, Peak memory usage = 144.125MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.397s, Elapsed time = 0h 0m 0.397s, Peak memory usage = 144.406MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.043s, Elapsed time = 0h 0m 0.043s, Peak memory usage = 144.406MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.049s, Elapsed time = 0h 0m 0.049s, Peak memory usage = 144.406MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 20s, Elapsed time = 0h 0m 20s, Peak memory usage = 247.719MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.126s, Elapsed time = 0h 0m 0.126s, Peak memory usage = 252.516MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.159s, Elapsed time = 0h 0m 0.162s, Peak memory usage = 266.844MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 22s, Elapsed time = 0h 0m 22s, Peak memory usage = 266.844MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>27</td>
</tr>
<tr>
<td class="label"><b>Embedded Port </b></td>
<td>55</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>85</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>5</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>36</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIOBUF</td>
<td>32</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspBUFG</td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspELVDS_OBUF</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>2184</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>434</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>875</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFS</td>
<td>17</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>38</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>191</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>293</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFP</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>133</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>30</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>154</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFN</td>
<td>16</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>4956</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>419</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>1551</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>2986</td>
</tr>
<tr>
<td class="label"><b>MUX </b></td>
<td>135</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMUX2</td>
<td>135</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>334</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>334</td>
</tr>
<tr>
<td class="label"><b>SSRAM </b></td>
<td>12</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16S4</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16SDP4</td>
<td>8</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>65</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>65</td>
</tr>
<tr>
<td class="label"><b>IOLOGIC </b></td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER10</td>
<td>3</td>
</tr>
<tr>
<td class="label"><b>DSP </b></td>
<td></td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMULTADDALU18X18</td>
<td>2</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>46</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSP</td>
<td>20</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDPB</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDPX9B</td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsppROM</td>
<td>16</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspCLKDIV</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsprPLL</td>
<td>2</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>5562(5156 LUT, 334 ALU, 12 RAM16) / 20736</td>
<td>27%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>2184 / 15915</td>
<td>14%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 15915</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>2184 / 15915</td>
<td>14%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>46 / 46</td>
<td>100%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>clk27mhz</td>
<td>Base</td>
<td>37.037</td>
<td>27.000</td>
<td>0.000</td>
<td>18.519</td>
<td> </td>
<td> </td>
<td>clk27mhz_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>clk_hdmi5_inst/I</td>
<td>Base</td>
<td>10.000</td>
<td>100.000</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>clk_hdmi5_inst/I </td>
</tr>
<tr>
<td>3</td>
<td>clk_32m_inst/I</td>
<td>Base</td>
<td>10.000</td>
<td>100.000</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>clk_32m_inst/I </td>
</tr>
<tr>
<td>4</td>
<td>clk_hdmi1_inst/I</td>
<td>Base</td>
<td>10.000</td>
<td>100.000</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>clk_hdmi1_inst/I </td>
</tr>
<tr>
<td>5</td>
<td>clk_12m_inst/I</td>
<td>Base</td>
<td>10.000</td>
<td>100.000</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>clk_12m_inst/I </td>
</tr>
<tr>
<td>6</td>
<td>clk_sdr_inst/I</td>
<td>Base</td>
<td>10.000</td>
<td>100.000</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>clk_sdr_inst/I </td>
</tr>
<tr>
<td>7</td>
<td>clk_27m_inst/I</td>
<td>Base</td>
<td>10.000</td>
<td>100.000</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>clk_27m_inst/I </td>
</tr>
<tr>
<td>8</td>
<td>clk_48k_inst/I</td>
<td>Base</td>
<td>10.000</td>
<td>100.000</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>clk_48k_inst/I </td>
</tr>
<tr>
<td>9</td>
<td>sdos/cpu_div[3]</td>
<td>Base</td>
<td>10.000</td>
<td>100.000</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>cpu_div_3_s0/Q </td>
</tr>
<tr>
<td>10</td>
<td>CSD</td>
<td>Base</td>
<td>10.000</td>
<td>100.000</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>CSD_s7/F </td>
</tr>
<tr>
<td>11</td>
<td>CSC</td>
<td>Base</td>
<td>10.000</td>
<td>100.000</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>CSC_s2/F </td>
</tr>
<tr>
<td>12</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.250</td>
<td>0.000</td>
<td>1.347</td>
<td>clk27mhz_ibuf/I</td>
<td>clk27mhz</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>13</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.250</td>
<td>0.000</td>
<td>1.347</td>
<td>clk27mhz_ibuf/I</td>
<td>clk27mhz</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>14</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>5.387</td>
<td>185.625</td>
<td>0.000</td>
<td>2.694</td>
<td>clk27mhz_ibuf/I</td>
<td>clk27mhz</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>15</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>8.081</td>
<td>123.750</td>
<td>0.000</td>
<td>4.040</td>
<td>clk27mhz_ibuf/I</td>
<td>clk27mhz</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>16</td>
<td>clk_sdram_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>8.008</td>
<td>124.875</td>
<td>0.000</td>
<td>4.004</td>
<td>clk27mhz_ibuf/I</td>
<td>clk27mhz</td>
<td>clk_sdram_inst/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>17</td>
<td>clk_sdram_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>8.008</td>
<td>124.875</td>
<td>4.004</td>
<td>0.000</td>
<td>clk27mhz_ibuf/I</td>
<td>clk27mhz</td>
<td>clk_sdram_inst/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>18</td>
<td>clk_sdram_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>16.016</td>
<td>62.438</td>
<td>0.000</td>
<td>8.008</td>
<td>clk27mhz_ibuf/I</td>
<td>clk27mhz</td>
<td>clk_sdram_inst/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>19</td>
<td>clk_sdram_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>24.024</td>
<td>41.625</td>
<td>0.000</td>
<td>12.012</td>
<td>clk27mhz_ibuf/I</td>
<td>clk27mhz</td>
<td>clk_sdram_inst/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>20</td>
<td>div5/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>50.000</td>
<td>20.000</td>
<td>0.000</td>
<td>25.000</td>
<td>clk_hdmi5_inst/I</td>
<td>clk_hdmi5_inst/I</td>
<td>div5/CLKOUT </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_hdmi5_inst/I</td>
<td>100.000(MHz)</td>
<td>268.384(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clk_32m_inst/I</td>
<td>100.000(MHz)</td>
<td>116.482(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>clk_hdmi1_inst/I</td>
<td>100.000(MHz)</td>
<td>104.015(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>clk_12m_inst/I</td>
<td>100.000(MHz)</td>
<td>46.294(MHz)</td>
<td>22</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>clk_sdr_inst/I</td>
<td>100.000(MHz)</td>
<td>188.076(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>clk_27m_inst/I</td>
<td>100.000(MHz)</td>
<td>218.771(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>7</td>
<td>clk_48k_inst/I</td>
<td>100.000(MHz)</td>
<td>373.274(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>8</td>
<td>sdos/cpu_div[3]</td>
<td>100.000(MHz)</td>
<td>57.438(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.609</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.007</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/u0/F_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/u0/F_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m_inst/I[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m_inst/I[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_12m_inst/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_12m_inst/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>663</td>
<td>clk_12m_inst/O</td>
</tr>
<tr>
<td>1.043</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>snd/cpu/u0/F_7_s1/CLK</td>
</tr>
<tr>
<td>1.275</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>snd/cpu/u0/F_7_s1/Q</td>
</tr>
<tr>
<td>1.748</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/mcode/n395_s22/I1</td>
</tr>
<tr>
<td>2.303</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/mcode/n395_s22/F</td>
</tr>
<tr>
<td>2.777</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/mcode/n395_s18/I1</td>
</tr>
<tr>
<td>2.880</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/mcode/n395_s18/O</td>
</tr>
<tr>
<td>3.354</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/mcode/n395_s16/I1</td>
</tr>
<tr>
<td>3.457</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>snd/cpu/u0/mcode/n395_s16/O</td>
</tr>
<tr>
<td>3.931</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/mcode/Set_Addr_To_Z_1_s18/I2</td>
</tr>
<tr>
<td>4.384</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/mcode/Set_Addr_To_Z_1_s18/F</td>
</tr>
<tr>
<td>4.858</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/mcode/Set_Addr_To_Z_1_s12/I0</td>
</tr>
<tr>
<td>5.375</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>snd/cpu/u0/mcode/Set_Addr_To_Z_1_s12/F</td>
</tr>
<tr>
<td>5.849</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/mcode/Set_Addr_To_Z_1_s23/I0</td>
</tr>
<tr>
<td>6.366</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>snd/cpu/u0/mcode/Set_Addr_To_Z_1_s23/F</td>
</tr>
<tr>
<td>6.840</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/mcode/Set_BusB_To_Z_2_s6/I2</td>
</tr>
<tr>
<td>7.293</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>snd/cpu/u0/mcode/Set_BusB_To_Z_2_s6/F</td>
</tr>
<tr>
<td>7.767</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/mcode/IncDec_16_Z[3]_1_s3/I3</td>
</tr>
<tr>
<td>8.139</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>snd/cpu/u0/mcode/IncDec_16_Z[3]_1_s3/F</td>
</tr>
<tr>
<td>8.613</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/RegAddrA_2_s9/I1</td>
</tr>
<tr>
<td>9.168</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>snd/cpu/u0/RegAddrA_2_s9/F</td>
</tr>
<tr>
<td>9.642</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/RegAddrA_2_s6/I0</td>
</tr>
<tr>
<td>10.159</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>snd/cpu/u0/RegAddrA_2_s6/F</td>
</tr>
<tr>
<td>10.633</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/RegAddrA_1_s14/I0</td>
</tr>
<tr>
<td>11.150</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>snd/cpu/u0/RegAddrA_1_s14/F</td>
</tr>
<tr>
<td>11.624</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/RegAddrA_0_s2/I1</td>
</tr>
<tr>
<td>12.179</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>snd/cpu/u0/RegAddrA_0_s2/F</td>
</tr>
<tr>
<td>12.653</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>snd/cpu/u0/Regs/RegsL[0]_RegsL[0]_0_0_s1/AD[0]</td>
</tr>
<tr>
<td>13.170</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>snd/cpu/u0/Regs/RegsL[0]_RegsL[0]_0_0_s1/DO[0]</td>
</tr>
<tr>
<td>13.644</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>snd/cpu/u0/ID16[0]_1_s/I0</td>
</tr>
<tr>
<td>14.193</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>snd/cpu/u0/ID16[0]_1_s/COUT</td>
</tr>
<tr>
<td>14.193</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>snd/cpu/u0/ID16[1]_1_s/CIN</td>
</tr>
<tr>
<td>14.663</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>snd/cpu/u0/ID16[1]_1_s/SUM</td>
</tr>
<tr>
<td>15.137</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>snd/cpu/u0/n1272_s/I1</td>
</tr>
<tr>
<td>15.707</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>snd/cpu/u0/n1272_s/COUT</td>
</tr>
<tr>
<td>15.707</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>snd/cpu/u0/n1271_s/CIN</td>
</tr>
<tr>
<td>16.177</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>snd/cpu/u0/n1271_s/SUM</td>
</tr>
<tr>
<td>16.651</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/n2218_s44/I0</td>
</tr>
<tr>
<td>17.168</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/n2218_s44/F</td>
</tr>
<tr>
<td>17.642</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/n2218_s37/I0</td>
</tr>
<tr>
<td>18.159</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/n2218_s37/F</td>
</tr>
<tr>
<td>18.633</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/n2218_s26/I1</td>
</tr>
<tr>
<td>19.188</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/n2218_s26/F</td>
</tr>
<tr>
<td>19.662</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/n2218_s18/I1</td>
</tr>
<tr>
<td>20.217</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/n2218_s18/F</td>
</tr>
<tr>
<td>20.691</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/n2218_s11/I0</td>
</tr>
<tr>
<td>21.208</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/n2218_s11/F</td>
</tr>
<tr>
<td>21.682</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/n2218_s8/I2</td>
</tr>
<tr>
<td>22.135</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/n2218_s8/F</td>
</tr>
<tr>
<td>22.609</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/F_2_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_12m_inst/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_12m_inst/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>663</td>
<td>clk_12m_inst/O</td>
</tr>
<tr>
<td>11.042</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>snd/cpu/u0/F_2_s1/CLK</td>
</tr>
<tr>
<td>11.007</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>snd/cpu/u0/F_2_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 65.468%; route: 0.360, 34.532%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 10.906, 50.570%; route: 10.428, 48.354%; tC2Q: 0.232, 1.076%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 65.468%; route: 0.360, 34.532%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.398</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.406</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.007</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/u0/F_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/u0/F_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m_inst/I[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m_inst/I[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_12m_inst/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_12m_inst/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>663</td>
<td>clk_12m_inst/O</td>
</tr>
<tr>
<td>1.043</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>snd/cpu/u0/F_7_s1/CLK</td>
</tr>
<tr>
<td>1.275</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>snd/cpu/u0/F_7_s1/Q</td>
</tr>
<tr>
<td>1.748</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/mcode/n395_s22/I1</td>
</tr>
<tr>
<td>2.303</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/mcode/n395_s22/F</td>
</tr>
<tr>
<td>2.777</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/mcode/n395_s18/I1</td>
</tr>
<tr>
<td>2.880</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/mcode/n395_s18/O</td>
</tr>
<tr>
<td>3.354</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/mcode/n395_s16/I1</td>
</tr>
<tr>
<td>3.457</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>snd/cpu/u0/mcode/n395_s16/O</td>
</tr>
<tr>
<td>3.931</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/mcode/Set_Addr_To_Z_1_s18/I2</td>
</tr>
<tr>
<td>4.384</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/mcode/Set_Addr_To_Z_1_s18/F</td>
</tr>
<tr>
<td>4.858</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/mcode/Set_Addr_To_Z_1_s12/I0</td>
</tr>
<tr>
<td>5.375</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>snd/cpu/u0/mcode/Set_Addr_To_Z_1_s12/F</td>
</tr>
<tr>
<td>5.849</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/mcode/Set_Addr_To_Z_1_s23/I0</td>
</tr>
<tr>
<td>6.366</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>snd/cpu/u0/mcode/Set_Addr_To_Z_1_s23/F</td>
</tr>
<tr>
<td>6.840</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/mcode/Set_BusB_To_Z_2_s6/I2</td>
</tr>
<tr>
<td>7.293</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>snd/cpu/u0/mcode/Set_BusB_To_Z_2_s6/F</td>
</tr>
<tr>
<td>7.767</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/mcode/IncDec_16_Z[3]_1_s3/I3</td>
</tr>
<tr>
<td>8.139</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>snd/cpu/u0/mcode/IncDec_16_Z[3]_1_s3/F</td>
</tr>
<tr>
<td>8.613</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/RegAddrA_2_s9/I1</td>
</tr>
<tr>
<td>9.168</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>snd/cpu/u0/RegAddrA_2_s9/F</td>
</tr>
<tr>
<td>9.642</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/RegAddrA_2_s6/I0</td>
</tr>
<tr>
<td>10.159</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>snd/cpu/u0/RegAddrA_2_s6/F</td>
</tr>
<tr>
<td>10.633</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/RegAddrA_1_s14/I0</td>
</tr>
<tr>
<td>11.150</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>snd/cpu/u0/RegAddrA_1_s14/F</td>
</tr>
<tr>
<td>11.624</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/RegAddrA_0_s2/I1</td>
</tr>
<tr>
<td>12.179</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>snd/cpu/u0/RegAddrA_0_s2/F</td>
</tr>
<tr>
<td>12.653</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>snd/cpu/u0/Regs/RegsL[0]_RegsL[0]_0_0_s1/AD[0]</td>
</tr>
<tr>
<td>13.170</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>snd/cpu/u0/Regs/RegsL[0]_RegsL[0]_0_0_s1/DO[0]</td>
</tr>
<tr>
<td>13.644</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>snd/cpu/u0/ID16[0]_1_s/I0</td>
</tr>
<tr>
<td>14.193</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>snd/cpu/u0/ID16[0]_1_s/COUT</td>
</tr>
<tr>
<td>14.193</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>snd/cpu/u0/ID16[1]_1_s/CIN</td>
</tr>
<tr>
<td>14.228</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>snd/cpu/u0/ID16[1]_1_s/COUT</td>
</tr>
<tr>
<td>14.228</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>snd/cpu/u0/ID16[2]_1_s/CIN</td>
</tr>
<tr>
<td>14.263</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/ID16[2]_1_s/COUT</td>
</tr>
<tr>
<td>14.263</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>snd/cpu/u0/ID16[3]_1_s/CIN</td>
</tr>
<tr>
<td>14.298</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/ID16[3]_1_s/COUT</td>
</tr>
<tr>
<td>14.298</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>snd/cpu/u0/ID16[4]_1_s/CIN</td>
</tr>
<tr>
<td>14.333</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/ID16[4]_1_s/COUT</td>
</tr>
<tr>
<td>14.333</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>snd/cpu/u0/ID16[5]_1_s/CIN</td>
</tr>
<tr>
<td>14.369</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/ID16[5]_1_s/COUT</td>
</tr>
<tr>
<td>14.369</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>snd/cpu/u0/ID16[6]_1_s/CIN</td>
</tr>
<tr>
<td>14.839</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>snd/cpu/u0/ID16[6]_1_s/SUM</td>
</tr>
<tr>
<td>15.313</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>snd/cpu/u0/n1265_s4/I1</td>
</tr>
<tr>
<td>15.883</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>snd/cpu/u0/n1265_s4/COUT</td>
</tr>
<tr>
<td>15.883</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>snd/cpu/u0/n1265_s5/CIN</td>
</tr>
<tr>
<td>15.918</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>snd/cpu/u0/n1265_s5/COUT</td>
</tr>
<tr>
<td>16.392</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/n2216_s12/I1</td>
</tr>
<tr>
<td>16.947</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/n2216_s12/F</td>
</tr>
<tr>
<td>17.421</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/n2216_s9/I1</td>
</tr>
<tr>
<td>17.976</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/n2216_s9/F</td>
</tr>
<tr>
<td>18.450</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/n2216_s6/I1</td>
</tr>
<tr>
<td>19.005</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/n2216_s6/F</td>
</tr>
<tr>
<td>19.479</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/n2216_s4/I2</td>
</tr>
<tr>
<td>19.932</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/n2216_s4/F</td>
</tr>
<tr>
<td>20.406</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/F_4_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_12m_inst/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_12m_inst/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>663</td>
<td>clk_12m_inst/O</td>
</tr>
<tr>
<td>11.042</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>snd/cpu/u0/F_4_s1/CLK</td>
</tr>
<tr>
<td>11.007</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>snd/cpu/u0/F_4_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 65.468%; route: 0.360, 34.532%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 9.651, 49.843%; route: 9.480, 48.959%; tC2Q: 0.232, 1.198%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 65.468%; route: 0.360, 34.532%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.360</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.007</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/u0/F_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/u0/F_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m_inst/I[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m_inst/I[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_12m_inst/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_12m_inst/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>663</td>
<td>clk_12m_inst/O</td>
</tr>
<tr>
<td>1.043</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>snd/cpu/u0/F_7_s1/CLK</td>
</tr>
<tr>
<td>1.275</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>snd/cpu/u0/F_7_s1/Q</td>
</tr>
<tr>
<td>1.748</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/mcode/n395_s22/I1</td>
</tr>
<tr>
<td>2.303</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/mcode/n395_s22/F</td>
</tr>
<tr>
<td>2.777</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/mcode/n395_s18/I1</td>
</tr>
<tr>
<td>2.880</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/mcode/n395_s18/O</td>
</tr>
<tr>
<td>3.354</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/mcode/n395_s16/I1</td>
</tr>
<tr>
<td>3.457</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>snd/cpu/u0/mcode/n395_s16/O</td>
</tr>
<tr>
<td>3.931</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/mcode/Set_Addr_To_Z_1_s18/I2</td>
</tr>
<tr>
<td>4.384</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/mcode/Set_Addr_To_Z_1_s18/F</td>
</tr>
<tr>
<td>4.858</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/mcode/Set_Addr_To_Z_1_s12/I0</td>
</tr>
<tr>
<td>5.375</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>snd/cpu/u0/mcode/Set_Addr_To_Z_1_s12/F</td>
</tr>
<tr>
<td>5.849</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/mcode/Set_Addr_To_Z_1_s23/I0</td>
</tr>
<tr>
<td>6.366</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>snd/cpu/u0/mcode/Set_Addr_To_Z_1_s23/F</td>
</tr>
<tr>
<td>6.840</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/mcode/Set_BusB_To_Z_2_s6/I2</td>
</tr>
<tr>
<td>7.293</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>snd/cpu/u0/mcode/Set_BusB_To_Z_2_s6/F</td>
</tr>
<tr>
<td>7.767</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/mcode/IncDec_16_Z[3]_1_s3/I3</td>
</tr>
<tr>
<td>8.139</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>snd/cpu/u0/mcode/IncDec_16_Z[3]_1_s3/F</td>
</tr>
<tr>
<td>8.613</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/RegAddrA_2_s9/I1</td>
</tr>
<tr>
<td>9.168</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>snd/cpu/u0/RegAddrA_2_s9/F</td>
</tr>
<tr>
<td>9.642</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/RegAddrA_2_s6/I0</td>
</tr>
<tr>
<td>10.159</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>snd/cpu/u0/RegAddrA_2_s6/F</td>
</tr>
<tr>
<td>10.633</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/RegAddrA_1_s14/I0</td>
</tr>
<tr>
<td>11.150</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>snd/cpu/u0/RegAddrA_1_s14/F</td>
</tr>
<tr>
<td>11.624</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/RegAddrA_0_s2/I1</td>
</tr>
<tr>
<td>12.179</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>snd/cpu/u0/RegAddrA_0_s2/F</td>
</tr>
<tr>
<td>12.653</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>snd/cpu/u0/Regs/RegsL[0]_RegsL[0]_0_0_s1/AD[0]</td>
</tr>
<tr>
<td>13.170</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>snd/cpu/u0/Regs/RegsL[0]_RegsL[0]_0_0_s1/DO[0]</td>
</tr>
<tr>
<td>13.644</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>snd/cpu/u0/ID16[0]_1_s/I0</td>
</tr>
<tr>
<td>14.193</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>snd/cpu/u0/ID16[0]_1_s/COUT</td>
</tr>
<tr>
<td>14.193</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>snd/cpu/u0/ID16[1]_1_s/CIN</td>
</tr>
<tr>
<td>14.228</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>snd/cpu/u0/ID16[1]_1_s/COUT</td>
</tr>
<tr>
<td>14.228</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>snd/cpu/u0/ID16[2]_1_s/CIN</td>
</tr>
<tr>
<td>14.263</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/ID16[2]_1_s/COUT</td>
</tr>
<tr>
<td>14.263</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>snd/cpu/u0/ID16[3]_1_s/CIN</td>
</tr>
<tr>
<td>14.298</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/ID16[3]_1_s/COUT</td>
</tr>
<tr>
<td>14.298</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>snd/cpu/u0/ID16[4]_1_s/CIN</td>
</tr>
<tr>
<td>14.333</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/ID16[4]_1_s/COUT</td>
</tr>
<tr>
<td>14.333</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>snd/cpu/u0/ID16[5]_1_s/CIN</td>
</tr>
<tr>
<td>14.369</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/ID16[5]_1_s/COUT</td>
</tr>
<tr>
<td>14.369</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>snd/cpu/u0/ID16[6]_1_s/CIN</td>
</tr>
<tr>
<td>14.839</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>snd/cpu/u0/ID16[6]_1_s/SUM</td>
</tr>
<tr>
<td>15.313</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>snd/cpu/u0/n1265_s4/I1</td>
</tr>
<tr>
<td>15.883</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>snd/cpu/u0/n1265_s4/COUT</td>
</tr>
<tr>
<td>15.883</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>snd/cpu/u0/n1265_s5/CIN</td>
</tr>
<tr>
<td>15.918</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>snd/cpu/u0/n1265_s5/COUT</td>
</tr>
<tr>
<td>16.392</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/n2220_s10/I2</td>
</tr>
<tr>
<td>16.845</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/n2220_s10/F</td>
</tr>
<tr>
<td>17.319</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/n2220_s7/I1</td>
</tr>
<tr>
<td>17.874</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/n2220_s7/F</td>
</tr>
<tr>
<td>18.348</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/n2220_s6/I0</td>
</tr>
<tr>
<td>18.865</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/n2220_s6/F</td>
</tr>
<tr>
<td>19.339</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/n2220_s5/I1</td>
</tr>
<tr>
<td>19.894</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/n2220_s5/F</td>
</tr>
<tr>
<td>20.368</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/F_0_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_12m_inst/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_12m_inst/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>663</td>
<td>clk_12m_inst/O</td>
</tr>
<tr>
<td>11.042</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>snd/cpu/u0/F_0_s1/CLK</td>
</tr>
<tr>
<td>11.007</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>snd/cpu/u0/F_0_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 65.468%; route: 0.360, 34.532%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 9.613, 49.744%; route: 9.480, 49.055%; tC2Q: 0.232, 1.201%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 65.468%; route: 0.360, 34.532%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.434</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.442</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.007</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/u0/F_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/u0/IncDecZ_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m_inst/I[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m_inst/I[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_12m_inst/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_12m_inst/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>663</td>
<td>clk_12m_inst/O</td>
</tr>
<tr>
<td>1.043</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>snd/cpu/u0/F_7_s1/CLK</td>
</tr>
<tr>
<td>1.275</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>snd/cpu/u0/F_7_s1/Q</td>
</tr>
<tr>
<td>1.748</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/mcode/n395_s22/I1</td>
</tr>
<tr>
<td>2.303</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/mcode/n395_s22/F</td>
</tr>
<tr>
<td>2.777</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/mcode/n395_s18/I1</td>
</tr>
<tr>
<td>2.880</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/mcode/n395_s18/O</td>
</tr>
<tr>
<td>3.354</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/mcode/n395_s16/I1</td>
</tr>
<tr>
<td>3.457</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>snd/cpu/u0/mcode/n395_s16/O</td>
</tr>
<tr>
<td>3.931</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/mcode/Set_Addr_To_Z_1_s18/I2</td>
</tr>
<tr>
<td>4.384</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/mcode/Set_Addr_To_Z_1_s18/F</td>
</tr>
<tr>
<td>4.858</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/mcode/Set_Addr_To_Z_1_s12/I0</td>
</tr>
<tr>
<td>5.375</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>snd/cpu/u0/mcode/Set_Addr_To_Z_1_s12/F</td>
</tr>
<tr>
<td>5.849</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/mcode/Set_Addr_To_Z_1_s23/I0</td>
</tr>
<tr>
<td>6.366</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>snd/cpu/u0/mcode/Set_Addr_To_Z_1_s23/F</td>
</tr>
<tr>
<td>6.840</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/mcode/Set_BusB_To_Z_2_s6/I2</td>
</tr>
<tr>
<td>7.293</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>snd/cpu/u0/mcode/Set_BusB_To_Z_2_s6/F</td>
</tr>
<tr>
<td>7.767</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/mcode/IncDec_16_Z[3]_1_s3/I3</td>
</tr>
<tr>
<td>8.139</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>snd/cpu/u0/mcode/IncDec_16_Z[3]_1_s3/F</td>
</tr>
<tr>
<td>8.613</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/RegAddrA_2_s9/I1</td>
</tr>
<tr>
<td>9.168</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>snd/cpu/u0/RegAddrA_2_s9/F</td>
</tr>
<tr>
<td>9.642</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/RegAddrA_2_s6/I0</td>
</tr>
<tr>
<td>10.159</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>snd/cpu/u0/RegAddrA_2_s6/F</td>
</tr>
<tr>
<td>10.633</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/RegAddrA_1_s14/I0</td>
</tr>
<tr>
<td>11.150</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>snd/cpu/u0/RegAddrA_1_s14/F</td>
</tr>
<tr>
<td>11.624</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/RegAddrA_0_s2/I1</td>
</tr>
<tr>
<td>12.179</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>snd/cpu/u0/RegAddrA_0_s2/F</td>
</tr>
<tr>
<td>12.653</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>snd/cpu/u0/Regs/RegsL[0]_RegsL[0]_0_0_s1/AD[0]</td>
</tr>
<tr>
<td>13.170</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>snd/cpu/u0/Regs/RegsL[0]_RegsL[0]_0_0_s1/DO[0]</td>
</tr>
<tr>
<td>13.644</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>snd/cpu/u0/ID16[0]_1_s/I0</td>
</tr>
<tr>
<td>14.193</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>snd/cpu/u0/ID16[0]_1_s/COUT</td>
</tr>
<tr>
<td>14.193</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>snd/cpu/u0/ID16[1]_1_s/CIN</td>
</tr>
<tr>
<td>14.228</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>snd/cpu/u0/ID16[1]_1_s/COUT</td>
</tr>
<tr>
<td>14.228</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>snd/cpu/u0/ID16[2]_1_s/CIN</td>
</tr>
<tr>
<td>14.263</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/ID16[2]_1_s/COUT</td>
</tr>
<tr>
<td>14.263</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>snd/cpu/u0/ID16[3]_1_s/CIN</td>
</tr>
<tr>
<td>14.298</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/ID16[3]_1_s/COUT</td>
</tr>
<tr>
<td>14.298</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>snd/cpu/u0/ID16[4]_1_s/CIN</td>
</tr>
<tr>
<td>14.333</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/ID16[4]_1_s/COUT</td>
</tr>
<tr>
<td>14.333</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>snd/cpu/u0/ID16[5]_1_s/CIN</td>
</tr>
<tr>
<td>14.369</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/ID16[5]_1_s/COUT</td>
</tr>
<tr>
<td>14.369</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>snd/cpu/u0/ID16[6]_1_s/CIN</td>
</tr>
<tr>
<td>14.404</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/ID16[6]_1_s/COUT</td>
</tr>
<tr>
<td>14.404</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>snd/cpu/u0/ID16[7]_1_s/CIN</td>
</tr>
<tr>
<td>14.439</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/ID16[7]_1_s/COUT</td>
</tr>
<tr>
<td>14.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>snd/cpu/u0/ID16[8]_1_s/CIN</td>
</tr>
<tr>
<td>14.474</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/ID16[8]_1_s/COUT</td>
</tr>
<tr>
<td>14.474</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>snd/cpu/u0/ID16[9]_1_s/CIN</td>
</tr>
<tr>
<td>14.509</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/ID16[9]_1_s/COUT</td>
</tr>
<tr>
<td>14.509</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>snd/cpu/u0/ID16[10]_1_s/CIN</td>
</tr>
<tr>
<td>14.545</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/ID16[10]_1_s/COUT</td>
</tr>
<tr>
<td>14.545</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>snd/cpu/u0/ID16[11]_1_s/CIN</td>
</tr>
<tr>
<td>14.580</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/ID16[11]_1_s/COUT</td>
</tr>
<tr>
<td>14.580</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>snd/cpu/u0/ID16[12]_1_s/CIN</td>
</tr>
<tr>
<td>14.615</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/ID16[12]_1_s/COUT</td>
</tr>
<tr>
<td>14.615</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>snd/cpu/u0/ID16[13]_1_s/CIN</td>
</tr>
<tr>
<td>15.085</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>snd/cpu/u0/ID16[13]_1_s/SUM</td>
</tr>
<tr>
<td>15.559</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/n2719_s5/I1</td>
</tr>
<tr>
<td>16.114</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/n2719_s5/F</td>
</tr>
<tr>
<td>16.588</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/n2719_s1/I2</td>
</tr>
<tr>
<td>17.041</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/n2719_s1/F</td>
</tr>
<tr>
<td>17.515</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/n2719_s0/I2</td>
</tr>
<tr>
<td>17.968</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/n2719_s0/F</td>
</tr>
<tr>
<td>18.442</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/IncDecZ_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_12m_inst/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_12m_inst/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>663</td>
<td>clk_12m_inst/O</td>
</tr>
<tr>
<td>11.042</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>snd/cpu/u0/IncDecZ_s1/CLK</td>
</tr>
<tr>
<td>11.007</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>snd/cpu/u0/IncDecZ_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 65.468%; route: 0.360, 34.532%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 8.635, 49.631%; route: 8.532, 49.036%; tC2Q: 0.232, 1.333%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 65.468%; route: 0.360, 34.532%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.432</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.007</td>
</tr>
<tr>
<td class="label">From</td>
<td>snd/cpu/u0/BusB_0_s35</td>
</tr>
<tr>
<td class="label">To</td>
<td>snd/cpu/u0/F_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m_inst/I[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m_inst/I[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_12m_inst/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_12m_inst/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>663</td>
<td>clk_12m_inst/O</td>
</tr>
<tr>
<td>1.043</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>snd/cpu/u0/BusB_0_s35/CLK</td>
</tr>
<tr>
<td>1.275</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>snd/cpu/u0/BusB_0_s35/Q</td>
</tr>
<tr>
<td>1.748</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/mcode/Set_BusB_To_Z_0_s8/I1</td>
</tr>
<tr>
<td>2.303</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>snd/cpu/u0/mcode/Set_BusB_To_Z_0_s8/F</td>
</tr>
<tr>
<td>2.777</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/mcode/Set_BusB_To_Z_0_s2/I1</td>
</tr>
<tr>
<td>3.332</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/mcode/Set_BusB_To_Z_0_s2/F</td>
</tr>
<tr>
<td>3.806</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/mcode/Set_BusB_To_Z_0_s0/I1</td>
</tr>
<tr>
<td>4.361</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>snd/cpu/u0/mcode/Set_BusB_To_Z_0_s0/F</td>
</tr>
<tr>
<td>4.835</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/mcode/Set_BusB_To_Z_0_s/I0</td>
</tr>
<tr>
<td>5.352</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>snd/cpu/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>5.826</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/n3367_s19/I2</td>
</tr>
<tr>
<td>6.280</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/n3367_s19/F</td>
</tr>
<tr>
<td>6.753</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/alu/n23_s13/I1</td>
</tr>
<tr>
<td>7.308</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/alu/n23_s13/F</td>
</tr>
<tr>
<td>7.782</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/alu/n23_s3/I1</td>
</tr>
<tr>
<td>8.337</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>snd/cpu/u0/alu/n23_s3/F</td>
</tr>
<tr>
<td>8.811</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/alu/n23_s15/I3</td>
</tr>
<tr>
<td>9.182</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/alu/n23_s15/F</td>
</tr>
<tr>
<td>9.656</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>snd/cpu/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>10.226</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>snd/cpu/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>10.226</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>snd/cpu/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>10.262</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>snd/cpu/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>10.262</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>snd/cpu/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>10.297</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>10.297</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>snd/cpu/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>10.332</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>snd/cpu/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>10.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>snd/cpu/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>10.367</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>10.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>snd/cpu/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>10.403</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>10.403</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>snd/cpu/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>10.438</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>snd/cpu/u0/alu/Q_v_6_s/COUT</td>
</tr>
<tr>
<td>10.912</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/n2037_s50/I2</td>
</tr>
<tr>
<td>11.365</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/n2037_s50/F</td>
</tr>
<tr>
<td>11.839</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/n2037_s25/I2</td>
</tr>
<tr>
<td>12.292</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/n2037_s25/F</td>
</tr>
<tr>
<td>12.766</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/n2037_s11/I3</td>
</tr>
<tr>
<td>13.137</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>snd/cpu/u0/n2037_s11/F</td>
</tr>
<tr>
<td>13.611</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/n2213_s13/I3</td>
</tr>
<tr>
<td>13.982</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>snd/cpu/u0/n2213_s13/F</td>
</tr>
<tr>
<td>14.456</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/n2181_s15/I2</td>
</tr>
<tr>
<td>14.909</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>snd/cpu/u0/n2181_s15/F</td>
</tr>
<tr>
<td>15.383</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/n2181_s8/I0</td>
</tr>
<tr>
<td>15.900</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/n2181_s8/F</td>
</tr>
<tr>
<td>16.374</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/n2181_s4/I1</td>
</tr>
<tr>
<td>16.929</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>snd/cpu/u0/n2181_s4/F</td>
</tr>
<tr>
<td>17.403</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/n2213_s6/I1</td>
</tr>
<tr>
<td>17.958</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/n2213_s6/F</td>
</tr>
<tr>
<td>18.432</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>snd/cpu/u0/F_7_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_12m_inst/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_12m_inst/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>663</td>
<td>clk_12m_inst/O</td>
</tr>
<tr>
<td>11.042</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>snd/cpu/u0/F_7_s1/CLK</td>
</tr>
<tr>
<td>11.007</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>snd/cpu/u0/F_7_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 65.468%; route: 0.360, 34.532%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 8.625, 49.601%; route: 8.532, 49.065%; tC2Q: 0.232, 1.334%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 65.468%; route: 0.360, 34.532%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
