# mips
a simple mips cpu design using verilog

![数据通路](https://github.com/WanderInTheRain/mips/assets/90696648/c71f1cfc-2df0-4bd7-a21c-610840e8b748)
