module FullAdder(input logic [2:0]vec_in,output logic [1:0]vec_out);
    assign vec_out[0] = vec_in[0] ^ vec_in[1] ^ vec_in[2];
    assign vec_out[1] = (vec_in[0] ^ vec_in[1]) ? vec_in[2] : vec_in[1];
endmodule

module FullAdder_testbench();
    logic [2:0]vec_in;
    logic [1:0]vec_out;
    integer i;

    FullAdder DUT(vec_in, vec_out);
    initial 
    begin
        $display("a:b:ci    s:c0");    
    end

    initial 
    begin
        for(i = 0; i < 8; i++)
        begin
            $monitor("%b    %b",vec_in,vec_out);
            vec_in = i;#10;
        end
    end
endmodule