Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Dec 10 18:52:36 2024
| Host         : ECE-PHO115-25 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file vga_top_control_sets_placed.rpt
| Design       : vga_top
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    17 |
|    Minimum number of control sets                        |    17 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    66 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    17 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     5 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              25 |           14 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              53 |           13 |
| Yes          | No                    | No                     |              88 |           29 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              48 |           14 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------------+------------------------------+------------------+----------------+--------------+
|  Clock Signal  |              Enable Signal              |       Set/Reset Signal       | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-----------------------------------------+------------------------------+------------------+----------------+--------------+
|  newClk_BUFG   | acl/cs_i_1_n_0                          |                              |                1 |              1 |         1.00 |
|  newClk_BUFG   | acl/mosi_i_1_n_0                        |                              |                1 |              1 |         1.00 |
| ~newClk_BUFG   |                                         |                              |                1 |              2 |         2.00 |
|  newClk_BUFG   | vga_con/widthPos[9]_i_1_n_0             |                              |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | ltrd/letter1[5]_i_1_n_0                 |                              |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | ltrd/letter2[5]_i_1_n_0                 |                              |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | ltrd/letter3[5]_i_1_n_0                 |                              |                4 |              6 |         1.50 |
|  newClk_BUFG   | vga_con/widthPos[9]_i_1_n_0             | vga_con/heightPos            |                2 |              6 |         3.00 |
|  newClk_BUFG   | acl/FSM_sequential_state_reg[6]_i_1_n_0 |                              |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG |                                         |                              |                5 |             10 |         2.00 |
|  newClk_BUFG   |                                         | vga_con/widthPos[9]_i_1_n_0  |                3 |             10 |         3.33 |
|  newClk_BUFG   |                                         | vga_con/ledOn                |                2 |             12 |         6.00 |
|  newClk_BUFG   |                                         |                              |                8 |             13 |         1.62 |
|  clk_IBUF_BUFG | debDEL/counter                          | debDEL/counter[0]_i_1__1_n_0 |                6 |             21 |         3.50 |
|  clk_IBUF_BUFG | debEN/counter                           | debEN/counter[0]_i_1__0_n_0  |                6 |             21 |         3.50 |
|  newClk_BUFG   |                                         | acl/counter[31]_i_1_n_0      |                8 |             31 |         3.88 |
|  newClk_BUFG   | ltrd/E[0]                               |                              |               14 |             57 |         4.07 |
+----------------+-----------------------------------------+------------------------------+------------------+----------------+--------------+


