#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu Jun 19 10:39:10 2025
# Process ID         : 86342
# Current directory  : /home/wangjiakun/Development/emperor_soc/hardware/emperor.runs/impl_1
# Command line       : vivado -log top_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top_wrapper.tcl -notrace
# Log file           : /home/wangjiakun/Development/emperor_soc/hardware/emperor.runs/impl_1/top_wrapper.vdi
# Journal file       : /home/wangjiakun/Development/emperor_soc/hardware/emperor.runs/impl_1/vivado.jou
# Running On         : wangjiakun-Inspiron-14-Plus-7430
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.1 LTS
# Processor Detail   : 13th Gen Intel(R) Core(TM) i7-13620H
# CPU Frequency      : 468.763 MHz
# CPU Physical cores : 10
# CPU Logical cores  : 16
# Host memory        : 16437 MB
# Swap memory        : 4294 MB
# Total Virtual      : 20732 MB
# Available Virtual  : 8850 MB
#-----------------------------------------------------------
source top_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
Command: link_design -top top_wrapper -part xc7a200tfbg676-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Project 1-454] Reading design checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_axi_smc_1/top_axi_smc_1.dcp' for cell 'top_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_axi_uartlite_0_0/top_axi_uartlite_0_0.dcp' for cell 'top_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_clk_wiz_2/top_clk_wiz_2.dcp' for cell 'top_i/clk_wiz'
INFO: [Project 1-454] Reading design checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_mdm_1_0/top_mdm_1_0.dcp' for cell 'top_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_microblaze_riscv_0_0/top_microblaze_riscv_0_0.dcp' for cell 'top_i/microblaze_riscv_0'
INFO: [Project 1-454] Reading design checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_rst_clk_wiz_100M_1/top_rst_clk_wiz_100M_1.dcp' for cell 'top_i/rst_clk_wiz_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_dlmb_bram_if_cntlr_0/top_dlmb_bram_if_cntlr_0.dcp' for cell 'top_i/microblaze_riscv_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_dlmb_v10_0/top_dlmb_v10_0.dcp' for cell 'top_i/microblaze_riscv_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_ilmb_bram_if_cntlr_0/top_ilmb_bram_if_cntlr_0.dcp' for cell 'top_i/microblaze_riscv_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_ilmb_v10_0/top_ilmb_v10_0.dcp' for cell 'top_i/microblaze_riscv_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_lmb_bram_0/top_lmb_bram_0.dcp' for cell 'top_i/microblaze_riscv_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1799.004 ; gain = 0.000 ; free physical = 250 ; free virtual = 7634
INFO: [Netlist 29-17] Analyzing 157 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_axi_uartlite_0_0/top_axi_uartlite_0_0_board.xdc] for cell 'top_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_axi_uartlite_0_0/top_axi_uartlite_0_0_board.xdc] for cell 'top_i/axi_uartlite_0/U0'
Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_axi_uartlite_0_0/top_axi_uartlite_0_0.xdc] for cell 'top_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_axi_uartlite_0_0/top_axi_uartlite_0_0.xdc] for cell 'top_i/axi_uartlite_0/U0'
Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_clk_wiz_2/top_clk_wiz_2_board.xdc] for cell 'top_i/clk_wiz/inst'
Finished Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_clk_wiz_2/top_clk_wiz_2_board.xdc] for cell 'top_i/clk_wiz/inst'
Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_clk_wiz_2/top_clk_wiz_2.xdc] for cell 'top_i/clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_clk_wiz_2/top_clk_wiz_2.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_clk_wiz_2/top_clk_wiz_2.xdc:54]
Finished Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_clk_wiz_2/top_clk_wiz_2.xdc] for cell 'top_i/clk_wiz/inst'
Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_microblaze_riscv_0_0/top_microblaze_riscv_0_0.xdc] for cell 'top_i/microblaze_riscv_0/U0'
Finished Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_microblaze_riscv_0_0/top_microblaze_riscv_0_0.xdc] for cell 'top_i/microblaze_riscv_0/U0'
Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_rst_clk_wiz_100M_1/top_rst_clk_wiz_100M_1_board.xdc] for cell 'top_i/rst_clk_wiz_100M/U0'
Finished Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_rst_clk_wiz_100M_1/top_rst_clk_wiz_100M_1_board.xdc] for cell 'top_i/rst_clk_wiz_100M/U0'
Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_rst_clk_wiz_100M_1/top_rst_clk_wiz_100M_1.xdc] for cell 'top_i/rst_clk_wiz_100M/U0'
Finished Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_rst_clk_wiz_100M_1/top_rst_clk_wiz_100M_1.xdc] for cell 'top_i/rst_clk_wiz_100M/U0'
Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_axi_smc_1/bd_0/ip/ip_1/bd_74fb_psr_aclk_0_board.xdc] for cell 'top_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_axi_smc_1/bd_0/ip/ip_1/bd_74fb_psr_aclk_0_board.xdc] for cell 'top_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_axi_smc_1/bd_0/ip/ip_1/bd_74fb_psr_aclk_0.xdc] for cell 'top_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_axi_smc_1/bd_0/ip/ip_1/bd_74fb_psr_aclk_0.xdc] for cell 'top_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_axi_smc_1/smartconnect.xdc] for cell 'top_i/axi_smc/inst'
Finished Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_axi_smc_1/smartconnect.xdc] for cell 'top_i/axi_smc/inst'
Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_mdm_1_0/top_mdm_1_0.xdc] for cell 'top_i/mdm_1/U0'
Finished Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_mdm_1_0/top_mdm_1_0.xdc] for cell 'top_i/mdm_1/U0'
INFO: [Project 1-1714] 14 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'top_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_microblaze_riscv_0_0/data/riscv_bootloop.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2597.430 ; gain = 0.000 ; free physical = 154 ; free virtual = 6937
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 64 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 48 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances

25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2597.430 ; gain = 1052.957 ; free physical = 154 ; free virtual = 6937
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2614.102 ; gain = 16.672 ; free physical = 180 ; free virtual = 6930

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 143aa15b6

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2646.914 ; gain = 32.812 ; free physical = 167 ; free virtual = 6917

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 143aa15b6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2962.812 ; gain = 0.000 ; free physical = 206 ; free virtual = 6532

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 143aa15b6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2962.812 ; gain = 0.000 ; free physical = 206 ; free virtual = 6531
Phase 1 Initialization | Checksum: 143aa15b6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2962.812 ; gain = 0.000 ; free physical = 206 ; free virtual = 6531

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 143aa15b6

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2962.812 ; gain = 0.000 ; free physical = 207 ; free virtual = 6532

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 143aa15b6

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2962.812 ; gain = 0.000 ; free physical = 207 ; free virtual = 6532
Phase 2 Timer Update And Timing Data Collection | Checksum: 143aa15b6

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2962.812 ; gain = 0.000 ; free physical = 207 ; free virtual = 6532

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 10 inverter(s) to 31 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1ddb5303f

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2962.812 ; gain = 0.000 ; free physical = 206 ; free virtual = 6531
Retarget | Checksum: 1ddb5303f
INFO: [Opt 31-389] Phase Retarget created 36 cells and removed 88 cells
INFO: [Opt 31-1021] In phase Retarget, 23 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 227fa0f17

Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2962.812 ; gain = 0.000 ; free physical = 206 ; free virtual = 6531
Constant propagation | Checksum: 227fa0f17
INFO: [Opt 31-389] Phase Constant propagation created 4 cells and removed 87 cells
INFO: [Opt 31-1021] In phase Constant propagation, 21 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2962.812 ; gain = 0.000 ; free physical = 181 ; free virtual = 6524
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2962.812 ; gain = 0.000 ; free physical = 183 ; free virtual = 6526
Phase 5 Sweep | Checksum: 1f8cd4613

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2962.812 ; gain = 0.000 ; free physical = 183 ; free virtual = 6526
Sweep | Checksum: 1f8cd4613
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 127 cells
INFO: [Opt 31-1021] In phase Sweep, 26 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG top_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst to drive 51 load(s) on clock net top_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 6 BUFG optimization | Checksum: 204f5d0e1

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2994.828 ; gain = 32.016 ; free physical = 182 ; free virtual = 6526
BUFG optimization | Checksum: 204f5d0e1
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 204f5d0e1

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.5 . Memory (MB): peak = 2994.828 ; gain = 32.016 ; free physical = 182 ; free virtual = 6526
Shift Register Optimization | Checksum: 204f5d0e1
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1aae951e1

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2994.828 ; gain = 32.016 ; free physical = 183 ; free virtual = 6526
Post Processing Netlist | Checksum: 1aae951e1
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 21 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: f871ba87

Time (s): cpu = 00:00:00.9 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2994.828 ; gain = 32.016 ; free physical = 183 ; free virtual = 6526

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2994.828 ; gain = 0.000 ; free physical = 183 ; free virtual = 6526
Phase 9.2 Verifying Netlist Connectivity | Checksum: f871ba87

Time (s): cpu = 00:00:00.9 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2994.828 ; gain = 32.016 ; free physical = 183 ; free virtual = 6526
Phase 9 Finalization | Checksum: f871ba87

Time (s): cpu = 00:00:00.9 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2994.828 ; gain = 32.016 ; free physical = 183 ; free virtual = 6526
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              36  |              88  |                                             23  |
|  Constant propagation         |               4  |              87  |                                             21  |
|  Sweep                        |               1  |             127  |                                             26  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             21  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: f871ba87

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2994.828 ; gain = 32.016 ; free physical = 183 ; free virtual = 6526

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 4 newly gated: 0 Total Ports: 8
Ending PowerOpt Patch Enables Task | Checksum: 19d4b6d98

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3244.703 ; gain = 0.000 ; free physical = 271 ; free virtual = 6496
Ending Power Optimization Task | Checksum: 19d4b6d98

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.85 . Memory (MB): peak = 3244.703 ; gain = 249.875 ; free physical = 271 ; free virtual = 6496

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 19d4b6d98

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3244.703 ; gain = 0.000 ; free physical = 271 ; free virtual = 6496

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3244.703 ; gain = 0.000 ; free physical = 271 ; free virtual = 6496
Ending Netlist Obfuscation Task | Checksum: 277fb6cfe

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3244.703 ; gain = 0.000 ; free physical = 271 ; free virtual = 6496
INFO: [Common 17-83] Releasing license: Implementation
57 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Vivado 12-24828] Executing command : report_drc -file top_wrapper_drc_opted.rpt -pb top_wrapper_drc_opted.pb -rpx top_wrapper_drc_opted.rpx
Command: report_drc -file top_wrapper_drc_opted.rpt -pb top_wrapper_drc_opted.pb -rpx top_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/wangjiakun/Development/emperor_soc/hardware/emperor.runs/impl_1/top_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3244.703 ; gain = 0.000 ; free physical = 183 ; free virtual = 6471
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3244.703 ; gain = 0.000 ; free physical = 183 ; free virtual = 6471
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3244.703 ; gain = 0.000 ; free physical = 181 ; free virtual = 6469
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3244.703 ; gain = 0.000 ; free physical = 180 ; free virtual = 6468
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3244.703 ; gain = 0.000 ; free physical = 180 ; free virtual = 6468
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3244.703 ; gain = 0.000 ; free physical = 179 ; free virtual = 6467
Write Physdb Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3244.703 ; gain = 0.000 ; free physical = 179 ; free virtual = 6467
INFO: [Common 17-1381] The checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.runs/impl_1/top_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3244.703 ; gain = 0.000 ; free physical = 311 ; free virtual = 6397
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 183b8eb22

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3244.703 ; gain = 0.000 ; free physical = 311 ; free virtual = 6397
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3244.703 ; gain = 0.000 ; free physical = 311 ; free virtual = 6397

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 24905e184

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3244.703 ; gain = 0.000 ; free physical = 265 ; free virtual = 6386

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 33a1a402a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.66 . Memory (MB): peak = 3244.703 ; gain = 0.000 ; free physical = 192 ; free virtual = 6393

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 33a1a402a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3244.703 ; gain = 0.000 ; free physical = 192 ; free virtual = 6393
Phase 1 Placer Initialization | Checksum: 33a1a402a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.68 . Memory (MB): peak = 3244.703 ; gain = 0.000 ; free physical = 192 ; free virtual = 6393

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 32cc948f9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.87 . Memory (MB): peak = 3244.703 ; gain = 0.000 ; free physical = 330 ; free virtual = 6422

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 26effa1ec

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3244.703 ; gain = 0.000 ; free physical = 296 ; free virtual = 6423

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 26effa1ec

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3244.703 ; gain = 0.000 ; free physical = 289 ; free virtual = 6421

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 235903ef4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 3244.703 ; gain = 0.000 ; free physical = 274 ; free virtual = 6378

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 235903ef4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 3244.703 ; gain = 0.000 ; free physical = 366 ; free virtual = 6380

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 84 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 36 nets or LUTs. Breaked 0 LUT, combined 36 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3244.703 ; gain = 0.000 ; free physical = 366 ; free virtual = 6380

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             36  |                    36  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             36  |                    36  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 242de8627

Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 3244.703 ; gain = 0.000 ; free physical = 366 ; free virtual = 6380
Phase 2.5 Global Place Phase2 | Checksum: 2b5e6a17d

Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 3244.703 ; gain = 0.000 ; free physical = 365 ; free virtual = 6380
Phase 2 Global Placement | Checksum: 2b5e6a17d

Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 3244.703 ; gain = 0.000 ; free physical = 365 ; free virtual = 6380

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2f92c1af6

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 3244.703 ; gain = 0.000 ; free physical = 466 ; free virtual = 6374

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 285062a0b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 3244.703 ; gain = 0.000 ; free physical = 470 ; free virtual = 6378

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 24d7e881b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 3244.703 ; gain = 0.000 ; free physical = 469 ; free virtual = 6377

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 23299f4d3

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 3244.703 ; gain = 0.000 ; free physical = 469 ; free virtual = 6377

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1b4f9b1e4

Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 3244.703 ; gain = 0.000 ; free physical = 469 ; free virtual = 6377

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1a2953f6e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 3244.703 ; gain = 0.000 ; free physical = 469 ; free virtual = 6377

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 2316cf367

Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 3244.703 ; gain = 0.000 ; free physical = 469 ; free virtual = 6377
Phase 3 Detail Placement | Checksum: 2316cf367

Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 3244.703 ; gain = 0.000 ; free physical = 469 ; free virtual = 6377

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1ba992d01

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.813 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 202b55de1

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3244.703 ; gain = 0.000 ; free physical = 468 ; free virtual = 6376
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1f36ad82d

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3244.703 ; gain = 0.000 ; free physical = 468 ; free virtual = 6376
Phase 4.1.1.1 BUFG Insertion | Checksum: 1ba992d01

Time (s): cpu = 00:00:22 ; elapsed = 00:00:06 . Memory (MB): peak = 3244.703 ; gain = 0.000 ; free physical = 468 ; free virtual = 6376

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.813. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 16af43b6c

Time (s): cpu = 00:00:22 ; elapsed = 00:00:06 . Memory (MB): peak = 3244.703 ; gain = 0.000 ; free physical = 468 ; free virtual = 6376

Time (s): cpu = 00:00:22 ; elapsed = 00:00:06 . Memory (MB): peak = 3244.703 ; gain = 0.000 ; free physical = 468 ; free virtual = 6376
Phase 4.1 Post Commit Optimization | Checksum: 16af43b6c

Time (s): cpu = 00:00:22 ; elapsed = 00:00:06 . Memory (MB): peak = 3244.703 ; gain = 0.000 ; free physical = 468 ; free virtual = 6376

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 16af43b6c

Time (s): cpu = 00:00:22 ; elapsed = 00:00:06 . Memory (MB): peak = 3244.703 ; gain = 0.000 ; free physical = 469 ; free virtual = 6377

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 16af43b6c

Time (s): cpu = 00:00:22 ; elapsed = 00:00:06 . Memory (MB): peak = 3244.703 ; gain = 0.000 ; free physical = 469 ; free virtual = 6377
Phase 4.3 Placer Reporting | Checksum: 16af43b6c

Time (s): cpu = 00:00:22 ; elapsed = 00:00:06 . Memory (MB): peak = 3244.703 ; gain = 0.000 ; free physical = 469 ; free virtual = 6377

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3244.703 ; gain = 0.000 ; free physical = 469 ; free virtual = 6377

Time (s): cpu = 00:00:22 ; elapsed = 00:00:06 . Memory (MB): peak = 3244.703 ; gain = 0.000 ; free physical = 469 ; free virtual = 6377
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2068850f9

Time (s): cpu = 00:00:22 ; elapsed = 00:00:06 . Memory (MB): peak = 3244.703 ; gain = 0.000 ; free physical = 469 ; free virtual = 6377
Ending Placer Task | Checksum: 19abc6bde

Time (s): cpu = 00:00:22 ; elapsed = 00:00:06 . Memory (MB): peak = 3244.703 ; gain = 0.000 ; free physical = 468 ; free virtual = 6376
92 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:07 . Memory (MB): peak = 3244.703 ; gain = 0.000 ; free physical = 468 ; free virtual = 6376
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file top_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3244.703 ; gain = 0.000 ; free physical = 428 ; free virtual = 6340
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_wrapper_utilization_placed.rpt -pb top_wrapper_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file top_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3244.703 ; gain = 0.000 ; free physical = 448 ; free virtual = 6364
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3244.703 ; gain = 0.000 ; free physical = 448 ; free virtual = 6364
Wrote PlaceDB: Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3244.703 ; gain = 0.000 ; free physical = 442 ; free virtual = 6366
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3244.703 ; gain = 0.000 ; free physical = 442 ; free virtual = 6366
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3244.703 ; gain = 0.000 ; free physical = 442 ; free virtual = 6366
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3244.703 ; gain = 0.000 ; free physical = 442 ; free virtual = 6367
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3244.703 ; gain = 0.000 ; free physical = 442 ; free virtual = 6367
Write Physdb Complete: Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3244.703 ; gain = 0.000 ; free physical = 442 ; free virtual = 6367
INFO: [Common 17-1381] The checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.runs/impl_1/top_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3244.703 ; gain = 0.000 ; free physical = 421 ; free virtual = 6365
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 1.813 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
103 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00 . Memory (MB): peak = 3244.703 ; gain = 0.000 ; free physical = 422 ; free virtual = 6366
Wrote PlaceDB: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3244.703 ; gain = 0.000 ; free physical = 413 ; free virtual = 6362
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3244.703 ; gain = 0.000 ; free physical = 413 ; free virtual = 6362
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3244.703 ; gain = 0.000 ; free physical = 413 ; free virtual = 6362
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3244.703 ; gain = 0.000 ; free physical = 413 ; free virtual = 6362
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3244.703 ; gain = 0.000 ; free physical = 413 ; free virtual = 6363
Write Physdb Complete: Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3244.703 ; gain = 0.000 ; free physical = 413 ; free virtual = 6363
INFO: [Common 17-1381] The checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.runs/impl_1/top_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 140b6598 ConstDB: 0 ShapeSum: ee961ae2 RouteDB: 981aeb64
Post Restoration Checksum: NetGraph: 96f0b34d | NumContArr: a66f6a71 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2c2b212f8

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 3295.668 ; gain = 50.965 ; free physical = 249 ; free virtual = 6163

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2c2b212f8

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 3295.668 ; gain = 50.965 ; free physical = 249 ; free virtual = 6163

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2c2b212f8

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 3295.668 ; gain = 50.965 ; free physical = 249 ; free virtual = 6163
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1e11ee861

Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 3363.426 ; gain = 118.723 ; free physical = 287 ; free virtual = 6082
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.178  | TNS=0.000  | WHS=-0.304 | THS=-52.988|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000850288 %
  Global Horizontal Routing Utilization  = 0.00181758 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3453
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3453
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 19b2fbc01

Time (s): cpu = 00:00:40 ; elapsed = 00:00:31 . Memory (MB): peak = 3370.816 ; gain = 126.113 ; free physical = 272 ; free virtual = 6067

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 19b2fbc01

Time (s): cpu = 00:00:40 ; elapsed = 00:00:31 . Memory (MB): peak = 3370.816 ; gain = 126.113 ; free physical = 272 ; free virtual = 6067

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 207112281

Time (s): cpu = 00:00:41 ; elapsed = 00:00:32 . Memory (MB): peak = 3370.816 ; gain = 126.113 ; free physical = 272 ; free virtual = 6067
Phase 4 Initial Routing | Checksum: 207112281

Time (s): cpu = 00:00:41 ; elapsed = 00:00:32 . Memory (MB): peak = 3370.816 ; gain = 126.113 ; free physical = 272 ; free virtual = 6067

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 351
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.647  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 272a2b559

Time (s): cpu = 00:00:43 ; elapsed = 00:00:33 . Memory (MB): peak = 3370.816 ; gain = 126.113 ; free physical = 273 ; free virtual = 6068
Phase 5 Rip-up And Reroute | Checksum: 272a2b559

Time (s): cpu = 00:00:43 ; elapsed = 00:00:33 . Memory (MB): peak = 3370.816 ; gain = 126.113 ; free physical = 273 ; free virtual = 6068

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2dc0c52f1

Time (s): cpu = 00:00:43 ; elapsed = 00:00:33 . Memory (MB): peak = 3370.816 ; gain = 126.113 ; free physical = 273 ; free virtual = 6068
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.654  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 2dc0c52f1

Time (s): cpu = 00:00:43 ; elapsed = 00:00:33 . Memory (MB): peak = 3370.816 ; gain = 126.113 ; free physical = 273 ; free virtual = 6068

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2dc0c52f1

Time (s): cpu = 00:00:43 ; elapsed = 00:00:33 . Memory (MB): peak = 3370.816 ; gain = 126.113 ; free physical = 273 ; free virtual = 6068
Phase 6 Delay and Skew Optimization | Checksum: 2dc0c52f1

Time (s): cpu = 00:00:43 ; elapsed = 00:00:33 . Memory (MB): peak = 3370.816 ; gain = 126.113 ; free physical = 273 ; free virtual = 6068

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.654  | TNS=0.000  | WHS=0.102  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 27e7da1c8

Time (s): cpu = 00:00:44 ; elapsed = 00:00:33 . Memory (MB): peak = 3370.816 ; gain = 126.113 ; free physical = 274 ; free virtual = 6070
Phase 7 Post Hold Fix | Checksum: 27e7da1c8

Time (s): cpu = 00:00:44 ; elapsed = 00:00:33 . Memory (MB): peak = 3370.816 ; gain = 126.113 ; free physical = 274 ; free virtual = 6070

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.272376 %
  Global Horizontal Routing Utilization  = 0.387607 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 27e7da1c8

Time (s): cpu = 00:00:44 ; elapsed = 00:00:33 . Memory (MB): peak = 3370.816 ; gain = 126.113 ; free physical = 274 ; free virtual = 6070

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 27e7da1c8

Time (s): cpu = 00:00:44 ; elapsed = 00:00:33 . Memory (MB): peak = 3370.816 ; gain = 126.113 ; free physical = 273 ; free virtual = 6069

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 24791beeb

Time (s): cpu = 00:00:44 ; elapsed = 00:00:33 . Memory (MB): peak = 3370.816 ; gain = 126.113 ; free physical = 273 ; free virtual = 6069

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 24791beeb

Time (s): cpu = 00:00:44 ; elapsed = 00:00:33 . Memory (MB): peak = 3370.816 ; gain = 126.113 ; free physical = 273 ; free virtual = 6069

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.654  | TNS=0.000  | WHS=0.102  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 24791beeb

Time (s): cpu = 00:00:44 ; elapsed = 00:00:33 . Memory (MB): peak = 3370.816 ; gain = 126.113 ; free physical = 272 ; free virtual = 6068
Total Elapsed time in route_design: 32.89 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 178e80eee

Time (s): cpu = 00:00:44 ; elapsed = 00:00:33 . Memory (MB): peak = 3370.816 ; gain = 126.113 ; free physical = 272 ; free virtual = 6068
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 178e80eee

Time (s): cpu = 00:00:44 ; elapsed = 00:00:33 . Memory (MB): peak = 3370.816 ; gain = 126.113 ; free physical = 271 ; free virtual = 6067

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
115 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:33 . Memory (MB): peak = 3370.816 ; gain = 126.113 ; free physical = 270 ; free virtual = 6067
INFO: [Vivado 12-24828] Executing command : report_drc -file top_wrapper_drc_routed.rpt -pb top_wrapper_drc_routed.pb -rpx top_wrapper_drc_routed.rpx
Command: report_drc -file top_wrapper_drc_routed.rpt -pb top_wrapper_drc_routed.pb -rpx top_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/wangjiakun/Development/emperor_soc/hardware/emperor.runs/impl_1/top_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file top_wrapper_methodology_drc_routed.rpt -pb top_wrapper_methodology_drc_routed.pb -rpx top_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file top_wrapper_methodology_drc_routed.rpt -pb top_wrapper_methodology_drc_routed.pb -rpx top_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/wangjiakun/Development/emperor_soc/hardware/emperor.runs/impl_1/top_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file top_wrapper_timing_summary_routed.rpt -pb top_wrapper_timing_summary_routed.pb -rpx top_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file top_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file top_wrapper_route_status.rpt -pb top_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file top_wrapper_bus_skew_routed.rpt -pb top_wrapper_bus_skew_routed.pb -rpx top_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file top_wrapper_power_routed.rpt -pb top_wrapper_power_summary_routed.pb -rpx top_wrapper_power_routed.rpx
Command: report_power -file top_wrapper_power_routed.rpt -pb top_wrapper_power_summary_routed.pb -rpx top_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
135 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file top_wrapper_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 3447.590 ; gain = 76.773 ; free physical = 245 ; free virtual = 6046
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3447.590 ; gain = 0.000 ; free physical = 245 ; free virtual = 6046
Wrote PlaceDB: Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3447.590 ; gain = 0.000 ; free physical = 240 ; free virtual = 6046
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3447.590 ; gain = 0.000 ; free physical = 240 ; free virtual = 6046
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3447.590 ; gain = 0.000 ; free physical = 240 ; free virtual = 6046
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3447.590 ; gain = 0.000 ; free physical = 240 ; free virtual = 6047
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3447.590 ; gain = 0.000 ; free physical = 240 ; free virtual = 6046
Write Physdb Complete: Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3447.590 ; gain = 0.000 ; free physical = 240 ; free virtual = 6046
INFO: [Common 17-1381] The checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.runs/impl_1/top_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Thu Jun 19 10:40:19 2025...
