# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Sobel.gen/sources_1/ip/SQRT/sim/SQRT.vhd" \

# Do not sort compile order
nosort
