## 加法器

#### 波纹进位加法器

加法器之间串联，节省片上资源

​                                                                 ![Module fadd.png](https://hdlbits.01xz.net/mw/images/f/f3/Module_fadd.png)        

#### 选择进位加法器

第一阶段加法器与波纹进位加法器相同，第二阶段加法器之间并联，并通过第一阶段进位来选择选通哪一个加法器，消耗多一点加法器资源，但可以使得速度优化

![Module cseladd.png](https://hdlbits.01xz.net/mw/images/3/3e/Module_cseladd.png)

```verilog
module top_module(
    input [31:0] a,
    input [31:0] b,
    output [31:0] sum
);
wire carrybit;
wire[15:0] res1,res2_1,res2_2,res2;

add16(
	.sum(res1),
	.cout(carrybit),
	.cin(0),
	.a(a[15:0]),
    .b(b[15:0])
	);
	
add16(
	.sum(res2_1),
	.cout(),
	.cin(0),
	.a(a[31:16]),
	.b(b[31:16])
	);

add16(
	.sum(res2_2),
	.cout(),
	.cin(1),
	.a(a[31:16]),
	.b(b[31:16])
	);

always@(*)
begin
	case(carrybit)
		'b0:res2 = res2_1;
		'b1:res2 = res2_2;
	endcase
end

assign sum[31:0] = {res2[15:0],res1[15:0]};

endmodule

```



#### 加法减法器

An adder-subtractor can be built from an adder by optionally negating one of the inputs, which is equivalent to inverting the input then adding 1. The net result is a circuit that can do two operations: (a + b + 0) and (a + ~b + 1). See [Wikipedia](https://en.wikipedia.org/wiki/Adder–subtractor) if you want a more detailed explanation of how this circuit works.

![Module addsub.png](https://hdlbits.01xz.net/mw/images/a/ae/Module_addsub.png)



An XOR gate can also be viewed as a programmable inverter, where one input controls whether the other should be inverted. The following two circuits are both XOR gates: [![Module addsub xor.png](https://hdlbits.01xz.net/mw/images/7/74/Module_addsub_xor.png)](https://hdlbits.01xz.net/wiki/File:Module_addsub_xor.png)

```verilog
module top_module(
    input [31:0] a,
    input [31:0] b,
    input sub,
    output [31:0] sum
);
    
    wire carrybit;
    wire [15:0] res1,res2;
    wire [15:0] s;
    assign s = {16{sub}};
    
    add16(
        .sum(res1),
        .cout(carrybit),
        .cin(sub),
        .a(a[15:0]),
        .b(b[15:0] ^ s)
    );
    add16(
        .sum(res2),
        .cout(),
        .cin(carrybit),
        .a(a[31:16]),
        .b(b[31:16] ^ s)
    );
    
    assign sum[31:0] = {res2[15:0],res1[15:0]};
    
endmodule
```

