entity Switches_To_LEDs is
port(

i_switch_1 : in std_logic;
i_switch_2 : in std_logic;
i_switch_3 : in std_logic;
i_switch_4 : in std_logic;
o_LED_1    : out std_logic;
o_LED_2    : out std_logic;
o_LED_3    : out std_logic;
o_LED_4    : out std_logic
);
end entity Switches_To_LEDs;

architecture RTL of Switches_To_LEDs is
begin

o_LED_1 <= i_switch_1;
o_LED_2 <= i_switch_2;
o_LED_3 <= i_switch_3;
o_LED_4 <= i_switch_4;

end architecture RTL;