

================================================================
== Vivado HLS Report for 'rotate_half'
================================================================
* Date:           Thu Nov 28 23:10:21 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.671 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2337|     2337| 23.370 us | 23.370 us |  2337|  2337|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_h_0_h1   |     2336|     2336|       146|          -|          -|    16|    no    |
        | + l_S_d_0_d1  |      144|      144|         3|          -|          -|    48|    no    |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    154|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     81|    -|
|Register         |        -|      -|     194|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     194|    235|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln232_fu_173_p2    |     +    |      0|  0|  15|           6|           1|
    |add_ln233_1_fu_189_p2  |     +    |      0|  0|  12|          12|          12|
    |add_ln233_fu_179_p2    |     +    |      0|  0|  15|           7|           6|
    |add_ln236_fu_203_p2    |     +    |      0|  0|  12|          12|          12|
    |h1_fu_131_p2           |     +    |      0|  0|  15|           5|           1|
    |sub_ln1118_fu_220_p2   |     -    |      0|  0|  51|           1|          44|
    |sub_ln233_fu_157_p2    |     -    |      0|  0|  12|          12|          12|
    |icmp_ln230_fu_125_p2   |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln232_fu_167_p2   |   icmp   |      0|  0|  11|           6|           6|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 154|          66|         100|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  33|          6|    1|          6|
    |d1_0_0_reg_114     |   9|          2|    6|         12|
    |h1_0_reg_103       |   9|          2|    5|         10|
    |v142_0_V_address0  |  15|          3|   11|         33|
    |v142_0_V_d0        |  15|          3|   32|         96|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  81|         16|   55|        157|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |add_ln232_reg_254      |   6|   0|    6|          0|
    |ap_CS_fsm              |   5|   0|    5|          0|
    |d1_0_0_reg_114         |   6|   0|    6|          0|
    |h1_0_reg_103           |   5|   0|    5|          0|
    |h1_reg_240             |   5|   0|    5|          0|
    |sext_ln233_reg_259     |  64|   0|   64|          0|
    |sext_ln236_reg_269     |  64|   0|   64|          0|
    |sub_ln233_reg_245      |   7|   0|   12|          5|
    |v141_0_V_load_reg_279  |  32|   0|   32|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 194|   0|  199|          5|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |  rotate_half | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |  rotate_half | return value |
|ap_start           |  in |    1| ap_ctrl_hs |  rotate_half | return value |
|ap_done            | out |    1| ap_ctrl_hs |  rotate_half | return value |
|ap_idle            | out |    1| ap_ctrl_hs |  rotate_half | return value |
|ap_ready           | out |    1| ap_ctrl_hs |  rotate_half | return value |
|v141_0_V_address0  | out |   11|  ap_memory |   v141_0_V   |     array    |
|v141_0_V_ce0       | out |    1|  ap_memory |   v141_0_V   |     array    |
|v141_0_V_q0        |  in |   32|  ap_memory |   v141_0_V   |     array    |
|v141_0_V_address1  | out |   11|  ap_memory |   v141_0_V   |     array    |
|v141_0_V_ce1       | out |    1|  ap_memory |   v141_0_V   |     array    |
|v141_0_V_q1        |  in |   32|  ap_memory |   v141_0_V   |     array    |
|v142_0_V_address0  | out |   11|  ap_memory |   v142_0_V   |     array    |
|v142_0_V_ce0       | out |    1|  ap_memory |   v142_0_V   |     array    |
|v142_0_V_we0       | out |    1|  ap_memory |   v142_0_V   |     array    |
|v142_0_V_d0        | out |   32|  ap_memory |   v142_0_V   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

