INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW4/RTL/CORDIC_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CORDIC_pipeline
INFO: [VRFC 10-311] analyzing module single_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW4/TESTBED/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-311] analyzing module clk_gen
