{
  "design": {
    "design_info": {
      "boundary_crc": "0xE63A91CED72D3D2C",
      "device": "xc7a100tfgg484-2",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.1",
      "validated": "true"
    },
    "design_tree": {
      "AXI_LITE_IO": {
        "axi_gpio_0": "",
        "axi_gpio_1": "",
        "axi_fifo_mm_s_0": "",
        "axi_crossbar_0": ""
      },
      "util_ds_buf_0": "",
      "xdma_0": "",
      "BRAM": {
        "axi_bram_ctrl_0": "",
        "axi_dwidth_converter_0": "",
        "blk_mem_gen_0": ""
      }
    },
    "interface_ports": {
      "pcie": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        }
      },
      "pcie_mgt": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:pcie_7x_mgt_rtl:1.0"
      },
      "AXI_STR_TXD_0": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "TDATA_NUM_BYTES": {
            "value": "4",
            "value_src": "auto_prop"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "auto_prop"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "auto_prop"
          },
          "TUSER_WIDTH": {
            "value": "0",
            "value_src": "auto_prop"
          },
          "HAS_TREADY": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "auto_prop"
          },
          "HAS_TKEEP": {
            "value": "0",
            "value_src": "auto_prop"
          },
          "HAS_TLAST": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "FREQ_HZ": {
            "value": "125000000"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          }
        }
      },
      "BRAM_PORTA": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:bram_rtl:1.0",
        "parameters": {
          "MEM_SIZE": {
            "value": "8192",
            "value_src": "default"
          },
          "MEM_WIDTH": {
            "value": "32",
            "value_src": "default"
          },
          "MEM_ECC": {
            "value": "NONE",
            "value_src": "default"
          },
          "MASTER_TYPE": {
            "value": "OTHER",
            "value_src": "default"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "READ_LATENCY": {
            "value": "1",
            "value_src": "default"
          }
        }
      }
    },
    "ports": {
      "pcie_perstn": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "gpio2_io_i": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "axi_aresetn": {
        "direction": "O",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "const_prop"
          }
        }
      },
      "axi_aclk": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_xdma_0_0_axi_aclk",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "125000000",
            "value_src": "user_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "gpio_io_o_1": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "gpio2_io_i_0": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "gpio_io_o_0": {
        "direction": "O",
        "left": "31",
        "right": "0"
      }
    },
    "components": {
      "AXI_LITE_IO": {
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "AXI_STR_TXD_0": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "gpio2_io_i": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "gpio_io_o_1": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "gpio2_io_i_0": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "axi_resetn": {
            "type": "rst",
            "direction": "I"
          },
          "gpio_io_o_0": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        },
        "components": {
          "axi_gpio_0": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "design_1_axi_gpio_0_1",
            "parameters": {
              "C_ALL_INPUTS_2": {
                "value": "1"
              },
              "C_ALL_OUTPUTS": {
                "value": "1"
              },
              "C_GPIO_WIDTH": {
                "value": "32"
              },
              "C_IS_DUAL": {
                "value": "1"
              }
            }
          },
          "axi_gpio_1": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "design_1_axi_gpio_1_0",
            "parameters": {
              "C_ALL_INPUTS_2": {
                "value": "1"
              },
              "C_ALL_OUTPUTS": {
                "value": "1"
              },
              "C_GPIO_WIDTH": {
                "value": "32"
              },
              "C_IS_DUAL": {
                "value": "1"
              }
            }
          },
          "axi_fifo_mm_s_0": {
            "vlnv": "xilinx.com:ip:axi_fifo_mm_s:4.2",
            "xci_name": "design_1_axi_fifo_mm_s_0_0",
            "parameters": {
              "C_USE_RX_DATA": {
                "value": "0"
              },
              "C_USE_TX_CTRL": {
                "value": "0"
              }
            }
          },
          "axi_crossbar_0": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "design_1_axi_crossbar_0_0",
            "parameters": {
              "NUM_MI": {
                "value": "3"
              },
              "STRATEGY": {
                "value": "1"
              }
            },
            "addressing": {
              "interface_ports": {
                "S00_AXI": {
                  "mode": "Slave",
                  "bridges": [
                    "M00_AXI",
                    "M01_AXI",
                    "M02_AXI"
                  ]
                }
              }
            }
          }
        },
        "interface_nets": {
          "axi_crossbar_0_M01_AXI": {
            "interface_ports": [
              "axi_crossbar_0/M01_AXI",
              "axi_gpio_0/S_AXI"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "AXI_STR_TXD_0",
              "axi_fifo_mm_s_0/AXI_STR_TXD"
            ]
          },
          "S00_AXI_1": {
            "interface_ports": [
              "S00_AXI",
              "axi_crossbar_0/S00_AXI"
            ]
          },
          "axi_crossbar_0_M02_AXI": {
            "interface_ports": [
              "axi_crossbar_0/M02_AXI",
              "axi_gpio_1/S_AXI"
            ]
          },
          "axi_crossbar_0_M00_AXI": {
            "interface_ports": [
              "axi_crossbar_0/M00_AXI",
              "axi_fifo_mm_s_0/S_AXI"
            ]
          }
        },
        "nets": {
          "gpio2_io_i_1": {
            "ports": [
              "gpio2_io_i",
              "axi_gpio_0/gpio2_io_i"
            ]
          },
          "axi_gpio_1_gpio_io_o": {
            "ports": [
              "axi_gpio_1/gpio_io_o",
              "gpio_io_o_1"
            ]
          },
          "gpio2_io_i_0_1": {
            "ports": [
              "gpio2_io_i_0",
              "axi_gpio_1/gpio2_io_i"
            ]
          },
          "axi_aclk_1": {
            "ports": [
              "axi_aclk",
              "axi_fifo_mm_s_0/s_axi_aclk",
              "axi_gpio_0/s_axi_aclk",
              "axi_gpio_1/s_axi_aclk",
              "axi_crossbar_0/aclk"
            ]
          },
          "axi_resetn_1": {
            "ports": [
              "axi_resetn",
              "axi_fifo_mm_s_0/s_axi_aresetn",
              "axi_gpio_0/s_axi_aresetn",
              "axi_gpio_1/s_axi_aresetn",
              "axi_crossbar_0/aresetn"
            ]
          },
          "axi_gpio_0_gpio_io_o": {
            "ports": [
              "axi_gpio_0/gpio_io_o",
              "gpio_io_o_0"
            ]
          }
        }
      },
      "util_ds_buf_0": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.1",
        "xci_name": "design_1_util_ds_buf_0_0",
        "parameters": {
          "C_BUF_TYPE": {
            "value": "IBUFDSGTE"
          }
        }
      },
      "xdma_0": {
        "vlnv": "xilinx.com:ip:xdma:4.1",
        "xci_name": "design_1_xdma_0_0",
        "parameters": {
          "PF0_DEVICE_ID_mqdma": {
            "value": "9024"
          },
          "PF2_DEVICE_ID_mqdma": {
            "value": "9024"
          },
          "PF3_DEVICE_ID_mqdma": {
            "value": "9024"
          },
          "axi_data_width": {
            "value": "128_bit"
          },
          "axi_id_width": {
            "value": "4"
          },
          "axil_master_64bit_en": {
            "value": "false"
          },
          "axilite_master_en": {
            "value": "true"
          },
          "axilite_master_scale": {
            "value": "Megabytes"
          },
          "axilite_master_size": {
            "value": "1"
          },
          "axisten_freq": {
            "value": "125"
          },
          "cfg_mgmt_if": {
            "value": "false"
          },
          "dsc_bypass_wr": {
            "value": "0000"
          },
          "pcie_extended_tag": {
            "value": "true"
          },
          "pciebar2axibar_axil_master": {
            "value": "0x40000000"
          },
          "pf0_device_id": {
            "value": "7024"
          },
          "pf0_msi_enabled": {
            "value": "true"
          },
          "pl_link_cap_max_link_speed": {
            "value": "5.0_GT/s"
          },
          "pl_link_cap_max_link_width": {
            "value": "X4"
          },
          "plltype": {
            "value": "QPLL1"
          },
          "xdma_pcie_64bit_en": {
            "value": "true"
          },
          "xdma_pcie_prefetchable": {
            "value": "true"
          },
          "xdma_rnum_rids": {
            "value": "32"
          },
          "xdma_wnum_chnl": {
            "value": "1"
          },
          "xdma_wnum_rids": {
            "value": "32"
          }
        },
        "addressing": {
          "address_spaces": {
            "M_AXI": {
              "range": "16E",
              "width": "64"
            },
            "M_AXI_LITE": {
              "range": "4G",
              "width": "32"
            }
          },
          "interface_ports": {
            "M_AXI": {
              "mode": "Master",
              "address_space_ref": "M_AXI",
              "base_address": {
                "minimum": "0x00000000",
                "maximum": "0xFFFFFFFFFFFFFFFF"
              }
            },
            "M_AXI_LITE": {
              "mode": "Master",
              "address_space_ref": "M_AXI_LITE",
              "base_address": {
                "minimum": "0x00000000",
                "maximum": "0xFFFFFFFF"
              }
            }
          }
        }
      },
      "BRAM": {
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "BRAM_PORTA": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:bram_rtl:1.0"
          }
        },
        "ports": {
          "axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "axi_aresetn": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "axi_bram_ctrl_0": {
            "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
            "xci_name": "design_1_axi_bram_ctrl_0_1",
            "parameters": {
              "DATA_WIDTH": {
                "value": "256"
              },
              "READ_LATENCY": {
                "value": "2"
              },
              "SINGLE_PORT_BRAM": {
                "value": "1"
              }
            }
          },
          "axi_dwidth_converter_0": {
            "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
            "xci_name": "design_1_axi_dwidth_converter_0_0",
            "parameters": {
              "FIFO_MODE": {
                "value": "0"
              },
              "MI_DATA_WIDTH": {
                "value": "256"
              },
              "PROTOCOL": {
                "value": "AXI4"
              },
              "READ_WRITE_MODE": {
                "value": "READ_ONLY"
              }
            },
            "addressing": {
              "interface_ports": {
                "S_AXI": {
                  "mode": "Slave",
                  "bridges": [
                    "M_AXI"
                  ]
                }
              }
            }
          },
          "blk_mem_gen_0": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "design_1_blk_mem_gen_0_2",
            "parameters": {
              "EN_SAFETY_CKT": {
                "value": "false"
              },
              "Enable_32bit_Address": {
                "value": "true"
              },
              "Enable_A": {
                "value": "Always_Enabled"
              },
              "Enable_B": {
                "value": "Use_ENB_Pin"
              },
              "Memory_Type": {
                "value": "True_Dual_Port_RAM"
              },
              "Operating_Mode_A": {
                "value": "WRITE_FIRST"
              },
              "Port_B_Clock": {
                "value": "100"
              },
              "Port_B_Enable_Rate": {
                "value": "100"
              },
              "Port_B_Write_Rate": {
                "value": "50"
              },
              "Read_Width_A": {
                "value": "64"
              },
              "Read_Width_B": {
                "value": "256"
              },
              "Register_PortA_Output_of_Memory_Primitives": {
                "value": "true"
              },
              "Register_PortB_Output_of_Memory_Primitives": {
                "value": "true"
              },
              "Use_RSTA_Pin": {
                "value": "false"
              },
              "Use_RSTB_Pin": {
                "value": "true"
              },
              "Write_Depth_A": {
                "value": "32768"
              },
              "Write_Width_A": {
                "value": "64"
              },
              "Write_Width_B": {
                "value": "256"
              },
              "use_bram_block": {
                "value": "Stand_Alone"
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "BRAM_PORTA",
              "blk_mem_gen_0/BRAM_PORTA"
            ]
          },
          "axi_dwidth_converter_0_M_AXI": {
            "interface_ports": [
              "axi_dwidth_converter_0/M_AXI",
              "axi_bram_ctrl_0/S_AXI"
            ]
          },
          "xdma_0_M_AXI1": {
            "interface_ports": [
              "S_AXI",
              "axi_dwidth_converter_0/S_AXI"
            ]
          },
          "axi_bram_ctrl_0_BRAM_PORTA": {
            "interface_ports": [
              "axi_bram_ctrl_0/BRAM_PORTA",
              "blk_mem_gen_0/BRAM_PORTB"
            ]
          }
        },
        "nets": {
          "xdma_0_axi_aclk": {
            "ports": [
              "axi_aclk",
              "axi_dwidth_converter_0/s_axi_aclk",
              "axi_bram_ctrl_0/s_axi_aclk"
            ]
          },
          "PCIe_axi_aresetn": {
            "ports": [
              "axi_aresetn",
              "axi_dwidth_converter_0/s_axi_aresetn",
              "axi_bram_ctrl_0/s_axi_aresetn"
            ]
          }
        }
      }
    },
    "interface_nets": {
      "xdma_0_pcie_mgt": {
        "interface_ports": [
          "pcie_mgt",
          "xdma_0/pcie_mgt"
        ]
      },
      "PCIe_M_AXI_LITE": {
        "interface_ports": [
          "xdma_0/M_AXI_LITE",
          "AXI_LITE_IO/S00_AXI"
        ]
      },
      "CLK_IN_D_0_1": {
        "interface_ports": [
          "pcie",
          "util_ds_buf_0/CLK_IN_D"
        ]
      },
      "xdma_0_M_AXI1": {
        "interface_ports": [
          "xdma_0/M_AXI",
          "BRAM/S_AXI"
        ]
      },
      "AXI_LITE_IO_AXI_STR_TXD_0": {
        "interface_ports": [
          "AXI_STR_TXD_0",
          "AXI_LITE_IO/AXI_STR_TXD_0"
        ]
      },
      "BRAM_PORTA_1_1": {
        "interface_ports": [
          "BRAM_PORTA",
          "BRAM/BRAM_PORTA"
        ]
      }
    },
    "nets": {
      "sys_rst_n_0_1": {
        "ports": [
          "pcie_perstn",
          "xdma_0/sys_rst_n"
        ]
      },
      "xdma_0_axi_aclk": {
        "ports": [
          "xdma_0/axi_aclk",
          "axi_aclk",
          "AXI_LITE_IO/axi_aclk",
          "BRAM/axi_aclk"
        ]
      },
      "gpio2_io_i_0_1": {
        "ports": [
          "gpio2_io_i",
          "AXI_LITE_IO/gpio2_io_i"
        ]
      },
      "PCIe_axi_aresetn": {
        "ports": [
          "xdma_0/axi_aresetn",
          "axi_aresetn",
          "AXI_LITE_IO/axi_resetn",
          "BRAM/axi_aresetn"
        ]
      },
      "AXI_LITE_IO_gpio_io_o_1": {
        "ports": [
          "AXI_LITE_IO/gpio_io_o_1",
          "gpio_io_o_1"
        ]
      },
      "gpio2_io_i_0_2": {
        "ports": [
          "gpio2_io_i_0",
          "AXI_LITE_IO/gpio2_io_i_0"
        ]
      },
      "AXI_LITE_IO_gpio_io_o_0": {
        "ports": [
          "AXI_LITE_IO/gpio_io_o_0",
          "gpio_io_o_0"
        ]
      },
      "util_ds_buf_0_IBUF_OUT": {
        "ports": [
          "util_ds_buf_0/IBUF_OUT",
          "xdma_0/sys_clk"
        ]
      }
    },
    "addressing": {
      "/xdma_0": {
        "address_spaces": {
          "M_AXI": {
            "range": "16E",
            "width": "64",
            "segments": {
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/BRAM/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x0000000000000000",
                "range": "256K"
              }
            }
          },
          "M_AXI_LITE": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_fifo_mm_s_0_Mem0": {
                "address_block": "/AXI_LITE_IO/axi_fifo_mm_s_0/S_AXI/Mem0",
                "offset": "0x40020000",
                "range": "64K"
              },
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/AXI_LITE_IO/axi_gpio_0/S_AXI/Reg",
                "offset": "0x40000000",
                "range": "64K"
              },
              "SEG_axi_gpio_1_Reg": {
                "address_block": "/AXI_LITE_IO/axi_gpio_1/S_AXI/Reg",
                "offset": "0x40010000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}