var group___a_l_t___p_i_n_m_u_x___f_p_g_a___q_s_p_i___u_s_e_f_p_g_a =
[
    [ "ALT_PINMUX_FPGA_QSPI_USEFPGA_s", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___q_s_p_i___u_s_e_f_p_g_a.html#struct_a_l_t___p_i_n_m_u_x___f_p_g_a___q_s_p_i___u_s_e_f_p_g_a__s", [
      [ "sel", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___q_s_p_i___u_s_e_f_p_g_a.html#a6b4c5256a80a6b8ef61cb45561664e6a", null ],
      [ "Reserved", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___q_s_p_i___u_s_e_f_p_g_a.html#aad444d99b0773d62f2408d5e2bda40eb", null ]
    ] ],
    [ "ALT_PINMUX_FPGA_QSPI_USEFPGA_SEL_LSB", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___q_s_p_i___u_s_e_f_p_g_a.html#gac0c51e6d6d68554743e691757fb13dad", null ],
    [ "ALT_PINMUX_FPGA_QSPI_USEFPGA_SEL_MSB", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___q_s_p_i___u_s_e_f_p_g_a.html#ga6b1ce944275d6c1d5061d422e5881e28", null ],
    [ "ALT_PINMUX_FPGA_QSPI_USEFPGA_SEL_WIDTH", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___q_s_p_i___u_s_e_f_p_g_a.html#ga122361a91cbabacb44790f05444e3049", null ],
    [ "ALT_PINMUX_FPGA_QSPI_USEFPGA_SEL_SET_MSK", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___q_s_p_i___u_s_e_f_p_g_a.html#gaa979b41146fa7a4bf994b9e3ce23a062", null ],
    [ "ALT_PINMUX_FPGA_QSPI_USEFPGA_SEL_CLR_MSK", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___q_s_p_i___u_s_e_f_p_g_a.html#gaaa1754a798337790447917ca30e85bb9", null ],
    [ "ALT_PINMUX_FPGA_QSPI_USEFPGA_SEL_RESET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___q_s_p_i___u_s_e_f_p_g_a.html#gae43c4074c4db2d12f0b3dad1b909274d", null ],
    [ "ALT_PINMUX_FPGA_QSPI_USEFPGA_SEL_GET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___q_s_p_i___u_s_e_f_p_g_a.html#ga1a821aa027712b583843ea6985c4e5e9", null ],
    [ "ALT_PINMUX_FPGA_QSPI_USEFPGA_SEL_SET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___q_s_p_i___u_s_e_f_p_g_a.html#ga45efef9941bceb964c8b76ab4093cf00", null ],
    [ "ALT_PINMUX_FPGA_QSPI_USEFPGA_RSVD_LSB", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___q_s_p_i___u_s_e_f_p_g_a.html#ga74187deb615dfe9b1b4e9d02215cf60f", null ],
    [ "ALT_PINMUX_FPGA_QSPI_USEFPGA_RSVD_MSB", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___q_s_p_i___u_s_e_f_p_g_a.html#ga68634a692cc50c813e7c5b729d1ee9db", null ],
    [ "ALT_PINMUX_FPGA_QSPI_USEFPGA_RSVD_WIDTH", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___q_s_p_i___u_s_e_f_p_g_a.html#ga87ab24084ececb21d48c560b09c215ef", null ],
    [ "ALT_PINMUX_FPGA_QSPI_USEFPGA_RSVD_SET_MSK", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___q_s_p_i___u_s_e_f_p_g_a.html#ga9af8650d9ce09be7351c4602bd2cd217", null ],
    [ "ALT_PINMUX_FPGA_QSPI_USEFPGA_RSVD_CLR_MSK", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___q_s_p_i___u_s_e_f_p_g_a.html#gad69f085b26c980a09defd835fc2be2fb", null ],
    [ "ALT_PINMUX_FPGA_QSPI_USEFPGA_RSVD_RESET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___q_s_p_i___u_s_e_f_p_g_a.html#ga1fbb5b4fe39c9c2806cdde5af6776b41", null ],
    [ "ALT_PINMUX_FPGA_QSPI_USEFPGA_RSVD_GET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___q_s_p_i___u_s_e_f_p_g_a.html#ga461a98e99377cfc24d9a865d52513208", null ],
    [ "ALT_PINMUX_FPGA_QSPI_USEFPGA_RSVD_SET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___q_s_p_i___u_s_e_f_p_g_a.html#gad472067d18f9a8d6656f2dfab5fc37f6", null ],
    [ "ALT_PINMUX_FPGA_QSPI_USEFPGA_RESET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___q_s_p_i___u_s_e_f_p_g_a.html#ga9cf5b322a1e6600d67b0d2c3ebb112d9", null ],
    [ "ALT_PINMUX_FPGA_QSPI_USEFPGA_OFST", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___q_s_p_i___u_s_e_f_p_g_a.html#ga9369c0aed254c990020982ca788d850f", null ],
    [ "ALT_PINMUX_FPGA_QSPI_USEFPGA_t", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___q_s_p_i___u_s_e_f_p_g_a.html#ga04b8a88fb6c8475fc3a02476b7c24fff", null ]
];