{
  "module_name": "intel_dkl_phy_regs.h",
  "hash_id": "2d48f163c3c62bb4f6c1f24f028b95d8b01cbaa5ba8c536a060b087ba374872f",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/i915/display/intel_dkl_phy_regs.h",
  "human_readable_source": " \n \n\n#ifndef __INTEL_DKL_PHY_REGS__\n#define __INTEL_DKL_PHY_REGS__\n\n#include <linux/types.h>\n\nstruct intel_dkl_phy_reg {\n\tu32 reg:24;\n\tu32 bank_idx:4;\n};\n\n#define _DKL_PHY1_BASE\t\t\t\t\t0x168000\n#define _DKL_PHY2_BASE\t\t\t\t\t0x169000\n#define _DKL_PHY3_BASE\t\t\t\t\t0x16A000\n#define _DKL_PHY4_BASE\t\t\t\t\t0x16B000\n#define _DKL_PHY5_BASE\t\t\t\t\t0x16C000\n#define _DKL_PHY6_BASE\t\t\t\t\t0x16D000\n\n#define DKL_REG_TC_PORT(__reg) \\\n\t(TC_PORT_1 + ((__reg).reg - _DKL_PHY1_BASE) / (_DKL_PHY2_BASE - _DKL_PHY1_BASE))\n\n \n#define DKL_REG_MMIO(__reg)\t\t\t\t_MMIO((__reg).reg)\n\n#define _DKL_REG_PHY_BASE(tc_port)\t\t\t_PORT(tc_port, \\\n\t\t\t\t\t\t\t      _DKL_PHY1_BASE, \\\n\t\t\t\t\t\t\t      _DKL_PHY2_BASE)\n\n#define _DKL_BANK_SHIFT\t\t\t\t\t12\n#define _DKL_REG_BANK_OFFSET(phy_offset) \\\n\t((phy_offset) & ((1 << _DKL_BANK_SHIFT) - 1))\n#define _DKL_REG_BANK_IDX(phy_offset) \\\n\t(((phy_offset) >> _DKL_BANK_SHIFT) & 0xf)\n\n#define _DKL_REG(tc_port, phy_offset)\t\\\n\t((const struct intel_dkl_phy_reg) { \\\n\t\t.reg = _DKL_REG_PHY_BASE(tc_port) + \\\n\t\t       _DKL_REG_BANK_OFFSET(phy_offset), \\\n\t\t.bank_idx = _DKL_REG_BANK_IDX(phy_offset), \\\n\t})\n\n#define _DKL_REG_LN(tc_port, ln_idx, ln0_offs, ln1_offs) \\\n\t_DKL_REG(tc_port, (ln0_offs) + (ln_idx) * ((ln1_offs) - (ln0_offs)))\n\n#define _DKL_PCS_DW5_LN0\t\t\t\t0x0014\n#define _DKL_PCS_DW5_LN1\t\t\t\t0x1014\n#define DKL_PCS_DW5(tc_port, ln)\t\t\t_DKL_REG_LN(tc_port, ln, \\\n\t\t\t\t\t\t\t\t    _DKL_PCS_DW5_LN0, \\\n\t\t\t\t\t\t\t\t    _DKL_PCS_DW5_LN1)\n#define   DKL_PCS_DW5_CORE_SOFTRESET\t\t\tREG_BIT(11)\n\n#define _DKL_PLL_DIV0\t\t\t\t\t0x2200\n#define DKL_PLL_DIV0(tc_port)\t\t\t\t_DKL_REG(tc_port, \\\n\t\t\t\t\t\t\t\t _DKL_PLL_DIV0)\n#define   DKL_PLL_DIV0_AFC_STARTUP_MASK\t\t\tREG_GENMASK(27, 25)\n#define   DKL_PLL_DIV0_AFC_STARTUP(val)\t\t\tREG_FIELD_PREP(DKL_PLL_DIV0_AFC_STARTUP_MASK, (val))\n#define   DKL_PLL_DIV0_INTEG_COEFF(x)\t\t\t((x) << 16)\n#define   DKL_PLL_DIV0_INTEG_COEFF_MASK\t\t\t(0x1F << 16)\n#define   DKL_PLL_DIV0_PROP_COEFF(x)\t\t\t((x) << 12)\n#define   DKL_PLL_DIV0_PROP_COEFF_MASK\t\t\t(0xF << 12)\n#define   DKL_PLL_DIV0_FBPREDIV_SHIFT\t\t\t(8)\n#define   DKL_PLL_DIV0_FBPREDIV(x)\t\t\t((x) << DKL_PLL_DIV0_FBPREDIV_SHIFT)\n#define   DKL_PLL_DIV0_FBPREDIV_MASK\t\t\t(0xF << DKL_PLL_DIV0_FBPREDIV_SHIFT)\n#define   DKL_PLL_DIV0_FBDIV_INT(x)\t\t\t((x) << 0)\n#define   DKL_PLL_DIV0_FBDIV_INT_MASK\t\t\t(0xFF << 0)\n#define   DKL_PLL_DIV0_MASK\t\t\t\t(DKL_PLL_DIV0_INTEG_COEFF_MASK | \\\n\t\t\t\t\t\t\t DKL_PLL_DIV0_PROP_COEFF_MASK | \\\n\t\t\t\t\t\t\t DKL_PLL_DIV0_FBPREDIV_MASK | \\\n\t\t\t\t\t\t\t DKL_PLL_DIV0_FBDIV_INT_MASK)\n\n#define _DKL_PLL_DIV1\t\t\t\t\t0x2204\n#define DKL_PLL_DIV1(tc_port)\t\t\t\t_DKL_REG(tc_port, \\\n\t\t\t\t\t\t\t\t _DKL_PLL_DIV1)\n#define   DKL_PLL_DIV1_IREF_TRIM(x)\t\t\t((x) << 16)\n#define   DKL_PLL_DIV1_IREF_TRIM_MASK\t\t\t(0x1F << 16)\n#define   DKL_PLL_DIV1_TDC_TARGET_CNT(x)\t\t((x) << 0)\n#define   DKL_PLL_DIV1_TDC_TARGET_CNT_MASK\t\t(0xFF << 0)\n\n#define _DKL_PLL_SSC\t\t\t\t\t0x2210\n#define DKL_PLL_SSC(tc_port)\t\t\t\t_DKL_REG(tc_port, \\\n\t\t\t\t\t\t\t\t _DKL_PLL_SSC)\n#define   DKL_PLL_SSC_IREF_NDIV_RATIO(x)\t\t((x) << 29)\n#define   DKL_PLL_SSC_IREF_NDIV_RATIO_MASK\t\t(0x7 << 29)\n#define   DKL_PLL_SSC_STEP_LEN(x)\t\t\t((x) << 16)\n#define   DKL_PLL_SSC_STEP_LEN_MASK\t\t\t(0xFF << 16)\n#define   DKL_PLL_SSC_STEP_NUM(x)\t\t\t((x) << 11)\n#define   DKL_PLL_SSC_STEP_NUM_MASK\t\t\t(0x7 << 11)\n#define   DKL_PLL_SSC_EN\t\t\t\t(1 << 9)\n\n#define _DKL_PLL_BIAS\t\t\t\t\t0x2214\n#define DKL_PLL_BIAS(tc_port)\t\t\t\t_DKL_REG(tc_port, \\\n\t\t\t\t\t\t\t\t _DKL_PLL_BIAS)\n#define   DKL_PLL_BIAS_FRAC_EN_H\t\t\t(1 << 30)\n#define   DKL_PLL_BIAS_FBDIV_SHIFT\t\t\t(8)\n#define   DKL_PLL_BIAS_FBDIV_FRAC(x)\t\t\t((x) << DKL_PLL_BIAS_FBDIV_SHIFT)\n#define   DKL_PLL_BIAS_FBDIV_FRAC_MASK\t\t\t(0x3FFFFF << DKL_PLL_BIAS_FBDIV_SHIFT)\n\n#define _DKL_PLL_TDC_COLDST_BIAS\t\t\t0x2218\n#define DKL_PLL_TDC_COLDST_BIAS(tc_port)\t\t_DKL_REG(tc_port, \\\n\t\t\t\t\t\t\t\t _DKL_PLL_TDC_COLDST_BIAS)\n#define   DKL_PLL_TDC_SSC_STEP_SIZE(x)\t\t\t((x) << 8)\n#define   DKL_PLL_TDC_SSC_STEP_SIZE_MASK\t\t(0xFF << 8)\n#define   DKL_PLL_TDC_FEED_FWD_GAIN(x)\t\t\t((x) << 0)\n#define   DKL_PLL_TDC_FEED_FWD_GAIN_MASK\t\t(0xFF << 0)\n\n#define _DKL_REFCLKIN_CTL\t\t\t\t0x212C\n#define DKL_REFCLKIN_CTL(tc_port)\t\t\t_DKL_REG(tc_port, \\\n\t\t\t\t\t\t\t\t _DKL_REFCLKIN_CTL)\n \n\n#define _DKL_CLKTOP2_HSCLKCTL\t\t\t\t0x20D4\n#define DKL_CLKTOP2_HSCLKCTL(rc_port)\t\t\t_DKL_REG(tc_port, \\\n\t\t\t\t\t\t\t\t _DKL_CLKTOP2_HSCLKCTL)\n \n\n#define _DKL_CLKTOP2_CORECLKCTL1\t\t\t0x20D8\n#define DKL_CLKTOP2_CORECLKCTL1(tc_port)\t\t_DKL_REG(tc_port, \\\n\t\t\t\t\t\t\t\t _DKL_CLKTOP2_CORECLKCTL1)\n \n\n#define _DKL_TX_DPCNTL0_LN0\t\t\t\t0x02C0\n#define _DKL_TX_DPCNTL0_LN1\t\t\t\t0x12C0\n#define DKL_TX_DPCNTL0(tc_port, ln)\t\t\t_DKL_REG_LN(tc_port, ln, \\\n\t\t\t\t\t\t\t\t    _DKL_TX_DPCNTL0_LN0, \\\n\t\t\t\t\t\t\t\t    _DKL_TX_DPCNTL0_LN1)\n#define  DKL_TX_PRESHOOT_COEFF(x)\t\t\t((x) << 13)\n#define  DKL_TX_PRESHOOT_COEFF_MASK\t\t\t(0x1f << 13)\n#define  DKL_TX_DE_EMPHASIS_COEFF(x)\t\t\t((x) << 8)\n#define  DKL_TX_DE_EMPAHSIS_COEFF_MASK\t\t\t(0x1f << 8)\n#define  DKL_TX_VSWING_CONTROL(x)\t\t\t((x) << 0)\n#define  DKL_TX_VSWING_CONTROL_MASK\t\t\t(0x7 << 0)\n\n#define _DKL_TX_DPCNTL1_LN0\t\t\t\t0x02C4\n#define _DKL_TX_DPCNTL1_LN1\t\t\t\t0x12C4\n#define DKL_TX_DPCNTL1(tc_port, ln)\t\t\t_DKL_REG_LN(tc_port, ln, \\\n\t\t\t\t\t\t\t\t    _DKL_TX_DPCNTL1_LN0, \\\n\t\t\t\t\t\t\t\t    _DKL_TX_DPCNTL1_LN1)\n \n\n#define _DKL_TX_DPCNTL2_LN0\t\t\t\t0x02C8\n#define _DKL_TX_DPCNTL2_LN1\t\t\t\t0x12C8\n#define DKL_TX_DPCNTL2(tc_port, ln)\t\t\t_DKL_REG_LN(tc_port, ln, \\\n\t\t\t\t\t\t\t\t    _DKL_TX_DPCNTL2_LN0, \\\n\t\t\t\t\t\t\t\t    _DKL_TX_DPCNTL2_LN1)\n#define  DKL_TX_DP20BITMODE\t\t\t\tREG_BIT(2)\n#define  DKL_TX_DPCNTL2_CFG_LOADGENSELECT_TX1_MASK\tREG_GENMASK(4, 3)\n#define  DKL_TX_DPCNTL2_CFG_LOADGENSELECT_TX1(val)\tREG_FIELD_PREP(DKL_TX_DPCNTL2_CFG_LOADGENSELECT_TX1_MASK, (val))\n#define  DKL_TX_DPCNTL2_CFG_LOADGENSELECT_TX2_MASK\tREG_GENMASK(6, 5)\n#define  DKL_TX_DPCNTL2_CFG_LOADGENSELECT_TX2(val)\tREG_FIELD_PREP(DKL_TX_DPCNTL2_CFG_LOADGENSELECT_TX2_MASK, (val))\n\n#define _DKL_TX_FW_CALIB_LN0\t\t\t\t0x02F8\n#define _DKL_TX_FW_CALIB_LN1\t\t\t\t0x12F8\n#define DKL_TX_FW_CALIB(tc_port, ln)\t\t\t_DKL_REG_LN(tc_port, ln, \\\n\t\t\t\t\t\t\t\t    _DKL_TX_FW_CALIB_LN0, \\\n\t\t\t\t\t\t\t\t    _DKL_TX_FW_CALIB_LN1)\n#define  DKL_TX_CFG_DISABLE_WAIT_INIT\t\t\t(1 << 7)\n\n#define _DKL_TX_PMD_LANE_SUS_LN0\t\t\t0x0D00\n#define _DKL_TX_PMD_LANE_SUS_LN1\t\t\t0x1D00\n#define DKL_TX_PMD_LANE_SUS(tc_port, ln)\t\t_DKL_REG_LN(tc_port, ln, \\\n\t\t\t\t\t\t\t\t    _DKL_TX_PMD_LANE_SUS_LN0, \\\n\t\t\t\t\t\t\t\t    _DKL_TX_PMD_LANE_SUS_LN1)\n\n#define _DKL_TX_DW17_LN0\t\t\t\t0x0DC4\n#define _DKL_TX_DW17_LN1\t\t\t\t0x1DC4\n#define DKL_TX_DW17(tc_port, ln)\t\t\t_DKL_REG_LN(tc_port, ln, \\\n\t\t\t\t\t\t\t\t    _DKL_TX_DW17_LN0, \\\n\t\t\t\t\t\t\t\t    _DKL_TX_DW17_LN1)\n\n#define _DKL_TX_DW18_LN0\t\t\t\t0x0DC8\n#define _DKL_TX_DW18_LN1\t\t\t\t0x1DC8\n#define DKL_TX_DW18(tc_port, ln)\t\t\t_DKL_REG_LN(tc_port, ln, \\\n\t\t\t\t\t\t\t\t    _DKL_TX_DW18_LN0, \\\n\t\t\t\t\t\t\t\t    _DKL_TX_DW18_LN1)\n\n#define _DKL_DP_MODE_LN0\t\t\t\t0x00A0\n#define _DKL_DP_MODE_LN1\t\t\t\t0x10A0\n#define DKL_DP_MODE(tc_port, ln)\t\t\t_DKL_REG_LN(tc_port, ln, \\\n\t\t\t\t\t\t\t\t    _DKL_DP_MODE_LN0, \\\n\t\t\t\t\t\t\t\t    _DKL_DP_MODE_LN1)\n\n#define _DKL_CMN_UC_DW27\t\t\t\t0x236C\n#define DKL_CMN_UC_DW_27(tc_port)\t\t\t_DKL_REG(tc_port, \\\n\t\t\t\t\t\t\t\t _DKL_CMN_UC_DW27)\n#define  DKL_CMN_UC_DW27_UC_HEALTH\t\t\t(0x1 << 15)\n\n \n#define _HIP_INDEX_REG0\t\t\t\t\t0x1010A0\n#define _HIP_INDEX_REG1\t\t\t\t\t0x1010A4\n#define HIP_INDEX_REG(tc_port)\t\t\t\t_MMIO((tc_port) < 4 ? _HIP_INDEX_REG0 \\\n\t\t\t\t\t\t\t      : _HIP_INDEX_REG1)\n#define _HIP_INDEX_SHIFT(tc_port)\t\t\t(8 * ((tc_port) % 4))\n#define HIP_INDEX_VAL(tc_port, val)\t\t\t((val) << _HIP_INDEX_SHIFT(tc_port))\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}