# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Project_3.srcs/sources_1/new/ALU.vhd" \
"../../../../Project_3.srcs/sources_1/new/Full_Adder.vhd" \
"../../../../Project_3.srcs/sources_1/new/Registers.vhd" \
"../../../../Project_3.srcs/sources_1/new/Top_Level.vhd" \
"../../../../Project_3.srcs/sources_1/new/nBitAdder.vhd" \
"../../../../top_level_sherif_tb.vhdl" \

# Do not sort compile order
nosort
