

================================================================
== Vitis HLS Report for 'Loop_FRAMES_CP_OUTER_proc1'
================================================================
* Date:           Fri Dec 13 11:12:56 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.804 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   446466|   446466|  4.465 ms|  4.465 ms|  446466|  446466|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- FRAMES_CP_OUTER_FRAMES_CP_INNER  |   446464|   446464|         2|          1|          1|  446464|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      140|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      126|    -|
|Register             |        -|     -|       43|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       43|      266|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln451_1_fu_164_p2             |         +|   0|  0|  26|          19|           1|
    |add_ln451_fu_176_p2               |         +|   0|  0|  16|           9|           1|
    |add_ln453_fu_227_p2               |         +|   0|  0|  18|          11|           1|
    |add_ln458_fu_216_p2               |         +|   0|  0|  26|          19|          19|
    |ap_condition_143                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln451_fu_158_p2              |      icmp|   0|  0|  14|          19|          18|
    |icmp_ln453_fu_182_p2              |      icmp|   0|  0|  12|          11|          12|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |select_ln451_1_fu_196_p3          |    select|   0|  0|   9|           1|           9|
    |select_ln451_fu_188_p3            |    select|   0|  0|  11|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 140|          94|          67|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_c_load               |   9|          2|   11|         22|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   19|         38|
    |ap_sig_allocacmp_r_load               |   9|          2|    9|         18|
    |c_fu_80                               |   9|          2|   11|         22|
    |frame1_a_V_blk_n                      |   9|          2|    1|          2|
    |frame2_a_V_blk_n                      |   9|          2|    1|          2|
    |frame3_a_V_blk_n                      |   9|          2|    1|          2|
    |frame4_a_V_blk_n                      |   9|          2|    1|          2|
    |frame5_a_V_blk_n                      |   9|          2|    1|          2|
    |indvar_flatten_fu_88                  |   9|          2|   19|         38|
    |r_fu_84                               |   9|          2|    9|         18|
    |real_start                            |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 126|         28|   86|        172|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |c_fu_80                  |  11|   0|   11|          0|
    |indvar_flatten_fu_88     |  19|   0|   19|          0|
    |r_fu_84                  |   9|   0|    9|          0|
    |start_once_reg           |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  43|   0|   43|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+----------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+---------------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  Loop_FRAMES_CP_OUTER_proc1|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  Loop_FRAMES_CP_OUTER_proc1|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  Loop_FRAMES_CP_OUTER_proc1|  return value|
|start_full_n               |   in|    1|  ap_ctrl_hs|  Loop_FRAMES_CP_OUTER_proc1|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  Loop_FRAMES_CP_OUTER_proc1|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|  Loop_FRAMES_CP_OUTER_proc1|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  Loop_FRAMES_CP_OUTER_proc1|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  Loop_FRAMES_CP_OUTER_proc1|  return value|
|start_out                  |  out|    1|  ap_ctrl_hs|  Loop_FRAMES_CP_OUTER_proc1|  return value|
|start_write                |  out|    1|  ap_ctrl_hs|  Loop_FRAMES_CP_OUTER_proc1|  return value|
|frame1_a_V_din             |  out|   17|     ap_fifo|                  frame1_a_V|       pointer|
|frame1_a_V_num_data_valid  |   in|   11|     ap_fifo|                  frame1_a_V|       pointer|
|frame1_a_V_fifo_cap        |   in|   11|     ap_fifo|                  frame1_a_V|       pointer|
|frame1_a_V_full_n          |   in|    1|     ap_fifo|                  frame1_a_V|       pointer|
|frame1_a_V_write           |  out|    1|     ap_fifo|                  frame1_a_V|       pointer|
|frame2_a_V_din             |  out|   17|     ap_fifo|                  frame2_a_V|       pointer|
|frame2_a_V_num_data_valid  |   in|   11|     ap_fifo|                  frame2_a_V|       pointer|
|frame2_a_V_fifo_cap        |   in|   11|     ap_fifo|                  frame2_a_V|       pointer|
|frame2_a_V_full_n          |   in|    1|     ap_fifo|                  frame2_a_V|       pointer|
|frame2_a_V_write           |  out|    1|     ap_fifo|                  frame2_a_V|       pointer|
|frame3_a_V_din             |  out|   17|     ap_fifo|                  frame3_a_V|       pointer|
|frame3_a_V_num_data_valid  |   in|   11|     ap_fifo|                  frame3_a_V|       pointer|
|frame3_a_V_fifo_cap        |   in|   11|     ap_fifo|                  frame3_a_V|       pointer|
|frame3_a_V_full_n          |   in|    1|     ap_fifo|                  frame3_a_V|       pointer|
|frame3_a_V_write           |  out|    1|     ap_fifo|                  frame3_a_V|       pointer|
|frame4_a_V_din             |  out|   17|     ap_fifo|                  frame4_a_V|       pointer|
|frame4_a_V_num_data_valid  |   in|   11|     ap_fifo|                  frame4_a_V|       pointer|
|frame4_a_V_fifo_cap        |   in|   11|     ap_fifo|                  frame4_a_V|       pointer|
|frame4_a_V_full_n          |   in|    1|     ap_fifo|                  frame4_a_V|       pointer|
|frame4_a_V_write           |  out|    1|     ap_fifo|                  frame4_a_V|       pointer|
|frame5_a_V_din             |  out|   17|     ap_fifo|                  frame5_a_V|       pointer|
|frame5_a_V_num_data_valid  |   in|   11|     ap_fifo|                  frame5_a_V|       pointer|
|frame5_a_V_fifo_cap        |   in|   11|     ap_fifo|                  frame5_a_V|       pointer|
|frame5_a_V_full_n          |   in|    1|     ap_fifo|                  frame5_a_V|       pointer|
|frame5_a_V_write           |  out|    1|     ap_fifo|                  frame5_a_V|       pointer|
|frames_address0            |  out|   19|   ap_memory|                      frames|         array|
|frames_ce0                 |  out|    1|   ap_memory|                      frames|         array|
|frames_q0                  |   in|   64|   ap_memory|                      frames|         array|
+---------------------------+-----+-----+------------+----------------------------+--------------+

