vhdl xil_defaultlib  \
"../../../bd/unity_excercise_design_1/ip/unity_excercise_design_1_pl_top_0_0/sim/unity_excercise_design_1_pl_top_0_0.vhd" \
"../../../bd/unity_excercise_design_1/ip/unity_excercise_design_1_axi_uartlite_0_1/sim/unity_excercise_design_1_axi_uartlite_0_1.vhd" \
"../../../bd/unity_excercise_design_1/ip/unity_excercise_design_1_rst_ps7_0_50M_1/sim/unity_excercise_design_1_rst_ps7_0_50M_1.vhd" \
"../../../bd/unity_excercise_design_1/sim/unity_excercise_design_1.vhd" \

nosort
