{"sha": "f2c2a6fb1e5742d8dac7c906decb7764602d301c", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ZjJjMmE2ZmIxZTU3NDJkOGRhYzdjOTA2ZGVjYjc3NjQ2MDJkMzAxYw==", "commit": {"author": {"name": "H.J. Lu", "email": "hongjiu.lu@intel.com", "date": "2019-05-15T15:13:31Z"}, "committer": {"name": "H.J. Lu", "email": "hjl@gcc.gnu.org", "date": "2019-05-15T15:13:31Z"}, "message": "i386: Emulate MMX mmx_pextrw with SSE\n\nEmulate MMX mmx_pextrw with SSE.  Only SSE register source operand is\nallowed.\n\n\tPR target/89021\n\t* config/i386/mmx.md (mmx_pextrw): Add SSE emulation.\n\nFrom-SVN: r271229", "tree": {"sha": "1988e5b221a77f5cdbd6850eb0d5eb41b18370f7", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/1988e5b221a77f5cdbd6850eb0d5eb41b18370f7"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/f2c2a6fb1e5742d8dac7c906decb7764602d301c", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/f2c2a6fb1e5742d8dac7c906decb7764602d301c", "html_url": "https://github.com/Rust-GCC/gccrs/commit/f2c2a6fb1e5742d8dac7c906decb7764602d301c", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/f2c2a6fb1e5742d8dac7c906decb7764602d301c/comments", "author": {"login": "hjl-tools", "id": 1072356, "node_id": "MDQ6VXNlcjEwNzIzNTY=", "avatar_url": "https://avatars.githubusercontent.com/u/1072356?v=4", "gravatar_id": "", "url": "https://api.github.com/users/hjl-tools", "html_url": "https://github.com/hjl-tools", "followers_url": "https://api.github.com/users/hjl-tools/followers", "following_url": "https://api.github.com/users/hjl-tools/following{/other_user}", "gists_url": "https://api.github.com/users/hjl-tools/gists{/gist_id}", "starred_url": "https://api.github.com/users/hjl-tools/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/hjl-tools/subscriptions", "organizations_url": "https://api.github.com/users/hjl-tools/orgs", "repos_url": "https://api.github.com/users/hjl-tools/repos", "events_url": "https://api.github.com/users/hjl-tools/events{/privacy}", "received_events_url": "https://api.github.com/users/hjl-tools/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "b7e97d9a814e206ed444fcba4ef62ba0a830ebdb", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/b7e97d9a814e206ed444fcba4ef62ba0a830ebdb", "html_url": "https://github.com/Rust-GCC/gccrs/commit/b7e97d9a814e206ed444fcba4ef62ba0a830ebdb"}], "stats": {"total": 23, "additions": 16, "deletions": 7}, "files": [{"sha": "aa8da14889be70d6409962485dbeebbb9abfa724", "filename": "gcc/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/f2c2a6fb1e5742d8dac7c906decb7764602d301c/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/f2c2a6fb1e5742d8dac7c906decb7764602d301c/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=f2c2a6fb1e5742d8dac7c906decb7764602d301c", "patch": "@@ -1,3 +1,8 @@\n+2019-05-15  H.J. Lu  <hongjiu.lu@intel.com>\n+\n+\tPR target/89021\n+\t* config/i386/mmx.md (mmx_pextrw): Add SSE emulation.\n+\n 2019-05-15  H.J. Lu  <hongjiu.lu@intel.com>\n \n \tPR target/89021"}, {"sha": "ca06845cc81630fdf8ef6f454fb0b5397c3ab9f2", "filename": "gcc/config/i386/mmx.md", "status": "modified", "additions": 11, "deletions": 7, "changes": 18, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/f2c2a6fb1e5742d8dac7c906decb7764602d301c/gcc%2Fconfig%2Fi386%2Fmmx.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/f2c2a6fb1e5742d8dac7c906decb7764602d301c/gcc%2Fconfig%2Fi386%2Fmmx.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fmmx.md?ref=f2c2a6fb1e5742d8dac7c906decb7764602d301c", "patch": "@@ -1335,16 +1335,20 @@\n    (set_attr \"mode\" \"DI\")])\n \n (define_insn \"mmx_pextrw\"\n-  [(set (match_operand:SI 0 \"register_operand\" \"=r\")\n+  [(set (match_operand:SI 0 \"register_operand\" \"=r,r\")\n         (zero_extend:SI\n \t  (vec_select:HI\n-\t    (match_operand:V4HI 1 \"register_operand\" \"y\")\n-\t    (parallel [(match_operand:SI 2 \"const_0_to_3_operand\" \"n\")]))))]\n-  \"TARGET_SSE || TARGET_3DNOW_A\"\n-  \"pextrw\\t{%2, %1, %0|%0, %1, %2}\"\n-  [(set_attr \"type\" \"mmxcvt\")\n+\t    (match_operand:V4HI 1 \"register_operand\" \"y,Yv\")\n+\t    (parallel [(match_operand:SI 2 \"const_0_to_3_operand\" \"n,n\")]))))]\n+  \"(TARGET_MMX || TARGET_MMX_WITH_SSE)\n+   && (TARGET_SSE || TARGET_3DNOW_A)\"\n+  \"@\n+   pextrw\\t{%2, %1, %0|%0, %1, %2}\n+   %vpextrw\\t{%2, %1, %0|%0, %1, %2}\"\n+  [(set_attr \"mmx_isa\" \"native,x64\")\n+   (set_attr \"type\" \"mmxcvt,sselog1\")\n    (set_attr \"length_immediate\" \"1\")\n-   (set_attr \"mode\" \"DI\")])\n+   (set_attr \"mode\" \"DI,TI\")])\n \n (define_expand \"mmx_pshufw\"\n   [(match_operand:V4HI 0 \"register_operand\")"}]}