-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
-- Date        : Tue Mar  8 23:59:16 2022
-- Host        : LAPTOP-VLHMPBL0 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode synth_stub
--               C:/Users/victo/Desktop/Vivados/daq_mb_te0716_v7/daq_mb_te0716_v7.srcs/sources_1/bd/zsys/ip/zsys_ADC_readout_buff_0_0/zsys_ADC_readout_buff_0_0_stub.vhdl
-- Design      : zsys_ADC_readout_buff_0_0
-- Purpose     : Stub declaration of top-level module interface
-- Device      : xc7z015clg485-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity zsys_ADC_readout_buff_0_0 is
  Port ( 
    i_ADclk_p : in STD_LOGIC;
    i_ADclk_n : in STD_LOGIC;
    i_Lclk_p : in STD_LOGIC;
    i_Lclk_n : in STD_LOGIC;
    i_ADC_ch0_p : in STD_LOGIC;
    i_ADC_ch0_n : in STD_LOGIC;
    i_ADC_ch1_p : in STD_LOGIC;
    i_ADC_ch1_n : in STD_LOGIC;
    i_ADC_ch2_p : in STD_LOGIC;
    i_ADC_ch2_n : in STD_LOGIC;
    i_ADC_ch3_p : in STD_LOGIC;
    i_ADC_ch3_n : in STD_LOGIC;
    i_ADC_ch4_p : in STD_LOGIC;
    i_ADC_ch4_n : in STD_LOGIC;
    i_ADC_ch5_p : in STD_LOGIC;
    i_ADC_ch5_n : in STD_LOGIC;
    i_ADC_ch6_p : in STD_LOGIC;
    i_ADC_ch6_n : in STD_LOGIC;
    i_ADC_ch7_p : in STD_LOGIC;
    i_ADC_ch7_n : in STD_LOGIC;
    o_ADclk_p : out STD_LOGIC;
    o_ADclk_n : out STD_LOGIC;
    o_Lclk_p : out STD_LOGIC;
    o_Lclk_n : out STD_LOGIC;
    o_ADC_ch0_p : out STD_LOGIC;
    o_ADC_ch0_n : out STD_LOGIC;
    o_ADC_ch1_p : out STD_LOGIC;
    o_ADC_ch1_n : out STD_LOGIC;
    o_ADC_ch2_p : out STD_LOGIC;
    o_ADC_ch2_n : out STD_LOGIC;
    o_ADC_ch3_p : out STD_LOGIC;
    o_ADC_ch3_n : out STD_LOGIC;
    o_ADC_ch4_p : out STD_LOGIC;
    o_ADC_ch4_n : out STD_LOGIC;
    o_ADC_ch5_p : out STD_LOGIC;
    o_ADC_ch5_n : out STD_LOGIC;
    o_ADC_ch6_p : out STD_LOGIC;
    o_ADC_ch6_n : out STD_LOGIC;
    o_ADC_ch7_p : out STD_LOGIC;
    o_ADC_ch7_n : out STD_LOGIC
  );

end zsys_ADC_readout_buff_0_0;

architecture stub of zsys_ADC_readout_buff_0_0 is
attribute syn_black_box : boolean;
attribute black_box_pad_pin : string;
attribute syn_black_box of stub : architecture is true;
attribute black_box_pad_pin of stub : architecture is "i_ADclk_p,i_ADclk_n,i_Lclk_p,i_Lclk_n,i_ADC_ch0_p,i_ADC_ch0_n,i_ADC_ch1_p,i_ADC_ch1_n,i_ADC_ch2_p,i_ADC_ch2_n,i_ADC_ch3_p,i_ADC_ch3_n,i_ADC_ch4_p,i_ADC_ch4_n,i_ADC_ch5_p,i_ADC_ch5_n,i_ADC_ch6_p,i_ADC_ch6_n,i_ADC_ch7_p,i_ADC_ch7_n,o_ADclk_p,o_ADclk_n,o_Lclk_p,o_Lclk_n,o_ADC_ch0_p,o_ADC_ch0_n,o_ADC_ch1_p,o_ADC_ch1_n,o_ADC_ch2_p,o_ADC_ch2_n,o_ADC_ch3_p,o_ADC_ch3_n,o_ADC_ch4_p,o_ADC_ch4_n,o_ADC_ch5_p,o_ADC_ch5_n,o_ADC_ch6_p,o_ADC_ch6_n,o_ADC_ch7_p,o_ADC_ch7_n";
attribute x_core_info : string;
attribute x_core_info of stub : architecture is "ADC_readout_buff,Vivado 2018.2";
begin
end;
