// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "10/16/2020 22:43:28"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module toplevel (
	Clk,
	Reset,
	Run,
	ClearA_LoadB,
	S,
	Aval,
	Bval,
	X,
	AhexL,
	AhexU,
	BhexL,
	BhexU);
input 	Clk;
input 	Reset;
input 	Run;
input 	ClearA_LoadB;
input 	[7:0] S;
output 	[7:0] Aval;
output 	[7:0] Bval;
output 	X;
output 	[6:0] AhexL;
output 	[6:0] AhexU;
output 	[6:0] BhexL;
output 	[6:0] BhexU;

// Design Ports Information
// Aval[0]	=>  Location: PIN_J23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[1]	=>  Location: PIN_L21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[2]	=>  Location: PIN_D28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[3]	=>  Location: PIN_D26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[4]	=>  Location: PIN_G27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[5]	=>  Location: PIN_G28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[6]	=>  Location: PIN_K25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[7]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[0]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[1]	=>  Location: PIN_G23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[2]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[3]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[4]	=>  Location: PIN_G24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[5]	=>  Location: PIN_B26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[6]	=>  Location: PIN_H24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[7]	=>  Location: PIN_E27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// X	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexL[0]	=>  Location: PIN_H26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexL[1]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexL[2]	=>  Location: PIN_E26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexL[3]	=>  Location: PIN_F26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexL[4]	=>  Location: PIN_K26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexL[5]	=>  Location: PIN_F27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexL[6]	=>  Location: PIN_H25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexU[0]	=>  Location: PIN_L27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexU[1]	=>  Location: PIN_K27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexU[2]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexU[3]	=>  Location: PIN_J26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexU[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexU[5]	=>  Location: PIN_L24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AhexU[6]	=>  Location: PIN_J25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexL[0]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexL[1]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexL[2]	=>  Location: PIN_A26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexL[3]	=>  Location: PIN_B25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexL[4]	=>  Location: PIN_A25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexL[5]	=>  Location: PIN_C25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexL[6]	=>  Location: PIN_D25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexU[0]	=>  Location: PIN_F25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexU[1]	=>  Location: PIN_F24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexU[2]	=>  Location: PIN_C26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexU[3]	=>  Location: PIN_K28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexU[4]	=>  Location: PIN_E28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexU[5]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BhexU[6]	=>  Location: PIN_H23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[0]	=>  Location: PIN_J28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ClearA_LoadB	=>  Location: PIN_J27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Reset	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Clk	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[1]	=>  Location: PIN_G26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[2]	=>  Location: PIN_C27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[3]	=>  Location: PIN_G25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[4]	=>  Location: PIN_J24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[6]	=>  Location: PIN_L23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[7]	=>  Location: PIN_D27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Run	=>  Location: PIN_F28,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("Multiplication_v.sdo");
// synopsys translate_on

wire \Aval[0]~output_o ;
wire \Aval[1]~output_o ;
wire \Aval[2]~output_o ;
wire \Aval[3]~output_o ;
wire \Aval[4]~output_o ;
wire \Aval[5]~output_o ;
wire \Aval[6]~output_o ;
wire \Aval[7]~output_o ;
wire \Bval[0]~output_o ;
wire \Bval[1]~output_o ;
wire \Bval[2]~output_o ;
wire \Bval[3]~output_o ;
wire \Bval[4]~output_o ;
wire \Bval[5]~output_o ;
wire \Bval[6]~output_o ;
wire \Bval[7]~output_o ;
wire \X~output_o ;
wire \AhexL[0]~output_o ;
wire \AhexL[1]~output_o ;
wire \AhexL[2]~output_o ;
wire \AhexL[3]~output_o ;
wire \AhexL[4]~output_o ;
wire \AhexL[5]~output_o ;
wire \AhexL[6]~output_o ;
wire \AhexU[0]~output_o ;
wire \AhexU[1]~output_o ;
wire \AhexU[2]~output_o ;
wire \AhexU[3]~output_o ;
wire \AhexU[4]~output_o ;
wire \AhexU[5]~output_o ;
wire \AhexU[6]~output_o ;
wire \BhexL[0]~output_o ;
wire \BhexL[1]~output_o ;
wire \BhexL[2]~output_o ;
wire \BhexL[3]~output_o ;
wire \BhexL[4]~output_o ;
wire \BhexL[5]~output_o ;
wire \BhexL[6]~output_o ;
wire \BhexU[0]~output_o ;
wire \BhexU[1]~output_o ;
wire \BhexU[2]~output_o ;
wire \BhexU[3]~output_o ;
wire \BhexU[4]~output_o ;
wire \BhexU[5]~output_o ;
wire \BhexU[6]~output_o ;
wire \Clk~input_o ;
wire \Clk~inputclkctrl_outclk ;
wire \Run~input_o ;
wire \Reset~input_o ;
wire \controlunit|curr_state~35_combout ;
wire \controlunit|curr_state.Z~q ;
wire \controlunit|curr_state~36_combout ;
wire \controlunit|curr_state.B~q ;
wire \controlunit|curr_state~27_combout ;
wire \controlunit|curr_state.C~q ;
wire \controlunit|curr_state~37_combout ;
wire \controlunit|curr_state.D~q ;
wire \controlunit|curr_state~28_combout ;
wire \controlunit|curr_state.E~q ;
wire \controlunit|curr_state~38_combout ;
wire \controlunit|curr_state.F~q ;
wire \controlunit|curr_state~29_combout ;
wire \controlunit|curr_state.G~q ;
wire \controlunit|curr_state~39_combout ;
wire \controlunit|curr_state.H~q ;
wire \controlunit|curr_state~30_combout ;
wire \controlunit|curr_state.I~q ;
wire \controlunit|curr_state~40_combout ;
wire \controlunit|curr_state.J~q ;
wire \controlunit|curr_state~31_combout ;
wire \controlunit|curr_state.K~q ;
wire \controlunit|curr_state~41_combout ;
wire \controlunit|curr_state.L~q ;
wire \controlunit|curr_state~32_combout ;
wire \controlunit|curr_state.M_~q ;
wire \controlunit|curr_state~42_combout ;
wire \controlunit|curr_state.N~q ;
wire \controlunit|curr_state~33_combout ;
wire \controlunit|curr_state.O~q ;
wire \controlunit|curr_state~26_combout ;
wire \controlunit|curr_state.P~q ;
wire \controlunit|Selector19~4_combout ;
wire \controlunit|curr_state.Q~q ;
wire \controlunit|Selector17~0_combout ;
wire \controlunit|curr_state.R~q ;
wire \controlunit|curr_state~34_combout ;
wire \controlunit|curr_state.A~q ;
wire \S[3]~input_o ;
wire \ClearA_LoadB~input_o ;
wire \S[5]~input_o ;
wire \S[6]~input_o ;
wire \S[7]~input_o ;
wire \Bmemory|dataout~9_combout ;
wire \controlunit|WideNor0~0_combout ;
wire \Bmemory|dataout[6]~1_combout ;
wire \controlunit|WideNor0~1_combout ;
wire \Bmemory|dataout[6]~2_combout ;
wire \Bmemory|dataout~8_combout ;
wire \Bmemory|dataout~7_combout ;
wire \S[4]~input_o ;
wire \Bmemory|dataout~6_combout ;
wire \Bmemory|dataout~5_combout ;
wire \S[2]~input_o ;
wire \Bmemory|dataout~4_combout ;
wire \S[1]~input_o ;
wire \Bmemory|dataout~3_combout ;
wire \S[0]~input_o ;
wire \Bmemory|dataout~0_combout ;
wire \controlunit|sub~0_combout ;
wire \operation|FA0|c~0_combout ;
wire \operation|FA1|s~combout ;
wire \controlunit|Selector19~1_combout ;
wire \loadA~0_combout ;
wire \controlunit|Selector19~0_combout ;
wire \controlunit|Selector19~2_combout ;
wire \controlunit|Selector19~3_combout ;
wire \loadA~1_combout ;
wire \loadA~2_combout ;
wire \operation|FA8|s~0_combout ;
wire \Amemory|dataout~9_combout ;
wire \operation|FA1|c~0_combout ;
wire \operation|FA2|c~0_combout ;
wire \operation|FA3|c~0_combout ;
wire \operation|FA4|c~0_combout ;
wire \operation|FA5|c~0_combout ;
wire \operation|FA6|c~0_combout ;
wire \operation|FA7|c~0_combout ;
wire \Xmemory|dataout~0_combout ;
wire \Xmemory|dataout~q ;
wire \Amemory|dataout~8_combout ;
wire \Amemory|dataout~10_combout ;
wire \Amemory|dataout[7]~1_combout ;
wire \operation|FA6|s~combout ;
wire \Amemory|dataout~7_combout ;
wire \operation|FA5|s~combout ;
wire \Amemory|dataout~6_combout ;
wire \operation|FA4|s~combout ;
wire \Amemory|dataout~5_combout ;
wire \operation|FA3|s~combout ;
wire \Amemory|dataout~4_combout ;
wire \operation|FA2|s~combout ;
wire \Amemory|dataout~3_combout ;
wire \Amemory|dataout~2_combout ;
wire \operation|FA0|s~0_combout ;
wire \Amemory|dataout~0_combout ;
wire \HexAL|WideOr6~0_combout ;
wire \HexAL|WideOr5~0_combout ;
wire \HexAL|WideOr4~0_combout ;
wire \HexAL|WideOr3~0_combout ;
wire \HexAL|WideOr2~0_combout ;
wire \HexAL|WideOr1~0_combout ;
wire \HexAL|WideOr0~0_combout ;
wire \HexAU|WideOr6~0_combout ;
wire \HexAU|WideOr5~0_combout ;
wire \HexAU|WideOr4~0_combout ;
wire \HexAU|WideOr3~0_combout ;
wire \HexAU|WideOr2~0_combout ;
wire \HexAU|WideOr1~0_combout ;
wire \HexAU|WideOr0~0_combout ;
wire \HexBL|WideOr6~0_combout ;
wire \HexBL|WideOr5~0_combout ;
wire \HexBL|WideOr4~0_combout ;
wire \HexBL|WideOr3~0_combout ;
wire \HexBL|WideOr2~0_combout ;
wire \HexBL|WideOr1~0_combout ;
wire \HexBL|WideOr0~0_combout ;
wire \HexBU|WideOr6~0_combout ;
wire \HexBU|WideOr5~0_combout ;
wire \HexBU|WideOr4~0_combout ;
wire \HexBU|WideOr3~0_combout ;
wire \HexBU|WideOr2~0_combout ;
wire \HexBU|WideOr1~0_combout ;
wire \HexBU|WideOr0~0_combout ;
wire [7:0] \Bmemory|dataout ;
wire [7:0] \Amemory|dataout ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X115_Y63_N2
cycloneive_io_obuf \Aval[0]~output (
	.i(\Amemory|dataout [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[0]~output .bus_hold = "false";
defparam \Aval[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y62_N9
cycloneive_io_obuf \Aval[1]~output (
	.i(\Amemory|dataout [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[1]~output .bus_hold = "false";
defparam \Aval[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y60_N16
cycloneive_io_obuf \Aval[2]~output (
	.i(\Amemory|dataout [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[2]~output .bus_hold = "false";
defparam \Aval[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y62_N23
cycloneive_io_obuf \Aval[3]~output (
	.i(\Amemory|dataout [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[3]~output .bus_hold = "false";
defparam \Aval[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y52_N2
cycloneive_io_obuf \Aval[4]~output (
	.i(\Amemory|dataout [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[4]~output .bus_hold = "false";
defparam \Aval[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y52_N9
cycloneive_io_obuf \Aval[5]~output (
	.i(\Amemory|dataout [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[5]~output .bus_hold = "false";
defparam \Aval[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y55_N16
cycloneive_io_obuf \Aval[6]~output (
	.i(\Amemory|dataout [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[6]~output .bus_hold = "false";
defparam \Aval[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y53_N16
cycloneive_io_obuf \Aval[7]~output (
	.i(\Amemory|dataout [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[7]~output .bus_hold = "false";
defparam \Aval[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N9
cycloneive_io_obuf \Bval[0]~output (
	.i(\Bmemory|dataout [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[0]~output .bus_hold = "false";
defparam \Bval[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N16
cycloneive_io_obuf \Bval[1]~output (
	.i(\Bmemory|dataout [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[1]~output .bus_hold = "false";
defparam \Bval[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N2
cycloneive_io_obuf \Bval[2]~output (
	.i(\Bmemory|dataout [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[2]~output .bus_hold = "false";
defparam \Bval[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \Bval[3]~output (
	.i(\Bmemory|dataout [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[3]~output .bus_hold = "false";
defparam \Bval[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N23
cycloneive_io_obuf \Bval[4]~output (
	.i(\Bmemory|dataout [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[4]~output .bus_hold = "false";
defparam \Bval[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y73_N9
cycloneive_io_obuf \Bval[5]~output (
	.i(\Bmemory|dataout [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[5]~output .bus_hold = "false";
defparam \Bval[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y65_N23
cycloneive_io_obuf \Bval[6]~output (
	.i(\Bmemory|dataout [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[6]~output .bus_hold = "false";
defparam \Bval[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y57_N16
cycloneive_io_obuf \Bval[7]~output (
	.i(\Bmemory|dataout [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[7]~output .bus_hold = "false";
defparam \Bval[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y64_N9
cycloneive_io_obuf \X~output (
	.i(\Xmemory|dataout~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\X~output_o ),
	.obar());
// synopsys translate_off
defparam \X~output .bus_hold = "false";
defparam \X~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y58_N23
cycloneive_io_obuf \AhexL[0]~output (
	.i(\HexAL|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexL[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexL[0]~output .bus_hold = "false";
defparam \AhexL[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y62_N16
cycloneive_io_obuf \AhexL[1]~output (
	.i(\HexAL|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexL[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexL[1]~output .bus_hold = "false";
defparam \AhexL[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y59_N23
cycloneive_io_obuf \AhexL[2]~output (
	.i(\HexAL|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexL[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexL[2]~output .bus_hold = "false";
defparam \AhexL[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y59_N16
cycloneive_io_obuf \AhexL[3]~output (
	.i(\HexAL|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexL[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexL[3]~output .bus_hold = "false";
defparam \AhexL[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y55_N23
cycloneive_io_obuf \AhexL[4]~output (
	.i(\HexAL|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexL[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexL[4]~output .bus_hold = "false";
defparam \AhexL[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y56_N16
cycloneive_io_obuf \AhexL[5]~output (
	.i(\HexAL|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexL[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexL[5]~output .bus_hold = "false";
defparam \AhexL[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y58_N16
cycloneive_io_obuf \AhexL[6]~output (
	.i(!\HexAL|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexL[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexL[6]~output .bus_hold = "false";
defparam \AhexL[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y48_N9
cycloneive_io_obuf \AhexU[0]~output (
	.i(\HexAU|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexU[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexU[0]~output .bus_hold = "false";
defparam \AhexU[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N9
cycloneive_io_obuf \AhexU[1]~output (
	.i(\HexAU|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexU[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexU[1]~output .bus_hold = "false";
defparam \AhexU[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \AhexU[2]~output (
	.i(\HexAU|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexU[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexU[2]~output .bus_hold = "false";
defparam \AhexU[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y51_N9
cycloneive_io_obuf \AhexU[3]~output (
	.i(\HexAU|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexU[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexU[3]~output .bus_hold = "false";
defparam \AhexU[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \AhexU[4]~output (
	.i(\HexAU|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexU[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexU[4]~output .bus_hold = "false";
defparam \AhexU[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y48_N2
cycloneive_io_obuf \AhexU[5]~output (
	.i(\HexAU|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexU[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexU[5]~output .bus_hold = "false";
defparam \AhexU[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y51_N2
cycloneive_io_obuf \AhexU[6]~output (
	.i(!\HexAU|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AhexU[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \AhexU[6]~output .bus_hold = "false";
defparam \AhexU[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N9
cycloneive_io_obuf \BhexL[0]~output (
	.i(\HexBL|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexL[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexL[0]~output .bus_hold = "false";
defparam \BhexL[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \BhexL[1]~output (
	.i(\HexBL|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexL[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexL[1]~output .bus_hold = "false";
defparam \BhexL[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y73_N2
cycloneive_io_obuf \BhexL[2]~output (
	.i(\HexBL|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexL[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexL[2]~output .bus_hold = "false";
defparam \BhexL[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N2
cycloneive_io_obuf \BhexL[3]~output (
	.i(\HexBL|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexL[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexL[3]~output .bus_hold = "false";
defparam \BhexL[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y73_N9
cycloneive_io_obuf \BhexL[4]~output (
	.i(\HexBL|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexL[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexL[4]~output .bus_hold = "false";
defparam \BhexL[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y73_N9
cycloneive_io_obuf \BhexL[5]~output (
	.i(\HexBL|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexL[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexL[5]~output .bus_hold = "false";
defparam \BhexL[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y73_N2
cycloneive_io_obuf \BhexL[6]~output (
	.i(!\HexBL|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexL[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexL[6]~output .bus_hold = "false";
defparam \BhexL[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y68_N23
cycloneive_io_obuf \BhexU[0]~output (
	.i(\HexBU|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexU[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexU[0]~output .bus_hold = "false";
defparam \BhexU[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y68_N16
cycloneive_io_obuf \BhexU[1]~output (
	.i(\HexBU|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexU[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexU[1]~output .bus_hold = "false";
defparam \BhexU[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y73_N2
cycloneive_io_obuf \BhexU[2]~output (
	.i(\HexBU|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexU[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexU[2]~output .bus_hold = "false";
defparam \BhexU[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y49_N2
cycloneive_io_obuf \BhexU[3]~output (
	.i(\HexBU|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexU[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexU[3]~output .bus_hold = "false";
defparam \BhexU[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y57_N23
cycloneive_io_obuf \BhexU[4]~output (
	.i(\HexBU|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexU[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexU[4]~output .bus_hold = "false";
defparam \BhexU[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \BhexU[5]~output (
	.i(\HexBU|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexU[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexU[5]~output .bus_hold = "false";
defparam \BhexU[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y65_N16
cycloneive_io_obuf \BhexU[6]~output (
	.i(!\HexBU|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BhexU[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \BhexU[6]~output .bus_hold = "false";
defparam \BhexU[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \Clk~input (
	.i(Clk),
	.ibar(gnd),
	.o(\Clk~input_o ));
// synopsys translate_off
defparam \Clk~input .bus_hold = "false";
defparam \Clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \Clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \Clk~inputclkctrl .clock_type = "global clock";
defparam \Clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X115_Y56_N22
cycloneive_io_ibuf \Run~input (
	.i(Run),
	.ibar(gnd),
	.o(\Run~input_o ));
// synopsys translate_off
defparam \Run~input .bus_hold = "false";
defparam \Run~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y64_N1
cycloneive_io_ibuf \Reset~input (
	.i(Reset),
	.ibar(gnd),
	.o(\Reset~input_o ));
// synopsys translate_off
defparam \Reset~input .bus_hold = "false";
defparam \Reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X111_Y64_N28
cycloneive_lcell_comb \controlunit|curr_state~35 (
// Equation(s):
// \controlunit|curr_state~35_combout  = (!\controlunit|curr_state.A~q  & (!\Run~input_o  & \Reset~input_o ))

	.dataa(gnd),
	.datab(\controlunit|curr_state.A~q ),
	.datac(\Run~input_o ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\controlunit|curr_state~35_combout ),
	.cout());
// synopsys translate_off
defparam \controlunit|curr_state~35 .lut_mask = 16'h0300;
defparam \controlunit|curr_state~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y64_N29
dffeas \controlunit|curr_state.Z (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\controlunit|curr_state~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlunit|curr_state.Z~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controlunit|curr_state.Z .is_wysiwyg = "true";
defparam \controlunit|curr_state.Z .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y64_N16
cycloneive_lcell_comb \controlunit|curr_state~36 (
// Equation(s):
// \controlunit|curr_state~36_combout  = (\controlunit|curr_state.Z~q  & \Reset~input_o )

	.dataa(gnd),
	.datab(\controlunit|curr_state.Z~q ),
	.datac(gnd),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\controlunit|curr_state~36_combout ),
	.cout());
// synopsys translate_off
defparam \controlunit|curr_state~36 .lut_mask = 16'hCC00;
defparam \controlunit|curr_state~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y64_N17
dffeas \controlunit|curr_state.B (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\controlunit|curr_state~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlunit|curr_state.B~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controlunit|curr_state.B .is_wysiwyg = "true";
defparam \controlunit|curr_state.B .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y64_N20
cycloneive_lcell_comb \controlunit|curr_state~27 (
// Equation(s):
// \controlunit|curr_state~27_combout  = (\Reset~input_o  & \controlunit|curr_state.B~q )

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(\controlunit|curr_state.B~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\controlunit|curr_state~27_combout ),
	.cout());
// synopsys translate_off
defparam \controlunit|curr_state~27 .lut_mask = 16'hA0A0;
defparam \controlunit|curr_state~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y64_N21
dffeas \controlunit|curr_state.C (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\controlunit|curr_state~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlunit|curr_state.C~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controlunit|curr_state.C .is_wysiwyg = "true";
defparam \controlunit|curr_state.C .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y64_N22
cycloneive_lcell_comb \controlunit|curr_state~37 (
// Equation(s):
// \controlunit|curr_state~37_combout  = (\controlunit|curr_state.C~q  & \Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\controlunit|curr_state.C~q ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\controlunit|curr_state~37_combout ),
	.cout());
// synopsys translate_off
defparam \controlunit|curr_state~37 .lut_mask = 16'hF000;
defparam \controlunit|curr_state~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y64_N23
dffeas \controlunit|curr_state.D (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\controlunit|curr_state~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlunit|curr_state.D~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controlunit|curr_state.D .is_wysiwyg = "true";
defparam \controlunit|curr_state.D .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y64_N26
cycloneive_lcell_comb \controlunit|curr_state~28 (
// Equation(s):
// \controlunit|curr_state~28_combout  = (\controlunit|curr_state.D~q  & \Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\controlunit|curr_state.D~q ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\controlunit|curr_state~28_combout ),
	.cout());
// synopsys translate_off
defparam \controlunit|curr_state~28 .lut_mask = 16'hF000;
defparam \controlunit|curr_state~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y64_N11
dffeas \controlunit|curr_state.E (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\controlunit|curr_state~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlunit|curr_state.E~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controlunit|curr_state.E .is_wysiwyg = "true";
defparam \controlunit|curr_state.E .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y64_N0
cycloneive_lcell_comb \controlunit|curr_state~38 (
// Equation(s):
// \controlunit|curr_state~38_combout  = (\Reset~input_o  & \controlunit|curr_state.E~q )

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\controlunit|curr_state.E~q ),
	.cin(gnd),
	.combout(\controlunit|curr_state~38_combout ),
	.cout());
// synopsys translate_off
defparam \controlunit|curr_state~38 .lut_mask = 16'hAA00;
defparam \controlunit|curr_state~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y64_N1
dffeas \controlunit|curr_state.F (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\controlunit|curr_state~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlunit|curr_state.F~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controlunit|curr_state.F .is_wysiwyg = "true";
defparam \controlunit|curr_state.F .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y64_N28
cycloneive_lcell_comb \controlunit|curr_state~29 (
// Equation(s):
// \controlunit|curr_state~29_combout  = (\Reset~input_o  & \controlunit|curr_state.F~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\controlunit|curr_state.F~q ),
	.cin(gnd),
	.combout(\controlunit|curr_state~29_combout ),
	.cout());
// synopsys translate_off
defparam \controlunit|curr_state~29 .lut_mask = 16'hF000;
defparam \controlunit|curr_state~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y64_N29
dffeas \controlunit|curr_state.G (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\controlunit|curr_state~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlunit|curr_state.G~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controlunit|curr_state.G .is_wysiwyg = "true";
defparam \controlunit|curr_state.G .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y64_N6
cycloneive_lcell_comb \controlunit|curr_state~39 (
// Equation(s):
// \controlunit|curr_state~39_combout  = (\Reset~input_o  & \controlunit|curr_state.G~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\controlunit|curr_state.G~q ),
	.cin(gnd),
	.combout(\controlunit|curr_state~39_combout ),
	.cout());
// synopsys translate_off
defparam \controlunit|curr_state~39 .lut_mask = 16'hF000;
defparam \controlunit|curr_state~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y64_N7
dffeas \controlunit|curr_state.H (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\controlunit|curr_state~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlunit|curr_state.H~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controlunit|curr_state.H .is_wysiwyg = "true";
defparam \controlunit|curr_state.H .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y64_N22
cycloneive_lcell_comb \controlunit|curr_state~30 (
// Equation(s):
// \controlunit|curr_state~30_combout  = (\Reset~input_o  & \controlunit|curr_state.H~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\controlunit|curr_state.H~q ),
	.cin(gnd),
	.combout(\controlunit|curr_state~30_combout ),
	.cout());
// synopsys translate_off
defparam \controlunit|curr_state~30 .lut_mask = 16'hF000;
defparam \controlunit|curr_state~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y64_N23
dffeas \controlunit|curr_state.I (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\controlunit|curr_state~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlunit|curr_state.I~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controlunit|curr_state.I .is_wysiwyg = "true";
defparam \controlunit|curr_state.I .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y64_N24
cycloneive_lcell_comb \controlunit|curr_state~40 (
// Equation(s):
// \controlunit|curr_state~40_combout  = (\Reset~input_o  & \controlunit|curr_state.I~q )

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(\controlunit|curr_state.I~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\controlunit|curr_state~40_combout ),
	.cout());
// synopsys translate_off
defparam \controlunit|curr_state~40 .lut_mask = 16'hA0A0;
defparam \controlunit|curr_state~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y64_N25
dffeas \controlunit|curr_state.J (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\controlunit|curr_state~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlunit|curr_state.J~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controlunit|curr_state.J .is_wysiwyg = "true";
defparam \controlunit|curr_state.J .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y64_N2
cycloneive_lcell_comb \controlunit|curr_state~31 (
// Equation(s):
// \controlunit|curr_state~31_combout  = (\Reset~input_o  & \controlunit|curr_state.J~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\controlunit|curr_state.J~q ),
	.cin(gnd),
	.combout(\controlunit|curr_state~31_combout ),
	.cout());
// synopsys translate_off
defparam \controlunit|curr_state~31 .lut_mask = 16'hF000;
defparam \controlunit|curr_state~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y64_N3
dffeas \controlunit|curr_state.K (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\controlunit|curr_state~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlunit|curr_state.K~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controlunit|curr_state.K .is_wysiwyg = "true";
defparam \controlunit|curr_state.K .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y64_N26
cycloneive_lcell_comb \controlunit|curr_state~41 (
// Equation(s):
// \controlunit|curr_state~41_combout  = (\Reset~input_o  & \controlunit|curr_state.K~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\controlunit|curr_state.K~q ),
	.cin(gnd),
	.combout(\controlunit|curr_state~41_combout ),
	.cout());
// synopsys translate_off
defparam \controlunit|curr_state~41 .lut_mask = 16'hF000;
defparam \controlunit|curr_state~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y64_N27
dffeas \controlunit|curr_state.L (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\controlunit|curr_state~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlunit|curr_state.L~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controlunit|curr_state.L .is_wysiwyg = "true";
defparam \controlunit|curr_state.L .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y64_N12
cycloneive_lcell_comb \controlunit|curr_state~32 (
// Equation(s):
// \controlunit|curr_state~32_combout  = (\Reset~input_o  & \controlunit|curr_state.L~q )

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(\controlunit|curr_state.L~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\controlunit|curr_state~32_combout ),
	.cout());
// synopsys translate_off
defparam \controlunit|curr_state~32 .lut_mask = 16'hA0A0;
defparam \controlunit|curr_state~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y64_N13
dffeas \controlunit|curr_state.M_ (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\controlunit|curr_state~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlunit|curr_state.M_~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controlunit|curr_state.M_ .is_wysiwyg = "true";
defparam \controlunit|curr_state.M_ .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y64_N14
cycloneive_lcell_comb \controlunit|curr_state~42 (
// Equation(s):
// \controlunit|curr_state~42_combout  = (\controlunit|curr_state.M_~q  & \Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\controlunit|curr_state.M_~q ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\controlunit|curr_state~42_combout ),
	.cout());
// synopsys translate_off
defparam \controlunit|curr_state~42 .lut_mask = 16'hF000;
defparam \controlunit|curr_state~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y64_N15
dffeas \controlunit|curr_state.N (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\controlunit|curr_state~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlunit|curr_state.N~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controlunit|curr_state.N .is_wysiwyg = "true";
defparam \controlunit|curr_state.N .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y64_N18
cycloneive_lcell_comb \controlunit|curr_state~33 (
// Equation(s):
// \controlunit|curr_state~33_combout  = (\controlunit|curr_state.N~q  & \Reset~input_o )

	.dataa(\controlunit|curr_state.N~q ),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\controlunit|curr_state~33_combout ),
	.cout());
// synopsys translate_off
defparam \controlunit|curr_state~33 .lut_mask = 16'hA0A0;
defparam \controlunit|curr_state~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y64_N19
dffeas \controlunit|curr_state.O (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\controlunit|curr_state~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlunit|curr_state.O~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controlunit|curr_state.O .is_wysiwyg = "true";
defparam \controlunit|curr_state.O .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y64_N16
cycloneive_lcell_comb \controlunit|curr_state~26 (
// Equation(s):
// \controlunit|curr_state~26_combout  = (\Reset~input_o  & \controlunit|curr_state.O~q )

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(gnd),
	.datad(\controlunit|curr_state.O~q ),
	.cin(gnd),
	.combout(\controlunit|curr_state~26_combout ),
	.cout());
// synopsys translate_off
defparam \controlunit|curr_state~26 .lut_mask = 16'hCC00;
defparam \controlunit|curr_state~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y64_N17
dffeas \controlunit|curr_state.P (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\controlunit|curr_state~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlunit|curr_state.P~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controlunit|curr_state.P .is_wysiwyg = "true";
defparam \controlunit|curr_state.P .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y64_N10
cycloneive_lcell_comb \controlunit|Selector19~4 (
// Equation(s):
// \controlunit|Selector19~4_combout  = (\Reset~input_o  & \controlunit|curr_state.P~q )

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\controlunit|curr_state.P~q ),
	.cin(gnd),
	.combout(\controlunit|Selector19~4_combout ),
	.cout());
// synopsys translate_off
defparam \controlunit|Selector19~4 .lut_mask = 16'hAA00;
defparam \controlunit|Selector19~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y64_N9
dffeas \controlunit|curr_state.Q (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\controlunit|Selector19~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlunit|curr_state.Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controlunit|curr_state.Q .is_wysiwyg = "true";
defparam \controlunit|curr_state.Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y64_N24
cycloneive_lcell_comb \controlunit|Selector17~0 (
// Equation(s):
// \controlunit|Selector17~0_combout  = (\controlunit|curr_state.Q~q ) # ((!\Run~input_o  & \controlunit|curr_state.R~q ))

	.dataa(\Run~input_o ),
	.datab(\controlunit|curr_state.Q~q ),
	.datac(\controlunit|curr_state.R~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\controlunit|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \controlunit|Selector17~0 .lut_mask = 16'hDCDC;
defparam \controlunit|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y64_N25
dffeas \controlunit|curr_state.R (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\controlunit|Selector17~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlunit|curr_state.R~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controlunit|curr_state.R .is_wysiwyg = "true";
defparam \controlunit|curr_state.R .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y64_N18
cycloneive_lcell_comb \controlunit|curr_state~34 (
// Equation(s):
// \controlunit|curr_state~34_combout  = (\Reset~input_o  & (((!\controlunit|curr_state.R~q  & \controlunit|curr_state.A~q )) # (!\Run~input_o )))

	.dataa(\Run~input_o ),
	.datab(\controlunit|curr_state.R~q ),
	.datac(\controlunit|curr_state.A~q ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\controlunit|curr_state~34_combout ),
	.cout());
// synopsys translate_off
defparam \controlunit|curr_state~34 .lut_mask = 16'h7500;
defparam \controlunit|curr_state~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y64_N19
dffeas \controlunit|curr_state.A (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\controlunit|curr_state~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlunit|curr_state.A~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controlunit|curr_state.A .is_wysiwyg = "true";
defparam \controlunit|curr_state.A .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y66_N15
cycloneive_io_ibuf \S[3]~input (
	.i(S[3]),
	.ibar(gnd),
	.o(\S[3]~input_o ));
// synopsys translate_off
defparam \S[3]~input .bus_hold = "false";
defparam \S[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y37_N1
cycloneive_io_ibuf \ClearA_LoadB~input (
	.i(ClearA_LoadB),
	.ibar(gnd),
	.o(\ClearA_LoadB~input_o ));
// synopsys translate_off
defparam \ClearA_LoadB~input .bus_hold = "false";
defparam \ClearA_LoadB~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y67_N15
cycloneive_io_ibuf \S[5]~input (
	.i(S[5]),
	.ibar(gnd),
	.o(\S[5]~input_o ));
// synopsys translate_off
defparam \S[5]~input .bus_hold = "false";
defparam \S[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y49_N8
cycloneive_io_ibuf \S[6]~input (
	.i(S[6]),
	.ibar(gnd),
	.o(\S[6]~input_o ));
// synopsys translate_off
defparam \S[6]~input .bus_hold = "false";
defparam \S[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y61_N22
cycloneive_io_ibuf \S[7]~input (
	.i(S[7]),
	.ibar(gnd),
	.o(\S[7]~input_o ));
// synopsys translate_off
defparam \S[7]~input .bus_hold = "false";
defparam \S[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y65_N28
cycloneive_lcell_comb \Bmemory|dataout~9 (
// Equation(s):
// \Bmemory|dataout~9_combout  = (\controlunit|curr_state.A~q  & (\Amemory|dataout [0])) # (!\controlunit|curr_state.A~q  & ((\ClearA_LoadB~input_o  & (\Amemory|dataout [0])) # (!\ClearA_LoadB~input_o  & ((\S[7]~input_o )))))

	.dataa(\controlunit|curr_state.A~q ),
	.datab(\Amemory|dataout [0]),
	.datac(\ClearA_LoadB~input_o ),
	.datad(\S[7]~input_o ),
	.cin(gnd),
	.combout(\Bmemory|dataout~9_combout ),
	.cout());
// synopsys translate_off
defparam \Bmemory|dataout~9 .lut_mask = 16'hCDC8;
defparam \Bmemory|dataout~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y64_N16
cycloneive_lcell_comb \controlunit|WideNor0~0 (
// Equation(s):
// \controlunit|WideNor0~0_combout  = (!\controlunit|curr_state.E~q  & (!\controlunit|curr_state.G~q  & (!\controlunit|curr_state.I~q  & !\controlunit|curr_state.C~q )))

	.dataa(\controlunit|curr_state.E~q ),
	.datab(\controlunit|curr_state.G~q ),
	.datac(\controlunit|curr_state.I~q ),
	.datad(\controlunit|curr_state.C~q ),
	.cin(gnd),
	.combout(\controlunit|WideNor0~0_combout ),
	.cout());
// synopsys translate_off
defparam \controlunit|WideNor0~0 .lut_mask = 16'h0001;
defparam \controlunit|WideNor0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y64_N0
cycloneive_lcell_comb \Bmemory|dataout[6]~1 (
// Equation(s):
// \Bmemory|dataout[6]~1_combout  = (\Reset~input_o  & ((\ClearA_LoadB~input_o ) # (\controlunit|curr_state.A~q )))

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(\ClearA_LoadB~input_o ),
	.datad(\controlunit|curr_state.A~q ),
	.cin(gnd),
	.combout(\Bmemory|dataout[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Bmemory|dataout[6]~1 .lut_mask = 16'hCCC0;
defparam \Bmemory|dataout[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y64_N8
cycloneive_lcell_comb \controlunit|WideNor0~1 (
// Equation(s):
// \controlunit|WideNor0~1_combout  = (!\controlunit|curr_state.M_~q  & (!\controlunit|curr_state.O~q  & (!\controlunit|curr_state.Q~q  & !\controlunit|curr_state.K~q )))

	.dataa(\controlunit|curr_state.M_~q ),
	.datab(\controlunit|curr_state.O~q ),
	.datac(\controlunit|curr_state.Q~q ),
	.datad(\controlunit|curr_state.K~q ),
	.cin(gnd),
	.combout(\controlunit|WideNor0~1_combout ),
	.cout());
// synopsys translate_off
defparam \controlunit|WideNor0~1 .lut_mask = 16'h0001;
defparam \controlunit|WideNor0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y65_N30
cycloneive_lcell_comb \Bmemory|dataout[6]~2 (
// Equation(s):
// \Bmemory|dataout[6]~2_combout  = ((!\controlunit|WideNor0~1_combout ) # (!\Bmemory|dataout[6]~1_combout )) # (!\controlunit|WideNor0~0_combout )

	.dataa(\controlunit|WideNor0~0_combout ),
	.datab(\Bmemory|dataout[6]~1_combout ),
	.datac(gnd),
	.datad(\controlunit|WideNor0~1_combout ),
	.cin(gnd),
	.combout(\Bmemory|dataout[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Bmemory|dataout[6]~2 .lut_mask = 16'h77FF;
defparam \Bmemory|dataout[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y65_N29
dffeas \Bmemory|dataout[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Bmemory|dataout~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(\Bmemory|dataout[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bmemory|dataout [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Bmemory|dataout[7] .is_wysiwyg = "true";
defparam \Bmemory|dataout[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y65_N20
cycloneive_lcell_comb \Bmemory|dataout~8 (
// Equation(s):
// \Bmemory|dataout~8_combout  = (\ClearA_LoadB~input_o  & (((\Bmemory|dataout [7])))) # (!\ClearA_LoadB~input_o  & ((\controlunit|curr_state.A~q  & ((\Bmemory|dataout [7]))) # (!\controlunit|curr_state.A~q  & (\S[6]~input_o ))))

	.dataa(\S[6]~input_o ),
	.datab(\ClearA_LoadB~input_o ),
	.datac(\controlunit|curr_state.A~q ),
	.datad(\Bmemory|dataout [7]),
	.cin(gnd),
	.combout(\Bmemory|dataout~8_combout ),
	.cout());
// synopsys translate_off
defparam \Bmemory|dataout~8 .lut_mask = 16'hFE02;
defparam \Bmemory|dataout~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y65_N31
dffeas \Bmemory|dataout[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Bmemory|dataout~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(vcc),
	.ena(\Bmemory|dataout[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bmemory|dataout [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Bmemory|dataout[6] .is_wysiwyg = "true";
defparam \Bmemory|dataout[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y65_N10
cycloneive_lcell_comb \Bmemory|dataout~7 (
// Equation(s):
// \Bmemory|dataout~7_combout  = (\ClearA_LoadB~input_o  & (((\Bmemory|dataout [6])))) # (!\ClearA_LoadB~input_o  & ((\controlunit|curr_state.A~q  & ((\Bmemory|dataout [6]))) # (!\controlunit|curr_state.A~q  & (\S[5]~input_o ))))

	.dataa(\S[5]~input_o ),
	.datab(\ClearA_LoadB~input_o ),
	.datac(\controlunit|curr_state.A~q ),
	.datad(\Bmemory|dataout [6]),
	.cin(gnd),
	.combout(\Bmemory|dataout~7_combout ),
	.cout());
// synopsys translate_off
defparam \Bmemory|dataout~7 .lut_mask = 16'hFE02;
defparam \Bmemory|dataout~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y65_N11
dffeas \Bmemory|dataout[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Bmemory|dataout~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(\Bmemory|dataout[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bmemory|dataout [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Bmemory|dataout[5] .is_wysiwyg = "true";
defparam \Bmemory|dataout[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y63_N8
cycloneive_io_ibuf \S[4]~input (
	.i(S[4]),
	.ibar(gnd),
	.o(\S[4]~input_o ));
// synopsys translate_off
defparam \S[4]~input .bus_hold = "false";
defparam \S[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y65_N0
cycloneive_lcell_comb \Bmemory|dataout~6 (
// Equation(s):
// \Bmemory|dataout~6_combout  = (\ClearA_LoadB~input_o  & (\Bmemory|dataout [5])) # (!\ClearA_LoadB~input_o  & ((\controlunit|curr_state.A~q  & (\Bmemory|dataout [5])) # (!\controlunit|curr_state.A~q  & ((\S[4]~input_o )))))

	.dataa(\Bmemory|dataout [5]),
	.datab(\ClearA_LoadB~input_o ),
	.datac(\controlunit|curr_state.A~q ),
	.datad(\S[4]~input_o ),
	.cin(gnd),
	.combout(\Bmemory|dataout~6_combout ),
	.cout());
// synopsys translate_off
defparam \Bmemory|dataout~6 .lut_mask = 16'hABA8;
defparam \Bmemory|dataout~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y65_N1
dffeas \Bmemory|dataout[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Bmemory|dataout~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(\Bmemory|dataout[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bmemory|dataout [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Bmemory|dataout[4] .is_wysiwyg = "true";
defparam \Bmemory|dataout[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y65_N26
cycloneive_lcell_comb \Bmemory|dataout~5 (
// Equation(s):
// \Bmemory|dataout~5_combout  = (\controlunit|curr_state.A~q  & (((\Bmemory|dataout [4])))) # (!\controlunit|curr_state.A~q  & ((\ClearA_LoadB~input_o  & ((\Bmemory|dataout [4]))) # (!\ClearA_LoadB~input_o  & (\S[3]~input_o ))))

	.dataa(\controlunit|curr_state.A~q ),
	.datab(\S[3]~input_o ),
	.datac(\ClearA_LoadB~input_o ),
	.datad(\Bmemory|dataout [4]),
	.cin(gnd),
	.combout(\Bmemory|dataout~5_combout ),
	.cout());
// synopsys translate_off
defparam \Bmemory|dataout~5 .lut_mask = 16'hFE04;
defparam \Bmemory|dataout~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y65_N27
dffeas \Bmemory|dataout[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Bmemory|dataout~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(\Bmemory|dataout[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bmemory|dataout [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Bmemory|dataout[3] .is_wysiwyg = "true";
defparam \Bmemory|dataout[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y61_N15
cycloneive_io_ibuf \S[2]~input (
	.i(S[2]),
	.ibar(gnd),
	.o(\S[2]~input_o ));
// synopsys translate_off
defparam \S[2]~input .bus_hold = "false";
defparam \S[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y65_N30
cycloneive_lcell_comb \Bmemory|dataout~4 (
// Equation(s):
// \Bmemory|dataout~4_combout  = (\ClearA_LoadB~input_o  & (\Bmemory|dataout [3])) # (!\ClearA_LoadB~input_o  & ((\controlunit|curr_state.A~q  & (\Bmemory|dataout [3])) # (!\controlunit|curr_state.A~q  & ((\S[2]~input_o )))))

	.dataa(\Bmemory|dataout [3]),
	.datab(\ClearA_LoadB~input_o ),
	.datac(\controlunit|curr_state.A~q ),
	.datad(\S[2]~input_o ),
	.cin(gnd),
	.combout(\Bmemory|dataout~4_combout ),
	.cout());
// synopsys translate_off
defparam \Bmemory|dataout~4 .lut_mask = 16'hABA8;
defparam \Bmemory|dataout~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y65_N25
dffeas \Bmemory|dataout[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Bmemory|dataout~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(vcc),
	.ena(\Bmemory|dataout[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bmemory|dataout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Bmemory|dataout[2] .is_wysiwyg = "true";
defparam \Bmemory|dataout[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y66_N22
cycloneive_io_ibuf \S[1]~input (
	.i(S[1]),
	.ibar(gnd),
	.o(\S[1]~input_o ));
// synopsys translate_off
defparam \S[1]~input .bus_hold = "false";
defparam \S[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y65_N16
cycloneive_lcell_comb \Bmemory|dataout~3 (
// Equation(s):
// \Bmemory|dataout~3_combout  = (\controlunit|curr_state.A~q  & (\Bmemory|dataout [2])) # (!\controlunit|curr_state.A~q  & ((\ClearA_LoadB~input_o  & (\Bmemory|dataout [2])) # (!\ClearA_LoadB~input_o  & ((\S[1]~input_o )))))

	.dataa(\controlunit|curr_state.A~q ),
	.datab(\Bmemory|dataout [2]),
	.datac(\ClearA_LoadB~input_o ),
	.datad(\S[1]~input_o ),
	.cin(gnd),
	.combout(\Bmemory|dataout~3_combout ),
	.cout());
// synopsys translate_off
defparam \Bmemory|dataout~3 .lut_mask = 16'hCDC8;
defparam \Bmemory|dataout~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y65_N17
dffeas \Bmemory|dataout[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Bmemory|dataout~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(\Bmemory|dataout[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bmemory|dataout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Bmemory|dataout[1] .is_wysiwyg = "true";
defparam \Bmemory|dataout[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y37_N8
cycloneive_io_ibuf \S[0]~input (
	.i(S[0]),
	.ibar(gnd),
	.o(\S[0]~input_o ));
// synopsys translate_off
defparam \S[0]~input .bus_hold = "false";
defparam \S[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y65_N8
cycloneive_lcell_comb \Bmemory|dataout~0 (
// Equation(s):
// \Bmemory|dataout~0_combout  = (\controlunit|curr_state.A~q  & (\Bmemory|dataout [1])) # (!\controlunit|curr_state.A~q  & ((\ClearA_LoadB~input_o  & (\Bmemory|dataout [1])) # (!\ClearA_LoadB~input_o  & ((\S[0]~input_o )))))

	.dataa(\controlunit|curr_state.A~q ),
	.datab(\Bmemory|dataout [1]),
	.datac(\ClearA_LoadB~input_o ),
	.datad(\S[0]~input_o ),
	.cin(gnd),
	.combout(\Bmemory|dataout~0_combout ),
	.cout());
// synopsys translate_off
defparam \Bmemory|dataout~0 .lut_mask = 16'hCDC8;
defparam \Bmemory|dataout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y64_N9
dffeas \Bmemory|dataout[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Bmemory|dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(vcc),
	.ena(\Bmemory|dataout[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bmemory|dataout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Bmemory|dataout[0] .is_wysiwyg = "true";
defparam \Bmemory|dataout[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y64_N4
cycloneive_lcell_comb \controlunit|sub~0 (
// Equation(s):
// \controlunit|sub~0_combout  = (\Bmemory|dataout [0] & \controlunit|curr_state.P~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bmemory|dataout [0]),
	.datad(\controlunit|curr_state.P~q ),
	.cin(gnd),
	.combout(\controlunit|sub~0_combout ),
	.cout());
// synopsys translate_off
defparam \controlunit|sub~0 .lut_mask = 16'hF000;
defparam \controlunit|sub~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y64_N18
cycloneive_lcell_comb \operation|FA0|c~0 (
// Equation(s):
// \operation|FA0|c~0_combout  = (\Amemory|dataout [0] & (\S[0]~input_o  $ (((\controlunit|curr_state.P~q  & \Bmemory|dataout [0])))))

	.dataa(\S[0]~input_o ),
	.datab(\controlunit|curr_state.P~q ),
	.datac(\Bmemory|dataout [0]),
	.datad(\Amemory|dataout [0]),
	.cin(gnd),
	.combout(\operation|FA0|c~0_combout ),
	.cout());
// synopsys translate_off
defparam \operation|FA0|c~0 .lut_mask = 16'h6A00;
defparam \operation|FA0|c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y64_N22
cycloneive_lcell_comb \operation|FA1|s (
// Equation(s):
// \operation|FA1|s~combout  = \Amemory|dataout [1] $ (\controlunit|sub~0_combout  $ (\S[1]~input_o  $ (\operation|FA0|c~0_combout )))

	.dataa(\Amemory|dataout [1]),
	.datab(\controlunit|sub~0_combout ),
	.datac(\S[1]~input_o ),
	.datad(\operation|FA0|c~0_combout ),
	.cin(gnd),
	.combout(\operation|FA1|s~combout ),
	.cout());
// synopsys translate_off
defparam \operation|FA1|s .lut_mask = 16'h6996;
defparam \operation|FA1|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y64_N4
cycloneive_lcell_comb \controlunit|Selector19~1 (
// Equation(s):
// \controlunit|Selector19~1_combout  = (!\controlunit|curr_state.H~q  & (!\controlunit|curr_state.J~q  & (!\controlunit|curr_state.L~q  & !\controlunit|curr_state.F~q )))

	.dataa(\controlunit|curr_state.H~q ),
	.datab(\controlunit|curr_state.J~q ),
	.datac(\controlunit|curr_state.L~q ),
	.datad(\controlunit|curr_state.F~q ),
	.cin(gnd),
	.combout(\controlunit|Selector19~1_combout ),
	.cout());
// synopsys translate_off
defparam \controlunit|Selector19~1 .lut_mask = 16'h0001;
defparam \controlunit|Selector19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y64_N14
cycloneive_lcell_comb \loadA~0 (
// Equation(s):
// \loadA~0_combout  = (!\controlunit|curr_state.R~q  & (\controlunit|WideNor0~1_combout  & \controlunit|WideNor0~0_combout ))

	.dataa(gnd),
	.datab(\controlunit|curr_state.R~q ),
	.datac(\controlunit|WideNor0~1_combout ),
	.datad(\controlunit|WideNor0~0_combout ),
	.cin(gnd),
	.combout(\loadA~0_combout ),
	.cout());
// synopsys translate_off
defparam \loadA~0 .lut_mask = 16'h3000;
defparam \loadA~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y64_N12
cycloneive_lcell_comb \controlunit|Selector19~0 (
// Equation(s):
// \controlunit|Selector19~0_combout  = (!\controlunit|curr_state.D~q  & (!\controlunit|curr_state.B~q  & ((\controlunit|curr_state.A~q ) # (!\ClearA_LoadB~input_o ))))

	.dataa(\controlunit|curr_state.D~q ),
	.datab(\controlunit|curr_state.B~q ),
	.datac(\ClearA_LoadB~input_o ),
	.datad(\controlunit|curr_state.A~q ),
	.cin(gnd),
	.combout(\controlunit|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \controlunit|Selector19~0 .lut_mask = 16'h1101;
defparam \controlunit|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y64_N30
cycloneive_lcell_comb \controlunit|Selector19~2 (
// Equation(s):
// \controlunit|Selector19~2_combout  = (!\controlunit|curr_state.N~q  & (\controlunit|Selector19~1_combout  & (\loadA~0_combout  & \controlunit|Selector19~0_combout )))

	.dataa(\controlunit|curr_state.N~q ),
	.datab(\controlunit|Selector19~1_combout ),
	.datac(\loadA~0_combout ),
	.datad(\controlunit|Selector19~0_combout ),
	.cin(gnd),
	.combout(\controlunit|Selector19~2_combout ),
	.cout());
// synopsys translate_off
defparam \controlunit|Selector19~2 .lut_mask = 16'h4000;
defparam \controlunit|Selector19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y64_N18
cycloneive_lcell_comb \controlunit|Selector19~3 (
// Equation(s):
// \controlunit|Selector19~3_combout  = ((!\controlunit|curr_state.P~q  & \controlunit|Selector19~2_combout )) # (!\Reset~input_o )

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(\controlunit|curr_state.P~q ),
	.datad(\controlunit|Selector19~2_combout ),
	.cin(gnd),
	.combout(\controlunit|Selector19~3_combout ),
	.cout());
// synopsys translate_off
defparam \controlunit|Selector19~3 .lut_mask = 16'h3F33;
defparam \controlunit|Selector19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y64_N10
cycloneive_lcell_comb \loadA~1 (
// Equation(s):
// \loadA~1_combout  = (!\controlunit|curr_state.Z~q  & \controlunit|curr_state.A~q )

	.dataa(gnd),
	.datab(\controlunit|curr_state.Z~q ),
	.datac(gnd),
	.datad(\controlunit|curr_state.A~q ),
	.cin(gnd),
	.combout(\loadA~1_combout ),
	.cout());
// synopsys translate_off
defparam \loadA~1 .lut_mask = 16'h3300;
defparam \loadA~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y64_N24
cycloneive_lcell_comb \loadA~2 (
// Equation(s):
// \loadA~2_combout  = (\Bmemory|dataout [0] & ((\controlunit|curr_state.P~q ) # ((\loadA~1_combout  & \loadA~0_combout ))))

	.dataa(\controlunit|curr_state.P~q ),
	.datab(\loadA~1_combout ),
	.datac(\Bmemory|dataout [0]),
	.datad(\loadA~0_combout ),
	.cin(gnd),
	.combout(\loadA~2_combout ),
	.cout());
// synopsys translate_off
defparam \loadA~2 .lut_mask = 16'hE0A0;
defparam \loadA~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y64_N8
cycloneive_lcell_comb \operation|FA8|s~0 (
// Equation(s):
// \operation|FA8|s~0_combout  = \Amemory|dataout [7] $ (\S[7]~input_o  $ (((\Bmemory|dataout [0] & \controlunit|curr_state.P~q ))))

	.dataa(\Amemory|dataout [7]),
	.datab(\S[7]~input_o ),
	.datac(\Bmemory|dataout [0]),
	.datad(\controlunit|curr_state.P~q ),
	.cin(gnd),
	.combout(\operation|FA8|s~0_combout ),
	.cout());
// synopsys translate_off
defparam \operation|FA8|s~0 .lut_mask = 16'h9666;
defparam \operation|FA8|s~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y64_N26
cycloneive_lcell_comb \Amemory|dataout~9 (
// Equation(s):
// \Amemory|dataout~9_combout  = (\Reset~input_o  & (\loadA~2_combout  & ((\controlunit|curr_state.P~q ) # (!\controlunit|Selector19~2_combout ))))

	.dataa(\controlunit|curr_state.P~q ),
	.datab(\Reset~input_o ),
	.datac(\loadA~2_combout ),
	.datad(\controlunit|Selector19~2_combout ),
	.cin(gnd),
	.combout(\Amemory|dataout~9_combout ),
	.cout());
// synopsys translate_off
defparam \Amemory|dataout~9 .lut_mask = 16'h80C0;
defparam \Amemory|dataout~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y64_N20
cycloneive_lcell_comb \operation|FA1|c~0 (
// Equation(s):
// \operation|FA1|c~0_combout  = (\Amemory|dataout [1] & ((\operation|FA0|c~0_combout ) # (\S[1]~input_o  $ (\controlunit|sub~0_combout )))) # (!\Amemory|dataout [1] & (\operation|FA0|c~0_combout  & (\S[1]~input_o  $ (\controlunit|sub~0_combout ))))

	.dataa(\S[1]~input_o ),
	.datab(\Amemory|dataout [1]),
	.datac(\controlunit|sub~0_combout ),
	.datad(\operation|FA0|c~0_combout ),
	.cin(gnd),
	.combout(\operation|FA1|c~0_combout ),
	.cout());
// synopsys translate_off
defparam \operation|FA1|c~0 .lut_mask = 16'hDE48;
defparam \operation|FA1|c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y64_N0
cycloneive_lcell_comb \operation|FA2|c~0 (
// Equation(s):
// \operation|FA2|c~0_combout  = (\Amemory|dataout [2] & ((\operation|FA1|c~0_combout ) # (\S[2]~input_o  $ (\controlunit|sub~0_combout )))) # (!\Amemory|dataout [2] & (\operation|FA1|c~0_combout  & (\S[2]~input_o  $ (\controlunit|sub~0_combout ))))

	.dataa(\S[2]~input_o ),
	.datab(\Amemory|dataout [2]),
	.datac(\controlunit|sub~0_combout ),
	.datad(\operation|FA1|c~0_combout ),
	.cin(gnd),
	.combout(\operation|FA2|c~0_combout ),
	.cout());
// synopsys translate_off
defparam \operation|FA2|c~0 .lut_mask = 16'hDE48;
defparam \operation|FA2|c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y64_N2
cycloneive_lcell_comb \operation|FA3|c~0 (
// Equation(s):
// \operation|FA3|c~0_combout  = (\Amemory|dataout [3] & ((\operation|FA2|c~0_combout ) # (\S[3]~input_o  $ (\controlunit|sub~0_combout )))) # (!\Amemory|dataout [3] & (\operation|FA2|c~0_combout  & (\S[3]~input_o  $ (\controlunit|sub~0_combout ))))

	.dataa(\S[3]~input_o ),
	.datab(\Amemory|dataout [3]),
	.datac(\controlunit|sub~0_combout ),
	.datad(\operation|FA2|c~0_combout ),
	.cin(gnd),
	.combout(\operation|FA3|c~0_combout ),
	.cout());
// synopsys translate_off
defparam \operation|FA3|c~0 .lut_mask = 16'hDE48;
defparam \operation|FA3|c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y64_N12
cycloneive_lcell_comb \operation|FA4|c~0 (
// Equation(s):
// \operation|FA4|c~0_combout  = (\Amemory|dataout [4] & ((\operation|FA3|c~0_combout ) # (\S[4]~input_o  $ (\controlunit|sub~0_combout )))) # (!\Amemory|dataout [4] & (\operation|FA3|c~0_combout  & (\S[4]~input_o  $ (\controlunit|sub~0_combout ))))

	.dataa(\Amemory|dataout [4]),
	.datab(\S[4]~input_o ),
	.datac(\controlunit|sub~0_combout ),
	.datad(\operation|FA3|c~0_combout ),
	.cin(gnd),
	.combout(\operation|FA4|c~0_combout ),
	.cout());
// synopsys translate_off
defparam \operation|FA4|c~0 .lut_mask = 16'hBE28;
defparam \operation|FA4|c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y64_N28
cycloneive_lcell_comb \operation|FA5|c~0 (
// Equation(s):
// \operation|FA5|c~0_combout  = (\Amemory|dataout [5] & ((\operation|FA4|c~0_combout ) # (\controlunit|sub~0_combout  $ (\S[5]~input_o )))) # (!\Amemory|dataout [5] & (\operation|FA4|c~0_combout  & (\controlunit|sub~0_combout  $ (\S[5]~input_o ))))

	.dataa(\Amemory|dataout [5]),
	.datab(\controlunit|sub~0_combout ),
	.datac(\S[5]~input_o ),
	.datad(\operation|FA4|c~0_combout ),
	.cin(gnd),
	.combout(\operation|FA5|c~0_combout ),
	.cout());
// synopsys translate_off
defparam \operation|FA5|c~0 .lut_mask = 16'hBE28;
defparam \operation|FA5|c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y64_N24
cycloneive_lcell_comb \operation|FA6|c~0 (
// Equation(s):
// \operation|FA6|c~0_combout  = (\Amemory|dataout [6] & ((\operation|FA5|c~0_combout ) # (\S[6]~input_o  $ (\controlunit|sub~0_combout )))) # (!\Amemory|dataout [6] & (\operation|FA5|c~0_combout  & (\S[6]~input_o  $ (\controlunit|sub~0_combout ))))

	.dataa(\S[6]~input_o ),
	.datab(\controlunit|sub~0_combout ),
	.datac(\Amemory|dataout [6]),
	.datad(\operation|FA5|c~0_combout ),
	.cin(gnd),
	.combout(\operation|FA6|c~0_combout ),
	.cout());
// synopsys translate_off
defparam \operation|FA6|c~0 .lut_mask = 16'hF660;
defparam \operation|FA6|c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y64_N6
cycloneive_lcell_comb \operation|FA7|c~0 (
// Equation(s):
// \operation|FA7|c~0_combout  = (\Amemory|dataout [7] & ((\operation|FA6|c~0_combout ) # (\S[7]~input_o  $ (\controlunit|sub~0_combout )))) # (!\Amemory|dataout [7] & (\operation|FA6|c~0_combout  & (\S[7]~input_o  $ (\controlunit|sub~0_combout ))))

	.dataa(\Amemory|dataout [7]),
	.datab(\S[7]~input_o ),
	.datac(\controlunit|sub~0_combout ),
	.datad(\operation|FA6|c~0_combout ),
	.cin(gnd),
	.combout(\operation|FA7|c~0_combout ),
	.cout());
// synopsys translate_off
defparam \operation|FA7|c~0 .lut_mask = 16'hBE28;
defparam \operation|FA7|c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y64_N30
cycloneive_lcell_comb \Xmemory|dataout~0 (
// Equation(s):
// \Xmemory|dataout~0_combout  = (\Amemory|dataout~8_combout ) # ((\Amemory|dataout~9_combout  & (\operation|FA8|s~0_combout  $ (\operation|FA7|c~0_combout ))))

	.dataa(\operation|FA8|s~0_combout ),
	.datab(\Amemory|dataout~8_combout ),
	.datac(\Amemory|dataout~9_combout ),
	.datad(\operation|FA7|c~0_combout ),
	.cin(gnd),
	.combout(\Xmemory|dataout~0_combout ),
	.cout());
// synopsys translate_off
defparam \Xmemory|dataout~0 .lut_mask = 16'hDCEC;
defparam \Xmemory|dataout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y64_N31
dffeas \Xmemory|dataout (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Xmemory|dataout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Xmemory|dataout~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Xmemory|dataout .is_wysiwyg = "true";
defparam \Xmemory|dataout .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y64_N20
cycloneive_lcell_comb \Amemory|dataout~8 (
// Equation(s):
// \Amemory|dataout~8_combout  = (!\loadA~2_combout  & (\Xmemory|dataout~q  & !\controlunit|Selector19~3_combout ))

	.dataa(gnd),
	.datab(\loadA~2_combout ),
	.datac(\Xmemory|dataout~q ),
	.datad(\controlunit|Selector19~3_combout ),
	.cin(gnd),
	.combout(\Amemory|dataout~8_combout ),
	.cout());
// synopsys translate_off
defparam \Amemory|dataout~8 .lut_mask = 16'h0030;
defparam \Amemory|dataout~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y64_N10
cycloneive_lcell_comb \Amemory|dataout~10 (
// Equation(s):
// \Amemory|dataout~10_combout  = (\Amemory|dataout~8_combout ) # ((\Amemory|dataout~9_combout  & (\operation|FA8|s~0_combout  $ (\operation|FA6|c~0_combout ))))

	.dataa(\operation|FA8|s~0_combout ),
	.datab(\Amemory|dataout~8_combout ),
	.datac(\Amemory|dataout~9_combout ),
	.datad(\operation|FA6|c~0_combout ),
	.cin(gnd),
	.combout(\Amemory|dataout~10_combout ),
	.cout());
// synopsys translate_off
defparam \Amemory|dataout~10 .lut_mask = 16'hDCEC;
defparam \Amemory|dataout~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y64_N12
cycloneive_lcell_comb \Amemory|dataout[7]~1 (
// Equation(s):
// \Amemory|dataout[7]~1_combout  = ((\loadA~2_combout ) # ((\controlunit|Selector19~3_combout ) # (!\controlunit|WideNor0~0_combout ))) # (!\controlunit|WideNor0~1_combout )

	.dataa(\controlunit|WideNor0~1_combout ),
	.datab(\loadA~2_combout ),
	.datac(\controlunit|WideNor0~0_combout ),
	.datad(\controlunit|Selector19~3_combout ),
	.cin(gnd),
	.combout(\Amemory|dataout[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Amemory|dataout[7]~1 .lut_mask = 16'hFFDF;
defparam \Amemory|dataout[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y64_N11
dffeas \Amemory|dataout[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Amemory|dataout~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Amemory|dataout[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Amemory|dataout [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Amemory|dataout[7] .is_wysiwyg = "true";
defparam \Amemory|dataout[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y64_N22
cycloneive_lcell_comb \operation|FA6|s (
// Equation(s):
// \operation|FA6|s~combout  = \S[6]~input_o  $ (\controlunit|sub~0_combout  $ (\Amemory|dataout [6] $ (\operation|FA5|c~0_combout )))

	.dataa(\S[6]~input_o ),
	.datab(\controlunit|sub~0_combout ),
	.datac(\Amemory|dataout [6]),
	.datad(\operation|FA5|c~0_combout ),
	.cin(gnd),
	.combout(\operation|FA6|s~combout ),
	.cout());
// synopsys translate_off
defparam \operation|FA6|s .lut_mask = 16'h6996;
defparam \operation|FA6|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y64_N0
cycloneive_lcell_comb \Amemory|dataout~7 (
// Equation(s):
// \Amemory|dataout~7_combout  = (!\controlunit|Selector19~3_combout  & ((\loadA~2_combout  & ((\operation|FA6|s~combout ))) # (!\loadA~2_combout  & (\Amemory|dataout [7]))))

	.dataa(\Amemory|dataout [7]),
	.datab(\loadA~2_combout ),
	.datac(\controlunit|Selector19~3_combout ),
	.datad(\operation|FA6|s~combout ),
	.cin(gnd),
	.combout(\Amemory|dataout~7_combout ),
	.cout());
// synopsys translate_off
defparam \Amemory|dataout~7 .lut_mask = 16'h0E02;
defparam \Amemory|dataout~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y64_N1
dffeas \Amemory|dataout[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Amemory|dataout~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Amemory|dataout[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Amemory|dataout [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Amemory|dataout[6] .is_wysiwyg = "true";
defparam \Amemory|dataout[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y64_N10
cycloneive_lcell_comb \operation|FA5|s (
// Equation(s):
// \operation|FA5|s~combout  = \Amemory|dataout [5] $ (\controlunit|sub~0_combout  $ (\S[5]~input_o  $ (\operation|FA4|c~0_combout )))

	.dataa(\Amemory|dataout [5]),
	.datab(\controlunit|sub~0_combout ),
	.datac(\S[5]~input_o ),
	.datad(\operation|FA4|c~0_combout ),
	.cin(gnd),
	.combout(\operation|FA5|s~combout ),
	.cout());
// synopsys translate_off
defparam \operation|FA5|s .lut_mask = 16'h6996;
defparam \operation|FA5|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y64_N14
cycloneive_lcell_comb \Amemory|dataout~6 (
// Equation(s):
// \Amemory|dataout~6_combout  = (!\controlunit|Selector19~3_combout  & ((\loadA~2_combout  & ((\operation|FA5|s~combout ))) # (!\loadA~2_combout  & (\Amemory|dataout [6]))))

	.dataa(\controlunit|Selector19~3_combout ),
	.datab(\Amemory|dataout [6]),
	.datac(\operation|FA5|s~combout ),
	.datad(\loadA~2_combout ),
	.cin(gnd),
	.combout(\Amemory|dataout~6_combout ),
	.cout());
// synopsys translate_off
defparam \Amemory|dataout~6 .lut_mask = 16'h5044;
defparam \Amemory|dataout~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y64_N15
dffeas \Amemory|dataout[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Amemory|dataout~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Amemory|dataout[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Amemory|dataout [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Amemory|dataout[5] .is_wysiwyg = "true";
defparam \Amemory|dataout[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y64_N2
cycloneive_lcell_comb \operation|FA4|s (
// Equation(s):
// \operation|FA4|s~combout  = \S[4]~input_o  $ (\Amemory|dataout [4] $ (\controlunit|sub~0_combout  $ (\operation|FA3|c~0_combout )))

	.dataa(\S[4]~input_o ),
	.datab(\Amemory|dataout [4]),
	.datac(\controlunit|sub~0_combout ),
	.datad(\operation|FA3|c~0_combout ),
	.cin(gnd),
	.combout(\operation|FA4|s~combout ),
	.cout());
// synopsys translate_off
defparam \operation|FA4|s .lut_mask = 16'h6996;
defparam \operation|FA4|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y64_N16
cycloneive_lcell_comb \Amemory|dataout~5 (
// Equation(s):
// \Amemory|dataout~5_combout  = (!\controlunit|Selector19~3_combout  & ((\loadA~2_combout  & ((\operation|FA4|s~combout ))) # (!\loadA~2_combout  & (\Amemory|dataout [5]))))

	.dataa(\controlunit|Selector19~3_combout ),
	.datab(\loadA~2_combout ),
	.datac(\Amemory|dataout [5]),
	.datad(\operation|FA4|s~combout ),
	.cin(gnd),
	.combout(\Amemory|dataout~5_combout ),
	.cout());
// synopsys translate_off
defparam \Amemory|dataout~5 .lut_mask = 16'h5410;
defparam \Amemory|dataout~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y64_N17
dffeas \Amemory|dataout[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Amemory|dataout~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Amemory|dataout[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Amemory|dataout [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Amemory|dataout[4] .is_wysiwyg = "true";
defparam \Amemory|dataout[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y64_N8
cycloneive_lcell_comb \operation|FA3|s (
// Equation(s):
// \operation|FA3|s~combout  = \Amemory|dataout [3] $ (\operation|FA2|c~0_combout  $ (\controlunit|sub~0_combout  $ (\S[3]~input_o )))

	.dataa(\Amemory|dataout [3]),
	.datab(\operation|FA2|c~0_combout ),
	.datac(\controlunit|sub~0_combout ),
	.datad(\S[3]~input_o ),
	.cin(gnd),
	.combout(\operation|FA3|s~combout ),
	.cout());
// synopsys translate_off
defparam \operation|FA3|s .lut_mask = 16'h6996;
defparam \operation|FA3|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y64_N30
cycloneive_lcell_comb \Amemory|dataout~4 (
// Equation(s):
// \Amemory|dataout~4_combout  = (!\controlunit|Selector19~3_combout  & ((\loadA~2_combout  & ((\operation|FA3|s~combout ))) # (!\loadA~2_combout  & (\Amemory|dataout [4]))))

	.dataa(\controlunit|Selector19~3_combout ),
	.datab(\Amemory|dataout [4]),
	.datac(\operation|FA3|s~combout ),
	.datad(\loadA~2_combout ),
	.cin(gnd),
	.combout(\Amemory|dataout~4_combout ),
	.cout());
// synopsys translate_off
defparam \Amemory|dataout~4 .lut_mask = 16'h5044;
defparam \Amemory|dataout~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y64_N31
dffeas \Amemory|dataout[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Amemory|dataout~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Amemory|dataout[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Amemory|dataout [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Amemory|dataout[3] .is_wysiwyg = "true";
defparam \Amemory|dataout[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y64_N14
cycloneive_lcell_comb \operation|FA2|s (
// Equation(s):
// \operation|FA2|s~combout  = \operation|FA1|c~0_combout  $ (\controlunit|sub~0_combout  $ (\Amemory|dataout [2] $ (\S[2]~input_o )))

	.dataa(\operation|FA1|c~0_combout ),
	.datab(\controlunit|sub~0_combout ),
	.datac(\Amemory|dataout [2]),
	.datad(\S[2]~input_o ),
	.cin(gnd),
	.combout(\operation|FA2|s~combout ),
	.cout());
// synopsys translate_off
defparam \operation|FA2|s .lut_mask = 16'h6996;
defparam \operation|FA2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y64_N4
cycloneive_lcell_comb \Amemory|dataout~3 (
// Equation(s):
// \Amemory|dataout~3_combout  = (!\controlunit|Selector19~3_combout  & ((\loadA~2_combout  & ((\operation|FA2|s~combout ))) # (!\loadA~2_combout  & (\Amemory|dataout [3]))))

	.dataa(\Amemory|dataout [3]),
	.datab(\controlunit|Selector19~3_combout ),
	.datac(\operation|FA2|s~combout ),
	.datad(\loadA~2_combout ),
	.cin(gnd),
	.combout(\Amemory|dataout~3_combout ),
	.cout());
// synopsys translate_off
defparam \Amemory|dataout~3 .lut_mask = 16'h3022;
defparam \Amemory|dataout~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y64_N5
dffeas \Amemory|dataout[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Amemory|dataout~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Amemory|dataout[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Amemory|dataout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Amemory|dataout[2] .is_wysiwyg = "true";
defparam \Amemory|dataout[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y64_N6
cycloneive_lcell_comb \Amemory|dataout~2 (
// Equation(s):
// \Amemory|dataout~2_combout  = (!\controlunit|Selector19~3_combout  & ((\loadA~2_combout  & (\operation|FA1|s~combout )) # (!\loadA~2_combout  & ((\Amemory|dataout [2])))))

	.dataa(\operation|FA1|s~combout ),
	.datab(\controlunit|Selector19~3_combout ),
	.datac(\Amemory|dataout [2]),
	.datad(\loadA~2_combout ),
	.cin(gnd),
	.combout(\Amemory|dataout~2_combout ),
	.cout());
// synopsys translate_off
defparam \Amemory|dataout~2 .lut_mask = 16'h2230;
defparam \Amemory|dataout~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y64_N7
dffeas \Amemory|dataout[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Amemory|dataout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Amemory|dataout[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Amemory|dataout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Amemory|dataout[1] .is_wysiwyg = "true";
defparam \Amemory|dataout[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y64_N26
cycloneive_lcell_comb \operation|FA0|s~0 (
// Equation(s):
// \operation|FA0|s~0_combout  = \Amemory|dataout [0] $ (\S[0]~input_o  $ (((\Bmemory|dataout [0] & \controlunit|curr_state.P~q ))))

	.dataa(\Bmemory|dataout [0]),
	.datab(\Amemory|dataout [0]),
	.datac(\S[0]~input_o ),
	.datad(\controlunit|curr_state.P~q ),
	.cin(gnd),
	.combout(\operation|FA0|s~0_combout ),
	.cout());
// synopsys translate_off
defparam \operation|FA0|s~0 .lut_mask = 16'h963C;
defparam \operation|FA0|s~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y64_N28
cycloneive_lcell_comb \Amemory|dataout~0 (
// Equation(s):
// \Amemory|dataout~0_combout  = (!\controlunit|Selector19~3_combout  & ((\loadA~2_combout  & ((\operation|FA0|s~0_combout ))) # (!\loadA~2_combout  & (\Amemory|dataout [1]))))

	.dataa(\Amemory|dataout [1]),
	.datab(\controlunit|Selector19~3_combout ),
	.datac(\operation|FA0|s~0_combout ),
	.datad(\loadA~2_combout ),
	.cin(gnd),
	.combout(\Amemory|dataout~0_combout ),
	.cout());
// synopsys translate_off
defparam \Amemory|dataout~0 .lut_mask = 16'h3022;
defparam \Amemory|dataout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y64_N29
dffeas \Amemory|dataout[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Amemory|dataout~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Amemory|dataout[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Amemory|dataout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Amemory|dataout[0] .is_wysiwyg = "true";
defparam \Amemory|dataout[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y62_N28
cycloneive_lcell_comb \HexAL|WideOr6~0 (
// Equation(s):
// \HexAL|WideOr6~0_combout  = (\Amemory|dataout [2] & (!\Amemory|dataout [1] & (\Amemory|dataout [3] $ (!\Amemory|dataout [0])))) # (!\Amemory|dataout [2] & (\Amemory|dataout [0] & (\Amemory|dataout [3] $ (!\Amemory|dataout [1]))))

	.dataa(\Amemory|dataout [2]),
	.datab(\Amemory|dataout [3]),
	.datac(\Amemory|dataout [0]),
	.datad(\Amemory|dataout [1]),
	.cin(gnd),
	.combout(\HexAL|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAL|WideOr6~0 .lut_mask = 16'h4092;
defparam \HexAL|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y62_N2
cycloneive_lcell_comb \HexAL|WideOr5~0 (
// Equation(s):
// \HexAL|WideOr5~0_combout  = (\Amemory|dataout [3] & ((\Amemory|dataout [0] & ((\Amemory|dataout [1]))) # (!\Amemory|dataout [0] & (\Amemory|dataout [2])))) # (!\Amemory|dataout [3] & (\Amemory|dataout [2] & (\Amemory|dataout [0] $ (\Amemory|dataout 
// [1]))))

	.dataa(\Amemory|dataout [2]),
	.datab(\Amemory|dataout [3]),
	.datac(\Amemory|dataout [0]),
	.datad(\Amemory|dataout [1]),
	.cin(gnd),
	.combout(\HexAL|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAL|WideOr5~0 .lut_mask = 16'hCA28;
defparam \HexAL|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y62_N12
cycloneive_lcell_comb \HexAL|WideOr4~0 (
// Equation(s):
// \HexAL|WideOr4~0_combout  = (\Amemory|dataout [2] & (\Amemory|dataout [3] & ((\Amemory|dataout [1]) # (!\Amemory|dataout [0])))) # (!\Amemory|dataout [2] & (!\Amemory|dataout [3] & (!\Amemory|dataout [0] & \Amemory|dataout [1])))

	.dataa(\Amemory|dataout [2]),
	.datab(\Amemory|dataout [3]),
	.datac(\Amemory|dataout [0]),
	.datad(\Amemory|dataout [1]),
	.cin(gnd),
	.combout(\HexAL|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAL|WideOr4~0 .lut_mask = 16'h8908;
defparam \HexAL|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y62_N14
cycloneive_lcell_comb \HexAL|WideOr3~0 (
// Equation(s):
// \HexAL|WideOr3~0_combout  = (\Amemory|dataout [1] & ((\Amemory|dataout [2] & ((\Amemory|dataout [0]))) # (!\Amemory|dataout [2] & (\Amemory|dataout [3] & !\Amemory|dataout [0])))) # (!\Amemory|dataout [1] & (!\Amemory|dataout [3] & (\Amemory|dataout [2] $ 
// (\Amemory|dataout [0]))))

	.dataa(\Amemory|dataout [2]),
	.datab(\Amemory|dataout [3]),
	.datac(\Amemory|dataout [0]),
	.datad(\Amemory|dataout [1]),
	.cin(gnd),
	.combout(\HexAL|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAL|WideOr3~0 .lut_mask = 16'hA412;
defparam \HexAL|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y62_N4
cycloneive_lcell_comb \HexAL|WideOr2~0 (
// Equation(s):
// \HexAL|WideOr2~0_combout  = (\Amemory|dataout [1] & (((!\Amemory|dataout [3] & \Amemory|dataout [0])))) # (!\Amemory|dataout [1] & ((\Amemory|dataout [2] & (!\Amemory|dataout [3])) # (!\Amemory|dataout [2] & ((\Amemory|dataout [0])))))

	.dataa(\Amemory|dataout [2]),
	.datab(\Amemory|dataout [3]),
	.datac(\Amemory|dataout [0]),
	.datad(\Amemory|dataout [1]),
	.cin(gnd),
	.combout(\HexAL|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAL|WideOr2~0 .lut_mask = 16'h3072;
defparam \HexAL|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y63_N28
cycloneive_lcell_comb \HexAL|WideOr1~0 (
// Equation(s):
// \HexAL|WideOr1~0_combout  = (\Amemory|dataout [2] & (\Amemory|dataout [0] & (\Amemory|dataout [1] $ (\Amemory|dataout [3])))) # (!\Amemory|dataout [2] & (!\Amemory|dataout [3] & ((\Amemory|dataout [1]) # (\Amemory|dataout [0]))))

	.dataa(\Amemory|dataout [2]),
	.datab(\Amemory|dataout [1]),
	.datac(\Amemory|dataout [3]),
	.datad(\Amemory|dataout [0]),
	.cin(gnd),
	.combout(\HexAL|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAL|WideOr1~0 .lut_mask = 16'h2D04;
defparam \HexAL|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y62_N10
cycloneive_lcell_comb \HexAL|WideOr0~0 (
// Equation(s):
// \HexAL|WideOr0~0_combout  = (\Amemory|dataout [0] & ((\Amemory|dataout [3]) # (\Amemory|dataout [2] $ (\Amemory|dataout [1])))) # (!\Amemory|dataout [0] & ((\Amemory|dataout [1]) # (\Amemory|dataout [2] $ (\Amemory|dataout [3]))))

	.dataa(\Amemory|dataout [2]),
	.datab(\Amemory|dataout [3]),
	.datac(\Amemory|dataout [0]),
	.datad(\Amemory|dataout [1]),
	.cin(gnd),
	.combout(\HexAL|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAL|WideOr0~0 .lut_mask = 16'hDFE6;
defparam \HexAL|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y54_N28
cycloneive_lcell_comb \HexAU|WideOr6~0 (
// Equation(s):
// \HexAU|WideOr6~0_combout  = (\Amemory|dataout [7] & (\Amemory|dataout [4] & (\Amemory|dataout [6] $ (\Amemory|dataout [5])))) # (!\Amemory|dataout [7] & (!\Amemory|dataout [5] & (\Amemory|dataout [4] $ (\Amemory|dataout [6]))))

	.dataa(\Amemory|dataout [7]),
	.datab(\Amemory|dataout [4]),
	.datac(\Amemory|dataout [6]),
	.datad(\Amemory|dataout [5]),
	.cin(gnd),
	.combout(\HexAU|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAU|WideOr6~0 .lut_mask = 16'h0894;
defparam \HexAU|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y54_N22
cycloneive_lcell_comb \HexAU|WideOr5~0 (
// Equation(s):
// \HexAU|WideOr5~0_combout  = (\Amemory|dataout [7] & ((\Amemory|dataout [4] & ((\Amemory|dataout [5]))) # (!\Amemory|dataout [4] & (\Amemory|dataout [6])))) # (!\Amemory|dataout [7] & (\Amemory|dataout [6] & (\Amemory|dataout [4] $ (\Amemory|dataout 
// [5]))))

	.dataa(\Amemory|dataout [7]),
	.datab(\Amemory|dataout [4]),
	.datac(\Amemory|dataout [6]),
	.datad(\Amemory|dataout [5]),
	.cin(gnd),
	.combout(\HexAU|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAU|WideOr5~0 .lut_mask = 16'hB860;
defparam \HexAU|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y54_N4
cycloneive_lcell_comb \HexAU|WideOr4~0 (
// Equation(s):
// \HexAU|WideOr4~0_combout  = (\Amemory|dataout [7] & (\Amemory|dataout [6] & ((\Amemory|dataout [5]) # (!\Amemory|dataout [4])))) # (!\Amemory|dataout [7] & (!\Amemory|dataout [4] & (!\Amemory|dataout [6] & \Amemory|dataout [5])))

	.dataa(\Amemory|dataout [7]),
	.datab(\Amemory|dataout [4]),
	.datac(\Amemory|dataout [6]),
	.datad(\Amemory|dataout [5]),
	.cin(gnd),
	.combout(\HexAU|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAU|WideOr4~0 .lut_mask = 16'hA120;
defparam \HexAU|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y54_N6
cycloneive_lcell_comb \HexAU|WideOr3~0 (
// Equation(s):
// \HexAU|WideOr3~0_combout  = (\Amemory|dataout [5] & ((\Amemory|dataout [4] & ((\Amemory|dataout [6]))) # (!\Amemory|dataout [4] & (\Amemory|dataout [7] & !\Amemory|dataout [6])))) # (!\Amemory|dataout [5] & (!\Amemory|dataout [7] & (\Amemory|dataout [4] $ 
// (\Amemory|dataout [6]))))

	.dataa(\Amemory|dataout [7]),
	.datab(\Amemory|dataout [4]),
	.datac(\Amemory|dataout [6]),
	.datad(\Amemory|dataout [5]),
	.cin(gnd),
	.combout(\HexAU|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAU|WideOr3~0 .lut_mask = 16'hC214;
defparam \HexAU|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y54_N20
cycloneive_lcell_comb \HexAU|WideOr2~0 (
// Equation(s):
// \HexAU|WideOr2~0_combout  = (\Amemory|dataout [5] & (!\Amemory|dataout [7] & (\Amemory|dataout [4]))) # (!\Amemory|dataout [5] & ((\Amemory|dataout [6] & (!\Amemory|dataout [7])) # (!\Amemory|dataout [6] & ((\Amemory|dataout [4])))))

	.dataa(\Amemory|dataout [7]),
	.datab(\Amemory|dataout [4]),
	.datac(\Amemory|dataout [6]),
	.datad(\Amemory|dataout [5]),
	.cin(gnd),
	.combout(\HexAU|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAU|WideOr2~0 .lut_mask = 16'h445C;
defparam \HexAU|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y54_N10
cycloneive_lcell_comb \HexAU|WideOr1~0 (
// Equation(s):
// \HexAU|WideOr1~0_combout  = (\Amemory|dataout [4] & (\Amemory|dataout [7] $ (((\Amemory|dataout [5]) # (!\Amemory|dataout [6]))))) # (!\Amemory|dataout [4] & (!\Amemory|dataout [7] & (!\Amemory|dataout [6] & \Amemory|dataout [5])))

	.dataa(\Amemory|dataout [7]),
	.datab(\Amemory|dataout [4]),
	.datac(\Amemory|dataout [6]),
	.datad(\Amemory|dataout [5]),
	.cin(gnd),
	.combout(\HexAU|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAU|WideOr1~0 .lut_mask = 16'h4584;
defparam \HexAU|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y54_N12
cycloneive_lcell_comb \HexAU|WideOr0~0 (
// Equation(s):
// \HexAU|WideOr0~0_combout  = (\Amemory|dataout [4] & ((\Amemory|dataout [7]) # (\Amemory|dataout [6] $ (\Amemory|dataout [5])))) # (!\Amemory|dataout [4] & ((\Amemory|dataout [5]) # (\Amemory|dataout [7] $ (\Amemory|dataout [6]))))

	.dataa(\Amemory|dataout [7]),
	.datab(\Amemory|dataout [4]),
	.datac(\Amemory|dataout [6]),
	.datad(\Amemory|dataout [5]),
	.cin(gnd),
	.combout(\HexAU|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAU|WideOr0~0 .lut_mask = 16'hBFDA;
defparam \HexAU|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y69_N0
cycloneive_lcell_comb \HexBL|WideOr6~0 (
// Equation(s):
// \HexBL|WideOr6~0_combout  = (\Bmemory|dataout [3] & (\Bmemory|dataout [0] & (\Bmemory|dataout [1] $ (\Bmemory|dataout [2])))) # (!\Bmemory|dataout [3] & (!\Bmemory|dataout [1] & (\Bmemory|dataout [2] $ (\Bmemory|dataout [0]))))

	.dataa(\Bmemory|dataout [3]),
	.datab(\Bmemory|dataout [1]),
	.datac(\Bmemory|dataout [2]),
	.datad(\Bmemory|dataout [0]),
	.cin(gnd),
	.combout(\HexBL|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBL|WideOr6~0 .lut_mask = 16'h2910;
defparam \HexBL|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y69_N22
cycloneive_lcell_comb \HexBL|WideOr5~0 (
// Equation(s):
// \HexBL|WideOr5~0_combout  = (\Bmemory|dataout [3] & ((\Bmemory|dataout [0] & (\Bmemory|dataout [1])) # (!\Bmemory|dataout [0] & ((\Bmemory|dataout [2]))))) # (!\Bmemory|dataout [3] & (\Bmemory|dataout [2] & (\Bmemory|dataout [1] $ (\Bmemory|dataout 
// [0]))))

	.dataa(\Bmemory|dataout [3]),
	.datab(\Bmemory|dataout [1]),
	.datac(\Bmemory|dataout [2]),
	.datad(\Bmemory|dataout [0]),
	.cin(gnd),
	.combout(\HexBL|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBL|WideOr5~0 .lut_mask = 16'h98E0;
defparam \HexBL|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y69_N4
cycloneive_lcell_comb \HexBL|WideOr4~0 (
// Equation(s):
// \HexBL|WideOr4~0_combout  = (\Bmemory|dataout [3] & (\Bmemory|dataout [2] & ((\Bmemory|dataout [1]) # (!\Bmemory|dataout [0])))) # (!\Bmemory|dataout [3] & (\Bmemory|dataout [1] & (!\Bmemory|dataout [2] & !\Bmemory|dataout [0])))

	.dataa(\Bmemory|dataout [3]),
	.datab(\Bmemory|dataout [1]),
	.datac(\Bmemory|dataout [2]),
	.datad(\Bmemory|dataout [0]),
	.cin(gnd),
	.combout(\HexBL|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBL|WideOr4~0 .lut_mask = 16'h80A4;
defparam \HexBL|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y69_N2
cycloneive_lcell_comb \HexBL|WideOr3~0 (
// Equation(s):
// \HexBL|WideOr3~0_combout  = (\Bmemory|dataout [1] & ((\Bmemory|dataout [2] & ((\Bmemory|dataout [0]))) # (!\Bmemory|dataout [2] & (\Bmemory|dataout [3] & !\Bmemory|dataout [0])))) # (!\Bmemory|dataout [1] & (!\Bmemory|dataout [3] & (\Bmemory|dataout [2] $ 
// (\Bmemory|dataout [0]))))

	.dataa(\Bmemory|dataout [3]),
	.datab(\Bmemory|dataout [1]),
	.datac(\Bmemory|dataout [2]),
	.datad(\Bmemory|dataout [0]),
	.cin(gnd),
	.combout(\HexBL|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBL|WideOr3~0 .lut_mask = 16'hC118;
defparam \HexBL|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y69_N24
cycloneive_lcell_comb \HexBL|WideOr2~0 (
// Equation(s):
// \HexBL|WideOr2~0_combout  = (\Bmemory|dataout [1] & (!\Bmemory|dataout [3] & ((\Bmemory|dataout [0])))) # (!\Bmemory|dataout [1] & ((\Bmemory|dataout [2] & (!\Bmemory|dataout [3])) # (!\Bmemory|dataout [2] & ((\Bmemory|dataout [0])))))

	.dataa(\Bmemory|dataout [3]),
	.datab(\Bmemory|dataout [1]),
	.datac(\Bmemory|dataout [2]),
	.datad(\Bmemory|dataout [0]),
	.cin(gnd),
	.combout(\HexBL|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBL|WideOr2~0 .lut_mask = 16'h5710;
defparam \HexBL|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y69_N10
cycloneive_lcell_comb \HexBL|WideOr1~0 (
// Equation(s):
// \HexBL|WideOr1~0_combout  = (\Bmemory|dataout [1] & (!\Bmemory|dataout [3] & ((\Bmemory|dataout [0]) # (!\Bmemory|dataout [2])))) # (!\Bmemory|dataout [1] & (\Bmemory|dataout [0] & (\Bmemory|dataout [3] $ (!\Bmemory|dataout [2]))))

	.dataa(\Bmemory|dataout [3]),
	.datab(\Bmemory|dataout [1]),
	.datac(\Bmemory|dataout [2]),
	.datad(\Bmemory|dataout [0]),
	.cin(gnd),
	.combout(\HexBL|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBL|WideOr1~0 .lut_mask = 16'h6504;
defparam \HexBL|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y69_N12
cycloneive_lcell_comb \HexBL|WideOr0~0 (
// Equation(s):
// \HexBL|WideOr0~0_combout  = (\Bmemory|dataout [0] & ((\Bmemory|dataout [3]) # (\Bmemory|dataout [1] $ (\Bmemory|dataout [2])))) # (!\Bmemory|dataout [0] & ((\Bmemory|dataout [1]) # (\Bmemory|dataout [3] $ (\Bmemory|dataout [2]))))

	.dataa(\Bmemory|dataout [3]),
	.datab(\Bmemory|dataout [1]),
	.datac(\Bmemory|dataout [2]),
	.datad(\Bmemory|dataout [0]),
	.cin(gnd),
	.combout(\HexBL|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBL|WideOr0~0 .lut_mask = 16'hBEDE;
defparam \HexBL|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y65_N6
cycloneive_lcell_comb \HexBU|WideOr6~0 (
// Equation(s):
// \HexBU|WideOr6~0_combout  = (\Bmemory|dataout [6] & (!\Bmemory|dataout [5] & (\Bmemory|dataout [7] $ (!\Bmemory|dataout [4])))) # (!\Bmemory|dataout [6] & (\Bmemory|dataout [4] & (\Bmemory|dataout [7] $ (!\Bmemory|dataout [5]))))

	.dataa(\Bmemory|dataout [6]),
	.datab(\Bmemory|dataout [7]),
	.datac(\Bmemory|dataout [4]),
	.datad(\Bmemory|dataout [5]),
	.cin(gnd),
	.combout(\HexBU|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBU|WideOr6~0 .lut_mask = 16'h4092;
defparam \HexBU|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y65_N24
cycloneive_lcell_comb \HexBU|WideOr5~0 (
// Equation(s):
// \HexBU|WideOr5~0_combout  = (\Bmemory|dataout [7] & ((\Bmemory|dataout [4] & ((\Bmemory|dataout [5]))) # (!\Bmemory|dataout [4] & (\Bmemory|dataout [6])))) # (!\Bmemory|dataout [7] & (\Bmemory|dataout [6] & (\Bmemory|dataout [4] $ (\Bmemory|dataout 
// [5]))))

	.dataa(\Bmemory|dataout [6]),
	.datab(\Bmemory|dataout [7]),
	.datac(\Bmemory|dataout [4]),
	.datad(\Bmemory|dataout [5]),
	.cin(gnd),
	.combout(\HexBU|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBU|WideOr5~0 .lut_mask = 16'hCA28;
defparam \HexBU|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y65_N22
cycloneive_lcell_comb \HexBU|WideOr4~0 (
// Equation(s):
// \HexBU|WideOr4~0_combout  = (\Bmemory|dataout [6] & (\Bmemory|dataout [7] & ((\Bmemory|dataout [5]) # (!\Bmemory|dataout [4])))) # (!\Bmemory|dataout [6] & (!\Bmemory|dataout [7] & (!\Bmemory|dataout [4] & \Bmemory|dataout [5])))

	.dataa(\Bmemory|dataout [6]),
	.datab(\Bmemory|dataout [7]),
	.datac(\Bmemory|dataout [4]),
	.datad(\Bmemory|dataout [5]),
	.cin(gnd),
	.combout(\HexBU|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBU|WideOr4~0 .lut_mask = 16'h8908;
defparam \HexBU|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y65_N4
cycloneive_lcell_comb \HexBU|WideOr3~0 (
// Equation(s):
// \HexBU|WideOr3~0_combout  = (\Bmemory|dataout [5] & ((\Bmemory|dataout [6] & ((\Bmemory|dataout [4]))) # (!\Bmemory|dataout [6] & (\Bmemory|dataout [7] & !\Bmemory|dataout [4])))) # (!\Bmemory|dataout [5] & (!\Bmemory|dataout [7] & (\Bmemory|dataout [6] $ 
// (\Bmemory|dataout [4]))))

	.dataa(\Bmemory|dataout [6]),
	.datab(\Bmemory|dataout [7]),
	.datac(\Bmemory|dataout [4]),
	.datad(\Bmemory|dataout [5]),
	.cin(gnd),
	.combout(\HexBU|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBU|WideOr3~0 .lut_mask = 16'hA412;
defparam \HexBU|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y65_N14
cycloneive_lcell_comb \HexBU|WideOr2~0 (
// Equation(s):
// \HexBU|WideOr2~0_combout  = (\Bmemory|dataout [5] & (((!\Bmemory|dataout [7] & \Bmemory|dataout [4])))) # (!\Bmemory|dataout [5] & ((\Bmemory|dataout [6] & (!\Bmemory|dataout [7])) # (!\Bmemory|dataout [6] & ((\Bmemory|dataout [4])))))

	.dataa(\Bmemory|dataout [6]),
	.datab(\Bmemory|dataout [7]),
	.datac(\Bmemory|dataout [4]),
	.datad(\Bmemory|dataout [5]),
	.cin(gnd),
	.combout(\HexBU|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBU|WideOr2~0 .lut_mask = 16'h3072;
defparam \HexBU|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y65_N12
cycloneive_lcell_comb \HexBU|WideOr1~0 (
// Equation(s):
// \HexBU|WideOr1~0_combout  = (\Bmemory|dataout [6] & (\Bmemory|dataout [4] & (\Bmemory|dataout [7] $ (\Bmemory|dataout [5])))) # (!\Bmemory|dataout [6] & (!\Bmemory|dataout [7] & ((\Bmemory|dataout [4]) # (\Bmemory|dataout [5]))))

	.dataa(\Bmemory|dataout [6]),
	.datab(\Bmemory|dataout [7]),
	.datac(\Bmemory|dataout [4]),
	.datad(\Bmemory|dataout [5]),
	.cin(gnd),
	.combout(\HexBU|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBU|WideOr1~0 .lut_mask = 16'h3190;
defparam \HexBU|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y65_N18
cycloneive_lcell_comb \HexBU|WideOr0~0 (
// Equation(s):
// \HexBU|WideOr0~0_combout  = (\Bmemory|dataout [4] & ((\Bmemory|dataout [7]) # (\Bmemory|dataout [6] $ (\Bmemory|dataout [5])))) # (!\Bmemory|dataout [4] & ((\Bmemory|dataout [5]) # (\Bmemory|dataout [6] $ (\Bmemory|dataout [7]))))

	.dataa(\Bmemory|dataout [6]),
	.datab(\Bmemory|dataout [7]),
	.datac(\Bmemory|dataout [4]),
	.datad(\Bmemory|dataout [5]),
	.cin(gnd),
	.combout(\HexBU|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBU|WideOr0~0 .lut_mask = 16'hDFE6;
defparam \HexBU|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

assign Aval[0] = \Aval[0]~output_o ;

assign Aval[1] = \Aval[1]~output_o ;

assign Aval[2] = \Aval[2]~output_o ;

assign Aval[3] = \Aval[3]~output_o ;

assign Aval[4] = \Aval[4]~output_o ;

assign Aval[5] = \Aval[5]~output_o ;

assign Aval[6] = \Aval[6]~output_o ;

assign Aval[7] = \Aval[7]~output_o ;

assign Bval[0] = \Bval[0]~output_o ;

assign Bval[1] = \Bval[1]~output_o ;

assign Bval[2] = \Bval[2]~output_o ;

assign Bval[3] = \Bval[3]~output_o ;

assign Bval[4] = \Bval[4]~output_o ;

assign Bval[5] = \Bval[5]~output_o ;

assign Bval[6] = \Bval[6]~output_o ;

assign Bval[7] = \Bval[7]~output_o ;

assign X = \X~output_o ;

assign AhexL[0] = \AhexL[0]~output_o ;

assign AhexL[1] = \AhexL[1]~output_o ;

assign AhexL[2] = \AhexL[2]~output_o ;

assign AhexL[3] = \AhexL[3]~output_o ;

assign AhexL[4] = \AhexL[4]~output_o ;

assign AhexL[5] = \AhexL[5]~output_o ;

assign AhexL[6] = \AhexL[6]~output_o ;

assign AhexU[0] = \AhexU[0]~output_o ;

assign AhexU[1] = \AhexU[1]~output_o ;

assign AhexU[2] = \AhexU[2]~output_o ;

assign AhexU[3] = \AhexU[3]~output_o ;

assign AhexU[4] = \AhexU[4]~output_o ;

assign AhexU[5] = \AhexU[5]~output_o ;

assign AhexU[6] = \AhexU[6]~output_o ;

assign BhexL[0] = \BhexL[0]~output_o ;

assign BhexL[1] = \BhexL[1]~output_o ;

assign BhexL[2] = \BhexL[2]~output_o ;

assign BhexL[3] = \BhexL[3]~output_o ;

assign BhexL[4] = \BhexL[4]~output_o ;

assign BhexL[5] = \BhexL[5]~output_o ;

assign BhexL[6] = \BhexL[6]~output_o ;

assign BhexU[0] = \BhexU[0]~output_o ;

assign BhexU[1] = \BhexU[1]~output_o ;

assign BhexU[2] = \BhexU[2]~output_o ;

assign BhexU[3] = \BhexU[3]~output_o ;

assign BhexU[4] = \BhexU[4]~output_o ;

assign BhexU[5] = \BhexU[5]~output_o ;

assign BhexU[6] = \BhexU[6]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
