
---------- Begin Simulation Statistics ----------
final_tick                                 7606091000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  56483                       # Simulator instruction rate (inst/s)
host_mem_usage                                 811776                       # Number of bytes of host memory used
host_op_rate                                   107165                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   177.05                       # Real time elapsed on the host
host_tick_rate                               42961164                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      18973115                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007606                       # Number of seconds simulated
sim_ticks                                  7606091000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  11208227                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  6738443                       # number of cc regfile writes
system.cpu.committedInsts                    10000000                       # Number of Instructions Simulated
system.cpu.committedOps                      18973115                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.521218                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.521218                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                    462074                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   248526                       # number of floating regfile writes
system.cpu.idleCycles                         1470246                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               144599                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2321214                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.438549                       # Inst execution rate
system.cpu.iew.exec_refs                      4463346                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1665321                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  734648                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2956050                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1245                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             10325                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1809230                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            23154499                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2798025                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            201903                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              21883478                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   6704                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                430856                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 126350                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                440903                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           3611                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       111769                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          32830                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  24609923                       # num instructions consuming a value
system.cpu.iew.wb_count                      21722670                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.632027                       # average fanout of values written-back
system.cpu.iew.wb_producers                  15554126                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.427978                       # insts written-back per cycle
system.cpu.iew.wb_sent                       21808994                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 31601265                       # number of integer regfile reads
system.cpu.int_regfile_writes                17272229                       # number of integer regfile writes
system.cpu.ipc                               0.657368                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.657368                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            349274      1.58%      1.58% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              17047119     77.19%     78.77% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                13901      0.06%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  6363      0.03%     78.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               15953      0.07%     78.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     78.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 3483      0.02%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                34770      0.16%     79.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   36      0.00%     79.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                22131      0.10%     79.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               59886      0.27%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2746      0.01%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               9      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt              72      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               7      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              8      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2731109     12.37%     91.86% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1501666      6.80%     98.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          110742      0.50%     99.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         186012      0.84%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               22085383                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  480454                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              935717                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       441193                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             715346                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      289264                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013098                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  231264     79.95%     79.95% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     79.95% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     79.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     79.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     79.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     79.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     79.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     79.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     79.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     79.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     79.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      2      0.00%     79.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     79.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    753      0.26%     80.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     80.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    295      0.10%     80.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   154      0.05%     80.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     80.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     80.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   68      0.02%     80.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     80.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     80.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     80.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     80.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     80.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     80.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     80.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     80.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     80.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     80.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     80.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     80.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     80.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     80.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     80.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     80.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     80.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     80.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     80.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     80.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     80.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     80.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     80.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     80.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     80.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     80.39% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  15669      5.42%     85.81% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 16378      5.66%     91.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             18002      6.22%     97.69% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             6679      2.31%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               21544919                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           57285358                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     21281477                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          26623983                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   23147280                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  22085383                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                7219                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         4181374                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             19110                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           5225                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      4534061                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      13741937                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.607152                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.207965                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             7490090     54.51%     54.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1184788      8.62%     63.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1110818      8.08%     71.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1074777      7.82%     79.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              910541      6.63%     85.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              745610      5.43%     91.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              664686      4.84%     95.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              388718      2.83%     98.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              171909      1.25%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        13741937                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.451822                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            152175                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           220533                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2956050                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1809230                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 9623780                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                         15212183                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                          126117                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   155                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        22352                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         52896                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          653                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       366873                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          148                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       735041                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            148                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 2779665                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2103985                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            153255                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1152160                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1059692                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             91.974379                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  159181                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                300                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          155899                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              56944                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            98955                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted        26944                       # Number of mispredicted indirect branches.
system.cpu.branchPred.loop_predictor.correct      1332295                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.wrong       314616                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.longestMatchProviderCorrect       645462                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.altMatchProviderCorrect         7436                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect         3134                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalProviderCorrect       933115                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.longestMatchProviderWrong        34320                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.altMatchProviderWrong         4448                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong         1666                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalProviderWrong        13864                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.altMatchProviderWouldHaveHit        15701                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.longestMatchProviderWouldHaveHit         4097                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::1       133165                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::2       114599                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::3       151884                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::4        93380                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::5        66684                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::6        49928                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::7        37744                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::8        26153                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::9        11521                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::10         3726                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::11         1290                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::12         1592                       # TAGE provider for longest match
system.cpu.branchPred.tage.altMatchProvider::0       329576                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::1        77415                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::2        67125                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::3        81077                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::4        40110                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::5        32173                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::6        30828                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::7        20606                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::8         9205                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::9         1700                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::10          938                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::11          913                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match
system.cpu.commit.commitSquashedInsts         4074581                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1994                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            119089                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     13137406                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.444206                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.418556                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         7986343     60.79%     60.79% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1390865     10.59%     71.38% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          720967      5.49%     76.87% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         1068573      8.13%     85.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          410113      3.12%     88.12% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          240563      1.83%     89.95% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          164234      1.25%     91.20% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          140058      1.07%     92.27% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         1015690      7.73%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     13137406                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             10000000                       # Number of instructions committed
system.cpu.commit.opsCommitted               18973115                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     3761633                       # Number of memory references committed
system.cpu.commit.loads                       2352567                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                        1248                       # Number of memory barriers committed
system.cpu.commit.branches                    2110702                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     286904                       # Number of committed floating point instructions.
system.cpu.commit.integer                    18664120                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                126115                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       187266      0.99%      0.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     14879159     78.42%     79.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        13634      0.07%     79.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv         5943      0.03%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd        13813      0.07%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2738      0.01%     79.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        29670      0.16%     79.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           24      0.00%     79.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        19868      0.10%     79.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc        57798      0.30%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1415      0.01%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            6      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt           44      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            2      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            6      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2315696     12.21%     92.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      1302185      6.86%     99.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        36871      0.19%     99.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       106881      0.56%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     18973115                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       1015690                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      3814831                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3814831                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3831646                       # number of overall hits
system.cpu.dcache.overall_hits::total         3831646                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       141773                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         141773                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       142574                       # number of overall misses
system.cpu.dcache.overall_misses::total        142574                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   3734751493                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3734751493                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3734751493                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3734751493                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3956604                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3956604                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3974220                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3974220                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.035832                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.035832                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.035875                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.035875                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 26343.178835                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 26343.178835                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 26195.179296                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 26195.179296                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        48762                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          166                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1214                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    40.166392                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    41.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        63454                       # number of writebacks
system.cpu.dcache.writebacks::total             63454                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        54683                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        54683                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        54683                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        54683                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        87090                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        87090                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        87696                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        87696                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2145171993                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2145171993                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2171018493                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2171018493                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.022011                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.022011                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.022066                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.022066                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 24631.668309                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 24631.668309                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 24756.186063                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 24756.186063                       # average overall mshr miss latency
system.cpu.dcache.replacements                  87038                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2428017                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2428017                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       119416                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        119416                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2778742500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2778742500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2547433                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2547433                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.046877                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.046877                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 23269.432069                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 23269.432069                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        53864                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        53864                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        65552                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        65552                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1223223000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1223223000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.025733                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.025733                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18660.345985                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18660.345985                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1386814                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1386814                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        22357                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        22357                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    956008993                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    956008993                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1409171                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1409171                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.015865                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015865                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 42761.058863                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 42761.058863                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          819                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          819                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        21538                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        21538                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    921948993                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    921948993                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.015284                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015284                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 42805.691940                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42805.691940                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        16815                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         16815                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          801                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          801                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        17616                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        17616                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.045470                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.045470                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          606                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          606                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     25846500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     25846500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.034401                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.034401                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 42650.990099                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 42650.990099                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   7606091000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.873481                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3919464                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             87550                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             44.768292                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   509.873481                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.995847                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995847                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          340                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          113                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           8035990                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          8035990                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7606091000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  7265145                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               2527621                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   3638598                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                184223                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 126350                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              1058804                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                 35793                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               24137123                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                159049                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     2796573                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1665683                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         11792                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          1974                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7606091000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7606091000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7606091000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            7577599                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       13159132                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     2779665                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1275817                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       5989819                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  323542                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                 1748                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         10893                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           98                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   2061599                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 88004                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           13741937                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.822345                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.086648                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  9684280     70.47%     70.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   206110      1.50%     71.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   250956      1.83%     73.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   261773      1.90%     75.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   358770      2.61%     78.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   322485      2.35%     80.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   245306      1.79%     82.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   268184      1.95%     84.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  2144073     15.60%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             13741937                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.182726                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.865039                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      1766289                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1766289                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1766289                       # number of overall hits
system.cpu.icache.overall_hits::total         1766289                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       295305                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         295305                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       295305                       # number of overall misses
system.cpu.icache.overall_misses::total        295305                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   4672715997                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4672715997                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4672715997                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4672715997                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2061594                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2061594                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2061594                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2061594                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.143241                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.143241                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.143241                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.143241                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 15823.355504                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15823.355504                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 15823.355504                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15823.355504                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         3430                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               126                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    27.222222                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       279827                       # number of writebacks
system.cpu.icache.writebacks::total            279827                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        14825                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        14825                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        14825                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        14825                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       280480                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       280480                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       280480                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       280480                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4159861500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4159861500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4159861500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4159861500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.136050                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.136050                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.136050                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.136050                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 14831.223260                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14831.223260                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 14831.223260                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 14831.223260                       # average overall mshr miss latency
system.cpu.icache.replacements                 279827                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1766289                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1766289                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       295305                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        295305                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4672715997                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4672715997                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2061594                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2061594                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.143241                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.143241                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 15823.355504                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15823.355504                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        14825                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        14825                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       280480                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       280480                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4159861500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4159861500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.136050                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.136050                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 14831.223260                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14831.223260                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   7606091000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.240373                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2046768                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            280479                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              7.297402                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.240373                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.994610                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.994610                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          274                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          234                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4403667                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4403667                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7606091000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     2063839                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                         31225                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7606091000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7606091000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7606091000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      219642                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  603480                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                  952                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                3611                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 400164                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                 6141                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    901                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   7606091000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 126350                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  7387716                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 1385446                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           4543                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   3685729                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               1152153                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               23782161                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 15121                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 179801                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  21906                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 920827                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands            26461249                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    58711455                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 34965194                       # Number of integer rename lookups
system.cpu.rename.fpLookups                    536102                       # Number of floating rename lookups
system.cpu.rename.committedMaps              21459475                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  5001749                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     103                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  84                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    742853                       # count of insts added to the skid buffer
system.cpu.rob.reads                         35115748                       # The number of ROB reads
system.cpu.rob.writes                        46702460                       # The number of ROB writes
system.cpu.thread_0.numInsts                 10000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                   18973115                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               268025                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                69303                       # number of demand (read+write) hits
system.l2.demand_hits::total                   337328                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              268025                       # number of overall hits
system.l2.overall_hits::.cpu.data               69303                       # number of overall hits
system.l2.overall_hits::total                  337328                       # number of overall hits
system.l2.demand_misses::.cpu.inst              12297                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              18247                       # number of demand (read+write) misses
system.l2.demand_misses::total                  30544                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst             12297                       # number of overall misses
system.l2.overall_misses::.cpu.data             18247                       # number of overall misses
system.l2.overall_misses::total                 30544                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    897468500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1298038000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2195506500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    897468500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1298038000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2195506500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           280322                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            87550                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               367872                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          280322                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           87550                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              367872                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.043867                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.208418                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.083029                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.043867                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.208418                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.083029                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 72982.719362                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 71137.063627                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 71880.123756                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 72982.719362                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 71137.063627                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 71880.123756                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                9862                       # number of writebacks
system.l2.writebacks::total                      9862                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst         12297                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         18247                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             30544                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst        12297                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        18247                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            30544                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    772029000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1111749000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1883778000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    772029000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1111749000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1883778000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.043867                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.208418                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.083029                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.043867                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.208418                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.083029                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 62781.898024                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 60927.768948                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 61674.240440                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 62781.898024                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 60927.768948                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61674.240440                       # average overall mshr miss latency
system.l2.replacements                          22450                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        63454                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            63454                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        63454                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        63454                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       279772                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           279772                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       279772                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       279772                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           25                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            25                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data              146                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  146                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data          146                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              146                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             10155                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 10155                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           11262                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               11262                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    780073500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     780073500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         21417                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             21417                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.525844                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.525844                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 69265.982952                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 69265.982952                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        11262                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          11262                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    664949500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    664949500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.525844                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.525844                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 59043.642337                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 59043.642337                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         268025                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             268025                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst        12297                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            12297                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    897468500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    897468500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       280322                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         280322                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.043867                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.043867                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 72982.719362                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 72982.719362                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        12297                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        12297                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    772029000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    772029000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.043867                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.043867                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 62781.898024                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 62781.898024                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         59148                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             59148                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         6985                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6985                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    517964500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    517964500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        66133                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         66133                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.105620                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.105620                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 74153.829635                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74153.829635                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         6985                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         6985                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    446799500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    446799500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.105620                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.105620                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 63965.569077                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 63965.569077                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   7606091000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7918.619469                       # Cycle average of tags in use
system.l2.tags.total_refs                      734786                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     30642                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     23.979701                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      21.379721                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      3597.752941                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4299.486807                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002610                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.439179                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.524840                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.966628                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          254                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2637                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5283                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5909130                       # Number of tag accesses
system.l2.tags.data_accesses                  5909130                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7606091000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      9862.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     12297.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     18204.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001045539500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          592                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          592                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               71958                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               9262                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       30544                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       9862                       # Number of write requests accepted
system.mem_ctrls.readBursts                     30544                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     9862                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     43                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.36                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 30544                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 9862                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   24694                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4570                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     989                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     241                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          592                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      51.520270                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     36.390305                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    252.986606                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           589     99.49%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            2      0.34%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.17%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           592                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          592                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.631757                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.605249                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.955634                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              408     68.92%     68.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      0.84%     69.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              168     28.38%     98.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               11      1.86%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           592                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    2752                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 1954816                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               631168                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    257.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     82.98                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    7605507500                       # Total gap between requests
system.mem_ctrls.avgGap                     188227.18                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       787008                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      1165056                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       630144                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 103470757.843943759799                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 153174081.141022384167                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 82847286.470803469419                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst        12297                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        18247                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         9862                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    366223250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    510014000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 178044363000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     29781.51                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     27950.57                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  18053575.64                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       787008                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      1167808                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       1954816                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       787008                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       787008                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       631168                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       631168                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst        12297                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        18247                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          30544                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         9862                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          9862                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst    103470758                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    153535896                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        257006654                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst    103470758                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total    103470758                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     82981915                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        82981915                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     82981915                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst    103470758                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    153535896                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       339988570                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                30501                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                9846                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2146                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2195                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2468                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         1969                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2098                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         1788                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         1394                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         1807                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         1686                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         1898                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2147                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         1872                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         1905                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         1589                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         1655                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         1884                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          817                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          734                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          784                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          561                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          584                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          424                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          320                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          479                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          504                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          639                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          635                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          608                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          726                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          597                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          696                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          738                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               304343500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             152505000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          876237250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9978.15                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28728.15                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               22873                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               6043                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            74.99                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           61.38                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        11424                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   225.932773                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   143.368204                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   258.303273                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         4933     43.18%     43.18% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         3289     28.79%     71.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1152     10.08%     82.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          580      5.08%     87.13% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          364      3.19%     90.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          217      1.90%     92.22% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          143      1.25%     93.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          114      1.00%     94.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          632      5.53%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        11424                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               1952064                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             630144                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              256.644839                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               82.847286                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.65                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.65                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               71.67                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   7606091000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        41019300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        21783300                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      113276100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      24549660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 599888640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   2109913710                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1143969600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    4054400310                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   533.046516                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2952905500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    253760000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   4399425500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        40598040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        21570780                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      104501040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      26846460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 599888640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   2182523160                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1082824800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    4058752920                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   533.618769                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2793088250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    253760000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   4559242750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   7606091000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              19282                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         9862                       # Transaction distribution
system.membus.trans_dist::CleanEvict            12490                       # Transaction distribution
system.membus.trans_dist::ReadExReq             11262                       # Transaction distribution
system.membus.trans_dist::ReadExResp            11262                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         19282                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        83440                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        83440                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  83440                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2585984                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      2585984                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2585984                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             30544                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   30544    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               30544                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   7606091000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            23086000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           38180000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            346612                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        73316                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       279827                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           36172                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             146                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            146                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            21417                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           21417                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        280480                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        66133                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       840628                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       262430                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1103058                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     35849472                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      9664256                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               45513728                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           22608                       # Total snoops (count)
system.tol2bus.snoopTraffic                    641280                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           390626                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002058                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.045321                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 389822     99.79%     99.79% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    804      0.21%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             390626                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   7606091000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          710801500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         420820795                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         131458878                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
