

================================================================
== Vitis HLS Report for 'module0_prefilter'
================================================================
* Date:           Wed Feb  4 21:04:50 2026

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        system_top
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.680 ns|     1.25 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------+-------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                     |                                           |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                       Instance                      |                   Module                  |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +-----------------------------------------------------+-------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_module0_prefilter_Pipeline_PREFILTER_LOOP_fu_41  |module0_prefilter_Pipeline_PREFILTER_LOOP  |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-----------------------------------------------------+-------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     41|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   42|    5547|   4322|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     47|    -|
|Register         |        -|    -|      86|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   42|    5633|   4410|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   19|       5|      8|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------+-------------------------------------------+---------+----+------+------+-----+
    |                       Instance                      |                   Module                  | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------------------------------------+-------------------------------------------+---------+----+------+------+-----+
    |grp_module0_prefilter_Pipeline_PREFILTER_LOOP_fu_41  |module0_prefilter_Pipeline_PREFILTER_LOOP  |        0|  42|  5547|  4322|    0|
    +-----------------------------------------------------+-------------------------------------------+---------+----+------+------+-----+
    |Total                                                |                                           |        0|  42|  5547|  4322|    0|
    +-----------------------------------------------------+-------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |filteredLen_fu_52_p2  |         +|   0|  0|  39|          32|           7|
    |ap_block_state1       |        or|   0|  0|   2|           1|           1|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  41|          33|           8|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  20|          4|    1|          4|
    |ap_done               |   9|          2|    1|          2|
    |m0_filteredLen_blk_n  |   9|          2|    1|          2|
    |real_start            |   9|          2|    1|          2|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  47|         10|    4|         10|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                               | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                         |   3|   0|    3|          0|
    |ap_done_reg                                                       |   1|   0|    1|          0|
    |filteredLen_reg_80                                                |  32|   0|   32|          0|
    |grp_module0_prefilter_Pipeline_PREFILTER_LOOP_fu_41_ap_start_reg  |   1|   0|    1|          0|
    |num_samples_read_reg_75                                           |  32|   0|   32|          0|
    |start_once_reg                                                    |   1|   0|    1|          0|
    |trunc_ln82_reg_85                                                 |  16|   0|   16|          0|
    +------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                             |  86|   0|   86|          0|
    +------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+-------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-------------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|  module0_prefilter|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|  module0_prefilter|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|  module0_prefilter|  return value|
|start_full_n                   |   in|    1|  ap_ctrl_hs|  module0_prefilter|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|  module0_prefilter|  return value|
|ap_continue                    |   in|    1|  ap_ctrl_hs|  module0_prefilter|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|  module0_prefilter|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|  module0_prefilter|  return value|
|start_out                      |  out|    1|  ap_ctrl_hs|  module0_prefilter|  return value|
|start_write                    |  out|    1|  ap_ctrl_hs|  module0_prefilter|  return value|
|data_in_dout                   |   in|   32|     ap_fifo|            data_in|       pointer|
|data_in_empty_n                |   in|    1|     ap_fifo|            data_in|       pointer|
|data_in_read                   |  out|    1|     ap_fifo|            data_in|       pointer|
|m0_to_m1_data_din              |  out|   32|     ap_fifo|      m0_to_m1_data|       pointer|
|m0_to_m1_data_full_n           |   in|    1|     ap_fifo|      m0_to_m1_data|       pointer|
|m0_to_m1_data_write            |  out|    1|     ap_fifo|      m0_to_m1_data|       pointer|
|m0_to_m1_data_num_data_valid   |   in|    7|     ap_fifo|      m0_to_m1_data|       pointer|
|m0_to_m1_data_fifo_cap         |   in|    7|     ap_fifo|      m0_to_m1_data|       pointer|
|m0_filteredLen_din             |  out|   16|     ap_fifo|     m0_filteredLen|       pointer|
|m0_filteredLen_full_n          |   in|    1|     ap_fifo|     m0_filteredLen|       pointer|
|m0_filteredLen_write           |  out|    1|     ap_fifo|     m0_filteredLen|       pointer|
|m0_filteredLen_num_data_valid  |   in|    3|     ap_fifo|     m0_filteredLen|       pointer|
|m0_filteredLen_fifo_cap        |   in|    3|     ap_fifo|     m0_filteredLen|       pointer|
|num_samples                    |   in|   32|     ap_none|        num_samples|        scalar|
+-------------------------------+-----+-----+------------+-------------------+--------------+

