--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml Calculator.twx Calculator.ncd -o Calculator.twr
Calculator.pcf -ucf Calculator.ucf

Design file:              Calculator.ncd
Physical constraint file: Calculator.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
sw<0>       |   11.230(R)|   -0.738(R)|clk_BUFGP         |   0.000|
sw<1>       |   11.184(R)|   -0.701(R)|clk_BUFGP         |   0.000|
sw<2>       |   10.247(R)|    0.016(R)|clk_BUFGP         |   0.000|
sw<3>       |   10.300(R)|    0.269(R)|clk_BUFGP         |   0.000|
sw<4>       |    2.215(R)|   -0.653(R)|clk_BUFGP         |   0.000|
sw<5>       |    4.427(R)|   -0.653(R)|clk_BUFGP         |   0.000|
sw<6>       |    8.445(R)|   -0.650(R)|clk_BUFGP         |   0.000|
sw<7>       |   11.396(R)|   -0.871(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
led<0>      |    9.467(R)|clk_BUFGP         |   0.000|
led<1>      |    9.976(R)|clk_BUFGP         |   0.000|
led<2>      |    9.547(R)|clk_BUFGP         |   0.000|
led<3>      |    8.334(R)|clk_BUFGP         |   0.000|
led<4>      |    9.862(R)|clk_BUFGP         |   0.000|
led<5>      |    9.158(R)|clk_BUFGP         |   0.000|
led<6>      |    9.873(R)|clk_BUFGP         |   0.000|
led<7>      |    9.457(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
btn<0>         |led<0>         |    8.196|
btn<0>         |led<1>         |    9.828|
btn<0>         |led<2>         |    9.789|
btn<0>         |led<3>         |    7.009|
btn<0>         |led<4>         |   10.271|
btn<0>         |led<5>         |    9.513|
btn<0>         |led<6>         |   10.282|
btn<0>         |led<7>         |    9.835|
btn<1>         |led<0>         |    7.667|
btn<1>         |led<1>         |    8.123|
btn<1>         |led<2>         |    8.669|
btn<1>         |led<3>         |    6.762|
btn<1>         |led<4>         |    9.012|
btn<1>         |led<5>         |    8.550|
btn<1>         |led<6>         |    9.175|
btn<1>         |led<7>         |    8.849|
sw<0>          |led<0>         |   12.001|
sw<0>          |led<1>         |   13.112|
sw<0>          |led<2>         |   12.390|
sw<0>          |led<3>         |   11.699|
sw<0>          |led<4>         |   12.089|
sw<0>          |led<5>         |   11.495|
sw<0>          |led<6>         |   12.419|
sw<0>          |led<7>         |   12.380|
sw<1>          |led<1>         |   12.331|
sw<1>          |led<2>         |   11.609|
sw<1>          |led<3>         |   10.918|
sw<1>          |led<4>         |   11.465|
sw<1>          |led<5>         |   10.714|
sw<1>          |led<6>         |   11.638|
sw<1>          |led<7>         |   11.599|
sw<2>          |led<2>         |   11.178|
sw<2>          |led<3>         |   10.487|
sw<2>          |led<4>         |   10.427|
sw<2>          |led<5>         |   10.283|
sw<2>          |led<6>         |   11.207|
sw<2>          |led<7>         |   11.168|
sw<3>          |led<3>         |   11.951|
sw<3>          |led<4>         |   11.891|
sw<3>          |led<5>         |   11.747|
sw<3>          |led<6>         |   12.671|
sw<3>          |led<7>         |   12.632|
sw<4>          |led<0>         |   11.067|
sw<4>          |led<1>         |   12.178|
sw<4>          |led<2>         |   11.456|
sw<4>          |led<3>         |   10.765|
sw<4>          |led<4>         |   10.705|
sw<4>          |led<5>         |   10.561|
sw<4>          |led<6>         |   11.485|
sw<4>          |led<7>         |   11.446|
sw<5>          |led<1>         |   12.655|
sw<5>          |led<2>         |   11.933|
sw<5>          |led<3>         |   11.242|
sw<5>          |led<4>         |   11.624|
sw<5>          |led<5>         |   11.038|
sw<5>          |led<6>         |   11.962|
sw<5>          |led<7>         |   11.923|
sw<6>          |led<2>         |   12.245|
sw<6>          |led<3>         |   11.554|
sw<6>          |led<4>         |   11.494|
sw<6>          |led<5>         |   11.350|
sw<6>          |led<6>         |   12.274|
sw<6>          |led<7>         |   12.235|
sw<7>          |led<3>         |   11.604|
sw<7>          |led<4>         |   11.544|
sw<7>          |led<5>         |   11.400|
sw<7>          |led<6>         |   12.324|
sw<7>          |led<7>         |   12.285|
---------------+---------------+---------+


Analysis completed Fri Apr 02 14:23:53 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4503 MB



