;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 5.10.2018. 14:49:50
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2000  	536936444
0x0004	0x21E90000  	8681
0x0008	0x21A10000  	8609
0x000C	0x21A10000  	8609
0x0010	0x21A10000  	8609
0x0014	0x21A10000  	8609
0x0018	0x21A10000  	8609
0x001C	0x21A10000  	8609
0x0020	0x21A10000  	8609
0x0024	0x21A10000  	8609
0x0028	0x21A10000  	8609
0x002C	0x21A10000  	8609
0x0030	0x21A10000  	8609
0x0034	0x21A10000  	8609
0x0038	0x21A10000  	8609
0x003C	0x21A10000  	8609
0x0040	0x21A10000  	8609
0x0044	0x21A10000  	8609
0x0048	0x21A10000  	8609
0x004C	0x21A10000  	8609
0x0050	0x21A10000  	8609
0x0054	0x21A10000  	8609
0x0058	0x21A10000  	8609
0x005C	0x21A10000  	8609
0x0060	0x21A10000  	8609
0x0064	0x21A10000  	8609
0x0068	0x21A10000  	8609
0x006C	0x21A10000  	8609
0x0070	0x21A10000  	8609
0x0074	0x21A10000  	8609
0x0078	0x21A10000  	8609
0x007C	0x21A10000  	8609
0x0080	0x21A10000  	8609
0x0084	0x21A10000  	8609
0x0088	0x21A10000  	8609
0x008C	0x21A10000  	8609
0x0090	0x21A10000  	8609
0x0094	0x21A10000  	8609
0x0098	0x21A10000  	8609
0x009C	0x21A10000  	8609
0x00A0	0x21A10000  	8609
0x00A4	0x21A10000  	8609
0x00A8	0x21A10000  	8609
0x00AC	0x21A10000  	8609
0x00B0	0x21A10000  	8609
0x00B4	0x21A10000  	8609
0x00B8	0x21A10000  	8609
0x00BC	0x21A10000  	8609
0x00C0	0x21A10000  	8609
0x00C4	0x21A10000  	8609
0x00C8	0x21A10000  	8609
0x00CC	0x21A10000  	8609
0x00D0	0x21A10000  	8609
0x00D4	0x21A10000  	8609
0x00D8	0x21A10000  	8609
0x00DC	0x21A10000  	8609
0x00E0	0x21A10000  	8609
0x00E4	0x21A10000  	8609
0x00E8	0x21A10000  	8609
0x00EC	0x21A10000  	8609
0x00F0	0x21A10000  	8609
0x00F4	0x21A10000  	8609
0x00F8	0x21A10000  	8609
0x00FC	0x21A10000  	8609
; end of ____SysVT
_main:
;Click_3DHall2_MSP.c, 59 :: 		void main()
0x21E8	0xB081    SUB	SP, SP, #4
0x21EA	0xF000F811  BL	8720
0x21EE	0xF7FFFFDB  BL	8616
0x21F2	0xF000FBBF  BL	10612
0x21F6	0xF7FFFFED  BL	8660
0x21FA	0xF000FB6D  BL	10456
;Click_3DHall2_MSP.c, 61 :: 		systemInit();
0x21FE	0xF7FFFF57  BL	_systemInit+0
;Click_3DHall2_MSP.c, 62 :: 		applicationInit();
0x2202	0xF7FFFF8B  BL	_applicationInit+0
;Click_3DHall2_MSP.c, 64 :: 		while (1)
L_main4:
;Click_3DHall2_MSP.c, 66 :: 		applicationTask();
0x2206	0xF7FFFFA3  BL	_applicationTask+0
;Click_3DHall2_MSP.c, 67 :: 		}
0x220A	0xE7FC    B	L_main4
;Click_3DHall2_MSP.c, 68 :: 		}
L_end_main:
L__main_end_loop:
0x220C	0xE7FE    B	L__main_end_loop
; end of _main
___CC2DW:
;__Lib_System_MSP432P.c, 39 :: 		
0x213C	0xB081    SUB	SP, SP, #4
;__Lib_System_MSP432P.c, 41 :: 		
L_loopDW:
;__Lib_System_MSP432P.c, 42 :: 		
0x213E	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_MSP432P.c, 43 :: 		
0x2142	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_MSP432P.c, 44 :: 		
0x2146	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_MSP432P.c, 45 :: 		
0x214A	0xD1F8    BNE	L_loopDW
;__Lib_System_MSP432P.c, 47 :: 		
L_end___CC2DW:
0x214C	0xB001    ADD	SP, SP, #4
0x214E	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_MSP432P.c, 82 :: 		
0x206C	0xB081    SUB	SP, SP, #4
;__Lib_System_MSP432P.c, 84 :: 		
0x206E	0xF04F0900  MOV	R9, #0
;__Lib_System_MSP432P.c, 85 :: 		
0x2072	0xF04F0C00  MOV	R12, #0
;__Lib_System_MSP432P.c, 86 :: 		
0x2076	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_MSP432P.c, 87 :: 		
0x207A	0xDC04    BGT	L_loopFZs
;__Lib_System_MSP432P.c, 88 :: 		
0x207C	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_MSP432P.c, 89 :: 		
0x2080	0xDB01    BLT	L_loopFZs
;__Lib_System_MSP432P.c, 90 :: 		
0x2082	0x46D4    MOV	R12, R10
;__Lib_System_MSP432P.c, 91 :: 		
0x2084	0x46EA    MOV	R10, SP
;__Lib_System_MSP432P.c, 92 :: 		
L_loopFZs:
;__Lib_System_MSP432P.c, 93 :: 		
0x2086	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_MSP432P.c, 94 :: 		
0x208A	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_MSP432P.c, 95 :: 		
0x208E	0xD1FA    BNE	L_loopFZs
;__Lib_System_MSP432P.c, 96 :: 		
0x2090	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_MSP432P.c, 97 :: 		
0x2094	0xDD05    BLE	L_norep
;__Lib_System_MSP432P.c, 98 :: 		
0x2096	0x46E2    MOV	R10, R12
;__Lib_System_MSP432P.c, 99 :: 		
0x2098	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_MSP432P.c, 100 :: 		
0x209C	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_MSP432P.c, 101 :: 		
0x20A0	0xE7F1    B	L_loopFZs
;__Lib_System_MSP432P.c, 102 :: 		
L_norep:
;__Lib_System_MSP432P.c, 105 :: 		
L_end___FillZeros:
0x20A2	0xB001    ADD	SP, SP, #4
0x20A4	0x4770    BX	LR
; end of ___FillZeros
_systemInit:
;Click_3DHall2_MSP.c, 36 :: 		void systemInit()
0x20B0	0xB081    SUB	SP, SP, #4
0x20B2	0xF8CDE000  STR	LR, [SP, #0]
;Click_3DHall2_MSP.c, 38 :: 		mikrobus_i2cInit( _MIKROBUS1, &_C3DHALL2_I2C_CFG[0] );
0x20B6	0x480E    LDR	R0, [PC, #56]
0x20B8	0x4601    MOV	R1, R0
0x20BA	0x2000    MOVS	R0, #0
0x20BC	0xF7FFFF74  BL	_mikrobus_i2cInit+0
;Click_3DHall2_MSP.c, 39 :: 		mikrobus_logInit( _MIKROBUS2, 9600 );
0x20C0	0xF2425180  MOVW	R1, #9600
0x20C4	0x2001    MOVS	R0, #1
0x20C6	0xF7FFFF3F  BL	_mikrobus_logInit+0
;Click_3DHall2_MSP.c, 40 :: 		mikrobus_logWrite("--- System Init ----", _LOG_LINE);
0x20CA	0x480A    LDR	R0, [PC, #40]
0x20CC	0x2102    MOVS	R1, #2
0x20CE	0xF7FFFF95  BL	_mikrobus_logWrite+0
;Click_3DHall2_MSP.c, 41 :: 		Delay_ms( 100 );
0x20D2	0xF644777D  MOVW	R7, #20349
0x20D6	0xF2C00712  MOVT	R7, #18
0x20DA	0xBF00    NOP
L_systemInit0:
0x20DC	0x1E7F    SUBS	R7, R7, #1
0x20DE	0xD1FD    BNE	L_systemInit0
0x20E0	0xBF00    NOP
0x20E2	0xBF00    NOP
0x20E4	0xBF00    NOP
0x20E6	0xBF00    NOP
;Click_3DHall2_MSP.c, 42 :: 		}
L_end_systemInit:
0x20E8	0xF8DDE000  LDR	LR, [SP, #0]
0x20EC	0xB001    ADD	SP, SP, #4
0x20EE	0x4770    BX	LR
0x20F0	0x20F80000  	__C3DHALL2_I2C_CFG+0
0x20F4	0x00002000  	?lstr1_Click_3DHall2_MSP+0
; end of _systemInit
_mikrobus_i2cInit:
;fusion_v8_MSP432P401RIPZ.c, 221 :: 		T_mikrobus_ret mikrobus_i2cInit(T_mikrobus_soc bus, const uint32_t *cfg)
; cfg start address is: 4 (R1)
; bus start address is: 0 (R0)
0x1FA8	0xB081    SUB	SP, SP, #4
0x1FAA	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 4 (R1)
; bus end address is: 0 (R0)
; bus start address is: 0 (R0)
; cfg start address is: 4 (R1)
;fusion_v8_MSP432P401RIPZ.c, 223 :: 		switch( bus )
0x1FAE	0xE015    B	L_mikrobus_i2cInit203
; bus end address is: 0 (R0)
;fusion_v8_MSP432P401RIPZ.c, 226 :: 		case _MIKROBUS1 : return _i2cInit_1( cfg );
L_mikrobus_i2cInit205:
0x1FB0	0x4608    MOV	R0, R1
; cfg end address is: 4 (R1)
0x1FB2	0xF7FFFD83  BL	fusion_v8_MSP432P401RIPZ__i2cInit_1+0
0x1FB6	0xE01C    B	L_end_mikrobus_i2cInit
;fusion_v8_MSP432P401RIPZ.c, 229 :: 		case _MIKROBUS2 : return _i2cInit_2( cfg );
L_mikrobus_i2cInit206:
; cfg start address is: 4 (R1)
0x1FB8	0x4608    MOV	R0, R1
; cfg end address is: 4 (R1)
0x1FBA	0xF7FFFE79  BL	fusion_v8_MSP432P401RIPZ__i2cInit_2+0
0x1FBE	0xE018    B	L_end_mikrobus_i2cInit
;fusion_v8_MSP432P401RIPZ.c, 232 :: 		case _MIKROBUS3 : return _i2cInit_3( cfg );
L_mikrobus_i2cInit207:
; cfg start address is: 4 (R1)
0x1FC0	0x4608    MOV	R0, R1
; cfg end address is: 4 (R1)
0x1FC2	0xF7FFFE2D  BL	fusion_v8_MSP432P401RIPZ__i2cInit_3+0
0x1FC6	0xE014    B	L_end_mikrobus_i2cInit
;fusion_v8_MSP432P401RIPZ.c, 235 :: 		case _MIKROBUS4 : return _i2cInit_4( cfg );
L_mikrobus_i2cInit208:
; cfg start address is: 4 (R1)
0x1FC8	0x4608    MOV	R0, R1
; cfg end address is: 4 (R1)
0x1FCA	0xF7FFFE3B  BL	fusion_v8_MSP432P401RIPZ__i2cInit_4+0
0x1FCE	0xE010    B	L_end_mikrobus_i2cInit
;fusion_v8_MSP432P401RIPZ.c, 238 :: 		case _MIKROBUS5 : return _i2cInit_5( cfg );
L_mikrobus_i2cInit209:
; cfg start address is: 4 (R1)
0x1FD0	0x4608    MOV	R0, R1
; cfg end address is: 4 (R1)
0x1FD2	0xF7FFFE13  BL	fusion_v8_MSP432P401RIPZ__i2cInit_5+0
0x1FD6	0xE00C    B	L_end_mikrobus_i2cInit
;fusion_v8_MSP432P401RIPZ.c, 243 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_i2cInit210:
0x1FD8	0x2001    MOVS	R0, #1
0x1FDA	0xE00A    B	L_end_mikrobus_i2cInit
;fusion_v8_MSP432P401RIPZ.c, 244 :: 		}
L_mikrobus_i2cInit203:
; cfg start address is: 4 (R1)
; bus start address is: 0 (R0)
0x1FDC	0x2800    CMP	R0, #0
0x1FDE	0xD0E7    BEQ	L_mikrobus_i2cInit205
0x1FE0	0x2801    CMP	R0, #1
0x1FE2	0xD0E9    BEQ	L_mikrobus_i2cInit206
0x1FE4	0x2802    CMP	R0, #2
0x1FE6	0xD0EB    BEQ	L_mikrobus_i2cInit207
0x1FE8	0x2803    CMP	R0, #3
0x1FEA	0xD0ED    BEQ	L_mikrobus_i2cInit208
0x1FEC	0x2804    CMP	R0, #4
0x1FEE	0xD0EF    BEQ	L_mikrobus_i2cInit209
; bus end address is: 0 (R0)
; cfg end address is: 4 (R1)
0x1FF0	0xE7F2    B	L_mikrobus_i2cInit210
;fusion_v8_MSP432P401RIPZ.c, 247 :: 		}
L_end_mikrobus_i2cInit:
0x1FF2	0xF8DDE000  LDR	LR, [SP, #0]
0x1FF6	0xB001    ADD	SP, SP, #4
0x1FF8	0x4770    BX	LR
; end of _mikrobus_i2cInit
fusion_v8_MSP432P401RIPZ__i2cInit_1:
;__fuv8_msp432p401ripz_i2c.c, 45 :: 		static T_mikrobus_ret _i2cInit_1(const uint32_t* cfg)
; cfg start address is: 0 (R0)
0x1ABC	0xB081    SUB	SP, SP, #4
0x1ABE	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 0 (R0)
; cfg start address is: 0 (R0)
;__fuv8_msp432p401ripz_i2c.c, 47 :: 		I2C2_Init_Advanced( (unsigned long)cfg[0], (unsigned long)cfg[1], &_GPIO_MODULE_I2CB2_B67);
0x1AC2	0x1D01    ADDS	R1, R0, #4
0x1AC4	0x680A    LDR	R2, [R1, #0]
0x1AC6	0x6801    LDR	R1, [R0, #0]
; cfg end address is: 0 (R0)
0x1AC8	0x4608    MOV	R0, R1
0x1ACA	0x4611    MOV	R1, R2
0x1ACC	0x4A03    LDR	R2, [PC, #12]
0x1ACE	0xF7FFFF77  BL	_I2C2_Init_Advanced+0
;__fuv8_msp432p401ripz_i2c.c, 48 :: 		return _MIKROBUS_OK;
0x1AD2	0x2000    MOVS	R0, __MIKROBUS_OK
;__fuv8_msp432p401ripz_i2c.c, 49 :: 		}
L_end__i2cInit_1:
0x1AD4	0xF8DDE000  LDR	LR, [SP, #0]
0x1AD8	0xB001    ADD	SP, SP, #4
0x1ADA	0x4770    BX	LR
0x1ADC	0x26C40000  	__GPIO_MODULE_I2CB2_B67+0
; end of fusion_v8_MSP432P401RIPZ__i2cInit_1
_I2C2_Init_Advanced:
;__Lib_I2C_MSP.c, 618 :: 		
; module start address is: 8 (R2)
; clockSource start address is: 4 (R1)
; I2C_ClockSpeed start address is: 0 (R0)
0x19C0	0xB081    SUB	SP, SP, #4
0x19C2	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 8 (R2)
; clockSource end address is: 4 (R1)
; I2C_ClockSpeed end address is: 0 (R0)
; I2C_ClockSpeed start address is: 0 (R0)
; clockSource start address is: 4 (R1)
; module start address is: 8 (R2)
;__Lib_I2C_MSP.c, 619 :: 		
0x19C6	0x4613    MOV	R3, R2
; module end address is: 8 (R2)
0x19C8	0x460A    MOV	R2, R1
; clockSource end address is: 4 (R1)
0x19CA	0x4601    MOV	R1, R0
; I2C_ClockSpeed end address is: 0 (R0)
0x19CC	0x4803    LDR	R0, [PC, #12]
0x19CE	0xF7FFFE9F  BL	__Lib_I2C_MSP_I2Cx_Init_Advanced+0
;__Lib_I2C_MSP.c, 620 :: 		
L_end_I2C2_Init_Advanced:
0x19D2	0xF8DDE000  LDR	LR, [SP, #0]
0x19D6	0xB001    ADD	SP, SP, #4
0x19D8	0x4770    BX	LR
0x19DA	0xBF00    NOP
0x19DC	0x28004000  	EUSCI_B2_UCB2CTLW0+0
; end of _I2C2_Init_Advanced
__Lib_I2C_MSP_I2Cx_Init_Advanced:
;__Lib_I2C_MSP.c, 740 :: 		
; module start address is: 12 (R3)
; I2C_BASE start address is: 0 (R0)
0x1710	0xB087    SUB	SP, SP, #28
0x1712	0xF8CDE000  STR	LR, [SP, #0]
0x1716	0x4684    MOV	R12, R0
0x1718	0x9105    STR	R1, [SP, #20]
0x171A	0x9206    STR	R2, [SP, #24]
; module end address is: 12 (R3)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 48 (R12)
; module start address is: 12 (R3)
;__Lib_I2C_MSP.c, 745 :: 		
0x171C	0x4618    MOV	R0, R3
; module end address is: 12 (R3)
0x171E	0xF7FFFEFB  BL	_GPIO_Alternate_Function_Enable+0
;__Lib_I2C_MSP.c, 747 :: 		
0x1722	0x4660    MOV	R0, R12
0x1724	0xF7FFFD46  BL	__Lib_I2C_MSP_I2C_disableModule+0
;__Lib_I2C_MSP.c, 749 :: 		
0x1728	0x9906    LDR	R1, [SP, #24]
0x172A	0x4660    MOV	R0, R12
0x172C	0xF7FFFD54  BL	__Lib_I2C_MSP_I2C_SetClockSource+0
;__Lib_I2C_MSP.c, 750 :: 		
0x1730	0xF8BC5000  LDRH	R5, [R12, #0]
0x1734	0xF6407401  MOVW	R4, #3841
0x1738	0xEA450404  ORR	R4, R5, R4, LSL #0
0x173C	0xF8AC4000  STRH	R4, [R12, #0]
;__Lib_I2C_MSP.c, 752 :: 		
0x1740	0xAC01    ADD	R4, SP, #4
0x1742	0x4620    MOV	R0, R4
0x1744	0xF7FFFD64  BL	_CS_GetClocksFrequency+0
;__Lib_I2C_MSP.c, 753 :: 		
0x1748	0x9C06    LDR	R4, [SP, #24]
0x174A	0x2C40    CMP	R4, #64
0x174C	0xD105    BNE	L___Lib_I2C_MSP_I2Cx_Init_Advanced103
;__Lib_I2C_MSP.c, 754 :: 		
0x174E	0x9D05    LDR	R5, [SP, #20]
0x1750	0x9C01    LDR	R4, [SP, #4]
0x1752	0xFBB4F4F5  UDIV	R4, R4, R5
; preScalarValue start address is: 0 (R0)
0x1756	0xB2A0    UXTH	R0, R4
; preScalarValue end address is: 0 (R0)
0x1758	0xE009    B	L___Lib_I2C_MSP_I2Cx_Init_Advanced104
L___Lib_I2C_MSP_I2Cx_Init_Advanced103:
;__Lib_I2C_MSP.c, 755 :: 		
0x175A	0x9C06    LDR	R4, [SP, #24]
0x175C	0x2C80    CMP	R4, #128
0x175E	0xD105    BNE	L___Lib_I2C_MSP_I2Cx_Init_Advanced105
;__Lib_I2C_MSP.c, 756 :: 		
0x1760	0x9D05    LDR	R5, [SP, #20]
0x1762	0x9C04    LDR	R4, [SP, #16]
0x1764	0xFBB4F4F5  UDIV	R4, R4, R5
; preScalarValue start address is: 0 (R0)
0x1768	0xB2A0    UXTH	R0, R4
; preScalarValue end address is: 0 (R0)
0x176A	0xE000    B	L___Lib_I2C_MSP_I2Cx_Init_Advanced106
L___Lib_I2C_MSP_I2Cx_Init_Advanced105:
;__Lib_I2C_MSP.c, 758 :: 		
; preScalarValue start address is: 0 (R0)
0x176C	0x2000    MOVS	R0, #0
; preScalarValue end address is: 0 (R0)
L___Lib_I2C_MSP_I2Cx_Init_Advanced106:
; preScalarValue start address is: 0 (R0)
; preScalarValue end address is: 0 (R0)
L___Lib_I2C_MSP_I2Cx_Init_Advanced104:
;__Lib_I2C_MSP.c, 760 :: 		
; preScalarValue start address is: 0 (R0)
0x176E	0xF10C0406  ADD	R4, R12, #6
0x1772	0x8020    STRH	R0, [R4, #0]
; preScalarValue end address is: 0 (R0)
;__Lib_I2C_MSP.c, 762 :: 		
0x1774	0x4C1D    LDR	R4, [PC, #116]
0x1776	0x45A4    CMP	R12, R4
0x1778	0xD106    BNE	L___Lib_I2C_MSP_I2Cx_Init_Advanced107
;__Lib_I2C_MSP.c, 763 :: 		
0x177A	0x4D1D    LDR	R5, [PC, #116]
0x177C	0x4C1D    LDR	R4, [PC, #116]
0x177E	0x6025    STR	R5, [R4, #0]
;__Lib_I2C_MSP.c, 764 :: 		
0x1780	0x4D1D    LDR	R5, [PC, #116]
0x1782	0x4C1E    LDR	R4, [PC, #120]
0x1784	0x6025    STR	R5, [R4, #0]
;__Lib_I2C_MSP.c, 765 :: 		
0x1786	0xE01C    B	L___Lib_I2C_MSP_I2Cx_Init_Advanced108
L___Lib_I2C_MSP_I2Cx_Init_Advanced107:
;__Lib_I2C_MSP.c, 766 :: 		
0x1788	0x4C1D    LDR	R4, [PC, #116]
0x178A	0x45A4    CMP	R12, R4
0x178C	0xD106    BNE	L___Lib_I2C_MSP_I2Cx_Init_Advanced109
;__Lib_I2C_MSP.c, 767 :: 		
0x178E	0x4D1D    LDR	R5, [PC, #116]
0x1790	0x4C18    LDR	R4, [PC, #96]
0x1792	0x6025    STR	R5, [R4, #0]
;__Lib_I2C_MSP.c, 768 :: 		
0x1794	0x4D1C    LDR	R5, [PC, #112]
0x1796	0x4C19    LDR	R4, [PC, #100]
0x1798	0x6025    STR	R5, [R4, #0]
;__Lib_I2C_MSP.c, 769 :: 		
0x179A	0xE012    B	L___Lib_I2C_MSP_I2Cx_Init_Advanced110
L___Lib_I2C_MSP_I2Cx_Init_Advanced109:
;__Lib_I2C_MSP.c, 770 :: 		
0x179C	0x4C1B    LDR	R4, [PC, #108]
0x179E	0x45A4    CMP	R12, R4
0x17A0	0xD106    BNE	L___Lib_I2C_MSP_I2Cx_Init_Advanced111
;__Lib_I2C_MSP.c, 771 :: 		
0x17A2	0x4D1B    LDR	R5, [PC, #108]
0x17A4	0x4C13    LDR	R4, [PC, #76]
0x17A6	0x6025    STR	R5, [R4, #0]
;__Lib_I2C_MSP.c, 772 :: 		
0x17A8	0x4D1A    LDR	R5, [PC, #104]
0x17AA	0x4C14    LDR	R4, [PC, #80]
0x17AC	0x6025    STR	R5, [R4, #0]
;__Lib_I2C_MSP.c, 773 :: 		
0x17AE	0xE008    B	L___Lib_I2C_MSP_I2Cx_Init_Advanced112
L___Lib_I2C_MSP_I2Cx_Init_Advanced111:
;__Lib_I2C_MSP.c, 774 :: 		
0x17B0	0x4C19    LDR	R4, [PC, #100]
0x17B2	0x45A4    CMP	R12, R4
0x17B4	0xD105    BNE	L___Lib_I2C_MSP_I2Cx_Init_Advanced113
;__Lib_I2C_MSP.c, 775 :: 		
0x17B6	0x4D19    LDR	R5, [PC, #100]
0x17B8	0x4C0E    LDR	R4, [PC, #56]
0x17BA	0x6025    STR	R5, [R4, #0]
;__Lib_I2C_MSP.c, 776 :: 		
0x17BC	0x4D18    LDR	R5, [PC, #96]
0x17BE	0x4C0F    LDR	R4, [PC, #60]
0x17C0	0x6025    STR	R5, [R4, #0]
;__Lib_I2C_MSP.c, 777 :: 		
L___Lib_I2C_MSP_I2Cx_Init_Advanced113:
L___Lib_I2C_MSP_I2Cx_Init_Advanced112:
L___Lib_I2C_MSP_I2Cx_Init_Advanced110:
L___Lib_I2C_MSP_I2Cx_Init_Advanced108:
;__Lib_I2C_MSP.c, 779 :: 		
0x17C2	0xF2400101  MOVW	R1, #1
0x17C6	0x4660    MOV	R0, R12
0x17C8	0xF7FFFD1A  BL	__Lib_I2C_MSP_I2C_setMode+0
;__Lib_I2C_MSP.c, 781 :: 		
0x17CC	0x4660    MOV	R0, R12
0x17CE	0xF7FFFD7F  BL	__Lib_I2C_MSP_I2C_enableModule+0
;__Lib_I2C_MSP.c, 783 :: 		
0x17D2	0x2103    MOVS	R1, #3
0x17D4	0x4660    MOV	R0, R12
0x17D6	0xF7FFFCF5  BL	__Lib_I2C_MSP_I2C_clearInterruptFlag+0
;__Lib_I2C_MSP.c, 784 :: 		
0x17DA	0x2102    MOVS	R1, #2
0x17DC	0x4660    MOV	R0, R12
; I2C_BASE end address is: 48 (R12)
0x17DE	0xF7FFFD07  BL	__Lib_I2C_MSP_I2C_enableInterrupt+0
;__Lib_I2C_MSP.c, 785 :: 		
L_end_I2Cx_Init_Advanced:
0x17E2	0xF8DDE000  LDR	LR, [SP, #0]
0x17E6	0xB007    ADD	SP, SP, #28
0x17E8	0x4770    BX	LR
0x17EA	0xBF00    NOP
0x17EC	0x20004000  	EUSCI_B0_UCB0CTLW0+0
0x17F0	0x167D0000  	_I2C0_Read+0
0x17F4	0x00A02000  	_I2C_Read_Ptr+0
0x17F8	0x16ED0000  	_I2C0_Write+0
0x17FC	0x00A42000  	_I2C_Write_Ptr+0
0x1800	0x24004000  	EUSCI_B1_UCB1CTLW0+0
0x1804	0x16A10000  	_I2C1_Read+0
0x1808	0x18250000  	_I2C1_Write+0
0x180C	0x28004000  	EUSCI_B2_UCB2CTLW0+0
0x1810	0x16110000  	_I2C2_Read+0
0x1814	0x16590000  	_I2C2_Write+0
0x1818	0x2C004000  	EUSCI_B3_UCB3CTLW0+0
0x181C	0x18490000  	_I2C3_Read+0
0x1820	0x16350000  	_I2C3_Write+0
; end of __Lib_I2C_MSP_I2Cx_Init_Advanced
_CS_GetClocksFrequency:
;__Lib_System_MSP432P.c, 586 :: 		
; CS_Clocks start address is: 0 (R0)
0x1210	0xB082    SUB	SP, SP, #8
0x1212	0xF8CDE000  STR	LR, [SP, #0]
0x1216	0x4604    MOV	R4, R0
; CS_Clocks end address is: 0 (R0)
; CS_Clocks start address is: 16 (R4)
;__Lib_System_MSP432P.c, 589 :: 		
0x1218	0x4928    LDR	R1, [PC, #160]
0x121A	0x6809    LDR	R1, [R1, #0]
0x121C	0xF40161E0  AND	R1, R1, #1792
0x1220	0x0A09    LSRS	R1, R1, #8
; lsource start address is: 0 (R0)
0x1222	0x4608    MOV	R0, R1
;__Lib_System_MSP432P.c, 590 :: 		
0x1224	0x4925    LDR	R1, [PC, #148]
0x1226	0x6809    LDR	R1, [R1, #0]
0x1228	0xF00161E0  AND	R1, R1, #117440512
0x122C	0x0E09    LSRS	R1, R1, #24
; ldivider start address is: 8 (R2)
0x122E	0x460A    MOV	R2, R1
;__Lib_System_MSP432P.c, 591 :: 		
0x1230	0x4621    MOV	R1, R4
0x1232	0x9101    STR	R1, [SP, #4]
0x1234	0x4611    MOV	R1, R2
; ldivider end address is: 8 (R2)
; lsource end address is: 0 (R0)
0x1236	0xF7FFFB7F  BL	__Lib_System_MSP432P_CS_ComputeClockFrequency+0
0x123A	0x9901    LDR	R1, [SP, #4]
0x123C	0x6008    STR	R0, [R1, #0]
;__Lib_System_MSP432P.c, 593 :: 		
0x123E	0x491F    LDR	R1, [PC, #124]
0x1240	0x6809    LDR	R1, [R1, #0]
0x1242	0xF0010170  AND	R1, R1, #112
0x1246	0x0909    LSRS	R1, R1, #4
; lsource start address is: 0 (R0)
0x1248	0x4608    MOV	R0, R1
;__Lib_System_MSP432P.c, 594 :: 		
0x124A	0x491C    LDR	R1, [PC, #112]
0x124C	0x6809    LDR	R1, [R1, #0]
0x124E	0xF40101E0  AND	R1, R1, #7340032
0x1252	0x0D09    LSRS	R1, R1, #20
; ldivider start address is: 8 (R2)
0x1254	0x460A    MOV	R2, R1
;__Lib_System_MSP432P.c, 595 :: 		
0x1256	0xF2040108  ADDW	R1, R4, #8
0x125A	0x9101    STR	R1, [SP, #4]
0x125C	0x4611    MOV	R1, R2
; ldivider end address is: 8 (R2)
; lsource end address is: 0 (R0)
0x125E	0xF7FFFB6B  BL	__Lib_System_MSP432P_CS_ComputeClockFrequency+0
0x1262	0x9901    LDR	R1, [SP, #4]
0x1264	0x6008    STR	R0, [R1, #0]
;__Lib_System_MSP432P.c, 597 :: 		
0x1266	0x4915    LDR	R1, [PC, #84]
0x1268	0x6809    LDR	R1, [R1, #0]
0x126A	0xF0010170  AND	R1, R1, #112
0x126E	0x0909    LSRS	R1, R1, #4
; lsource start address is: 0 (R0)
0x1270	0x4608    MOV	R0, R1
;__Lib_System_MSP432P.c, 598 :: 		
0x1272	0x4912    LDR	R1, [PC, #72]
0x1274	0x6809    LDR	R1, [R1, #0]
0x1276	0xF00141E0  AND	R1, R1, #1879048192
0x127A	0x0F09    LSRS	R1, R1, #28
; ldivider start address is: 8 (R2)
0x127C	0x460A    MOV	R2, R1
;__Lib_System_MSP432P.c, 599 :: 		
0x127E	0xF204010C  ADDW	R1, R4, #12
0x1282	0x9101    STR	R1, [SP, #4]
0x1284	0x4611    MOV	R1, R2
; ldivider end address is: 8 (R2)
; lsource end address is: 0 (R0)
0x1286	0xF7FFFB57  BL	__Lib_System_MSP432P_CS_ComputeClockFrequency+0
0x128A	0x9901    LDR	R1, [SP, #4]
0x128C	0x6008    STR	R0, [R1, #0]
;__Lib_System_MSP432P.c, 601 :: 		
0x128E	0x490B    LDR	R1, [PC, #44]
0x1290	0x6809    LDR	R1, [R1, #0]
0x1292	0xF0010107  AND	R1, R1, #7
; lsource start address is: 0 (R0)
0x1296	0x4608    MOV	R0, R1
;__Lib_System_MSP432P.c, 602 :: 		
0x1298	0x4908    LDR	R1, [PC, #32]
0x129A	0x6809    LDR	R1, [R1, #0]
0x129C	0xF40121E0  AND	R1, R1, #458752
0x12A0	0x0C09    LSRS	R1, R1, #16
; ldivider start address is: 8 (R2)
0x12A2	0x460A    MOV	R2, R1
;__Lib_System_MSP432P.c, 603 :: 		
0x12A4	0x1D21    ADDS	R1, R4, #4
; CS_Clocks end address is: 16 (R4)
0x12A6	0x9101    STR	R1, [SP, #4]
0x12A8	0x4611    MOV	R1, R2
; ldivider end address is: 8 (R2)
; lsource end address is: 0 (R0)
0x12AA	0xF7FFFB45  BL	__Lib_System_MSP432P_CS_ComputeClockFrequency+0
0x12AE	0x9901    LDR	R1, [SP, #4]
0x12B0	0x6008    STR	R0, [R1, #0]
;__Lib_System_MSP432P.c, 604 :: 		
L_end_CS_GetClocksFrequency:
0x12B2	0xF8DDE000  LDR	LR, [SP, #0]
0x12B6	0xB002    ADD	SP, SP, #8
0x12B8	0x4770    BX	LR
0x12BA	0xBF00    NOP
0x12BC	0x04084001  	CS_CSCTL1+0
; end of _CS_GetClocksFrequency
__Lib_System_MSP432P_CS_ComputeClockFrequency:
;__Lib_System_MSP432P.c, 526 :: 		
; divider start address is: 4 (R1)
; source start address is: 0 (R0)
0x0938	0xB081    SUB	SP, SP, #4
0x093A	0xF8CDE000  STR	LR, [SP, #0]
0x093E	0x4602    MOV	R2, R0
; divider end address is: 4 (R1)
; source end address is: 0 (R0)
; source start address is: 8 (R2)
; divider start address is: 4 (R1)
;__Lib_System_MSP432P.c, 529 :: 		
0x0940	0x4608    MOV	R0, R1
; divider end address is: 4 (R1)
0x0942	0xF7FFFBFF  BL	__Lib_System_MSP432P_CS_GetDividerValue+0
; calcDivider start address is: 12 (R3)
0x0946	0xB2C3    UXTB	R3, R0
;__Lib_System_MSP432P.c, 531 :: 		
0x0948	0xE071    B	L___Lib_System_MSP432P_CS_ComputeClockFrequency48
; source end address is: 8 (R2)
;__Lib_System_MSP432P.c, 533 :: 		
L___Lib_System_MSP432P_CS_ComputeClockFrequency50:
;__Lib_System_MSP432P.c, 534 :: 		
0x094A	0x4A42    LDR	R2, [PC, #264]
0x094C	0x6812    LDR	R2, [R2, #0]
0x094E	0xF0020201  AND	R2, R2, #1
0x0952	0xB1D2    CBZ	R2, L___Lib_System_MSP432P_CS_ComputeClockFrequency51
;__Lib_System_MSP432P.c, 535 :: 		
0x0954	0xF2400001  MOVW	R0, #1
0x0958	0xF7FFFBDE  BL	__Lib_System_MSP432P_CS_ClearInterruptFlag+0
;__Lib_System_MSP432P.c, 536 :: 		
0x095C	0x4A3D    LDR	R2, [PC, #244]
0x095E	0x6812    LDR	R2, [R2, #0]
0x0960	0xF0020201  AND	R2, R2, #1
0x0964	0xB18A    CBZ	R2, L___Lib_System_MSP432P_CS_ComputeClockFrequency52
;__Lib_System_MSP432P.c, 537 :: 		
0x0966	0x4A3C    LDR	R2, [PC, #240]
0x0968	0x6812    LDR	R2, [R2, #0]
0x096A	0xF4024200  AND	R2, R2, #32768
0x096E	0xB12A    CBZ	R2, L___Lib_System_MSP432P_CS_ComputeClockFrequency53
;__Lib_System_MSP432P.c, 538 :: 		
0x0970	0xF44F32FA  MOV	R2, #128000
0x0974	0xFB92F2F3  SDIV	R2, R2, R3
; calcDivider end address is: 12 (R3)
0x0978	0x4610    MOV	R0, R2
0x097A	0xE066    B	L_end_CS_ComputeClockFrequency
L___Lib_System_MSP432P_CS_ComputeClockFrequency53:
;__Lib_System_MSP432P.c, 540 :: 		
; calcDivider start address is: 12 (R3)
0x097C	0xF2480200  MOVW	R2, #32768
0x0980	0xFBB2F2F3  UDIV	R2, R2, R3
0x0984	0xB292    UXTH	R2, R2
; calcDivider end address is: 12 (R3)
0x0986	0xB290    UXTH	R0, R2
0x0988	0xE05F    B	L_end_CS_ComputeClockFrequency
;__Lib_System_MSP432P.c, 541 :: 		
L___Lib_System_MSP432P_CS_ComputeClockFrequency52:
;__Lib_System_MSP432P.c, 542 :: 		
; calcDivider start address is: 12 (R3)
L___Lib_System_MSP432P_CS_ComputeClockFrequency51:
;__Lib_System_MSP432P.c, 543 :: 		
0x098A	0x4A34    LDR	R2, [PC, #208]
0x098C	0x6812    LDR	R2, [R2, #0]
0x098E	0xFBB2F2F3  UDIV	R2, R2, R3
; calcDivider end address is: 12 (R3)
0x0992	0x4610    MOV	R0, R2
0x0994	0xE059    B	L_end_CS_ComputeClockFrequency
;__Lib_System_MSP432P.c, 546 :: 		
L___Lib_System_MSP432P_CS_ComputeClockFrequency55:
;__Lib_System_MSP432P.c, 547 :: 		
; calcDivider start address is: 12 (R3)
0x0996	0x4A2F    LDR	R2, [PC, #188]
0x0998	0x6812    LDR	R2, [R2, #0]
0x099A	0xF0020202  AND	R2, R2, #2
0x099E	0xB1D2    CBZ	R2, L___Lib_System_MSP432P_CS_ComputeClockFrequency56
;__Lib_System_MSP432P.c, 548 :: 		
0x09A0	0xF2400002  MOVW	R0, #2
0x09A4	0xF7FFFBB8  BL	__Lib_System_MSP432P_CS_ClearInterruptFlag+0
;__Lib_System_MSP432P.c, 549 :: 		
0x09A8	0x4A2A    LDR	R2, [PC, #168]
0x09AA	0x6812    LDR	R2, [R2, #0]
0x09AC	0xF0020202  AND	R2, R2, #2
0x09B0	0xB18A    CBZ	R2, L___Lib_System_MSP432P_CS_ComputeClockFrequency57
;__Lib_System_MSP432P.c, 550 :: 		
0x09B2	0x4A29    LDR	R2, [PC, #164]
0x09B4	0x6812    LDR	R2, [R2, #0]
0x09B6	0xF4024200  AND	R2, R2, #32768
0x09BA	0xB12A    CBZ	R2, L___Lib_System_MSP432P_CS_ComputeClockFrequency58
;__Lib_System_MSP432P.c, 551 :: 		
0x09BC	0xF44F32FA  MOV	R2, #128000
0x09C0	0xFB92F2F3  SDIV	R2, R2, R3
; calcDivider end address is: 12 (R3)
0x09C4	0x4610    MOV	R0, R2
0x09C6	0xE040    B	L_end_CS_ComputeClockFrequency
L___Lib_System_MSP432P_CS_ComputeClockFrequency58:
;__Lib_System_MSP432P.c, 553 :: 		
; calcDivider start address is: 12 (R3)
0x09C8	0xF2480200  MOVW	R2, #32768
0x09CC	0xFBB2F2F3  UDIV	R2, R2, R3
0x09D0	0xB292    UXTH	R2, R2
; calcDivider end address is: 12 (R3)
0x09D2	0xB290    UXTH	R0, R2
0x09D4	0xE039    B	L_end_CS_ComputeClockFrequency
;__Lib_System_MSP432P.c, 554 :: 		
L___Lib_System_MSP432P_CS_ComputeClockFrequency57:
;__Lib_System_MSP432P.c, 555 :: 		
; calcDivider start address is: 12 (R3)
L___Lib_System_MSP432P_CS_ComputeClockFrequency56:
;__Lib_System_MSP432P.c, 556 :: 		
0x09D6	0x4A22    LDR	R2, [PC, #136]
0x09D8	0x6812    LDR	R2, [R2, #0]
0x09DA	0xFBB2F2F3  UDIV	R2, R2, R3
; calcDivider end address is: 12 (R3)
0x09DE	0x4610    MOV	R0, R2
0x09E0	0xE033    B	L_end_CS_ComputeClockFrequency
;__Lib_System_MSP432P.c, 559 :: 		
L___Lib_System_MSP432P_CS_ComputeClockFrequency60:
;__Lib_System_MSP432P.c, 560 :: 		
; calcDivider start address is: 12 (R3)
0x09E2	0x4A20    LDR	R2, [PC, #128]
0x09E4	0x6812    LDR	R2, [R2, #0]
0x09E6	0xFBB2F2F3  UDIV	R2, R2, R3
; calcDivider end address is: 12 (R3)
0x09EA	0x4610    MOV	R0, R2
0x09EC	0xE02D    B	L_end_CS_ComputeClockFrequency
;__Lib_System_MSP432P.c, 563 :: 		
L___Lib_System_MSP432P_CS_ComputeClockFrequency61:
;__Lib_System_MSP432P.c, 564 :: 		
; calcDivider start address is: 12 (R3)
0x09EE	0x4A1A    LDR	R2, [PC, #104]
0x09F0	0x6812    LDR	R2, [R2, #0]
0x09F2	0xF4024200  AND	R2, R2, #32768
0x09F6	0xB12A    CBZ	R2, L___Lib_System_MSP432P_CS_ComputeClockFrequency62
;__Lib_System_MSP432P.c, 565 :: 		
0x09F8	0xF44F32FA  MOV	R2, #128000
0x09FC	0xFB92F2F3  SDIV	R2, R2, R3
; calcDivider end address is: 12 (R3)
0x0A00	0x4610    MOV	R0, R2
0x0A02	0xE022    B	L_end_CS_ComputeClockFrequency
L___Lib_System_MSP432P_CS_ComputeClockFrequency62:
;__Lib_System_MSP432P.c, 567 :: 		
; calcDivider start address is: 12 (R3)
0x0A04	0xF2480200  MOVW	R2, #32768
0x0A08	0xFBB2F2F3  UDIV	R2, R2, R3
0x0A0C	0xB292    UXTH	R2, R2
; calcDivider end address is: 12 (R3)
0x0A0E	0xB290    UXTH	R0, R2
0x0A10	0xE01B    B	L_end_CS_ComputeClockFrequency
;__Lib_System_MSP432P.c, 569 :: 		
L___Lib_System_MSP432P_CS_ComputeClockFrequency64:
;__Lib_System_MSP432P.c, 570 :: 		
; calcDivider start address is: 12 (R3)
0x0A12	0xF7FFFB9F  BL	__Lib_System_MSP432P_CS_getDCOFrequency+0
0x0A16	0xFBB0F2F3  UDIV	R2, R0, R3
; calcDivider end address is: 12 (R3)
0x0A1A	0x4610    MOV	R0, R2
0x0A1C	0xE015    B	L_end_CS_ComputeClockFrequency
;__Lib_System_MSP432P.c, 572 :: 		
L___Lib_System_MSP432P_CS_ComputeClockFrequency65:
;__Lib_System_MSP432P.c, 573 :: 		
; calcDivider start address is: 12 (R3)
0x0A1E	0x4A12    LDR	R2, [PC, #72]
0x0A20	0x6812    LDR	R2, [R2, #0]
0x0A22	0xFBB2F2F3  UDIV	R2, R2, R3
; calcDivider end address is: 12 (R3)
0x0A26	0x4610    MOV	R0, R2
0x0A28	0xE00F    B	L_end_CS_ComputeClockFrequency
;__Lib_System_MSP432P.c, 575 :: 		
L___Lib_System_MSP432P_CS_ComputeClockFrequency66:
;__Lib_System_MSP432P.c, 576 :: 		
0x0A2A	0x2000    MOVS	R0, #0
0x0A2C	0xE00D    B	L_end_CS_ComputeClockFrequency
;__Lib_System_MSP432P.c, 577 :: 		
L___Lib_System_MSP432P_CS_ComputeClockFrequency48:
; calcDivider start address is: 12 (R3)
; source start address is: 8 (R2)
0x0A2E	0x2A00    CMP	R2, #0
0x0A30	0xF43FAF8B  BEQ	L___Lib_System_MSP432P_CS_ComputeClockFrequency50
0x0A34	0x2A05    CMP	R2, #5
0x0A36	0xD0AE    BEQ	L___Lib_System_MSP432P_CS_ComputeClockFrequency55
0x0A38	0x2A01    CMP	R2, #1
0x0A3A	0xD0D2    BEQ	L___Lib_System_MSP432P_CS_ComputeClockFrequency60
0x0A3C	0x2A02    CMP	R2, #2
0x0A3E	0xD0D6    BEQ	L___Lib_System_MSP432P_CS_ComputeClockFrequency61
0x0A40	0x2A03    CMP	R2, #3
0x0A42	0xD0E6    BEQ	L___Lib_System_MSP432P_CS_ComputeClockFrequency64
0x0A44	0x2A04    CMP	R2, #4
0x0A46	0xD0EA    BEQ	L___Lib_System_MSP432P_CS_ComputeClockFrequency65
; source end address is: 8 (R2)
; calcDivider end address is: 12 (R3)
0x0A48	0xE7EF    B	L___Lib_System_MSP432P_CS_ComputeClockFrequency66
;__Lib_System_MSP432P.c, 578 :: 		
L_end_CS_ComputeClockFrequency:
0x0A4A	0xF8DDE000  LDR	LR, [SP, #0]
0x0A4E	0xB001    ADD	SP, SP, #4
0x0A50	0x4770    BX	LR
0x0A52	0xBF00    NOP
0x0A54	0x04484001  	CS_CSIFG+0
0x0A58	0x04304001  	CS_CSCLKEN+0
0x0A5C	0x00A82000  	__Lib_System_MSP432P_lfxtFreq+0
0x0A60	0x00AC2000  	__Lib_System_MSP432P_hfxtFreq+0
0x0A64	0x00402000  	__Lib_System_MSP432P_CS_VLOCLK_FREQUENCY+0
0x0A68	0x00442000  	__Lib_System_MSP432P_CS_MODCLK_FREQUENCY+0
; end of __Lib_System_MSP432P_CS_ComputeClockFrequency
__Lib_System_MSP432P_CS_GetDividerValue:
;__Lib_System_MSP432P.c, 459 :: 		
; divider start address is: 0 (R0)
0x0144	0xB081    SUB	SP, SP, #4
; divider end address is: 0 (R0)
; divider start address is: 0 (R0)
;__Lib_System_MSP432P.c, 460 :: 		
0x0146	0x2101    MOVS	R1, #1
0x0148	0xB209    SXTH	R1, R1
0x014A	0x4081    LSLS	R1, R0
0x014C	0xB209    SXTH	R1, R1
; divider end address is: 0 (R0)
0x014E	0xB208    SXTH	R0, R1
;__Lib_System_MSP432P.c, 461 :: 		
L_end_CS_GetDividerValue:
0x0150	0xB001    ADD	SP, SP, #4
0x0152	0x4770    BX	LR
; end of __Lib_System_MSP432P_CS_GetDividerValue
__Lib_System_MSP432P_CS_ClearInterruptFlag:
;__Lib_System_MSP432P.c, 469 :: 		
; flags start address is: 0 (R0)
0x0118	0xB081    SUB	SP, SP, #4
; flags end address is: 0 (R0)
; flags start address is: 0 (R0)
;__Lib_System_MSP432P.c, 471 :: 		
0x011A	0x4A07    LDR	R2, [PC, #28]
0x011C	0x4907    LDR	R1, [PC, #28]
0x011E	0x600A    STR	R2, [R1, #0]
;__Lib_System_MSP432P.c, 472 :: 		
0x0120	0x4907    LDR	R1, [PC, #28]
0x0122	0x6809    LDR	R1, [R1, #0]
0x0124	0xEA410200  ORR	R2, R1, R0, LSL #0
; flags end address is: 0 (R0)
0x0128	0x4905    LDR	R1, [PC, #20]
0x012A	0x600A    STR	R2, [R1, #0]
;__Lib_System_MSP432P.c, 474 :: 		
0x012C	0x2201    MOVS	R2, #1
0x012E	0x4903    LDR	R1, [PC, #12]
0x0130	0x600A    STR	R2, [R1, #0]
;__Lib_System_MSP432P.c, 475 :: 		
L_end_CS_ClearInterruptFlag:
0x0132	0xB001    ADD	SP, SP, #4
0x0134	0x4770    BX	LR
0x0136	0xBF00    NOP
0x0138	0x695A0000  	#26970
0x013C	0x04004001  	CS_CSKEY+0
0x0140	0x04504001  	CS_CSCLRIFG+0
; end of __Lib_System_MSP432P_CS_ClearInterruptFlag
__Lib_System_MSP432P_CS_getDCOFrequency:
;__Lib_System_MSP432P.c, 483 :: 		
0x0154	0xB082    SUB	SP, SP, #8
;__Lib_System_MSP432P.c, 486 :: 		
0x0156	0x4817    LDR	R0, [PC, #92]
0x0158	0x6800    LDR	R0, [R0, #0]
0x015A	0xF40021E0  AND	R1, R0, #458752
0x015E	0xE014    B	L___Lib_System_MSP432P_CS_getDCOFrequency39
;__Lib_System_MSP432P.c, 488 :: 		
L___Lib_System_MSP432P_CS_getDCOFrequency41:
;__Lib_System_MSP432P.c, 489 :: 		
0x0160	0x4815    LDR	R0, [PC, #84]
0x0162	0x9001    STR	R0, [SP, #4]
;__Lib_System_MSP432P.c, 490 :: 		
0x0164	0xE023    B	L___Lib_System_MSP432P_CS_getDCOFrequency40
;__Lib_System_MSP432P.c, 491 :: 		
L___Lib_System_MSP432P_CS_getDCOFrequency42:
;__Lib_System_MSP432P.c, 492 :: 		
0x0166	0x4815    LDR	R0, [PC, #84]
0x0168	0x9001    STR	R0, [SP, #4]
;__Lib_System_MSP432P.c, 493 :: 		
0x016A	0xE020    B	L___Lib_System_MSP432P_CS_getDCOFrequency40
;__Lib_System_MSP432P.c, 494 :: 		
L___Lib_System_MSP432P_CS_getDCOFrequency43:
;__Lib_System_MSP432P.c, 495 :: 		
0x016C	0x4814    LDR	R0, [PC, #80]
0x016E	0x9001    STR	R0, [SP, #4]
;__Lib_System_MSP432P.c, 496 :: 		
0x0170	0xE01D    B	L___Lib_System_MSP432P_CS_getDCOFrequency40
;__Lib_System_MSP432P.c, 497 :: 		
L___Lib_System_MSP432P_CS_getDCOFrequency44:
;__Lib_System_MSP432P.c, 498 :: 		
0x0172	0x4814    LDR	R0, [PC, #80]
0x0174	0x9001    STR	R0, [SP, #4]
;__Lib_System_MSP432P.c, 499 :: 		
0x0176	0xE01A    B	L___Lib_System_MSP432P_CS_getDCOFrequency40
;__Lib_System_MSP432P.c, 500 :: 		
L___Lib_System_MSP432P_CS_getDCOFrequency45:
;__Lib_System_MSP432P.c, 501 :: 		
0x0178	0x4813    LDR	R0, [PC, #76]
0x017A	0x9001    STR	R0, [SP, #4]
;__Lib_System_MSP432P.c, 502 :: 		
0x017C	0xE017    B	L___Lib_System_MSP432P_CS_getDCOFrequency40
;__Lib_System_MSP432P.c, 503 :: 		
L___Lib_System_MSP432P_CS_getDCOFrequency46:
;__Lib_System_MSP432P.c, 504 :: 		
0x017E	0x4813    LDR	R0, [PC, #76]
0x0180	0x9001    STR	R0, [SP, #4]
;__Lib_System_MSP432P.c, 505 :: 		
0x0182	0xE014    B	L___Lib_System_MSP432P_CS_getDCOFrequency40
;__Lib_System_MSP432P.c, 506 :: 		
L___Lib_System_MSP432P_CS_getDCOFrequency47:
;__Lib_System_MSP432P.c, 507 :: 		
0x0184	0x2000    MOVS	R0, #0
0x0186	0x9001    STR	R0, [SP, #4]
;__Lib_System_MSP432P.c, 508 :: 		
0x0188	0xE011    B	L___Lib_System_MSP432P_CS_getDCOFrequency40
L___Lib_System_MSP432P_CS_getDCOFrequency39:
0x018A	0x2900    CMP	R1, #0
0x018C	0xD0E8    BEQ	L___Lib_System_MSP432P_CS_getDCOFrequency41
0x018E	0xF5B13F80  CMP	R1, #65536
0x0192	0xD0E8    BEQ	L___Lib_System_MSP432P_CS_getDCOFrequency42
0x0194	0xF5B13F00  CMP	R1, #131072
0x0198	0xD0E8    BEQ	L___Lib_System_MSP432P_CS_getDCOFrequency43
0x019A	0xF5B13F40  CMP	R1, #196608
0x019E	0xD0E8    BEQ	L___Lib_System_MSP432P_CS_getDCOFrequency44
0x01A0	0xF5B12F80  CMP	R1, #262144
0x01A4	0xD0E8    BEQ	L___Lib_System_MSP432P_CS_getDCOFrequency45
0x01A6	0xF5B12FA0  CMP	R1, #327680
0x01AA	0xD0E8    BEQ	L___Lib_System_MSP432P_CS_getDCOFrequency46
0x01AC	0xE7EA    B	L___Lib_System_MSP432P_CS_getDCOFrequency47
L___Lib_System_MSP432P_CS_getDCOFrequency40:
;__Lib_System_MSP432P.c, 510 :: 		
0x01AE	0x9801    LDR	R0, [SP, #4]
;__Lib_System_MSP432P.c, 511 :: 		
L_end_CS_getDCOFrequency:
0x01B0	0xB002    ADD	SP, SP, #8
0x01B2	0x4770    BX	LR
0x01B4	0x04044001  	CS_CSCTL0+0
0x01B8	0xE3600016  	#1500000
0x01BC	0xC6C0002D  	#3000000
0x01C0	0x8D80005B  	#6000000
0x01C4	0x1B0000B7  	#12000000
0x01C8	0x3600016E  	#24000000
0x01CC	0x6C0002DC  	#48000000
; end of __Lib_System_MSP432P_CS_getDCOFrequency
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO_MSP.c, 202 :: 		
; module start address is: 0 (R0)
0x1518	0xB081    SUB	SP, SP, #4
0x151A	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO_MSP.c, 206 :: 		
; cnt start address is: 40 (R10)
0x151E	0xF2400A00  MOVW	R10, #0
; module end address is: 0 (R0)
; cnt end address is: 40 (R10)
0x1522	0x4681    MOV	R9, R0
L_GPIO_Alternate_Function_Enable27:
; cnt start address is: 40 (R10)
; module start address is: 36 (R9)
0x1524	0xF10901D8  ADD	R1, R9, #216
0x1528	0x7809    LDRB	R1, [R1, #0]
0x152A	0x458A    CMP	R10, R1
0x152C	0xD23A    BCS	L_GPIO_Alternate_Function_Enable28
;__Lib_GPIO_MSP.c, 207 :: 		
0x152E	0x210C    MOVS	R1, #12
0x1530	0xFB0AF101  MUL	R1, R10, R1
0x1534	0xEB090101  ADD	R1, R9, R1, LSL #0
; tmpPinDsc start address is: 44 (R11)
0x1538	0x468B    MOV	R11, R1
;__Lib_GPIO_MSP.c, 209 :: 		
0x153A	0xF10B0108  ADD	R1, R11, #8
0x153E	0x7809    LDRB	R1, [R1, #0]
0x1540	0x291F    CMP	R1, #31
0x1542	0xD115    BNE	L_GPIO_Alternate_Function_Enable30
;__Lib_GPIO_MSP.c, 210 :: 		
0x1544	0xF10B0108  ADD	R1, R11, #8
0x1548	0x7809    LDRB	R1, [R1, #0]
0x154A	0xB2CC    UXTB	R4, R1
0x154C	0xF10B0106  ADD	R1, R11, #6
0x1550	0x8809    LDRH	R1, [R1, #0]
0x1552	0xB28B    UXTH	R3, R1
0x1554	0xF10B0104  ADD	R1, R11, #4
0x1558	0x8809    LDRH	R1, [R1, #0]
0x155A	0xB28A    UXTH	R2, R1
0x155C	0xF8DB1000  LDR	R1, [R11, #0]
; tmpPinDsc end address is: 44 (R11)
0x1560	0x4608    MOV	R0, R1
0x1562	0xB291    UXTH	R1, R2
0x1564	0x2200    MOVS	R2, __GPIO_DIR_INPUT
0x1566	0xB410    PUSH	(R4)
0x1568	0xF7FFFA80  BL	_GPIO_Config+0
0x156C	0xB001    ADD	SP, SP, #4
0x156E	0xE014    B	L_GPIO_Alternate_Function_Enable31
L_GPIO_Alternate_Function_Enable30:
;__Lib_GPIO_MSP.c, 212 :: 		
; tmpPinDsc start address is: 44 (R11)
0x1570	0xF10B0108  ADD	R1, R11, #8
0x1574	0x7809    LDRB	R1, [R1, #0]
0x1576	0xB2CC    UXTB	R4, R1
0x1578	0xF10B0106  ADD	R1, R11, #6
0x157C	0x8809    LDRH	R1, [R1, #0]
0x157E	0xB28B    UXTH	R3, R1
0x1580	0xF10B0104  ADD	R1, R11, #4
0x1584	0x8809    LDRH	R1, [R1, #0]
0x1586	0xB28A    UXTH	R2, R1
0x1588	0xF8DB1000  LDR	R1, [R11, #0]
; tmpPinDsc end address is: 44 (R11)
0x158C	0x4608    MOV	R0, R1
0x158E	0xB291    UXTH	R1, R2
0x1590	0x22FF    MOVS	R2, __GPIO_DIR_NO_CHANGE
0x1592	0xB410    PUSH	(R4)
0x1594	0xF7FFFA6A  BL	_GPIO_Config+0
0x1598	0xB001    ADD	SP, SP, #4
L_GPIO_Alternate_Function_Enable31:
;__Lib_GPIO_MSP.c, 206 :: 		
0x159A	0xF10A0A01  ADD	R10, R10, #1
0x159E	0xFA5FFA8A  UXTB	R10, R10
;__Lib_GPIO_MSP.c, 213 :: 		
; module end address is: 36 (R9)
; cnt end address is: 40 (R10)
0x15A2	0xE7BF    B	L_GPIO_Alternate_Function_Enable27
L_GPIO_Alternate_Function_Enable28:
;__Lib_GPIO_MSP.c, 214 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x15A4	0xF8DDE000  LDR	LR, [SP, #0]
0x15A8	0xB001    ADD	SP, SP, #4
0x15AA	0x4770    BX	LR
; end of _GPIO_Alternate_Function_Enable
_GPIO_Config:
;__Lib_GPIO_MSP.c, 112 :: 		
; config start address is: 12 (R3)
; dir start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0A6C	0xB083    SUB	SP, SP, #12
0x0A6E	0xF8CDE000  STR	LR, [SP, #0]
0x0A72	0xB28D    UXTH	R5, R1
0x0A74	0x4601    MOV	R1, R0
0x0A76	0xB2D0    UXTB	R0, R2
; config end address is: 12 (R3)
; dir end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 4 (R1)
; pin_mask start address is: 20 (R5)
; dir start address is: 0 (R0)
; config start address is: 12 (R3)
; pin_code start address is: 8 (R2)
0x0A78	0xF9BD200C  LDRSH	R2, [SP, #12]
;__Lib_GPIO_MSP.c, 117 :: 		
0x0A7C	0xF0010401  AND	R4, R1, #1
0x0A80	0xB114    CBZ	R4, L__GPIO_Config32
;__Lib_GPIO_MSP.c, 118 :: 		
0x0A82	0x022F    LSLS	R7, R5, #8
0x0A84	0xB2BF    UXTH	R7, R7
; pin_mask end address is: 20 (R5)
; pin_mask start address is: 28 (R7)
; pin_mask end address is: 28 (R7)
0x0A86	0xE000    B	L_GPIO_Config0
L__GPIO_Config32:
;__Lib_GPIO_MSP.c, 117 :: 		
0x0A88	0xB2AF    UXTH	R7, R5
;__Lib_GPIO_MSP.c, 118 :: 		
L_GPIO_Config0:
;__Lib_GPIO_MSP.c, 120 :: 		
; pin_mask start address is: 28 (R7)
0x0A8A	0x4C8F    LDR	R4, [PC, #572]
0x0A8C	0x1B0C    SUB	R4, R1, R4
; port end address is: 4 (R1)
0x0A8E	0x0964    LSRS	R4, R4, #5
0x0A90	0x0165    LSLS	R5, R4, #5
0x0A92	0x4C8D    LDR	R4, [PC, #564]
0x0A94	0x1964    ADDS	R4, R4, R5
; port start address is: 32 (R8)
0x0A96	0x46A0    MOV	R8, R4
;__Lib_GPIO_MSP.c, 123 :: 		
0x0A98	0x4C8C    LDR	R4, [PC, #560]
0x0A9A	0x42A0    CMP	R0, R4
0x0A9C	0xD107    BNE	L_GPIO_Config1
; dir end address is: 0 (R0)
;__Lib_GPIO_MSP.c, 124 :: 		
0x0A9E	0xF1080604  ADD	R6, R8, #4
0x0AA2	0x43FD    MVN	R5, R7
0x0AA4	0xB2AD    UXTH	R5, R5
0x0AA6	0x8834    LDRH	R4, [R6, #0]
0x0AA8	0x402C    ANDS	R4, R5
0x0AAA	0x8034    STRH	R4, [R6, #0]
0x0AAC	0xE007    B	L_GPIO_Config2
L_GPIO_Config1:
;__Lib_GPIO_MSP.c, 125 :: 		
; dir start address is: 0 (R0)
0x0AAE	0x4C88    LDR	R4, [PC, #544]
0x0AB0	0x42A0    CMP	R0, R4
0x0AB2	0xD104    BNE	L_GPIO_Config3
; dir end address is: 0 (R0)
;__Lib_GPIO_MSP.c, 126 :: 		
0x0AB4	0xF1080504  ADD	R5, R8, #4
0x0AB8	0x882C    LDRH	R4, [R5, #0]
0x0ABA	0x433C    ORRS	R4, R7
0x0ABC	0x802C    STRH	R4, [R5, #0]
L_GPIO_Config3:
L_GPIO_Config2:
;__Lib_GPIO_MSP.c, 128 :: 		
0x0ABE	0xF2400401  MOVW	R4, __GPIO_CFG_RESISTOR_DISABLE
0x0AC2	0xEA030404  AND	R4, R3, R4, LSL #0
0x0AC6	0xB2A4    UXTH	R4, R4
0x0AC8	0xB13C    CBZ	R4, L_GPIO_Config4
;__Lib_GPIO_MSP.c, 129 :: 		
0x0ACA	0xF1080606  ADD	R6, R8, #6
0x0ACE	0x43FD    MVN	R5, R7
0x0AD0	0xB2AD    UXTH	R5, R5
0x0AD2	0x8834    LDRH	R4, [R6, #0]
0x0AD4	0x402C    ANDS	R4, R5
0x0AD6	0x8034    STRH	R4, [R6, #0]
0x0AD8	0xE00A    B	L_GPIO_Config5
L_GPIO_Config4:
;__Lib_GPIO_MSP.c, 130 :: 		
0x0ADA	0xF2400402  MOVW	R4, __GPIO_CFG_RESISTOR_ENABLE
0x0ADE	0xEA030404  AND	R4, R3, R4, LSL #0
0x0AE2	0xB2A4    UXTH	R4, R4
0x0AE4	0xB124    CBZ	R4, L_GPIO_Config6
;__Lib_GPIO_MSP.c, 131 :: 		
0x0AE6	0xF1080506  ADD	R5, R8, #6
0x0AEA	0x882C    LDRH	R4, [R5, #0]
0x0AEC	0x433C    ORRS	R4, R7
0x0AEE	0x802C    STRH	R4, [R5, #0]
L_GPIO_Config6:
L_GPIO_Config5:
;__Lib_GPIO_MSP.c, 133 :: 		
0x0AF0	0xF2400404  MOVW	R4, __GPIO_CFG_DRIVE_REGULAR
0x0AF4	0xEA030404  AND	R4, R3, R4, LSL #0
0x0AF8	0xB2A4    UXTH	R4, R4
0x0AFA	0xB13C    CBZ	R4, L_GPIO_Config7
;__Lib_GPIO_MSP.c, 134 :: 		
0x0AFC	0xF1080608  ADD	R6, R8, #8
0x0B00	0x43FD    MVN	R5, R7
0x0B02	0xB2AD    UXTH	R5, R5
0x0B04	0x8834    LDRH	R4, [R6, #0]
0x0B06	0x402C    ANDS	R4, R5
0x0B08	0x8034    STRH	R4, [R6, #0]
0x0B0A	0xE00A    B	L_GPIO_Config8
L_GPIO_Config7:
;__Lib_GPIO_MSP.c, 135 :: 		
0x0B0C	0xF2400408  MOVW	R4, __GPIO_CFG_DRIVE_HIGH
0x0B10	0xEA030404  AND	R4, R3, R4, LSL #0
0x0B14	0xB2A4    UXTH	R4, R4
0x0B16	0xB124    CBZ	R4, L_GPIO_Config9
;__Lib_GPIO_MSP.c, 136 :: 		
0x0B18	0xF1080508  ADD	R5, R8, #8
0x0B1C	0x882C    LDRH	R4, [R5, #0]
0x0B1E	0x433C    ORRS	R4, R7
0x0B20	0x802C    STRH	R4, [R5, #0]
L_GPIO_Config9:
L_GPIO_Config8:
;__Lib_GPIO_MSP.c, 138 :: 		
0x0B22	0xF2400410  MOVW	R4, __GPIO_CFG_INT_LOW2HIGH
0x0B26	0xEA030404  AND	R4, R3, R4, LSL #0
0x0B2A	0xB2A4    UXTH	R4, R4
0x0B2C	0xB13C    CBZ	R4, L_GPIO_Config10
;__Lib_GPIO_MSP.c, 139 :: 		
0x0B2E	0xF1080618  ADD	R6, R8, #24
0x0B32	0x43FD    MVN	R5, R7
0x0B34	0xB2AD    UXTH	R5, R5
0x0B36	0x8834    LDRH	R4, [R6, #0]
0x0B38	0x402C    ANDS	R4, R5
0x0B3A	0x8034    STRH	R4, [R6, #0]
0x0B3C	0xE00A    B	L_GPIO_Config11
L_GPIO_Config10:
;__Lib_GPIO_MSP.c, 140 :: 		
0x0B3E	0xF2400420  MOVW	R4, __GPIO_CFG_INT_HIGH2LOW
0x0B42	0xEA030404  AND	R4, R3, R4, LSL #0
0x0B46	0xB2A4    UXTH	R4, R4
0x0B48	0xB124    CBZ	R4, L_GPIO_Config12
;__Lib_GPIO_MSP.c, 141 :: 		
0x0B4A	0xF1080518  ADD	R5, R8, #24
0x0B4E	0x882C    LDRH	R4, [R5, #0]
0x0B50	0x433C    ORRS	R4, R7
0x0B52	0x802C    STRH	R4, [R5, #0]
L_GPIO_Config12:
L_GPIO_Config11:
;__Lib_GPIO_MSP.c, 143 :: 		
0x0B54	0xF2400440  MOVW	R4, __GPIO_CFG_INT_DISABLE
0x0B58	0xEA030404  AND	R4, R3, R4, LSL #0
0x0B5C	0xB2A4    UXTH	R4, R4
0x0B5E	0xB13C    CBZ	R4, L_GPIO_Config13
;__Lib_GPIO_MSP.c, 144 :: 		
0x0B60	0xF108061A  ADD	R6, R8, #26
0x0B64	0x43FD    MVN	R5, R7
0x0B66	0xB2AD    UXTH	R5, R5
0x0B68	0x8834    LDRH	R4, [R6, #0]
0x0B6A	0x402C    ANDS	R4, R5
0x0B6C	0x8034    STRH	R4, [R6, #0]
0x0B6E	0xE00A    B	L_GPIO_Config14
L_GPIO_Config13:
;__Lib_GPIO_MSP.c, 145 :: 		
0x0B70	0xF2400480  MOVW	R4, __GPIO_CFG_INT_ENABLE
0x0B74	0xEA030404  AND	R4, R3, R4, LSL #0
0x0B78	0xB2A4    UXTH	R4, R4
0x0B7A	0xB124    CBZ	R4, L_GPIO_Config15
;__Lib_GPIO_MSP.c, 146 :: 		
0x0B7C	0xF108051A  ADD	R5, R8, #26
0x0B80	0x882C    LDRH	R4, [R5, #0]
0x0B82	0x433C    ORRS	R4, R7
0x0B84	0x802C    STRH	R4, [R5, #0]
L_GPIO_Config15:
L_GPIO_Config14:
;__Lib_GPIO_MSP.c, 148 :: 		
0x0B86	0xF4037480  AND	R4, R3, #256
0x0B8A	0xB2A4    UXTH	R4, R4
0x0B8C	0xB97C    CBNZ	R4, L_GPIO_Config16
; pin_code end address is: 8 (R2)
; config end address is: 12 (R3)
;__Lib_GPIO_MSP.c, 150 :: 		
0x0B8E	0xF108060A  ADD	R6, R8, #10
0x0B92	0x43FD    MVN	R5, R7
0x0B94	0xB2AD    UXTH	R5, R5
0x0B96	0x8834    LDRH	R4, [R6, #0]
0x0B98	0x402C    ANDS	R4, R5
0x0B9A	0x8034    STRH	R4, [R6, #0]
;__Lib_GPIO_MSP.c, 151 :: 		
0x0B9C	0xF108060C  ADD	R6, R8, #12
; port end address is: 32 (R8)
0x0BA0	0x43FD    MVN	R5, R7
0x0BA2	0xB2AD    UXTH	R5, R5
; pin_mask end address is: 28 (R7)
0x0BA4	0x8834    LDRH	R4, [R6, #0]
0x0BA6	0x402C    ANDS	R4, R5
0x0BA8	0x8034    STRH	R4, [R6, #0]
;__Lib_GPIO_MSP.c, 152 :: 		
0x0BAA	0x2000    MOVS	R0, #0
0x0BAC	0xE087    B	L_end_GPIO_Config
;__Lib_GPIO_MSP.c, 153 :: 		
L_GPIO_Config16:
;__Lib_GPIO_MSP.c, 155 :: 		
; config start address is: 12 (R3)
; pin_code start address is: 8 (R2)
; port start address is: 32 (R8)
; pin_mask start address is: 28 (R7)
0x0BAE	0x2A1F    CMP	R2, #31
0x0BB0	0xDD01    BLE	L_GPIO_Config17
; pin_mask end address is: 28 (R7)
; port end address is: 32 (R8)
; pin_code end address is: 8 (R2)
; config end address is: 12 (R3)
;__Lib_GPIO_MSP.c, 156 :: 		
0x0BB2	0x2001    MOVS	R0, #1
0x0BB4	0xE083    B	L_end_GPIO_Config
L_GPIO_Config17:
;__Lib_GPIO_MSP.c, 160 :: 		
; config start address is: 12 (R3)
; pin_code start address is: 8 (R2)
; port start address is: 32 (R8)
; pin_mask start address is: 28 (R7)
0x0BB6	0xF7FFFB0B  BL	__Lib_GPIO_MSP_GPIO_PMAP_Unlock+0
;__Lib_GPIO_MSP.c, 161 :: 		
; i start address is: 0 (R0)
0x0BBA	0x2000    MOVS	R0, #0
; pin_mask end address is: 28 (R7)
; port end address is: 32 (R8)
; i end address is: 0 (R0)
0x0BBC	0xB2B9    UXTH	R1, R7
0x0BBE	0xB2C7    UXTB	R7, R0
0x0BC0	0x4640    MOV	R0, R8
L_GPIO_Config18:
; i start address is: 28 (R7)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
; port start address is: 0 (R0)
; port end address is: 0 (R0)
; pin_mask start address is: 4 (R1)
; pin_mask end address is: 4 (R1)
; pin_code start address is: 8 (R2)
; pin_code end address is: 8 (R2)
; config start address is: 12 (R3)
; config end address is: 12 (R3)
0x0BC2	0x2F10    CMP	R7, #16
0x0BC4	0xF080807A  BCS	L_GPIO_Config19
; port end address is: 0 (R0)
; pin_mask end address is: 4 (R1)
; pin_code end address is: 8 (R2)
; config end address is: 12 (R3)
;__Lib_GPIO_MSP.c, 162 :: 		
; config start address is: 12 (R3)
; pin_code start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0BC8	0xFA21F407  LSR	R4, R1, R7
0x0BCC	0xB2A4    UXTH	R4, R4
0x0BCE	0xF0040401  AND	R4, R4, #1
0x0BD2	0xB2A4    UXTH	R4, R4
0x0BD4	0x2C00    CMP	R4, #0
0x0BD6	0xF000806E  BEQ	L_GPIO_Config21
;__Lib_GPIO_MSP.c, 165 :: 		
0x0BDA	0xF200060A  ADDW	R6, R0, #10
0x0BDE	0x43CD    MVN	R5, R1
0x0BE0	0xB2AD    UXTH	R5, R5
0x0BE2	0x8834    LDRH	R4, [R6, #0]
0x0BE4	0x402C    ANDS	R4, R5
0x0BE6	0x8034    STRH	R4, [R6, #0]
;__Lib_GPIO_MSP.c, 166 :: 		
0x0BE8	0xF200060C  ADDW	R6, R0, #12
0x0BEC	0x43CD    MVN	R5, R1
0x0BEE	0xB2AD    UXTH	R5, R5
0x0BF0	0x8834    LDRH	R4, [R6, #0]
0x0BF2	0x402C    ANDS	R4, R5
0x0BF4	0x8034    STRH	R4, [R6, #0]
;__Lib_GPIO_MSP.c, 168 :: 		
0x0BF6	0xF4036480  AND	R4, R3, #1024
0x0BFA	0xB2A4    UXTH	R4, R4
0x0BFC	0xB12C    CBZ	R4, L_GPIO_Config22
;__Lib_GPIO_MSP.c, 169 :: 		
0x0BFE	0xF8AD1006  STRH	R1, [SP, #6]
;__Lib_GPIO_MSP.c, 170 :: 		
0x0C02	0x2400    MOVS	R4, #0
0x0C04	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_GPIO_MSP.c, 171 :: 		
0x0C08	0xE00D    B	L_GPIO_Config23
L_GPIO_Config22:
0x0C0A	0xF4036400  AND	R4, R3, #2048
0x0C0E	0xB2A4    UXTH	R4, R4
0x0C10	0xB12C    CBZ	R4, L_GPIO_Config24
;__Lib_GPIO_MSP.c, 172 :: 		
0x0C12	0x2400    MOVS	R4, #0
0x0C14	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_GPIO_MSP.c, 173 :: 		
0x0C18	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_GPIO_MSP.c, 174 :: 		
0x0C1C	0xE003    B	L_GPIO_Config25
L_GPIO_Config24:
;__Lib_GPIO_MSP.c, 175 :: 		
0x0C1E	0xF8AD1006  STRH	R1, [SP, #6]
;__Lib_GPIO_MSP.c, 176 :: 		
0x0C22	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_GPIO_MSP.c, 177 :: 		
L_GPIO_Config25:
L_GPIO_Config23:
;__Lib_GPIO_MSP.c, 179 :: 		
0x0C26	0xF200060A  ADDW	R6, R0, #10
0x0C2A	0x8835    LDRH	R5, [R6, #0]
0x0C2C	0xF8BD4006  LDRH	R4, [SP, #6]
0x0C30	0xEA450404  ORR	R4, R5, R4, LSL #0
0x0C34	0x8034    STRH	R4, [R6, #0]
;__Lib_GPIO_MSP.c, 180 :: 		
0x0C36	0xF200060C  ADDW	R6, R0, #12
0x0C3A	0x8835    LDRH	R5, [R6, #0]
0x0C3C	0xF8BD4008  LDRH	R4, [SP, #8]
0x0C40	0xEA450404  ORR	R4, R5, R4, LSL #0
0x0C44	0x8034    STRH	R4, [R6, #0]
;__Lib_GPIO_MSP.c, 183 :: 		
0x0C46	0x4C23    LDR	R4, [PC, #140]
0x0C48	0x1B04    SUB	R4, R0, R4
;__Lib_GPIO_MSP.c, 184 :: 		
0x0C4A	0x0964    LSRS	R4, R4, #5
0x0C4C	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_GPIO_MSP.c, 186 :: 		
0x0C50	0x4C21    LDR	R4, [PC, #132]
0x0C52	0x42A2    CMP	R2, R4
0x0C54	0xD018    BEQ	L_GPIO_Config26
;__Lib_GPIO_MSP.c, 187 :: 		
0x0C56	0xF8BD4004  LDRH	R4, [SP, #4]
0x0C5A	0x00E4    LSLS	R4, R4, #3
0x0C5C	0xB2A4    UXTH	R4, R4
0x0C5E	0x0065    LSLS	R5, R4, #1
0x0C60	0x4C1E    LDR	R4, [PC, #120]
0x0C62	0x1965    ADDS	R5, R4, R5
0x0C64	0x087C    LSRS	R4, R7, #1
0x0C66	0xB2E4    UXTB	R4, R4
0x0C68	0x0064    LSLS	R4, R4, #1
0x0C6A	0x192E    ADDS	R6, R5, R4
0x0C6C	0xF0070401  AND	R4, R7, #1
0x0C70	0xB2E4    UXTB	R4, R4
0x0C72	0x00E5    LSLS	R5, R4, #3
0x0C74	0xB22D    SXTH	R5, R5
0x0C76	0xF24004FF  MOVW	R4, #255
0x0C7A	0x40AC    LSLS	R4, R5
0x0C7C	0xB2A4    UXTH	R4, R4
0x0C7E	0x43E5    MVN	R5, R4
0x0C80	0xB2AD    UXTH	R5, R5
0x0C82	0x8834    LDRH	R4, [R6, #0]
0x0C84	0x402C    ANDS	R4, R5
0x0C86	0x8034    STRH	R4, [R6, #0]
L_GPIO_Config26:
;__Lib_GPIO_MSP.c, 189 :: 		
0x0C88	0xF8BD4004  LDRH	R4, [SP, #4]
0x0C8C	0x00E4    LSLS	R4, R4, #3
0x0C8E	0xB2A4    UXTH	R4, R4
0x0C90	0x0065    LSLS	R5, R4, #1
0x0C92	0x4C12    LDR	R4, [PC, #72]
0x0C94	0x1965    ADDS	R5, R4, R5
0x0C96	0x087C    LSRS	R4, R7, #1
0x0C98	0xB2E4    UXTB	R4, R4
0x0C9A	0x0064    LSLS	R4, R4, #1
0x0C9C	0x192E    ADDS	R6, R5, R4
0x0C9E	0xF0070401  AND	R4, R7, #1
0x0CA2	0xB2E4    UXTB	R4, R4
0x0CA4	0x00E5    LSLS	R5, R4, #3
0x0CA6	0xB22D    SXTH	R5, R5
0x0CA8	0xB294    UXTH	R4, R2
0x0CAA	0xFA04F505  LSL	R5, R4, R5
0x0CAE	0xB2AD    UXTH	R5, R5
0x0CB0	0x8834    LDRH	R4, [R6, #0]
0x0CB2	0x432C    ORRS	R4, R5
0x0CB4	0x8034    STRH	R4, [R6, #0]
;__Lib_GPIO_MSP.c, 190 :: 		
L_GPIO_Config21:
;__Lib_GPIO_MSP.c, 161 :: 		
0x0CB6	0x1C7F    ADDS	R7, R7, #1
0x0CB8	0xB2FF    UXTB	R7, R7
;__Lib_GPIO_MSP.c, 191 :: 		
; port end address is: 0 (R0)
; pin_mask end address is: 4 (R1)
; pin_code end address is: 8 (R2)
; config end address is: 12 (R3)
; i end address is: 28 (R7)
0x0CBA	0xE782    B	L_GPIO_Config18
L_GPIO_Config19:
;__Lib_GPIO_MSP.c, 193 :: 		
0x0CBC	0x2000    MOVS	R0, #0
;__Lib_GPIO_MSP.c, 194 :: 		
L_end_GPIO_Config:
0x0CBE	0xF8DDE000  LDR	LR, [SP, #0]
0x0CC2	0xB003    ADD	SP, SP, #12
0x0CC4	0x4770    BX	LR
0x0CC6	0xBF00    NOP
0x0CC8	0x4C004000  	#1073761280
0x0CCC	0x00000000  	__GPIO_DIR_INPUT
0x0CD0	0x00010000  	__GPIO_DIR_OUTPUT
0x0CD4	0x4C004000  	DIO_PAIN+0
0x0CD8	0x00000000  	__GPIO_PM_NONE
0x0CDC	0x50084000  	PMAP_P1MAP01+0
; end of _GPIO_Config
__Lib_GPIO_MSP_GPIO_PMAP_Unlock:
;__Lib_GPIO_MSP.c, 80 :: 		
0x01D0	0xB081    SUB	SP, SP, #4
;__Lib_GPIO_MSP.c, 82 :: 		
0x01D2	0xF6425152  MOVW	R1, #11602
0x01D6	0x4803    LDR	R0, [PC, #12]
0x01D8	0x8001    STRH	R1, [R0, #0]
;__Lib_GPIO_MSP.c, 83 :: 		
0x01DA	0x2102    MOVS	R1, #2
0x01DC	0x4802    LDR	R0, [PC, #8]
0x01DE	0x8001    STRH	R1, [R0, #0]
;__Lib_GPIO_MSP.c, 84 :: 		
L_end_GPIO_PMAP_Unlock:
0x01E0	0xB001    ADD	SP, SP, #4
0x01E2	0x4770    BX	LR
0x01E4	0x50004000  	PMAP_PMAPKEYID+0
0x01E8	0x50024000  	PMAP_PMAPCTL+0
; end of __Lib_GPIO_MSP_GPIO_PMAP_Unlock
__Lib_I2C_MSP_I2C_disableModule:
;__Lib_I2C_MSP.c, 77 :: 		
; I2C_BASE start address is: 0 (R0)
0x11B4	0xB081    SUB	SP, SP, #4
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
;__Lib_I2C_MSP.c, 78 :: 		
0x11B6	0x2201    MOVS	R2, #1
0x11B8	0x8801    LDRH	R1, [R0, #0]
0x11BA	0xF3620100  BFI	R1, R2, #0, #1
0x11BE	0x8001    STRH	R1, [R0, #0]
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_MSP.c, 79 :: 		
L_end_I2C_disableModule:
0x11C0	0xB001    ADD	SP, SP, #4
0x11C2	0x4770    BX	LR
; end of __Lib_I2C_MSP_I2C_disableModule
__Lib_I2C_MSP_I2C_SetClockSource:
;__Lib_I2C_MSP.c, 85 :: 		
; clockSource start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x11D8	0xB081    SUB	SP, SP, #4
; clockSource end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
; clockSource start address is: 4 (R1)
;__Lib_I2C_MSP.c, 86 :: 		
0x11DA	0x8803    LDRH	R3, [R0, #0]
0x11DC	0xF64F723F  MOVW	R2, #65343
0x11E0	0xEA030202  AND	R2, R3, R2, LSL #0
0x11E4	0x8002    STRH	R2, [R0, #0]
;__Lib_I2C_MSP.c, 87 :: 		
0x11E6	0x8802    LDRH	R2, [R0, #0]
0x11E8	0x430A    ORRS	R2, R1
; clockSource end address is: 4 (R1)
0x11EA	0x8002    STRH	R2, [R0, #0]
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_MSP.c, 88 :: 		
L_end_I2C_SetClockSource:
0x11EC	0xB001    ADD	SP, SP, #4
0x11EE	0x4770    BX	LR
; end of __Lib_I2C_MSP_I2C_SetClockSource
__Lib_I2C_MSP_I2C_setMode:
;__Lib_I2C_MSP.c, 99 :: 		
; mode start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x1200	0xB081    SUB	SP, SP, #4
; mode end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
; mode start address is: 4 (R1)
;__Lib_I2C_MSP.c, 100 :: 		
0x1202	0xB28B    UXTH	R3, R1
; mode end address is: 4 (R1)
0x1204	0x8802    LDRH	R2, [R0, #0]
0x1206	0xF3631204  BFI	R2, R3, #4, #1
0x120A	0x8002    STRH	R2, [R0, #0]
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_MSP.c, 101 :: 		
L_end_I2C_setMode:
0x120C	0xB001    ADD	SP, SP, #4
0x120E	0x4770    BX	LR
; end of __Lib_I2C_MSP_I2C_setMode
__Lib_I2C_MSP_I2C_enableModule:
;__Lib_I2C_MSP.c, 81 :: 		
; I2C_BASE start address is: 0 (R0)
0x12D0	0xB081    SUB	SP, SP, #4
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
;__Lib_I2C_MSP.c, 82 :: 		
0x12D2	0x2200    MOVS	R2, #0
0x12D4	0x8801    LDRH	R1, [R0, #0]
0x12D6	0xF3620100  BFI	R1, R2, #0, #1
0x12DA	0x8001    STRH	R1, [R0, #0]
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_MSP.c, 83 :: 		
L_end_I2C_enableModule:
0x12DC	0xB001    ADD	SP, SP, #4
0x12DE	0x4770    BX	LR
; end of __Lib_I2C_MSP_I2C_enableModule
__Lib_I2C_MSP_I2C_clearInterruptFlag:
;__Lib_I2C_MSP.c, 103 :: 		
; mask start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x11C4	0xB081    SUB	SP, SP, #4
; mask end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
; mask start address is: 4 (R1)
;__Lib_I2C_MSP.c, 104 :: 		
0x11C6	0xF200042C  ADDW	R4, R0, #44
; I2C_BASE end address is: 0 (R0)
0x11CA	0x43CB    MVN	R3, R1
0x11CC	0xB29B    UXTH	R3, R3
; mask end address is: 4 (R1)
0x11CE	0x8822    LDRH	R2, [R4, #0]
0x11D0	0x401A    ANDS	R2, R3
0x11D2	0x8022    STRH	R2, [R4, #0]
;__Lib_I2C_MSP.c, 105 :: 		
L_end_I2C_clearInterruptFlag:
0x11D4	0xB001    ADD	SP, SP, #4
0x11D6	0x4770    BX	LR
; end of __Lib_I2C_MSP_I2C_clearInterruptFlag
__Lib_I2C_MSP_I2C_enableInterrupt:
;__Lib_I2C_MSP.c, 107 :: 		
; mask start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x11F0	0xB081    SUB	SP, SP, #4
; mask end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
; mask start address is: 4 (R1)
;__Lib_I2C_MSP.c, 108 :: 		
0x11F2	0xF200032A  ADDW	R3, R0, #42
; I2C_BASE end address is: 0 (R0)
0x11F6	0x881A    LDRH	R2, [R3, #0]
0x11F8	0x430A    ORRS	R2, R1
; mask end address is: 4 (R1)
0x11FA	0x801A    STRH	R2, [R3, #0]
;__Lib_I2C_MSP.c, 109 :: 		
L_end_I2C_enableInterrupt:
0x11FC	0xB001    ADD	SP, SP, #4
0x11FE	0x4770    BX	LR
; end of __Lib_I2C_MSP_I2C_enableInterrupt
fusion_v8_MSP432P401RIPZ__i2cInit_2:
;__fuv8_msp432p401ripz_i2c.c, 51 :: 		static T_mikrobus_ret _i2cInit_2(const uint32_t* cfg)
; cfg start address is: 0 (R0)
0x1CB0	0xB081    SUB	SP, SP, #4
0x1CB2	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 0 (R0)
; cfg start address is: 0 (R0)
;__fuv8_msp432p401ripz_i2c.c, 53 :: 		I2C2_Init_Advanced( (unsigned long)cfg[0], (unsigned long)cfg[1], &_GPIO_MODULE_I2CB2_B67);
0x1CB6	0x1D01    ADDS	R1, R0, #4
0x1CB8	0x680A    LDR	R2, [R1, #0]
0x1CBA	0x6801    LDR	R1, [R0, #0]
; cfg end address is: 0 (R0)
0x1CBC	0x4608    MOV	R0, R1
0x1CBE	0x4611    MOV	R1, R2
0x1CC0	0x4A03    LDR	R2, [PC, #12]
0x1CC2	0xF7FFFE7D  BL	_I2C2_Init_Advanced+0
;__fuv8_msp432p401ripz_i2c.c, 54 :: 		return _MIKROBUS_OK;
0x1CC6	0x2000    MOVS	R0, __MIKROBUS_OK
;__fuv8_msp432p401ripz_i2c.c, 55 :: 		}
L_end__i2cInit_2:
0x1CC8	0xF8DDE000  LDR	LR, [SP, #0]
0x1CCC	0xB001    ADD	SP, SP, #4
0x1CCE	0x4770    BX	LR
0x1CD0	0x26C40000  	__GPIO_MODULE_I2CB2_B67+0
; end of fusion_v8_MSP432P401RIPZ__i2cInit_2
fusion_v8_MSP432P401RIPZ__i2cInit_3:
;__fuv8_msp432p401ripz_i2c.c, 57 :: 		static T_mikrobus_ret _i2cInit_3(const uint32_t* cfg)
; cfg start address is: 0 (R0)
0x1C20	0xB081    SUB	SP, SP, #4
0x1C22	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 0 (R0)
; cfg start address is: 0 (R0)
;__fuv8_msp432p401ripz_i2c.c, 59 :: 		I2C2_Init_Advanced( (unsigned long)cfg[0], (unsigned long)cfg[1], &_GPIO_MODULE_I2CB2_B67);
0x1C26	0x1D01    ADDS	R1, R0, #4
0x1C28	0x680A    LDR	R2, [R1, #0]
0x1C2A	0x6801    LDR	R1, [R0, #0]
; cfg end address is: 0 (R0)
0x1C2C	0x4608    MOV	R0, R1
0x1C2E	0x4611    MOV	R1, R2
0x1C30	0x4A03    LDR	R2, [PC, #12]
0x1C32	0xF7FFFEC5  BL	_I2C2_Init_Advanced+0
;__fuv8_msp432p401ripz_i2c.c, 60 :: 		return _MIKROBUS_OK;
0x1C36	0x2000    MOVS	R0, __MIKROBUS_OK
;__fuv8_msp432p401ripz_i2c.c, 61 :: 		}
L_end__i2cInit_3:
0x1C38	0xF8DDE000  LDR	LR, [SP, #0]
0x1C3C	0xB001    ADD	SP, SP, #4
0x1C3E	0x4770    BX	LR
0x1C40	0x26C40000  	__GPIO_MODULE_I2CB2_B67+0
; end of fusion_v8_MSP432P401RIPZ__i2cInit_3
fusion_v8_MSP432P401RIPZ__i2cInit_4:
;__fuv8_msp432p401ripz_i2c.c, 63 :: 		static T_mikrobus_ret _i2cInit_4(const uint32_t* cfg)
; cfg start address is: 0 (R0)
0x1C44	0xB081    SUB	SP, SP, #4
0x1C46	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 0 (R0)
; cfg start address is: 0 (R0)
;__fuv8_msp432p401ripz_i2c.c, 65 :: 		I2C1_Init_Advanced( (unsigned long)cfg[0], (unsigned long)cfg[1], &_GPIO_MODULE_I2CB1_F45);
0x1C4A	0x1D01    ADDS	R1, R0, #4
0x1C4C	0x680A    LDR	R2, [R1, #0]
0x1C4E	0x6801    LDR	R1, [R0, #0]
; cfg end address is: 0 (R0)
0x1C50	0x4608    MOV	R0, R1
0x1C52	0x4611    MOV	R1, R2
0x1C54	0x4A03    LDR	R2, [PC, #12]
0x1C56	0xF7FFFE35  BL	_I2C1_Init_Advanced+0
;__fuv8_msp432p401ripz_i2c.c, 66 :: 		return _MIKROBUS_OK;
0x1C5A	0x2000    MOVS	R0, __MIKROBUS_OK
;__fuv8_msp432p401ripz_i2c.c, 67 :: 		}
L_end__i2cInit_4:
0x1C5C	0xF8DDE000  LDR	LR, [SP, #0]
0x1C60	0xB001    ADD	SP, SP, #4
0x1C62	0x4770    BX	LR
0x1C64	0x24300000  	__GPIO_MODULE_I2CB1_F45+0
; end of fusion_v8_MSP432P401RIPZ__i2cInit_4
_I2C1_Init_Advanced:
;__Lib_I2C_MSP.c, 539 :: 		
; module start address is: 8 (R2)
; clockSource start address is: 4 (R1)
; I2C_ClockSpeed start address is: 0 (R0)
0x18C4	0xB081    SUB	SP, SP, #4
0x18C6	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 8 (R2)
; clockSource end address is: 4 (R1)
; I2C_ClockSpeed end address is: 0 (R0)
; I2C_ClockSpeed start address is: 0 (R0)
; clockSource start address is: 4 (R1)
; module start address is: 8 (R2)
;__Lib_I2C_MSP.c, 540 :: 		
0x18CA	0x4613    MOV	R3, R2
; module end address is: 8 (R2)
0x18CC	0x460A    MOV	R2, R1
; clockSource end address is: 4 (R1)
0x18CE	0x4601    MOV	R1, R0
; I2C_ClockSpeed end address is: 0 (R0)
0x18D0	0x4803    LDR	R0, [PC, #12]
0x18D2	0xF7FFFF1D  BL	__Lib_I2C_MSP_I2Cx_Init_Advanced+0
;__Lib_I2C_MSP.c, 541 :: 		
L_end_I2C1_Init_Advanced:
0x18D6	0xF8DDE000  LDR	LR, [SP, #0]
0x18DA	0xB001    ADD	SP, SP, #4
0x18DC	0x4770    BX	LR
0x18DE	0xBF00    NOP
0x18E0	0x24004000  	EUSCI_B1_UCB1CTLW0+0
; end of _I2C1_Init_Advanced
fusion_v8_MSP432P401RIPZ__i2cInit_5:
;__fuv8_msp432p401ripz_i2c.c, 69 :: 		static T_mikrobus_ret _i2cInit_5(const uint32_t* cfg)
; cfg start address is: 0 (R0)
0x1BFC	0xB081    SUB	SP, SP, #4
0x1BFE	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 0 (R0)
; cfg start address is: 0 (R0)
;__fuv8_msp432p401ripz_i2c.c, 71 :: 		I2C1_Init_Advanced( (unsigned long)cfg[0], (unsigned long)cfg[1], &_GPIO_MODULE_I2CB1_F45);
0x1C02	0x1D01    ADDS	R1, R0, #4
0x1C04	0x680A    LDR	R2, [R1, #0]
0x1C06	0x6801    LDR	R1, [R0, #0]
; cfg end address is: 0 (R0)
0x1C08	0x4608    MOV	R0, R1
0x1C0A	0x4611    MOV	R1, R2
0x1C0C	0x4A03    LDR	R2, [PC, #12]
0x1C0E	0xF7FFFE59  BL	_I2C1_Init_Advanced+0
;__fuv8_msp432p401ripz_i2c.c, 72 :: 		return _MIKROBUS_OK;
0x1C12	0x2000    MOVS	R0, __MIKROBUS_OK
;__fuv8_msp432p401ripz_i2c.c, 73 :: 		}
L_end__i2cInit_5:
0x1C14	0xF8DDE000  LDR	LR, [SP, #0]
0x1C18	0xB001    ADD	SP, SP, #4
0x1C1A	0x4770    BX	LR
0x1C1C	0x24300000  	__GPIO_MODULE_I2CB1_F45+0
; end of fusion_v8_MSP432P401RIPZ__i2cInit_5
_mikrobus_logInit:
;fusion_v8_MSP432P401RIPZ.c, 282 :: 		T_mikrobus_ret mikrobus_logInit(T_log_bus port, const uint32_t baud)
; baud start address is: 4 (R1)
; port start address is: 0 (R0)
0x1F48	0xB081    SUB	SP, SP, #4
0x1F4A	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; baud start address is: 4 (R1)
;fusion_v8_MSP432P401RIPZ.c, 284 :: 		switch( port )
0x1F4E	0xE019    B	L_mikrobus_logInit211
; port end address is: 0 (R0)
;fusion_v8_MSP432P401RIPZ.c, 287 :: 		case _MIKROBUS1 : return _log_init1( baud );
L_mikrobus_logInit213:
0x1F50	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x1F52	0xF7FFFE89  BL	fusion_v8_MSP432P401RIPZ__log_init1+0
0x1F56	0xE022    B	L_end_mikrobus_logInit
;fusion_v8_MSP432P401RIPZ.c, 290 :: 		case _MIKROBUS2: return _log_init2( baud );
L_mikrobus_logInit214:
; baud start address is: 4 (R1)
0x1F58	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x1F5A	0xF7FFFE97  BL	fusion_v8_MSP432P401RIPZ__log_init2+0
0x1F5E	0xE01E    B	L_end_mikrobus_logInit
;fusion_v8_MSP432P401RIPZ.c, 293 :: 		case _MIKROBUS3: return _log_init3( baud );
L_mikrobus_logInit215:
; baud start address is: 4 (R1)
0x1F60	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x1F62	0xF7FFFE39  BL	fusion_v8_MSP432P401RIPZ__log_init3+0
0x1F66	0xE01A    B	L_end_mikrobus_logInit
;fusion_v8_MSP432P401RIPZ.c, 296 :: 		case _MIKROBUS4: return _log_init4( baud );
L_mikrobus_logInit216:
; baud start address is: 4 (R1)
0x1F68	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x1F6A	0xF7FFFDDD  BL	fusion_v8_MSP432P401RIPZ__log_init4+0
0x1F6E	0xE016    B	L_end_mikrobus_logInit
;fusion_v8_MSP432P401RIPZ.c, 299 :: 		case _MIKROBUS5: return _log_init5( baud );
L_mikrobus_logInit217:
; baud start address is: 4 (R1)
0x1F70	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x1F72	0xF7FFFDC7  BL	fusion_v8_MSP432P401RIPZ__log_init5+0
0x1F76	0xE012    B	L_end_mikrobus_logInit
;fusion_v8_MSP432P401RIPZ.c, 305 :: 		case _LOG_USBUART : return _log_initUart( baud );
L_mikrobus_logInit218:
; baud start address is: 4 (R1)
0x1F78	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x1F7A	0xF7FFFDB1  BL	fusion_v8_MSP432P401RIPZ__log_initUart+0
0x1F7E	0xE00E    B	L_end_mikrobus_logInit
;fusion_v8_MSP432P401RIPZ.c, 313 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_logInit219:
0x1F80	0x2001    MOVS	R0, #1
0x1F82	0xE00C    B	L_end_mikrobus_logInit
;fusion_v8_MSP432P401RIPZ.c, 314 :: 		}
L_mikrobus_logInit211:
; baud start address is: 4 (R1)
; port start address is: 0 (R0)
0x1F84	0x2800    CMP	R0, #0
0x1F86	0xD0E3    BEQ	L_mikrobus_logInit213
0x1F88	0x2801    CMP	R0, #1
0x1F8A	0xD0E5    BEQ	L_mikrobus_logInit214
0x1F8C	0x2802    CMP	R0, #2
0x1F8E	0xD0E7    BEQ	L_mikrobus_logInit215
0x1F90	0x2803    CMP	R0, #3
0x1F92	0xD0E9    BEQ	L_mikrobus_logInit216
0x1F94	0x2804    CMP	R0, #4
0x1F96	0xD0EB    BEQ	L_mikrobus_logInit217
0x1F98	0x2810    CMP	R0, #16
0x1F9A	0xD0ED    BEQ	L_mikrobus_logInit218
; port end address is: 0 (R0)
; baud end address is: 4 (R1)
0x1F9C	0xE7F0    B	L_mikrobus_logInit219
;fusion_v8_MSP432P401RIPZ.c, 316 :: 		}
L_end_mikrobus_logInit:
0x1F9E	0xF8DDE000  LDR	LR, [SP, #0]
0x1FA2	0xB001    ADD	SP, SP, #4
0x1FA4	0x4770    BX	LR
; end of _mikrobus_logInit
fusion_v8_MSP432P401RIPZ__log_init1:
;__fuv8_msp432p401ripz_log.c, 23 :: 		static T_mikrobus_ret _log_init1(uint32_t baud)
; baud start address is: 0 (R0)
0x1C68	0xB081    SUB	SP, SP, #4
0x1C6A	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__fuv8_msp432p401ripz_log.c, 25 :: 		UART0_Init( baud );
; baud end address is: 0 (R0)
0x1C6E	0xF7FFFEB7  BL	_UART0_Init+0
;__fuv8_msp432p401ripz_log.c, 26 :: 		logger = UART0_Write;
0x1C72	0x4A04    LDR	R2, [PC, #16]
0x1C74	0x4904    LDR	R1, [PC, #16]
0x1C76	0x600A    STR	R2, [R1, #0]
;__fuv8_msp432p401ripz_log.c, 27 :: 		return 0;
0x1C78	0x2000    MOVS	R0, #0
;__fuv8_msp432p401ripz_log.c, 28 :: 		}
L_end__log_init1:
0x1C7A	0xF8DDE000  LDR	LR, [SP, #0]
0x1C7E	0xB001    ADD	SP, SP, #4
0x1C80	0x4770    BX	LR
0x1C82	0xBF00    NOP
0x1C84	0x19450000  	_UART0_Write+0
0x1C88	0x00802000  	_logger+0
; end of fusion_v8_MSP432P401RIPZ__log_init1
_UART0_Init:
;__Lib_UART_MSP.c, 553 :: 		
; baudRate start address is: 0 (R0)
0x19E0	0xB081    SUB	SP, SP, #4
0x19E2	0xF8CDE000  STR	LR, [SP, #0]
0x19E6	0x4684    MOV	R12, R0
; baudRate end address is: 0 (R0)
; baudRate start address is: 48 (R12)
;__Lib_UART_MSP.c, 554 :: 		
0x19E8	0x4A0B    LDR	R2, [PC, #44]
0x19EA	0x490C    LDR	R1, [PC, #48]
0x19EC	0x600A    STR	R2, [R1, #0]
;__Lib_UART_MSP.c, 555 :: 		
0x19EE	0x4A0C    LDR	R2, [PC, #48]
0x19F0	0x490C    LDR	R1, [PC, #48]
0x19F2	0x600A    STR	R2, [R1, #0]
;__Lib_UART_MSP.c, 556 :: 		
0x19F4	0x4A0C    LDR	R2, [PC, #48]
0x19F6	0x490D    LDR	R1, [PC, #52]
0x19F8	0x600A    STR	R2, [R1, #0]
;__Lib_UART_MSP.c, 557 :: 		
0x19FA	0x4A0D    LDR	R2, [PC, #52]
0x19FC	0x490D    LDR	R1, [PC, #52]
0x19FE	0x600A    STR	R2, [R1, #0]
;__Lib_UART_MSP.c, 559 :: 		
0x1A00	0x480D    LDR	R0, [PC, #52]
0x1A02	0xF7FFFD89  BL	_GPIO_Alternate_Function_Enable+0
;__Lib_UART_MSP.c, 560 :: 		
0x1A06	0x4661    MOV	R1, R12
; baudRate end address is: 48 (R12)
0x1A08	0x480C    LDR	R0, [PC, #48]
0x1A0A	0xF7FFFDCF  BL	__Lib_UART_MSP_UARTx_Init+0
;__Lib_UART_MSP.c, 561 :: 		
L_end_UART0_Init:
0x1A0E	0xF8DDE000  LDR	LR, [SP, #0]
0x1A12	0xB001    ADD	SP, SP, #4
0x1A14	0x4770    BX	LR
0x1A16	0xBF00    NOP
0x1A18	0x19450000  	_UART0_Write+0
0x1A1C	0x00B42000  	_UART_Wr_Ptr+0
0x1A20	0xFFFFFFFF  	_UART0_Read+0
0x1A24	0x00B82000  	_UART_Rd_Ptr+0
0x1A28	0xFFFFFFFF  	_UART0_Data_Ready+0
0x1A2C	0x00BC2000  	_UART_Rdy_Ptr+0
0x1A30	0xFFFFFFFF  	_UART0_Tx_Idle+0
0x1A34	0x00C02000  	_UART_Tx_Idle_Ptr+0
0x1A38	0x250C0000  	__GPIO_MODULE_UARTA0_A23+0
0x1A3C	0x10004000  	EUSCI_A0_UCA0CTLW0+0
; end of _UART0_Init
__Lib_UART_MSP_UARTx_Init:
;__Lib_UART_MSP.c, 295 :: 		
; baudRate start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x15AC	0xB081    SUB	SP, SP, #4
0x15AE	0xF8CDE000  STR	LR, [SP, #0]
0x15B2	0x4607    MOV	R7, R0
0x15B4	0x460C    MOV	R4, R1
; baudRate end address is: 4 (R1)
; uartBase end address is: 0 (R0)
; uartBase start address is: 28 (R7)
; baudRate start address is: 16 (R4)
;__Lib_UART_MSP.c, 297 :: 		
0x15B6	0x4638    MOV	R0, R7
0x15B8	0xF7FFFE82  BL	__Lib_UART_MSP_UARTx_Disable+0
;__Lib_UART_MSP.c, 299 :: 		
0x15BC	0xF2400180  MOVW	R1, #128
0x15C0	0x4638    MOV	R0, R7
0x15C2	0xF7FFFC3F  BL	__Lib_UART_MSP_UARTx_SetClockSource+0
;__Lib_UART_MSP.c, 301 :: 		
0x15C6	0xF2400100  MOVW	R1, #0
0x15CA	0x4638    MOV	R0, R7
0x15CC	0xF7FFFC46  BL	__Lib_UART_MSP_UARTx_SetSB+0
;__Lib_UART_MSP.c, 303 :: 		
0x15D0	0xF2400100  MOVW	R1, #0
0x15D4	0x4638    MOV	R0, R7
0x15D6	0xF7FFFBFF  BL	__Lib_UART_MSP_UARTx_SetStopBits+0
;__Lib_UART_MSP.c, 305 :: 		
0x15DA	0xF2400100  MOVW	R1, #0
0x15DE	0x4638    MOV	R0, R7
0x15E0	0xF7FFFC0A  BL	__Lib_UART_MSP_UARTx_SetParity+0
;__Lib_UART_MSP.c, 307 :: 		
0x15E4	0xF2400100  MOVW	R1, #0
0x15E8	0x4638    MOV	R0, R7
0x15EA	0xF7FFFC45  BL	__Lib_UART_MSP_UARTx_SetMode+0
;__Lib_UART_MSP.c, 309 :: 		
0x15EE	0xF2400100  MOVW	R1, #0
0x15F2	0x4638    MOV	R0, R7
0x15F4	0xF7FFFD1E  BL	__Lib_UART_MSP_UARTx_SetDataLength+0
;__Lib_UART_MSP.c, 311 :: 		
0x15F8	0x4621    MOV	R1, R4
; baudRate end address is: 16 (R4)
0x15FA	0x4638    MOV	R0, R7
0x15FC	0xF7FFFD2A  BL	__Lib_UART_MSP_UARTx_SetBaudRate+0
;__Lib_UART_MSP.c, 313 :: 		
0x1600	0x4638    MOV	R0, R7
; uartBase end address is: 28 (R7)
0x1602	0xF7FFFD0D  BL	__Lib_UART_MSP_UARTx_Enable+0
;__Lib_UART_MSP.c, 314 :: 		
L_end_UARTx_Init:
0x1606	0xF8DDE000  LDR	LR, [SP, #0]
0x160A	0xB001    ADD	SP, SP, #4
0x160C	0x4770    BX	LR
; end of __Lib_UART_MSP_UARTx_Init
__Lib_UART_MSP_UARTx_Disable:
;__Lib_UART_MSP.c, 89 :: 		
; uartBase start address is: 0 (R0)
0x12C0	0xB081    SUB	SP, SP, #4
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
;__Lib_UART_MSP.c, 90 :: 		
0x12C2	0x8801    LDRH	R1, [R0, #0]
0x12C4	0xF0410101  ORR	R1, R1, #1
0x12C8	0x8001    STRH	R1, [R0, #0]
; uartBase end address is: 0 (R0)
;__Lib_UART_MSP.c, 91 :: 		
L_end_UARTx_Disable:
0x12CA	0xB001    ADD	SP, SP, #4
0x12CC	0x4770    BX	LR
; end of __Lib_UART_MSP_UARTx_Disable
__Lib_UART_MSP_UARTx_SetClockSource:
;__Lib_UART_MSP.c, 114 :: 		
; clockSource start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x0E44	0xB081    SUB	SP, SP, #4
; clockSource end address is: 4 (R1)
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
; clockSource start address is: 4 (R1)
;__Lib_UART_MSP.c, 115 :: 		
0x0E46	0x8803    LDRH	R3, [R0, #0]
0x0E48	0xF64F723F  MOVW	R2, #65343
0x0E4C	0xEA030202  AND	R2, R3, R2, LSL #0
0x0E50	0x8002    STRH	R2, [R0, #0]
;__Lib_UART_MSP.c, 116 :: 		
0x0E52	0x8802    LDRH	R2, [R0, #0]
0x0E54	0x430A    ORRS	R2, R1
; clockSource end address is: 4 (R1)
0x0E56	0x8002    STRH	R2, [R0, #0]
; uartBase end address is: 0 (R0)
;__Lib_UART_MSP.c, 117 :: 		
L_end_UARTx_SetClockSource:
0x0E58	0xB001    ADD	SP, SP, #4
0x0E5A	0x4770    BX	LR
; end of __Lib_UART_MSP_UARTx_SetClockSource
__Lib_UART_MSP_UARTx_SetSB:
;__Lib_UART_MSP.c, 128 :: 		
; sb start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x0E5C	0xB081    SUB	SP, SP, #4
; sb end address is: 4 (R1)
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
; sb start address is: 4 (R1)
;__Lib_UART_MSP.c, 129 :: 		
0x0E5E	0xB931    CBNZ	R1, L___Lib_UART_MSP_UARTx_SetSB8
; sb end address is: 4 (R1)
;__Lib_UART_MSP.c, 130 :: 		
0x0E60	0x8803    LDRH	R3, [R0, #0]
0x0E62	0xF64D72FF  MOVW	R2, #57343
0x0E66	0xEA030202  AND	R2, R3, R2, LSL #0
0x0E6A	0x8002    STRH	R2, [R0, #0]
; uartBase end address is: 0 (R0)
0x0E6C	0xE002    B	L___Lib_UART_MSP_UARTx_SetSB9
L___Lib_UART_MSP_UARTx_SetSB8:
;__Lib_UART_MSP.c, 132 :: 		
; sb start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x0E6E	0x8802    LDRH	R2, [R0, #0]
0x0E70	0x430A    ORRS	R2, R1
; sb end address is: 4 (R1)
0x0E72	0x8002    STRH	R2, [R0, #0]
; uartBase end address is: 0 (R0)
L___Lib_UART_MSP_UARTx_SetSB9:
;__Lib_UART_MSP.c, 133 :: 		
L_end_UARTx_SetSB:
0x0E74	0xB001    ADD	SP, SP, #4
0x0E76	0x4770    BX	LR
; end of __Lib_UART_MSP_UARTx_SetSB
__Lib_UART_MSP_UARTx_SetStopBits:
;__Lib_UART_MSP.c, 144 :: 		
; stopBits start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x0DD8	0xB081    SUB	SP, SP, #4
; stopBits end address is: 4 (R1)
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
; stopBits start address is: 4 (R1)
;__Lib_UART_MSP.c, 145 :: 		
0x0DDA	0xF5B16F00  CMP	R1, #2048
0x0DDE	0xD103    BNE	L___Lib_UART_MSP_UARTx_SetStopBits10
;__Lib_UART_MSP.c, 146 :: 		
0x0DE0	0x8802    LDRH	R2, [R0, #0]
0x0DE2	0x430A    ORRS	R2, R1
; stopBits end address is: 4 (R1)
0x0DE4	0x8002    STRH	R2, [R0, #0]
; uartBase end address is: 0 (R0)
0x0DE6	0xE005    B	L___Lib_UART_MSP_UARTx_SetStopBits11
L___Lib_UART_MSP_UARTx_SetStopBits10:
;__Lib_UART_MSP.c, 148 :: 		
; uartBase start address is: 0 (R0)
0x0DE8	0x8803    LDRH	R3, [R0, #0]
0x0DEA	0xF24F72FF  MOVW	R2, #63487
0x0DEE	0xEA030202  AND	R2, R3, R2, LSL #0
0x0DF2	0x8002    STRH	R2, [R0, #0]
; uartBase end address is: 0 (R0)
L___Lib_UART_MSP_UARTx_SetStopBits11:
;__Lib_UART_MSP.c, 149 :: 		
L_end_UARTx_SetStopBits:
0x0DF4	0xB001    ADD	SP, SP, #4
0x0DF6	0x4770    BX	LR
; end of __Lib_UART_MSP_UARTx_SetStopBits
__Lib_UART_MSP_UARTx_SetParity:
;__Lib_UART_MSP.c, 161 :: 		
; parity start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x0DF8	0xB081    SUB	SP, SP, #4
; parity end address is: 4 (R1)
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
; parity start address is: 4 (R1)
;__Lib_UART_MSP.c, 162 :: 		
0x0DFA	0xE019    B	L___Lib_UART_MSP_UARTx_SetParity12
; parity end address is: 4 (R1)
;__Lib_UART_MSP.c, 163 :: 		
L___Lib_UART_MSP_UARTx_SetParity14:
;__Lib_UART_MSP.c, 164 :: 		
0x0DFC	0x8803    LDRH	R3, [R0, #0]
0x0DFE	0xF64772FF  MOVW	R2, #32767
0x0E02	0xEA030202  AND	R2, R3, R2, LSL #0
0x0E06	0x8002    STRH	R2, [R0, #0]
; uartBase end address is: 0 (R0)
;__Lib_UART_MSP.c, 165 :: 		
0x0E08	0xE019    B	L___Lib_UART_MSP_UARTx_SetParity13
;__Lib_UART_MSP.c, 168 :: 		
L___Lib_UART_MSP_UARTx_SetParity15:
;__Lib_UART_MSP.c, 169 :: 		
; parity start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x0E0A	0x8802    LDRH	R2, [R0, #0]
0x0E0C	0xF4424200  ORR	R2, R2, #32768
0x0E10	0x8002    STRH	R2, [R0, #0]
;__Lib_UART_MSP.c, 170 :: 		
0x0E12	0x8802    LDRH	R2, [R0, #0]
0x0E14	0x430A    ORRS	R2, R1
; parity end address is: 4 (R1)
0x0E16	0x8002    STRH	R2, [R0, #0]
; uartBase end address is: 0 (R0)
;__Lib_UART_MSP.c, 171 :: 		
0x0E18	0xE011    B	L___Lib_UART_MSP_UARTx_SetParity13
;__Lib_UART_MSP.c, 174 :: 		
L___Lib_UART_MSP_UARTx_SetParity16:
;__Lib_UART_MSP.c, 175 :: 		
; uartBase start address is: 0 (R0)
0x0E1A	0x8802    LDRH	R2, [R0, #0]
0x0E1C	0xF4424200  ORR	R2, R2, #32768
0x0E20	0x8002    STRH	R2, [R0, #0]
;__Lib_UART_MSP.c, 176 :: 		
0x0E22	0x8803    LDRH	R3, [R0, #0]
0x0E24	0xF64B72FF  MOVW	R2, #49151
0x0E28	0xEA030202  AND	R2, R3, R2, LSL #0
0x0E2C	0x8002    STRH	R2, [R0, #0]
; uartBase end address is: 0 (R0)
;__Lib_UART_MSP.c, 177 :: 		
0x0E2E	0xE006    B	L___Lib_UART_MSP_UARTx_SetParity13
;__Lib_UART_MSP.c, 179 :: 		
L___Lib_UART_MSP_UARTx_SetParity12:
; parity start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x0E30	0x2900    CMP	R1, #0
0x0E32	0xD0E3    BEQ	L___Lib_UART_MSP_UARTx_SetParity14
0x0E34	0xF5B14F80  CMP	R1, #16384
0x0E38	0xD0E7    BEQ	L___Lib_UART_MSP_UARTx_SetParity15
0x0E3A	0x2900    CMP	R1, #0
0x0E3C	0xD0ED    BEQ	L___Lib_UART_MSP_UARTx_SetParity16
; uartBase end address is: 0 (R0)
; parity end address is: 4 (R1)
L___Lib_UART_MSP_UARTx_SetParity13:
;__Lib_UART_MSP.c, 180 :: 		
L_end_UARTx_SetParity:
0x0E3E	0xB001    ADD	SP, SP, #4
0x0E40	0x4770    BX	LR
; end of __Lib_UART_MSP_UARTx_SetParity
__Lib_UART_MSP_UARTx_SetMode:
;__Lib_UART_MSP.c, 191 :: 		
; mode start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x0E78	0xB081    SUB	SP, SP, #4
; mode end address is: 4 (R1)
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
; mode start address is: 4 (R1)
;__Lib_UART_MSP.c, 192 :: 		
0x0E7A	0xF5B17F80  CMP	R1, #256
0x0E7E	0xD104    BNE	L___Lib_UART_MSP_UARTx_SetMode17
; mode end address is: 4 (R1)
;__Lib_UART_MSP.c, 193 :: 		
0x0E80	0x8802    LDRH	R2, [R0, #0]
0x0E82	0xF4427280  ORR	R2, R2, #256
0x0E86	0x8002    STRH	R2, [R0, #0]
; uartBase end address is: 0 (R0)
0x0E88	0xE005    B	L___Lib_UART_MSP_UARTx_SetMode18
L___Lib_UART_MSP_UARTx_SetMode17:
;__Lib_UART_MSP.c, 195 :: 		
; uartBase start address is: 0 (R0)
0x0E8A	0x8803    LDRH	R3, [R0, #0]
0x0E8C	0xF64F62FF  MOVW	R2, #65279
0x0E90	0xEA030202  AND	R2, R3, R2, LSL #0
0x0E94	0x8002    STRH	R2, [R0, #0]
; uartBase end address is: 0 (R0)
L___Lib_UART_MSP_UARTx_SetMode18:
;__Lib_UART_MSP.c, 196 :: 		
L_end_UARTx_SetMode:
0x0E96	0xB001    ADD	SP, SP, #4
0x0E98	0x4770    BX	LR
; end of __Lib_UART_MSP_UARTx_SetMode
__Lib_UART_MSP_UARTx_SetDataLength:
;__Lib_UART_MSP.c, 207 :: 		
; dataLength start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x1034	0xB081    SUB	SP, SP, #4
; dataLength end address is: 4 (R1)
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
; dataLength start address is: 4 (R1)
;__Lib_UART_MSP.c, 208 :: 		
0x1036	0xF5B15F80  CMP	R1, #4096
0x103A	0xD103    BNE	L___Lib_UART_MSP_UARTx_SetDataLength19
;__Lib_UART_MSP.c, 209 :: 		
0x103C	0x8802    LDRH	R2, [R0, #0]
0x103E	0x430A    ORRS	R2, R1
; dataLength end address is: 4 (R1)
0x1040	0x8002    STRH	R2, [R0, #0]
; uartBase end address is: 0 (R0)
0x1042	0xE005    B	L___Lib_UART_MSP_UARTx_SetDataLength20
L___Lib_UART_MSP_UARTx_SetDataLength19:
;__Lib_UART_MSP.c, 211 :: 		
; uartBase start address is: 0 (R0)
0x1044	0x8803    LDRH	R3, [R0, #0]
0x1046	0xF64E72FF  MOVW	R2, #61439
0x104A	0xEA030202  AND	R2, R3, R2, LSL #0
0x104E	0x8002    STRH	R2, [R0, #0]
; uartBase end address is: 0 (R0)
L___Lib_UART_MSP_UARTx_SetDataLength20:
;__Lib_UART_MSP.c, 212 :: 		
L_end_UARTx_SetDataLength:
0x1050	0xB001    ADD	SP, SP, #4
0x1052	0x4770    BX	LR
; end of __Lib_UART_MSP_UARTx_SetDataLength
__Lib_UART_MSP_UARTx_SetBaudRate:
;__Lib_UART_MSP.c, 240 :: 		
; baudRate start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x1054	0xB088    SUB	SP, SP, #32
0x1056	0xF8CDE000  STR	LR, [SP, #0]
0x105A	0x4605    MOV	R5, R0
0x105C	0x460E    MOV	R6, R1
; baudRate end address is: 4 (R1)
; uartBase end address is: 0 (R0)
; uartBase start address is: 20 (R5)
; baudRate start address is: 24 (R6)
;__Lib_UART_MSP.c, 250 :: 		
0x105E	0xAA04    ADD	R2, SP, #16
0x1060	0x4610    MOV	R0, R2
0x1062	0xF000F8D5  BL	_CS_GetClocksFrequency+0
;__Lib_UART_MSP.c, 252 :: 		
0x1066	0xAA04    ADD	R2, SP, #16
0x1068	0x4611    MOV	R1, R2
0x106A	0x4628    MOV	R0, R5
0x106C	0xF7FFFE90  BL	__Lib_UART_MSP_UARTx_GetFreq+0
; uartFreq start address is: 0 (R0)
;__Lib_UART_MSP.c, 254 :: 		
0x1070	0xEE000A90  VMOV	S1, R0
0x1074	0xEEF80A60  VCVT.F32.U32	S1, S1
; uartFreq end address is: 0 (R0)
0x1078	0xEE006A10  VMOV	S0, R6
0x107C	0xEEB80A40  VCVT.F32.U32	S0, S0
; baudRate end address is: 24 (R6)
0x1080	0xEE800A80  VDIV.F32	S0, S1, S0
; Nf start address is: 8 (S2)
0x1084	0xEEB01A40  VMOV.F32	S2, S0
;__Lib_UART_MSP.c, 256 :: 		
0x1088	0xAA01    ADD	R2, SP, #4
0x108A	0x4610    MOV	R0, R2
0x108C	0xF7FFFE28  BL	__Lib_UART_MSP__modf+0
;__Lib_UART_MSP.c, 258 :: 		
0x1090	0xEDDD0A01  VLDR.32	S1, [SP, #4]
0x1094	0xEEFC0A60  VCVT.U32.F32	S1, S1
0x1098	0xEE102A90  VMOV	R2, S1
0x109C	0xB292    UXTH	R2, R2
; idiv start address is: 4 (R1)
0x109E	0xB291    UXTH	R1, R2
;__Lib_UART_MSP.c, 259 :: 		
0x10A0	0x4A41    LDR	R2, [PC, #260]
0x10A2	0xEE002A90  VMOV	S1, R2
0x10A6	0xEE200A20  VMUL.F32	S0, S0, S1
0x10AA	0xEEBC0A40  VCVT.U32.F32	S0, S0
0x10AE	0xEE100A10  VMOV	R0, S0
0x10B2	0xB280    UXTH	R0, R0
; imod start address is: 0 (R0)
;__Lib_UART_MSP.c, 262 :: 		
0x10B4	0xF2050408  ADDW	R4, R5, #8
0x10B8	0x8823    LDRH	R3, [R4, #0]
0x10BA	0xF64F72FE  MOVW	R2, #65534
0x10BE	0xEA030202  AND	R2, R3, R2, LSL #0
0x10C2	0x8022    STRH	R2, [R4, #0]
;__Lib_UART_MSP.c, 263 :: 		
0x10C4	0x2910    CMP	R1, #16
0x10C6	0xD92E    BLS	L___Lib_UART_MSP_UARTx_SetBaudRate28
; idiv end address is: 4 (R1)
;__Lib_UART_MSP.c, 265 :: 		
0x10C8	0xF2050308  ADDW	R3, R5, #8
0x10CC	0x881A    LDRH	R2, [R3, #0]
0x10CE	0xF0420201  ORR	R2, R2, #1
0x10D2	0x801A    STRH	R2, [R3, #0]
;__Lib_UART_MSP.c, 266 :: 		
0x10D4	0xEEB30A00  VMOV.F32	S0, #16
0x10D8	0xEE810A00  VDIV.F32	S0, S2, S0
0x10DC	0xEEBC0A40  VCVT.U32.F32	S0, S0
0x10E0	0xEE102A10  VMOV	R2, S0
0x10E4	0xB292    UXTH	R2, R2
0x10E6	0xF8AD2008  STRH	R2, [SP, #8]
;__Lib_UART_MSP.c, 267 :: 		
0x10EA	0xEEB30A00  VMOV.F32	S0, #16
0x10EE	0xEEC10A00  VDIV.F32	S1, S2, S0
0x10F2	0xEEB30A00  VMOV.F32	S0, #16
0x10F6	0xEE810A00  VDIV.F32	S0, S2, S0
; Nf end address is: 8 (S2)
0x10FA	0xEEBC0A40  VCVT.U32.F32	S0, S0
0x10FE	0xEE102A10  VMOV	R2, S0
0x1102	0xB292    UXTH	R2, R2
0x1104	0xEE002A10  VMOV	S0, R2
0x1108	0xEEB80A40  VCVT.F32.U32	S0, S0
0x110C	0xEE700AC0  VSUB.F32	S1, S1, S0
0x1110	0xEEB30A00  VMOV.F32	S0, #16
0x1114	0xEE200A80  VMUL.F32	S0, S1, S0
0x1118	0xEEBC0A40  VCVT.U32.F32	S0, S0
0x111C	0xEE102A10  VMOV	R2, S0
0x1120	0xB292    UXTH	R2, R2
0x1122	0xF8AD200A  STRH	R2, [SP, #10]
;__Lib_UART_MSP.c, 268 :: 		
L___Lib_UART_MSP_UARTx_SetBaudRate28:
;__Lib_UART_MSP.c, 270 :: 		
0x1126	0xB920    CBNZ	R0, L___Lib_UART_MSP_UARTx_SetBaudRate29
; imod end address is: 0 (R0)
;__Lib_UART_MSP.c, 271 :: 		
0x1128	0x2200    MOVS	R2, #0
0x112A	0xF8AD200C  STRH	R2, [SP, #12]
0x112E	0x4628    MOV	R0, R5
0x1130	0xE016    B	L___Lib_UART_MSP_UARTx_SetBaudRate30
L___Lib_UART_MSP_UARTx_SetBaudRate29:
;__Lib_UART_MSP.c, 273 :: 		
; i start address is: 16 (R4)
; imod start address is: 0 (R0)
0x1132	0x2401    MOVS	R4, #1
; uartBase end address is: 20 (R5)
; i end address is: 16 (R4)
0x1134	0x4629    MOV	R1, R5
L___Lib_UART_MSP_UARTx_SetBaudRate31:
; i start address is: 16 (R4)
; imod start address is: 0 (R0)
; imod end address is: 0 (R0)
; uartBase start address is: 4 (R1)
0x1136	0x2C24    CMP	R4, #36
0x1138	0xD211    BCS	L___Lib_UART_MSP_UARTx_SetBaudRate32
; imod end address is: 0 (R0)
;__Lib_UART_MSP.c, 274 :: 		
; imod start address is: 0 (R0)
0x113A	0x0063    LSLS	R3, R4, #1
0x113C	0x4A1B    LDR	R2, [PC, #108]
0x113E	0x18D2    ADDS	R2, R2, R3
0x1140	0x8812    LDRH	R2, [R2, #0]
0x1142	0x4290    CMP	R0, R2
0x1144	0xD208    BCS	L___Lib_UART_MSP_UARTx_SetBaudRate34
; imod end address is: 0 (R0)
;__Lib_UART_MSP.c, 275 :: 		
0x1146	0x1E62    SUBS	R2, R4, #1
0x1148	0xB212    SXTH	R2, R2
; i end address is: 16 (R4)
0x114A	0x0053    LSLS	R3, R2, #1
0x114C	0x4A18    LDR	R2, [PC, #96]
0x114E	0x18D2    ADDS	R2, R2, R3
0x1150	0x8812    LDRH	R2, [R2, #0]
0x1152	0xF8AD200C  STRH	R2, [SP, #12]
;__Lib_UART_MSP.c, 276 :: 		
0x1156	0xE002    B	L___Lib_UART_MSP_UARTx_SetBaudRate32
;__Lib_UART_MSP.c, 277 :: 		
L___Lib_UART_MSP_UARTx_SetBaudRate34:
;__Lib_UART_MSP.c, 273 :: 		
; i start address is: 16 (R4)
; imod start address is: 0 (R0)
0x1158	0x1C64    ADDS	R4, R4, #1
0x115A	0xB2E4    UXTB	R4, R4
;__Lib_UART_MSP.c, 278 :: 		
; imod end address is: 0 (R0)
; i end address is: 16 (R4)
0x115C	0xE7EB    B	L___Lib_UART_MSP_UARTx_SetBaudRate31
L___Lib_UART_MSP_UARTx_SetBaudRate32:
;__Lib_UART_MSP.c, 279 :: 		
0x115E	0x4608    MOV	R0, R1
; uartBase end address is: 4 (R1)
L___Lib_UART_MSP_UARTx_SetBaudRate30:
;__Lib_UART_MSP.c, 281 :: 		
; uartBase start address is: 0 (R0)
0x1160	0x1D83    ADDS	R3, R0, #6
0x1162	0x2200    MOVS	R2, #0
0x1164	0x801A    STRH	R2, [R3, #0]
;__Lib_UART_MSP.c, 282 :: 		
0x1166	0x1D84    ADDS	R4, R0, #6
0x1168	0x8823    LDRH	R3, [R4, #0]
0x116A	0xF8BD2008  LDRH	R2, [SP, #8]
0x116E	0xEA430202  ORR	R2, R3, R2, LSL #0
0x1172	0x8022    STRH	R2, [R4, #0]
;__Lib_UART_MSP.c, 284 :: 		
0x1174	0xF2000308  ADDW	R3, R0, #8
0x1178	0x881A    LDRH	R2, [R3, #0]
0x117A	0xF0020201  AND	R2, R2, #1
0x117E	0x801A    STRH	R2, [R3, #0]
;__Lib_UART_MSP.c, 285 :: 		
0x1180	0xF2000408  ADDW	R4, R0, #8
; uartBase end address is: 0 (R0)
0x1184	0xF8BD200C  LDRH	R2, [SP, #12]
0x1188	0x0213    LSLS	R3, R2, #8
0x118A	0xB29B    UXTH	R3, R3
0x118C	0xF8BD200A  LDRH	R2, [SP, #10]
0x1190	0x0112    LSLS	R2, R2, #4
0x1192	0xB292    UXTH	R2, R2
0x1194	0x4313    ORRS	R3, R2
0x1196	0xB29B    UXTH	R3, R3
0x1198	0x8822    LDRH	R2, [R4, #0]
0x119A	0x431A    ORRS	R2, R3
0x119C	0x8022    STRH	R2, [R4, #0]
;__Lib_UART_MSP.c, 286 :: 		
L_end_UARTx_SetBaudRate:
0x119E	0xF8DDE000  LDR	LR, [SP, #0]
0x11A2	0xB008    ADD	SP, SP, #32
0x11A4	0x4770    BX	LR
0x11A6	0xBF00    NOP
0x11A8	0x4000461C  	#1176256512
0x11AC	0x28000000  	__Lib_UART_MSP__UART_UCBRSx_FRACTIONAL_TABLE+0
0x11B0	0x28480000  	__Lib_UART_MSP__UART_UCBRSx_TABLE+0
; end of __Lib_UART_MSP_UARTx_SetBaudRate
__Lib_UART_MSP_UARTx_GetFreq:
;__Lib_UART_MSP.c, 221 :: 		
; clocks start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x0D90	0xB081    SUB	SP, SP, #4
; clocks end address is: 4 (R1)
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
; clocks start address is: 4 (R1)
;__Lib_UART_MSP.c, 224 :: 		
0x0D92	0x8802    LDRH	R2, [R0, #0]
; uartBase end address is: 0 (R0)
0x0D94	0xF00202C0  AND	R2, R2, #192
0x0D98	0xB292    UXTH	R2, R2
0x0D9A	0x0992    LSRS	R2, R2, #6
0x0D9C	0xB292    UXTH	R2, R2
; clockSource start address is: 0 (R0)
0x0D9E	0xB290    UXTH	R0, R2
;__Lib_UART_MSP.c, 225 :: 		
0x0DA0	0xB90A    CBNZ	R2, L___Lib_UART_MSP_UARTx_GetFreq21
; clocks end address is: 4 (R1)
; clockSource end address is: 0 (R0)
;__Lib_UART_MSP.c, 226 :: 		
0x0DA2	0x2000    MOVS	R0, #0
0x0DA4	0xE00E    B	L_end_UARTx_GetFreq
L___Lib_UART_MSP_UARTx_GetFreq21:
;__Lib_UART_MSP.c, 227 :: 		
; clockSource start address is: 0 (R0)
; clocks start address is: 4 (R1)
0x0DA6	0x2801    CMP	R0, #1
0x0DA8	0xD102    BNE	L___Lib_UART_MSP_UARTx_GetFreq23
; clockSource end address is: 0 (R0)
;__Lib_UART_MSP.c, 228 :: 		
0x0DAA	0x680A    LDR	R2, [R1, #0]
; clocks end address is: 4 (R1)
0x0DAC	0x4610    MOV	R0, R2
0x0DAE	0xE009    B	L_end_UARTx_GetFreq
L___Lib_UART_MSP_UARTx_GetFreq23:
;__Lib_UART_MSP.c, 229 :: 		
; clockSource start address is: 0 (R0)
; clocks start address is: 4 (R1)
0x0DB0	0x2802    CMP	R0, #2
0x0DB2	0xD002    BEQ	L___Lib_UART_MSP_UARTx_GetFreq68
0x0DB4	0x2803    CMP	R0, #3
0x0DB6	0xD000    BEQ	L___Lib_UART_MSP_UARTx_GetFreq67
; clocks end address is: 4 (R1)
; clockSource end address is: 0 (R0)
0x0DB8	0xE004    B	L___Lib_UART_MSP_UARTx_GetFreq27
L___Lib_UART_MSP_UARTx_GetFreq68:
; clocks start address is: 4 (R1)
L___Lib_UART_MSP_UARTx_GetFreq67:
;__Lib_UART_MSP.c, 230 :: 		
0x0DBA	0xF201020C  ADDW	R2, R1, #12
; clocks end address is: 4 (R1)
0x0DBE	0x6812    LDR	R2, [R2, #0]
0x0DC0	0x4610    MOV	R0, R2
0x0DC2	0xE7FF    B	L_end_UARTx_GetFreq
L___Lib_UART_MSP_UARTx_GetFreq27:
;__Lib_UART_MSP.c, 231 :: 		
L_end_UARTx_GetFreq:
0x0DC4	0xB001    ADD	SP, SP, #4
0x0DC6	0x4770    BX	LR
; end of __Lib_UART_MSP_UARTx_GetFreq
__Lib_UART_MSP__modf:
;__Lib_UART_MSP.c, 63 :: 		
; iptr start address is: 0 (R0)
0x0CE0	0xB082    SUB	SP, SP, #8
0x0CE2	0xED8D0A01  VSTR.32	S0, [SP, #4]
; iptr end address is: 0 (R0)
; iptr start address is: 0 (R0)
;__Lib_UART_MSP.c, 67 :: 		
0x0CE6	0xED9D0A01  VLDR.32	S0, [SP, #4]
0x0CEA	0xEEB50AC0  VCMPE.F32	S0, #0.0
0x0CEE	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x0CF2	0xDB0A    BLT	L___Lib_UART_MSP__modf1
0x0CF4	0xEDDD0A01  VLDR.32	S1, [SP, #4]
0x0CF8	0xEEB70A00  VMOV.F32	S0, #1
0x0CFC	0xEEF40AC0  VCMPE.F32	S1, S0
0x0D00	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x0D04	0xDA01    BGE	L___Lib_UART_MSP__modf1
0x0D06	0x2101    MOVS	R1, #1
0x0D08	0xE000    B	L___Lib_UART_MSP__modf0
L___Lib_UART_MSP__modf1:
0x0D0A	0x2100    MOVS	R1, #0
L___Lib_UART_MSP__modf0:
; bbb start address is: 4 (R1)
;__Lib_UART_MSP.c, 68 :: 		
0x0D0C	0xB989    CBNZ	R1, L___Lib_UART_MSP__modf65
; bbb end address is: 4 (R1)
0x0D0E	0xEDDD0A01  VLDR.32	S1, [SP, #4]
0x0D12	0xEEBF0A00  VMOV.F32	S0, #-1
0x0D16	0xEEF40AC0  VCMPE.F32	S1, S0
0x0D1A	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x0D1E	0xDD07    BLE	L___Lib_UART_MSP__modf64
0x0D20	0xED9D0A01  VLDR.32	S0, [SP, #4]
0x0D24	0xEEB50AC0  VCMPE.F32	S0, #0.0
0x0D28	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x0D2C	0xDC00    BGT	L___Lib_UART_MSP__modf63
0x0D2E	0xE000    B	L___Lib_UART_MSP__modf61
L___Lib_UART_MSP__modf64:
L___Lib_UART_MSP__modf63:
0x0D30	0xE008    B	L___Lib_UART_MSP__modf6
L___Lib_UART_MSP__modf61:
L___Lib_UART_MSP__modf65:
;__Lib_UART_MSP.c, 69 :: 		
0x0D32	0xF04F0100  MOV	R1, #0
0x0D36	0xEE001A10  VMOV	S0, R1
0x0D3A	0xED000A00  VSTR.32	S0, [R0, #0]
; iptr end address is: 0 (R0)
;__Lib_UART_MSP.c, 70 :: 		
0x0D3E	0xED9D0A01  VLDR.32	S0, [SP, #4]
0x0D42	0xE023    B	L_end__modf
;__Lib_UART_MSP.c, 71 :: 		
L___Lib_UART_MSP__modf6:
;__Lib_UART_MSP.c, 73 :: 		
; iptr start address is: 0 (R0)
0x0D44	0xA901    ADD	R1, SP, #4
0x0D46	0x6809    LDR	R1, [R1, #0]
0x0D48	0x0DC9    LSRS	R1, R1, #23
0x0D4A	0xF00101FF  AND	R1, R1, #255
0x0D4E	0x397F    SUBS	R1, #127
;__Lib_UART_MSP.c, 74 :: 		
0x0D50	0xB289    UXTH	R1, R1
0x0D52	0x2918    CMP	R1, #24
0x0D54	0xD908    BLS	L___Lib_UART_MSP__modf7
;__Lib_UART_MSP.c, 75 :: 		
0x0D56	0xED9D0A01  VLDR.32	S0, [SP, #4]
0x0D5A	0xED000A00  VSTR.32	S0, [R0, #0]
; iptr end address is: 0 (R0)
;__Lib_UART_MSP.c, 76 :: 		
0x0D5E	0xF04F0100  MOV	R1, #0
0x0D62	0xEE001A10  VMOV	S0, R1
0x0D66	0xE011    B	L_end__modf
;__Lib_UART_MSP.c, 77 :: 		
L___Lib_UART_MSP__modf7:
;__Lib_UART_MSP.c, 78 :: 		
; iptr start address is: 0 (R0)
0x0D68	0xED9D0A01  VLDR.32	S0, [SP, #4]
0x0D6C	0xEEBD0A40  VCVT.S32.F32	S0, S0
0x0D70	0xEE101A10  VMOV	R1, S0
0x0D74	0xEE001A10  VMOV	S0, R1
0x0D78	0xEEB80AC0  VCVT.F32.S32	S0, S0
0x0D7C	0xED000A00  VSTR.32	S0, [R0, #0]
;__Lib_UART_MSP.c, 80 :: 		
0x0D80	0xED500A00  VLDR.32	S1, [R0, #0]
; iptr end address is: 0 (R0)
0x0D84	0xED9D0A01  VLDR.32	S0, [SP, #4]
0x0D88	0xEE300A60  VSUB.F32	S0, S0, S1
;__Lib_UART_MSP.c, 81 :: 		
L_end__modf:
0x0D8C	0xB002    ADD	SP, SP, #8
0x0D8E	0x4770    BX	LR
; end of __Lib_UART_MSP__modf
__Lib_UART_MSP_UARTx_Enable:
;__Lib_UART_MSP.c, 99 :: 		
; uartBase start address is: 0 (R0)
0x1020	0xB081    SUB	SP, SP, #4
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
;__Lib_UART_MSP.c, 100 :: 		
0x1022	0x8802    LDRH	R2, [R0, #0]
0x1024	0xF64F71FE  MOVW	R1, #65534
0x1028	0xEA020101  AND	R1, R2, R1, LSL #0
0x102C	0x8001    STRH	R1, [R0, #0]
; uartBase end address is: 0 (R0)
;__Lib_UART_MSP.c, 101 :: 		
L_end_UARTx_Enable:
0x102E	0xB001    ADD	SP, SP, #4
0x1030	0x4770    BX	LR
; end of __Lib_UART_MSP_UARTx_Enable
fusion_v8_MSP432P401RIPZ__log_init2:
;__fuv8_msp432p401ripz_log.c, 30 :: 		static T_mikrobus_ret _log_init2(uint32_t baud)
; baud start address is: 0 (R0)
0x1C8C	0xB081    SUB	SP, SP, #4
0x1C8E	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__fuv8_msp432p401ripz_log.c, 32 :: 		UART0_Init( baud );
; baud end address is: 0 (R0)
0x1C92	0xF7FFFEA5  BL	_UART0_Init+0
;__fuv8_msp432p401ripz_log.c, 33 :: 		logger = UART0_Write;
0x1C96	0x4A04    LDR	R2, [PC, #16]
0x1C98	0x4904    LDR	R1, [PC, #16]
0x1C9A	0x600A    STR	R2, [R1, #0]
;__fuv8_msp432p401ripz_log.c, 34 :: 		return 0;
0x1C9C	0x2000    MOVS	R0, #0
;__fuv8_msp432p401ripz_log.c, 35 :: 		}
L_end__log_init2:
0x1C9E	0xF8DDE000  LDR	LR, [SP, #0]
0x1CA2	0xB001    ADD	SP, SP, #4
0x1CA4	0x4770    BX	LR
0x1CA6	0xBF00    NOP
0x1CA8	0x19450000  	_UART0_Write+0
0x1CAC	0x00802000  	_logger+0
; end of fusion_v8_MSP432P401RIPZ__log_init2
fusion_v8_MSP432P401RIPZ__log_init3:
;__fuv8_msp432p401ripz_log.c, 37 :: 		static T_mikrobus_ret _log_init3(uint32_t baud)
; baud start address is: 0 (R0)
0x1BD8	0xB081    SUB	SP, SP, #4
0x1BDA	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__fuv8_msp432p401ripz_log.c, 39 :: 		UART1_Init( baud );
; baud end address is: 0 (R0)
0x1BDE	0xF7FFFEBF  BL	_UART1_Init+0
;__fuv8_msp432p401ripz_log.c, 40 :: 		logger = UART1_Write;
0x1BE2	0x4A04    LDR	R2, [PC, #16]
0x1BE4	0x4904    LDR	R1, [PC, #16]
0x1BE6	0x600A    STR	R2, [R1, #0]
;__fuv8_msp432p401ripz_log.c, 41 :: 		return 0;
0x1BE8	0x2000    MOVS	R0, #0
;__fuv8_msp432p401ripz_log.c, 42 :: 		}
L_end__log_init3:
0x1BEA	0xF8DDE000  LDR	LR, [SP, #0]
0x1BEE	0xB001    ADD	SP, SP, #4
0x1BF0	0x4770    BX	LR
0x1BF2	0xBF00    NOP
0x1BF4	0x1A5D0000  	_UART1_Write+0
0x1BF8	0x00802000  	_logger+0
; end of fusion_v8_MSP432P401RIPZ__log_init3
_UART1_Init:
;__Lib_UART_MSP.c, 675 :: 		
; baudRate start address is: 0 (R0)
0x1960	0xB081    SUB	SP, SP, #4
0x1962	0xF8CDE000  STR	LR, [SP, #0]
0x1966	0x4684    MOV	R12, R0
; baudRate end address is: 0 (R0)
; baudRate start address is: 48 (R12)
;__Lib_UART_MSP.c, 676 :: 		
0x1968	0x4A0B    LDR	R2, [PC, #44]
0x196A	0x490C    LDR	R1, [PC, #48]
0x196C	0x600A    STR	R2, [R1, #0]
;__Lib_UART_MSP.c, 677 :: 		
0x196E	0x4A0C    LDR	R2, [PC, #48]
0x1970	0x490C    LDR	R1, [PC, #48]
0x1972	0x600A    STR	R2, [R1, #0]
;__Lib_UART_MSP.c, 678 :: 		
0x1974	0x4A0C    LDR	R2, [PC, #48]
0x1976	0x490D    LDR	R1, [PC, #52]
0x1978	0x600A    STR	R2, [R1, #0]
;__Lib_UART_MSP.c, 679 :: 		
0x197A	0x4A0D    LDR	R2, [PC, #52]
0x197C	0x490D    LDR	R1, [PC, #52]
0x197E	0x600A    STR	R2, [R1, #0]
;__Lib_UART_MSP.c, 681 :: 		
0x1980	0x480D    LDR	R0, [PC, #52]
0x1982	0xF7FFFDC9  BL	_GPIO_Alternate_Function_Enable+0
;__Lib_UART_MSP.c, 682 :: 		
0x1986	0x4661    MOV	R1, R12
; baudRate end address is: 48 (R12)
0x1988	0x480C    LDR	R0, [PC, #48]
0x198A	0xF7FFFE0F  BL	__Lib_UART_MSP_UARTx_Init+0
;__Lib_UART_MSP.c, 683 :: 		
L_end_UART1_Init:
0x198E	0xF8DDE000  LDR	LR, [SP, #0]
0x1992	0xB001    ADD	SP, SP, #4
0x1994	0x4770    BX	LR
0x1996	0xBF00    NOP
0x1998	0x1A5D0000  	_UART1_Write+0
0x199C	0x00B42000  	_UART_Wr_Ptr+0
0x19A0	0xFFFFFFFF  	_UART1_Read+0
0x19A4	0x00B82000  	_UART_Rd_Ptr+0
0x19A8	0xFFFFFFFF  	_UART1_Data_Ready+0
0x19AC	0x00BC2000  	_UART_Rdy_Ptr+0
0x19B0	0xFFFFFFFF  	_UART1_Tx_Idle+0
0x19B4	0x00C02000  	_UART_Tx_Idle_Ptr+0
0x19B8	0x25E80000  	__GPIO_MODULE_UARTA1_A1011+0
0x19BC	0x14004000  	EUSCI_A1_UCA1CTLW0+0
; end of _UART1_Init
fusion_v8_MSP432P401RIPZ__log_init4:
;__fuv8_msp432p401ripz_log.c, 44 :: 		static T_mikrobus_ret _log_init4(uint32_t baud)
; baud start address is: 0 (R0)
0x1B28	0xB081    SUB	SP, SP, #4
0x1B2A	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__fuv8_msp432p401ripz_log.c, 46 :: 		UART1_Init( baud );
; baud end address is: 0 (R0)
0x1B2E	0xF7FFFF17  BL	_UART1_Init+0
;__fuv8_msp432p401ripz_log.c, 47 :: 		logger = UART1_Write;
0x1B32	0x4A04    LDR	R2, [PC, #16]
0x1B34	0x4904    LDR	R1, [PC, #16]
0x1B36	0x600A    STR	R2, [R1, #0]
;__fuv8_msp432p401ripz_log.c, 48 :: 		return 0;
0x1B38	0x2000    MOVS	R0, #0
;__fuv8_msp432p401ripz_log.c, 49 :: 		}
L_end__log_init4:
0x1B3A	0xF8DDE000  LDR	LR, [SP, #0]
0x1B3E	0xB001    ADD	SP, SP, #4
0x1B40	0x4770    BX	LR
0x1B42	0xBF00    NOP
0x1B44	0x1A5D0000  	_UART1_Write+0
0x1B48	0x00802000  	_logger+0
; end of fusion_v8_MSP432P401RIPZ__log_init4
fusion_v8_MSP432P401RIPZ__log_init5:
;__fuv8_msp432p401ripz_log.c, 51 :: 		static T_mikrobus_ret _log_init5(uint32_t baud)
; baud start address is: 0 (R0)
0x1B04	0xB081    SUB	SP, SP, #4
0x1B06	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__fuv8_msp432p401ripz_log.c, 53 :: 		UART2_Init( baud );
; baud end address is: 0 (R0)
0x1B0A	0xF7FFFEEB  BL	_UART2_Init+0
;__fuv8_msp432p401ripz_log.c, 54 :: 		logger = UART2_Write;
0x1B0E	0x4A04    LDR	R2, [PC, #16]
0x1B10	0x4904    LDR	R1, [PC, #16]
0x1B12	0x600A    STR	R2, [R1, #0]
;__fuv8_msp432p401ripz_log.c, 55 :: 		return 0;
0x1B14	0x2000    MOVS	R0, #0
;__fuv8_msp432p401ripz_log.c, 56 :: 		}
L_end__log_init5:
0x1B16	0xF8DDE000  LDR	LR, [SP, #0]
0x1B1A	0xB001    ADD	SP, SP, #4
0x1B1C	0x4770    BX	LR
0x1B1E	0xBF00    NOP
0x1B20	0x1A790000  	_UART2_Write+0
0x1B24	0x00802000  	_logger+0
; end of fusion_v8_MSP432P401RIPZ__log_init5
_UART2_Init:
;__Lib_UART_MSP.c, 797 :: 		
; baudRate start address is: 0 (R0)
0x18E4	0xB081    SUB	SP, SP, #4
0x18E6	0xF8CDE000  STR	LR, [SP, #0]
0x18EA	0x4684    MOV	R12, R0
; baudRate end address is: 0 (R0)
; baudRate start address is: 48 (R12)
;__Lib_UART_MSP.c, 798 :: 		
0x18EC	0x4A0B    LDR	R2, [PC, #44]
0x18EE	0x490C    LDR	R1, [PC, #48]
0x18F0	0x600A    STR	R2, [R1, #0]
;__Lib_UART_MSP.c, 799 :: 		
0x18F2	0x4A0C    LDR	R2, [PC, #48]
0x18F4	0x490C    LDR	R1, [PC, #48]
0x18F6	0x600A    STR	R2, [R1, #0]
;__Lib_UART_MSP.c, 800 :: 		
0x18F8	0x4A0C    LDR	R2, [PC, #48]
0x18FA	0x490D    LDR	R1, [PC, #52]
0x18FC	0x600A    STR	R2, [R1, #0]
;__Lib_UART_MSP.c, 801 :: 		
0x18FE	0x4A0D    LDR	R2, [PC, #52]
0x1900	0x490D    LDR	R1, [PC, #52]
0x1902	0x600A    STR	R2, [R1, #0]
;__Lib_UART_MSP.c, 803 :: 		
0x1904	0x480D    LDR	R0, [PC, #52]
0x1906	0xF7FFFE07  BL	_GPIO_Alternate_Function_Enable+0
;__Lib_UART_MSP.c, 804 :: 		
0x190A	0x4661    MOV	R1, R12
; baudRate end address is: 48 (R12)
0x190C	0x480C    LDR	R0, [PC, #48]
0x190E	0xF7FFFE4D  BL	__Lib_UART_MSP_UARTx_Init+0
;__Lib_UART_MSP.c, 805 :: 		
L_end_UART2_Init:
0x1912	0xF8DDE000  LDR	LR, [SP, #0]
0x1916	0xB001    ADD	SP, SP, #4
0x1918	0x4770    BX	LR
0x191A	0xBF00    NOP
0x191C	0x1A790000  	_UART2_Write+0
0x1920	0x00B42000  	_UART_Wr_Ptr+0
0x1924	0xFFFFFFFF  	_UART2_Read+0
0x1928	0x00B82000  	_UART_Rd_Ptr+0
0x192C	0xFFFFFFFF  	_UART2_Data_Ready+0
0x1930	0x00BC2000  	_UART_Rdy_Ptr+0
0x1934	0xFFFFFFFF  	_UART2_Tx_Idle+0
0x1938	0x00C02000  	_UART_Tx_Idle_Ptr+0
0x193C	0x23540000  	__GPIO_MODULE_UARTA2_B23+0
0x1940	0x18004000  	EUSCI_A2_UCA2CTLW0+0
; end of _UART2_Init
fusion_v8_MSP432P401RIPZ__log_initUart:
;__fuv8_msp432p401ripz_log.c, 58 :: 		static T_mikrobus_ret _log_initUart(uint32_t baud)
; baud start address is: 0 (R0)
0x1AE0	0xB081    SUB	SP, SP, #4
0x1AE2	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__fuv8_msp432p401ripz_log.c, 60 :: 		UART2_Init( baud );
; baud end address is: 0 (R0)
0x1AE6	0xF7FFFEFD  BL	_UART2_Init+0
;__fuv8_msp432p401ripz_log.c, 61 :: 		logger = UART2_Write;
0x1AEA	0x4A04    LDR	R2, [PC, #16]
0x1AEC	0x4904    LDR	R1, [PC, #16]
0x1AEE	0x600A    STR	R2, [R1, #0]
;__fuv8_msp432p401ripz_log.c, 62 :: 		return 0;
0x1AF0	0x2000    MOVS	R0, #0
;__fuv8_msp432p401ripz_log.c, 63 :: 		}
L_end__log_initUart:
0x1AF2	0xF8DDE000  LDR	LR, [SP, #0]
0x1AF6	0xB001    ADD	SP, SP, #4
0x1AF8	0x4770    BX	LR
0x1AFA	0xBF00    NOP
0x1AFC	0x1A790000  	_UART2_Write+0
0x1B00	0x00802000  	_logger+0
; end of fusion_v8_MSP432P401RIPZ__log_initUart
_mikrobus_logWrite:
;fusion_v8_MSP432P401RIPZ.c, 318 :: 		T_mikrobus_ret mikrobus_logWrite(uint8_t* data_, T_log_format format)
; format start address is: 4 (R1)
; data_ start address is: 0 (R0)
0x1FFC	0xB083    SUB	SP, SP, #12
0x1FFE	0xF8CDE000  STR	LR, [SP, #0]
0x2002	0x4602    MOV	R2, R0
; format end address is: 4 (R1)
; data_ end address is: 0 (R0)
; data_ start address is: 8 (R2)
; format start address is: 4 (R1)
;fusion_v8_MSP432P401RIPZ.c, 320 :: 		uint8_t *ptr = data_;
; ptr start address is: 0 (R0)
0x2004	0x4610    MOV	R0, R2
; data_ end address is: 8 (R2)
;fusion_v8_MSP432P401RIPZ.c, 321 :: 		uint8_t row = 13;
0x2006	0x220D    MOVS	R2, #13
0x2008	0xF88D2008  STRB	R2, [SP, #8]
0x200C	0x220A    MOVS	R2, #10
0x200E	0xF88D2009  STRB	R2, [SP, #9]
;fusion_v8_MSP432P401RIPZ.c, 322 :: 		uint8_t line = 10;
;fusion_v8_MSP432P401RIPZ.c, 323 :: 		switch( format )
0x2012	0xE01F    B	L_mikrobus_logWrite220
; format end address is: 4 (R1)
;fusion_v8_MSP432P401RIPZ.c, 325 :: 		case _LOG_BYTE :
L_mikrobus_logWrite222:
;fusion_v8_MSP432P401RIPZ.c, 326 :: 		_log_write( ptr );
; ptr end address is: 0 (R0)
0x2014	0xF7FFFD9A  BL	fusion_v8_MSP432P401RIPZ__log_write+0
;fusion_v8_MSP432P401RIPZ.c, 327 :: 		break;
0x2018	0xE023    B	L_mikrobus_logWrite221
;fusion_v8_MSP432P401RIPZ.c, 328 :: 		case _LOG_TEXT :
L_mikrobus_logWrite223:
;fusion_v8_MSP432P401RIPZ.c, 329 :: 		while( *ptr )
; ptr start address is: 0 (R0)
L_mikrobus_logWrite224:
; ptr end address is: 0 (R0)
; ptr start address is: 0 (R0)
0x201A	0x7802    LDRB	R2, [R0, #0]
0x201C	0xB12A    CBZ	R2, L_mikrobus_logWrite225
;fusion_v8_MSP432P401RIPZ.c, 331 :: 		_log_write( ptr );
0x201E	0x9001    STR	R0, [SP, #4]
0x2020	0xF7FFFD94  BL	fusion_v8_MSP432P401RIPZ__log_write+0
0x2024	0x9801    LDR	R0, [SP, #4]
;fusion_v8_MSP432P401RIPZ.c, 332 :: 		ptr++;
0x2026	0x1C40    ADDS	R0, R0, #1
;fusion_v8_MSP432P401RIPZ.c, 333 :: 		}
; ptr end address is: 0 (R0)
0x2028	0xE7F7    B	L_mikrobus_logWrite224
L_mikrobus_logWrite225:
;fusion_v8_MSP432P401RIPZ.c, 334 :: 		break;
0x202A	0xE01A    B	L_mikrobus_logWrite221
;fusion_v8_MSP432P401RIPZ.c, 335 :: 		case _LOG_LINE :
L_mikrobus_logWrite226:
;fusion_v8_MSP432P401RIPZ.c, 336 :: 		while( *ptr )
; ptr start address is: 0 (R0)
L_mikrobus_logWrite227:
; ptr end address is: 0 (R0)
; ptr start address is: 0 (R0)
0x202C	0x7802    LDRB	R2, [R0, #0]
0x202E	0xB12A    CBZ	R2, L_mikrobus_logWrite228
;fusion_v8_MSP432P401RIPZ.c, 338 :: 		_log_write( ptr );
0x2030	0x9001    STR	R0, [SP, #4]
0x2032	0xF7FFFD8B  BL	fusion_v8_MSP432P401RIPZ__log_write+0
0x2036	0x9801    LDR	R0, [SP, #4]
;fusion_v8_MSP432P401RIPZ.c, 339 :: 		ptr++;
0x2038	0x1C40    ADDS	R0, R0, #1
;fusion_v8_MSP432P401RIPZ.c, 340 :: 		}
; ptr end address is: 0 (R0)
0x203A	0xE7F7    B	L_mikrobus_logWrite227
L_mikrobus_logWrite228:
;fusion_v8_MSP432P401RIPZ.c, 341 :: 		_log_write( &row );
0x203C	0xAA02    ADD	R2, SP, #8
0x203E	0x4610    MOV	R0, R2
0x2040	0xF7FFFD84  BL	fusion_v8_MSP432P401RIPZ__log_write+0
;fusion_v8_MSP432P401RIPZ.c, 342 :: 		_log_write( &line );
0x2044	0xF10D0209  ADD	R2, SP, #9
0x2048	0x4610    MOV	R0, R2
0x204A	0xF7FFFD7F  BL	fusion_v8_MSP432P401RIPZ__log_write+0
;fusion_v8_MSP432P401RIPZ.c, 343 :: 		break;
0x204E	0xE008    B	L_mikrobus_logWrite221
;fusion_v8_MSP432P401RIPZ.c, 344 :: 		default :
L_mikrobus_logWrite229:
;fusion_v8_MSP432P401RIPZ.c, 345 :: 		return _MIKROBUS_ERR_LOG;
0x2050	0x2006    MOVS	R0, #6
0x2052	0xE007    B	L_end_mikrobus_logWrite
;fusion_v8_MSP432P401RIPZ.c, 346 :: 		}
L_mikrobus_logWrite220:
; ptr start address is: 0 (R0)
; format start address is: 4 (R1)
0x2054	0x2900    CMP	R1, #0
0x2056	0xD0DD    BEQ	L_mikrobus_logWrite222
0x2058	0x2901    CMP	R1, #1
0x205A	0xD0DE    BEQ	L_mikrobus_logWrite223
0x205C	0x2902    CMP	R1, #2
0x205E	0xD0E5    BEQ	L_mikrobus_logWrite226
; format end address is: 4 (R1)
; ptr end address is: 0 (R0)
0x2060	0xE7F6    B	L_mikrobus_logWrite229
L_mikrobus_logWrite221:
;fusion_v8_MSP432P401RIPZ.c, 347 :: 		return 0;
0x2062	0x2000    MOVS	R0, #0
;fusion_v8_MSP432P401RIPZ.c, 348 :: 		}
L_end_mikrobus_logWrite:
0x2064	0xF8DDE000  LDR	LR, [SP, #0]
0x2068	0xB003    ADD	SP, SP, #12
0x206A	0x4770    BX	LR
; end of _mikrobus_logWrite
fusion_v8_MSP432P401RIPZ__log_write:
;__fuv8_msp432p401ripz_log.c, 17 :: 		static T_mikrobus_ret _log_write(uint8_t *data_)
; data_ start address is: 0 (R0)
0x1B4C	0xB081    SUB	SP, SP, #4
0x1B4E	0xF8CDE000  STR	LR, [SP, #0]
; data_ end address is: 0 (R0)
; data_ start address is: 0 (R0)
;__fuv8_msp432p401ripz_log.c, 19 :: 		logger( *data_ );
0x1B52	0x7801    LDRB	R1, [R0, #0]
; data_ end address is: 0 (R0)
0x1B54	0xB2CC    UXTB	R4, R1
0x1B56	0xB2A0    UXTH	R0, R4
0x1B58	0x4C03    LDR	R4, [PC, #12]
0x1B5A	0x6824    LDR	R4, [R4, #0]
0x1B5C	0x47A0    BLX	R4
;__fuv8_msp432p401ripz_log.c, 20 :: 		return 0;
0x1B5E	0x2000    MOVS	R0, #0
;__fuv8_msp432p401ripz_log.c, 21 :: 		}
L_end__log_write:
0x1B60	0xF8DDE000  LDR	LR, [SP, #0]
0x1B64	0xB001    ADD	SP, SP, #4
0x1B66	0x4770    BX	LR
0x1B68	0x00802000  	_logger+0
; end of fusion_v8_MSP432P401RIPZ__log_write
_UART0_Write:
;__Lib_UART_MSP.c, 483 :: 		
; _data start address is: 0 (R0)
0x1944	0xB081    SUB	SP, SP, #4
0x1946	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_MSP.c, 484 :: 		
0x194A	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x194C	0x4803    LDR	R0, [PC, #12]
0x194E	0xF7FFFEB9  BL	__Lib_UART_MSP_UARTx_Write+0
;__Lib_UART_MSP.c, 485 :: 		
L_end_UART0_Write:
0x1952	0xF8DDE000  LDR	LR, [SP, #0]
0x1956	0xB001    ADD	SP, SP, #4
0x1958	0x4770    BX	LR
0x195A	0xBF00    NOP
0x195C	0x10004000  	EUSCI_A0_UCA0CTLW0+0
; end of _UART0_Write
__Lib_UART_MSP_UARTx_Write:
;__Lib_UART_MSP.c, 372 :: 		
; _data start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x16C4	0xB081    SUB	SP, SP, #4
; _data end address is: 4 (R1)
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
; _data start address is: 4 (R1)
0x16C6	0xF8AD1000  STRH	R1, [SP, #0]
; uartBase end address is: 0 (R0)
; _data end address is: 4 (R1)
0x16CA	0x4601    MOV	R1, R0
0x16CC	0xF8BD0000  LDRH	R0, [SP, #0]
;__Lib_UART_MSP.c, 373 :: 		
L___Lib_UART_MSP_UARTx_Write35:
; _data start address is: 0 (R0)
; uartBase start address is: 4 (R1)
0x16D0	0xF201020A  ADDW	R2, R1, #10
0x16D4	0x8812    LDRH	R2, [R2, #0]
0x16D6	0xF0020201  AND	R2, R2, #1
0x16DA	0xB292    UXTH	R2, R2
0x16DC	0xB102    CBZ	R2, L___Lib_UART_MSP_UARTx_Write36
0x16DE	0xE7F7    B	L___Lib_UART_MSP_UARTx_Write35
L___Lib_UART_MSP_UARTx_Write36:
;__Lib_UART_MSP.c, 374 :: 		
0x16E0	0xF201020E  ADDW	R2, R1, #14
; uartBase end address is: 4 (R1)
0x16E4	0x8010    STRH	R0, [R2, #0]
; _data end address is: 0 (R0)
;__Lib_UART_MSP.c, 375 :: 		
L_end_UARTx_Write:
0x16E6	0xB001    ADD	SP, SP, #4
0x16E8	0x4770    BX	LR
; end of __Lib_UART_MSP_UARTx_Write
_UART1_Write:
;__Lib_UART_MSP.c, 606 :: 		
; _data start address is: 0 (R0)
0x1A5C	0xB081    SUB	SP, SP, #4
0x1A5E	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_MSP.c, 607 :: 		
0x1A62	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x1A64	0x4803    LDR	R0, [PC, #12]
0x1A66	0xF7FFFE2D  BL	__Lib_UART_MSP_UARTx_Write+0
;__Lib_UART_MSP.c, 608 :: 		
L_end_UART1_Write:
0x1A6A	0xF8DDE000  LDR	LR, [SP, #0]
0x1A6E	0xB001    ADD	SP, SP, #4
0x1A70	0x4770    BX	LR
0x1A72	0xBF00    NOP
0x1A74	0x14004000  	EUSCI_A1_UCA1CTLW0+0
; end of _UART1_Write
_UART2_Write:
;__Lib_UART_MSP.c, 728 :: 		
; _data start address is: 0 (R0)
0x1A78	0xB081    SUB	SP, SP, #4
0x1A7A	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_MSP.c, 729 :: 		
0x1A7E	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x1A80	0x4803    LDR	R0, [PC, #12]
0x1A82	0xF7FFFE1F  BL	__Lib_UART_MSP_UARTx_Write+0
;__Lib_UART_MSP.c, 730 :: 		
L_end_UART2_Write:
0x1A86	0xF8DDE000  LDR	LR, [SP, #0]
0x1A8A	0xB001    ADD	SP, SP, #4
0x1A8C	0x4770    BX	LR
0x1A8E	0xBF00    NOP
0x1A90	0x18004000  	EUSCI_A2_UCA2CTLW0+0
; end of _UART2_Write
_UART3_Write:
;__Lib_UART_MSP.c, 850 :: 		
; _data start address is: 0 (R0)
0x1A40	0xB081    SUB	SP, SP, #4
0x1A42	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_MSP.c, 851 :: 		
0x1A46	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x1A48	0x4803    LDR	R0, [PC, #12]
0x1A4A	0xF7FFFE3B  BL	__Lib_UART_MSP_UARTx_Write+0
;__Lib_UART_MSP.c, 852 :: 		
L_end_UART3_Write:
0x1A4E	0xF8DDE000  LDR	LR, [SP, #0]
0x1A52	0xB001    ADD	SP, SP, #4
0x1A54	0x4770    BX	LR
0x1A56	0xBF00    NOP
0x1A58	0x1C004000  	EUSCI_A3_UCA3CTLW0+0
; end of _UART3_Write
_applicationInit:
;Click_3DHall2_MSP.c, 44 :: 		void applicationInit()
0x211C	0xB081    SUB	SP, SP, #4
0x211E	0xF8CDE000  STR	LR, [SP, #0]
;Click_3DHall2_MSP.c, 46 :: 		c3dhall2_i2cDriverInit( (T_C3DHALL2_P)&_MIKROBUS1_GPIO, (T_C3DHALL2_P)&_MIKROBUS1_I2C, 0x5E );
0x2122	0x225E    MOVS	R2, #94
0x2124	0x4903    LDR	R1, [PC, #12]
0x2126	0x4804    LDR	R0, [PC, #16]
0x2128	0xF7FFFDD4  BL	_c3dhall2_i2cDriverInit+0
;Click_3DHall2_MSP.c, 47 :: 		}
L_end_applicationInit:
0x212C	0xF8DDE000  LDR	LR, [SP, #0]
0x2130	0xB001    ADD	SP, SP, #4
0x2132	0x4770    BX	LR
0x2134	0x20A80000  	__MIKROBUS1_I2C+0
0x2138	0x27A00000  	__MIKROBUS1_GPIO+0
; end of _applicationInit
_c3dhall2_i2cDriverInit:
;__c3dhall2_driver.c, 124 :: 		void c3dhall2_i2cDriverInit(T_C3DHALL2_P gpioObj, T_C3DHALL2_P i2cObj, uint8_t slave)
; slave start address is: 8 (R2)
; i2cObj start address is: 4 (R1)
; gpioObj start address is: 0 (R0)
0x1CD4	0xB081    SUB	SP, SP, #4
0x1CD6	0xF8CDE000  STR	LR, [SP, #0]
0x1CDA	0x4604    MOV	R4, R0
; slave end address is: 8 (R2)
; i2cObj end address is: 4 (R1)
; gpioObj end address is: 0 (R0)
; gpioObj start address is: 16 (R4)
; i2cObj start address is: 4 (R1)
; slave start address is: 8 (R2)
;__c3dhall2_driver.c, 126 :: 		_slaveAddress = slave;
0x1CDC	0x4B05    LDR	R3, [PC, #20]
0x1CDE	0x701A    STRB	R2, [R3, #0]
; slave end address is: 8 (R2)
;__c3dhall2_driver.c, 127 :: 		hal_i2cMap( (T_HAL_P)i2cObj );
0x1CE0	0x4608    MOV	R0, R1
; i2cObj end address is: 4 (R1)
0x1CE2	0xF7FFFF6B  BL	__c3dhall2_driver_hal_i2cMap+0
;__c3dhall2_driver.c, 128 :: 		hal_gpioMap( (T_HAL_P)gpioObj );
0x1CE6	0x4620    MOV	R0, R4
; gpioObj end address is: 16 (R4)
0x1CE8	0xF7FFFF64  BL	__c3dhall2_driver_hal_gpioMap+0
;__c3dhall2_driver.c, 129 :: 		}
L_end_c3dhall2_i2cDriverInit:
0x1CEC	0xF8DDE000  LDR	LR, [SP, #0]
0x1CF0	0xB001    ADD	SP, SP, #4
0x1CF2	0x4770    BX	LR
0x1CF4	0x002F2000  	__c3dhall2_driver__slaveAddress+0
; end of _c3dhall2_i2cDriverInit
__c3dhall2_driver_hal_i2cMap:
;__hal_msp432.c, 79 :: 		static void hal_i2cMap(T_HAL_P i2cObj)
; i2cObj start address is: 0 (R0)
0x1BBC	0xB081    SUB	SP, SP, #4
; i2cObj end address is: 0 (R0)
; i2cObj start address is: 0 (R0)
;__hal_msp432.c, 83 :: 		fp_i2cWrite    = tmp->i2cWrite;
0x1BBE	0x6802    LDR	R2, [R0, #0]
0x1BC0	0x4903    LDR	R1, [PC, #12]
0x1BC2	0x600A    STR	R2, [R1, #0]
;__hal_msp432.c, 84 :: 		fp_i2cRead     = tmp->i2cRead;
0x1BC4	0x1D01    ADDS	R1, R0, #4
; i2cObj end address is: 0 (R0)
0x1BC6	0x680A    LDR	R2, [R1, #0]
0x1BC8	0x4902    LDR	R1, [PC, #8]
0x1BCA	0x600A    STR	R2, [R1, #0]
;__hal_msp432.c, 85 :: 		}
L_end_hal_i2cMap:
0x1BCC	0xB001    ADD	SP, SP, #4
0x1BCE	0x4770    BX	LR
0x1BD0	0x00842000  	__c3dhall2_driver_fp_i2cWrite+0
0x1BD4	0x00882000  	__c3dhall2_driver_fp_i2cRead+0
; end of __c3dhall2_driver_hal_i2cMap
__c3dhall2_driver_hal_gpioMap:
;__c3dhall2_hal.c, 321 :: 		static void hal_gpioMap(T_HAL_P gpioObj)
0x1BB4	0xB081    SUB	SP, SP, #4
;__c3dhall2_hal.c, 397 :: 		}
L_end_hal_gpioMap:
0x1BB6	0xB001    ADD	SP, SP, #4
0x1BB8	0x4770    BX	LR
; end of __c3dhall2_driver_hal_gpioMap
_applicationTask:
;Click_3DHall2_MSP.c, 49 :: 		void applicationTask()
0x2150	0xB081    SUB	SP, SP, #4
0x2152	0xF8CDE000  STR	LR, [SP, #0]
;Click_3DHall2_MSP.c, 51 :: 		Temperature = c3dhall2_getTemperature();
0x2156	0xF7FFFEC5  BL	_c3dhall2_getTemperature+0
0x215A	0x480E    LDR	R0, [PC, #56]
0x215C	0xED000A00  VSTR.32	S0, [R0, #0]
;Click_3DHall2_MSP.c, 52 :: 		FloatToStr(Temperature, demoText);
0x2160	0x480D    LDR	R0, [PC, #52]
0x2162	0xF7FFFDC9  BL	_FloatToStr+0
;Click_3DHall2_MSP.c, 53 :: 		mikrobus_logWrite(" Temperature :", _LOG_TEXT);
0x2166	0x480D    LDR	R0, [PC, #52]
0x2168	0x2101    MOVS	R1, #1
0x216A	0xF7FFFF47  BL	_mikrobus_logWrite+0
;Click_3DHall2_MSP.c, 54 :: 		mikrobus_logWrite(demoText, _LOG_LINE);
0x216E	0x2102    MOVS	R1, #2
0x2170	0x4809    LDR	R0, [PC, #36]
0x2172	0xF7FFFF43  BL	_mikrobus_logWrite+0
;Click_3DHall2_MSP.c, 56 :: 		Delay_ms( 1000 );
0x2176	0xF64127FD  MOVW	R7, #6909
0x217A	0xF2C007B7  MOVT	R7, #183
0x217E	0xBF00    NOP
L_applicationTask2:
0x2180	0x1E7F    SUBS	R7, R7, #1
0x2182	0xD1FD    BNE	L_applicationTask2
0x2184	0xBF00    NOP
0x2186	0xBF00    NOP
0x2188	0xBF00    NOP
0x218A	0xBF00    NOP
;Click_3DHall2_MSP.c, 57 :: 		}
L_end_applicationTask:
0x218C	0xF8DDE000  LDR	LR, [SP, #0]
0x2190	0xB001    ADD	SP, SP, #4
0x2192	0x4770    BX	LR
0x2194	0x00482000  	_Temperature+0
0x2198	0x004C2000  	_demoText+0
0x219C	0x00152000  	?lstr2_Click_3DHall2_MSP+0
; end of _applicationTask
_c3dhall2_getTemperature:
;__c3dhall2_driver.c, 212 :: 		float c3dhall2_getTemperature()
0x1EE4	0xB082    SUB	SP, SP, #8
0x1EE6	0xF8CDE000  STR	LR, [SP, #0]
;__c3dhall2_driver.c, 217 :: 		Temp_data = c3dhall2_readByte(_C3DHALL2_REG_TEMPERATURE_DATA_1);
0x1EEA	0x2003    MOVS	R0, #3
0x1EEC	0xF7FFFE3E  BL	_c3dhall2_readByte+0
; Temp_data start address is: 4 (R1)
0x1EF0	0xB2C1    UXTB	R1, R0
;__c3dhall2_driver.c, 218 :: 		Temp_data = (Temp_data & 0xF0) << 4;
0x1EF2	0xF00100F0  AND	R0, R1, #240
0x1EF6	0xB280    UXTH	R0, R0
; Temp_data end address is: 4 (R1)
0x1EF8	0x0100    LSLS	R0, R0, #4
; Temp_data start address is: 4 (R1)
0x1EFA	0xB281    UXTH	R1, R0
;__c3dhall2_driver.c, 219 :: 		Temp_data |= c3dhall2_readByte(_C3DHALL2_REG_TEMPERATURE_DATA_2);
0x1EFC	0xF8AD1004  STRH	R1, [SP, #4]
0x1F00	0x2006    MOVS	R0, #6
0x1F02	0xF7FFFE33  BL	_c3dhall2_readByte+0
0x1F06	0xF8BD1004  LDRH	R1, [SP, #4]
0x1F0A	0xEA410000  ORR	R0, R1, R0, LSL #0
0x1F0E	0xB280    UXTH	R0, R0
; Temp_data end address is: 4 (R1)
;__c3dhall2_driver.c, 221 :: 		Temperature = (float)(temp_data - 340.0) * 1.1 + 25.0;
0x1F10	0xEE000A90  VMOV	S1, R0
0x1F14	0xEEF80A60  VCVT.F32.U32	S1, S1
0x1F18	0x4809    LDR	R0, [PC, #36]
0x1F1A	0xEE000A10  VMOV	S0, R0
0x1F1E	0xEE700AC0  VSUB.F32	S1, S1, S0
0x1F22	0x4808    LDR	R0, [PC, #32]
0x1F24	0xEE000A10  VMOV	S0, R0
0x1F28	0xEE600A80  VMUL.F32	S1, S1, S0
0x1F2C	0xEEB30A09  VMOV.F32	S0, #25
0x1F30	0xEE300A80  VADD.F32	S0, S1, S0
;__c3dhall2_driver.c, 222 :: 		return Temperature;
0x1F34	0xEEB00A40  VMOV.F32	S0, S0
;__c3dhall2_driver.c, 223 :: 		}
L_end_c3dhall2_getTemperature:
0x1F38	0xF8DDE000  LDR	LR, [SP, #0]
0x1F3C	0xB002    ADD	SP, SP, #8
0x1F3E	0x4770    BX	LR
0x1F40	0x000043AA  	#1135214592
0x1F44	0xCCCD3F8C  	#1066192077
; end of _c3dhall2_getTemperature
_c3dhall2_readByte:
;__c3dhall2_driver.c, 155 :: 		uint8_t c3dhall2_readByte(uint8_t reg)
; reg start address is: 0 (R0)
0x1B6C	0xB082    SUB	SP, SP, #8
0x1B6E	0xF8CDE000  STR	LR, [SP, #0]
; reg end address is: 0 (R0)
; reg start address is: 0 (R0)
;__c3dhall2_driver.c, 160 :: 		writeReg[ 0 ] = reg;
0x1B72	0xA901    ADD	R1, SP, #4
0x1B74	0x7008    STRB	R0, [R1, #0]
; reg end address is: 0 (R0)
;__c3dhall2_driver.c, 162 :: 		hal_i2cStart();
0x1B76	0xF7FFFE8B  BL	__c3dhall2_driver_hal_i2cStart+0
;__c3dhall2_driver.c, 163 :: 		hal_i2cWrite(_slaveAddress, writeReg, 1, END_MODE_RESTART);
0x1B7A	0xAA01    ADD	R2, SP, #4
0x1B7C	0x490C    LDR	R1, [PC, #48]
0x1B7E	0x7809    LDRB	R1, [R1, #0]
0x1B80	0x2300    MOVS	R3, #0
0x1B82	0xB2C8    UXTB	R0, R1
0x1B84	0x4611    MOV	R1, R2
0x1B86	0x2201    MOVS	R2, #1
0x1B88	0xF7FFFE88  BL	__c3dhall2_driver_hal_i2cWrite+0
;__c3dhall2_driver.c, 164 :: 		hal_i2cRead(_slaveAddress, readReg, 1, END_MODE_STOP);
0x1B8C	0xF10D0205  ADD	R2, SP, #5
0x1B90	0x4907    LDR	R1, [PC, #28]
0x1B92	0x7809    LDRB	R1, [R1, #0]
0x1B94	0x2301    MOVS	R3, #1
0x1B96	0xB2C8    UXTB	R0, R1
0x1B98	0x4611    MOV	R1, R2
0x1B9A	0x2201    MOVS	R2, #1
0x1B9C	0xF7FFFE66  BL	__c3dhall2_driver_hal_i2cRead+0
;__c3dhall2_driver.c, 166 :: 		return readReg[ 0 ];
0x1BA0	0xF10D0105  ADD	R1, SP, #5
0x1BA4	0x7809    LDRB	R1, [R1, #0]
0x1BA6	0xB2C8    UXTB	R0, R1
;__c3dhall2_driver.c, 167 :: 		}
L_end_c3dhall2_readByte:
0x1BA8	0xF8DDE000  LDR	LR, [SP, #0]
0x1BAC	0xB002    ADD	SP, SP, #8
0x1BAE	0x4770    BX	LR
0x1BB0	0x002F2000  	__c3dhall2_driver__slaveAddress+0
; end of _c3dhall2_readByte
__c3dhall2_driver_hal_i2cStart:
;__hal_msp432.c, 87 :: 		static int hal_i2cStart()
0x1890	0xB081    SUB	SP, SP, #4
;__hal_msp432.c, 89 :: 		int res = 0;
; res start address is: 0 (R0)
0x1892	0xF2400000  MOVW	R0, #0
0x1896	0xB200    SXTH	R0, R0
;__hal_msp432.c, 90 :: 		return res;
; res end address is: 0 (R0)
;__hal_msp432.c, 91 :: 		}
L_end_hal_i2cStart:
0x1898	0xB001    ADD	SP, SP, #4
0x189A	0x4770    BX	LR
; end of __c3dhall2_driver_hal_i2cStart
__c3dhall2_driver_hal_i2cWrite:
;__hal_msp432.c, 93 :: 		static int hal_i2cWrite(uint8_t slaveAddress, uint8_t *pBuf, uint16_t nBytes, uint8_t endMode)
; endMode start address is: 12 (R3)
; nBytes start address is: 8 (R2)
; pBuf start address is: 4 (R1)
; slaveAddress start address is: 0 (R0)
0x189C	0xB082    SUB	SP, SP, #8
0x189E	0xF8CDE000  STR	LR, [SP, #0]
; endMode end address is: 12 (R3)
; nBytes end address is: 8 (R2)
; pBuf end address is: 4 (R1)
; slaveAddress end address is: 0 (R0)
; slaveAddress start address is: 0 (R0)
; pBuf start address is: 4 (R1)
; nBytes start address is: 8 (R2)
; endMode start address is: 12 (R3)
;__hal_msp432.c, 95 :: 		int res = 0;
0x18A2	0xF2400400  MOVW	R4, #0
0x18A6	0xF8AD4004  STRH	R4, [SP, #4]
;__hal_msp432.c, 97 :: 		res |= fp_i2cWrite(slaveAddress, ptr, nBytes, endMode);
; endMode end address is: 12 (R3)
; nBytes end address is: 8 (R2)
; pBuf end address is: 4 (R1)
; slaveAddress end address is: 0 (R0)
0x18AA	0x4C05    LDR	R4, [PC, #20]
0x18AC	0x6824    LDR	R4, [R4, #0]
0x18AE	0x47A0    BLX	R4
0x18B0	0xF9BD4004  LDRSH	R4, [SP, #4]
0x18B4	0x4304    ORRS	R4, R0
;__hal_msp432.c, 98 :: 		return res;
0x18B6	0xB220    SXTH	R0, R4
;__hal_msp432.c, 99 :: 		}
L_end_hal_i2cWrite:
0x18B8	0xF8DDE000  LDR	LR, [SP, #0]
0x18BC	0xB002    ADD	SP, SP, #8
0x18BE	0x4770    BX	LR
0x18C0	0x00842000  	__c3dhall2_driver_fp_i2cWrite+0
; end of __c3dhall2_driver_hal_i2cWrite
_I2C0_Write:
;__Lib_I2C_MSP.c, 498 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x16EC	0xB081    SUB	SP, SP, #4
0x16EE	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_MSP.c, 499 :: 		
0x16F2	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x16F4	0x4613    MOV	R3, R2
0x16F6	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x16F8	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x16FA	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x16FC	0xF7FFFBCE  BL	__Lib_I2C_MSP_I2Cx_Write+0
0x1700	0xB001    ADD	SP, SP, #4
;__Lib_I2C_MSP.c, 500 :: 		
L_end_I2C0_Write:
0x1702	0xF8DDE000  LDR	LR, [SP, #0]
0x1706	0xB001    ADD	SP, SP, #4
0x1708	0x4770    BX	LR
0x170A	0xBF00    NOP
0x170C	0x20004000  	EUSCI_B0_UCB0CTLW0+0
; end of _I2C0_Write
__Lib_I2C_MSP_I2Cx_Write:
;__Lib_I2C_MSP.c, 263 :: 		
; slave_address start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x0E9C	0xB087    SUB	SP, SP, #28
0x0E9E	0xF8CDE000  STR	LR, [SP, #0]
0x0EA2	0xF88D1004  STRB	R1, [SP, #4]
0x0EA6	0x4601    MOV	R1, R0
0x0EA8	0xF89D0004  LDRB	R0, [SP, #4]
0x0EAC	0x9205    STR	R2, [SP, #20]
0x0EAE	0x9306    STR	R3, [SP, #24]
; slave_address end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x0EB0	0x9C07    LDR	R4, [SP, #28]
0x0EB2	0x9407    STR	R4, [SP, #28]
;__Lib_I2C_MSP.c, 266 :: 		
0x0EB4	0x4C4C    LDR	R4, [PC, #304]
0x0EB6	0x42A1    CMP	R1, R4
0x0EB8	0xD10A    BNE	L___Lib_I2C_MSP_I2Cx_Write45
;__Lib_I2C_MSP.c, 267 :: 		
0x0EBA	0x4D4C    LDR	R5, [PC, #304]
0x0EBC	0x682C    LDR	R4, [R5, #0]
0x0EBE	0x9403    STR	R4, [SP, #12]
0x0EC0	0x462C    MOV	R4, R5
0x0EC2	0x6824    LDR	R4, [R4, #0]
0x0EC4	0x9404    STR	R4, [SP, #16]
;__Lib_I2C_MSP.c, 268 :: 		
0x0EC6	0x4C4A    LDR	R4, [PC, #296]
0x0EC8	0x6825    LDR	R5, [R4, #0]
0x0ECA	0x4C4A    LDR	R4, [PC, #296]
0x0ECC	0x6025    STR	R5, [R4, #0]
;__Lib_I2C_MSP.c, 269 :: 		
0x0ECE	0xE028    B	L___Lib_I2C_MSP_I2Cx_Write46
L___Lib_I2C_MSP_I2Cx_Write45:
;__Lib_I2C_MSP.c, 270 :: 		
0x0ED0	0x4C49    LDR	R4, [PC, #292]
0x0ED2	0x42A1    CMP	R1, R4
0x0ED4	0xD10A    BNE	L___Lib_I2C_MSP_I2Cx_Write47
;__Lib_I2C_MSP.c, 271 :: 		
0x0ED6	0x4D49    LDR	R5, [PC, #292]
0x0ED8	0x682C    LDR	R4, [R5, #0]
0x0EDA	0x9403    STR	R4, [SP, #12]
0x0EDC	0x462C    MOV	R4, R5
0x0EDE	0x6824    LDR	R4, [R4, #0]
0x0EE0	0x9404    STR	R4, [SP, #16]
;__Lib_I2C_MSP.c, 272 :: 		
0x0EE2	0x4C47    LDR	R4, [PC, #284]
0x0EE4	0x6825    LDR	R5, [R4, #0]
0x0EE6	0x4C43    LDR	R4, [PC, #268]
0x0EE8	0x6025    STR	R5, [R4, #0]
;__Lib_I2C_MSP.c, 273 :: 		
0x0EEA	0xE01A    B	L___Lib_I2C_MSP_I2Cx_Write48
L___Lib_I2C_MSP_I2Cx_Write47:
;__Lib_I2C_MSP.c, 274 :: 		
0x0EEC	0x4C45    LDR	R4, [PC, #276]
0x0EEE	0x42A1    CMP	R1, R4
0x0EF0	0xD10A    BNE	L___Lib_I2C_MSP_I2Cx_Write49
;__Lib_I2C_MSP.c, 275 :: 		
0x0EF2	0x4D45    LDR	R5, [PC, #276]
0x0EF4	0x682C    LDR	R4, [R5, #0]
0x0EF6	0x9403    STR	R4, [SP, #12]
0x0EF8	0x462C    MOV	R4, R5
0x0EFA	0x6824    LDR	R4, [R4, #0]
0x0EFC	0x9404    STR	R4, [SP, #16]
;__Lib_I2C_MSP.c, 276 :: 		
0x0EFE	0x4C43    LDR	R4, [PC, #268]
0x0F00	0x6825    LDR	R5, [R4, #0]
0x0F02	0x4C3C    LDR	R4, [PC, #240]
0x0F04	0x6025    STR	R5, [R4, #0]
;__Lib_I2C_MSP.c, 277 :: 		
0x0F06	0xE00C    B	L___Lib_I2C_MSP_I2Cx_Write50
L___Lib_I2C_MSP_I2Cx_Write49:
;__Lib_I2C_MSP.c, 278 :: 		
0x0F08	0x4C41    LDR	R4, [PC, #260]
0x0F0A	0x42A1    CMP	R1, R4
0x0F0C	0xD109    BNE	L___Lib_I2C_MSP_I2Cx_Write51
;__Lib_I2C_MSP.c, 279 :: 		
0x0F0E	0x4D41    LDR	R5, [PC, #260]
0x0F10	0x682C    LDR	R4, [R5, #0]
0x0F12	0x9403    STR	R4, [SP, #12]
0x0F14	0x462C    MOV	R4, R5
0x0F16	0x6824    LDR	R4, [R4, #0]
0x0F18	0x9404    STR	R4, [SP, #16]
;__Lib_I2C_MSP.c, 280 :: 		
0x0F1A	0x4C3F    LDR	R4, [PC, #252]
0x0F1C	0x6825    LDR	R5, [R4, #0]
0x0F1E	0x4C35    LDR	R4, [PC, #212]
0x0F20	0x6025    STR	R5, [R4, #0]
;__Lib_I2C_MSP.c, 281 :: 		
L___Lib_I2C_MSP_I2Cx_Write51:
L___Lib_I2C_MSP_I2Cx_Write50:
L___Lib_I2C_MSP_I2Cx_Write48:
L___Lib_I2C_MSP_I2Cx_Write46:
;__Lib_I2C_MSP.c, 283 :: 		
0x0F22	0x9101    STR	R1, [SP, #4]
; slave_address end address is: 0 (R0)
0x0F24	0x9102    STR	R1, [SP, #8]
0x0F26	0xB2C1    UXTB	R1, R0
0x0F28	0x9802    LDR	R0, [SP, #8]
0x0F2A	0xF7FFFC49  BL	__Lib_I2C_MSP_I2C_setSlaveAddress+0
0x0F2E	0x9901    LDR	R1, [SP, #4]
;__Lib_I2C_MSP.c, 284 :: 		
0x0F30	0x4C3A    LDR	R4, [PC, #232]
0x0F32	0x7824    LDRB	R4, [R4, #0]
0x0F34	0xB954    CBNZ	R4, L___Lib_I2C_MSP_I2Cx_Write52
;__Lib_I2C_MSP.c, 285 :: 		
0x0F36	0x9101    STR	R1, [SP, #4]
0x0F38	0x4608    MOV	R0, R1
0x0F3A	0x2101    MOVS	R1, #1
0x0F3C	0xF7FFFAFA  BL	__Lib_I2C_MSP_I2Cx_Start+0
0x0F40	0x9901    LDR	R1, [SP, #4]
0x0F42	0xB108    CBZ	R0, L___Lib_I2C_MSP_I2Cx_Write53
; I2C_BASE end address is: 4 (R1)
;__Lib_I2C_MSP.c, 286 :: 		
0x0F44	0x2001    MOVS	R0, #1
0x0F46	0xE04B    B	L_end_I2Cx_Write
L___Lib_I2C_MSP_I2Cx_Write53:
;__Lib_I2C_MSP.c, 287 :: 		
; I2C_BASE start address is: 4 (R1)
0x0F48	0x460D    MOV	R5, R1
0x0F4A	0xE01F    B	L___Lib_I2C_MSP_I2Cx_Write54
L___Lib_I2C_MSP_I2Cx_Write52:
;__Lib_I2C_MSP.c, 289 :: 		
0x0F4C	0x2501    MOVS	R5, #1
0x0F4E	0x880C    LDRH	R4, [R1, #0]
0x0F50	0xF3651404  BFI	R4, R5, #4, #1
0x0F54	0x800C    STRH	R4, [R1, #0]
; I2C_BASE end address is: 4 (R1)
0x0F56	0x4608    MOV	R0, R1
;__Lib_I2C_MSP.c, 290 :: 		
L___Lib_I2C_MSP_I2Cx_Write55:
; I2C_BASE start address is: 0 (R0)
0x0F58	0x8805    LDRH	R5, [R0, #0]
0x0F5A	0xF3C50480  UBFX	R4, R5, #2, #1
0x0F5E	0xB16C    CBZ	R4, L___Lib_I2C_MSP_I2Cx_Write56
;__Lib_I2C_MSP.c, 291 :: 		
0x0F60	0x9C04    LDR	R4, [SP, #16]
0x0F62	0xB154    CBZ	R4, L___Lib_I2C_MSP_I2Cx_Write57
;__Lib_I2C_MSP.c, 292 :: 		
0x0F64	0x9C03    LDR	R4, [SP, #12]
0x0F66	0xB92C    CBNZ	R4, L___Lib_I2C_MSP_I2Cx_Write58
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_MSP.c, 293 :: 		
0x0F68	0x2007    MOVS	R0, #7
0x0F6A	0x4C22    LDR	R4, [PC, #136]
0x0F6C	0x6824    LDR	R4, [R4, #0]
0x0F6E	0x47A0    BLX	R4
;__Lib_I2C_MSP.c, 294 :: 		
0x0F70	0x2001    MOVS	R0, #1
0x0F72	0xE035    B	L_end_I2Cx_Write
;__Lib_I2C_MSP.c, 295 :: 		
L___Lib_I2C_MSP_I2Cx_Write58:
;__Lib_I2C_MSP.c, 296 :: 		
; I2C_BASE start address is: 0 (R0)
0x0F74	0x9C03    LDR	R4, [SP, #12]
0x0F76	0x1E64    SUBS	R4, R4, #1
0x0F78	0x9403    STR	R4, [SP, #12]
;__Lib_I2C_MSP.c, 297 :: 		
L___Lib_I2C_MSP_I2Cx_Write57:
;__Lib_I2C_MSP.c, 298 :: 		
0x0F7A	0xE7ED    B	L___Lib_I2C_MSP_I2Cx_Write55
L___Lib_I2C_MSP_I2Cx_Write56:
;__Lib_I2C_MSP.c, 299 :: 		
0x0F7C	0x8804    LDRH	R4, [R0, #0]
0x0F7E	0xF0440402  ORR	R4, R4, #2
0x0F82	0x8004    STRH	R4, [R0, #0]
;__Lib_I2C_MSP.c, 300 :: 		
0x0F84	0x2500    MOVS	R5, #0
0x0F86	0x4C25    LDR	R4, [PC, #148]
0x0F88	0x7025    STRB	R5, [R4, #0]
; I2C_BASE end address is: 0 (R0)
0x0F8A	0x4605    MOV	R5, R0
;__Lib_I2C_MSP.c, 301 :: 		
L___Lib_I2C_MSP_I2Cx_Write54:
;__Lib_I2C_MSP.c, 303 :: 		
; I2C_BASE start address is: 20 (R5)
; i start address is: 24 (R6)
0x0F8C	0x2600    MOVS	R6, #0
; I2C_BASE end address is: 20 (R5)
; i end address is: 24 (R6)
0x0F8E	0x462A    MOV	R2, R5
0x0F90	0x4631    MOV	R1, R6
L___Lib_I2C_MSP_I2Cx_Write59:
; i start address is: 4 (R1)
; I2C_BASE start address is: 8 (R2)
0x0F92	0x9C06    LDR	R4, [SP, #24]
0x0F94	0x42A1    CMP	R1, R4
0x0F96	0xD214    BCS	L___Lib_I2C_MSP_I2Cx_Write60
;__Lib_I2C_MSP.c, 304 :: 		
0x0F98	0x9C05    LDR	R4, [SP, #20]
0x0F9A	0x1864    ADDS	R4, R4, R1
0x0F9C	0x7824    LDRB	R4, [R4, #0]
0x0F9E	0x9201    STR	R2, [SP, #4]
0x0FA0	0x9102    STR	R1, [SP, #8]
0x0FA2	0xB2E1    UXTB	R1, R4
0x0FA4	0x4610    MOV	R0, R2
0x0FA6	0xF7FFFB71  BL	__Lib_I2C_MSP_I2Cx_WriteByte+0
0x0FAA	0x9902    LDR	R1, [SP, #8]
0x0FAC	0x9A01    LDR	R2, [SP, #4]
0x0FAE	0xB120    CBZ	R0, L___Lib_I2C_MSP_I2Cx_Write62
; i end address is: 4 (R1)
;__Lib_I2C_MSP.c, 305 :: 		
0x0FB0	0x4610    MOV	R0, R2
; I2C_BASE end address is: 8 (R2)
0x0FB2	0xF7FFFBF3  BL	__Lib_I2C_MSP_I2Cx_Stop+0
;__Lib_I2C_MSP.c, 306 :: 		
0x0FB6	0x2001    MOVS	R0, #1
0x0FB8	0xE012    B	L_end_I2Cx_Write
;__Lib_I2C_MSP.c, 307 :: 		
L___Lib_I2C_MSP_I2Cx_Write62:
;__Lib_I2C_MSP.c, 303 :: 		
; I2C_BASE start address is: 8 (R2)
; i start address is: 4 (R1)
0x0FBA	0x1C4C    ADDS	R4, R1, #1
; i end address is: 4 (R1)
; i start address is: 24 (R6)
0x0FBC	0x4626    MOV	R6, R4
;__Lib_I2C_MSP.c, 308 :: 		
; i end address is: 24 (R6)
0x0FBE	0x4631    MOV	R1, R6
0x0FC0	0xE7E7    B	L___Lib_I2C_MSP_I2Cx_Write59
L___Lib_I2C_MSP_I2Cx_Write60:
;__Lib_I2C_MSP.c, 310 :: 		
0x0FC2	0x9C07    LDR	R4, [SP, #28]
0x0FC4	0x2C01    CMP	R4, #1
0x0FC6	0xD107    BNE	L___Lib_I2C_MSP_I2Cx_Write63
;__Lib_I2C_MSP.c, 311 :: 		
0x0FC8	0x4610    MOV	R0, R2
; I2C_BASE end address is: 8 (R2)
0x0FCA	0xF7FFFBE7  BL	__Lib_I2C_MSP_I2Cx_Stop+0
0x0FCE	0x2800    CMP	R0, #0
0x0FD0	0xD001    BEQ	L___Lib_I2C_MSP_I2Cx_Write64
;__Lib_I2C_MSP.c, 312 :: 		
0x0FD2	0x2001    MOVS	R0, #1
0x0FD4	0xE004    B	L_end_I2Cx_Write
L___Lib_I2C_MSP_I2Cx_Write64:
;__Lib_I2C_MSP.c, 313 :: 		
0x0FD6	0xE002    B	L___Lib_I2C_MSP_I2Cx_Write65
L___Lib_I2C_MSP_I2Cx_Write63:
;__Lib_I2C_MSP.c, 315 :: 		
0x0FD8	0x2501    MOVS	R5, #1
0x0FDA	0x4C10    LDR	R4, [PC, #64]
0x0FDC	0x7025    STRB	R5, [R4, #0]
;__Lib_I2C_MSP.c, 316 :: 		
L___Lib_I2C_MSP_I2Cx_Write65:
;__Lib_I2C_MSP.c, 318 :: 		
0x0FDE	0x2000    MOVS	R0, #0
;__Lib_I2C_MSP.c, 319 :: 		
L_end_I2Cx_Write:
0x0FE0	0xF8DDE000  LDR	LR, [SP, #0]
0x0FE4	0xB007    ADD	SP, SP, #28
0x0FE6	0x4770    BX	LR
0x0FE8	0x20004000  	EUSCI_B0_UCB0CTLW0+0
0x0FEC	0x00302000  	__Lib_I2C_MSP__I2C0_TIMEOUT+0
0x0FF0	0x00902000  	_I2C0_timeout_Ptr+0
0x0FF4	0x008C2000  	__Lib_I2C_MSP_I2C_Timeout_Ptr+0
0x0FF8	0x24004000  	EUSCI_B1_UCB1CTLW0+0
0x0FFC	0x00342000  	__Lib_I2C_MSP__I2C1_TIMEOUT+0
0x1000	0x00942000  	_I2C1_timeout_Ptr+0
0x1004	0x28004000  	EUSCI_B2_UCB2CTLW0+0
0x1008	0x00382000  	__Lib_I2C_MSP__I2C2_TIMEOUT+0
0x100C	0x00982000  	_I2C2_timeout_Ptr+0
0x1010	0x2C004000  	EUSCI_B3_UCB3CTLW0+0
0x1014	0x003C2000  	__Lib_I2C_MSP__I2C3_TIMEOUT+0
0x1018	0x009C2000  	_I2C3_timeout_Ptr+0
0x101C	0x002E2000  	__Lib_I2C_MSP__DELAY_RESTART+0
; end of __Lib_I2C_MSP_I2Cx_Write
fusion_v8_MSP432P401RIPZ__setAN_1:
;__fuv8_msp432p401ripz_gpio.c, 43 :: 		static void _setAN_1  (uint8_t value)   { DIO_P6OUT.B0 = value ;}
; value start address is: 0 (R0)
0x0DC8	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0DCA	0x4902    LDR	R1, [PC, #8]
0x0DCC	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setAN_1:
0x0DCE	0xB001    ADD	SP, SP, #4
0x0DD0	0x4770    BX	LR
0x0DD2	0xBF00    NOP
0x0DD4	0x88604209  	DIO_P6OUT+0
; end of fusion_v8_MSP432P401RIPZ__setAN_1
fusion_v8_MSP432P401RIPZ__setRST_1:
;__fuv8_msp432p401ripz_gpio.c, 44 :: 		static void _setRST_1 (uint8_t value)   { DIO_P8OUT.B0 = value ;}
; value start address is: 0 (R0)
0x0928	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x092A	0x4902    LDR	R1, [PC, #8]
0x092C	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRST_1:
0x092E	0xB001    ADD	SP, SP, #4
0x0930	0x4770    BX	LR
0x0932	0xBF00    NOP
0x0934	0x8C604209  	DIO_P8OUT+0
; end of fusion_v8_MSP432P401RIPZ__setRST_1
fusion_v8_MSP432P401RIPZ__setCS_1:
;__fuv8_msp432p401ripz_gpio.c, 45 :: 		static void _setCS_1  (uint8_t value)   { DIO_P1OUT.B4 = value ;}
; value start address is: 0 (R0)
0x0404	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0406	0x4902    LDR	R1, [PC, #8]
0x0408	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setCS_1:
0x040A	0xB001    ADD	SP, SP, #4
0x040C	0x4770    BX	LR
0x040E	0xBF00    NOP
0x0410	0x80504209  	DIO_P1OUT+0
; end of fusion_v8_MSP432P401RIPZ__setCS_1
fusion_v8_MSP432P401RIPZ__setSCK_1:
;__fuv8_msp432p401ripz_gpio.c, 46 :: 		static void _setSCK_1 (uint8_t value)   { DIO_P1OUT.B5 = value ;}
; value start address is: 0 (R0)
0x0414	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0416	0x4902    LDR	R1, [PC, #8]
0x0418	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCK_1:
0x041A	0xB001    ADD	SP, SP, #4
0x041C	0x4770    BX	LR
0x041E	0xBF00    NOP
0x0420	0x80544209  	DIO_P1OUT+0
; end of fusion_v8_MSP432P401RIPZ__setSCK_1
fusion_v8_MSP432P401RIPZ__setMISO_1:
;__fuv8_msp432p401ripz_gpio.c, 47 :: 		static void _setMISO_1(uint8_t value)   { DIO_P1OUT.B7 = value ;}
; value start address is: 0 (R0)
0x0424	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0426	0x4902    LDR	R1, [PC, #8]
0x0428	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMISO_1:
0x042A	0xB001    ADD	SP, SP, #4
0x042C	0x4770    BX	LR
0x042E	0xBF00    NOP
0x0430	0x805C4209  	DIO_P1OUT+0
; end of fusion_v8_MSP432P401RIPZ__setMISO_1
fusion_v8_MSP432P401RIPZ__setMOSI_1:
;__fuv8_msp432p401ripz_gpio.c, 48 :: 		static void _setMOSI_1(uint8_t value)   { DIO_P1OUT.B6 = value ;}
; value start address is: 0 (R0)
0x03F4	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x03F6	0x4902    LDR	R1, [PC, #8]
0x03F8	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMOSI_1:
0x03FA	0xB001    ADD	SP, SP, #4
0x03FC	0x4770    BX	LR
0x03FE	0xBF00    NOP
0x0400	0x80584209  	DIO_P1OUT+0
; end of fusion_v8_MSP432P401RIPZ__setMOSI_1
fusion_v8_MSP432P401RIPZ__setPWM_1:
;__fuv8_msp432p401ripz_gpio.c, 49 :: 		static void _setPWM_1 (uint8_t value)   { DIO_P2OUT.B5 = value ;}
; value start address is: 0 (R0)
0x03C4	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x03C6	0x4902    LDR	R1, [PC, #8]
0x03C8	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setPWM_1:
0x03CA	0xB001    ADD	SP, SP, #4
0x03CC	0x4770    BX	LR
0x03CE	0xBF00    NOP
0x03D0	0x80744209  	DIO_P2OUT+0
; end of fusion_v8_MSP432P401RIPZ__setPWM_1
fusion_v8_MSP432P401RIPZ__setINT_1:
;__fuv8_msp432p401ripz_gpio.c, 50 :: 		static void _setINT_1 (uint8_t value)   { DIO_P2OUT.B0 = value ;}
; value start address is: 0 (R0)
0x03D4	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x03D6	0x4902    LDR	R1, [PC, #8]
0x03D8	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setINT_1:
0x03DA	0xB001    ADD	SP, SP, #4
0x03DC	0x4770    BX	LR
0x03DE	0xBF00    NOP
0x03E0	0x80604209  	DIO_P2OUT+0
; end of fusion_v8_MSP432P401RIPZ__setINT_1
fusion_v8_MSP432P401RIPZ__setRX_1:
;__fuv8_msp432p401ripz_gpio.c, 51 :: 		static void _setRX_1  (uint8_t value)   { DIO_P1OUT.B2 = value ;}
; value start address is: 0 (R0)
0x03E4	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x03E6	0x4902    LDR	R1, [PC, #8]
0x03E8	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRX_1:
0x03EA	0xB001    ADD	SP, SP, #4
0x03EC	0x4770    BX	LR
0x03EE	0xBF00    NOP
0x03F0	0x80484209  	DIO_P1OUT+0
; end of fusion_v8_MSP432P401RIPZ__setRX_1
fusion_v8_MSP432P401RIPZ__setTX_1:
;__fuv8_msp432p401ripz_gpio.c, 52 :: 		static void _setTX_1  (uint8_t value)   { DIO_P1OUT.B3 = value ;}
; value start address is: 0 (R0)
0x0434	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0436	0x4902    LDR	R1, [PC, #8]
0x0438	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setTX_1:
0x043A	0xB001    ADD	SP, SP, #4
0x043C	0x4770    BX	LR
0x043E	0xBF00    NOP
0x0440	0x804C4209  	DIO_P1OUT+0
; end of fusion_v8_MSP432P401RIPZ__setTX_1
fusion_v8_MSP432P401RIPZ__setSCL_1:
;__fuv8_msp432p401ripz_gpio.c, 53 :: 		static void _setSCL_1 (uint8_t value)   { DIO_P3OUT.B7 = value ;}
; value start address is: 0 (R0)
0x0484	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0486	0x4902    LDR	R1, [PC, #8]
0x0488	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCL_1:
0x048A	0xB001    ADD	SP, SP, #4
0x048C	0x4770    BX	LR
0x048E	0xBF00    NOP
0x0490	0x845C4209  	DIO_P3OUT+0
; end of fusion_v8_MSP432P401RIPZ__setSCL_1
fusion_v8_MSP432P401RIPZ__setSDA_1:
;__fuv8_msp432p401ripz_gpio.c, 54 :: 		static void _setSDA_1 (uint8_t value)   { DIO_P3OUT.B6 = value ;}
; value start address is: 0 (R0)
0x0494	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0496	0x4902    LDR	R1, [PC, #8]
0x0498	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSDA_1:
0x049A	0xB001    ADD	SP, SP, #4
0x049C	0x4770    BX	LR
0x049E	0xBF00    NOP
0x04A0	0x84584209  	DIO_P3OUT+0
; end of fusion_v8_MSP432P401RIPZ__setSDA_1
fusion_v8_MSP432P401RIPZ__setAN_2:
;__fuv8_msp432p401ripz_gpio.c, 68 :: 		static void _setAN_2  (uint8_t value)   { DIO_P4OUT.B3 = value ;}
; value start address is: 0 (R0)
0x04A4	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x04A6	0x4902    LDR	R1, [PC, #8]
0x04A8	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setAN_2:
0x04AA	0xB001    ADD	SP, SP, #4
0x04AC	0x4770    BX	LR
0x04AE	0xBF00    NOP
0x04B0	0x846C4209  	DIO_P4OUT+0
; end of fusion_v8_MSP432P401RIPZ__setAN_2
fusion_v8_MSP432P401RIPZ__setRST_2:
;__fuv8_msp432p401ripz_gpio.c, 69 :: 		static void _setRST_2 (uint8_t value)   { DIO_P8OUT.B1 = value ;}
; value start address is: 0 (R0)
0x0474	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0476	0x4902    LDR	R1, [PC, #8]
0x0478	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRST_2:
0x047A	0xB001    ADD	SP, SP, #4
0x047C	0x4770    BX	LR
0x047E	0xBF00    NOP
0x0480	0x8C644209  	DIO_P8OUT+0
; end of fusion_v8_MSP432P401RIPZ__setRST_2
fusion_v8_MSP432P401RIPZ__setCS_2:
;__fuv8_msp432p401ripz_gpio.c, 70 :: 		static void _setCS_2  (uint8_t value)   { DIO_P5OUT.B2 = value ;}
; value start address is: 0 (R0)
0x0444	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0446	0x4902    LDR	R1, [PC, #8]
0x0448	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setCS_2:
0x044A	0xB001    ADD	SP, SP, #4
0x044C	0x4770    BX	LR
0x044E	0xBF00    NOP
0x0450	0x88484209  	DIO_P5OUT+0
; end of fusion_v8_MSP432P401RIPZ__setCS_2
fusion_v8_MSP432P401RIPZ__setSCK_2:
;__fuv8_msp432p401ripz_gpio.c, 71 :: 		static void _setSCK_2 (uint8_t value)   { DIO_P1OUT.B5 = value ;}
; value start address is: 0 (R0)
0x0454	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0456	0x4902    LDR	R1, [PC, #8]
0x0458	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCK_2:
0x045A	0xB001    ADD	SP, SP, #4
0x045C	0x4770    BX	LR
0x045E	0xBF00    NOP
0x0460	0x80544209  	DIO_P1OUT+0
; end of fusion_v8_MSP432P401RIPZ__setSCK_2
fusion_v8_MSP432P401RIPZ__setMISO_2:
;__fuv8_msp432p401ripz_gpio.c, 72 :: 		static void _setMISO_2(uint8_t value)   { DIO_P1OUT.B7 = value ;}
; value start address is: 0 (R0)
0x0464	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0466	0x4902    LDR	R1, [PC, #8]
0x0468	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMISO_2:
0x046A	0xB001    ADD	SP, SP, #4
0x046C	0x4770    BX	LR
0x046E	0xBF00    NOP
0x0470	0x805C4209  	DIO_P1OUT+0
; end of fusion_v8_MSP432P401RIPZ__setMISO_2
fusion_v8_MSP432P401RIPZ__setMOSI_2:
;__fuv8_msp432p401ripz_gpio.c, 73 :: 		static void _setMOSI_2(uint8_t value)   { DIO_P1OUT.B6 = value ;}
; value start address is: 0 (R0)
0x03B4	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x03B6	0x4902    LDR	R1, [PC, #8]
0x03B8	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMOSI_2:
0x03BA	0xB001    ADD	SP, SP, #4
0x03BC	0x4770    BX	LR
0x03BE	0xBF00    NOP
0x03C0	0x80584209  	DIO_P1OUT+0
; end of fusion_v8_MSP432P401RIPZ__setMOSI_2
fusion_v8_MSP432P401RIPZ__setPWM_2:
;__fuv8_msp432p401ripz_gpio.c, 74 :: 		static void _setPWM_2 (uint8_t value)   { DIO_P2OUT.B6 = value ;}
; value start address is: 0 (R0)
0x0304	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0306	0x4902    LDR	R1, [PC, #8]
0x0308	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setPWM_2:
0x030A	0xB001    ADD	SP, SP, #4
0x030C	0x4770    BX	LR
0x030E	0xBF00    NOP
0x0310	0x80784209  	DIO_P2OUT+0
; end of fusion_v8_MSP432P401RIPZ__setPWM_2
fusion_v8_MSP432P401RIPZ__setINT_2:
;__fuv8_msp432p401ripz_gpio.c, 75 :: 		static void _setINT_2 (uint8_t value)   { DIO_P2OUT.B1 = value ;}
; value start address is: 0 (R0)
0x02F4	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x02F6	0x4902    LDR	R1, [PC, #8]
0x02F8	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setINT_2:
0x02FA	0xB001    ADD	SP, SP, #4
0x02FC	0x4770    BX	LR
0x02FE	0xBF00    NOP
0x0300	0x80644209  	DIO_P2OUT+0
; end of fusion_v8_MSP432P401RIPZ__setINT_2
fusion_v8_MSP432P401RIPZ__setRX_2:
;__fuv8_msp432p401ripz_gpio.c, 76 :: 		static void _setRX_2  (uint8_t value)   { DIO_P1OUT.B2 = value ;}
; value start address is: 0 (R0)
0x0324	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0326	0x4902    LDR	R1, [PC, #8]
0x0328	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRX_2:
0x032A	0xB001    ADD	SP, SP, #4
0x032C	0x4770    BX	LR
0x032E	0xBF00    NOP
0x0330	0x80484209  	DIO_P1OUT+0
; end of fusion_v8_MSP432P401RIPZ__setRX_2
fusion_v8_MSP432P401RIPZ__setTX_2:
;__fuv8_msp432p401ripz_gpio.c, 77 :: 		static void _setTX_2  (uint8_t value)   { DIO_P1OUT.B3 = value ;}
; value start address is: 0 (R0)
0x0314	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0316	0x4902    LDR	R1, [PC, #8]
0x0318	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setTX_2:
0x031A	0xB001    ADD	SP, SP, #4
0x031C	0x4770    BX	LR
0x031E	0xBF00    NOP
0x0320	0x804C4209  	DIO_P1OUT+0
; end of fusion_v8_MSP432P401RIPZ__setTX_2
fusion_v8_MSP432P401RIPZ__setSCL_2:
;__fuv8_msp432p401ripz_gpio.c, 78 :: 		static void _setSCL_2 (uint8_t value)   { DIO_P3OUT.B7 = value ;}
; value start address is: 0 (R0)
0x02C4	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x02C6	0x4902    LDR	R1, [PC, #8]
0x02C8	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCL_2:
0x02CA	0xB001    ADD	SP, SP, #4
0x02CC	0x4770    BX	LR
0x02CE	0xBF00    NOP
0x02D0	0x845C4209  	DIO_P3OUT+0
; end of fusion_v8_MSP432P401RIPZ__setSCL_2
fusion_v8_MSP432P401RIPZ__setSDA_2:
;__fuv8_msp432p401ripz_gpio.c, 79 :: 		static void _setSDA_2 (uint8_t value)   { DIO_P3OUT.B6 = value ;}
; value start address is: 0 (R0)
0x02E4	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x02E6	0x4902    LDR	R1, [PC, #8]
0x02E8	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSDA_2:
0x02EA	0xB001    ADD	SP, SP, #4
0x02EC	0x4770    BX	LR
0x02EE	0xBF00    NOP
0x02F0	0x84584209  	DIO_P3OUT+0
; end of fusion_v8_MSP432P401RIPZ__setSDA_2
fusion_v8_MSP432P401RIPZ__setAN_3:
;__fuv8_msp432p401ripz_gpio.c, 93 :: 		static void _setAN_3  (uint8_t value)   { DIO_P5OUT.B1 = value ;}
; value start address is: 0 (R0)
0x0334	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0336	0x4902    LDR	R1, [PC, #8]
0x0338	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setAN_3:
0x033A	0xB001    ADD	SP, SP, #4
0x033C	0x4770    BX	LR
0x033E	0xBF00    NOP
0x0340	0x88444209  	DIO_P5OUT+0
; end of fusion_v8_MSP432P401RIPZ__setAN_3
fusion_v8_MSP432P401RIPZ__setRST_3:
;__fuv8_msp432p401ripz_gpio.c, 94 :: 		static void _setRST_3 (uint8_t value)   { DIO_P5OUT.B6 = value ;}
; value start address is: 0 (R0)
0x03A4	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x03A6	0x4902    LDR	R1, [PC, #8]
0x03A8	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRST_3:
0x03AA	0xB001    ADD	SP, SP, #4
0x03AC	0x4770    BX	LR
0x03AE	0xBF00    NOP
0x03B0	0x88584209  	DIO_P5OUT+0
; end of fusion_v8_MSP432P401RIPZ__setRST_3
fusion_v8_MSP432P401RIPZ__setCS_3:
;__fuv8_msp432p401ripz_gpio.c, 95 :: 		static void _setCS_3  (uint8_t value)   { DIO_P5OUT.B0 = value ;}
; value start address is: 0 (R0)
0x0374	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0376	0x4902    LDR	R1, [PC, #8]
0x0378	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setCS_3:
0x037A	0xB001    ADD	SP, SP, #4
0x037C	0x4770    BX	LR
0x037E	0xBF00    NOP
0x0380	0x88404209  	DIO_P5OUT+0
; end of fusion_v8_MSP432P401RIPZ__setCS_3
fusion_v8_MSP432P401RIPZ__setSCK_3:
;__fuv8_msp432p401ripz_gpio.c, 96 :: 		static void _setSCK_3 (uint8_t value)   { DIO_P1OUT.B5 = value ;}
; value start address is: 0 (R0)
0x0344	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0346	0x4902    LDR	R1, [PC, #8]
0x0348	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCK_3:
0x034A	0xB001    ADD	SP, SP, #4
0x034C	0x4770    BX	LR
0x034E	0xBF00    NOP
0x0350	0x80544209  	DIO_P1OUT+0
; end of fusion_v8_MSP432P401RIPZ__setSCK_3
fusion_v8_MSP432P401RIPZ__setMISO_3:
;__fuv8_msp432p401ripz_gpio.c, 97 :: 		static void _setMISO_3(uint8_t value)   { DIO_P1OUT.B7 = value ;}
; value start address is: 0 (R0)
0x0354	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0356	0x4902    LDR	R1, [PC, #8]
0x0358	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMISO_3:
0x035A	0xB001    ADD	SP, SP, #4
0x035C	0x4770    BX	LR
0x035E	0xBF00    NOP
0x0360	0x805C4209  	DIO_P1OUT+0
; end of fusion_v8_MSP432P401RIPZ__setMISO_3
fusion_v8_MSP432P401RIPZ__setMOSI_3:
;__fuv8_msp432p401ripz_gpio.c, 98 :: 		static void _setMOSI_3(uint8_t value)   { DIO_P1OUT.B6 = value ;}
; value start address is: 0 (R0)
0x0364	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0366	0x4902    LDR	R1, [PC, #8]
0x0368	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMOSI_3:
0x036A	0xB001    ADD	SP, SP, #4
0x036C	0x4770    BX	LR
0x036E	0xBF00    NOP
0x0370	0x80584209  	DIO_P1OUT+0
; end of fusion_v8_MSP432P401RIPZ__setMOSI_3
fusion_v8_MSP432P401RIPZ__setPWM_3:
;__fuv8_msp432p401ripz_gpio.c, 99 :: 		static void _setPWM_3 (uint8_t value)   { DIO_P2OUT.B7 = value ;}
; value start address is: 0 (R0)
0x0394	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0396	0x4902    LDR	R1, [PC, #8]
0x0398	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setPWM_3:
0x039A	0xB001    ADD	SP, SP, #4
0x039C	0x4770    BX	LR
0x039E	0xBF00    NOP
0x03A0	0x807C4209  	DIO_P2OUT+0
; end of fusion_v8_MSP432P401RIPZ__setPWM_3
fusion_v8_MSP432P401RIPZ__setINT_3:
;__fuv8_msp432p401ripz_gpio.c, 100 :: 		static void _setINT_3 (uint8_t value)   { DIO_P2OUT.B4 = value ;}
; value start address is: 0 (R0)
0x0384	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0386	0x4902    LDR	R1, [PC, #8]
0x0388	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setINT_3:
0x038A	0xB001    ADD	SP, SP, #4
0x038C	0x4770    BX	LR
0x038E	0xBF00    NOP
0x0390	0x80704209  	DIO_P2OUT+0
; end of fusion_v8_MSP432P401RIPZ__setINT_3
fusion_v8_MSP432P401RIPZ__setRX_3:
;__fuv8_msp432p401ripz_gpio.c, 101 :: 		static void _setRX_3  (uint8_t value)   { DIO_P2OUT.B2 = value ;}
; value start address is: 0 (R0)
0x02D4	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x02D6	0x4902    LDR	R1, [PC, #8]
0x02D8	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRX_3:
0x02DA	0xB001    ADD	SP, SP, #4
0x02DC	0x4770    BX	LR
0x02DE	0xBF00    NOP
0x02E0	0x80684209  	DIO_P2OUT+0
; end of fusion_v8_MSP432P401RIPZ__setRX_3
fusion_v8_MSP432P401RIPZ__setTX_3:
;__fuv8_msp432p401ripz_gpio.c, 102 :: 		static void _setTX_3  (uint8_t value)   { DIO_P2OUT.B3 = value ;}
; value start address is: 0 (R0)
0x0878	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x087A	0x4902    LDR	R1, [PC, #8]
0x087C	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setTX_3:
0x087E	0xB001    ADD	SP, SP, #4
0x0880	0x4770    BX	LR
0x0882	0xBF00    NOP
0x0884	0x806C4209  	DIO_P2OUT+0
; end of fusion_v8_MSP432P401RIPZ__setTX_3
fusion_v8_MSP432P401RIPZ__setSCL_3:
;__fuv8_msp432p401ripz_gpio.c, 103 :: 		static void _setSCL_3 (uint8_t value)   { DIO_P3OUT.B7 = value ;}
; value start address is: 0 (R0)
0x0888	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x088A	0x4902    LDR	R1, [PC, #8]
0x088C	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCL_3:
0x088E	0xB001    ADD	SP, SP, #4
0x0890	0x4770    BX	LR
0x0892	0xBF00    NOP
0x0894	0x845C4209  	DIO_P3OUT+0
; end of fusion_v8_MSP432P401RIPZ__setSCL_3
fusion_v8_MSP432P401RIPZ__setSDA_3:
;__fuv8_msp432p401ripz_gpio.c, 104 :: 		static void _setSDA_3 (uint8_t value)   { DIO_P3OUT.B6 = value ;}
; value start address is: 0 (R0)
0x0898	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x089A	0x4902    LDR	R1, [PC, #8]
0x089C	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSDA_3:
0x089E	0xB001    ADD	SP, SP, #4
0x08A0	0x4770    BX	LR
0x08A2	0xBF00    NOP
0x08A4	0x84584209  	DIO_P3OUT+0
; end of fusion_v8_MSP432P401RIPZ__setSDA_3
fusion_v8_MSP432P401RIPZ__setAN_4:
;__fuv8_msp432p401ripz_gpio.c, 118 :: 		static void _setAN_4  (uint8_t value)   { DIO_P5OUT.B3 = value ;}
; value start address is: 0 (R0)
0x0868	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x086A	0x4902    LDR	R1, [PC, #8]
0x086C	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setAN_4:
0x086E	0xB001    ADD	SP, SP, #4
0x0870	0x4770    BX	LR
0x0872	0xBF00    NOP
0x0874	0x884C4209  	DIO_P5OUT+0
; end of fusion_v8_MSP432P401RIPZ__setAN_4
fusion_v8_MSP432P401RIPZ__setRST_4:
;__fuv8_msp432p401ripz_gpio.c, 119 :: 		static void _setRST_4 (uint8_t value)   { DIO_P6OUT.B6 = value ;}
; value start address is: 0 (R0)
0x0838	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x083A	0x4902    LDR	R1, [PC, #8]
0x083C	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRST_4:
0x083E	0xB001    ADD	SP, SP, #4
0x0840	0x4770    BX	LR
0x0842	0xBF00    NOP
0x0844	0x88784209  	DIO_P6OUT+0
; end of fusion_v8_MSP432P401RIPZ__setRST_4
fusion_v8_MSP432P401RIPZ__setCS_4:
;__fuv8_msp432p401ripz_gpio.c, 120 :: 		static void _setCS_4  (uint8_t value)   { DIO_P4OUT.B6 = value ;}
; value start address is: 0 (R0)
0x0848	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x084A	0x4902    LDR	R1, [PC, #8]
0x084C	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setCS_4:
0x084E	0xB001    ADD	SP, SP, #4
0x0850	0x4770    BX	LR
0x0852	0xBF00    NOP
0x0854	0x84784209  	DIO_P4OUT+0
; end of fusion_v8_MSP432P401RIPZ__setCS_4
fusion_v8_MSP432P401RIPZ__setSCK_4:
;__fuv8_msp432p401ripz_gpio.c, 121 :: 		static void _setSCK_4 (uint8_t value)   { DIO_P9OUT.B5 = value ;}
; value start address is: 0 (R0)
0x0858	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x085A	0x4902    LDR	R1, [PC, #8]
0x085C	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCK_4:
0x085E	0xB001    ADD	SP, SP, #4
0x0860	0x4770    BX	LR
0x0862	0xBF00    NOP
0x0864	0x90544209  	DIO_P9OUT+0
; end of fusion_v8_MSP432P401RIPZ__setSCK_4
fusion_v8_MSP432P401RIPZ__setMISO_4:
;__fuv8_msp432p401ripz_gpio.c, 122 :: 		static void _setMISO_4(uint8_t value)   { DIO_P9OUT.B6 = value ;}
; value start address is: 0 (R0)
0x08A8	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x08AA	0x4902    LDR	R1, [PC, #8]
0x08AC	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMISO_4:
0x08AE	0xB001    ADD	SP, SP, #4
0x08B0	0x4770    BX	LR
0x08B2	0xBF00    NOP
0x08B4	0x90584209  	DIO_P9OUT+0
; end of fusion_v8_MSP432P401RIPZ__setMISO_4
fusion_v8_MSP432P401RIPZ__setMOSI_4:
;__fuv8_msp432p401ripz_gpio.c, 123 :: 		static void _setMOSI_4(uint8_t value)   { DIO_P9OUT.B7 = value ;}
; value start address is: 0 (R0)
0x08F8	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x08FA	0x4902    LDR	R1, [PC, #8]
0x08FC	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMOSI_4:
0x08FE	0xB001    ADD	SP, SP, #4
0x0900	0x4770    BX	LR
0x0902	0xBF00    NOP
0x0904	0x905C4209  	DIO_P9OUT+0
; end of fusion_v8_MSP432P401RIPZ__setMOSI_4
fusion_v8_MSP432P401RIPZ__setPWM_4:
;__fuv8_msp432p401ripz_gpio.c, 124 :: 		static void _setPWM_4 (uint8_t value)   { DIO_P10OUT.B4= value ;}
; value start address is: 0 (R0)
0x0908	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x090A	0x4902    LDR	R1, [PC, #8]
0x090C	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setPWM_4:
0x090E	0xB001    ADD	SP, SP, #4
0x0910	0x4770    BX	LR
0x0912	0xBF00    NOP
0x0914	0x90704209  	DIO_P10OUT+0
; end of fusion_v8_MSP432P401RIPZ__setPWM_4
fusion_v8_MSP432P401RIPZ__setINT_4:
;__fuv8_msp432p401ripz_gpio.c, 125 :: 		static void _setINT_4 (uint8_t value)   { DIO_P3OUT.B0 = value ;}
; value start address is: 0 (R0)
0x0918	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x091A	0x4902    LDR	R1, [PC, #8]
0x091C	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setINT_4:
0x091E	0xB001    ADD	SP, SP, #4
0x0920	0x4770    BX	LR
0x0922	0xBF00    NOP
0x0924	0x84404209  	DIO_P3OUT+0
; end of fusion_v8_MSP432P401RIPZ__setINT_4
fusion_v8_MSP432P401RIPZ__setRX_4:
;__fuv8_msp432p401ripz_gpio.c, 126 :: 		static void _setRX_4  (uint8_t value)   { DIO_P2OUT.B2 = value ;}
; value start address is: 0 (R0)
0x08E8	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x08EA	0x4902    LDR	R1, [PC, #8]
0x08EC	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRX_4:
0x08EE	0xB001    ADD	SP, SP, #4
0x08F0	0x4770    BX	LR
0x08F2	0xBF00    NOP
0x08F4	0x80684209  	DIO_P2OUT+0
; end of fusion_v8_MSP432P401RIPZ__setRX_4
fusion_v8_MSP432P401RIPZ__setTX_4:
;__fuv8_msp432p401ripz_gpio.c, 127 :: 		static void _setTX_4  (uint8_t value)   { DIO_P2OUT.B3 = value ;}
; value start address is: 0 (R0)
0x08B8	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x08BA	0x4902    LDR	R1, [PC, #8]
0x08BC	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setTX_4:
0x08BE	0xB001    ADD	SP, SP, #4
0x08C0	0x4770    BX	LR
0x08C2	0xBF00    NOP
0x08C4	0x806C4209  	DIO_P2OUT+0
; end of fusion_v8_MSP432P401RIPZ__setTX_4
fusion_v8_MSP432P401RIPZ__setSCL_4:
;__fuv8_msp432p401ripz_gpio.c, 128 :: 		static void _setSCL_4 (uint8_t value)   { DIO_P6OUT.B5 = value ;}
; value start address is: 0 (R0)
0x08C8	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x08CA	0x4902    LDR	R1, [PC, #8]
0x08CC	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCL_4:
0x08CE	0xB001    ADD	SP, SP, #4
0x08D0	0x4770    BX	LR
0x08D2	0xBF00    NOP
0x08D4	0x88744209  	DIO_P6OUT+0
; end of fusion_v8_MSP432P401RIPZ__setSCL_4
fusion_v8_MSP432P401RIPZ__setSDA_4:
;__fuv8_msp432p401ripz_gpio.c, 129 :: 		static void _setSDA_4 (uint8_t value)   { DIO_P6OUT.B4 = value ;}
; value start address is: 0 (R0)
0x08D8	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x08DA	0x4902    LDR	R1, [PC, #8]
0x08DC	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSDA_4:
0x08DE	0xB001    ADD	SP, SP, #4
0x08E0	0x4770    BX	LR
0x08E2	0xBF00    NOP
0x08E4	0x88704209  	DIO_P6OUT+0
; end of fusion_v8_MSP432P401RIPZ__setSDA_4
fusion_v8_MSP432P401RIPZ__setAN_5:
;__fuv8_msp432p401ripz_gpio.c, 143 :: 		static void _setAN_5  (uint8_t value)   { DIO_P5OUT.B4 = value ;}
; value start address is: 0 (R0)
0x0828	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x082A	0x4902    LDR	R1, [PC, #8]
0x082C	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setAN_5:
0x082E	0xB001    ADD	SP, SP, #4
0x0830	0x4770    BX	LR
0x0832	0xBF00    NOP
0x0834	0x88504209  	DIO_P5OUT+0
; end of fusion_v8_MSP432P401RIPZ__setAN_5
fusion_v8_MSP432P401RIPZ__setRST_5:
;__fuv8_msp432p401ripz_gpio.c, 144 :: 		static void _setRST_5 (uint8_t value)   { DIO_P6OUT.B7 = value ;}
; value start address is: 0 (R0)
0x04F4	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x04F6	0x4902    LDR	R1, [PC, #8]
0x04F8	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRST_5:
0x04FA	0xB001    ADD	SP, SP, #4
0x04FC	0x4770    BX	LR
0x04FE	0xBF00    NOP
0x0500	0x887C4209  	DIO_P6OUT+0
; end of fusion_v8_MSP432P401RIPZ__setRST_5
fusion_v8_MSP432P401RIPZ__setCS_5:
;__fuv8_msp432p401ripz_gpio.c, 145 :: 		static void _setCS_5  (uint8_t value)   { DIO_P9OUT.B4 = value ;}
; value start address is: 0 (R0)
0x0504	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0506	0x4902    LDR	R1, [PC, #8]
0x0508	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setCS_5:
0x050A	0xB001    ADD	SP, SP, #4
0x050C	0x4770    BX	LR
0x050E	0xBF00    NOP
0x0510	0x90504209  	DIO_P9OUT+0
; end of fusion_v8_MSP432P401RIPZ__setCS_5
fusion_v8_MSP432P401RIPZ__setSCK_5:
;__fuv8_msp432p401ripz_gpio.c, 146 :: 		static void _setSCK_5 (uint8_t value)   { DIO_P9OUT.B5 = value ;}
; value start address is: 0 (R0)
0x0514	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0516	0x4902    LDR	R1, [PC, #8]
0x0518	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCK_5:
0x051A	0xB001    ADD	SP, SP, #4
0x051C	0x4770    BX	LR
0x051E	0xBF00    NOP
0x0520	0x90544209  	DIO_P9OUT+0
; end of fusion_v8_MSP432P401RIPZ__setSCK_5
fusion_v8_MSP432P401RIPZ__setMISO_5:
;__fuv8_msp432p401ripz_gpio.c, 147 :: 		static void _setMISO_5(uint8_t value)   { DIO_P9OUT.B6 = value ;}
; value start address is: 0 (R0)
0x04E4	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x04E6	0x4902    LDR	R1, [PC, #8]
0x04E8	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMISO_5:
0x04EA	0xB001    ADD	SP, SP, #4
0x04EC	0x4770    BX	LR
0x04EE	0xBF00    NOP
0x04F0	0x90584209  	DIO_P9OUT+0
; end of fusion_v8_MSP432P401RIPZ__setMISO_5
fusion_v8_MSP432P401RIPZ__setMOSI_5:
;__fuv8_msp432p401ripz_gpio.c, 148 :: 		static void _setMOSI_5(uint8_t value)   { DIO_P9OUT.B7 = value ;}
; value start address is: 0 (R0)
0x04B4	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x04B6	0x4902    LDR	R1, [PC, #8]
0x04B8	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMOSI_5:
0x04BA	0xB001    ADD	SP, SP, #4
0x04BC	0x4770    BX	LR
0x04BE	0xBF00    NOP
0x04C0	0x905C4209  	DIO_P9OUT+0
; end of fusion_v8_MSP432P401RIPZ__setMOSI_5
fusion_v8_MSP432P401RIPZ__setPWM_5:
;__fuv8_msp432p401ripz_gpio.c, 149 :: 		static void _setPWM_5 (uint8_t value)   { DIO_P10OUT.B5= value ;}
; value start address is: 0 (R0)
0x04C4	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x04C6	0x4902    LDR	R1, [PC, #8]
0x04C8	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setPWM_5:
0x04CA	0xB001    ADD	SP, SP, #4
0x04CC	0x4770    BX	LR
0x04CE	0xBF00    NOP
0x04D0	0x90744209  	DIO_P10OUT+0
; end of fusion_v8_MSP432P401RIPZ__setPWM_5
fusion_v8_MSP432P401RIPZ__setINT_5:
;__fuv8_msp432p401ripz_gpio.c, 150 :: 		static void _setINT_5 (uint8_t value)   { DIO_P5OUT.B7 = value ;}
; value start address is: 0 (R0)
0x04D4	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x04D6	0x4902    LDR	R1, [PC, #8]
0x04D8	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setINT_5:
0x04DA	0xB001    ADD	SP, SP, #4
0x04DC	0x4770    BX	LR
0x04DE	0xBF00    NOP
0x04E0	0x885C4209  	DIO_P5OUT+0
; end of fusion_v8_MSP432P401RIPZ__setINT_5
fusion_v8_MSP432P401RIPZ__setRX_5:
;__fuv8_msp432p401ripz_gpio.c, 151 :: 		static void _setRX_5  (uint8_t value)   { DIO_P3OUT.B2 = value ;}
; value start address is: 0 (R0)
0x0524	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0526	0x4902    LDR	R1, [PC, #8]
0x0528	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRX_5:
0x052A	0xB001    ADD	SP, SP, #4
0x052C	0x4770    BX	LR
0x052E	0xBF00    NOP
0x0530	0x84484209  	DIO_P3OUT+0
; end of fusion_v8_MSP432P401RIPZ__setRX_5
fusion_v8_MSP432P401RIPZ__setTX_5:
;__fuv8_msp432p401ripz_gpio.c, 152 :: 		static void _setTX_5  (uint8_t value)   { DIO_P3OUT.B3 = value ;}
; value start address is: 0 (R0)
0x07F8	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x07FA	0x4902    LDR	R1, [PC, #8]
0x07FC	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setTX_5:
0x07FE	0xB001    ADD	SP, SP, #4
0x0800	0x4770    BX	LR
0x0802	0xBF00    NOP
0x0804	0x844C4209  	DIO_P3OUT+0
; end of fusion_v8_MSP432P401RIPZ__setTX_5
fusion_v8_MSP432P401RIPZ__setSCL_5:
;__fuv8_msp432p401ripz_gpio.c, 153 :: 		static void _setSCL_5 (uint8_t value)   { DIO_P6OUT.B5 = value ;}
; value start address is: 0 (R0)
0x0808	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x080A	0x4902    LDR	R1, [PC, #8]
0x080C	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCL_5:
0x080E	0xB001    ADD	SP, SP, #4
0x0810	0x4770    BX	LR
0x0812	0xBF00    NOP
0x0814	0x88744209  	DIO_P6OUT+0
; end of fusion_v8_MSP432P401RIPZ__setSCL_5
fusion_v8_MSP432P401RIPZ__setSDA_5:
;__fuv8_msp432p401ripz_gpio.c, 154 :: 		static void _setSDA_5 (uint8_t value)   { DIO_P6OUT.B4 = value ;}
; value start address is: 0 (R0)
0x0818	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x081A	0x4902    LDR	R1, [PC, #8]
0x081C	0x7008    STRB	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSDA_5:
0x081E	0xB001    ADD	SP, SP, #4
0x0820	0x4770    BX	LR
0x0822	0xBF00    NOP
0x0824	0x88704209  	DIO_P6OUT+0
; end of fusion_v8_MSP432P401RIPZ__setSDA_5
__Lib_I2C_MSP_I2C_setSlaveAddress:
;__Lib_I2C_MSP.c, 90 :: 		
; slaveAddress start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x07C0	0xB081    SUB	SP, SP, #4
; slaveAddress end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
; slaveAddress start address is: 4 (R1)
;__Lib_I2C_MSP.c, 91 :: 		
0x07C2	0xF2000214  ADDW	R2, R0, #20
0x07C6	0x8812    LDRH	R2, [R2, #0]
;__Lib_I2C_MSP.c, 92 :: 		
0x07C8	0x428A    CMP	R2, R1
0x07CA	0xD00F    BEQ	L___Lib_I2C_MSP_I2C_setSlaveAddress118
0x07CC	0xF2000216  ADDW	R2, R0, #22
0x07D0	0x8812    LDRH	R2, [R2, #0]
0x07D2	0x428A    CMP	R2, R1
0x07D4	0xD00A    BEQ	L___Lib_I2C_MSP_I2C_setSlaveAddress117
;__Lib_I2C_MSP.c, 93 :: 		
0x07D6	0xF2000218  ADDW	R2, R0, #24
0x07DA	0x8812    LDRH	R2, [R2, #0]
0x07DC	0x428A    CMP	R2, R1
0x07DE	0xD005    BEQ	L___Lib_I2C_MSP_I2C_setSlaveAddress116
;__Lib_I2C_MSP.c, 94 :: 		
0x07E0	0xF200021A  ADDW	R2, R0, #26
0x07E4	0x8812    LDRH	R2, [R2, #0]
0x07E6	0x428A    CMP	R2, R1
0x07E8	0xD000    BEQ	L___Lib_I2C_MSP_I2C_setSlaveAddress115
0x07EA	0xE000    B	L___Lib_I2C_MSP_I2C_setSlaveAddress2
; I2C_BASE end address is: 0 (R0)
; slaveAddress end address is: 4 (R1)
;__Lib_I2C_MSP.c, 92 :: 		
L___Lib_I2C_MSP_I2C_setSlaveAddress118:
L___Lib_I2C_MSP_I2C_setSlaveAddress117:
;__Lib_I2C_MSP.c, 93 :: 		
L___Lib_I2C_MSP_I2C_setSlaveAddress116:
;__Lib_I2C_MSP.c, 94 :: 		
L___Lib_I2C_MSP_I2C_setSlaveAddress115:
0x07EC	0xE002    B	L_end_I2C_setSlaveAddress
L___Lib_I2C_MSP_I2C_setSlaveAddress2:
;__Lib_I2C_MSP.c, 96 :: 		
; slaveAddress start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x07EE	0xF2000220  ADDW	R2, R0, #32
; I2C_BASE end address is: 0 (R0)
0x07F2	0x8011    STRH	R1, [R2, #0]
; slaveAddress end address is: 4 (R1)
;__Lib_I2C_MSP.c, 97 :: 		
L_end_I2C_setSlaveAddress:
0x07F4	0xB001    ADD	SP, SP, #4
0x07F6	0x4770    BX	LR
; end of __Lib_I2C_MSP_I2C_setSlaveAddress
__Lib_I2C_MSP_I2Cx_Start:
;__Lib_I2C_MSP.c, 159 :: 		
; mode start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x0534	0xB085    SUB	SP, SP, #20
0x0536	0xF8CDE000  STR	LR, [SP, #0]
0x053A	0xB2CC    UXTB	R4, R1
0x053C	0x4601    MOV	R1, R0
; mode end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 4 (R1)
; mode start address is: 16 (R4)
;__Lib_I2C_MSP.c, 162 :: 		
0x053E	0x4A46    LDR	R2, [PC, #280]
0x0540	0x4291    CMP	R1, R2
0x0542	0xD10A    BNE	L___Lib_I2C_MSP_I2Cx_Start14
;__Lib_I2C_MSP.c, 163 :: 		
0x0544	0x4B45    LDR	R3, [PC, #276]
0x0546	0x681A    LDR	R2, [R3, #0]
0x0548	0x9203    STR	R2, [SP, #12]
0x054A	0x461A    MOV	R2, R3
0x054C	0x6812    LDR	R2, [R2, #0]
0x054E	0x9204    STR	R2, [SP, #16]
;__Lib_I2C_MSP.c, 164 :: 		
0x0550	0x4A43    LDR	R2, [PC, #268]
0x0552	0x6813    LDR	R3, [R2, #0]
0x0554	0x4A43    LDR	R2, [PC, #268]
0x0556	0x6013    STR	R3, [R2, #0]
;__Lib_I2C_MSP.c, 165 :: 		
0x0558	0xE028    B	L___Lib_I2C_MSP_I2Cx_Start15
L___Lib_I2C_MSP_I2Cx_Start14:
;__Lib_I2C_MSP.c, 166 :: 		
0x055A	0x4A43    LDR	R2, [PC, #268]
0x055C	0x4291    CMP	R1, R2
0x055E	0xD10A    BNE	L___Lib_I2C_MSP_I2Cx_Start16
;__Lib_I2C_MSP.c, 167 :: 		
0x0560	0x4B42    LDR	R3, [PC, #264]
0x0562	0x681A    LDR	R2, [R3, #0]
0x0564	0x9203    STR	R2, [SP, #12]
0x0566	0x461A    MOV	R2, R3
0x0568	0x6812    LDR	R2, [R2, #0]
0x056A	0x9204    STR	R2, [SP, #16]
;__Lib_I2C_MSP.c, 168 :: 		
0x056C	0x4A40    LDR	R2, [PC, #256]
0x056E	0x6813    LDR	R3, [R2, #0]
0x0570	0x4A3C    LDR	R2, [PC, #240]
0x0572	0x6013    STR	R3, [R2, #0]
;__Lib_I2C_MSP.c, 169 :: 		
0x0574	0xE01A    B	L___Lib_I2C_MSP_I2Cx_Start17
L___Lib_I2C_MSP_I2Cx_Start16:
;__Lib_I2C_MSP.c, 170 :: 		
0x0576	0x4A3F    LDR	R2, [PC, #252]
0x0578	0x4291    CMP	R1, R2
0x057A	0xD10A    BNE	L___Lib_I2C_MSP_I2Cx_Start18
;__Lib_I2C_MSP.c, 171 :: 		
0x057C	0x4B3E    LDR	R3, [PC, #248]
0x057E	0x681A    LDR	R2, [R3, #0]
0x0580	0x9203    STR	R2, [SP, #12]
0x0582	0x461A    MOV	R2, R3
0x0584	0x6812    LDR	R2, [R2, #0]
0x0586	0x9204    STR	R2, [SP, #16]
;__Lib_I2C_MSP.c, 172 :: 		
0x0588	0x4A3C    LDR	R2, [PC, #240]
0x058A	0x6813    LDR	R3, [R2, #0]
0x058C	0x4A35    LDR	R2, [PC, #212]
0x058E	0x6013    STR	R3, [R2, #0]
;__Lib_I2C_MSP.c, 173 :: 		
0x0590	0xE00C    B	L___Lib_I2C_MSP_I2Cx_Start19
L___Lib_I2C_MSP_I2Cx_Start18:
;__Lib_I2C_MSP.c, 174 :: 		
0x0592	0x4A3B    LDR	R2, [PC, #236]
0x0594	0x4291    CMP	R1, R2
0x0596	0xD109    BNE	L___Lib_I2C_MSP_I2Cx_Start20
;__Lib_I2C_MSP.c, 175 :: 		
0x0598	0x4B3A    LDR	R3, [PC, #232]
0x059A	0x681A    LDR	R2, [R3, #0]
0x059C	0x9203    STR	R2, [SP, #12]
0x059E	0x461A    MOV	R2, R3
0x05A0	0x6812    LDR	R2, [R2, #0]
0x05A2	0x9204    STR	R2, [SP, #16]
;__Lib_I2C_MSP.c, 176 :: 		
0x05A4	0x4A38    LDR	R2, [PC, #224]
0x05A6	0x6813    LDR	R3, [R2, #0]
0x05A8	0x4A2E    LDR	R2, [PC, #184]
0x05AA	0x6013    STR	R3, [R2, #0]
;__Lib_I2C_MSP.c, 177 :: 		
L___Lib_I2C_MSP_I2Cx_Start20:
L___Lib_I2C_MSP_I2Cx_Start19:
L___Lib_I2C_MSP_I2Cx_Start17:
L___Lib_I2C_MSP_I2Cx_Start15:
;__Lib_I2C_MSP.c, 179 :: 		
0x05AC	0xF88D4004  STRB	R4, [SP, #4]
0x05B0	0x9102    STR	R1, [SP, #8]
0x05B2	0x4608    MOV	R0, R1
0x05B4	0xF7FFFE1A  BL	__Lib_I2C_MSP_I2Cx_Wait_For_Idle+0
0x05B8	0x9902    LDR	R1, [SP, #8]
0x05BA	0xF89D4004  LDRB	R4, [SP, #4]
0x05BE	0xB108    CBZ	R0, L___Lib_I2C_MSP_I2Cx_Start21
; I2C_BASE end address is: 4 (R1)
; mode end address is: 16 (R4)
;__Lib_I2C_MSP.c, 180 :: 		
0x05C0	0x2001    MOVS	R0, #1
0x05C2	0xE044    B	L_end_I2Cx_Start
L___Lib_I2C_MSP_I2Cx_Start21:
;__Lib_I2C_MSP.c, 182 :: 		
; mode start address is: 16 (R4)
; I2C_BASE start address is: 4 (R1)
0x05C4	0xB2E3    UXTB	R3, R4
0x05C6	0x880A    LDRH	R2, [R1, #0]
0x05C8	0xF3631204  BFI	R2, R3, #4, #1
0x05CC	0x800A    STRH	R2, [R1, #0]
;__Lib_I2C_MSP.c, 185 :: 		
0x05CE	0x880A    LDRH	R2, [R1, #0]
0x05D0	0xF0420202  ORR	R2, R2, #2
0x05D4	0x800A    STRH	R2, [R1, #0]
;__Lib_I2C_MSP.c, 187 :: 		
0x05D6	0x2C01    CMP	R4, #1
0x05D8	0xD11C    BNE	L___Lib_I2C_MSP_I2Cx_Start22
; I2C_BASE end address is: 4 (R1)
; mode end address is: 16 (R4)
0x05DA	0x4608    MOV	R0, R1
;__Lib_I2C_MSP.c, 188 :: 		
L___Lib_I2C_MSP_I2Cx_Start23:
; I2C_BASE start address is: 0 (R0)
0x05DC	0xF200022C  ADDW	R2, R0, #44
0x05E0	0x8813    LDRH	R3, [R2, #0]
0x05E2	0xF3C30240  UBFX	R2, R3, #1, #1
0x05E6	0xB96A    CBNZ	R2, L___Lib_I2C_MSP_I2Cx_Start24
;__Lib_I2C_MSP.c, 189 :: 		
0x05E8	0x9A04    LDR	R2, [SP, #16]
0x05EA	0xB152    CBZ	R2, L___Lib_I2C_MSP_I2Cx_Start25
;__Lib_I2C_MSP.c, 190 :: 		
0x05EC	0x9A03    LDR	R2, [SP, #12]
0x05EE	0xB92A    CBNZ	R2, L___Lib_I2C_MSP_I2Cx_Start26
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_MSP.c, 191 :: 		
0x05F0	0x2006    MOVS	R0, #6
0x05F2	0x4C1C    LDR	R4, [PC, #112]
0x05F4	0x6824    LDR	R4, [R4, #0]
0x05F6	0x47A0    BLX	R4
;__Lib_I2C_MSP.c, 192 :: 		
0x05F8	0x2001    MOVS	R0, #1
0x05FA	0xE028    B	L_end_I2Cx_Start
;__Lib_I2C_MSP.c, 193 :: 		
L___Lib_I2C_MSP_I2Cx_Start26:
;__Lib_I2C_MSP.c, 194 :: 		
; I2C_BASE start address is: 0 (R0)
0x05FC	0x9A03    LDR	R2, [SP, #12]
0x05FE	0x1E52    SUBS	R2, R2, #1
0x0600	0x9203    STR	R2, [SP, #12]
;__Lib_I2C_MSP.c, 195 :: 		
L___Lib_I2C_MSP_I2Cx_Start25:
;__Lib_I2C_MSP.c, 196 :: 		
0x0602	0xE7EB    B	L___Lib_I2C_MSP_I2Cx_Start23
L___Lib_I2C_MSP_I2Cx_Start24:
;__Lib_I2C_MSP.c, 197 :: 		
0x0604	0xF200042C  ADDW	R4, R0, #44
; I2C_BASE end address is: 0 (R0)
0x0608	0x2300    MOVS	R3, #0
0x060A	0x8822    LDRH	R2, [R4, #0]
0x060C	0xF3630241  BFI	R2, R3, #1, #1
0x0610	0x8022    STRH	R2, [R4, #0]
;__Lib_I2C_MSP.c, 198 :: 		
0x0612	0xE01B    B	L___Lib_I2C_MSP_I2Cx_Start27
L___Lib_I2C_MSP_I2Cx_Start22:
;__Lib_I2C_MSP.c, 200 :: 		
; I2C_BASE start address is: 4 (R1)
0x0614	0x4608    MOV	R0, R1
L___Lib_I2C_MSP_I2Cx_Start28:
; I2C_BASE end address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x0616	0xF200022C  ADDW	R2, R0, #44
0x061A	0x8813    LDRH	R3, [R2, #0]
0x061C	0xF3C30200  UBFX	R2, R3, #0, #1
0x0620	0xB96A    CBNZ	R2, L___Lib_I2C_MSP_I2Cx_Start29
;__Lib_I2C_MSP.c, 201 :: 		
0x0622	0x9A04    LDR	R2, [SP, #16]
0x0624	0xB152    CBZ	R2, L___Lib_I2C_MSP_I2Cx_Start30
;__Lib_I2C_MSP.c, 202 :: 		
0x0626	0x9A03    LDR	R2, [SP, #12]
0x0628	0xB92A    CBNZ	R2, L___Lib_I2C_MSP_I2Cx_Start31
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_MSP.c, 203 :: 		
0x062A	0x2006    MOVS	R0, #6
0x062C	0x4C0D    LDR	R4, [PC, #52]
0x062E	0x6824    LDR	R4, [R4, #0]
0x0630	0x47A0    BLX	R4
;__Lib_I2C_MSP.c, 204 :: 		
0x0632	0x2001    MOVS	R0, #1
0x0634	0xE00B    B	L_end_I2Cx_Start
;__Lib_I2C_MSP.c, 205 :: 		
L___Lib_I2C_MSP_I2Cx_Start31:
;__Lib_I2C_MSP.c, 206 :: 		
; I2C_BASE start address is: 0 (R0)
0x0636	0x9A03    LDR	R2, [SP, #12]
0x0638	0x1E52    SUBS	R2, R2, #1
0x063A	0x9203    STR	R2, [SP, #12]
;__Lib_I2C_MSP.c, 207 :: 		
L___Lib_I2C_MSP_I2Cx_Start30:
;__Lib_I2C_MSP.c, 208 :: 		
0x063C	0xE7EB    B	L___Lib_I2C_MSP_I2Cx_Start28
L___Lib_I2C_MSP_I2Cx_Start29:
;__Lib_I2C_MSP.c, 209 :: 		
0x063E	0xF200042C  ADDW	R4, R0, #44
; I2C_BASE end address is: 0 (R0)
0x0642	0x2300    MOVS	R3, #0
0x0644	0x8822    LDRH	R2, [R4, #0]
0x0646	0xF3630200  BFI	R2, R3, #0, #1
0x064A	0x8022    STRH	R2, [R4, #0]
;__Lib_I2C_MSP.c, 210 :: 		
L___Lib_I2C_MSP_I2Cx_Start27:
;__Lib_I2C_MSP.c, 212 :: 		
0x064C	0x2000    MOVS	R0, #0
;__Lib_I2C_MSP.c, 213 :: 		
L_end_I2Cx_Start:
0x064E	0xF8DDE000  LDR	LR, [SP, #0]
0x0652	0xB005    ADD	SP, SP, #20
0x0654	0x4770    BX	LR
0x0656	0xBF00    NOP
0x0658	0x20004000  	EUSCI_B0_UCB0CTLW0+0
0x065C	0x00302000  	__Lib_I2C_MSP__I2C0_TIMEOUT+0
0x0660	0x00902000  	_I2C0_timeout_Ptr+0
0x0664	0x008C2000  	__Lib_I2C_MSP_I2C_Timeout_Ptr+0
0x0668	0x24004000  	EUSCI_B1_UCB1CTLW0+0
0x066C	0x00342000  	__Lib_I2C_MSP__I2C1_TIMEOUT+0
0x0670	0x00942000  	_I2C1_timeout_Ptr+0
0x0674	0x28004000  	EUSCI_B2_UCB2CTLW0+0
0x0678	0x00382000  	__Lib_I2C_MSP__I2C2_TIMEOUT+0
0x067C	0x00982000  	_I2C2_timeout_Ptr+0
0x0680	0x2C004000  	EUSCI_B3_UCB3CTLW0+0
0x0684	0x003C2000  	__Lib_I2C_MSP__I2C3_TIMEOUT+0
0x0688	0x009C2000  	_I2C3_timeout_Ptr+0
; end of __Lib_I2C_MSP_I2Cx_Start
__Lib_I2C_MSP_I2Cx_Wait_For_Idle:
;__Lib_I2C_MSP.c, 125 :: 		
; I2C_BASE start address is: 0 (R0)
0x01EC	0xB083    SUB	SP, SP, #12
0x01EE	0xF8CDE000  STR	LR, [SP, #0]
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
;__Lib_I2C_MSP.c, 128 :: 		
0x01F2	0x4927    LDR	R1, [PC, #156]
0x01F4	0x4288    CMP	R0, R1
0x01F6	0xD10A    BNE	L___Lib_I2C_MSP_I2Cx_Wait_For_Idle3
;__Lib_I2C_MSP.c, 129 :: 		
0x01F8	0x4A26    LDR	R2, [PC, #152]
0x01FA	0x6811    LDR	R1, [R2, #0]
0x01FC	0x9101    STR	R1, [SP, #4]
0x01FE	0x4611    MOV	R1, R2
0x0200	0x6809    LDR	R1, [R1, #0]
0x0202	0x9102    STR	R1, [SP, #8]
;__Lib_I2C_MSP.c, 130 :: 		
0x0204	0x4924    LDR	R1, [PC, #144]
0x0206	0x680A    LDR	R2, [R1, #0]
0x0208	0x4924    LDR	R1, [PC, #144]
0x020A	0x600A    STR	R2, [R1, #0]
;__Lib_I2C_MSP.c, 131 :: 		
0x020C	0xE028    B	L___Lib_I2C_MSP_I2Cx_Wait_For_Idle4
L___Lib_I2C_MSP_I2Cx_Wait_For_Idle3:
;__Lib_I2C_MSP.c, 132 :: 		
0x020E	0x4924    LDR	R1, [PC, #144]
0x0210	0x4288    CMP	R0, R1
0x0212	0xD10A    BNE	L___Lib_I2C_MSP_I2Cx_Wait_For_Idle5
;__Lib_I2C_MSP.c, 133 :: 		
0x0214	0x4A23    LDR	R2, [PC, #140]
0x0216	0x6811    LDR	R1, [R2, #0]
0x0218	0x9101    STR	R1, [SP, #4]
0x021A	0x4611    MOV	R1, R2
0x021C	0x6809    LDR	R1, [R1, #0]
0x021E	0x9102    STR	R1, [SP, #8]
;__Lib_I2C_MSP.c, 134 :: 		
0x0220	0x4921    LDR	R1, [PC, #132]
0x0222	0x680A    LDR	R2, [R1, #0]
0x0224	0x491D    LDR	R1, [PC, #116]
0x0226	0x600A    STR	R2, [R1, #0]
;__Lib_I2C_MSP.c, 135 :: 		
0x0228	0xE01A    B	L___Lib_I2C_MSP_I2Cx_Wait_For_Idle6
L___Lib_I2C_MSP_I2Cx_Wait_For_Idle5:
;__Lib_I2C_MSP.c, 136 :: 		
0x022A	0x4920    LDR	R1, [PC, #128]
0x022C	0x4288    CMP	R0, R1
0x022E	0xD10A    BNE	L___Lib_I2C_MSP_I2Cx_Wait_For_Idle7
;__Lib_I2C_MSP.c, 137 :: 		
0x0230	0x4A1F    LDR	R2, [PC, #124]
0x0232	0x6811    LDR	R1, [R2, #0]
0x0234	0x9101    STR	R1, [SP, #4]
0x0236	0x4611    MOV	R1, R2
0x0238	0x6809    LDR	R1, [R1, #0]
0x023A	0x9102    STR	R1, [SP, #8]
;__Lib_I2C_MSP.c, 138 :: 		
0x023C	0x491D    LDR	R1, [PC, #116]
0x023E	0x680A    LDR	R2, [R1, #0]
0x0240	0x4916    LDR	R1, [PC, #88]
0x0242	0x600A    STR	R2, [R1, #0]
;__Lib_I2C_MSP.c, 139 :: 		
0x0244	0xE00C    B	L___Lib_I2C_MSP_I2Cx_Wait_For_Idle8
L___Lib_I2C_MSP_I2Cx_Wait_For_Idle7:
;__Lib_I2C_MSP.c, 140 :: 		
0x0246	0x491C    LDR	R1, [PC, #112]
0x0248	0x4288    CMP	R0, R1
0x024A	0xD109    BNE	L___Lib_I2C_MSP_I2Cx_Wait_For_Idle9
;__Lib_I2C_MSP.c, 141 :: 		
0x024C	0x4A1B    LDR	R2, [PC, #108]
0x024E	0x6811    LDR	R1, [R2, #0]
0x0250	0x9101    STR	R1, [SP, #4]
0x0252	0x4611    MOV	R1, R2
0x0254	0x6809    LDR	R1, [R1, #0]
0x0256	0x9102    STR	R1, [SP, #8]
;__Lib_I2C_MSP.c, 142 :: 		
0x0258	0x4919    LDR	R1, [PC, #100]
0x025A	0x680A    LDR	R2, [R1, #0]
0x025C	0x490F    LDR	R1, [PC, #60]
0x025E	0x600A    STR	R2, [R1, #0]
;__Lib_I2C_MSP.c, 143 :: 		
L___Lib_I2C_MSP_I2Cx_Wait_For_Idle9:
L___Lib_I2C_MSP_I2Cx_Wait_For_Idle8:
L___Lib_I2C_MSP_I2Cx_Wait_For_Idle6:
L___Lib_I2C_MSP_I2Cx_Wait_For_Idle4:
;__Lib_I2C_MSP.c, 145 :: 		
0x0260	0x4603    MOV	R3, R0
; I2C_BASE end address is: 0 (R0)
L___Lib_I2C_MSP_I2Cx_Wait_For_Idle10:
; I2C_BASE start address is: 12 (R3)
0x0262	0x4618    MOV	R0, R3
0x0264	0xF7FFFF4C  BL	__Lib_I2C_MSP_I2Cx_Is_Idle+0
0x0268	0xB968    CBNZ	R0, L___Lib_I2C_MSP_I2Cx_Wait_For_Idle11
;__Lib_I2C_MSP.c, 147 :: 		
0x026A	0x9902    LDR	R1, [SP, #8]
0x026C	0xB151    CBZ	R1, L___Lib_I2C_MSP_I2Cx_Wait_For_Idle12
;__Lib_I2C_MSP.c, 148 :: 		
0x026E	0x9901    LDR	R1, [SP, #4]
0x0270	0xB929    CBNZ	R1, L___Lib_I2C_MSP_I2Cx_Wait_For_Idle13
; I2C_BASE end address is: 12 (R3)
;__Lib_I2C_MSP.c, 149 :: 		
0x0272	0x2005    MOVS	R0, #5
0x0274	0x4C09    LDR	R4, [PC, #36]
0x0276	0x6824    LDR	R4, [R4, #0]
0x0278	0x47A0    BLX	R4
;__Lib_I2C_MSP.c, 150 :: 		
0x027A	0x2001    MOVS	R0, #1
0x027C	0xE004    B	L_end_I2Cx_Wait_For_Idle
;__Lib_I2C_MSP.c, 151 :: 		
L___Lib_I2C_MSP_I2Cx_Wait_For_Idle13:
;__Lib_I2C_MSP.c, 152 :: 		
; I2C_BASE start address is: 12 (R3)
0x027E	0x9901    LDR	R1, [SP, #4]
0x0280	0x1E49    SUBS	R1, R1, #1
0x0282	0x9101    STR	R1, [SP, #4]
;__Lib_I2C_MSP.c, 153 :: 		
L___Lib_I2C_MSP_I2Cx_Wait_For_Idle12:
;__Lib_I2C_MSP.c, 154 :: 		
; I2C_BASE end address is: 12 (R3)
0x0284	0xE7ED    B	L___Lib_I2C_MSP_I2Cx_Wait_For_Idle10
L___Lib_I2C_MSP_I2Cx_Wait_For_Idle11:
;__Lib_I2C_MSP.c, 155 :: 		
0x0286	0x2000    MOVS	R0, #0
;__Lib_I2C_MSP.c, 156 :: 		
L_end_I2Cx_Wait_For_Idle:
0x0288	0xF8DDE000  LDR	LR, [SP, #0]
0x028C	0xB003    ADD	SP, SP, #12
0x028E	0x4770    BX	LR
0x0290	0x20004000  	EUSCI_B0_UCB0CTLW0+0
0x0294	0x00302000  	__Lib_I2C_MSP__I2C0_TIMEOUT+0
0x0298	0x00902000  	_I2C0_timeout_Ptr+0
0x029C	0x008C2000  	__Lib_I2C_MSP_I2C_Timeout_Ptr+0
0x02A0	0x24004000  	EUSCI_B1_UCB1CTLW0+0
0x02A4	0x00342000  	__Lib_I2C_MSP__I2C1_TIMEOUT+0
0x02A8	0x00942000  	_I2C1_timeout_Ptr+0
0x02AC	0x28004000  	EUSCI_B2_UCB2CTLW0+0
0x02B0	0x00382000  	__Lib_I2C_MSP__I2C2_TIMEOUT+0
0x02B4	0x00982000  	_I2C2_timeout_Ptr+0
0x02B8	0x2C004000  	EUSCI_B3_UCB3CTLW0+0
0x02BC	0x003C2000  	__Lib_I2C_MSP__I2C3_TIMEOUT+0
0x02C0	0x009C2000  	_I2C3_timeout_Ptr+0
; end of __Lib_I2C_MSP_I2Cx_Wait_For_Idle
__Lib_I2C_MSP_I2Cx_Is_Idle:
;__Lib_I2C_MSP.c, 121 :: 		
; I2C_BASE start address is: 0 (R0)
0x0100	0xB081    SUB	SP, SP, #4
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
;__Lib_I2C_MSP.c, 122 :: 		
0x0102	0xF2000108  ADDW	R1, R0, #8
; I2C_BASE end address is: 0 (R0)
0x0106	0x880A    LDRH	R2, [R1, #0]
0x0108	0xF3C21100  UBFX	R1, R2, #4, #1
0x010C	0xF0810101  EOR	R1, R1, #1
0x0110	0xB2C9    UXTB	R1, R1
0x0112	0xB2C8    UXTB	R0, R1
;__Lib_I2C_MSP.c, 123 :: 		
L_end_I2Cx_Is_Idle:
0x0114	0xB001    ADD	SP, SP, #4
0x0116	0x4770    BX	LR
; end of __Lib_I2C_MSP_I2Cx_Is_Idle
__Lib_I2C_MSP_I2Cx_WriteByte:
;__Lib_I2C_MSP.c, 222 :: 		
; dataByte start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x068C	0xB083    SUB	SP, SP, #12
0x068E	0xF8CDE000  STR	LR, [SP, #0]
; dataByte end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
; dataByte start address is: 4 (R1)
;__Lib_I2C_MSP.c, 225 :: 		
0x0692	0x4A35    LDR	R2, [PC, #212]
0x0694	0x4290    CMP	R0, R2
0x0696	0xD10A    BNE	L___Lib_I2C_MSP_I2Cx_WriteByte33
;__Lib_I2C_MSP.c, 226 :: 		
0x0698	0x4B34    LDR	R3, [PC, #208]
0x069A	0x681A    LDR	R2, [R3, #0]
0x069C	0x9201    STR	R2, [SP, #4]
0x069E	0x461A    MOV	R2, R3
0x06A0	0x6812    LDR	R2, [R2, #0]
0x06A2	0x9202    STR	R2, [SP, #8]
;__Lib_I2C_MSP.c, 227 :: 		
0x06A4	0x4A32    LDR	R2, [PC, #200]
0x06A6	0x6813    LDR	R3, [R2, #0]
0x06A8	0x4A32    LDR	R2, [PC, #200]
0x06AA	0x6013    STR	R3, [R2, #0]
;__Lib_I2C_MSP.c, 228 :: 		
0x06AC	0xE028    B	L___Lib_I2C_MSP_I2Cx_WriteByte34
L___Lib_I2C_MSP_I2Cx_WriteByte33:
;__Lib_I2C_MSP.c, 229 :: 		
0x06AE	0x4A32    LDR	R2, [PC, #200]
0x06B0	0x4290    CMP	R0, R2
0x06B2	0xD10A    BNE	L___Lib_I2C_MSP_I2Cx_WriteByte35
;__Lib_I2C_MSP.c, 230 :: 		
0x06B4	0x4B31    LDR	R3, [PC, #196]
0x06B6	0x681A    LDR	R2, [R3, #0]
0x06B8	0x9201    STR	R2, [SP, #4]
0x06BA	0x461A    MOV	R2, R3
0x06BC	0x6812    LDR	R2, [R2, #0]
0x06BE	0x9202    STR	R2, [SP, #8]
;__Lib_I2C_MSP.c, 231 :: 		
0x06C0	0x4A2F    LDR	R2, [PC, #188]
0x06C2	0x6813    LDR	R3, [R2, #0]
0x06C4	0x4A2B    LDR	R2, [PC, #172]
0x06C6	0x6013    STR	R3, [R2, #0]
;__Lib_I2C_MSP.c, 232 :: 		
0x06C8	0xE01A    B	L___Lib_I2C_MSP_I2Cx_WriteByte36
L___Lib_I2C_MSP_I2Cx_WriteByte35:
;__Lib_I2C_MSP.c, 233 :: 		
0x06CA	0x4A2E    LDR	R2, [PC, #184]
0x06CC	0x4290    CMP	R0, R2
0x06CE	0xD10A    BNE	L___Lib_I2C_MSP_I2Cx_WriteByte37
;__Lib_I2C_MSP.c, 234 :: 		
0x06D0	0x4B2D    LDR	R3, [PC, #180]
0x06D2	0x681A    LDR	R2, [R3, #0]
0x06D4	0x9201    STR	R2, [SP, #4]
0x06D6	0x461A    MOV	R2, R3
0x06D8	0x6812    LDR	R2, [R2, #0]
0x06DA	0x9202    STR	R2, [SP, #8]
;__Lib_I2C_MSP.c, 235 :: 		
0x06DC	0x4A2B    LDR	R2, [PC, #172]
0x06DE	0x6813    LDR	R3, [R2, #0]
0x06E0	0x4A24    LDR	R2, [PC, #144]
0x06E2	0x6013    STR	R3, [R2, #0]
;__Lib_I2C_MSP.c, 236 :: 		
0x06E4	0xE00C    B	L___Lib_I2C_MSP_I2Cx_WriteByte38
L___Lib_I2C_MSP_I2Cx_WriteByte37:
;__Lib_I2C_MSP.c, 237 :: 		
0x06E6	0x4A2A    LDR	R2, [PC, #168]
0x06E8	0x4290    CMP	R0, R2
0x06EA	0xD109    BNE	L___Lib_I2C_MSP_I2Cx_WriteByte39
;__Lib_I2C_MSP.c, 238 :: 		
0x06EC	0x4B29    LDR	R3, [PC, #164]
0x06EE	0x681A    LDR	R2, [R3, #0]
0x06F0	0x9201    STR	R2, [SP, #4]
0x06F2	0x461A    MOV	R2, R3
0x06F4	0x6812    LDR	R2, [R2, #0]
0x06F6	0x9202    STR	R2, [SP, #8]
;__Lib_I2C_MSP.c, 239 :: 		
0x06F8	0x4A27    LDR	R2, [PC, #156]
0x06FA	0x6813    LDR	R3, [R2, #0]
0x06FC	0x4A1D    LDR	R2, [PC, #116]
0x06FE	0x6013    STR	R3, [R2, #0]
;__Lib_I2C_MSP.c, 240 :: 		
L___Lib_I2C_MSP_I2Cx_WriteByte39:
L___Lib_I2C_MSP_I2Cx_WriteByte38:
L___Lib_I2C_MSP_I2Cx_WriteByte36:
L___Lib_I2C_MSP_I2Cx_WriteByte34:
;__Lib_I2C_MSP.c, 242 :: 		
0x0700	0xF200022C  ADDW	R2, R0, #44
0x0704	0x8813    LDRH	R3, [R2, #0]
0x0706	0xF3C31240  UBFX	R2, R3, #5, #1
0x070A	0xB132    CBZ	R2, L___Lib_I2C_MSP_I2Cx_WriteByte40
;__Lib_I2C_MSP.c, 243 :: 		
0x070C	0xF200042C  ADDW	R4, R0, #44
0x0710	0x2300    MOVS	R3, #0
0x0712	0x8822    LDRH	R2, [R4, #0]
0x0714	0xF3631245  BFI	R2, R3, #5, #1
0x0718	0x8022    STRH	R2, [R4, #0]
;__Lib_I2C_MSP.c, 244 :: 		
L___Lib_I2C_MSP_I2Cx_WriteByte40:
;__Lib_I2C_MSP.c, 246 :: 		
0x071A	0xF200020E  ADDW	R2, R0, #14
0x071E	0x8011    STRH	R1, [R2, #0]
; dataByte end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_MSP.c, 248 :: 		
L___Lib_I2C_MSP_I2Cx_WriteByte41:
; I2C_BASE start address is: 0 (R0)
0x0720	0xF200022C  ADDW	R2, R0, #44
0x0724	0x8813    LDRH	R3, [R2, #0]
0x0726	0xF3C30240  UBFX	R2, R3, #1, #1
0x072A	0xB96A    CBNZ	R2, L___Lib_I2C_MSP_I2Cx_WriteByte42
;__Lib_I2C_MSP.c, 249 :: 		
0x072C	0x9A02    LDR	R2, [SP, #8]
0x072E	0xB152    CBZ	R2, L___Lib_I2C_MSP_I2Cx_WriteByte43
;__Lib_I2C_MSP.c, 250 :: 		
0x0730	0x9A01    LDR	R2, [SP, #4]
0x0732	0xB92A    CBNZ	R2, L___Lib_I2C_MSP_I2Cx_WriteByte44
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_MSP.c, 251 :: 		
0x0734	0x2004    MOVS	R0, #4
0x0736	0x4C0F    LDR	R4, [PC, #60]
0x0738	0x6824    LDR	R4, [R4, #0]
0x073A	0x47A0    BLX	R4
;__Lib_I2C_MSP.c, 252 :: 		
0x073C	0x2001    MOVS	R0, #1
0x073E	0xE00F    B	L_end_I2Cx_WriteByte
;__Lib_I2C_MSP.c, 253 :: 		
L___Lib_I2C_MSP_I2Cx_WriteByte44:
;__Lib_I2C_MSP.c, 254 :: 		
; I2C_BASE start address is: 0 (R0)
0x0740	0x9A01    LDR	R2, [SP, #4]
0x0742	0x1E52    SUBS	R2, R2, #1
0x0744	0x9201    STR	R2, [SP, #4]
;__Lib_I2C_MSP.c, 255 :: 		
L___Lib_I2C_MSP_I2Cx_WriteByte43:
;__Lib_I2C_MSP.c, 256 :: 		
0x0746	0xE7EB    B	L___Lib_I2C_MSP_I2Cx_WriteByte41
L___Lib_I2C_MSP_I2Cx_WriteByte42:
;__Lib_I2C_MSP.c, 258 :: 		
0x0748	0xF200042C  ADDW	R4, R0, #44
0x074C	0x2300    MOVS	R3, #0
0x074E	0x8822    LDRH	R2, [R4, #0]
0x0750	0xF3630241  BFI	R2, R3, #1, #1
0x0754	0x8022    STRH	R2, [R4, #0]
;__Lib_I2C_MSP.c, 260 :: 		
0x0756	0xF200022C  ADDW	R2, R0, #44
; I2C_BASE end address is: 0 (R0)
0x075A	0x8813    LDRH	R3, [R2, #0]
0x075C	0xF3C31040  UBFX	R0, R3, #5, #1
;__Lib_I2C_MSP.c, 261 :: 		
L_end_I2Cx_WriteByte:
0x0760	0xF8DDE000  LDR	LR, [SP, #0]
0x0764	0xB003    ADD	SP, SP, #12
0x0766	0x4770    BX	LR
0x0768	0x20004000  	EUSCI_B0_UCB0CTLW0+0
0x076C	0x00302000  	__Lib_I2C_MSP__I2C0_TIMEOUT+0
0x0770	0x00902000  	_I2C0_timeout_Ptr+0
0x0774	0x008C2000  	__Lib_I2C_MSP_I2C_Timeout_Ptr+0
0x0778	0x24004000  	EUSCI_B1_UCB1CTLW0+0
0x077C	0x00342000  	__Lib_I2C_MSP__I2C1_TIMEOUT+0
0x0780	0x00942000  	_I2C1_timeout_Ptr+0
0x0784	0x28004000  	EUSCI_B2_UCB2CTLW0+0
0x0788	0x00382000  	__Lib_I2C_MSP__I2C2_TIMEOUT+0
0x078C	0x00982000  	_I2C2_timeout_Ptr+0
0x0790	0x2C004000  	EUSCI_B3_UCB3CTLW0+0
0x0794	0x003C2000  	__Lib_I2C_MSP__I2C3_TIMEOUT+0
0x0798	0x009C2000  	_I2C3_timeout_Ptr+0
; end of __Lib_I2C_MSP_I2Cx_WriteByte
__Lib_I2C_MSP_I2Cx_Stop:
;__Lib_I2C_MSP.c, 215 :: 		
; I2C_BASE start address is: 0 (R0)
0x079C	0xB081    SUB	SP, SP, #4
0x079E	0xF8CDE000  STR	LR, [SP, #0]
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
;__Lib_I2C_MSP.c, 216 :: 		
0x07A2	0x2201    MOVS	R2, #1
0x07A4	0x8801    LDRH	R1, [R0, #0]
0x07A6	0xF3620182  BFI	R1, R2, #2, #1
0x07AA	0x8001    STRH	R1, [R0, #0]
;__Lib_I2C_MSP.c, 217 :: 		
; I2C_BASE end address is: 0 (R0)
0x07AC	0xF7FFFD1E  BL	__Lib_I2C_MSP_I2Cx_Wait_For_Idle+0
0x07B0	0xB108    CBZ	R0, L___Lib_I2C_MSP_I2Cx_Stop32
;__Lib_I2C_MSP.c, 218 :: 		
0x07B2	0x2001    MOVS	R0, #1
0x07B4	0xE000    B	L_end_I2Cx_Stop
L___Lib_I2C_MSP_I2Cx_Stop32:
;__Lib_I2C_MSP.c, 219 :: 		
0x07B6	0x2000    MOVS	R0, #0
;__Lib_I2C_MSP.c, 220 :: 		
L_end_I2Cx_Stop:
0x07B8	0xF8DDE000  LDR	LR, [SP, #0]
0x07BC	0xB001    ADD	SP, SP, #4
0x07BE	0x4770    BX	LR
; end of __Lib_I2C_MSP_I2Cx_Stop
_I2C1_Write:
;__Lib_I2C_MSP.c, 577 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x1824	0xB081    SUB	SP, SP, #4
0x1826	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_MSP.c, 578 :: 		
0x182A	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x182C	0x4613    MOV	R3, R2
0x182E	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x1830	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x1832	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x1834	0xF7FFFB32  BL	__Lib_I2C_MSP_I2Cx_Write+0
0x1838	0xB001    ADD	SP, SP, #4
;__Lib_I2C_MSP.c, 579 :: 		
L_end_I2C1_Write:
0x183A	0xF8DDE000  LDR	LR, [SP, #0]
0x183E	0xB001    ADD	SP, SP, #4
0x1840	0x4770    BX	LR
0x1842	0xBF00    NOP
0x1844	0x24004000  	EUSCI_B1_UCB1CTLW0+0
; end of _I2C1_Write
_I2C2_Write:
;__Lib_I2C_MSP.c, 656 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x1658	0xB081    SUB	SP, SP, #4
0x165A	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_MSP.c, 657 :: 		
0x165E	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x1660	0x4613    MOV	R3, R2
0x1662	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x1664	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x1666	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x1668	0xF7FFFC18  BL	__Lib_I2C_MSP_I2Cx_Write+0
0x166C	0xB001    ADD	SP, SP, #4
;__Lib_I2C_MSP.c, 658 :: 		
L_end_I2C2_Write:
0x166E	0xF8DDE000  LDR	LR, [SP, #0]
0x1672	0xB001    ADD	SP, SP, #4
0x1674	0x4770    BX	LR
0x1676	0xBF00    NOP
0x1678	0x28004000  	EUSCI_B2_UCB2CTLW0+0
; end of _I2C2_Write
_I2C3_Write:
;__Lib_I2C_MSP.c, 735 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x1634	0xB081    SUB	SP, SP, #4
0x1636	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_MSP.c, 736 :: 		
0x163A	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x163C	0x4613    MOV	R3, R2
0x163E	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x1640	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x1642	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x1644	0xF7FFFC2A  BL	__Lib_I2C_MSP_I2Cx_Write+0
0x1648	0xB001    ADD	SP, SP, #4
;__Lib_I2C_MSP.c, 737 :: 		
L_end_I2C3_Write:
0x164A	0xF8DDE000  LDR	LR, [SP, #0]
0x164E	0xB001    ADD	SP, SP, #4
0x1650	0x4770    BX	LR
0x1652	0xBF00    NOP
0x1654	0x2C004000  	EUSCI_B3_UCB3CTLW0+0
; end of _I2C3_Write
__c3dhall2_driver_hal_i2cRead:
;__hal_msp432.c, 101 :: 		static int hal_i2cRead(uint8_t slaveAddress, uint8_t *pBuf, uint16_t nBytes, uint8_t endMode)
; endMode start address is: 12 (R3)
; nBytes start address is: 8 (R2)
; pBuf start address is: 4 (R1)
; slaveAddress start address is: 0 (R0)
0x186C	0xB082    SUB	SP, SP, #8
0x186E	0xF8CDE000  STR	LR, [SP, #0]
; endMode end address is: 12 (R3)
; nBytes end address is: 8 (R2)
; pBuf end address is: 4 (R1)
; slaveAddress end address is: 0 (R0)
; slaveAddress start address is: 0 (R0)
; pBuf start address is: 4 (R1)
; nBytes start address is: 8 (R2)
; endMode start address is: 12 (R3)
;__hal_msp432.c, 103 :: 		int res = 0;
0x1872	0xF2400400  MOVW	R4, #0
0x1876	0xF8AD4004  STRH	R4, [SP, #4]
;__hal_msp432.c, 105 :: 		fp_i2cRead(slaveAddress, ptr, nBytes, endMode);
; endMode end address is: 12 (R3)
; nBytes end address is: 8 (R2)
; pBuf end address is: 4 (R1)
; slaveAddress end address is: 0 (R0)
0x187A	0x4C04    LDR	R4, [PC, #16]
0x187C	0x6824    LDR	R4, [R4, #0]
0x187E	0x47A0    BLX	R4
;__hal_msp432.c, 106 :: 		return res;
0x1880	0xF9BD0004  LDRSH	R0, [SP, #4]
;__hal_msp432.c, 107 :: 		}
L_end_hal_i2cRead:
0x1884	0xF8DDE000  LDR	LR, [SP, #0]
0x1888	0xB002    ADD	SP, SP, #8
0x188A	0x4770    BX	LR
0x188C	0x00882000  	__c3dhall2_driver_fp_i2cRead+0
; end of __c3dhall2_driver_hal_i2cRead
_I2C0_Read:
;__Lib_I2C_MSP.c, 484 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x167C	0xB081    SUB	SP, SP, #4
0x167E	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_MSP.c, 485 :: 		
0x1682	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x1684	0x4613    MOV	R3, R2
0x1686	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x1688	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x168A	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x168C	0xF7FFFE28  BL	__Lib_I2C_MSP_I2Cx_Read+0
0x1690	0xB001    ADD	SP, SP, #4
;__Lib_I2C_MSP.c, 486 :: 		
L_end_I2C0_Read:
0x1692	0xF8DDE000  LDR	LR, [SP, #0]
0x1696	0xB001    ADD	SP, SP, #4
0x1698	0x4770    BX	LR
0x169A	0xBF00    NOP
0x169C	0x20004000  	EUSCI_B0_UCB0CTLW0+0
; end of _I2C0_Read
__Lib_I2C_MSP_I2Cx_Read:
;__Lib_I2C_MSP.c, 323 :: 		
; count start address is: 12 (R3)
; buf start address is: 8 (R2)
; slave_address start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x12E0	0xB087    SUB	SP, SP, #28
0x12E2	0xF8CDE000  STR	LR, [SP, #0]
0x12E6	0xF88D1004  STRB	R1, [SP, #4]
0x12EA	0x4601    MOV	R1, R0
0x12EC	0xF89D0004  LDRB	R0, [SP, #4]
; count end address is: 12 (R3)
; buf end address is: 8 (R2)
; slave_address end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 4 (R1)
; slave_address start address is: 0 (R0)
; buf start address is: 8 (R2)
; count start address is: 12 (R3)
; END_mode start address is: 24 (R6)
0x12F0	0x9E07    LDR	R6, [SP, #28]
;__Lib_I2C_MSP.c, 327 :: 		
0x12F2	0x4C7B    LDR	R4, [PC, #492]
0x12F4	0x42A1    CMP	R1, R4
0x12F6	0xD10A    BNE	L___Lib_I2C_MSP_I2Cx_Read66
;__Lib_I2C_MSP.c, 328 :: 		
0x12F8	0x4D7A    LDR	R5, [PC, #488]
0x12FA	0x682C    LDR	R4, [R5, #0]
0x12FC	0x9405    STR	R4, [SP, #20]
0x12FE	0x462C    MOV	R4, R5
0x1300	0x6824    LDR	R4, [R4, #0]
0x1302	0x9406    STR	R4, [SP, #24]
;__Lib_I2C_MSP.c, 329 :: 		
0x1304	0x4C78    LDR	R4, [PC, #480]
0x1306	0x6825    LDR	R5, [R4, #0]
0x1308	0x4C78    LDR	R4, [PC, #480]
0x130A	0x6025    STR	R5, [R4, #0]
;__Lib_I2C_MSP.c, 330 :: 		
0x130C	0xE028    B	L___Lib_I2C_MSP_I2Cx_Read67
L___Lib_I2C_MSP_I2Cx_Read66:
;__Lib_I2C_MSP.c, 331 :: 		
0x130E	0x4C78    LDR	R4, [PC, #480]
0x1310	0x42A1    CMP	R1, R4
0x1312	0xD10A    BNE	L___Lib_I2C_MSP_I2Cx_Read68
;__Lib_I2C_MSP.c, 332 :: 		
0x1314	0x4D77    LDR	R5, [PC, #476]
0x1316	0x682C    LDR	R4, [R5, #0]
0x1318	0x9405    STR	R4, [SP, #20]
0x131A	0x462C    MOV	R4, R5
0x131C	0x6824    LDR	R4, [R4, #0]
0x131E	0x9406    STR	R4, [SP, #24]
;__Lib_I2C_MSP.c, 333 :: 		
0x1320	0x4C75    LDR	R4, [PC, #468]
0x1322	0x6825    LDR	R5, [R4, #0]
0x1324	0x4C71    LDR	R4, [PC, #452]
0x1326	0x6025    STR	R5, [R4, #0]
;__Lib_I2C_MSP.c, 334 :: 		
0x1328	0xE01A    B	L___Lib_I2C_MSP_I2Cx_Read69
L___Lib_I2C_MSP_I2Cx_Read68:
;__Lib_I2C_MSP.c, 335 :: 		
0x132A	0x4C74    LDR	R4, [PC, #464]
0x132C	0x42A1    CMP	R1, R4
0x132E	0xD10A    BNE	L___Lib_I2C_MSP_I2Cx_Read70
;__Lib_I2C_MSP.c, 336 :: 		
0x1330	0x4D73    LDR	R5, [PC, #460]
0x1332	0x682C    LDR	R4, [R5, #0]
0x1334	0x9405    STR	R4, [SP, #20]
0x1336	0x462C    MOV	R4, R5
0x1338	0x6824    LDR	R4, [R4, #0]
0x133A	0x9406    STR	R4, [SP, #24]
;__Lib_I2C_MSP.c, 337 :: 		
0x133C	0x4C71    LDR	R4, [PC, #452]
0x133E	0x6825    LDR	R5, [R4, #0]
0x1340	0x4C6A    LDR	R4, [PC, #424]
0x1342	0x6025    STR	R5, [R4, #0]
;__Lib_I2C_MSP.c, 338 :: 		
0x1344	0xE00C    B	L___Lib_I2C_MSP_I2Cx_Read71
L___Lib_I2C_MSP_I2Cx_Read70:
;__Lib_I2C_MSP.c, 339 :: 		
0x1346	0x4C70    LDR	R4, [PC, #448]
0x1348	0x42A1    CMP	R1, R4
0x134A	0xD109    BNE	L___Lib_I2C_MSP_I2Cx_Read72
;__Lib_I2C_MSP.c, 340 :: 		
0x134C	0x4D6F    LDR	R5, [PC, #444]
0x134E	0x682C    LDR	R4, [R5, #0]
0x1350	0x9405    STR	R4, [SP, #20]
0x1352	0x462C    MOV	R4, R5
0x1354	0x6824    LDR	R4, [R4, #0]
0x1356	0x9406    STR	R4, [SP, #24]
;__Lib_I2C_MSP.c, 341 :: 		
0x1358	0x4C6D    LDR	R4, [PC, #436]
0x135A	0x6825    LDR	R5, [R4, #0]
0x135C	0x4C63    LDR	R4, [PC, #396]
0x135E	0x6025    STR	R5, [R4, #0]
;__Lib_I2C_MSP.c, 342 :: 		
L___Lib_I2C_MSP_I2Cx_Read72:
L___Lib_I2C_MSP_I2Cx_Read71:
L___Lib_I2C_MSP_I2Cx_Read69:
L___Lib_I2C_MSP_I2Cx_Read67:
;__Lib_I2C_MSP.c, 344 :: 		
0x1360	0x9201    STR	R2, [SP, #4]
; slave_address end address is: 0 (R0)
0x1362	0x9102    STR	R1, [SP, #8]
0x1364	0x9103    STR	R1, [SP, #12]
0x1366	0xB2C1    UXTB	R1, R0
0x1368	0x9803    LDR	R0, [SP, #12]
0x136A	0xF7FFFA29  BL	__Lib_I2C_MSP_I2C_setSlaveAddress+0
0x136E	0x9902    LDR	R1, [SP, #8]
0x1370	0x9A01    LDR	R2, [SP, #4]
;__Lib_I2C_MSP.c, 345 :: 		
0x1372	0x4C68    LDR	R4, [PC, #416]
0x1374	0x7824    LDRB	R4, [R4, #0]
0x1376	0xB97C    CBNZ	R4, L___Lib_I2C_MSP_I2Cx_Read73
;__Lib_I2C_MSP.c, 346 :: 		
0x1378	0x9601    STR	R6, [SP, #4]
0x137A	0x9302    STR	R3, [SP, #8]
0x137C	0x9203    STR	R2, [SP, #12]
0x137E	0x9104    STR	R1, [SP, #16]
0x1380	0x4608    MOV	R0, R1
0x1382	0x2100    MOVS	R1, #0
0x1384	0xF7FFF8D6  BL	__Lib_I2C_MSP_I2Cx_Start+0
0x1388	0x9904    LDR	R1, [SP, #16]
0x138A	0x9A03    LDR	R2, [SP, #12]
0x138C	0x9B02    LDR	R3, [SP, #8]
0x138E	0x9E01    LDR	R6, [SP, #4]
0x1390	0xB100    CBZ	R0, L___Lib_I2C_MSP_I2Cx_Read74
; END_mode end address is: 24 (R6)
; count end address is: 12 (R3)
; buf end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
;__Lib_I2C_MSP.c, 347 :: 		
0x1392	0xE0A0    B	L_end_I2Cx_Read
L___Lib_I2C_MSP_I2Cx_Read74:
;__Lib_I2C_MSP.c, 348 :: 		
; I2C_BASE start address is: 4 (R1)
; buf start address is: 8 (R2)
; count start address is: 12 (R3)
; END_mode start address is: 24 (R6)
0x1394	0x4630    MOV	R0, R6
0x1396	0xE061    B	L___Lib_I2C_MSP_I2Cx_Read75
L___Lib_I2C_MSP_I2Cx_Read73:
;__Lib_I2C_MSP.c, 350 :: 		
0x1398	0x2500    MOVS	R5, #0
0x139A	0x880C    LDRH	R4, [R1, #0]
0x139C	0xF3651404  BFI	R4, R5, #4, #1
0x13A0	0x800C    STRH	R4, [R1, #0]
;__Lib_I2C_MSP.c, 351 :: 		
0x13A2	0x2B01    CMP	R3, #1
0x13A4	0xD139    BNE	L___Lib_I2C_MSP_I2Cx_Read76
; END_mode end address is: 24 (R6)
; count end address is: 12 (R3)
; buf end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
0x13A6	0x4630    MOV	R0, R6
;__Lib_I2C_MSP.c, 352 :: 		
L___Lib_I2C_MSP_I2Cx_Read77:
; END_mode start address is: 0 (R0)
; count start address is: 12 (R3)
; buf start address is: 8 (R2)
; I2C_BASE start address is: 4 (R1)
0x13A8	0x880D    LDRH	R5, [R1, #0]
0x13AA	0xF3C50480  UBFX	R4, R5, #2, #1
0x13AE	0xB164    CBZ	R4, L___Lib_I2C_MSP_I2Cx_Read78
;__Lib_I2C_MSP.c, 353 :: 		
0x13B0	0x9C06    LDR	R4, [SP, #24]
0x13B2	0xB14C    CBZ	R4, L___Lib_I2C_MSP_I2Cx_Read79
;__Lib_I2C_MSP.c, 354 :: 		
0x13B4	0x9C05    LDR	R4, [SP, #20]
0x13B6	0xB924    CBNZ	R4, L___Lib_I2C_MSP_I2Cx_Read80
; count end address is: 12 (R3)
; buf end address is: 8 (R2)
; END_mode end address is: 0 (R0)
; I2C_BASE end address is: 4 (R1)
;__Lib_I2C_MSP.c, 355 :: 		
0x13B8	0x2007    MOVS	R0, #7
0x13BA	0x4C4C    LDR	R4, [PC, #304]
0x13BC	0x6824    LDR	R4, [R4, #0]
0x13BE	0x47A0    BLX	R4
;__Lib_I2C_MSP.c, 356 :: 		
0x13C0	0xE089    B	L_end_I2Cx_Read
;__Lib_I2C_MSP.c, 357 :: 		
L___Lib_I2C_MSP_I2Cx_Read80:
;__Lib_I2C_MSP.c, 358 :: 		
; I2C_BASE start address is: 4 (R1)
; END_mode start address is: 0 (R0)
; buf start address is: 8 (R2)
; count start address is: 12 (R3)
0x13C2	0x9C05    LDR	R4, [SP, #20]
0x13C4	0x1E64    SUBS	R4, R4, #1
0x13C6	0x9405    STR	R4, [SP, #20]
;__Lib_I2C_MSP.c, 359 :: 		
L___Lib_I2C_MSP_I2Cx_Read79:
;__Lib_I2C_MSP.c, 360 :: 		
0x13C8	0xE7EE    B	L___Lib_I2C_MSP_I2Cx_Read77
L___Lib_I2C_MSP_I2Cx_Read78:
;__Lib_I2C_MSP.c, 361 :: 		
0x13CA	0x9C06    LDR	R4, [SP, #24]
0x13CC	0x9405    STR	R4, [SP, #20]
;__Lib_I2C_MSP.c, 363 :: 		
0x13CE	0x880C    LDRH	R4, [R1, #0]
0x13D0	0xF0440402  ORR	R4, R4, #2
0x13D4	0x800C    STRH	R4, [R1, #0]
; count end address is: 12 (R3)
; buf end address is: 8 (R2)
; END_mode end address is: 0 (R0)
; I2C_BASE end address is: 4 (R1)
0x13D6	0x9101    STR	R1, [SP, #4]
0x13D8	0x4611    MOV	R1, R2
0x13DA	0x461A    MOV	R2, R3
0x13DC	0x4603    MOV	R3, R0
0x13DE	0x9801    LDR	R0, [SP, #4]
;__Lib_I2C_MSP.c, 364 :: 		
L___Lib_I2C_MSP_I2Cx_Read81:
; I2C_BASE start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
0x13E0	0x8805    LDRH	R5, [R0, #0]
0x13E2	0xF3C50440  UBFX	R4, R5, #1, #1
0x13E6	0xB164    CBZ	R4, L___Lib_I2C_MSP_I2Cx_Read82
;__Lib_I2C_MSP.c, 365 :: 		
0x13E8	0x9C06    LDR	R4, [SP, #24]
0x13EA	0xB14C    CBZ	R4, L___Lib_I2C_MSP_I2Cx_Read83
;__Lib_I2C_MSP.c, 366 :: 		
0x13EC	0x9C05    LDR	R4, [SP, #20]
0x13EE	0xB924    CBNZ	R4, L___Lib_I2C_MSP_I2Cx_Read84
; I2C_BASE end address is: 0 (R0)
; buf end address is: 4 (R1)
; count end address is: 8 (R2)
; END_mode end address is: 12 (R3)
;__Lib_I2C_MSP.c, 367 :: 		
0x13F0	0x2006    MOVS	R0, #6
0x13F2	0x4C3E    LDR	R4, [PC, #248]
0x13F4	0x6824    LDR	R4, [R4, #0]
0x13F6	0x47A0    BLX	R4
;__Lib_I2C_MSP.c, 368 :: 		
0x13F8	0xE06D    B	L_end_I2Cx_Read
;__Lib_I2C_MSP.c, 369 :: 		
L___Lib_I2C_MSP_I2Cx_Read84:
;__Lib_I2C_MSP.c, 370 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x13FA	0x9C05    LDR	R4, [SP, #20]
0x13FC	0x1E64    SUBS	R4, R4, #1
0x13FE	0x9405    STR	R4, [SP, #20]
;__Lib_I2C_MSP.c, 371 :: 		
L___Lib_I2C_MSP_I2Cx_Read83:
;__Lib_I2C_MSP.c, 372 :: 		
0x1400	0xE7EE    B	L___Lib_I2C_MSP_I2Cx_Read81
L___Lib_I2C_MSP_I2Cx_Read82:
;__Lib_I2C_MSP.c, 373 :: 		
0x1402	0x9C06    LDR	R4, [SP, #24]
0x1404	0x9405    STR	R4, [SP, #20]
;__Lib_I2C_MSP.c, 375 :: 		
0x1406	0x8804    LDRH	R4, [R0, #0]
0x1408	0xF0440404  ORR	R4, R4, #4
0x140C	0x8004    STRH	R4, [R0, #0]
;__Lib_I2C_MSP.c, 376 :: 		
0x140E	0x9201    STR	R2, [SP, #4]
; I2C_BASE end address is: 0 (R0)
; buf end address is: 4 (R1)
; count end address is: 8 (R2)
; END_mode end address is: 12 (R3)
0x1410	0x460A    MOV	R2, R1
0x1412	0x4601    MOV	R1, R0
0x1414	0x4618    MOV	R0, R3
0x1416	0x9B01    LDR	R3, [SP, #4]
0x1418	0xE01D    B	L___Lib_I2C_MSP_I2Cx_Read85
L___Lib_I2C_MSP_I2Cx_Read76:
;__Lib_I2C_MSP.c, 378 :: 		
; I2C_BASE start address is: 4 (R1)
; buf start address is: 8 (R2)
; count start address is: 12 (R3)
; END_mode start address is: 24 (R6)
0x141A	0x9301    STR	R3, [SP, #4]
; count end address is: 12 (R3)
; buf end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
0x141C	0x460B    MOV	R3, R1
0x141E	0x4630    MOV	R0, R6
0x1420	0x9901    LDR	R1, [SP, #4]
L___Lib_I2C_MSP_I2Cx_Read86:
; END_mode end address is: 24 (R6)
; END_mode start address is: 0 (R0)
; count start address is: 4 (R1)
; buf start address is: 8 (R2)
; I2C_BASE start address is: 12 (R3)
0x1422	0x881D    LDRH	R5, [R3, #0]
0x1424	0xF3C50480  UBFX	R4, R5, #2, #1
0x1428	0xB164    CBZ	R4, L___Lib_I2C_MSP_I2Cx_Read87
;__Lib_I2C_MSP.c, 379 :: 		
0x142A	0x9C06    LDR	R4, [SP, #24]
0x142C	0xB14C    CBZ	R4, L___Lib_I2C_MSP_I2Cx_Read88
;__Lib_I2C_MSP.c, 380 :: 		
0x142E	0x9C05    LDR	R4, [SP, #20]
0x1430	0xB924    CBNZ	R4, L___Lib_I2C_MSP_I2Cx_Read89
; count end address is: 4 (R1)
; I2C_BASE end address is: 12 (R3)
; buf end address is: 8 (R2)
; END_mode end address is: 0 (R0)
;__Lib_I2C_MSP.c, 381 :: 		
0x1432	0x2007    MOVS	R0, #7
0x1434	0x4C2D    LDR	R4, [PC, #180]
0x1436	0x6824    LDR	R4, [R4, #0]
0x1438	0x47A0    BLX	R4
;__Lib_I2C_MSP.c, 382 :: 		
0x143A	0xE04C    B	L_end_I2Cx_Read
;__Lib_I2C_MSP.c, 383 :: 		
L___Lib_I2C_MSP_I2Cx_Read89:
;__Lib_I2C_MSP.c, 384 :: 		
; END_mode start address is: 0 (R0)
; buf start address is: 8 (R2)
; I2C_BASE start address is: 12 (R3)
; count start address is: 4 (R1)
0x143C	0x9C05    LDR	R4, [SP, #20]
0x143E	0x1E64    SUBS	R4, R4, #1
0x1440	0x9405    STR	R4, [SP, #20]
;__Lib_I2C_MSP.c, 385 :: 		
L___Lib_I2C_MSP_I2Cx_Read88:
;__Lib_I2C_MSP.c, 386 :: 		
0x1442	0xE7EE    B	L___Lib_I2C_MSP_I2Cx_Read86
L___Lib_I2C_MSP_I2Cx_Read87:
;__Lib_I2C_MSP.c, 387 :: 		
0x1444	0x9C06    LDR	R4, [SP, #24]
0x1446	0x9405    STR	R4, [SP, #20]
;__Lib_I2C_MSP.c, 389 :: 		
0x1448	0x881C    LDRH	R4, [R3, #0]
0x144A	0xF0440402  ORR	R4, R4, #2
0x144E	0x801C    STRH	R4, [R3, #0]
; count end address is: 4 (R1)
; I2C_BASE end address is: 12 (R3)
; buf end address is: 8 (R2)
; END_mode end address is: 0 (R0)
0x1450	0x9301    STR	R3, [SP, #4]
0x1452	0x460B    MOV	R3, R1
0x1454	0x9901    LDR	R1, [SP, #4]
;__Lib_I2C_MSP.c, 390 :: 		
L___Lib_I2C_MSP_I2Cx_Read85:
;__Lib_I2C_MSP.c, 391 :: 		
; I2C_BASE start address is: 4 (R1)
; buf start address is: 8 (R2)
; count start address is: 12 (R3)
; END_mode start address is: 0 (R0)
0x1456	0x2500    MOVS	R5, #0
0x1458	0x4C2E    LDR	R4, [PC, #184]
0x145A	0x7025    STRB	R5, [R4, #0]
; count end address is: 12 (R3)
; buf end address is: 8 (R2)
; END_mode end address is: 0 (R0)
; I2C_BASE end address is: 4 (R1)
;__Lib_I2C_MSP.c, 392 :: 		
L___Lib_I2C_MSP_I2Cx_Read75:
;__Lib_I2C_MSP.c, 394 :: 		
; END_mode start address is: 0 (R0)
; count start address is: 12 (R3)
; buf start address is: 8 (R2)
; I2C_BASE start address is: 4 (R1)
0x145C	0x1E5C    SUBS	R4, R3, #1
; count end address is: 12 (R3)
; i start address is: 12 (R3)
0x145E	0x4623    MOV	R3, R4
; buf end address is: 8 (R2)
; i end address is: 12 (R3)
; END_mode end address is: 0 (R0)
; I2C_BASE end address is: 4 (R1)
0x1460	0x9301    STR	R3, [SP, #4]
0x1462	0x4613    MOV	R3, R2
0x1464	0x9A01    LDR	R2, [SP, #4]
L___Lib_I2C_MSP_I2Cx_Read90:
; i start address is: 8 (R2)
; I2C_BASE start address is: 4 (R1)
; buf start address is: 12 (R3)
; END_mode start address is: 0 (R0)
0x1466	0x2A00    CMP	R2, #0
0x1468	0xDB31    BLT	L___Lib_I2C_MSP_I2Cx_Read91
; END_mode end address is: 0 (R0)
; I2C_BASE end address is: 4 (R1)
; buf end address is: 12 (R3)
; i end address is: 8 (R2)
;__Lib_I2C_MSP.c, 395 :: 		
L___Lib_I2C_MSP_I2Cx_Read93:
; END_mode start address is: 0 (R0)
; buf start address is: 12 (R3)
; I2C_BASE start address is: 4 (R1)
; i start address is: 8 (R2)
0x146A	0xF201042C  ADDW	R4, R1, #44
0x146E	0x8825    LDRH	R5, [R4, #0]
0x1470	0xF3C50400  UBFX	R4, R5, #0, #1
0x1474	0xB964    CBNZ	R4, L___Lib_I2C_MSP_I2Cx_Read94
;__Lib_I2C_MSP.c, 396 :: 		
0x1476	0x9C06    LDR	R4, [SP, #24]
0x1478	0xB14C    CBZ	R4, L___Lib_I2C_MSP_I2Cx_Read95
;__Lib_I2C_MSP.c, 397 :: 		
0x147A	0x9C05    LDR	R4, [SP, #20]
0x147C	0xB924    CBNZ	R4, L___Lib_I2C_MSP_I2Cx_Read96
; END_mode end address is: 0 (R0)
; I2C_BASE end address is: 4 (R1)
; buf end address is: 12 (R3)
; i end address is: 8 (R2)
;__Lib_I2C_MSP.c, 398 :: 		
0x147E	0x2003    MOVS	R0, #3
0x1480	0x4C1A    LDR	R4, [PC, #104]
0x1482	0x6824    LDR	R4, [R4, #0]
0x1484	0x47A0    BLX	R4
;__Lib_I2C_MSP.c, 399 :: 		
0x1486	0xE026    B	L_end_I2Cx_Read
;__Lib_I2C_MSP.c, 400 :: 		
L___Lib_I2C_MSP_I2Cx_Read96:
;__Lib_I2C_MSP.c, 401 :: 		
; i start address is: 8 (R2)
; buf start address is: 12 (R3)
; I2C_BASE start address is: 4 (R1)
; END_mode start address is: 0 (R0)
0x1488	0x9C05    LDR	R4, [SP, #20]
0x148A	0x1E64    SUBS	R4, R4, #1
0x148C	0x9405    STR	R4, [SP, #20]
;__Lib_I2C_MSP.c, 402 :: 		
L___Lib_I2C_MSP_I2Cx_Read95:
;__Lib_I2C_MSP.c, 403 :: 		
0x148E	0xE7EC    B	L___Lib_I2C_MSP_I2Cx_Read93
L___Lib_I2C_MSP_I2Cx_Read94:
;__Lib_I2C_MSP.c, 404 :: 		
0x1490	0xE016    B	L___Lib_I2C_MSP_I2Cx_Read97
;__Lib_I2C_MSP.c, 405 :: 		
L___Lib_I2C_MSP_I2Cx_Read99:
;__Lib_I2C_MSP.c, 406 :: 		
0x1492	0xF201040C  ADDW	R4, R1, #12
0x1496	0x8824    LDRH	R4, [R4, #0]
0x1498	0x701C    STRB	R4, [R3, #0]
0x149A	0x1C5B    ADDS	R3, R3, #1
;__Lib_I2C_MSP.c, 407 :: 		
0x149C	0xE015    B	L___Lib_I2C_MSP_I2Cx_Read98
;__Lib_I2C_MSP.c, 408 :: 		
L___Lib_I2C_MSP_I2Cx_Read100:
;__Lib_I2C_MSP.c, 409 :: 		
0x149E	0x2501    MOVS	R5, #1
0x14A0	0x880C    LDRH	R4, [R1, #0]
0x14A2	0xF3650482  BFI	R4, R5, #2, #1
0x14A6	0x800C    STRH	R4, [R1, #0]
;__Lib_I2C_MSP.c, 410 :: 		
0x14A8	0xF201040C  ADDW	R4, R1, #12
0x14AC	0x8824    LDRH	R4, [R4, #0]
0x14AE	0x701C    STRB	R4, [R3, #0]
0x14B0	0x1C5B    ADDS	R3, R3, #1
;__Lib_I2C_MSP.c, 411 :: 		
0x14B2	0xE00A    B	L___Lib_I2C_MSP_I2Cx_Read98
;__Lib_I2C_MSP.c, 412 :: 		
L___Lib_I2C_MSP_I2Cx_Read101:
;__Lib_I2C_MSP.c, 413 :: 		
0x14B4	0xF201040C  ADDW	R4, R1, #12
0x14B8	0x8824    LDRH	R4, [R4, #0]
0x14BA	0x701C    STRB	R4, [R3, #0]
0x14BC	0x1C5B    ADDS	R3, R3, #1
;__Lib_I2C_MSP.c, 414 :: 		
0x14BE	0xE004    B	L___Lib_I2C_MSP_I2Cx_Read98
;__Lib_I2C_MSP.c, 415 :: 		
L___Lib_I2C_MSP_I2Cx_Read97:
0x14C0	0x2A00    CMP	R2, #0
0x14C2	0xD0E6    BEQ	L___Lib_I2C_MSP_I2Cx_Read99
0x14C4	0x2A01    CMP	R2, #1
0x14C6	0xD0EA    BEQ	L___Lib_I2C_MSP_I2Cx_Read100
0x14C8	0xE7F4    B	L___Lib_I2C_MSP_I2Cx_Read101
; buf end address is: 12 (R3)
L___Lib_I2C_MSP_I2Cx_Read98:
;__Lib_I2C_MSP.c, 394 :: 		
; buf start address is: 12 (R3)
0x14CA	0x1E52    SUBS	R2, R2, #1
;__Lib_I2C_MSP.c, 416 :: 		
; I2C_BASE end address is: 4 (R1)
; buf end address is: 12 (R3)
; i end address is: 8 (R2)
0x14CC	0xE7CB    B	L___Lib_I2C_MSP_I2Cx_Read90
L___Lib_I2C_MSP_I2Cx_Read91:
;__Lib_I2C_MSP.c, 418 :: 		
0x14CE	0xB910    CBNZ	R0, L___Lib_I2C_MSP_I2Cx_Read102
; END_mode end address is: 0 (R0)
;__Lib_I2C_MSP.c, 419 :: 		
0x14D0	0x2501    MOVS	R5, #1
0x14D2	0x4C10    LDR	R4, [PC, #64]
0x14D4	0x7025    STRB	R5, [R4, #0]
;__Lib_I2C_MSP.c, 420 :: 		
L___Lib_I2C_MSP_I2Cx_Read102:
;__Lib_I2C_MSP.c, 421 :: 		
L_end_I2Cx_Read:
0x14D6	0xF8DDE000  LDR	LR, [SP, #0]
0x14DA	0xB007    ADD	SP, SP, #28
0x14DC	0x4770    BX	LR
0x14DE	0xBF00    NOP
0x14E0	0x20004000  	EUSCI_B0_UCB0CTLW0+0
0x14E4	0x00302000  	__Lib_I2C_MSP__I2C0_TIMEOUT+0
0x14E8	0x00902000  	_I2C0_timeout_Ptr+0
0x14EC	0x008C2000  	__Lib_I2C_MSP_I2C_Timeout_Ptr+0
0x14F0	0x24004000  	EUSCI_B1_UCB1CTLW0+0
0x14F4	0x00342000  	__Lib_I2C_MSP__I2C1_TIMEOUT+0
0x14F8	0x00942000  	_I2C1_timeout_Ptr+0
0x14FC	0x28004000  	EUSCI_B2_UCB2CTLW0+0
0x1500	0x00382000  	__Lib_I2C_MSP__I2C2_TIMEOUT+0
0x1504	0x00982000  	_I2C2_timeout_Ptr+0
0x1508	0x2C004000  	EUSCI_B3_UCB3CTLW0+0
0x150C	0x003C2000  	__Lib_I2C_MSP__I2C3_TIMEOUT+0
0x1510	0x009C2000  	_I2C3_timeout_Ptr+0
0x1514	0x002E2000  	__Lib_I2C_MSP__DELAY_RESTART+0
; end of __Lib_I2C_MSP_I2Cx_Read
_I2C1_Read:
;__Lib_I2C_MSP.c, 563 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x16A0	0xB081    SUB	SP, SP, #4
0x16A2	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_MSP.c, 564 :: 		
0x16A6	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x16A8	0x4613    MOV	R3, R2
0x16AA	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x16AC	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x16AE	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x16B0	0xF7FFFE16  BL	__Lib_I2C_MSP_I2Cx_Read+0
0x16B4	0xB001    ADD	SP, SP, #4
;__Lib_I2C_MSP.c, 565 :: 		
L_end_I2C1_Read:
0x16B6	0xF8DDE000  LDR	LR, [SP, #0]
0x16BA	0xB001    ADD	SP, SP, #4
0x16BC	0x4770    BX	LR
0x16BE	0xBF00    NOP
0x16C0	0x24004000  	EUSCI_B1_UCB1CTLW0+0
; end of _I2C1_Read
_I2C2_Read:
;__Lib_I2C_MSP.c, 642 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x1610	0xB081    SUB	SP, SP, #4
0x1612	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_MSP.c, 643 :: 		
0x1616	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x1618	0x4613    MOV	R3, R2
0x161A	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x161C	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x161E	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x1620	0xF7FFFE5E  BL	__Lib_I2C_MSP_I2Cx_Read+0
0x1624	0xB001    ADD	SP, SP, #4
;__Lib_I2C_MSP.c, 644 :: 		
L_end_I2C2_Read:
0x1626	0xF8DDE000  LDR	LR, [SP, #0]
0x162A	0xB001    ADD	SP, SP, #4
0x162C	0x4770    BX	LR
0x162E	0xBF00    NOP
0x1630	0x28004000  	EUSCI_B2_UCB2CTLW0+0
; end of _I2C2_Read
_I2C3_Read:
;__Lib_I2C_MSP.c, 721 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x1848	0xB081    SUB	SP, SP, #4
0x184A	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_MSP.c, 722 :: 		
0x184E	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x1850	0x4613    MOV	R3, R2
0x1852	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x1854	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x1856	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x1858	0xF7FFFD42  BL	__Lib_I2C_MSP_I2Cx_Read+0
0x185C	0xB001    ADD	SP, SP, #4
;__Lib_I2C_MSP.c, 723 :: 		
L_end_I2C3_Read:
0x185E	0xF8DDE000  LDR	LR, [SP, #0]
0x1862	0xB001    ADD	SP, SP, #4
0x1864	0x4770    BX	LR
0x1866	0xBF00    NOP
0x1868	0x2C004000  	EUSCI_B3_UCB3CTLW0+0
; end of _I2C3_Read
_FloatToStr:
;__Lib_Conversions.c, 631 :: 		
; str start address is: 0 (R0)
0x1CF8	0xB083    SUB	SP, SP, #12
0x1CFA	0xF8CDE000  STR	LR, [SP, #0]
; fnum start address is: 0 (S0)
0x1CFE	0x4604    MOV	R4, R0
; str end address is: 0 (R0)
; fnum end address is: 0 (S0)
; fnum start address is: 0 (S0)
; str start address is: 16 (R4)
;__Lib_Conversions.c, 633 :: 		
; bpoint start address is: 0 (R0)
0x1D00	0x2000    MOVS	R0, #0
;__Lib_Conversions.c, 635 :: 		
; dexpon start address is: 12 (R3)
0x1D02	0x2300    MOVS	R3, #0
0x1D04	0xB25B    SXTB	R3, R3
;__Lib_Conversions.c, 638 :: 		
0x1D06	0xED8D0A02  VSTR.32	S0, [SP, #8]
; fnum end address is: 0 (S0)
;__Lib_Conversions.c, 639 :: 		
0x1D0A	0x9902    LDR	R1, [SP, #8]
0x1D0C	0xF1B13FFF  CMP	R1, #-1
0x1D10	0xD105    BNE	L_FloatToStr117
; bpoint end address is: 0 (R0)
; dexpon end address is: 12 (R3)
;__Lib_Conversions.c, 640 :: 		
0x1D12	0x4970    LDR	R1, [PC, #448]
0x1D14	0x4620    MOV	R0, R4
; str end address is: 16 (R4)
0x1D16	0xF7FFFEBD  BL	_strcpy+0
;__Lib_Conversions.c, 641 :: 		
0x1D1A	0x2003    MOVS	R0, #3
0x1D1C	0xE0D5    B	L_end_FloatToStr
;__Lib_Conversions.c, 642 :: 		
L_FloatToStr117:
;__Lib_Conversions.c, 643 :: 		
; dexpon start address is: 12 (R3)
; str start address is: 16 (R4)
; i start address is: 20 (R5)
; bpoint start address is: 0 (R0)
0x1D1E	0x2501    MOVS	R5, #1
;__Lib_Conversions.c, 644 :: 		
0x1D20	0xA902    ADD	R1, SP, #8
0x1D22	0x1CC9    ADDS	R1, R1, #3
0x1D24	0x7809    LDRB	R1, [R1, #0]
0x1D26	0xF0010180  AND	R1, R1, #128
0x1D2A	0xB2C9    UXTB	R1, R1
0x1D2C	0xB169    CBZ	R1, L__FloatToStr179
;__Lib_Conversions.c, 645 :: 		
0x1D2E	0xA902    ADD	R1, SP, #8
0x1D30	0x1CCA    ADDS	R2, R1, #3
0x1D32	0x7811    LDRB	R1, [R2, #0]
0x1D34	0xF0810180  EOR	R1, R1, #128
0x1D38	0x7011    STRB	R1, [R2, #0]
;__Lib_Conversions.c, 646 :: 		
0x1D3A	0x1C69    ADDS	R1, R5, #1
; i end address is: 20 (R5)
; i start address is: 8 (R2)
0x1D3C	0xB2CA    UXTB	R2, R1
;__Lib_Conversions.c, 647 :: 		
0x1D3E	0x212D    MOVS	R1, #45
0x1D40	0x7021    STRB	R1, [R4, #0]
0x1D42	0x1C64    ADDS	R4, R4, #1
; i end address is: 8 (R2)
; str end address is: 16 (R4)
0x1D44	0xB2D7    UXTB	R7, R2
0x1D46	0x4626    MOV	R6, R4
;__Lib_Conversions.c, 648 :: 		
0x1D48	0xE001    B	L_FloatToStr118
L__FloatToStr179:
;__Lib_Conversions.c, 644 :: 		
0x1D4A	0x4626    MOV	R6, R4
0x1D4C	0xB2EF    UXTB	R7, R5
;__Lib_Conversions.c, 648 :: 		
L_FloatToStr118:
;__Lib_Conversions.c, 649 :: 		
; str start address is: 24 (R6)
; i start address is: 28 (R7)
0x1D4E	0x9902    LDR	R1, [SP, #8]
0x1D50	0xB929    CBNZ	R1, L_FloatToStr119
; bpoint end address is: 0 (R0)
; i end address is: 28 (R7)
; dexpon end address is: 12 (R3)
;__Lib_Conversions.c, 650 :: 		
0x1D52	0x4961    LDR	R1, [PC, #388]
0x1D54	0x4630    MOV	R0, R6
; str end address is: 24 (R6)
0x1D56	0xF7FFFE9D  BL	_strcpy+0
;__Lib_Conversions.c, 651 :: 		
0x1D5A	0x2000    MOVS	R0, #0
0x1D5C	0xE0B5    B	L_end_FloatToStr
;__Lib_Conversions.c, 652 :: 		
L_FloatToStr119:
;__Lib_Conversions.c, 653 :: 		
; dexpon start address is: 12 (R3)
; i start address is: 28 (R7)
; str start address is: 24 (R6)
; bpoint start address is: 0 (R0)
0x1D5E	0x9902    LDR	R1, [SP, #8]
0x1D60	0xF1B14FFF  CMP	R1, #2139095040
0x1D64	0xD105    BNE	L_FloatToStr120
; bpoint end address is: 0 (R0)
; dexpon end address is: 12 (R3)
;__Lib_Conversions.c, 654 :: 		
0x1D66	0x495D    LDR	R1, [PC, #372]
0x1D68	0x4630    MOV	R0, R6
; str end address is: 24 (R6)
0x1D6A	0xF7FFFE93  BL	_strcpy+0
;__Lib_Conversions.c, 655 :: 		
0x1D6E	0xB2F8    UXTB	R0, R7
; i end address is: 28 (R7)
0x1D70	0xE0AB    B	L_end_FloatToStr
;__Lib_Conversions.c, 656 :: 		
L_FloatToStr120:
;__Lib_Conversions.c, 664 :: 		
; dexpon start address is: 12 (R3)
; str start address is: 24 (R6)
; bpoint start address is: 0 (R0)
0x1D72	0xF88D3004  STRB	R3, [SP, #4]
; str end address is: 24 (R6)
; dexpon end address is: 12 (R3)
0x1D76	0xB2C3    UXTB	R3, R0
0x1D78	0x4634    MOV	R4, R6
0x1D7A	0xF99D0004  LDRSB	R0, [SP, #4]
L_FloatToStr121:
; bpoint end address is: 0 (R0)
; str start address is: 16 (R4)
; dexpon start address is: 0 (R0)
; bpoint start address is: 12 (R3)
0x1D7E	0xEDDD0A02  VLDR.32	S1, [SP, #8]
0x1D82	0xEEB70A00  VMOV.F32	S0, #1
0x1D86	0xEEF40AC0  VCMPE.F32	S1, S0
0x1D8A	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x1D8E	0xDA0A    BGE	L_FloatToStr122
;__Lib_Conversions.c, 665 :: 		
0x1D90	0xEDDD0A02  VLDR.32	S1, [SP, #8]
0x1D94	0xEEB20A04  VMOV.F32	S0, #10
0x1D98	0xEE200A80  VMUL.F32	S0, S1, S0
0x1D9C	0xED8D0A02  VSTR.32	S0, [SP, #8]
;__Lib_Conversions.c, 666 :: 		
0x1DA0	0x1E40    SUBS	R0, R0, #1
0x1DA2	0xB240    SXTB	R0, R0
;__Lib_Conversions.c, 667 :: 		
0x1DA4	0xE7EB    B	L_FloatToStr121
L_FloatToStr122:
;__Lib_Conversions.c, 672 :: 		
; bpoint end address is: 12 (R3)
; dexpon end address is: 0 (R0)
L_FloatToStr123:
; str end address is: 16 (R4)
; bpoint start address is: 12 (R3)
; dexpon start address is: 0 (R0)
; str start address is: 16 (R4)
0x1DA6	0xEDDD0A02  VLDR.32	S1, [SP, #8]
0x1DAA	0xEEB20A04  VMOV.F32	S0, #10
0x1DAE	0xEEF40AC0  VCMPE.F32	S1, S0
0x1DB2	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x1DB6	0xDB0B    BLT	L_FloatToStr124
;__Lib_Conversions.c, 673 :: 		
0x1DB8	0xEDDD0A02  VLDR.32	S1, [SP, #8]
0x1DBC	0x4948    LDR	R1, [PC, #288]
0x1DBE	0xEE001A10  VMOV	S0, R1
0x1DC2	0xEE200A80  VMUL.F32	S0, S1, S0
0x1DC6	0xED8D0A02  VSTR.32	S0, [SP, #8]
;__Lib_Conversions.c, 674 :: 		
0x1DCA	0x1C40    ADDS	R0, R0, #1
0x1DCC	0xB240    SXTB	R0, R0
;__Lib_Conversions.c, 675 :: 		
0x1DCE	0xE7EA    B	L_FloatToStr123
L_FloatToStr124:
;__Lib_Conversions.c, 680 :: 		
0x1DD0	0x9902    LDR	R1, [SP, #8]
0x1DD2	0x0049    LSLS	R1, R1, #1
0x1DD4	0x9102    STR	R1, [SP, #8]
;__Lib_Conversions.c, 689 :: 		
0x1DD6	0xA902    ADD	R1, SP, #8
0x1DD8	0x1CC9    ADDS	R1, R1, #3
0x1DDA	0x7809    LDRB	R1, [R1, #0]
0x1DDC	0x397F    SUBS	R1, #127
; d start address is: 20 (R5)
0x1DDE	0xB2CD    UXTB	R5, R1
;__Lib_Conversions.c, 692 :: 		
0x1DE0	0xA902    ADD	R1, SP, #8
0x1DE2	0x1CCA    ADDS	R2, R1, #3
0x1DE4	0x2101    MOVS	R1, #1
0x1DE6	0x7011    STRB	R1, [R2, #0]
;__Lib_Conversions.c, 693 :: 		
0x1DE8	0x9902    LDR	R1, [SP, #8]
0x1DEA	0x40A9    LSLS	R1, R5
; d end address is: 20 (R5)
0x1DEC	0x9102    STR	R1, [SP, #8]
;__Lib_Conversions.c, 694 :: 		
0x1DEE	0xA902    ADD	R1, SP, #8
0x1DF0	0x1CC9    ADDS	R1, R1, #3
0x1DF2	0x7809    LDRB	R1, [R1, #0]
0x1DF4	0x3130    ADDS	R1, #48
0x1DF6	0x7021    STRB	R1, [R4, #0]
0x1DF8	0x1C62    ADDS	R2, R4, #1
; str end address is: 16 (R4)
; str start address is: 8 (R2)
;__Lib_Conversions.c, 695 :: 		
0x1DFA	0x2801    CMP	R0, #1
0x1DFC	0xDB03    BLT	L__FloatToStr178
0x1DFE	0x2806    CMP	R0, #6
0x1E00	0xDC01    BGT	L__FloatToStr177
0x1E02	0x4615    MOV	R5, R2
; bpoint end address is: 12 (R3)
0x1E04	0xE003    B	L_FloatToStr127
L__FloatToStr178:
L__FloatToStr177:
;__Lib_Conversions.c, 696 :: 		
0x1E06	0x212E    MOVS	R1, #46
0x1E08	0x7011    STRB	R1, [R2, #0]
0x1E0A	0x1C55    ADDS	R5, R2, #1
; str end address is: 8 (R2)
; str start address is: 20 (R5)
;__Lib_Conversions.c, 697 :: 		
; bpoint start address is: 12 (R3)
0x1E0C	0x2301    MOVS	R3, #1
; str end address is: 20 (R5)
; bpoint end address is: 12 (R3)
;__Lib_Conversions.c, 698 :: 		
L_FloatToStr127:
;__Lib_Conversions.c, 699 :: 		
; bpoint start address is: 12 (R3)
; str start address is: 20 (R5)
; d start address is: 4 (R1)
0x1E0E	0x2106    MOVS	R1, #6
; d end address is: 4 (R1)
; str end address is: 20 (R5)
; bpoint end address is: 12 (R3)
; dexpon end address is: 0 (R0)
0x1E10	0xB244    SXTB	R4, R0
0x1E12	0xB2C8    UXTB	R0, R1
L_FloatToStr128:
; d start address is: 0 (R0)
; str start address is: 20 (R5)
; bpoint start address is: 12 (R3)
; dexpon start address is: 16 (R4)
0x1E14	0xB310    CBZ	R0, L_FloatToStr129
;__Lib_Conversions.c, 700 :: 		
0x1E16	0xA902    ADD	R1, SP, #8
0x1E18	0x1CCA    ADDS	R2, R1, #3
0x1E1A	0x2100    MOVS	R1, #0
0x1E1C	0x7011    STRB	R1, [R2, #0]
;__Lib_Conversions.c, 701 :: 		
0x1E1E	0x9902    LDR	R1, [SP, #8]
0x1E20	0x008A    LSLS	R2, R1, #2
0x1E22	0x9902    LDR	R1, [SP, #8]
0x1E24	0x1889    ADDS	R1, R1, R2
0x1E26	0x9102    STR	R1, [SP, #8]
;__Lib_Conversions.c, 702 :: 		
0x1E28	0x9902    LDR	R1, [SP, #8]
0x1E2A	0x0049    LSLS	R1, R1, #1
0x1E2C	0x9102    STR	R1, [SP, #8]
;__Lib_Conversions.c, 703 :: 		
0x1E2E	0xA902    ADD	R1, SP, #8
0x1E30	0x1CC9    ADDS	R1, R1, #3
0x1E32	0x7809    LDRB	R1, [R1, #0]
0x1E34	0x3130    ADDS	R1, #48
0x1E36	0x7029    STRB	R1, [R5, #0]
0x1E38	0x1C6D    ADDS	R5, R5, #1
;__Lib_Conversions.c, 704 :: 		
0x1E3A	0xB963    CBNZ	R3, L__FloatToStr181
;__Lib_Conversions.c, 705 :: 		
0x1E3C	0x1E61    SUBS	R1, R4, #1
0x1E3E	0xB249    SXTB	R1, R1
; dexpon end address is: 16 (R4)
; dexpon start address is: 8 (R2)
0x1E40	0xB24A    SXTB	R2, R1
0x1E42	0xB921    CBNZ	R1, L__FloatToStr180
; bpoint end address is: 12 (R3)
;__Lib_Conversions.c, 706 :: 		
0x1E44	0x212E    MOVS	R1, #46
0x1E46	0x7029    STRB	R1, [R5, #0]
0x1E48	0x1C6D    ADDS	R5, R5, #1
;__Lib_Conversions.c, 707 :: 		
; bpoint start address is: 4 (R1)
0x1E4A	0x2101    MOVS	R1, #1
; bpoint end address is: 4 (R1)
; str end address is: 20 (R5)
;__Lib_Conversions.c, 708 :: 		
0x1E4C	0xE000    B	L_FloatToStr132
L__FloatToStr180:
;__Lib_Conversions.c, 705 :: 		
0x1E4E	0xB2D9    UXTB	R1, R3
;__Lib_Conversions.c, 708 :: 		
L_FloatToStr132:
; bpoint start address is: 4 (R1)
; str start address is: 20 (R5)
0x1E50	0xB254    SXTB	R4, R2
; dexpon end address is: 8 (R2)
; bpoint end address is: 4 (R1)
; str end address is: 20 (R5)
0x1E52	0xB2CB    UXTB	R3, R1
0x1E54	0xE7FF    B	L_FloatToStr131
L__FloatToStr181:
;__Lib_Conversions.c, 704 :: 		
;__Lib_Conversions.c, 708 :: 		
L_FloatToStr131:
;__Lib_Conversions.c, 699 :: 		
; str start address is: 20 (R5)
; bpoint start address is: 12 (R3)
; dexpon start address is: 16 (R4)
0x1E56	0x1E40    SUBS	R0, R0, #1
0x1E58	0xB2C0    UXTB	R0, R0
;__Lib_Conversions.c, 709 :: 		
; bpoint end address is: 12 (R3)
; d end address is: 0 (R0)
0x1E5A	0xE7DB    B	L_FloatToStr128
L_FloatToStr129:
;__Lib_Conversions.c, 710 :: 		
0x1E5C	0x462A    MOV	R2, R5
; dexpon end address is: 16 (R4)
0x1E5E	0xB260    SXTB	R0, R4
L_FloatToStr133:
; str end address is: 20 (R5)
; dexpon start address is: 0 (R0)
; str start address is: 8 (R2)
0x1E60	0x1E51    SUBS	R1, R2, #1
0x1E62	0x7809    LDRB	R1, [R1, #0]
0x1E64	0x2930    CMP	R1, #48
0x1E66	0xD101    BNE	L_FloatToStr134
;__Lib_Conversions.c, 711 :: 		
0x1E68	0x1E52    SUBS	R2, R2, #1
0x1E6A	0xE7F9    B	L_FloatToStr133
L_FloatToStr134:
;__Lib_Conversions.c, 712 :: 		
0x1E6C	0x1E51    SUBS	R1, R2, #1
0x1E6E	0x7809    LDRB	R1, [R1, #0]
0x1E70	0x292E    CMP	R1, #46
0x1E72	0xD101    BNE	L__FloatToStr182
;__Lib_Conversions.c, 713 :: 		
0x1E74	0x1E52    SUBS	R2, R2, #1
; str end address is: 8 (R2)
0x1E76	0xE7FF    B	L_FloatToStr135
L__FloatToStr182:
;__Lib_Conversions.c, 712 :: 		
;__Lib_Conversions.c, 713 :: 		
L_FloatToStr135:
;__Lib_Conversions.c, 714 :: 		
; str start address is: 8 (R2)
0x1E78	0xB318    CBZ	R0, L__FloatToStr185
;__Lib_Conversions.c, 715 :: 		
0x1E7A	0x2165    MOVS	R1, #101
0x1E7C	0x7011    STRB	R1, [R2, #0]
0x1E7E	0x1C52    ADDS	R2, R2, #1
;__Lib_Conversions.c, 716 :: 		
0x1E80	0x2800    CMP	R0, #0
0x1E82	0xDA06    BGE	L__FloatToStr183
;__Lib_Conversions.c, 717 :: 		
0x1E84	0x212D    MOVS	R1, #45
0x1E86	0x7011    STRB	R1, [R2, #0]
0x1E88	0x1C52    ADDS	R2, R2, #1
;__Lib_Conversions.c, 718 :: 		
0x1E8A	0x4241    RSBS	R1, R0, #0
0x1E8C	0xB248    SXTB	R0, R1
; dexpon end address is: 0 (R0)
; str end address is: 8 (R2)
0x1E8E	0xB243    SXTB	R3, R0
;__Lib_Conversions.c, 719 :: 		
0x1E90	0xE000    B	L_FloatToStr137
L__FloatToStr183:
;__Lib_Conversions.c, 716 :: 		
0x1E92	0xB243    SXTB	R3, R0
;__Lib_Conversions.c, 719 :: 		
L_FloatToStr137:
;__Lib_Conversions.c, 720 :: 		
; dexpon start address is: 12 (R3)
; str start address is: 8 (R2)
; d start address is: 0 (R0)
0x1E94	0xB2D8    UXTB	R0, R3
;__Lib_Conversions.c, 721 :: 		
0x1E96	0xB2D9    UXTB	R1, R3
; dexpon end address is: 12 (R3)
0x1E98	0x2909    CMP	R1, #9
0x1E9A	0xD907    BLS	L__FloatToStr184
;__Lib_Conversions.c, 722 :: 		
0x1E9C	0x210A    MOVS	R1, #10
0x1E9E	0xFBB0F1F1  UDIV	R1, R0, R1
0x1EA2	0xB2C9    UXTB	R1, R1
0x1EA4	0x3130    ADDS	R1, #48
0x1EA6	0x7011    STRB	R1, [R2, #0]
0x1EA8	0x1C53    ADDS	R3, R2, #1
; str end address is: 8 (R2)
; str start address is: 12 (R3)
; str end address is: 12 (R3)
0x1EAA	0xE000    B	L_FloatToStr138
L__FloatToStr184:
;__Lib_Conversions.c, 721 :: 		
0x1EAC	0x4613    MOV	R3, R2
;__Lib_Conversions.c, 722 :: 		
L_FloatToStr138:
;__Lib_Conversions.c, 723 :: 		
; str start address is: 12 (R3)
0x1EAE	0x220A    MOVS	R2, #10
0x1EB0	0xFBB0F1F2  UDIV	R1, R0, R2
0x1EB4	0xFB020111  MLS	R1, R2, R1, R0
0x1EB8	0xB2C9    UXTB	R1, R1
; d end address is: 0 (R0)
0x1EBA	0x3130    ADDS	R1, #48
0x1EBC	0x7019    STRB	R1, [R3, #0]
0x1EBE	0x1C58    ADDS	R0, R3, #1
; str end address is: 12 (R3)
; str start address is: 0 (R0)
; str end address is: 0 (R0)
;__Lib_Conversions.c, 724 :: 		
0x1EC0	0xE000    B	L_FloatToStr136
L__FloatToStr185:
;__Lib_Conversions.c, 714 :: 		
0x1EC2	0x4610    MOV	R0, R2
;__Lib_Conversions.c, 724 :: 		
L_FloatToStr136:
;__Lib_Conversions.c, 725 :: 		
; str start address is: 0 (R0)
0x1EC4	0x2100    MOVS	R1, #0
0x1EC6	0x7001    STRB	R1, [R0, #0]
; str end address is: 0 (R0)
;__Lib_Conversions.c, 726 :: 		
0x1EC8	0x2000    MOVS	R0, #0
;__Lib_Conversions.c, 727 :: 		
L_end_FloatToStr:
0x1ECA	0xF8DDE000  LDR	LR, [SP, #0]
0x1ECE	0xB003    ADD	SP, SP, #12
0x1ED0	0x4770    BX	LR
0x1ED2	0xBF00    NOP
0x1ED4	0x00242000  	?lstr1___Lib_Conversions+0
0x1ED8	0x00282000  	?lstr2___Lib_Conversions+0
0x1EDC	0x002A2000  	?lstr3___Lib_Conversions+0
0x1EE0	0xCCCD3DCC  	#1036831949
; end of _FloatToStr
_strcpy:
;__Lib_CString.c, 133 :: 		
; from start address is: 4 (R1)
; to start address is: 0 (R0)
0x1A94	0xB081    SUB	SP, SP, #4
0x1A96	0x9100    STR	R1, [SP, #0]
0x1A98	0x4601    MOV	R1, R0
0x1A9A	0x9800    LDR	R0, [SP, #0]
; from end address is: 4 (R1)
; to end address is: 0 (R0)
; to start address is: 4 (R1)
; from start address is: 0 (R0)
;__Lib_CString.c, 136 :: 		
; cp start address is: 12 (R3)
0x1A9C	0x460B    MOV	R3, R1
; cp end address is: 12 (R3)
; to end address is: 4 (R1)
;__Lib_CString.c, 137 :: 		
L_strcpy34:
; cp start address is: 20 (R5)
; cp start address is: 12 (R3)
; from start address is: 0 (R0)
; to start address is: 4 (R1)
0x1A9E	0x461C    MOV	R4, R3
0x1AA0	0x1C5A    ADDS	R2, R3, #1
; cp end address is: 12 (R3)
; cp start address is: 20 (R5)
0x1AA2	0x4615    MOV	R5, R2
; cp end address is: 20 (R5)
0x1AA4	0x4603    MOV	R3, R0
0x1AA6	0x1C42    ADDS	R2, R0, #1
0x1AA8	0x4610    MOV	R0, R2
; from end address is: 0 (R0)
0x1AAA	0x781A    LDRB	R2, [R3, #0]
0x1AAC	0x7022    STRB	R2, [R4, #0]
0x1AAE	0x7822    LDRB	R2, [R4, #0]
0x1AB0	0xB10A    CBZ	R2, L_strcpy35
; cp end address is: 20 (R5)
; from end address is: 0 (R0)
;__Lib_CString.c, 138 :: 		
; from start address is: 0 (R0)
; cp start address is: 20 (R5)
; cp end address is: 20 (R5)
; from end address is: 0 (R0)
0x1AB2	0x462B    MOV	R3, R5
0x1AB4	0xE7F3    B	L_strcpy34
L_strcpy35:
;__Lib_CString.c, 139 :: 		
0x1AB6	0x4608    MOV	R0, R1
; to end address is: 4 (R1)
;__Lib_CString.c, 140 :: 		
L_end_strcpy:
0x1AB8	0xB001    ADD	SP, SP, #4
0x1ABA	0x4770    BX	LR
; end of _strcpy
__Lib_System_MSP432P_InitialSetUpRCCRCC2:
;__Lib_System_MSP432P.c, 344 :: 		
0x2210	0xB083    SUB	SP, SP, #12
0x2212	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_MSP432P.c, 348 :: 		
; ulCSCTL0 start address is: 12 (R3)
0x2216	0x4B37    LDR	R3, [PC, #220]
;__Lib_System_MSP432P.c, 349 :: 		
; ulCSCTL1 start address is: 16 (R4)
0x2218	0x4C37    LDR	R4, [PC, #220]
;__Lib_System_MSP432P.c, 350 :: 		
; ulCSCTL2 start address is: 20 (R5)
0x221A	0x4D38    LDR	R5, [PC, #224]
;__Lib_System_MSP432P.c, 351 :: 		
; ulWDTCTL start address is: 24 (R6)
0x221C	0x4E38    LDR	R6, [PC, #224]
;__Lib_System_MSP432P.c, 352 :: 		
; ulFLCTL_BANK0_RDCTL start address is: 28 (R7)
0x221E	0x4F39    LDR	R7, [PC, #228]
;__Lib_System_MSP432P.c, 354 :: 		
; Fosc_kHz start address is: 0 (R0)
0x2220	0x4839    LDR	R0, [PC, #228]
; Fosc_kHz end address is: 0 (R0)
;__Lib_System_MSP432P.c, 356 :: 		
0x2222	0xF6452180  MOVW	R1, #23168
0x2226	0x4839    LDR	R0, [PC, #228]
0x2228	0x8001    STRH	R1, [R0, #0]
;__Lib_System_MSP432P.c, 359 :: 		
0x222A	0xF0040007  AND	R0, R4, #7
0x222E	0x2805    CMP	R0, #5
0x2230	0xD004    BEQ	L___Lib_System_MSP432P_InitialSetUpRCCRCC269
0x2232	0xF0040070  AND	R0, R4, #112
0x2236	0x2850    CMP	R0, #80
0x2238	0xD000    BEQ	L___Lib_System_MSP432P_InitialSetUpRCCRCC268
0x223A	0xE00B    B	L___Lib_System_MSP432P_InitialSetUpRCCRCC230
L___Lib_System_MSP432P_InitialSetUpRCCRCC269:
L___Lib_System_MSP432P_InitialSetUpRCCRCC268:
;__Lib_System_MSP432P.c, 360 :: 		
0x223C	0x2201    MOVS	R2, #1
0x223E	0xB252    SXTB	R2, R2
0x2240	0x4833    LDR	R0, [PC, #204]
0x2242	0x8002    STRH	R2, [R0, #0]
;__Lib_System_MSP432P.c, 361 :: 		
0x2244	0x2100    MOVS	R1, #0
0x2246	0xB249    SXTB	R1, R1
0x2248	0x4832    LDR	R0, [PC, #200]
0x224A	0x8001    STRH	R1, [R0, #0]
;__Lib_System_MSP432P.c, 362 :: 		
0x224C	0x4832    LDR	R0, [PC, #200]
0x224E	0x8002    STRH	R2, [R0, #0]
;__Lib_System_MSP432P.c, 363 :: 		
0x2250	0x4832    LDR	R0, [PC, #200]
0x2252	0x8001    STRH	R1, [R0, #0]
;__Lib_System_MSP432P.c, 364 :: 		
L___Lib_System_MSP432P_InitialSetUpRCCRCC230:
;__Lib_System_MSP432P.c, 366 :: 		
0x2254	0x2180    MOVS	R1, #128
0x2256	0x4832    LDR	R0, [PC, #200]
0x2258	0x6001    STR	R1, [R0, #0]
; ulCSCTL0 end address is: 12 (R3)
; ulCSCTL1 end address is: 16 (R4)
; ulCSCTL2 end address is: 20 (R5)
; ulWDTCTL end address is: 24 (R6)
; ulFLCTL_BANK0_RDCTL end address is: 28 (R7)
0x225A	0x9501    STR	R5, [SP, #4]
0x225C	0x9602    STR	R6, [SP, #8]
0x225E	0x461E    MOV	R6, R3
0x2260	0x4625    MOV	R5, R4
0x2262	0x463A    MOV	R2, R7
0x2264	0x9B02    LDR	R3, [SP, #8]
0x2266	0x9C01    LDR	R4, [SP, #4]
;__Lib_System_MSP432P.c, 369 :: 		
L___Lib_System_MSP432P_InitialSetUpRCCRCC231:
; ulFLCTL_BANK0_RDCTL start address is: 8 (R2)
; ulWDTCTL start address is: 12 (R3)
; ulCSCTL2 start address is: 16 (R4)
; ulCSCTL1 start address is: 20 (R5)
; ulCSCTL0 start address is: 24 (R6)
0x2268	0x482E    LDR	R0, [PC, #184]
0x226A	0x6800    LDR	R0, [R0, #0]
0x226C	0xF4007080  AND	R0, R0, #256
0x2270	0xB100    CBZ	R0, L___Lib_System_MSP432P_InitialSetUpRCCRCC232
0x2272	0xE7F9    B	L___Lib_System_MSP432P_InitialSetUpRCCRCC231
L___Lib_System_MSP432P_InitialSetUpRCCRCC232:
;__Lib_System_MSP432P.c, 370 :: 		
0x2274	0x492C    LDR	R1, [PC, #176]
0x2276	0x482D    LDR	R0, [PC, #180]
0x2278	0x6001    STR	R1, [R0, #0]
; ulFLCTL_BANK0_RDCTL end address is: 8 (R2)
; ulWDTCTL end address is: 12 (R3)
; ulCSCTL1 end address is: 20 (R5)
; ulCSCTL0 end address is: 24 (R6)
; ulCSCTL2 end address is: 16 (R4)
0x227A	0x9501    STR	R5, [SP, #4]
0x227C	0x4611    MOV	R1, R2
0x227E	0x4632    MOV	R2, R6
0x2280	0x461D    MOV	R5, R3
0x2282	0x9B01    LDR	R3, [SP, #4]
;__Lib_System_MSP432P.c, 371 :: 		
L___Lib_System_MSP432P_InitialSetUpRCCRCC233:
; ulCSCTL0 start address is: 8 (R2)
; ulCSCTL1 start address is: 12 (R3)
; ulCSCTL2 start address is: 16 (R4)
; ulWDTCTL start address is: 20 (R5)
; ulFLCTL_BANK0_RDCTL start address is: 4 (R1)
0x2284	0x4827    LDR	R0, [PC, #156]
0x2286	0x6800    LDR	R0, [R0, #0]
0x2288	0xF4007080  AND	R0, R0, #256
0x228C	0xB100    CBZ	R0, L___Lib_System_MSP432P_InitialSetUpRCCRCC234
0x228E	0xE7F9    B	L___Lib_System_MSP432P_InitialSetUpRCCRCC233
L___Lib_System_MSP432P_InitialSetUpRCCRCC234:
;__Lib_System_MSP432P.c, 373 :: 		
0x2290	0x4827    LDR	R0, [PC, #156]
0x2292	0x6001    STR	R1, [R0, #0]
;__Lib_System_MSP432P.c, 374 :: 		
0x2294	0x4827    LDR	R0, [PC, #156]
0x2296	0x6001    STR	R1, [R0, #0]
; ulFLCTL_BANK0_RDCTL end address is: 4 (R1)
;__Lib_System_MSP432P.c, 376 :: 		
0x2298	0x4927    LDR	R1, [PC, #156]
0x229A	0x4828    LDR	R0, [PC, #160]
0x229C	0x6001    STR	R1, [R0, #0]
;__Lib_System_MSP432P.c, 377 :: 		
0x229E	0x4828    LDR	R0, [PC, #160]
0x22A0	0x6002    STR	R2, [R0, #0]
; ulCSCTL0 end address is: 8 (R2)
;__Lib_System_MSP432P.c, 378 :: 		
0x22A2	0x4828    LDR	R0, [PC, #160]
0x22A4	0x6003    STR	R3, [R0, #0]
; ulCSCTL1 end address is: 12 (R3)
;__Lib_System_MSP432P.c, 381 :: 		
0x22A6	0x0D20    LSRS	R0, R4, #20
0x22A8	0xF0000007  AND	R0, R0, #7
0x22AC	0xB928    CBNZ	R0, L___Lib_System_MSP432P_InitialSetUpRCCRCC235
;__Lib_System_MSP432P.c, 382 :: 		
0x22AE	0xF0440103  ORR	R1, R4, #3
; ulCSCTL2 end address is: 16 (R4)
0x22B2	0x4825    LDR	R0, [PC, #148]
0x22B4	0x6001    STR	R1, [R0, #0]
;__Lib_System_MSP432P.c, 383 :: 		
0x22B6	0x462A    MOV	R2, R5
0x22B8	0xE010    B	L___Lib_System_MSP432P_InitialSetUpRCCRCC236
L___Lib_System_MSP432P_InitialSetUpRCCRCC235:
;__Lib_System_MSP432P.c, 384 :: 		
; ulCSCTL2 start address is: 16 (R4)
0x22BA	0xF4443080  ORR	R0, R4, #65536
; ulCSCTL2 end address is: 16 (R4)
0x22BE	0xF0400103  ORR	R1, R0, #3
0x22C2	0x4821    LDR	R0, [PC, #132]
0x22C4	0x6001    STR	R1, [R0, #0]
; ulWDTCTL end address is: 20 (R5)
0x22C6	0x462A    MOV	R2, R5
;__Lib_System_MSP432P.c, 386 :: 		
L___Lib_System_MSP432P_InitialSetUpRCCRCC237:
; ulWDTCTL start address is: 8 (R2)
0x22C8	0x4820    LDR	R0, [PC, #128]
0x22CA	0x6800    LDR	R0, [R0, #0]
0x22CC	0xB130    CBZ	R0, L___Lib_System_MSP432P_InitialSetUpRCCRCC238
;__Lib_System_MSP432P.c, 387 :: 		
0x22CE	0xF7FFFF17  BL	_Delay_1us+0
;__Lib_System_MSP432P.c, 388 :: 		
0x22D2	0x2101    MOVS	R1, #1
0x22D4	0xB249    SXTB	R1, R1
0x22D6	0x481E    LDR	R0, [PC, #120]
0x22D8	0x6001    STR	R1, [R0, #0]
;__Lib_System_MSP432P.c, 389 :: 		
0x22DA	0xE7F5    B	L___Lib_System_MSP432P_InitialSetUpRCCRCC237
L___Lib_System_MSP432P_InitialSetUpRCCRCC238:
;__Lib_System_MSP432P.c, 390 :: 		
L___Lib_System_MSP432P_InitialSetUpRCCRCC236:
; ulWDTCTL end address is: 8 (R2)
;__Lib_System_MSP432P.c, 393 :: 		
; ulWDTCTL start address is: 8 (R2)
0x22DC	0x2100    MOVS	R1, #0
0x22DE	0x4817    LDR	R0, [PC, #92]
0x22E0	0x6001    STR	R1, [R0, #0]
;__Lib_System_MSP432P.c, 396 :: 		
0x22E2	0xF44241B4  ORR	R1, R2, #23040
; ulWDTCTL end address is: 8 (R2)
0x22E6	0x4809    LDR	R0, [PC, #36]
0x22E8	0x8001    STRH	R1, [R0, #0]
;__Lib_System_MSP432P.c, 397 :: 		
L_end_InitialSetUpRCCRCC2:
0x22EA	0xF8DDE000  LDR	LR, [SP, #0]
0x22EE	0xB003    ADD	SP, SP, #12
0x22F0	0x4770    BX	LR
0x22F2	0xBF00    NOP
0x22F4	0x00000005  	#327680
0x22F8	0x00330000  	#51
0x22FC	0x00030001  	#65539
0x2300	0x00840000  	#132
0x2304	0x10000000  	#4096
0x2308	0xBB800000  	#48000
0x230C	0x480C4000  	WDT_A_WDTCTL+0
0x2310	0xA54C4209  	DIO_PJSEL0+0
0x2314	0xA58C4209  	DIO_PJSEL1+0
0x2318	0xA5484209  	DIO_PJSEL0+0
0x231C	0xA5884209  	DIO_PJSEL1+0
0x2320	0x3014E004  	SYSCTL_SYS_SRAM_BANKEN+0
0x2324	0x00044001  	PCM_PCMCTL1+0
0x2328	0x0001695A  	#1767505921
0x232C	0x00004001  	PCM_PCMCTL0+0
0x2330	0x10104001  	FLCTL_FLCTL_BANK0_RDCTL+0
0x2334	0x10144001  	FLCTL_FLCTL_BANK1_RDCTL+0
0x2338	0x695A0000  	#26970
0x233C	0x04004001  	CS_CSKEY+0
0x2340	0x04044001  	CS_CSCTL0+0
0x2344	0x04084001  	CS_CSCTL1+0
0x2348	0x040C4001  	CS_CSCTL2+0
0x234C	0x89044220  	CS_CSIFGbits+0
0x2350	0x8A044220  	CS_CSCLRIFGbits+0
; end of __Lib_System_MSP432P_InitialSetUpRCCRCC2
_Delay_1us:
;__Lib_Delays_MSP432.c, 13 :: 		void Delay_1us() {
0x2100	0xB081    SUB	SP, SP, #4
;__Lib_Delays_MSP432.c, 14 :: 		Delay_us(1);
0x2102	0xF2400709  MOVW	R7, #9
0x2106	0xF2C00700  MOVT	R7, #0
0x210A	0xBF00    NOP
L_Delay_1us0:
0x210C	0x1E7F    SUBS	R7, R7, #1
0x210E	0xD1FD    BNE	L_Delay_1us0
0x2110	0xBF00    NOP
0x2112	0xBF00    NOP
0x2114	0xBF00    NOP
0x2116	0xBF00    NOP
;__Lib_Delays_MSP432.c, 15 :: 		}
L_end_Delay_1us:
0x2118	0xB001    ADD	SP, SP, #4
0x211A	0x4770    BX	LR
; end of _Delay_1us
__Lib_System_MSP432P_InitialSetUpFosc:
;__Lib_System_MSP432P.c, 335 :: 		
0x21D4	0xB081    SUB	SP, SP, #4
;__Lib_System_MSP432P.c, 336 :: 		
0x21D6	0x4902    LDR	R1, [PC, #8]
0x21D8	0x4802    LDR	R0, [PC, #8]
0x21DA	0x6001    STR	R1, [R0, #0]
;__Lib_System_MSP432P.c, 337 :: 		
L_end_InitialSetUpFosc:
0x21DC	0xB001    ADD	SP, SP, #4
0x21DE	0x4770    BX	LR
0x21E0	0xBB800000  	#48000
0x21E4	0x00B02000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_MSP432P_InitialSetUpFosc
___GenExcept:
;__Lib_System_MSP432P.c, 303 :: 		
0x21A0	0xB081    SUB	SP, SP, #4
;__Lib_System_MSP432P.c, 304 :: 		
L___GenExcept24:
;__Lib_System_MSP432P.c, 305 :: 		
0x21A2	0xE7FE    B	L___GenExcept24
;__Lib_System_MSP432P.c, 306 :: 		
L_end___GenExcept:
0x21A4	0xB001    ADD	SP, SP, #4
0x21A6	0x4770    BX	LR
; end of ___GenExcept
___EnableFPU:
;__Lib_System_MSP432P.c, 107 :: 		
0x21A8	0xB081    SUB	SP, SP, #4
;__Lib_System_MSP432P.c, 110 :: 		
0x21AA	0xF64E5088  MOVW	R0, #60808
;__Lib_System_MSP432P.c, 111 :: 		
0x21AE	0xF2CE0000  MOVT	R0, #57344
;__Lib_System_MSP432P.c, 113 :: 		
0x21B2	0x6801    LDR	R1, [R0, #0]
;__Lib_System_MSP432P.c, 115 :: 		
0x21B4	0xF4410170  ORR	R1, R1, #15728640
;__Lib_System_MSP432P.c, 117 :: 		
0x21B8	0x6001    STR	R1, [R0, #0]
;__Lib_System_MSP432P.c, 119 :: 		
0x21BA	0xBF00    NOP
;__Lib_System_MSP432P.c, 120 :: 		
0x21BC	0xBF00    NOP
;__Lib_System_MSP432P.c, 121 :: 		
0x21BE	0xBF00    NOP
;__Lib_System_MSP432P.c, 122 :: 		
0x21C0	0xBF00    NOP
;__Lib_System_MSP432P.c, 124 :: 		
0x21C2	0xEEF10A10  VMRS	R0, FPSCR
;__Lib_System_MSP432P.c, 125 :: 		
0x21C6	0xF4400040  ORR	R0, R0, #12582912
;__Lib_System_MSP432P.c, 126 :: 		
0x21CA	0xEEE10A10  VMSR	FPSCR, R0
;__Lib_System_MSP432P.c, 127 :: 		
L_end___EnableFPU:
0x21CE	0xB001    ADD	SP, SP, #4
0x21D0	0x4770    BX	LR
; end of ___EnableFPU
0x28D8	0xB500    PUSH	(R14)
0x28DA	0xF8DFB024  LDR	R11, [PC, #36]
0x28DE	0xF8DFA024  LDR	R10, [PC, #36]
0x28E2	0xF8DFC024  LDR	R12, [PC, #36]
0x28E6	0xF7FFFC29  BL	8508
0x28EA	0xF8DFB020  LDR	R11, [PC, #32]
0x28EE	0xF8DFA020  LDR	R10, [PC, #32]
0x28F2	0xF8DFC020  LDR	R12, [PC, #32]
0x28F6	0xF7FFFC21  BL	8508
0x28FA	0xBD00    POP	(R15)
0x28FC	0x4770    BX	LR
0x28FE	0xBF00    NOP
0x2900	0x00002000  	#536870912
0x2904	0x002F2000  	#536870959
0x2908	0x28900000  	#10384
0x290C	0x00302000  	#536870960
0x2910	0x00482000  	#536870984
0x2914	0x28C00000  	#10432
0x2974	0xB500    PUSH	(R14)
0x2976	0xF8DFB010  LDR	R11, [PC, #16]
0x297A	0xF8DFA010  LDR	R10, [PC, #16]
0x297E	0xF7FFFB75  BL	8300
0x2982	0xBD00    POP	(R15)
0x2984	0x4770    BX	LR
0x2986	0xBF00    NOP
0x2988	0x00002000  	#536870912
0x298C	0x00C42000  	#536871108
;fusion_v8_MSP432P401RIPZ.c,15 :: __MIKROBUS1_I2C [8]
0x20A8	0x00001659 ;__MIKROBUS1_I2C+0
0x20AC	0x00001611 ;__MIKROBUS1_I2C+4
; end of __MIKROBUS1_I2C
;Click_3DHall2_MSP.c,17 :: __C3DHALL2_I2C_CFG [8]
0x20F8	0x000186A0 ;__C3DHALL2_I2C_CFG+0
0x20FC	0x00000080 ;__C3DHALL2_I2C_CFG+4
; end of __C3DHALL2_I2C_CFG
;__Lib_GPIO_MSP_Defs.c,135 :: __GPIO_MODULE_UARTA2_B23 [220]
0x2354	0x40004C20 ;__GPIO_MODULE_UARTA2_B23+0
0x2358	0x05050004 ;__GPIO_MODULE_UARTA2_B23+4
0x235C	0x00000000 ;__GPIO_MODULE_UARTA2_B23+8
0x2360	0x40004C20 ;__GPIO_MODULE_UARTA2_B23+12
0x2364	0x05050008 ;__GPIO_MODULE_UARTA2_B23+16
0x2368	0x00000000 ;__GPIO_MODULE_UARTA2_B23+20
0x236C	0x00000000 ;__GPIO_MODULE_UARTA2_B23+24
0x2370	0x00000000 ;__GPIO_MODULE_UARTA2_B23+28
0x2374	0x00000000 ;__GPIO_MODULE_UARTA2_B23+32
0x2378	0x00000000 ;__GPIO_MODULE_UARTA2_B23+36
0x237C	0x00000000 ;__GPIO_MODULE_UARTA2_B23+40
0x2380	0x00000000 ;__GPIO_MODULE_UARTA2_B23+44
0x2384	0x00000000 ;__GPIO_MODULE_UARTA2_B23+48
0x2388	0x00000000 ;__GPIO_MODULE_UARTA2_B23+52
0x238C	0x00000000 ;__GPIO_MODULE_UARTA2_B23+56
0x2390	0x00000000 ;__GPIO_MODULE_UARTA2_B23+60
0x2394	0x00000000 ;__GPIO_MODULE_UARTA2_B23+64
0x2398	0x00000000 ;__GPIO_MODULE_UARTA2_B23+68
0x239C	0x00000000 ;__GPIO_MODULE_UARTA2_B23+72
0x23A0	0x00000000 ;__GPIO_MODULE_UARTA2_B23+76
0x23A4	0x00000000 ;__GPIO_MODULE_UARTA2_B23+80
0x23A8	0x00000000 ;__GPIO_MODULE_UARTA2_B23+84
0x23AC	0x00000000 ;__GPIO_MODULE_UARTA2_B23+88
0x23B0	0x00000000 ;__GPIO_MODULE_UARTA2_B23+92
0x23B4	0x00000000 ;__GPIO_MODULE_UARTA2_B23+96
0x23B8	0x00000000 ;__GPIO_MODULE_UARTA2_B23+100
0x23BC	0x00000000 ;__GPIO_MODULE_UARTA2_B23+104
0x23C0	0x00000000 ;__GPIO_MODULE_UARTA2_B23+108
0x23C4	0x00000000 ;__GPIO_MODULE_UARTA2_B23+112
0x23C8	0x00000000 ;__GPIO_MODULE_UARTA2_B23+116
0x23CC	0x00000000 ;__GPIO_MODULE_UARTA2_B23+120
0x23D0	0x00000000 ;__GPIO_MODULE_UARTA2_B23+124
0x23D4	0x00000000 ;__GPIO_MODULE_UARTA2_B23+128
0x23D8	0x00000000 ;__GPIO_MODULE_UARTA2_B23+132
0x23DC	0x00000000 ;__GPIO_MODULE_UARTA2_B23+136
0x23E0	0x00000000 ;__GPIO_MODULE_UARTA2_B23+140
0x23E4	0x00000000 ;__GPIO_MODULE_UARTA2_B23+144
0x23E8	0x00000000 ;__GPIO_MODULE_UARTA2_B23+148
0x23EC	0x00000000 ;__GPIO_MODULE_UARTA2_B23+152
0x23F0	0x00000000 ;__GPIO_MODULE_UARTA2_B23+156
0x23F4	0x00000000 ;__GPIO_MODULE_UARTA2_B23+160
0x23F8	0x00000000 ;__GPIO_MODULE_UARTA2_B23+164
0x23FC	0x00000000 ;__GPIO_MODULE_UARTA2_B23+168
0x2400	0x00000000 ;__GPIO_MODULE_UARTA2_B23+172
0x2404	0x00000000 ;__GPIO_MODULE_UARTA2_B23+176
0x2408	0x00000000 ;__GPIO_MODULE_UARTA2_B23+180
0x240C	0x00000000 ;__GPIO_MODULE_UARTA2_B23+184
0x2410	0x00000000 ;__GPIO_MODULE_UARTA2_B23+188
0x2414	0x00000000 ;__GPIO_MODULE_UARTA2_B23+192
0x2418	0x00000000 ;__GPIO_MODULE_UARTA2_B23+196
0x241C	0x00000000 ;__GPIO_MODULE_UARTA2_B23+200
0x2420	0x00000000 ;__GPIO_MODULE_UARTA2_B23+204
0x2424	0x00000000 ;__GPIO_MODULE_UARTA2_B23+208
0x2428	0x00000000 ;__GPIO_MODULE_UARTA2_B23+212
0x242C	0x00000002 ;__GPIO_MODULE_UARTA2_B23+216
; end of __GPIO_MODULE_UARTA2_B23
;__Lib_GPIO_MSP_Defs.c,204 :: __GPIO_MODULE_I2CB1_F45 [220]
0x2430	0x40004C40 ;__GPIO_MODULE_I2CB1_F45+0
0x2434	0x05001000 ;__GPIO_MODULE_I2CB1_F45+4
0x2438	0x00000000 ;__GPIO_MODULE_I2CB1_F45+8
0x243C	0x40004C40 ;__GPIO_MODULE_I2CB1_F45+12
0x2440	0x05002000 ;__GPIO_MODULE_I2CB1_F45+16
0x2444	0x00000000 ;__GPIO_MODULE_I2CB1_F45+20
0x2448	0x00000000 ;__GPIO_MODULE_I2CB1_F45+24
0x244C	0x00000000 ;__GPIO_MODULE_I2CB1_F45+28
0x2450	0x00000000 ;__GPIO_MODULE_I2CB1_F45+32
0x2454	0x00000000 ;__GPIO_MODULE_I2CB1_F45+36
0x2458	0x00000000 ;__GPIO_MODULE_I2CB1_F45+40
0x245C	0x00000000 ;__GPIO_MODULE_I2CB1_F45+44
0x2460	0x00000000 ;__GPIO_MODULE_I2CB1_F45+48
0x2464	0x00000000 ;__GPIO_MODULE_I2CB1_F45+52
0x2468	0x00000000 ;__GPIO_MODULE_I2CB1_F45+56
0x246C	0x00000000 ;__GPIO_MODULE_I2CB1_F45+60
0x2470	0x00000000 ;__GPIO_MODULE_I2CB1_F45+64
0x2474	0x00000000 ;__GPIO_MODULE_I2CB1_F45+68
0x2478	0x00000000 ;__GPIO_MODULE_I2CB1_F45+72
0x247C	0x00000000 ;__GPIO_MODULE_I2CB1_F45+76
0x2480	0x00000000 ;__GPIO_MODULE_I2CB1_F45+80
0x2484	0x00000000 ;__GPIO_MODULE_I2CB1_F45+84
0x2488	0x00000000 ;__GPIO_MODULE_I2CB1_F45+88
0x248C	0x00000000 ;__GPIO_MODULE_I2CB1_F45+92
0x2490	0x00000000 ;__GPIO_MODULE_I2CB1_F45+96
0x2494	0x00000000 ;__GPIO_MODULE_I2CB1_F45+100
0x2498	0x00000000 ;__GPIO_MODULE_I2CB1_F45+104
0x249C	0x00000000 ;__GPIO_MODULE_I2CB1_F45+108
0x24A0	0x00000000 ;__GPIO_MODULE_I2CB1_F45+112
0x24A4	0x00000000 ;__GPIO_MODULE_I2CB1_F45+116
0x24A8	0x00000000 ;__GPIO_MODULE_I2CB1_F45+120
0x24AC	0x00000000 ;__GPIO_MODULE_I2CB1_F45+124
0x24B0	0x00000000 ;__GPIO_MODULE_I2CB1_F45+128
0x24B4	0x00000000 ;__GPIO_MODULE_I2CB1_F45+132
0x24B8	0x00000000 ;__GPIO_MODULE_I2CB1_F45+136
0x24BC	0x00000000 ;__GPIO_MODULE_I2CB1_F45+140
0x24C0	0x00000000 ;__GPIO_MODULE_I2CB1_F45+144
0x24C4	0x00000000 ;__GPIO_MODULE_I2CB1_F45+148
0x24C8	0x00000000 ;__GPIO_MODULE_I2CB1_F45+152
0x24CC	0x00000000 ;__GPIO_MODULE_I2CB1_F45+156
0x24D0	0x00000000 ;__GPIO_MODULE_I2CB1_F45+160
0x24D4	0x00000000 ;__GPIO_MODULE_I2CB1_F45+164
0x24D8	0x00000000 ;__GPIO_MODULE_I2CB1_F45+168
0x24DC	0x00000000 ;__GPIO_MODULE_I2CB1_F45+172
0x24E0	0x00000000 ;__GPIO_MODULE_I2CB1_F45+176
0x24E4	0x00000000 ;__GPIO_MODULE_I2CB1_F45+180
0x24E8	0x00000000 ;__GPIO_MODULE_I2CB1_F45+184
0x24EC	0x00000000 ;__GPIO_MODULE_I2CB1_F45+188
0x24F0	0x00000000 ;__GPIO_MODULE_I2CB1_F45+192
0x24F4	0x00000000 ;__GPIO_MODULE_I2CB1_F45+196
0x24F8	0x00000000 ;__GPIO_MODULE_I2CB1_F45+200
0x24FC	0x00000000 ;__GPIO_MODULE_I2CB1_F45+204
0x2500	0x00000000 ;__GPIO_MODULE_I2CB1_F45+208
0x2504	0x00000000 ;__GPIO_MODULE_I2CB1_F45+212
0x2508	0x00000002 ;__GPIO_MODULE_I2CB1_F45+216
; end of __GPIO_MODULE_I2CB1_F45
;__Lib_GPIO_MSP_Defs.c,133 :: __GPIO_MODULE_UARTA0_A23 [220]
0x250C	0x40004C00 ;__GPIO_MODULE_UARTA0_A23+0
0x2510	0x05050004 ;__GPIO_MODULE_UARTA0_A23+4
0x2514	0x00000000 ;__GPIO_MODULE_UARTA0_A23+8
0x2518	0x40004C00 ;__GPIO_MODULE_UARTA0_A23+12
0x251C	0x05050008 ;__GPIO_MODULE_UARTA0_A23+16
0x2520	0x00000000 ;__GPIO_MODULE_UARTA0_A23+20
0x2524	0x00000000 ;__GPIO_MODULE_UARTA0_A23+24
0x2528	0x00000000 ;__GPIO_MODULE_UARTA0_A23+28
0x252C	0x00000000 ;__GPIO_MODULE_UARTA0_A23+32
0x2530	0x00000000 ;__GPIO_MODULE_UARTA0_A23+36
0x2534	0x00000000 ;__GPIO_MODULE_UARTA0_A23+40
0x2538	0x00000000 ;__GPIO_MODULE_UARTA0_A23+44
0x253C	0x00000000 ;__GPIO_MODULE_UARTA0_A23+48
0x2540	0x00000000 ;__GPIO_MODULE_UARTA0_A23+52
0x2544	0x00000000 ;__GPIO_MODULE_UARTA0_A23+56
0x2548	0x00000000 ;__GPIO_MODULE_UARTA0_A23+60
0x254C	0x00000000 ;__GPIO_MODULE_UARTA0_A23+64
0x2550	0x00000000 ;__GPIO_MODULE_UARTA0_A23+68
0x2554	0x00000000 ;__GPIO_MODULE_UARTA0_A23+72
0x2558	0x00000000 ;__GPIO_MODULE_UARTA0_A23+76
0x255C	0x00000000 ;__GPIO_MODULE_UARTA0_A23+80
0x2560	0x00000000 ;__GPIO_MODULE_UARTA0_A23+84
0x2564	0x00000000 ;__GPIO_MODULE_UARTA0_A23+88
0x2568	0x00000000 ;__GPIO_MODULE_UARTA0_A23+92
0x256C	0x00000000 ;__GPIO_MODULE_UARTA0_A23+96
0x2570	0x00000000 ;__GPIO_MODULE_UARTA0_A23+100
0x2574	0x00000000 ;__GPIO_MODULE_UARTA0_A23+104
0x2578	0x00000000 ;__GPIO_MODULE_UARTA0_A23+108
0x257C	0x00000000 ;__GPIO_MODULE_UARTA0_A23+112
0x2580	0x00000000 ;__GPIO_MODULE_UARTA0_A23+116
0x2584	0x00000000 ;__GPIO_MODULE_UARTA0_A23+120
0x2588	0x00000000 ;__GPIO_MODULE_UARTA0_A23+124
0x258C	0x00000000 ;__GPIO_MODULE_UARTA0_A23+128
0x2590	0x00000000 ;__GPIO_MODULE_UARTA0_A23+132
0x2594	0x00000000 ;__GPIO_MODULE_UARTA0_A23+136
0x2598	0x00000000 ;__GPIO_MODULE_UARTA0_A23+140
0x259C	0x00000000 ;__GPIO_MODULE_UARTA0_A23+144
0x25A0	0x00000000 ;__GPIO_MODULE_UARTA0_A23+148
0x25A4	0x00000000 ;__GPIO_MODULE_UARTA0_A23+152
0x25A8	0x00000000 ;__GPIO_MODULE_UARTA0_A23+156
0x25AC	0x00000000 ;__GPIO_MODULE_UARTA0_A23+160
0x25B0	0x00000000 ;__GPIO_MODULE_UARTA0_A23+164
0x25B4	0x00000000 ;__GPIO_MODULE_UARTA0_A23+168
0x25B8	0x00000000 ;__GPIO_MODULE_UARTA0_A23+172
0x25BC	0x00000000 ;__GPIO_MODULE_UARTA0_A23+176
0x25C0	0x00000000 ;__GPIO_MODULE_UARTA0_A23+180
0x25C4	0x00000000 ;__GPIO_MODULE_UARTA0_A23+184
0x25C8	0x00000000 ;__GPIO_MODULE_UARTA0_A23+188
0x25CC	0x00000000 ;__GPIO_MODULE_UARTA0_A23+192
0x25D0	0x00000000 ;__GPIO_MODULE_UARTA0_A23+196
0x25D4	0x00000000 ;__GPIO_MODULE_UARTA0_A23+200
0x25D8	0x00000000 ;__GPIO_MODULE_UARTA0_A23+204
0x25DC	0x00000000 ;__GPIO_MODULE_UARTA0_A23+208
0x25E0	0x00000000 ;__GPIO_MODULE_UARTA0_A23+212
0x25E4	0x00000002 ;__GPIO_MODULE_UARTA0_A23+216
; end of __GPIO_MODULE_UARTA0_A23
;__Lib_GPIO_MSP_Defs.c,134 :: __GPIO_MODULE_UARTA1_A1011 [220]
0x25E8	0x40004C00 ;__GPIO_MODULE_UARTA1_A1011+0
0x25EC	0x05050400 ;__GPIO_MODULE_UARTA1_A1011+4
0x25F0	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+8
0x25F4	0x40004C00 ;__GPIO_MODULE_UARTA1_A1011+12
0x25F8	0x05050800 ;__GPIO_MODULE_UARTA1_A1011+16
0x25FC	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+20
0x2600	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+24
0x2604	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+28
0x2608	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+32
0x260C	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+36
0x2610	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+40
0x2614	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+44
0x2618	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+48
0x261C	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+52
0x2620	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+56
0x2624	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+60
0x2628	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+64
0x262C	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+68
0x2630	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+72
0x2634	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+76
0x2638	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+80
0x263C	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+84
0x2640	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+88
0x2644	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+92
0x2648	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+96
0x264C	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+100
0x2650	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+104
0x2654	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+108
0x2658	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+112
0x265C	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+116
0x2660	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+120
0x2664	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+124
0x2668	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+128
0x266C	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+132
0x2670	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+136
0x2674	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+140
0x2678	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+144
0x267C	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+148
0x2680	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+152
0x2684	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+156
0x2688	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+160
0x268C	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+164
0x2690	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+168
0x2694	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+172
0x2698	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+176
0x269C	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+180
0x26A0	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+184
0x26A4	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+188
0x26A8	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+192
0x26AC	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+196
0x26B0	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+200
0x26B4	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+204
0x26B8	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+208
0x26BC	0x00000000 ;__GPIO_MODULE_UARTA1_A1011+212
0x26C0	0x00000002 ;__GPIO_MODULE_UARTA1_A1011+216
; end of __GPIO_MODULE_UARTA1_A1011
;__Lib_GPIO_MSP_Defs.c,200 :: __GPIO_MODULE_I2CB2_B67 [220]
0x26C4	0x40004C20 ;__GPIO_MODULE_I2CB2_B67+0
0x26C8	0x05000040 ;__GPIO_MODULE_I2CB2_B67+4
0x26CC	0x00000000 ;__GPIO_MODULE_I2CB2_B67+8
0x26D0	0x40004C20 ;__GPIO_MODULE_I2CB2_B67+12
0x26D4	0x05000080 ;__GPIO_MODULE_I2CB2_B67+16
0x26D8	0x00000000 ;__GPIO_MODULE_I2CB2_B67+20
0x26DC	0x00000000 ;__GPIO_MODULE_I2CB2_B67+24
0x26E0	0x00000000 ;__GPIO_MODULE_I2CB2_B67+28
0x26E4	0x00000000 ;__GPIO_MODULE_I2CB2_B67+32
0x26E8	0x00000000 ;__GPIO_MODULE_I2CB2_B67+36
0x26EC	0x00000000 ;__GPIO_MODULE_I2CB2_B67+40
0x26F0	0x00000000 ;__GPIO_MODULE_I2CB2_B67+44
0x26F4	0x00000000 ;__GPIO_MODULE_I2CB2_B67+48
0x26F8	0x00000000 ;__GPIO_MODULE_I2CB2_B67+52
0x26FC	0x00000000 ;__GPIO_MODULE_I2CB2_B67+56
0x2700	0x00000000 ;__GPIO_MODULE_I2CB2_B67+60
0x2704	0x00000000 ;__GPIO_MODULE_I2CB2_B67+64
0x2708	0x00000000 ;__GPIO_MODULE_I2CB2_B67+68
0x270C	0x00000000 ;__GPIO_MODULE_I2CB2_B67+72
0x2710	0x00000000 ;__GPIO_MODULE_I2CB2_B67+76
0x2714	0x00000000 ;__GPIO_MODULE_I2CB2_B67+80
0x2718	0x00000000 ;__GPIO_MODULE_I2CB2_B67+84
0x271C	0x00000000 ;__GPIO_MODULE_I2CB2_B67+88
0x2720	0x00000000 ;__GPIO_MODULE_I2CB2_B67+92
0x2724	0x00000000 ;__GPIO_MODULE_I2CB2_B67+96
0x2728	0x00000000 ;__GPIO_MODULE_I2CB2_B67+100
0x272C	0x00000000 ;__GPIO_MODULE_I2CB2_B67+104
0x2730	0x00000000 ;__GPIO_MODULE_I2CB2_B67+108
0x2734	0x00000000 ;__GPIO_MODULE_I2CB2_B67+112
0x2738	0x00000000 ;__GPIO_MODULE_I2CB2_B67+116
0x273C	0x00000000 ;__GPIO_MODULE_I2CB2_B67+120
0x2740	0x00000000 ;__GPIO_MODULE_I2CB2_B67+124
0x2744	0x00000000 ;__GPIO_MODULE_I2CB2_B67+128
0x2748	0x00000000 ;__GPIO_MODULE_I2CB2_B67+132
0x274C	0x00000000 ;__GPIO_MODULE_I2CB2_B67+136
0x2750	0x00000000 ;__GPIO_MODULE_I2CB2_B67+140
0x2754	0x00000000 ;__GPIO_MODULE_I2CB2_B67+144
0x2758	0x00000000 ;__GPIO_MODULE_I2CB2_B67+148
0x275C	0x00000000 ;__GPIO_MODULE_I2CB2_B67+152
0x2760	0x00000000 ;__GPIO_MODULE_I2CB2_B67+156
0x2764	0x00000000 ;__GPIO_MODULE_I2CB2_B67+160
0x2768	0x00000000 ;__GPIO_MODULE_I2CB2_B67+164
0x276C	0x00000000 ;__GPIO_MODULE_I2CB2_B67+168
0x2770	0x00000000 ;__GPIO_MODULE_I2CB2_B67+172
0x2774	0x00000000 ;__GPIO_MODULE_I2CB2_B67+176
0x2778	0x00000000 ;__GPIO_MODULE_I2CB2_B67+180
0x277C	0x00000000 ;__GPIO_MODULE_I2CB2_B67+184
0x2780	0x00000000 ;__GPIO_MODULE_I2CB2_B67+188
0x2784	0x00000000 ;__GPIO_MODULE_I2CB2_B67+192
0x2788	0x00000000 ;__GPIO_MODULE_I2CB2_B67+196
0x278C	0x00000000 ;__GPIO_MODULE_I2CB2_B67+200
0x2790	0x00000000 ;__GPIO_MODULE_I2CB2_B67+204
0x2794	0x00000000 ;__GPIO_MODULE_I2CB2_B67+208
0x2798	0x00000000 ;__GPIO_MODULE_I2CB2_B67+212
0x279C	0x00000002 ;__GPIO_MODULE_I2CB2_B67+216
; end of __GPIO_MODULE_I2CB2_B67
;fusion_v8_MSP432P401RIPZ.c,47 :: __MIKROBUS1_GPIO [96]
0x27A0	0x00000DC9 ;__MIKROBUS1_GPIO+0
0x27A4	0x00000929 ;__MIKROBUS1_GPIO+4
0x27A8	0x00000405 ;__MIKROBUS1_GPIO+8
0x27AC	0x00000415 ;__MIKROBUS1_GPIO+12
0x27B0	0x00000425 ;__MIKROBUS1_GPIO+16
0x27B4	0x000003F5 ;__MIKROBUS1_GPIO+20
0x27B8	0x000003C5 ;__MIKROBUS1_GPIO+24
0x27BC	0x000003D5 ;__MIKROBUS1_GPIO+28
0x27C0	0x000003E5 ;__MIKROBUS1_GPIO+32
0x27C4	0x00000435 ;__MIKROBUS1_GPIO+36
0x27C8	0x00000485 ;__MIKROBUS1_GPIO+40
0x27CC	0x00000495 ;__MIKROBUS1_GPIO+44
0x27D0	0xFFFFFFFF ;__MIKROBUS1_GPIO+48
0x27D4	0xFFFFFFFF ;__MIKROBUS1_GPIO+52
0x27D8	0xFFFFFFFF ;__MIKROBUS1_GPIO+56
0x27DC	0xFFFFFFFF ;__MIKROBUS1_GPIO+60
0x27E0	0xFFFFFFFF ;__MIKROBUS1_GPIO+64
0x27E4	0xFFFFFFFF ;__MIKROBUS1_GPIO+68
0x27E8	0xFFFFFFFF ;__MIKROBUS1_GPIO+72
0x27EC	0xFFFFFFFF ;__MIKROBUS1_GPIO+76
0x27F0	0xFFFFFFFF ;__MIKROBUS1_GPIO+80
0x27F4	0xFFFFFFFF ;__MIKROBUS1_GPIO+84
0x27F8	0xFFFFFFFF ;__MIKROBUS1_GPIO+88
0x27FC	0xFFFFFFFF ;__MIKROBUS1_GPIO+92
; end of __MIKROBUS1_GPIO
;__Lib_UART_MSP.c,49 :: __Lib_UART_MSP__UART_UCBRSx_FRACTIONAL_TABLE [72]
0x2800	0x02110000 ;__Lib_UART_MSP__UART_UCBRSx_FRACTIONAL_TABLE+0
0x2804	0x034302CB ;__Lib_UART_MSP__UART_UCBRSx_FRACTIONAL_TABLE+4
0x2808	0x04E403E9 ;__Lib_UART_MSP__UART_UCBRSx_FRACTIONAL_TABLE+8
0x280C	0x06860596 ;__Lib_UART_MSP__UART_UCBRSx_FRACTIONAL_TABLE+12
0x2810	0x08B00863 ;__Lib_UART_MSP__UART_UCBRSx_FRACTIONAL_TABLE+16
0x2814	0x0BB809C7 ;__Lib_UART_MSP__UART_UCBRSx_FRACTIONAL_TABLE+20
0x2818	0x0DF70D07 ;__Lib_UART_MSP__UART_UCBRSx_FRACTIONAL_TABLE+24
0x281C	0x0FA30EA9 ;__Lib_UART_MSP__UART_UCBRSx_FRACTIONAL_TABLE+28
0x2820	0x111A10BE ;__Lib_UART_MSP__UART_UCBRSx_FRACTIONAL_TABLE+32
0x2824	0x1653138A ;__Lib_UART_MSP__UART_UCBRSx_FRACTIONAL_TABLE+36
0x2828	0x186E1773 ;__Lib_UART_MSP__UART_UCBRSx_FRACTIONAL_TABLE+40
0x282C	0x1A0B1920 ;__Lib_UART_MSP__UART_UCBRSx_FRACTIONAL_TABLE+44
0x2830	0x1BEB1B59 ;__Lib_UART_MSP__UART_UCBRSx_FRACTIONAL_TABLE+48
0x2834	0x1EB51D4F ;__Lib_UART_MSP__UART_UCBRSx_FRACTIONAL_TABLE+52
0x2838	0x208D1F44 ;__Lib_UART_MSP__UART_UCBRSx_FRACTIONAL_TABLE+56
0x283C	0x217C2110 ;__Lib_UART_MSP__UART_UCBRSx_FRACTIONAL_TABLE+60
0x2840	0x232C222F ;__Lib_UART_MSP__UART_UCBRSx_FRACTIONAL_TABLE+64
0x2844	0x244823D2 ;__Lib_UART_MSP__UART_UCBRSx_FRACTIONAL_TABLE+68
; end of __Lib_UART_MSP__UART_UCBRSx_FRACTIONAL_TABLE
;__Lib_UART_MSP.c,44 :: __Lib_UART_MSP__UART_UCBRSx_TABLE [72]
0x2848	0x00010000 ;__Lib_UART_MSP__UART_UCBRSx_TABLE+0
0x284C	0x00040002 ;__Lib_UART_MSP__UART_UCBRSx_TABLE+4
0x2850	0x00100008 ;__Lib_UART_MSP__UART_UCBRSx_TABLE+8
0x2854	0x00110020 ;__Lib_UART_MSP__UART_UCBRSx_TABLE+12
0x2858	0x00220021 ;__Lib_UART_MSP__UART_UCBRSx_TABLE+16
0x285C	0x00250044 ;__Lib_UART_MSP__UART_UCBRSx_TABLE+20
0x2860	0x004A0049 ;__Lib_UART_MSP__UART_UCBRSx_TABLE+24
0x2864	0x00920052 ;__Lib_UART_MSP__UART_UCBRSx_TABLE+28
0x2868	0x00550053 ;__Lib_UART_MSP__UART_UCBRSx_TABLE+32
0x286C	0x006B00AA ;__Lib_UART_MSP__UART_UCBRSx_TABLE+36
0x2870	0x00B500AD ;__Lib_UART_MSP__UART_UCBRSx_TABLE+40
0x2874	0x00D600B6 ;__Lib_UART_MSP__UART_UCBRSx_TABLE+44
0x2878	0x00BB00B7 ;__Lib_UART_MSP__UART_UCBRSx_TABLE+48
0x287C	0x00ED00DD ;__Lib_UART_MSP__UART_UCBRSx_TABLE+52
0x2880	0x00BF00EE ;__Lib_UART_MSP__UART_UCBRSx_TABLE+56
0x2884	0x00EF00DF ;__Lib_UART_MSP__UART_UCBRSx_TABLE+60
0x2888	0x00FB00F7 ;__Lib_UART_MSP__UART_UCBRSx_TABLE+64
0x288C	0x00FE00FD ;__Lib_UART_MSP__UART_UCBRSx_TABLE+68
; end of __Lib_UART_MSP__UART_UCBRSx_TABLE
;,0 :: _initBlock_10 [36]
; Containing: ?ICS?lstr1_Click_3DHall2_MSP [21]
;             ?ICS?lstr2_Click_3DHall2_MSP [15]
0x2890	0x202D2D2D ;_initBlock_10+0 : ?ICS?lstr1_Click_3DHall2_MSP at 0x2890
0x2894	0x74737953 ;_initBlock_10+4
0x2898	0x49206D65 ;_initBlock_10+8
0x289C	0x2074696E ;_initBlock_10+12
0x28A0	0x2D2D2D2D ;_initBlock_10+16
0x28A4	0x65542000 ;_initBlock_10+20 : ?ICS?lstr2_Click_3DHall2_MSP at 0x28A5
0x28A8	0x7265706D ;_initBlock_10+24
0x28AC	0x72757461 ;_initBlock_10+28
0x28B0	0x003A2065 ;_initBlock_10+32
; end of _initBlock_10
;__Lib_Conversions.c,0 :: ?ICS?lstr1___Lib_Conversions [4]
0x28B4	0x004E614E ;?ICS?lstr1___Lib_Conversions+0
; end of ?ICS?lstr1___Lib_Conversions
;__Lib_Conversions.c,0 :: ?ICS?lstr2___Lib_Conversions [2]
0x28B8	0x0030 ;?ICS?lstr2___Lib_Conversions+0
; end of ?ICS?lstr2___Lib_Conversions
;__Lib_Conversions.c,0 :: ?ICS?lstr3___Lib_Conversions [4]
0x28BA	0x00464E49 ;?ICS?lstr3___Lib_Conversions+0
; end of ?ICS?lstr3___Lib_Conversions
;__Lib_I2C_MSP.c,0 :: ?ICS__Lib_I2C_MSP__DELAY_RESTART [1]
0x28BE	0x00 ;?ICS__Lib_I2C_MSP__DELAY_RESTART+0
; end of ?ICS__Lib_I2C_MSP__DELAY_RESTART
;__Lib_I2C_MSP.c,0 :: ?ICS__Lib_I2C_MSP__I2C0_TIMEOUT [4]
0x28C0	0x00000000 ;?ICS__Lib_I2C_MSP__I2C0_TIMEOUT+0
; end of ?ICS__Lib_I2C_MSP__I2C0_TIMEOUT
;__Lib_I2C_MSP.c,0 :: ?ICS__Lib_I2C_MSP__I2C1_TIMEOUT [4]
0x28C4	0x00000000 ;?ICS__Lib_I2C_MSP__I2C1_TIMEOUT+0
; end of ?ICS__Lib_I2C_MSP__I2C1_TIMEOUT
;__Lib_I2C_MSP.c,0 :: ?ICS__Lib_I2C_MSP__I2C2_TIMEOUT [4]
0x28C8	0x00000000 ;?ICS__Lib_I2C_MSP__I2C2_TIMEOUT+0
; end of ?ICS__Lib_I2C_MSP__I2C2_TIMEOUT
;__Lib_I2C_MSP.c,0 :: ?ICS__Lib_I2C_MSP__I2C3_TIMEOUT [4]
0x28CC	0x00000000 ;?ICS__Lib_I2C_MSP__I2C3_TIMEOUT+0
; end of ?ICS__Lib_I2C_MSP__I2C3_TIMEOUT
;__Lib_System_MSP432P.c,0 :: ?ICS__Lib_System_MSP432P_CS_VLOCLK_FREQUENCY [4]
0x28D0	0x00002710 ;?ICS__Lib_System_MSP432P_CS_VLOCLK_FREQUENCY+0
; end of ?ICS__Lib_System_MSP432P_CS_VLOCLK_FREQUENCY
;__Lib_System_MSP432P.c,0 :: ?ICS__Lib_System_MSP432P_CS_MODCLK_FREQUENCY [4]
0x28D4	0x016E3600 ;?ICS__Lib_System_MSP432P_CS_MODCLK_FREQUENCY+0
; end of ?ICS__Lib_System_MSP432P_CS_MODCLK_FREQUENCY
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0100      [24]    __Lib_I2C_MSP_I2Cx_Is_Idle
0x0118      [44]    __Lib_System_MSP432P_CS_ClearInterruptFlag
0x0144      [16]    __Lib_System_MSP432P_CS_GetDividerValue
0x0154     [124]    __Lib_System_MSP432P_CS_getDCOFrequency
0x01D0      [28]    __Lib_GPIO_MSP_GPIO_PMAP_Unlock
0x01EC     [216]    __Lib_I2C_MSP_I2Cx_Wait_For_Idle
0x02C4      [16]    fusion_v8_MSP432P401RIPZ__setSCL_2
0x02D4      [16]    fusion_v8_MSP432P401RIPZ__setRX_3
0x02E4      [16]    fusion_v8_MSP432P401RIPZ__setSDA_2
0x02F4      [16]    fusion_v8_MSP432P401RIPZ__setINT_2
0x0304      [16]    fusion_v8_MSP432P401RIPZ__setPWM_2
0x0314      [16]    fusion_v8_MSP432P401RIPZ__setTX_2
0x0324      [16]    fusion_v8_MSP432P401RIPZ__setRX_2
0x0334      [16]    fusion_v8_MSP432P401RIPZ__setAN_3
0x0344      [16]    fusion_v8_MSP432P401RIPZ__setSCK_3
0x0354      [16]    fusion_v8_MSP432P401RIPZ__setMISO_3
0x0364      [16]    fusion_v8_MSP432P401RIPZ__setMOSI_3
0x0374      [16]    fusion_v8_MSP432P401RIPZ__setCS_3
0x0384      [16]    fusion_v8_MSP432P401RIPZ__setINT_3
0x0394      [16]    fusion_v8_MSP432P401RIPZ__setPWM_3
0x03A4      [16]    fusion_v8_MSP432P401RIPZ__setRST_3
0x03B4      [16]    fusion_v8_MSP432P401RIPZ__setMOSI_2
0x03C4      [16]    fusion_v8_MSP432P401RIPZ__setPWM_1
0x03D4      [16]    fusion_v8_MSP432P401RIPZ__setINT_1
0x03E4      [16]    fusion_v8_MSP432P401RIPZ__setRX_1
0x03F4      [16]    fusion_v8_MSP432P401RIPZ__setMOSI_1
0x0404      [16]    fusion_v8_MSP432P401RIPZ__setCS_1
0x0414      [16]    fusion_v8_MSP432P401RIPZ__setSCK_1
0x0424      [16]    fusion_v8_MSP432P401RIPZ__setMISO_1
0x0434      [16]    fusion_v8_MSP432P401RIPZ__setTX_1
0x0444      [16]    fusion_v8_MSP432P401RIPZ__setCS_2
0x0454      [16]    fusion_v8_MSP432P401RIPZ__setSCK_2
0x0464      [16]    fusion_v8_MSP432P401RIPZ__setMISO_2
0x0474      [16]    fusion_v8_MSP432P401RIPZ__setRST_2
0x0484      [16]    fusion_v8_MSP432P401RIPZ__setSCL_1
0x0494      [16]    fusion_v8_MSP432P401RIPZ__setSDA_1
0x04A4      [16]    fusion_v8_MSP432P401RIPZ__setAN_2
0x04B4      [16]    fusion_v8_MSP432P401RIPZ__setMOSI_5
0x04C4      [16]    fusion_v8_MSP432P401RIPZ__setPWM_5
0x04D4      [16]    fusion_v8_MSP432P401RIPZ__setINT_5
0x04E4      [16]    fusion_v8_MSP432P401RIPZ__setMISO_5
0x04F4      [16]    fusion_v8_MSP432P401RIPZ__setRST_5
0x0504      [16]    fusion_v8_MSP432P401RIPZ__setCS_5
0x0514      [16]    fusion_v8_MSP432P401RIPZ__setSCK_5
0x0524      [16]    fusion_v8_MSP432P401RIPZ__setRX_5
0x0534     [344]    __Lib_I2C_MSP_I2Cx_Start
0x068C     [272]    __Lib_I2C_MSP_I2Cx_WriteByte
0x079C      [36]    __Lib_I2C_MSP_I2Cx_Stop
0x07C0      [56]    __Lib_I2C_MSP_I2C_setSlaveAddress
0x07F8      [16]    fusion_v8_MSP432P401RIPZ__setTX_5
0x0808      [16]    fusion_v8_MSP432P401RIPZ__setSCL_5
0x0818      [16]    fusion_v8_MSP432P401RIPZ__setSDA_5
0x0828      [16]    fusion_v8_MSP432P401RIPZ__setAN_5
0x0838      [16]    fusion_v8_MSP432P401RIPZ__setRST_4
0x0848      [16]    fusion_v8_MSP432P401RIPZ__setCS_4
0x0858      [16]    fusion_v8_MSP432P401RIPZ__setSCK_4
0x0868      [16]    fusion_v8_MSP432P401RIPZ__setAN_4
0x0878      [16]    fusion_v8_MSP432P401RIPZ__setTX_3
0x0888      [16]    fusion_v8_MSP432P401RIPZ__setSCL_3
0x0898      [16]    fusion_v8_MSP432P401RIPZ__setSDA_3
0x08A8      [16]    fusion_v8_MSP432P401RIPZ__setMISO_4
0x08B8      [16]    fusion_v8_MSP432P401RIPZ__setTX_4
0x08C8      [16]    fusion_v8_MSP432P401RIPZ__setSCL_4
0x08D8      [16]    fusion_v8_MSP432P401RIPZ__setSDA_4
0x08E8      [16]    fusion_v8_MSP432P401RIPZ__setRX_4
0x08F8      [16]    fusion_v8_MSP432P401RIPZ__setMOSI_4
0x0908      [16]    fusion_v8_MSP432P401RIPZ__setPWM_4
0x0918      [16]    fusion_v8_MSP432P401RIPZ__setINT_4
0x0928      [16]    fusion_v8_MSP432P401RIPZ__setRST_1
0x0938     [308]    __Lib_System_MSP432P_CS_ComputeClockFrequency
0x0A6C     [628]    _GPIO_Config
0x0CE0     [176]    __Lib_UART_MSP__modf
0x0D90      [56]    __Lib_UART_MSP_UARTx_GetFreq
0x0DC8      [16]    fusion_v8_MSP432P401RIPZ__setAN_1
0x0DD8      [32]    __Lib_UART_MSP_UARTx_SetStopBits
0x0DF8      [74]    __Lib_UART_MSP_UARTx_SetParity
0x0E44      [24]    __Lib_UART_MSP_UARTx_SetClockSource
0x0E5C      [28]    __Lib_UART_MSP_UARTx_SetSB
0x0E78      [34]    __Lib_UART_MSP_UARTx_SetMode
0x0E9C     [388]    __Lib_I2C_MSP_I2Cx_Write
0x1020      [18]    __Lib_UART_MSP_UARTx_Enable
0x1034      [32]    __Lib_UART_MSP_UARTx_SetDataLength
0x1054     [352]    __Lib_UART_MSP_UARTx_SetBaudRate
0x11B4      [16]    __Lib_I2C_MSP_I2C_disableModule
0x11C4      [20]    __Lib_I2C_MSP_I2C_clearInterruptFlag
0x11D8      [24]    __Lib_I2C_MSP_I2C_SetClockSource
0x11F0      [16]    __Lib_I2C_MSP_I2C_enableInterrupt
0x1200      [16]    __Lib_I2C_MSP_I2C_setMode
0x1210     [176]    _CS_GetClocksFrequency
0x12C0      [14]    __Lib_UART_MSP_UARTx_Disable
0x12D0      [16]    __Lib_I2C_MSP_I2C_enableModule
0x12E0     [568]    __Lib_I2C_MSP_I2Cx_Read
0x1518     [148]    _GPIO_Alternate_Function_Enable
0x15AC      [98]    __Lib_UART_MSP_UARTx_Init
0x1610      [36]    _I2C2_Read
0x1634      [36]    _I2C3_Write
0x1658      [36]    _I2C2_Write
0x167C      [36]    _I2C0_Read
0x16A0      [36]    _I2C1_Read
0x16C4      [38]    __Lib_UART_MSP_UARTx_Write
0x16EC      [36]    _I2C0_Write
0x1710     [276]    __Lib_I2C_MSP_I2Cx_Init_Advanced
0x1824      [36]    _I2C1_Write
0x1848      [36]    _I2C3_Read
0x186C      [36]    __c3dhall2_driver_hal_i2cRead
0x1890      [12]    __c3dhall2_driver_hal_i2cStart
0x189C      [40]    __c3dhall2_driver_hal_i2cWrite
0x18C4      [32]    _I2C1_Init_Advanced
0x18E4      [96]    _UART2_Init
0x1944      [28]    _UART0_Write
0x1960      [96]    _UART1_Init
0x19C0      [32]    _I2C2_Init_Advanced
0x19E0      [96]    _UART0_Init
0x1A40      [28]    _UART3_Write
0x1A5C      [28]    _UART1_Write
0x1A78      [28]    _UART2_Write
0x1A94      [40]    _strcpy
0x1ABC      [36]    fusion_v8_MSP432P401RIPZ__i2cInit_1
0x1AE0      [36]    fusion_v8_MSP432P401RIPZ__log_initUart
0x1B04      [36]    fusion_v8_MSP432P401RIPZ__log_init5
0x1B28      [36]    fusion_v8_MSP432P401RIPZ__log_init4
0x1B4C      [32]    fusion_v8_MSP432P401RIPZ__log_write
0x1B6C      [72]    _c3dhall2_readByte
0x1BB4       [6]    __c3dhall2_driver_hal_gpioMap
0x1BBC      [28]    __c3dhall2_driver_hal_i2cMap
0x1BD8      [36]    fusion_v8_MSP432P401RIPZ__log_init3
0x1BFC      [36]    fusion_v8_MSP432P401RIPZ__i2cInit_5
0x1C20      [36]    fusion_v8_MSP432P401RIPZ__i2cInit_3
0x1C44      [36]    fusion_v8_MSP432P401RIPZ__i2cInit_4
0x1C68      [36]    fusion_v8_MSP432P401RIPZ__log_init1
0x1C8C      [36]    fusion_v8_MSP432P401RIPZ__log_init2
0x1CB0      [36]    fusion_v8_MSP432P401RIPZ__i2cInit_2
0x1CD4      [36]    _c3dhall2_i2cDriverInit
0x1CF8     [492]    _FloatToStr
0x1EE4     [100]    _c3dhall2_getTemperature
0x1F48      [94]    _mikrobus_logInit
0x1FA8      [82]    _mikrobus_i2cInit
0x1FFC     [112]    _mikrobus_logWrite
0x206C      [58]    ___FillZeros
0x20B0      [72]    _systemInit
0x2100      [28]    _Delay_1us
0x211C      [32]    _applicationInit
0x213C      [20]    ___CC2DW
0x2150      [80]    _applicationTask
0x21A0       [8]    ___GenExcept
0x21A8      [42]    ___EnableFPU
0x21D4      [20]    __Lib_System_MSP432P_InitialSetUpFosc
0x21E8      [38]    _main
0x2210     [324]    __Lib_System_MSP432P_InitialSetUpRCCRCC2
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [8]    FARG_LongDoubleToStr_dnum
0x0000       [4]    FARG_FloatToStr_fnum
0x0000       [4]    FARG___Lib_UART_MSP__modf_val
0x20000000      [21]    ?lstr1_Click_3DHall2_MSP
0x20000015      [15]    ?lstr2_Click_3DHall2_MSP
0x20000024       [4]    ?lstr1___Lib_Conversions
0x20000028       [2]    ?lstr2___Lib_Conversions
0x2000002A       [4]    ?lstr3___Lib_Conversions
0x2000002E       [1]    __Lib_I2C_MSP__DELAY_RESTART
0x2000002F       [1]    __c3dhall2_driver__slaveAddress
0x20000030       [4]    __Lib_I2C_MSP__I2C0_TIMEOUT
0x20000034       [4]    __Lib_I2C_MSP__I2C1_TIMEOUT
0x20000038       [4]    __Lib_I2C_MSP__I2C2_TIMEOUT
0x2000003C       [4]    __Lib_I2C_MSP__I2C3_TIMEOUT
0x20000040       [4]    __Lib_System_MSP432P_CS_VLOCLK_FREQUENCY
0x20000044       [4]    __Lib_System_MSP432P_CS_MODCLK_FREQUENCY
0x20000048       [4]    _Temperature
0x2000004C      [50]    _demoText
0x20000080       [4]    _logger
0x20000084       [4]    __c3dhall2_driver_fp_i2cWrite
0x20000088       [4]    __c3dhall2_driver_fp_i2cRead
0x2000008C       [4]    __Lib_I2C_MSP_I2C_Timeout_Ptr
0x20000090       [4]    _I2C0_timeout_Ptr
0x20000094       [4]    _I2C1_timeout_Ptr
0x20000098       [4]    _I2C2_timeout_Ptr
0x2000009C       [4]    _I2C3_timeout_Ptr
0x200000A0       [4]    _I2C_Read_Ptr
0x200000A4       [4]    _I2C_Write_Ptr
0x200000A8       [4]    __Lib_System_MSP432P_lfxtFreq
0x200000AC       [4]    __Lib_System_MSP432P_hfxtFreq
0x200000B0       [4]    ___System_CLOCK_IN_KHZ
0x200000B4       [4]    _UART_Wr_Ptr
0x200000B8       [4]    _UART_Rd_Ptr
0x200000BC       [4]    _UART_Rdy_Ptr
0x200000C0       [4]    _UART_Tx_Idle_Ptr
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x20A8       [8]    __MIKROBUS1_I2C
0x20F8       [8]    __C3DHALL2_I2C_CFG
0x2354     [220]    __GPIO_MODULE_UARTA2_B23
0x2430     [220]    __GPIO_MODULE_I2CB1_F45
0x250C     [220]    __GPIO_MODULE_UARTA0_A23
0x25E8     [220]    __GPIO_MODULE_UARTA1_A1011
0x26C4     [220]    __GPIO_MODULE_I2CB2_B67
0x27A0      [96]    __MIKROBUS1_GPIO
0x2800      [72]    __Lib_UART_MSP__UART_UCBRSx_FRACTIONAL_TABLE
0x2848      [72]    __Lib_UART_MSP__UART_UCBRSx_TABLE
0x2890      [21]    ?ICS?lstr1_Click_3DHall2_MSP
0x28A5      [15]    ?ICS?lstr2_Click_3DHall2_MSP
0x28B4       [4]    ?ICS?lstr1___Lib_Conversions
0x28B8       [2]    ?ICS?lstr2___Lib_Conversions
0x28BA       [4]    ?ICS?lstr3___Lib_Conversions
0x28BE       [1]    ?ICS__Lib_I2C_MSP__DELAY_RESTART
0x28C0       [4]    ?ICS__Lib_I2C_MSP__I2C0_TIMEOUT
0x28C4       [4]    ?ICS__Lib_I2C_MSP__I2C1_TIMEOUT
0x28C8       [4]    ?ICS__Lib_I2C_MSP__I2C2_TIMEOUT
0x28CC       [4]    ?ICS__Lib_I2C_MSP__I2C3_TIMEOUT
0x28D0       [4]    ?ICS__Lib_System_MSP432P_CS_VLOCLK_FREQUENCY
0x28D4       [4]    ?ICS__Lib_System_MSP432P_CS_MODCLK_FREQUENCY
