Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/rur1k/Xilinx/Vivado/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 55138befa7c94c438b95520358795a8b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_counter_4bit_behav xil_defaultlib.tb_counter_4bit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'b' [/home/rur1k/Vpro/FlipFlopLabs/FlipFlopLabs.srcs/sources_1/new/counter_4bit.sv:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.bit_adder
Compiling module xil_defaultlib.bit_add_sub
Compiling module xil_defaultlib.DLatch
Compiling module xil_defaultlib.DFF
Compiling module xil_defaultlib.counter_4bit
Compiling module xil_defaultlib.tb_counter_4bit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_counter_4bit_behav
