<stg><name>export_output_buffer_c1_Pipeline_RELU</name>


<trans_list>

<trans id="100" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %bw = alloca i32 1

]]></Node>
<StgValue><ssdm name="bw"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:1 %tmp_1 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:2 %trunc_ln126_1_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %trunc_ln126_1

]]></Node>
<StgValue><ssdm name="trunc_ln126_1_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:3 %sub_ln132_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %sub_ln132

]]></Node>
<StgValue><ssdm name="sub_ln132_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i8 0, i8 %bw

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %for.body8.0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body8.0:0 %bw_2 = load i8 %bw

]]></Node>
<StgValue><ssdm name="bw_2"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body8.0:1 %icmp_ln129 = icmp_eq  i8 %bw_2, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln129"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body8.0:2 %add_ln129 = add i8 %bw_2, i8 1

]]></Node>
<StgValue><ssdm name="add_ln129"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body8.0:3 %br_ln129 = br i1 %icmp_ln129, void %for.body8.0.split, void %for.end.0.exitStub

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="12" op_0_bw="8">
<![CDATA[
for.body8.0.split:0 %zext_ln132 = zext i8 %bw_2

]]></Node>
<StgValue><ssdm name="zext_ln132"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body8.0.split:1 %add_ln132 = add i12 %sub_ln132_read, i12 %zext_ln132

]]></Node>
<StgValue><ssdm name="add_ln132"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="12">
<![CDATA[
for.body8.0.split:2 %zext_ln132_2 = zext i12 %add_ln132

]]></Node>
<StgValue><ssdm name="zext_ln132_2"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body8.0.split:3 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_16 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7, i64 0, i64 %zext_ln132_2

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_16"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body8.0.split:4 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_17 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5, i64 0, i64 %zext_ln132_2

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_17"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body8.0.split:5 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_18 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i64 0, i64 %zext_ln132_2

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_18"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body8.0.split:6 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_19 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i64 0, i64 %zext_ln132_2

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_19"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="12">
<![CDATA[
for.body8.0.split:10 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_20 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_16

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_20"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="12">
<![CDATA[
for.body8.0.split:11 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_21 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_17

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_21"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="12">
<![CDATA[
for.body8.0.split:12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_22 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_18

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_22"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="12">
<![CDATA[
for.body8.0.split:13 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_23 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_19

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_23"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0">
<![CDATA[
for.body8.0.split:16 %switch_ln132 = switch i3 %trunc_ln126_1_read, void %arrayidx12412.0.case.6, i3 0, void %arrayidx12412.0.case.0, i3 2, void %arrayidx12412.0.case.2, i3 4, void %arrayidx12412.0.case.4

]]></Node>
<StgValue><ssdm name="switch_ln132"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.0:0 %store_ln129 = store i8 %add_ln129, i8 %bw

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
for.inc.0:1 %br_ln129 = br void %for.body8.0

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="35" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="12">
<![CDATA[
for.body8.0.split:10 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_20 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_16

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_20"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="12">
<![CDATA[
for.body8.0.split:11 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_21 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_17

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_21"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="12">
<![CDATA[
for.body8.0.split:12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_22 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_18

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_22"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="12">
<![CDATA[
for.body8.0.split:13 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_23 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_19

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_23"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="3">
<![CDATA[
for.body8.0.split:14 %tmp = mux i32 @_ssdm_op_Mux.ap_auto.7float.i3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_20, i32 <undef>, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_21, i32 <undef>, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_22, i32 <undef>, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_23, i3 %trunc_ln126_1_read

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="40" st_id="3" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body8.0.split:15 %add = fadd i32 %tmp, i32 %tmp_1

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="41" st_id="4" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body8.0.split:15 %add = fadd i32 %tmp, i32 %tmp_1

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="42" st_id="5" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body8.0.split:15 %add = fadd i32 %tmp, i32 %tmp_1

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="43" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body8.0.split:7 %specpipeline_ln130 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_7

]]></Node>
<StgValue><ssdm name="specpipeline_ln130"/></StgValue>
</operation>

<operation id="44" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body8.0.split:8 %speclooptripcount_ln129 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln129"/></StgValue>
</operation>

<operation id="45" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body8.0.split:9 %specloopname_ln129 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln129"/></StgValue>
</operation>

<operation id="46" st_id="6" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body8.0.split:15 %add = fadd i32 %tmp, i32 %tmp_1

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0">
<![CDATA[
for.end.0.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="47" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1_read" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx12412.0.case.4:0 %store_ln132 = store i32 %add, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_18

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="48" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1_read" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12412.0.case.4:1 %br_ln132 = br void %arrayidx12412.0.exit

]]></Node>
<StgValue><ssdm name="br_ln132"/></StgValue>
</operation>

<operation id="49" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx12412.0.case.2:0 %store_ln132 = store i32 %add, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_17

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="50" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12412.0.case.2:1 %br_ln132 = br void %arrayidx12412.0.exit

]]></Node>
<StgValue><ssdm name="br_ln132"/></StgValue>
</operation>

<operation id="51" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx12412.0.case.0:0 %store_ln132 = store i32 %add, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_16

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="52" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12412.0.case.0:1 %br_ln132 = br void %arrayidx12412.0.exit

]]></Node>
<StgValue><ssdm name="br_ln132"/></StgValue>
</operation>

<operation id="53" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1_read" val="!0"/>
<literal name="trunc_ln126_1_read" val="!2"/>
<literal name="trunc_ln126_1_read" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx12412.0.case.6:0 %store_ln132 = store i32 %add, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_19

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="54" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1_read" val="!0"/>
<literal name="trunc_ln126_1_read" val="!2"/>
<literal name="trunc_ln126_1_read" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12412.0.case.6:1 %br_ln132 = br void %arrayidx12412.0.exit

]]></Node>
<StgValue><ssdm name="br_ln132"/></StgValue>
</operation>

<operation id="55" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32">
<![CDATA[
arrayidx12412.0.exit:0 %bitcast_ln134 = bitcast i32 %add

]]></Node>
<StgValue><ssdm name="bitcast_ln134"/></StgValue>
</operation>

<operation id="56" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayidx12412.0.exit:1 %tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln134, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="57" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="23" op_0_bw="32">
<![CDATA[
arrayidx12412.0.exit:2 %trunc_ln134 = trunc i32 %bitcast_ln134

]]></Node>
<StgValue><ssdm name="trunc_ln134"/></StgValue>
</operation>

<operation id="58" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayidx12412.0.exit:3 %icmp_ln134 = icmp_ne  i8 %tmp_3, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln134"/></StgValue>
</operation>

<operation id="59" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
arrayidx12412.0.exit:4 %icmp_ln134_1 = icmp_eq  i23 %trunc_ln134, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln134_1"/></StgValue>
</operation>

<operation id="60" st_id="7" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx12412.0.exit:6 %tmp_4 = fcmp_olt  i32 %add, i32 0

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="61" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx12412.0.exit:5 %or_ln134 = or i1 %icmp_ln134_1, i1 %icmp_ln134

]]></Node>
<StgValue><ssdm name="or_ln134"/></StgValue>
</operation>

<operation id="62" st_id="8" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx12412.0.exit:6 %tmp_4 = fcmp_olt  i32 %add, i32 0

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="63" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx12412.0.exit:7 %and_ln134 = and i1 %or_ln134, i1 %tmp_4

]]></Node>
<StgValue><ssdm name="and_ln134"/></StgValue>
</operation>

<operation id="64" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx12412.0.exit:8 %br_ln134 = br i1 %and_ln134, void %for.inc.0, void %if.then.0

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="65" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln134" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0">
<![CDATA[
if.then.0:0 %switch_ln135 = switch i3 %trunc_ln126_1_read, void %arrayidx12412.0.case.626, i3 0, void %arrayidx12412.0.case.023, i3 2, void %arrayidx12412.0.case.224, i3 4, void %arrayidx12412.0.case.425

]]></Node>
<StgValue><ssdm name="switch_ln135"/></StgValue>
</operation>

<operation id="66" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1_read" val="-4"/>
<literal name="and_ln134" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx12412.0.case.425:0 %store_ln135 = store i32 0, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_18

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="67" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1_read" val="-4"/>
<literal name="and_ln134" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12412.0.case.425:1 %br_ln135 = br void %arrayidx12412.0.exit22

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="68" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1_read" val="2"/>
<literal name="and_ln134" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx12412.0.case.224:0 %store_ln135 = store i32 0, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_17

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="69" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1_read" val="2"/>
<literal name="and_ln134" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12412.0.case.224:1 %br_ln135 = br void %arrayidx12412.0.exit22

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="70" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1_read" val="0"/>
<literal name="and_ln134" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx12412.0.case.023:0 %store_ln135 = store i32 0, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_16

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="71" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1_read" val="0"/>
<literal name="and_ln134" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12412.0.case.023:1 %br_ln135 = br void %arrayidx12412.0.exit22

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="72" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1_read" val="!0"/>
<literal name="trunc_ln126_1_read" val="!2"/>
<literal name="trunc_ln126_1_read" val="!4"/>
<literal name="and_ln134" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx12412.0.case.626:0 %store_ln135 = store i32 0, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_19

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="73" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1_read" val="!0"/>
<literal name="trunc_ln126_1_read" val="!2"/>
<literal name="trunc_ln126_1_read" val="!4"/>
<literal name="and_ln134" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12412.0.case.626:1 %br_ln135 = br void %arrayidx12412.0.exit22

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="74" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln134" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12412.0.exit22:0 %br_ln136 = br void %for.inc.0

]]></Node>
<StgValue><ssdm name="br_ln136"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
