;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.1 Update 1
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; BPF_In
BPF_In__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
BPF_In__0__MASK EQU 0x80
BPF_In__0__PC EQU CYREG_PRT0_PC7
BPF_In__0__PORT EQU 0
BPF_In__0__SHIFT EQU 7
BPF_In__AG EQU CYREG_PRT0_AG
BPF_In__AMUX EQU CYREG_PRT0_AMUX
BPF_In__BIE EQU CYREG_PRT0_BIE
BPF_In__BIT_MASK EQU CYREG_PRT0_BIT_MASK
BPF_In__BYP EQU CYREG_PRT0_BYP
BPF_In__CTL EQU CYREG_PRT0_CTL
BPF_In__DM0 EQU CYREG_PRT0_DM0
BPF_In__DM1 EQU CYREG_PRT0_DM1
BPF_In__DM2 EQU CYREG_PRT0_DM2
BPF_In__DR EQU CYREG_PRT0_DR
BPF_In__INP_DIS EQU CYREG_PRT0_INP_DIS
BPF_In__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
BPF_In__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
BPF_In__LCD_EN EQU CYREG_PRT0_LCD_EN
BPF_In__MASK EQU 0x80
BPF_In__PORT EQU 0
BPF_In__PRT EQU CYREG_PRT0_PRT
BPF_In__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
BPF_In__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
BPF_In__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
BPF_In__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
BPF_In__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
BPF_In__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
BPF_In__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
BPF_In__PS EQU CYREG_PRT0_PS
BPF_In__SHIFT EQU 7
BPF_In__SLW EQU CYREG_PRT0_SLW

; Bit_Timer_Clk
Bit_Timer_Clk__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Bit_Timer_Clk__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Bit_Timer_Clk__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Bit_Timer_Clk__CFG2_SRC_SEL_MASK EQU 0x07
Bit_Timer_Clk__INDEX EQU 0x00
Bit_Timer_Clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Bit_Timer_Clk__PM_ACT_MSK EQU 0x01
Bit_Timer_Clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Bit_Timer_Clk__PM_STBY_MSK EQU 0x01

; Bit_Timer_TimerUDB
Bit_Timer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Bit_Timer_TimerUDB_rstSts_stsreg__0__POS EQU 0
Bit_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
Bit_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
Bit_Timer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Bit_Timer_TimerUDB_rstSts_stsreg__2__POS EQU 2
Bit_Timer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Bit_Timer_TimerUDB_rstSts_stsreg__3__POS EQU 3
Bit_Timer_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
Bit_Timer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB05_MSK
Bit_Timer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Bit_Timer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Bit_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
Bit_Timer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB05_ST_CTL
Bit_Timer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB05_ST_CTL
Bit_Timer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB05_ST
Bit_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
Bit_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
Bit_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
Bit_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
Bit_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
Bit_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
Bit_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
Bit_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
Bit_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
Bit_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Bit_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Bit_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
Bit_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB05_CTL
Bit_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
Bit_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB05_CTL
Bit_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
Bit_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Bit_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Bit_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Bit_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB05_MSK
Bit_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
Bit_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
Bit_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
Bit_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
Bit_Timer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
Bit_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
Bit_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
Bit_Timer_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
Bit_Timer_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_B0_UDB04_A0
Bit_Timer_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_B0_UDB04_A1
Bit_Timer_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
Bit_Timer_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_B0_UDB04_D0
Bit_Timer_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_B0_UDB04_D1
Bit_Timer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
Bit_Timer_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
Bit_Timer_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_B0_UDB04_F0
Bit_Timer_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_B0_UDB04_F1
Bit_Timer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
Bit_Timer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
Bit_Timer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
Bit_Timer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
Bit_Timer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
Bit_Timer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
Bit_Timer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
Bit_Timer_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
Bit_Timer_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_B0_UDB05_A0
Bit_Timer_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_B0_UDB05_A1
Bit_Timer_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
Bit_Timer_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_B0_UDB05_D0
Bit_Timer_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_B0_UDB05_D1
Bit_Timer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
Bit_Timer_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
Bit_Timer_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_B0_UDB05_F0
Bit_Timer_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_B0_UDB05_F1
Bit_Timer_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Bit_Timer_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL

; Count_Out
Count_Out__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
Count_Out__0__MASK EQU 0x10
Count_Out__0__PC EQU CYREG_PRT0_PC4
Count_Out__0__PORT EQU 0
Count_Out__0__SHIFT EQU 4
Count_Out__AG EQU CYREG_PRT0_AG
Count_Out__AMUX EQU CYREG_PRT0_AMUX
Count_Out__BIE EQU CYREG_PRT0_BIE
Count_Out__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Count_Out__BYP EQU CYREG_PRT0_BYP
Count_Out__CTL EQU CYREG_PRT0_CTL
Count_Out__DM0 EQU CYREG_PRT0_DM0
Count_Out__DM1 EQU CYREG_PRT0_DM1
Count_Out__DM2 EQU CYREG_PRT0_DM2
Count_Out__DR EQU CYREG_PRT0_DR
Count_Out__INP_DIS EQU CYREG_PRT0_INP_DIS
Count_Out__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Count_Out__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Count_Out__LCD_EN EQU CYREG_PRT0_LCD_EN
Count_Out__MASK EQU 0x10
Count_Out__PORT EQU 0
Count_Out__PRT EQU CYREG_PRT0_PRT
Count_Out__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Count_Out__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Count_Out__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Count_Out__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Count_Out__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Count_Out__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Count_Out__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Count_Out__PS EQU CYREG_PRT0_PS
Count_Out__SHIFT EQU 4
Count_Out__SLW EQU CYREG_PRT0_SLW

; Demod_Out
Demod_Out__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
Demod_Out__0__MASK EQU 0x40
Demod_Out__0__PC EQU CYREG_PRT0_PC6
Demod_Out__0__PORT EQU 0
Demod_Out__0__SHIFT EQU 6
Demod_Out__AG EQU CYREG_PRT0_AG
Demod_Out__AMUX EQU CYREG_PRT0_AMUX
Demod_Out__BIE EQU CYREG_PRT0_BIE
Demod_Out__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Demod_Out__BYP EQU CYREG_PRT0_BYP
Demod_Out__CTL EQU CYREG_PRT0_CTL
Demod_Out__DM0 EQU CYREG_PRT0_DM0
Demod_Out__DM1 EQU CYREG_PRT0_DM1
Demod_Out__DM2 EQU CYREG_PRT0_DM2
Demod_Out__DR EQU CYREG_PRT0_DR
Demod_Out__INP_DIS EQU CYREG_PRT0_INP_DIS
Demod_Out__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Demod_Out__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Demod_Out__LCD_EN EQU CYREG_PRT0_LCD_EN
Demod_Out__MASK EQU 0x40
Demod_Out__PORT EQU 0
Demod_Out__PRT EQU CYREG_PRT0_PRT
Demod_Out__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Demod_Out__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Demod_Out__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Demod_Out__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Demod_Out__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Demod_Out__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Demod_Out__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Demod_Out__PS EQU CYREG_PRT0_PS
Demod_Out__SHIFT EQU 6
Demod_Out__SLW EQU CYREG_PRT0_SLW
Demod_Out_Test__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
Demod_Out_Test__0__MASK EQU 0x40
Demod_Out_Test__0__PC EQU CYREG_PRT3_PC6
Demod_Out_Test__0__PORT EQU 3
Demod_Out_Test__0__SHIFT EQU 6
Demod_Out_Test__AG EQU CYREG_PRT3_AG
Demod_Out_Test__AMUX EQU CYREG_PRT3_AMUX
Demod_Out_Test__BIE EQU CYREG_PRT3_BIE
Demod_Out_Test__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Demod_Out_Test__BYP EQU CYREG_PRT3_BYP
Demod_Out_Test__CTL EQU CYREG_PRT3_CTL
Demod_Out_Test__DM0 EQU CYREG_PRT3_DM0
Demod_Out_Test__DM1 EQU CYREG_PRT3_DM1
Demod_Out_Test__DM2 EQU CYREG_PRT3_DM2
Demod_Out_Test__DR EQU CYREG_PRT3_DR
Demod_Out_Test__INP_DIS EQU CYREG_PRT3_INP_DIS
Demod_Out_Test__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Demod_Out_Test__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Demod_Out_Test__LCD_EN EQU CYREG_PRT3_LCD_EN
Demod_Out_Test__MASK EQU 0x40
Demod_Out_Test__PORT EQU 3
Demod_Out_Test__PRT EQU CYREG_PRT3_PRT
Demod_Out_Test__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Demod_Out_Test__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Demod_Out_Test__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Demod_Out_Test__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Demod_Out_Test__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Demod_Out_Test__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Demod_Out_Test__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Demod_Out_Test__PS EQU CYREG_PRT3_PS
Demod_Out_Test__SHIFT EQU 6
Demod_Out_Test__SLW EQU CYREG_PRT3_SLW

; LCD_Char_LCDPort
LCD_Char_LCDPort__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
LCD_Char_LCDPort__0__MASK EQU 0x01
LCD_Char_LCDPort__0__PC EQU CYREG_PRT2_PC0
LCD_Char_LCDPort__0__PORT EQU 2
LCD_Char_LCDPort__0__SHIFT EQU 0
LCD_Char_LCDPort__1__INTTYPE EQU CYREG_PICU2_INTTYPE1
LCD_Char_LCDPort__1__MASK EQU 0x02
LCD_Char_LCDPort__1__PC EQU CYREG_PRT2_PC1
LCD_Char_LCDPort__1__PORT EQU 2
LCD_Char_LCDPort__1__SHIFT EQU 1
LCD_Char_LCDPort__2__INTTYPE EQU CYREG_PICU2_INTTYPE2
LCD_Char_LCDPort__2__MASK EQU 0x04
LCD_Char_LCDPort__2__PC EQU CYREG_PRT2_PC2
LCD_Char_LCDPort__2__PORT EQU 2
LCD_Char_LCDPort__2__SHIFT EQU 2
LCD_Char_LCDPort__3__INTTYPE EQU CYREG_PICU2_INTTYPE3
LCD_Char_LCDPort__3__MASK EQU 0x08
LCD_Char_LCDPort__3__PC EQU CYREG_PRT2_PC3
LCD_Char_LCDPort__3__PORT EQU 2
LCD_Char_LCDPort__3__SHIFT EQU 3
LCD_Char_LCDPort__4__INTTYPE EQU CYREG_PICU2_INTTYPE4
LCD_Char_LCDPort__4__MASK EQU 0x10
LCD_Char_LCDPort__4__PC EQU CYREG_PRT2_PC4
LCD_Char_LCDPort__4__PORT EQU 2
LCD_Char_LCDPort__4__SHIFT EQU 4
LCD_Char_LCDPort__5__INTTYPE EQU CYREG_PICU2_INTTYPE5
LCD_Char_LCDPort__5__MASK EQU 0x20
LCD_Char_LCDPort__5__PC EQU CYREG_PRT2_PC5
LCD_Char_LCDPort__5__PORT EQU 2
LCD_Char_LCDPort__5__SHIFT EQU 5
LCD_Char_LCDPort__6__INTTYPE EQU CYREG_PICU2_INTTYPE6
LCD_Char_LCDPort__6__MASK EQU 0x40
LCD_Char_LCDPort__6__PC EQU CYREG_PRT2_PC6
LCD_Char_LCDPort__6__PORT EQU 2
LCD_Char_LCDPort__6__SHIFT EQU 6
LCD_Char_LCDPort__AG EQU CYREG_PRT2_AG
LCD_Char_LCDPort__AMUX EQU CYREG_PRT2_AMUX
LCD_Char_LCDPort__BIE EQU CYREG_PRT2_BIE
LCD_Char_LCDPort__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LCD_Char_LCDPort__BYP EQU CYREG_PRT2_BYP
LCD_Char_LCDPort__CTL EQU CYREG_PRT2_CTL
LCD_Char_LCDPort__DM0 EQU CYREG_PRT2_DM0
LCD_Char_LCDPort__DM1 EQU CYREG_PRT2_DM1
LCD_Char_LCDPort__DM2 EQU CYREG_PRT2_DM2
LCD_Char_LCDPort__DR EQU CYREG_PRT2_DR
LCD_Char_LCDPort__INP_DIS EQU CYREG_PRT2_INP_DIS
LCD_Char_LCDPort__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LCD_Char_LCDPort__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LCD_Char_LCDPort__LCD_EN EQU CYREG_PRT2_LCD_EN
LCD_Char_LCDPort__MASK EQU 0x7F
LCD_Char_LCDPort__PORT EQU 2
LCD_Char_LCDPort__PRT EQU CYREG_PRT2_PRT
LCD_Char_LCDPort__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LCD_Char_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LCD_Char_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LCD_Char_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LCD_Char_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LCD_Char_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LCD_Char_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LCD_Char_LCDPort__PS EQU CYREG_PRT2_PS
LCD_Char_LCDPort__SHIFT EQU 0
LCD_Char_LCDPort__SLW EQU CYREG_PRT2_SLW

; LPF_In
LPF_In__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
LPF_In__0__MASK EQU 0x01
LPF_In__0__PC EQU CYREG_PRT0_PC0
LPF_In__0__PORT EQU 0
LPF_In__0__SHIFT EQU 0
LPF_In__AG EQU CYREG_PRT0_AG
LPF_In__AMUX EQU CYREG_PRT0_AMUX
LPF_In__BIE EQU CYREG_PRT0_BIE
LPF_In__BIT_MASK EQU CYREG_PRT0_BIT_MASK
LPF_In__BYP EQU CYREG_PRT0_BYP
LPF_In__CTL EQU CYREG_PRT0_CTL
LPF_In__DM0 EQU CYREG_PRT0_DM0
LPF_In__DM1 EQU CYREG_PRT0_DM1
LPF_In__DM2 EQU CYREG_PRT0_DM2
LPF_In__DR EQU CYREG_PRT0_DR
LPF_In__INP_DIS EQU CYREG_PRT0_INP_DIS
LPF_In__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
LPF_In__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
LPF_In__LCD_EN EQU CYREG_PRT0_LCD_EN
LPF_In__MASK EQU 0x01
LPF_In__PORT EQU 0
LPF_In__PRT EQU CYREG_PRT0_PRT
LPF_In__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
LPF_In__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
LPF_In__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
LPF_In__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
LPF_In__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
LPF_In__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
LPF_In__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
LPF_In__PS EQU CYREG_PRT0_PS
LPF_In__SHIFT EQU 0
LPF_In__SLW EQU CYREG_PRT0_SLW

; Out_Comp
Out_Comp_ctComp__CLK EQU CYREG_CMP0_CLK
Out_Comp_ctComp__CMP_MASK EQU 0x01
Out_Comp_ctComp__CMP_NUMBER EQU 0
Out_Comp_ctComp__CR EQU CYREG_CMP0_CR
Out_Comp_ctComp__LUT__CR EQU CYREG_LUT0_CR
Out_Comp_ctComp__LUT__MSK EQU CYREG_LUT_MSK
Out_Comp_ctComp__LUT__MSK_MASK EQU 0x01
Out_Comp_ctComp__LUT__MSK_SHIFT EQU 0
Out_Comp_ctComp__LUT__MX EQU CYREG_LUT0_MX
Out_Comp_ctComp__LUT__SR EQU CYREG_LUT_SR
Out_Comp_ctComp__LUT__SR_MASK EQU 0x01
Out_Comp_ctComp__LUT__SR_SHIFT EQU 0
Out_Comp_ctComp__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
Out_Comp_ctComp__PM_ACT_MSK EQU 0x01
Out_Comp_ctComp__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
Out_Comp_ctComp__PM_STBY_MSK EQU 0x01
Out_Comp_ctComp__SW0 EQU CYREG_CMP0_SW0
Out_Comp_ctComp__SW2 EQU CYREG_CMP0_SW2
Out_Comp_ctComp__SW3 EQU CYREG_CMP0_SW3
Out_Comp_ctComp__SW4 EQU CYREG_CMP0_SW4
Out_Comp_ctComp__SW6 EQU CYREG_CMP0_SW6
Out_Comp_ctComp__TR0 EQU CYREG_CMP0_TR0
Out_Comp_ctComp__TR1 EQU CYREG_CMP0_TR1
Out_Comp_ctComp__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP0_TR0
Out_Comp_ctComp__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP0_TR0_HS
Out_Comp_ctComp__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_CMP0_TR1
Out_Comp_ctComp__TRIM__TR1_HS EQU CYREG_FLSHID_CUST_TABLES_CMP0_TR1_HS
Out_Comp_ctComp__WRK EQU CYREG_CMP_WRK
Out_Comp_ctComp__WRK_MASK EQU 0x01
Out_Comp_ctComp__WRK_SHIFT EQU 0

; PWM_Recon
PWM_Recon_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_Recon_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_Recon_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
PWM_Recon_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB11_CTL
PWM_Recon_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB11_ST_CTL
PWM_Recon_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB11_CTL
PWM_Recon_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB11_ST_CTL
PWM_Recon_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_Recon_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
PWM_Recon_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
PWM_Recon_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB11_MSK
PWM_Recon_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_Recon_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_Recon_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_Recon_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_Recon_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_Recon_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_Recon_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_Recon_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B1_UDB11_MSK
PWM_Recon_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
PWM_Recon_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
PWM_Recon_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
PWM_Recon_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB11_ST_CTL
PWM_Recon_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB11_ST_CTL
PWM_Recon_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B1_UDB11_ST
PWM_Recon_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
PWM_Recon_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
PWM_Recon_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
PWM_Recon_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
PWM_Recon_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
PWM_Recon_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
PWM_Recon_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
PWM_Recon_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
PWM_Recon_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B1_UDB06_A0
PWM_Recon_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B1_UDB06_A1
PWM_Recon_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
PWM_Recon_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B1_UDB06_D0
PWM_Recon_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B1_UDB06_D1
PWM_Recon_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
PWM_Recon_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
PWM_Recon_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B1_UDB06_F0
PWM_Recon_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B1_UDB06_F1
PWM_Recon_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
PWM_Recon_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
PWM_Recon_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
PWM_Recon_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
PWM_Recon_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
PWM_Recon_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
PWM_Recon_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
PWM_Recon_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
PWM_Recon_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B1_UDB07_A0
PWM_Recon_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B1_UDB07_A1
PWM_Recon_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
PWM_Recon_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B1_UDB07_D0
PWM_Recon_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B1_UDB07_D1
PWM_Recon_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
PWM_Recon_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
PWM_Recon_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B1_UDB07_F0
PWM_Recon_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B1_UDB07_F1

; Recon_Out
Recon_Out__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
Recon_Out__0__MASK EQU 0x04
Recon_Out__0__PC EQU CYREG_PRT3_PC2
Recon_Out__0__PORT EQU 3
Recon_Out__0__SHIFT EQU 2
Recon_Out__AG EQU CYREG_PRT3_AG
Recon_Out__AMUX EQU CYREG_PRT3_AMUX
Recon_Out__BIE EQU CYREG_PRT3_BIE
Recon_Out__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Recon_Out__BYP EQU CYREG_PRT3_BYP
Recon_Out__CTL EQU CYREG_PRT3_CTL
Recon_Out__DM0 EQU CYREG_PRT3_DM0
Recon_Out__DM1 EQU CYREG_PRT3_DM1
Recon_Out__DM2 EQU CYREG_PRT3_DM2
Recon_Out__DR EQU CYREG_PRT3_DR
Recon_Out__INP_DIS EQU CYREG_PRT3_INP_DIS
Recon_Out__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Recon_Out__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Recon_Out__LCD_EN EQU CYREG_PRT3_LCD_EN
Recon_Out__MASK EQU 0x04
Recon_Out__PORT EQU 3
Recon_Out__PRT EQU CYREG_PRT3_PRT
Recon_Out__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Recon_Out__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Recon_Out__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Recon_Out__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Recon_Out__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Recon_Out__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Recon_Out__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Recon_Out__PS EQU CYREG_PRT3_PS
Recon_Out__SHIFT EQU 2
Recon_Out__SLW EQU CYREG_PRT3_SLW

; Shift_Out
Shift_Out__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
Shift_Out__0__MASK EQU 0x08
Shift_Out__0__PC EQU CYREG_PRT3_PC3
Shift_Out__0__PORT EQU 3
Shift_Out__0__SHIFT EQU 3
Shift_Out__AG EQU CYREG_PRT3_AG
Shift_Out__AMUX EQU CYREG_PRT3_AMUX
Shift_Out__BIE EQU CYREG_PRT3_BIE
Shift_Out__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Shift_Out__BYP EQU CYREG_PRT3_BYP
Shift_Out__CTL EQU CYREG_PRT3_CTL
Shift_Out__DM0 EQU CYREG_PRT3_DM0
Shift_Out__DM1 EQU CYREG_PRT3_DM1
Shift_Out__DM2 EQU CYREG_PRT3_DM2
Shift_Out__DR EQU CYREG_PRT3_DR
Shift_Out__INP_DIS EQU CYREG_PRT3_INP_DIS
Shift_Out__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Shift_Out__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Shift_Out__LCD_EN EQU CYREG_PRT3_LCD_EN
Shift_Out__MASK EQU 0x08
Shift_Out__PORT EQU 3
Shift_Out__PRT EQU CYREG_PRT3_PRT
Shift_Out__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Shift_Out__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Shift_Out__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Shift_Out__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Shift_Out__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Shift_Out__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Shift_Out__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Shift_Out__PS EQU CYREG_PRT3_PS
Shift_Out__SHIFT EQU 3
Shift_Out__SLW EQU CYREG_PRT3_SLW

; Shift_Reg
Shift_Reg_bSR_sC32_BShiftRegDp_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
Shift_Reg_bSR_sC32_BShiftRegDp_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
Shift_Reg_bSR_sC32_BShiftRegDp_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
Shift_Reg_bSR_sC32_BShiftRegDp_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
Shift_Reg_bSR_sC32_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
Shift_Reg_bSR_sC32_BShiftRegDp_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
Shift_Reg_bSR_sC32_BShiftRegDp_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
Shift_Reg_bSR_sC32_BShiftRegDp_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
Shift_Reg_bSR_sC32_BShiftRegDp_u0__A0_REG EQU CYREG_B1_UDB08_A0
Shift_Reg_bSR_sC32_BShiftRegDp_u0__A1_REG EQU CYREG_B1_UDB08_A1
Shift_Reg_bSR_sC32_BShiftRegDp_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
Shift_Reg_bSR_sC32_BShiftRegDp_u0__D0_REG EQU CYREG_B1_UDB08_D0
Shift_Reg_bSR_sC32_BShiftRegDp_u0__D1_REG EQU CYREG_B1_UDB08_D1
Shift_Reg_bSR_sC32_BShiftRegDp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
Shift_Reg_bSR_sC32_BShiftRegDp_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
Shift_Reg_bSR_sC32_BShiftRegDp_u0__F0_REG EQU CYREG_B1_UDB08_F0
Shift_Reg_bSR_sC32_BShiftRegDp_u0__F1_REG EQU CYREG_B1_UDB08_F1
Shift_Reg_bSR_sC32_BShiftRegDp_u1__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
Shift_Reg_bSR_sC32_BShiftRegDp_u1__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
Shift_Reg_bSR_sC32_BShiftRegDp_u1__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
Shift_Reg_bSR_sC32_BShiftRegDp_u1__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
Shift_Reg_bSR_sC32_BShiftRegDp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
Shift_Reg_bSR_sC32_BShiftRegDp_u1__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
Shift_Reg_bSR_sC32_BShiftRegDp_u1__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
Shift_Reg_bSR_sC32_BShiftRegDp_u1__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
Shift_Reg_bSR_sC32_BShiftRegDp_u1__A0_REG EQU CYREG_B1_UDB09_A0
Shift_Reg_bSR_sC32_BShiftRegDp_u1__A1_REG EQU CYREG_B1_UDB09_A1
Shift_Reg_bSR_sC32_BShiftRegDp_u1__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
Shift_Reg_bSR_sC32_BShiftRegDp_u1__D0_REG EQU CYREG_B1_UDB09_D0
Shift_Reg_bSR_sC32_BShiftRegDp_u1__D1_REG EQU CYREG_B1_UDB09_D1
Shift_Reg_bSR_sC32_BShiftRegDp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
Shift_Reg_bSR_sC32_BShiftRegDp_u1__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
Shift_Reg_bSR_sC32_BShiftRegDp_u1__F0_REG EQU CYREG_B1_UDB09_F0
Shift_Reg_bSR_sC32_BShiftRegDp_u1__F1_REG EQU CYREG_B1_UDB09_F1
Shift_Reg_bSR_sC32_BShiftRegDp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Shift_Reg_bSR_sC32_BShiftRegDp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Shift_Reg_bSR_sC32_BShiftRegDp_u2__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
Shift_Reg_bSR_sC32_BShiftRegDp_u2__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
Shift_Reg_bSR_sC32_BShiftRegDp_u2__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
Shift_Reg_bSR_sC32_BShiftRegDp_u2__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
Shift_Reg_bSR_sC32_BShiftRegDp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
Shift_Reg_bSR_sC32_BShiftRegDp_u2__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
Shift_Reg_bSR_sC32_BShiftRegDp_u2__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
Shift_Reg_bSR_sC32_BShiftRegDp_u2__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
Shift_Reg_bSR_sC32_BShiftRegDp_u2__A0_REG EQU CYREG_B1_UDB10_A0
Shift_Reg_bSR_sC32_BShiftRegDp_u2__A1_REG EQU CYREG_B1_UDB10_A1
Shift_Reg_bSR_sC32_BShiftRegDp_u2__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
Shift_Reg_bSR_sC32_BShiftRegDp_u2__D0_REG EQU CYREG_B1_UDB10_D0
Shift_Reg_bSR_sC32_BShiftRegDp_u2__D1_REG EQU CYREG_B1_UDB10_D1
Shift_Reg_bSR_sC32_BShiftRegDp_u2__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
Shift_Reg_bSR_sC32_BShiftRegDp_u2__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
Shift_Reg_bSR_sC32_BShiftRegDp_u2__F0_REG EQU CYREG_B1_UDB10_F0
Shift_Reg_bSR_sC32_BShiftRegDp_u2__F1_REG EQU CYREG_B1_UDB10_F1
Shift_Reg_bSR_sC32_BShiftRegDp_u3__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
Shift_Reg_bSR_sC32_BShiftRegDp_u3__A0_REG EQU CYREG_B1_UDB11_A0
Shift_Reg_bSR_sC32_BShiftRegDp_u3__A1_REG EQU CYREG_B1_UDB11_A1
Shift_Reg_bSR_sC32_BShiftRegDp_u3__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
Shift_Reg_bSR_sC32_BShiftRegDp_u3__D0_REG EQU CYREG_B1_UDB11_D0
Shift_Reg_bSR_sC32_BShiftRegDp_u3__D1_REG EQU CYREG_B1_UDB11_D1
Shift_Reg_bSR_sC32_BShiftRegDp_u3__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
Shift_Reg_bSR_sC32_BShiftRegDp_u3__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
Shift_Reg_bSR_sC32_BShiftRegDp_u3__F0_REG EQU CYREG_B1_UDB11_F0
Shift_Reg_bSR_sC32_BShiftRegDp_u3__F1_REG EQU CYREG_B1_UDB11_F1
Shift_Reg_bSR_sC32_BShiftRegDp_u3__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
Shift_Reg_bSR_sC32_BShiftRegDp_u3__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
Shift_Reg_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
Shift_Reg_bSR_StsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
Shift_Reg_bSR_StsReg__3__MASK EQU 0x08
Shift_Reg_bSR_StsReg__3__POS EQU 3
Shift_Reg_bSR_StsReg__4__MASK EQU 0x10
Shift_Reg_bSR_StsReg__4__POS EQU 4
Shift_Reg_bSR_StsReg__5__MASK EQU 0x20
Shift_Reg_bSR_StsReg__5__POS EQU 5
Shift_Reg_bSR_StsReg__6__MASK EQU 0x40
Shift_Reg_bSR_StsReg__6__POS EQU 6
Shift_Reg_bSR_StsReg__MASK EQU 0x78
Shift_Reg_bSR_StsReg__MASK_REG EQU CYREG_B1_UDB08_MSK
Shift_Reg_bSR_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
Shift_Reg_bSR_StsReg__STATUS_REG EQU CYREG_B1_UDB08_ST
Shift_Reg_bSR_SyncCtl_CtrlReg__0__MASK EQU 0x01
Shift_Reg_bSR_SyncCtl_CtrlReg__0__POS EQU 0
Shift_Reg_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
Shift_Reg_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
Shift_Reg_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
Shift_Reg_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
Shift_Reg_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
Shift_Reg_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
Shift_Reg_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
Shift_Reg_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
Shift_Reg_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
Shift_Reg_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
Shift_Reg_bSR_SyncCtl_CtrlReg__CONTROL_REG EQU CYREG_B1_UDB09_CTL
Shift_Reg_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
Shift_Reg_bSR_SyncCtl_CtrlReg__COUNT_REG EQU CYREG_B1_UDB09_CTL
Shift_Reg_bSR_SyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
Shift_Reg_bSR_SyncCtl_CtrlReg__MASK EQU 0x01
Shift_Reg_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Shift_Reg_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Shift_Reg_bSR_SyncCtl_CtrlReg__PERIOD_REG EQU CYREG_B1_UDB09_MSK

; Timer_ISR
Timer_ISR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Timer_ISR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Timer_ISR__INTC_MASK EQU 0x01
Timer_ISR__INTC_NUMBER EQU 0
Timer_ISR__INTC_PRIOR_NUM EQU 7
Timer_ISR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
Timer_ISR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Timer_ISR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; XOR_Out
XOR_Out__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
XOR_Out__0__MASK EQU 0x10
XOR_Out__0__PC EQU CYREG_PRT3_PC4
XOR_Out__0__PORT EQU 3
XOR_Out__0__SHIFT EQU 4
XOR_Out__AG EQU CYREG_PRT3_AG
XOR_Out__AMUX EQU CYREG_PRT3_AMUX
XOR_Out__BIE EQU CYREG_PRT3_BIE
XOR_Out__BIT_MASK EQU CYREG_PRT3_BIT_MASK
XOR_Out__BYP EQU CYREG_PRT3_BYP
XOR_Out__CTL EQU CYREG_PRT3_CTL
XOR_Out__DM0 EQU CYREG_PRT3_DM0
XOR_Out__DM1 EQU CYREG_PRT3_DM1
XOR_Out__DM2 EQU CYREG_PRT3_DM2
XOR_Out__DR EQU CYREG_PRT3_DR
XOR_Out__INP_DIS EQU CYREG_PRT3_INP_DIS
XOR_Out__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
XOR_Out__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
XOR_Out__LCD_EN EQU CYREG_PRT3_LCD_EN
XOR_Out__MASK EQU 0x10
XOR_Out__PORT EQU 3
XOR_Out__PRT EQU CYREG_PRT3_PRT
XOR_Out__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
XOR_Out__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
XOR_Out__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
XOR_Out__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
XOR_Out__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
XOR_Out__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
XOR_Out__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
XOR_Out__PS EQU CYREG_PRT3_PS
XOR_Out__SHIFT EQU 4
XOR_Out__SLW EQU CYREG_PRT3_SLW
XOR_Out_LPF__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
XOR_Out_LPF__0__MASK EQU 0x02
XOR_Out_LPF__0__PC EQU CYREG_PRT0_PC1
XOR_Out_LPF__0__PORT EQU 0
XOR_Out_LPF__0__SHIFT EQU 1
XOR_Out_LPF__AG EQU CYREG_PRT0_AG
XOR_Out_LPF__AMUX EQU CYREG_PRT0_AMUX
XOR_Out_LPF__BIE EQU CYREG_PRT0_BIE
XOR_Out_LPF__BIT_MASK EQU CYREG_PRT0_BIT_MASK
XOR_Out_LPF__BYP EQU CYREG_PRT0_BYP
XOR_Out_LPF__CTL EQU CYREG_PRT0_CTL
XOR_Out_LPF__DM0 EQU CYREG_PRT0_DM0
XOR_Out_LPF__DM1 EQU CYREG_PRT0_DM1
XOR_Out_LPF__DM2 EQU CYREG_PRT0_DM2
XOR_Out_LPF__DR EQU CYREG_PRT0_DR
XOR_Out_LPF__INP_DIS EQU CYREG_PRT0_INP_DIS
XOR_Out_LPF__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
XOR_Out_LPF__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
XOR_Out_LPF__LCD_EN EQU CYREG_PRT0_LCD_EN
XOR_Out_LPF__MASK EQU 0x02
XOR_Out_LPF__PORT EQU 0
XOR_Out_LPF__PRT EQU CYREG_PRT0_PRT
XOR_Out_LPF__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
XOR_Out_LPF__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
XOR_Out_LPF__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
XOR_Out_LPF__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
XOR_Out_LPF__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
XOR_Out_LPF__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
XOR_Out_LPF__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
XOR_Out_LPF__PS EQU CYREG_PRT0_PS
XOR_Out_LPF__SHIFT EQU 1
XOR_Out_LPF__SLW EQU CYREG_PRT0_SLW

; shift_clk
shift_clk__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
shift_clk__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
shift_clk__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
shift_clk__CFG2_SRC_SEL_MASK EQU 0x07
shift_clk__INDEX EQU 0x01
shift_clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
shift_clk__PM_ACT_MSK EQU 0x02
shift_clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
shift_clk__PM_STBY_MSK EQU 0x02

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 16
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 16
CYDEV_CHIP_MEMBER_4D EQU 12
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 17
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 15
CYDEV_CHIP_MEMBER_4I EQU 21
CYDEV_CHIP_MEMBER_4J EQU 13
CYDEV_CHIP_MEMBER_4K EQU 14
CYDEV_CHIP_MEMBER_4L EQU 20
CYDEV_CHIP_MEMBER_4M EQU 19
CYDEV_CHIP_MEMBER_4N EQU 9
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 18
CYDEV_CHIP_MEMBER_4Q EQU 11
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 22
CYDEV_CHIP_MEMBER_FM3 EQU 26
CYDEV_CHIP_MEMBER_FM4 EQU 27
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 23
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 24
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 25
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 0
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000001
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
