# Synopsys Constraint Checker(syntax only), version maplat, Build 1264R, built Aug 18 2015
# Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

# Written on Mon Jul 18 09:40:43 2016


##### DESIGN INFO #######################################################

Top View:                "led_but_ex1"
Constraint File(s):      "E:\lscc\projects\ice40blinkingled\ice40blinkingled\ice40blinkingled_sbt.sdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

Start                                     Requested     Requested     Clock                  Clock           
Clock                                     Frequency     Period        Type                   Group           
-------------------------------------------------------------------------------------------------------------
CLK                                       100.0 MHz     10.000        declared               default_clkgroup
led_but_ex1|clk_div_derived_clock[11]     100.0 MHz     10.000        derived (from CLK)     default_clkgroup
=============================================================================================================
