# 20230810 High-Performance Analog Circuit Design Lecture 11 Slew

### å‹æ‘†ç‡

# 1. Slew

ä½¿ç”¨å¤§ä¿¡å·ä½œä¸ºè¾“å…¥ï¼ŒæŸ¥çœ‹é˜¶è·ƒå“åº”

![Untitled](IMAGE/Untitled.png)

$C_s=C_f=500fF,C_L=10pF,\beta=0.48,G_m=1mS,G_mR_o=85$

![Untitled](IMAGE/Untitled%201.png)

ä¸‹å†²æ˜¯ç”±å‰é¦ˆç”µå®¹é€ æˆçš„

![Untitled](IMAGE/Untitled%202.png)

$$
\frac{V_{odstep}}{V_{idstep}}=\frac{C_S}{C_S+C_{in}+\frac{C_fC_L}{C_f+C_L}}\approx -1V\frac{500fF}{500fF+40fF+500fF}=-480mV
$$

åœ¨è¾“å…¥ç«¯ä¼šçœ‹åˆ°-480mVçš„ä¸‹å†²$\to$ä¼šè®©æ”¾å¤§å™¨è¾“å…¥å·®åˆ†å¯¹ç®¡ç¦»å¼€é¥±å’ŒåŒº

![Untitled](IMAGE/Untitled%203.png)

### è¾“å…¥å·®åˆ†å¯¹ç®¡è¾“å…¥ç«¯ä¸è¾“å‡ºç”µæµå…³ç³»

åœ¨slewè¿‡ç¨‹ä¸­ï¼Œæ”¾å¤§å™¨åœ¨ç”¨ä¸€ä¸ªæ’å®šçš„ç”µæµï¼ˆå°¾ç”µæµï¼‰æ¥é©±åŠ¨è¾“å‡º

slewåœ¨è¾“å…¥å·®åˆ†ç”µå‹ï¼œ$1.4\times(2/\frac{g_m}{I_D})$æ—¶ç»“æŸ

- åœ¨è¿™ä¸ªç‚¹å·®åˆ†å¯¹é‡æ–°è¿›å…¥å…¶çº¿æ€§åŒº
- å‰©ä¸‹çš„settlingæ—¶é—´ä¸€èˆ¬ä¹Ÿè¢«ç§°ä¸ºçº¿æ€§settlingï¼ˆå®é™…ä¸Šæ—¶åŸŸä¸Šçœ‹æ˜¯eæŒ‡æ•°ï¼‰

**During "slewing", the amplifier drives its output with a constant current (equal to tail bias)**

<aside>
ğŸ’¡ è¾“å…¥ç”µæµå®Œå…¨åå‘äº†æŸä¸€è¾¹

</aside>

![Untitled](IMAGE/Untitled%204.png)

# 2. Slew Rate

å‹æ‘†ç‡ï¼šè¾“å…¥å·®åˆ†å¯¹åç¦»çº¿æ€§åŒºæ—¶è¾“å‡ºèŠ‚ç‚¹ä¿¡å·ä¸Šå‡çš„æ–œç‡

![Untitled](IMAGE/Untitled%205.png)

$$
SR=\frac{dV_{od}}{dt}=\frac{I_{TAIL}}{C_{Ltot}}=\frac{I_{TAIL}}{C_L+(1-\beta)C_f}
$$

èŠ±è´¹æ—¶é—´è®¡ç®—ï¼š

- ç”µå‹èµ·ç‚¹ï¼š$|V_{step}|$
- ç”µå‹ç»ˆç‚¹ï¼š$2.8/\frac{g_m}{I_D}$

$$
t_{slew}=\frac{|V_{step}|-(2.8/\frac{g_m}{I_D})}{\beta\cdot SR}
$$

åœ¨æœ¬ä¾‹ä¸­

$$
SR=\frac{I_{TAIL}}{C_{Ltot}}\approx\frac{200\mu A}{10pF}=20\frac{V}{\mu s}\\t_{slew}=\frac{480mV-280mV}{0.48\cdot20\frac{V}{\mu s}}=21ns
$$

slewçš„å‡ºç°å¹¶æ²¡æœ‰ä½¿settling timeå‘ç”Ÿå¤ªå¤šå˜åŒ–

### æ€»settling time

$$
t_s=t_{slew}+t_{in}\approx\frac{|V_{step}-2.8/(\frac{g_m}{I_D})|}{\beta\cdot SR}-\tau ln(\epsilon_{d,tot})\\SR=\frac{I_{TAIL}}{C_{Ltot}}=\frac{I_{TAIL}}{C_L+(1-\beta)C_f},\beta=\frac{C_f}{C_f+C_s+C_{in}}\\V_{step}=V_{istep}\frac{C_s}{C_s+C_{in}+\frac{C_fC_L}{C_f+C_L}}=V_{istep}\frac{C_s}{C_s+C_{in}+C_f}
$$

Î²å¦‚æœè¶³å¤Ÿå°ï¼Œåˆ™slewä¸€å®šä¸ä¼šå‘ç”Ÿ

## 2.1 ä¸¤çº§è¿æ”¾Slewè®¾è®¡

![Untitled](IMAGE/Untitled%206.png)

ç¬¬ä¸€çº§è¾“å‡ºèŠ‚ç‚¹ç›¸å¯¹æ¥è¯´æ˜¯ç¨³å®šçš„

ä¸¤ä¸ªèŠ‚ç‚¹ä¸€è¾¹æ˜¯æŠ½ç”µæµçš„ï¼Œå¦ä¸€è¾¹æ˜¯è¡¥ç”µæµçš„

è´Ÿç«¯çš„slew rateæ˜¯ç”±è¾“å‡ºèŠ‚ç‚¹è¾ƒå°çš„é‚£ä¸ªå†³å®šçš„

$$
SR_{-,MAX}=\frac{d(V_{on}-V_{ip})}{dt}=min\{\frac{I_{TAIL/2}}{C_C},\frac{I_{B2}}{C_C+C_{Ltot}}\}
$$

æ­£ç«¯çš„slew rateå¯ä»¥è¾¾åˆ°

$$
SR_{+,MAX}=\frac{d(V_{Op}-V_{In})}{dt}=\frac{I_{TAIL/2}}{C_C}
$$

ä¸ºäº†ä½¿æ­£ç«¯å’Œè´Ÿç«¯çš„slew rateç›¸ç­‰ï¼Œæˆ‘ä»¬éœ€è¦

$$
\frac{I_{TAIL}}{C_C}\leq \frac{I_{B2}}{C_C+C_{Ltot}}
$$

## 2.2 Slewå¯¹å¤§ä¿¡å·çš„å½±å“

slewå†³å®šäº†æ”¾å¤§å™¨èƒ½è¾“å‡ºçš„æœ€å¤§æ–œç‡ï¼Œå¦‚æœè¾“å‡ºæ–œç‡å°äºä¿¡å·çš„æœ€å¤§æ–œç‡ï¼ˆæ¯”å¦‚æ­£å¼¦ä¿¡å·è¿‡é›¶ç‚¹æ—¶ï¼‰ï¼Œé‚£ä¹ˆæ³¢å½¢å°±ä¼šå‘ç”Ÿå¤±çœŸ

![Untitled](IMAGE/Untitled%207.png)

![Untitled](IMAGE/Untitled%208.png)

<aside>
ğŸ’¡ Slewï¼šæ— æ³•æä¾›æ›´å¤§çš„ç”µæµâ†’æŠŠç¬¬ä¸€çº§çš„å°¾ç”µæµåšå¤§

</aside>

# 3. åŠ å…¥Slewçš„è®¾è®¡æµç¨‹

- Set up a spreadsheet for small signal design as usual
    - Settling time requirement translates into minimum "linear" bandwidth spec (based on linear analysis, without slewing)
- Introduce a bandwidth spec scale factor Kâ‰¥1 in your design script
    - If the circuit slews, we will need more bandwidth than predicted
    from linear analysis
- Perform design optimization as usual, begin with K=1
- Calculate slewing time, add to linear settling time
    - Done if $t_{slew}$=0
- Increase K until design meets settling time spec
    - In the process, you may consider to optimize $g_m/I_D$ values to minimize power in presence of slewing

<aside>
ğŸ’¡ å¢ç›Šè¯¯å·®ç”±äºslewçš„å­˜åœ¨å˜æˆäº†å’Œè¾“å…¥æœ‰å…³çš„å‡½æ•°

</aside>