design_2_assign_2_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_2/ip/design_2_assign_2_0_0/sim/design_2_assign_2_0_0.vhd,incdir="../../../../DS_lab2.srcs/sources_1/bd/design_2/ipshared/8b3d"incdir="../../../../DS_lab2.srcs/sources_1/bd/design_2/ipshared/8b3d"
design_2_clk_wiz_0_1_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_2/ip/design_2_clk_wiz_0_1/design_2_clk_wiz_0_1_clk_wiz.v,incdir="../../../../DS_lab2.srcs/sources_1/bd/design_2/ipshared/8b3d"incdir="../../../../DS_lab2.srcs/sources_1/bd/design_2/ipshared/8b3d"
design_2_clk_wiz_0_1.v,verilog,xil_defaultlib,../../../bd/design_2/ip/design_2_clk_wiz_0_1/design_2_clk_wiz_0_1.v,incdir="../../../../DS_lab2.srcs/sources_1/bd/design_2/ipshared/8b3d"incdir="../../../../DS_lab2.srcs/sources_1/bd/design_2/ipshared/8b3d"
design_2.vhd,vhdl,xil_defaultlib,../../../bd/design_2/sim/design_2.vhd,incdir="../../../../DS_lab2.srcs/sources_1/bd/design_2/ipshared/8b3d"incdir="../../../../DS_lab2.srcs/sources_1/bd/design_2/ipshared/8b3d"
glbl.v,Verilog,xil_defaultlib,glbl.v
