# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Test 3.srcs/sources_1/new/carry_lookahead_adder_4b.v" \
"../../../../Test 3.srcs/sources_1/new/carry_lookahead_adder_8b.v" \
"../../../../Test 3.srcs/sources_1/new/carry_select_adder_Nb.v" \
"../../../../Test 3.srcs/sources_1/new/carry_select_adder_slice.v" \
"../../../../Test 3.srcs/sources_1/new/kogge_stone_adder_16b.v" \
"../../../../Test 3.srcs/sim_1/new/carry_select_adder_Nb_TB.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
