Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Nov 15 18:48:23 2024
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file uart_loopback_timing_summary_routed.rpt -pb uart_loopback_timing_summary_routed.pb -rpx uart_loopback_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_loopback
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (19)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (38)
5. checking no_input_delay (5)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (19)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: U_top_stopwatch/U_clear_button_detector/r_clk_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U_top_stopwatch/U_fnd_controller/U_clk_div/r_clk_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_top_stopwatch/U_run_stop_button_detector/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (38)
-------------------------------------------------
 There are 38 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.575        0.000                      0                  232        0.186        0.000                      0                  232        4.500        0.000                       0                   165  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.575        0.000                      0                  232        0.186        0.000                      0                  232        4.500        0.000                       0                   165  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.575ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.575ns  (required time - arrival time)
  Source:                 U_uart/U_reciever/rx_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_stopwatch/U_stopwatch_control_unit/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.429ns  (logic 1.242ns (28.042%)  route 3.187ns (71.958%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.553     5.074    U_uart/U_reciever/CLK
    SLICE_X52Y26         FDCE                                         r  U_uart/U_reciever/rx_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y26         FDCE (Prop_fdce_C_Q)         0.518     5.592 r  U_uart/U_reciever/rx_done_reg_reg/Q
                         net (fo=6, routed)           0.958     6.550    U_uart/U_reciever/w_rx_done
    SLICE_X52Y23         LUT5 (Prop_lut5_I1_O)        0.124     6.674 r  U_uart/U_reciever/FSM_onehot_state[2]_i_5/O
                         net (fo=5, routed)           0.803     7.477    U_uart/U_reciever/rx_data_reg_reg[2]_0
    SLICE_X53Y24         LUT5 (Prop_lut5_I2_O)        0.150     7.627 f  U_uart/U_reciever/FSM_onehot_state[2]_i_8/O
                         net (fo=1, routed)           0.593     8.220    U_top_stopwatch/U_stopwatch_control_unit/FSM_onehot_state_reg[0]_3
    SLICE_X54Y23         LUT6 (Prop_lut6_I3_O)        0.326     8.546 r  U_top_stopwatch/U_stopwatch_control_unit/FSM_onehot_state[2]_i_4/O
                         net (fo=3, routed)           0.833     9.379    U_top_stopwatch/U_stopwatch_control_unit/FSM_onehot_state[2]_i_4_n_0
    SLICE_X54Y24         LUT3 (Prop_lut3_I1_O)        0.124     9.503 r  U_top_stopwatch/U_stopwatch_control_unit/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     9.503    U_top_stopwatch/U_stopwatch_control_unit/FSM_onehot_state[1]_i_1_n_0
    SLICE_X54Y24         FDCE                                         r  U_top_stopwatch/U_stopwatch_control_unit/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.435    14.776    U_top_stopwatch/U_stopwatch_control_unit/CLK
    SLICE_X54Y24         FDCE                                         r  U_top_stopwatch/U_stopwatch_control_unit/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X54Y24         FDCE (Setup_fdce_C_D)        0.077    15.078    U_top_stopwatch/U_stopwatch_control_unit/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                          -9.503    
  -------------------------------------------------------------------
                         slack                                  5.575    

Slack (MET) :             5.781ns  (required time - arrival time)
  Source:                 U_uart/U_reciever/rx_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_stopwatch/U_stopwatch_control_unit/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.236ns  (logic 1.271ns (30.004%)  route 2.965ns (69.996%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.553     5.074    U_uart/U_reciever/CLK
    SLICE_X52Y26         FDCE                                         r  U_uart/U_reciever/rx_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y26         FDCE (Prop_fdce_C_Q)         0.518     5.592 r  U_uart/U_reciever/rx_done_reg_reg/Q
                         net (fo=6, routed)           0.958     6.550    U_uart/U_reciever/w_rx_done
    SLICE_X52Y23         LUT5 (Prop_lut5_I1_O)        0.124     6.674 r  U_uart/U_reciever/FSM_onehot_state[2]_i_5/O
                         net (fo=5, routed)           0.803     7.477    U_uart/U_reciever/rx_data_reg_reg[2]_0
    SLICE_X53Y24         LUT5 (Prop_lut5_I2_O)        0.150     7.627 f  U_uart/U_reciever/FSM_onehot_state[2]_i_8/O
                         net (fo=1, routed)           0.593     8.220    U_top_stopwatch/U_stopwatch_control_unit/FSM_onehot_state_reg[0]_3
    SLICE_X54Y23         LUT6 (Prop_lut6_I3_O)        0.326     8.546 r  U_top_stopwatch/U_stopwatch_control_unit/FSM_onehot_state[2]_i_4/O
                         net (fo=3, routed)           0.611     9.157    U_top_stopwatch/U_stopwatch_control_unit/FSM_onehot_state[2]_i_4_n_0
    SLICE_X54Y24         LUT4 (Prop_lut4_I2_O)        0.153     9.310 r  U_top_stopwatch/U_stopwatch_control_unit/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     9.310    U_top_stopwatch/U_stopwatch_control_unit/FSM_onehot_state[0]_i_1_n_0
    SLICE_X54Y24         FDPE                                         r  U_top_stopwatch/U_stopwatch_control_unit/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.435    14.776    U_top_stopwatch/U_stopwatch_control_unit/CLK
    SLICE_X54Y24         FDPE                                         r  U_top_stopwatch/U_stopwatch_control_unit/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X54Y24         FDPE (Setup_fdpe_C_D)        0.090    15.091    U_top_stopwatch/U_stopwatch_control_unit/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                          -9.310    
  -------------------------------------------------------------------
                         slack                                  5.781    

Slack (MET) :             6.017ns  (required time - arrival time)
  Source:                 U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.979ns  (logic 0.828ns (20.811%)  route 3.151ns (79.189%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.554     5.075    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/CLK
    SLICE_X57Y27         FDCE                                         r  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y27         FDCE (Prop_fdce_C_Q)         0.456     5.531 f  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[14]/Q
                         net (fo=2, routed)           0.809     6.340    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[14]
    SLICE_X57Y26         LUT4 (Prop_lut4_I2_O)        0.124     6.464 r  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[19]_i_6/O
                         net (fo=2, routed)           1.184     7.649    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[19]_i_6_n_0
    SLICE_X55Y25         LUT6 (Prop_lut6_I2_O)        0.124     7.773 f  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[19]_i_3/O
                         net (fo=19, routed)          1.157     8.930    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[19]_i_3_n_0
    SLICE_X57Y27         LUT2 (Prop_lut2_I1_O)        0.124     9.054 r  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[18]_i_1/O
                         net (fo=1, routed)           0.000     9.054    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next[18]
    SLICE_X57Y27         FDCE                                         r  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.439    14.780    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/CLK
    SLICE_X57Y27         FDCE                                         r  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[18]/C
                         clock pessimism              0.295    15.075    
                         clock uncertainty           -0.035    15.040    
    SLICE_X57Y27         FDCE (Setup_fdce_C_D)        0.031    15.071    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                          -9.054    
  -------------------------------------------------------------------
                         slack                                  6.017    

Slack (MET) :             6.033ns  (required time - arrival time)
  Source:                 U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.007ns  (logic 0.856ns (21.364%)  route 3.151ns (78.636%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.554     5.075    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/CLK
    SLICE_X57Y27         FDCE                                         r  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y27         FDCE (Prop_fdce_C_Q)         0.456     5.531 f  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[14]/Q
                         net (fo=2, routed)           0.809     6.340    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[14]
    SLICE_X57Y26         LUT4 (Prop_lut4_I2_O)        0.124     6.464 r  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[19]_i_6/O
                         net (fo=2, routed)           1.184     7.649    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[19]_i_6_n_0
    SLICE_X55Y25         LUT6 (Prop_lut6_I2_O)        0.124     7.773 f  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[19]_i_3/O
                         net (fo=19, routed)          1.157     8.930    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[19]_i_3_n_0
    SLICE_X57Y27         LUT2 (Prop_lut2_I1_O)        0.152     9.082 r  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[19]_i_2/O
                         net (fo=1, routed)           0.000     9.082    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next[19]
    SLICE_X57Y27         FDCE                                         r  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.439    14.780    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/CLK
    SLICE_X57Y27         FDCE                                         r  U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[19]/C
                         clock pessimism              0.295    15.075    
                         clock uncertainty           -0.035    15.040    
    SLICE_X57Y27         FDCE (Setup_fdce_C_D)        0.075    15.115    U_top_stopwatch/U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                          -9.082    
  -------------------------------------------------------------------
                         slack                                  6.033    

Slack (MET) :             6.088ns  (required time - arrival time)
  Source:                 U_uart/U_reciever/rx_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_stopwatch/U_stopwatch_control_unit/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.920ns  (logic 1.242ns (31.683%)  route 2.678ns (68.317%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.553     5.074    U_uart/U_reciever/CLK
    SLICE_X52Y26         FDCE                                         r  U_uart/U_reciever/rx_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y26         FDCE (Prop_fdce_C_Q)         0.518     5.592 r  U_uart/U_reciever/rx_done_reg_reg/Q
                         net (fo=6, routed)           0.958     6.550    U_uart/U_reciever/w_rx_done
    SLICE_X52Y23         LUT5 (Prop_lut5_I1_O)        0.124     6.674 r  U_uart/U_reciever/FSM_onehot_state[2]_i_5/O
                         net (fo=5, routed)           0.803     7.477    U_uart/U_reciever/rx_data_reg_reg[2]_0
    SLICE_X53Y24         LUT5 (Prop_lut5_I2_O)        0.150     7.627 f  U_uart/U_reciever/FSM_onehot_state[2]_i_8/O
                         net (fo=1, routed)           0.593     8.220    U_top_stopwatch/U_stopwatch_control_unit/FSM_onehot_state_reg[0]_3
    SLICE_X54Y23         LUT6 (Prop_lut6_I3_O)        0.326     8.546 r  U_top_stopwatch/U_stopwatch_control_unit/FSM_onehot_state[2]_i_4/O
                         net (fo=3, routed)           0.324     8.870    U_top_stopwatch/U_stopwatch_control_unit/FSM_onehot_state[2]_i_4_n_0
    SLICE_X54Y24         LUT5 (Prop_lut5_I3_O)        0.124     8.994 r  U_top_stopwatch/U_stopwatch_control_unit/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     8.994    U_top_stopwatch/U_stopwatch_control_unit/FSM_onehot_state[2]_i_1_n_0
    SLICE_X54Y24         FDCE                                         r  U_top_stopwatch/U_stopwatch_control_unit/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.435    14.776    U_top_stopwatch/U_stopwatch_control_unit/CLK
    SLICE_X54Y24         FDCE                                         r  U_top_stopwatch/U_stopwatch_control_unit/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X54Y24         FDCE (Setup_fdce_C_D)        0.081    15.082    U_top_stopwatch/U_stopwatch_control_unit/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                          -8.994    
  -------------------------------------------------------------------
                         slack                                  6.088    

Slack (MET) :             6.098ns  (required time - arrival time)
  Source:                 U_uart/U_transmitter/tick_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_transmitter/bit_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.815ns  (logic 1.064ns (27.893%)  route 2.751ns (72.107%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.553     5.074    U_uart/U_transmitter/CLK
    SLICE_X51Y23         FDCE                                         r  U_uart/U_transmitter/tick_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDCE (Prop_fdce_C_Q)         0.456     5.530 r  U_uart/U_transmitter/tick_count_reg_reg[0]/Q
                         net (fo=5, routed)           0.718     6.248    U_uart/U_transmitter/tick_count_reg[0]
    SLICE_X51Y23         LUT4 (Prop_lut4_I1_O)        0.124     6.372 r  U_uart/U_transmitter/FSM_sequential_state[1]_i_2__0/O
                         net (fo=3, routed)           0.817     7.189    U_uart/U_transmitter/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X51Y24         LUT5 (Prop_lut5_I4_O)        0.152     7.341 r  U_uart/U_transmitter/bit_count_reg[2]_i_2/O
                         net (fo=4, routed)           0.884     8.226    U_uart/U_transmitter/bit_count_next
    SLICE_X50Y24         LUT3 (Prop_lut3_I1_O)        0.332     8.558 r  U_uart/U_transmitter/bit_count_reg[0]_i_1/O
                         net (fo=1, routed)           0.331     8.889    U_uart/U_transmitter/bit_count_reg[0]_i_1_n_0
    SLICE_X50Y24         FDCE                                         r  U_uart/U_transmitter/bit_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.435    14.776    U_uart/U_transmitter/CLK
    SLICE_X50Y24         FDCE                                         r  U_uart/U_transmitter/bit_count_reg_reg[0]/C
                         clock pessimism              0.274    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X50Y24         FDCE (Setup_fdce_C_D)       -0.028    14.987    U_uart/U_transmitter/bit_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.987    
                         arrival time                          -8.889    
  -------------------------------------------------------------------
                         slack                                  6.098    

Slack (MET) :             6.114ns  (required time - arrival time)
  Source:                 U_uart/U_transmitter/tick_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_transmitter/tx_temp_data_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.623ns  (logic 1.064ns (29.365%)  route 2.559ns (70.635%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.553     5.074    U_uart/U_transmitter/CLK
    SLICE_X51Y23         FDCE                                         r  U_uart/U_transmitter/tick_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDCE (Prop_fdce_C_Q)         0.456     5.530 r  U_uart/U_transmitter/tick_count_reg_reg[0]/Q
                         net (fo=5, routed)           0.718     6.248    U_uart/U_transmitter/tick_count_reg[0]
    SLICE_X51Y23         LUT4 (Prop_lut4_I1_O)        0.124     6.372 r  U_uart/U_transmitter/FSM_sequential_state[1]_i_2__0/O
                         net (fo=3, routed)           0.817     7.189    U_uart/U_transmitter/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X51Y24         LUT5 (Prop_lut5_I4_O)        0.152     7.341 r  U_uart/U_transmitter/bit_count_reg[2]_i_2/O
                         net (fo=4, routed)           0.551     7.892    U_uart/U_transmitter/bit_count_next
    SLICE_X50Y24         LUT6 (Prop_lut6_I0_O)        0.332     8.224 r  U_uart/U_transmitter/tx_temp_data_reg[7]_i_1/O
                         net (fo=8, routed)           0.474     8.698    U_uart/U_transmitter/tx_temp_data_next_0
    SLICE_X53Y23         FDCE                                         r  U_uart/U_transmitter/tx_temp_data_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.437    14.778    U_uart/U_transmitter/CLK
    SLICE_X53Y23         FDCE                                         r  U_uart/U_transmitter/tx_temp_data_reg_reg[1]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X53Y23         FDCE (Setup_fdce_C_CE)      -0.205    14.812    U_uart/U_transmitter/tx_temp_data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.812    
                         arrival time                          -8.698    
  -------------------------------------------------------------------
                         slack                                  6.114    

Slack (MET) :             6.114ns  (required time - arrival time)
  Source:                 U_uart/U_transmitter/tick_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_transmitter/tx_temp_data_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.623ns  (logic 1.064ns (29.365%)  route 2.559ns (70.635%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.553     5.074    U_uart/U_transmitter/CLK
    SLICE_X51Y23         FDCE                                         r  U_uart/U_transmitter/tick_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDCE (Prop_fdce_C_Q)         0.456     5.530 r  U_uart/U_transmitter/tick_count_reg_reg[0]/Q
                         net (fo=5, routed)           0.718     6.248    U_uart/U_transmitter/tick_count_reg[0]
    SLICE_X51Y23         LUT4 (Prop_lut4_I1_O)        0.124     6.372 r  U_uart/U_transmitter/FSM_sequential_state[1]_i_2__0/O
                         net (fo=3, routed)           0.817     7.189    U_uart/U_transmitter/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X51Y24         LUT5 (Prop_lut5_I4_O)        0.152     7.341 r  U_uart/U_transmitter/bit_count_reg[2]_i_2/O
                         net (fo=4, routed)           0.551     7.892    U_uart/U_transmitter/bit_count_next
    SLICE_X50Y24         LUT6 (Prop_lut6_I0_O)        0.332     8.224 r  U_uart/U_transmitter/tx_temp_data_reg[7]_i_1/O
                         net (fo=8, routed)           0.474     8.698    U_uart/U_transmitter/tx_temp_data_next_0
    SLICE_X53Y23         FDCE                                         r  U_uart/U_transmitter/tx_temp_data_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.437    14.778    U_uart/U_transmitter/CLK
    SLICE_X53Y23         FDCE                                         r  U_uart/U_transmitter/tx_temp_data_reg_reg[2]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X53Y23         FDCE (Setup_fdce_C_CE)      -0.205    14.812    U_uart/U_transmitter/tx_temp_data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.812    
                         arrival time                          -8.698    
  -------------------------------------------------------------------
                         slack                                  6.114    

Slack (MET) :             6.114ns  (required time - arrival time)
  Source:                 U_uart/U_transmitter/tick_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_transmitter/tx_temp_data_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.623ns  (logic 1.064ns (29.365%)  route 2.559ns (70.635%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.553     5.074    U_uart/U_transmitter/CLK
    SLICE_X51Y23         FDCE                                         r  U_uart/U_transmitter/tick_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDCE (Prop_fdce_C_Q)         0.456     5.530 r  U_uart/U_transmitter/tick_count_reg_reg[0]/Q
                         net (fo=5, routed)           0.718     6.248    U_uart/U_transmitter/tick_count_reg[0]
    SLICE_X51Y23         LUT4 (Prop_lut4_I1_O)        0.124     6.372 r  U_uart/U_transmitter/FSM_sequential_state[1]_i_2__0/O
                         net (fo=3, routed)           0.817     7.189    U_uart/U_transmitter/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X51Y24         LUT5 (Prop_lut5_I4_O)        0.152     7.341 r  U_uart/U_transmitter/bit_count_reg[2]_i_2/O
                         net (fo=4, routed)           0.551     7.892    U_uart/U_transmitter/bit_count_next
    SLICE_X50Y24         LUT6 (Prop_lut6_I0_O)        0.332     8.224 r  U_uart/U_transmitter/tx_temp_data_reg[7]_i_1/O
                         net (fo=8, routed)           0.474     8.698    U_uart/U_transmitter/tx_temp_data_next_0
    SLICE_X53Y23         FDCE                                         r  U_uart/U_transmitter/tx_temp_data_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.437    14.778    U_uart/U_transmitter/CLK
    SLICE_X53Y23         FDCE                                         r  U_uart/U_transmitter/tx_temp_data_reg_reg[3]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X53Y23         FDCE (Setup_fdce_C_CE)      -0.205    14.812    U_uart/U_transmitter/tx_temp_data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.812    
                         arrival time                          -8.698    
  -------------------------------------------------------------------
                         slack                                  6.114    

Slack (MET) :             6.114ns  (required time - arrival time)
  Source:                 U_uart/U_transmitter/tick_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_transmitter/tx_temp_data_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.623ns  (logic 1.064ns (29.365%)  route 2.559ns (70.635%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.553     5.074    U_uart/U_transmitter/CLK
    SLICE_X51Y23         FDCE                                         r  U_uart/U_transmitter/tick_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDCE (Prop_fdce_C_Q)         0.456     5.530 r  U_uart/U_transmitter/tick_count_reg_reg[0]/Q
                         net (fo=5, routed)           0.718     6.248    U_uart/U_transmitter/tick_count_reg[0]
    SLICE_X51Y23         LUT4 (Prop_lut4_I1_O)        0.124     6.372 r  U_uart/U_transmitter/FSM_sequential_state[1]_i_2__0/O
                         net (fo=3, routed)           0.817     7.189    U_uart/U_transmitter/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X51Y24         LUT5 (Prop_lut5_I4_O)        0.152     7.341 r  U_uart/U_transmitter/bit_count_reg[2]_i_2/O
                         net (fo=4, routed)           0.551     7.892    U_uart/U_transmitter/bit_count_next
    SLICE_X50Y24         LUT6 (Prop_lut6_I0_O)        0.332     8.224 r  U_uart/U_transmitter/tx_temp_data_reg[7]_i_1/O
                         net (fo=8, routed)           0.474     8.698    U_uart/U_transmitter/tx_temp_data_next_0
    SLICE_X53Y23         FDCE                                         r  U_uart/U_transmitter/tx_temp_data_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.437    14.778    U_uart/U_transmitter/CLK
    SLICE_X53Y23         FDCE                                         r  U_uart/U_transmitter/tx_temp_data_reg_reg[4]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X53Y23         FDCE (Setup_fdce_C_CE)      -0.205    14.812    U_uart/U_transmitter/tx_temp_data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.812    
                         arrival time                          -8.698    
  -------------------------------------------------------------------
                         slack                                  6.114    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 U_top_stopwatch/U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_stopwatch/U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.044%)  route 0.134ns (41.956%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.584     1.467    U_top_stopwatch/U_stopwatch_datapath/U_time_counter_10ms/CLK
    SLICE_X59Y28         FDCE                                         r  U_top_stopwatch/U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y28         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  U_top_stopwatch/U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg_reg[1]/Q
                         net (fo=11, routed)          0.134     1.743    U_top_stopwatch/U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg[1]
    SLICE_X60Y28         LUT6 (Prop_lut6_I2_O)        0.045     1.788 r  U_top_stopwatch/U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg[4]_i_1__1/O
                         net (fo=1, routed)           0.000     1.788    U_top_stopwatch/U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg[4]_i_1__1_n_0
    SLICE_X60Y28         FDCE                                         r  U_top_stopwatch/U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.852     1.979    U_top_stopwatch/U_stopwatch_datapath/U_time_counter_10ms/CLK
    SLICE_X60Y28         FDCE                                         r  U_top_stopwatch/U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg_reg[4]/C
                         clock pessimism             -0.498     1.481    
    SLICE_X60Y28         FDCE (Hold_fdce_C_D)         0.120     1.601    U_top_stopwatch/U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 U_top_stopwatch/U_fnd_controller/U_mux_2x1/sw_state_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_stopwatch/U_fnd_controller/U_mux_2x1/toggle_sw_signal_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.226ns (68.162%)  route 0.106ns (31.838%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.553     1.436    U_top_stopwatch/U_fnd_controller/U_mux_2x1/CLK
    SLICE_X51Y24         FDCE                                         r  U_top_stopwatch/U_fnd_controller/U_mux_2x1/sw_state_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y24         FDCE (Prop_fdce_C_Q)         0.128     1.564 r  U_top_stopwatch/U_fnd_controller/U_mux_2x1/sw_state_reg_reg/Q
                         net (fo=1, routed)           0.106     1.670    U_top_stopwatch/U_fnd_controller/U_mux_2x1/sw_state_reg
    SLICE_X52Y24         LUT5 (Prop_lut5_I0_O)        0.098     1.768 r  U_top_stopwatch/U_fnd_controller/U_mux_2x1/toggle_sw_signal_i_1/O
                         net (fo=1, routed)           0.000     1.768    U_top_stopwatch/U_fnd_controller/U_mux_2x1/toggle_sw_signal_i_1_n_0
    SLICE_X52Y24         FDCE                                         r  U_top_stopwatch/U_fnd_controller/U_mux_2x1/toggle_sw_signal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.821     1.948    U_top_stopwatch/U_fnd_controller/U_mux_2x1/CLK
    SLICE_X52Y24         FDCE                                         r  U_top_stopwatch/U_fnd_controller/U_mux_2x1/toggle_sw_signal_reg/C
                         clock pessimism             -0.499     1.449    
    SLICE_X52Y24         FDCE (Hold_fdce_C_D)         0.120     1.569    U_top_stopwatch/U_fnd_controller/U_mux_2x1/toggle_sw_signal_reg
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 U_uart/U_reciever/rx_data_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_transmitter/tx_temp_data_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.923%)  route 0.094ns (31.077%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.554     1.437    U_uart/U_reciever/CLK
    SLICE_X52Y23         FDCE                                         r  U_uart/U_reciever/rx_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         FDCE (Prop_fdce_C_Q)         0.164     1.601 r  U_uart/U_reciever/rx_data_reg_reg[1]/Q
                         net (fo=9, routed)           0.094     1.695    U_uart/U_transmitter/Q[1]
    SLICE_X53Y23         LUT3 (Prop_lut3_I2_O)        0.045     1.740 r  U_uart/U_transmitter/tx_temp_data_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.740    U_uart/U_transmitter/tx_temp_data_next[1]
    SLICE_X53Y23         FDCE                                         r  U_uart/U_transmitter/tx_temp_data_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.822     1.949    U_uart/U_transmitter/CLK
    SLICE_X53Y23         FDCE                                         r  U_uart/U_transmitter/tx_temp_data_reg_reg[1]/C
                         clock pessimism             -0.499     1.450    
    SLICE_X53Y23         FDCE (Hold_fdce_C_D)         0.091     1.541    U_uart/U_transmitter/tx_temp_data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 U_uart/U_reciever/rx_data_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_stopwatch/U_fnd_controller/U_mux_2x1/command_state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.164ns (54.624%)  route 0.136ns (45.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.554     1.437    U_uart/U_reciever/CLK
    SLICE_X52Y23         FDCE                                         r  U_uart/U_reciever/rx_data_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         FDCE (Prop_fdce_C_Q)         0.164     1.601 r  U_uart/U_reciever/rx_data_reg_reg[4]/Q
                         net (fo=9, routed)           0.136     1.737    U_top_stopwatch/U_fnd_controller/U_mux_2x1/command_state_reg[7]_0[4]
    SLICE_X51Y24         FDCE                                         r  U_top_stopwatch/U_fnd_controller/U_mux_2x1/command_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.821     1.948    U_top_stopwatch/U_fnd_controller/U_mux_2x1/CLK
    SLICE_X51Y24         FDCE                                         r  U_top_stopwatch/U_fnd_controller/U_mux_2x1/command_state_reg[4]/C
                         clock pessimism             -0.499     1.449    
    SLICE_X51Y24         FDCE (Hold_fdce_C_D)         0.075     1.524    U_top_stopwatch/U_fnd_controller/U_mux_2x1/command_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 U_uart/U_transmitter/tick_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_transmitter/tick_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.614%)  route 0.121ns (39.386%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.554     1.437    U_uart/U_transmitter/CLK
    SLICE_X51Y23         FDCE                                         r  U_uart/U_transmitter/tick_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  U_uart/U_transmitter/tick_count_reg_reg[3]/Q
                         net (fo=2, routed)           0.121     1.699    U_uart/U_transmitter/tick_count_reg[3]
    SLICE_X51Y23         LUT6 (Prop_lut6_I5_O)        0.045     1.744 r  U_uart/U_transmitter/tick_count_reg[3]_i_2/O
                         net (fo=1, routed)           0.000     1.744    U_uart/U_transmitter/tick_count_reg[3]_i_2_n_0
    SLICE_X51Y23         FDCE                                         r  U_uart/U_transmitter/tick_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.822     1.949    U_uart/U_transmitter/CLK
    SLICE_X51Y23         FDCE                                         r  U_uart/U_transmitter/tick_count_reg_reg[3]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X51Y23         FDCE (Hold_fdce_C_D)         0.092     1.529    U_uart/U_transmitter/tick_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 U_top_stopwatch/U_stopwatch_datapath/U_time_counter_min/time_counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_stopwatch/U_stopwatch_datapath/U_time_counter_min/time_counter_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.246ns (73.413%)  route 0.089ns (26.587%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.583     1.466    U_top_stopwatch/U_stopwatch_datapath/U_time_counter_min/CLK
    SLICE_X64Y26         FDCE                                         r  U_top_stopwatch/U_stopwatch_datapath/U_time_counter_min/time_counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDCE (Prop_fdce_C_Q)         0.148     1.614 r  U_top_stopwatch/U_stopwatch_datapath/U_time_counter_min/time_counter_reg_reg[1]/Q
                         net (fo=10, routed)          0.089     1.703    U_top_stopwatch/U_stopwatch_datapath/U_time_counter_min/Q[1]
    SLICE_X64Y26         LUT6 (Prop_lut6_I3_O)        0.098     1.801 r  U_top_stopwatch/U_stopwatch_datapath/U_time_counter_min/time_counter_reg[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.801    U_top_stopwatch/U_stopwatch_datapath/U_time_counter_min/time_counter_reg[4]_i_1__0_n_0
    SLICE_X64Y26         FDCE                                         r  U_top_stopwatch/U_stopwatch_datapath/U_time_counter_min/time_counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.851     1.978    U_top_stopwatch/U_stopwatch_datapath/U_time_counter_min/CLK
    SLICE_X64Y26         FDCE                                         r  U_top_stopwatch/U_stopwatch_datapath/U_time_counter_min/time_counter_reg_reg[4]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y26         FDCE (Hold_fdce_C_D)         0.120     1.586    U_top_stopwatch/U_stopwatch_datapath/U_time_counter_min/time_counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 U_uart/U_reciever/br_tick_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_reciever/br_tick_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.786%)  route 0.125ns (40.214%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.554     1.437    U_uart/U_reciever/CLK
    SLICE_X51Y26         FDCE                                         r  U_uart/U_reciever/br_tick_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  U_uart/U_reciever/br_tick_count_reg_reg[2]/Q
                         net (fo=3, routed)           0.125     1.703    U_uart/U_reciever/br_tick_count_reg[2]
    SLICE_X51Y26         LUT6 (Prop_lut6_I5_O)        0.045     1.748 r  U_uart/U_reciever/br_tick_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.748    U_uart/U_reciever/br_tick_count_next[2]
    SLICE_X51Y26         FDCE                                         r  U_uart/U_reciever/br_tick_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.822     1.949    U_uart/U_reciever/CLK
    SLICE_X51Y26         FDCE                                         r  U_uart/U_reciever/br_tick_count_reg_reg[2]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X51Y26         FDCE (Hold_fdce_C_D)         0.091     1.528    U_uart/U_reciever/br_tick_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 U_uart/U_reciever/rx_data_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_top_stopwatch/U_fnd_controller/U_mux_2x1/command_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.315%)  route 0.122ns (42.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.554     1.437    U_uart/U_reciever/CLK
    SLICE_X52Y23         FDCE                                         r  U_uart/U_reciever/rx_data_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         FDCE (Prop_fdce_C_Q)         0.164     1.601 r  U_uart/U_reciever/rx_data_reg_reg[3]/Q
                         net (fo=5, routed)           0.122     1.723    U_top_stopwatch/U_fnd_controller/U_mux_2x1/command_state_reg[7]_0[3]
    SLICE_X52Y24         FDCE                                         r  U_top_stopwatch/U_fnd_controller/U_mux_2x1/command_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.821     1.948    U_top_stopwatch/U_fnd_controller/U_mux_2x1/CLK
    SLICE_X52Y24         FDCE                                         r  U_top_stopwatch/U_fnd_controller/U_mux_2x1/command_state_reg[3]/C
                         clock pessimism             -0.499     1.449    
    SLICE_X52Y24         FDCE (Hold_fdce_C_D)         0.052     1.501    U_top_stopwatch/U_fnd_controller/U_mux_2x1/command_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 U_uart/U_reciever/br_tick_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_reciever/rx_done_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.919%)  route 0.172ns (48.081%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.554     1.437    U_uart/U_reciever/CLK
    SLICE_X51Y26         FDCE                                         r  U_uart/U_reciever/br_tick_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  U_uart/U_reciever/br_tick_count_reg_reg[3]/Q
                         net (fo=5, routed)           0.172     1.750    U_uart/U_reciever/br_tick_count_reg[3]
    SLICE_X52Y26         LUT6 (Prop_lut6_I0_O)        0.045     1.795 r  U_uart/U_reciever/rx_done_reg_i_1/O
                         net (fo=1, routed)           0.000     1.795    U_uart/U_reciever/rx_done_reg_i_1_n_0
    SLICE_X52Y26         FDCE                                         r  U_uart/U_reciever/rx_done_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.822     1.949    U_uart/U_reciever/CLK
    SLICE_X52Y26         FDCE                                         r  U_uart/U_reciever/rx_done_reg_reg/C
                         clock pessimism             -0.499     1.450    
    SLICE_X52Y26         FDCE (Hold_fdce_C_D)         0.120     1.570    U_uart/U_reciever/rx_done_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 U_uart/U_baudrate_generator/r_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_baudrate_generator/r_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.345%)  route 0.137ns (39.655%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.556     1.439    U_uart/U_baudrate_generator/CLK
    SLICE_X50Y27         FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y27         FDCE (Prop_fdce_C_Q)         0.164     1.603 r  U_uart/U_baudrate_generator/r_counter_reg[5]/Q
                         net (fo=3, routed)           0.137     1.740    U_uart/U_baudrate_generator/r_counter[5]
    SLICE_X50Y27         LUT6 (Prop_lut6_I5_O)        0.045     1.785 r  U_uart/U_baudrate_generator/r_counter[5]_i_1__2/O
                         net (fo=1, routed)           0.000     1.785    U_uart/U_baudrate_generator/r_counter_0[5]
    SLICE_X50Y27         FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.824     1.951    U_uart/U_baudrate_generator/CLK
    SLICE_X50Y27         FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[5]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X50Y27         FDCE (Hold_fdce_C_D)         0.121     1.560    U_uart/U_baudrate_generator/r_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.225    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y23   U_top_stopwatch/U_clear_button_detector/edge_reg_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y22   U_top_stopwatch/U_clear_button_detector/r_clk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y19   U_top_stopwatch/U_clear_button_detector/r_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y21   U_top_stopwatch/U_clear_button_detector/r_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y20   U_top_stopwatch/U_clear_button_detector/r_counter_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y20   U_top_stopwatch/U_clear_button_detector/r_counter_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y20   U_top_stopwatch/U_clear_button_detector/r_counter_reg[8]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y21   U_top_stopwatch/U_clear_button_detector/r_counter_reg[9]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y24   U_top_stopwatch/U_fnd_controller/U_clk_div/r_clk_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   U_top_stopwatch/U_run_stop_button_detector/r_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   U_top_stopwatch/U_run_stop_button_detector/r_counter_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   U_top_stopwatch/U_run_stop_button_detector/r_counter_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   U_top_stopwatch/U_run_stop_button_detector/r_counter_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   U_top_stopwatch/U_run_stop_button_detector/r_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   U_top_stopwatch/U_run_stop_button_detector/r_counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   U_top_stopwatch/U_run_stop_button_detector/r_counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   U_top_stopwatch/U_run_stop_button_detector/r_counter_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   U_top_stopwatch/U_run_stop_button_detector/r_counter_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y24   U_top_stopwatch/U_fnd_controller/U_clk_div/r_clk_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y22   U_top_stopwatch/U_clear_button_detector/r_clk_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y19   U_top_stopwatch/U_clear_button_detector/r_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y21   U_top_stopwatch/U_clear_button_detector/r_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y20   U_top_stopwatch/U_clear_button_detector/r_counter_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y20   U_top_stopwatch/U_clear_button_detector/r_counter_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y20   U_top_stopwatch/U_clear_button_detector/r_counter_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y21   U_top_stopwatch/U_clear_button_detector/r_counter_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y24   U_top_stopwatch/U_fnd_controller/U_clk_div/r_clk_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y22   U_top_stopwatch/U_fnd_controller/U_clk_div/r_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   U_top_stopwatch/U_fnd_controller/U_clk_div/r_counter_reg[10]/C



