<stg><name>getSolveNextPatchPairWhileCondition</name>


<trans_list>

<trans id="30" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:2 %white_space_height_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %white_space_height

]]></Node>
<StgValue><ssdm name="white_space_height_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:4 %lastPatchIndex_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %lastPatchIndex

]]></Node>
<StgValue><ssdm name="lastPatchIndex_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:6 %sub_ln180 = sub i64 0, i64 %white_space_height_read

]]></Node>
<StgValue><ssdm name="sub_ln180"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="5">
<![CDATA[
_ifconv:10 %zext_ln894 = zext i5 %lastPatchIndex_read

]]></Node>
<StgValue><ssdm name="zext_ln894"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:11 %patches_parameters21056_addr = getelementptr i32 %patches_parameters21056, i64 0, i64 %zext_ln894

]]></Node>
<StgValue><ssdm name="patches_parameters21056_addr"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="5">
<![CDATA[
_ifconv:12 %patches_parameters21056_load = load i5 %patches_parameters21056_addr

]]></Node>
<StgValue><ssdm name="patches_parameters21056_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:0 %current_z_top_index_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %current_z_top_index

]]></Node>
<StgValue><ssdm name="current_z_top_index_read"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:1 %previous_white_space_height_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %previous_white_space_height

]]></Node>
<StgValue><ssdm name="previous_white_space_height_read"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:3 %repeat_original_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %repeat_original

]]></Node>
<StgValue><ssdm name="repeat_original_read"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:5 %p_read_27075 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read

]]></Node>
<StgValue><ssdm name="p_read_27075"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv:7 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %white_space_height_read, i32 63

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:8 %select_ln180 = select i1 %tmp, i64 %sub_ln180, i64 %white_space_height_read

]]></Node>
<StgValue><ssdm name="select_ln180"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:9 %icmp_ln893 = icmp_sgt  i64 %select_ln180, i64 5

]]></Node>
<StgValue><ssdm name="icmp_ln893"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="5">
<![CDATA[
_ifconv:12 %patches_parameters21056_load = load i5 %patches_parameters21056_addr

]]></Node>
<StgValue><ssdm name="patches_parameters21056_load"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:13 %icmp_ln886 = icmp_sgt  i32 %patches_parameters21056_load, i32 4244967196

]]></Node>
<StgValue><ssdm name="icmp_ln886"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:14 %icmp_ln895 = icmp_sgt  i64 %white_space_height_read, i64 5

]]></Node>
<StgValue><ssdm name="icmp_ln895"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:15 %or_ln894 = or i1 %icmp_ln886, i1 %icmp_ln895

]]></Node>
<StgValue><ssdm name="or_ln894"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:16 %icmp_ln896 = icmp_sgt  i32 %p_read_27075, i32 %current_z_top_index_read

]]></Node>
<StgValue><ssdm name="icmp_ln896"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:17 %xor_ln897 = xor i1 %repeat_original_read, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln897"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:18 %icmp_ln893_1 = icmp_sgt  i64 %white_space_height_read, i64 0

]]></Node>
<StgValue><ssdm name="icmp_ln893_1"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv:19 %tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %previous_white_space_height_read, i32 63

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:20 %or_ln893 = or i1 %tmp_32, i1 %icmp_ln893_1

]]></Node>
<StgValue><ssdm name="or_ln893"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:21 %and_ln894 = and i1 %or_ln893, i1 %icmp_ln893

]]></Node>
<StgValue><ssdm name="and_ln894"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:22 %and_ln894_1 = and i1 %icmp_ln896, i1 %xor_ln897

]]></Node>
<StgValue><ssdm name="and_ln894_1"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:23 %and_ln894_2 = and i1 %and_ln894_1, i1 %or_ln894

]]></Node>
<StgValue><ssdm name="and_ln894_2"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:24 %and_ln894_3 = and i1 %and_ln894_2, i1 %and_ln894

]]></Node>
<StgValue><ssdm name="and_ln894_3"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="1">
<![CDATA[
_ifconv:25 %ret_ln893 = ret i1 %and_ln894_3

]]></Node>
<StgValue><ssdm name="ret_ln893"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="31" name="p_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read"/></StgValue>
</port>
<port id="32" name="lastPatchIndex" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="lastPatchIndex"/></StgValue>
</port>
<port id="33" name="repeat_original" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="repeat_original"/></StgValue>
</port>
<port id="34" name="white_space_height" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="white_space_height"/></StgValue>
</port>
<port id="35" name="previous_white_space_height" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="previous_white_space_height"/></StgValue>
</port>
<port id="36" name="current_z_top_index" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="current_z_top_index"/></StgValue>
</port>
<port id="37" name="patches_parameters21056" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="patches_parameters21056"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="39" from="_ssdm_op_Read.ap_auto.i64" to="white_space_height_read" fromId="38" toId="3">
</dataflow>
<dataflow id="40" from="white_space_height" to="white_space_height_read" fromId="34" toId="3">
</dataflow>
<dataflow id="42" from="_ssdm_op_Read.ap_auto.i5" to="lastPatchIndex_read" fromId="41" toId="4">
</dataflow>
<dataflow id="43" from="lastPatchIndex" to="lastPatchIndex_read" fromId="32" toId="4">
</dataflow>
<dataflow id="45" from="StgValue_44" to="sub_ln180" fromId="44" toId="5">
</dataflow>
<dataflow id="46" from="white_space_height_read" to="sub_ln180" fromId="3" toId="5">
</dataflow>
<dataflow id="47" from="lastPatchIndex_read" to="zext_ln894" fromId="4" toId="6">
</dataflow>
<dataflow id="48" from="patches_parameters21056" to="patches_parameters21056_addr" fromId="37" toId="7">
</dataflow>
<dataflow id="49" from="StgValue_44" to="patches_parameters21056_addr" fromId="44" toId="7">
</dataflow>
<dataflow id="50" from="zext_ln894" to="patches_parameters21056_addr" fromId="6" toId="7">
</dataflow>
<dataflow id="51" from="patches_parameters21056_addr" to="patches_parameters21056_load" fromId="7" toId="8">
</dataflow>
<dataflow id="53" from="_ssdm_op_Read.ap_auto.i32" to="current_z_top_index_read" fromId="52" toId="9">
</dataflow>
<dataflow id="54" from="current_z_top_index" to="current_z_top_index_read" fromId="36" toId="9">
</dataflow>
<dataflow id="55" from="_ssdm_op_Read.ap_auto.i64" to="previous_white_space_height_read" fromId="38" toId="10">
</dataflow>
<dataflow id="56" from="previous_white_space_height" to="previous_white_space_height_read" fromId="35" toId="10">
</dataflow>
<dataflow id="58" from="_ssdm_op_Read.ap_auto.i1" to="repeat_original_read" fromId="57" toId="11">
</dataflow>
<dataflow id="59" from="repeat_original" to="repeat_original_read" fromId="33" toId="11">
</dataflow>
<dataflow id="60" from="_ssdm_op_Read.ap_auto.i32" to="p_read_27075" fromId="52" toId="12">
</dataflow>
<dataflow id="61" from="p_read" to="p_read_27075" fromId="31" toId="12">
</dataflow>
<dataflow id="63" from="_ssdm_op_BitSelect.i1.i64.i32" to="tmp" fromId="62" toId="13">
</dataflow>
<dataflow id="64" from="white_space_height_read" to="tmp" fromId="3" toId="13">
</dataflow>
<dataflow id="66" from="StgValue_65" to="tmp" fromId="65" toId="13">
</dataflow>
<dataflow id="67" from="tmp" to="select_ln180" fromId="13" toId="14">
</dataflow>
<dataflow id="68" from="sub_ln180" to="select_ln180" fromId="5" toId="14">
</dataflow>
<dataflow id="69" from="white_space_height_read" to="select_ln180" fromId="3" toId="14">
</dataflow>
<dataflow id="70" from="select_ln180" to="icmp_ln893" fromId="14" toId="15">
</dataflow>
<dataflow id="72" from="StgValue_71" to="icmp_ln893" fromId="71" toId="15">
</dataflow>
<dataflow id="73" from="patches_parameters21056_addr" to="patches_parameters21056_load" fromId="7" toId="16">
</dataflow>
<dataflow id="74" from="patches_parameters21056_load" to="icmp_ln886" fromId="16" toId="17">
</dataflow>
<dataflow id="76" from="StgValue_75" to="icmp_ln886" fromId="75" toId="17">
</dataflow>
<dataflow id="77" from="white_space_height_read" to="icmp_ln895" fromId="3" toId="18">
</dataflow>
<dataflow id="78" from="StgValue_71" to="icmp_ln895" fromId="71" toId="18">
</dataflow>
<dataflow id="79" from="icmp_ln886" to="or_ln894" fromId="17" toId="19">
</dataflow>
<dataflow id="80" from="icmp_ln895" to="or_ln894" fromId="18" toId="19">
</dataflow>
<dataflow id="81" from="p_read_27075" to="icmp_ln896" fromId="12" toId="20">
</dataflow>
<dataflow id="82" from="current_z_top_index_read" to="icmp_ln896" fromId="9" toId="20">
</dataflow>
<dataflow id="83" from="repeat_original_read" to="xor_ln897" fromId="11" toId="21">
</dataflow>
<dataflow id="85" from="StgValue_84" to="xor_ln897" fromId="84" toId="21">
</dataflow>
<dataflow id="86" from="white_space_height_read" to="icmp_ln893_1" fromId="3" toId="22">
</dataflow>
<dataflow id="87" from="StgValue_44" to="icmp_ln893_1" fromId="44" toId="22">
</dataflow>
<dataflow id="88" from="_ssdm_op_BitSelect.i1.i64.i32" to="tmp_32" fromId="62" toId="23">
</dataflow>
<dataflow id="89" from="previous_white_space_height_read" to="tmp_32" fromId="10" toId="23">
</dataflow>
<dataflow id="90" from="StgValue_65" to="tmp_32" fromId="65" toId="23">
</dataflow>
<dataflow id="91" from="tmp_32" to="or_ln893" fromId="23" toId="24">
</dataflow>
<dataflow id="92" from="icmp_ln893_1" to="or_ln893" fromId="22" toId="24">
</dataflow>
<dataflow id="93" from="or_ln893" to="and_ln894" fromId="24" toId="25">
</dataflow>
<dataflow id="94" from="icmp_ln893" to="and_ln894" fromId="15" toId="25">
</dataflow>
<dataflow id="95" from="icmp_ln896" to="and_ln894_1" fromId="20" toId="26">
</dataflow>
<dataflow id="96" from="xor_ln897" to="and_ln894_1" fromId="21" toId="26">
</dataflow>
<dataflow id="97" from="and_ln894_1" to="and_ln894_2" fromId="26" toId="27">
</dataflow>
<dataflow id="98" from="or_ln894" to="and_ln894_2" fromId="19" toId="27">
</dataflow>
<dataflow id="99" from="and_ln894_2" to="and_ln894_3" fromId="27" toId="28">
</dataflow>
<dataflow id="100" from="and_ln894" to="and_ln894_3" fromId="25" toId="28">
</dataflow>
<dataflow id="101" from="and_ln894_3" to="ret_ln893" fromId="28" toId="29">
</dataflow>
</dataflows>


</stg>
