#
# ==============  All pixels ON ==============
#   == PA, DISCRI, CTEST and TDCs switched ON ==
#
# Pixel-0 (column:0, row:0) ===============================
0x0000   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0001   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0002   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0] --> ‘0’ to disable the clock of DFF (reduce power)
                              #  ENABLE_CLK_EXT[1] --> ‘1’ to clock-gate the clock of the SRAM
                              #  PATTERN_SEL[3:2]  --> '00': only for internal SRAM test purpose
                              #  START_TEST[4]     --> '0': only for internal SRAM test purpose
                              #  ENABLE_TEST[5]    --> '0': only for internal SRAM test purpose

0x0003   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]  --> '0' to disable the external discri.
                              #  ENABLE_CTEST[1]      --> '1' to connect calibration capacitance Ctest 200fF
                              #  ENABLE_DISCR[2]      --> '1' to activate discriminator
                              #  ENABLE_HISTERESYS[3] --> '1' to activate hysteresys feature of the discri.
                              #  ENABLE_PA[4]         --> '1' to activate the preamplifier
                              #  ENABLE_TOA_TDC[5]    --> '1' to activate the TOA_TDC
                              #  ENABLE_TOT_TDC[6]    --> '1' to activate the TOT_TDC

0x0004   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0005   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0006   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-1 (column:0, row:1) ===============================
0x0010   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0011   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0012   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0013   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0014   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0015   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0016   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-2 (column:0, row:2) ===============================
0x0020   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0021   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0022   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0023   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0024   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0025   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0026   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-3 (column:0, row:3) ===============================
0x0030   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0031   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0032   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0033   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0034   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0035   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0036   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-4 (column:0, row:4) ===============================
0x0040   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0041   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0042   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0043   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0044   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0045   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0046   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-5 (column:0, row:5) ===============================
0x0050   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0051   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0052   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0053   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0054   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0055   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0056   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-6 (column:0, row:6) ===============================
0x0060   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0061   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0062   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0063   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0064   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0065   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0066   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-7 (column:0, row:7) ===============================
0x0070   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0071   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0072   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0073   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0074   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0075   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0076   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-8 (column:0, row:8) ===============================
0x0080   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0081   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0082   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0083   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0084   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0085   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0086   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-9 (column:0, row:9) ===============================
0x0090   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0091   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0092   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0093   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0094   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0095   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0096   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-10 (column:0, row:10) =============================
0x00A0   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x00A1   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x00A2   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x00A3   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x00A4   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x00A5   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x00A6   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-11 (column:0, row:11) =============================
0x00B0   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x00B1   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x00B2   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x00B3   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x00B4   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x00B5   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x00B6   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-12 (column:0, row:12) =============================
0x00C0   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x00C1   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x00C2   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x00C3   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x00C4   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x00C5   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x00C6   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-13 (column:0, row:13) =============================
0x00D0   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x00D1   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x00D2   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x00D3   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x00D4   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x00D5   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x00D6   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-14 (column:0, row:14) =============================
0x00E0   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x00E1   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x00E2   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x00E3   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x00E4   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x00E5   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x00E6   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-15 (column:1, row:0) ==============================
0x0100   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0101   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0102   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0103   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0104   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0105   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0106   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-16 (column:1, row:1) ==============================
0x0110   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0111   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0112   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0113   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0114   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0115   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0116   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-17 (column:1, row:2) ==============================
0x0120   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0121   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0122   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0123   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0124   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0125   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0126   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-18 (column:1, row:3) ==============================
0x0130   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0131   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0132   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0133   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0134   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0135   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0136   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-19 (column:1, row:4) ===============================
0x0140   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0141   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0142   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0143   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0144   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0145   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0146   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-20 (column:1, row:5) ==============================
0x0150   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0151   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0152   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0153   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0154   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0155   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0156   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-21 (column:1, row:6) ==============================
0x0160   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0161   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0162   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0163   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0164   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0165   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0166   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-22 (column:1, row:7) ==============================
0x0170   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0171   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0172   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0173   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0174   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0175   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0176   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-23 (column:1, row:8) ==============================
0x0180   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0181   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0182   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0183   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0184   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0185   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0186   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-24 (column:1, row:9) ==============================
0x0190   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0191   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0192   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0193   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0194   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0195   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0196   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-25 (column:1, row:10) =============================
0x01A0   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x01A1   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x01A2   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x01A3   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x01A4   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x01A5   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x01A6   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-26 (column:1, row:11) =============================
0x01B0   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x01B1   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x01B2   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x01B3   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x01B4   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x01B5   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x01B6   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-27 (column:1, row:12) =============================
0x01C0   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x01C1   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x01C2   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x01C3   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x01C4   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x01C5   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x01C6   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-28 (column:1, row:13) =============================
0x01D0   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x01D1   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x01D2   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x01D3   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x01D4   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x01D5   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x01D6   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-29 (column:1, row:14) =============================
0x01E0   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x01E1   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x01E2   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x01E3   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x01E4   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x01E5   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x01E6   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-30 (column:2, row:0) ==============================
0x0200   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0201   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0202   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0203   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0204   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0205   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0206   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-31 (column:2, row:1) ==============================
0x0210   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0211   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0212   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0213   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0214   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0215   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0216   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-32 (column:2, row:2) ==============================
0x0220   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0221   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0222   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0223   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0224   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0225   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0226   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-33 (column:2, row:3) ==============================
0x0230   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0231   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0232   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0233   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0234   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0235   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0236   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-34 (column:2, row:4) ===============================
0x0240   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0241   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0242   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0243   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0244   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0245   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0246   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-35 (column:2, row:5) ==============================
0x0250   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0251   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0252   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0253   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0254   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0255   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0256   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-36 (column:2, row:6) ==============================
0x0260   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0261   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0262   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0263   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0264   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0265   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0266   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-37 (column:2, row:7) ==============================
0x0270   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0271   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0272   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0273   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0274   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0275   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0276   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-38 (column:2, row:8) ==============================
0x0280   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0281   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0282   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0283   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0284   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0285   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0286   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-39 (column:2, row:9) ==============================
0x0290   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0291   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0292   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0293   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0294   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0295   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0296   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-40 (column:2, row:10) =============================
0x02A0   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x02A1   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x02A2   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x02A3   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x02A4   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x02A5   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x02A6   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-41 (column:2, row:11) =============================
0x02B0   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x02B1   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x02B2   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x02B3   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x02B4   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x02B5   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x02B6   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-42 (column:2, row:12) =============================
0x02C0   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x02C1   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x02C2   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x02C3   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x02C4   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x02C5   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x02C6   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-43 (column:2, row:13) =============================
0x02D0   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x02D1   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x02D2   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x02D3   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x02D4   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x02D5   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x02D6   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-44 (column:2, row:14) =============================
0x02E0   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x02E1   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x02E2   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x02E3   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x02E4   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x02E5   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x02E6   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-45 (column:3, row:0) ==============================
0x0300   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0301   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0302   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0303   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0304   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0305   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0306   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-46 (column:3, row:1) ==============================
0x0310   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0311   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0312   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0313   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0314   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0315   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0316   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-47 (column:3, row:2) ==============================
0x0320   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0321   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0322   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0323   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0324   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0325   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0326   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-48 (column:3, row:3) ==============================
0x0330   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0331   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0332   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0333   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0334   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0335   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0336   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-49 (column:3, row:4) ===============================
0x0340   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0341   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0342   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0343   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0344   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0345   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0346   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-50 (column:3, row:5) ==============================
0x0350   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0351   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0352   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0353   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0354   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0355   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0356   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-51 (column:3, row:6) ==============================
0x0360   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0361   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0362   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0363   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0364   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0365   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0366   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-52 (column:3, row:7) ==============================
0x0370   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0371   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0372   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0373   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0374   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0375   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0376   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-53 (column:3, row:8) ==============================
0x0380   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0381   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0382   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0383   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0384   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0385   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0386   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-54 (column:3, row:9) ==============================
0x0390   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0391   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0392   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0393   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0394   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0395   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0396   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-55 (column:3, row:10) =============================
0x03A0   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x03A1   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x03A2   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x03A3   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x03A4   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x03A5   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x03A6   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-56 (column:3, row:11) =============================
0x03B0   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x03B1   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x03B2   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x03B3   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x03B4   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x03B5   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x03B6   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-57 (column:3, row:12) =============================
0x03C0   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x03C1   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x03C2   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x03C3   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x03C4   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x03C5   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x03C6   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-58 (column:3, row:13) =============================
0x03D0   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x03D1   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x03D2   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x03D3   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x03D4   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x03D5   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x03D6   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-59 (column:3, row:14) =============================
0x03E0   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x03E1   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x03E2   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x03E3   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x03E4   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x03E5   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x03E6   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-60 (column:4, row:0) ==============================
0x0400   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0401   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0402   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0403   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0404   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0405   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0406   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-61 (column:4, row:1) ==============================
0x0410   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0411   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0412   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0413   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0414   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0415   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0416   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-62 (column:4, row:2) ==============================
0x0420   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0421   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0422   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0423   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0424   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0425   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0426   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-63 (column:4, row:3) ==============================
0x0430   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0431   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0432   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0433   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0434   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0435   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0436   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-64 (column:4, row:4) ===============================
0x0440   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0441   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0442   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0443   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0444   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0445   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0446   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-65 (column:4, row:5) ==============================
0x0450   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0451   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0452   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0453   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0454   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0455   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0456   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-66 (column:4, row:6) ==============================
0x0460   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0461   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0462   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0463   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0464   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0465   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0466   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-67 (column:4, row:7) ==============================
0x0470   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0471   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0472   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0473   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0474   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0375   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0476   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-69 (column:4, row:8) ==============================
0x0480   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0481   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0482   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0483   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0484   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0485   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0486   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-69 (column:4, row:9) ==============================
0x0490   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0491   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0492   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0493   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0494   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0495   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0496   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-70 (column:4, row:10) =============================
0x04A0   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x04A1   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x04A2   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x04A3   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x04A4   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x04A5   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x04A6   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-71 (column:4, row:11) =============================
0x04B0   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x04B1   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x04B2   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x04B3   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x04B4   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x04B5   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x04B6   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-72 (column:4, row:12) =============================
0x04C0   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x04C1   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x04C2   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x04C3   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x04C4   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x04C5   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x04C6   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-73 (column:4, row:13) =============================
0x04D0   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x04D1   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x04D2   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x04D3   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x04D4   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x04D5   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x04D6   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-74 (column:4, row:14) =============================
0x04E0   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x04E1   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x04E2   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x04E3   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x04E4   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x04E5   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x04E6   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-75 (column:5, row:0) ==============================
0x0500   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0501   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0502   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0503   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0504   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0505   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0506   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-76 (column:5, row:1) ==============================
0x0510   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0511   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0512   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0513   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0514   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0515   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0516   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-77 (column:5, row:2) ==============================
0x0520   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0521   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0522   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0523   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0524   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0525   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0526   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-78 (column:5, row:3) ==============================
0x0530   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0531   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0532   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0533   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0534   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0535   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0536   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-79 (column:5, row:4) ===============================
0x0540   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0541   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0542   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0543   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0544   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0545   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0546   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-80 (column:5, row:5) ==============================
0x0550   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0551   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0552   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0553   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0554   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0555   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0556   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-81 (column:5, row:6) ==============================
0x0560   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0561   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0562   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0563   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0564   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0565   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0566   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-82 (column:5, row:7) ==============================
0x0570   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0571   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0572   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0573   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0574   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0575   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0576   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-83 (column:5, row:8) ==============================
0x0580   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0581   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0582   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0583   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0584   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0585   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0586   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-84 (column:5, row:9) ==============================
0x0590   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0591   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0592   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0593   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0594   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0595   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0596   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-85 (column:5, row:10) =============================
0x05A0   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x05A1   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x05A2   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x05A3   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x05A4   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x05A5   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x05A6   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-86 (column:5, row:11) =============================
0x05B0   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x05B1   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x05B2   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x05B3   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x05B4   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x05B5   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x05B6   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-87 (column:5, row:12) =============================
0x05C0   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x05C1   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x05C2   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x05C3   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x05C4   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x05C5   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x05C6   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-88 (column:5, row:13) =============================
0x05D0   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x05D1   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x05D2   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x05D3   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x05D4   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x05D5   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x05D6   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-89 (column:5, row:14) =============================
0x05E0   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x05E1   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x05E2   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x05E3   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x05E4   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x05E5   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x05E6   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-90 (column:6, row:0) ==============================
0x0600   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0601   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0602   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0603   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0604   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0605   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0606   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-91 (column:6, row:1) ==============================
0x0610   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0611   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0612   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0613   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0614   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0615   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0616   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-92 (column:6, row:2) ==============================
0x0620   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0621   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0622   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0623   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0624   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0625   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0626   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-93 (column:6, row:3) ==============================
0x0630   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0631   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0632   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0633   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0634   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0635   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0636   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-94 (column:6, row:4) ==============================
0x0640   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0641   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0642   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0643   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0644   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0645   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0646   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-95 (column:6, row:5) =============================
0x0650   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0651   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0652   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0653   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0654   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0655   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0656   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-96 (column:6, row:6) =============================
0x0660   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0661   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0662   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0663   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0664   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0665   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0666   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-97 (column:6, row:7) =============================
0x0670   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0671   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0672   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0673   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0674   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0675   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0676   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-98 (column:6, row:8) =============================
0x0680   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0681   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0682   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0683   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0684   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0685   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0686   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-99 (column:6, row:9) =============================
0x0690   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0691   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0692   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0693   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0694   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0695   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0696   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-100 (column:6, row:10) ============================
0x06A0   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x06A1   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x06A2   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x06A3   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x06A4   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x06A5   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x06A6   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-101 (column:6, row:11) ============================
0x06B0   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x06B1   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x06B2   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x06B3   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x06B4   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x06B5   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x06B6   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-102 (column:6, row:12) ============================
0x06C0   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x06C1   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x06C2   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x06C3   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x06C4   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x06C5   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x06C6   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-103 (column:6, row:13) ============================
0x06D0   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x06D1   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x06D2   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x06D3   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x06D4   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x06D5   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x06D6   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-104 (column:6, row:14) ============================
0x06E0   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x06E1   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x06E2   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x06E3   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x06E4   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x06E5   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x06E6   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-105 (column:7, row:0) =============================
0x0700   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0701   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0702   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0703   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0704   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0705   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0706   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-106 (column:7, row:1) =============================
0x0710   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0711   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0712   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0713   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0714   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0715   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0716   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-107 (column:7, row:2) =============================
0x0720   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0721   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0722   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0723   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0724   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0725   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0726   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-108 (column:7, row:3) =============================
0x0730   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0731   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0732   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0733   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0734   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0735   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0736   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-109 (column:7, row:4) ==============================
0x0740   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0741   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0742   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0743   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0744   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0745   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0746   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-110 (column:7, row:5) =============================
0x0750   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0751   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0752   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0753   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0754   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0755   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0756   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-111 (column:7, row:6) =============================
0x0760   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0761   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0762   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0763   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0764   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0765   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0766   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-112 (column:7, row:7) =============================
0x0770   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0771   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0772   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0773   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0774   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0775   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0776   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-113 (column:7, row:8) =============================
0x0780   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0781   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0782   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0783   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0784   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0785   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0786   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-114 (column:7, row:9) =============================
0x0790   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0791   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0792   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0793   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0794   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0795   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0796   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-115 (column:7, row:10) ============================
0x07A0   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x07A1   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x07A2   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x07A3   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x07A4   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x07A5   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x07A6   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-116 (column:7, row:11) ============================
0x07B0   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x07B1   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x07B2   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x07B3   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x07B4   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x07B5   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x07B6   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-117 (column:7, row:12) ============================
0x07C0   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x07C1   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x07C2   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x07C3   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x07C4   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x07C5   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x07C6   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-118 (column:7, row:13) ============================
0x07D0   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x07D1   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x07D2   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x07D3   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x07D4   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x07D5   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x07D6   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-119 (column:7, row:14) ============================
0x07E0   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x07E1   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x07E2   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x07E3   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x07E4   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x07E5   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x07E6   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-120 (column:8, row:0) =============================
0x0800   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0801   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0802   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0803   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0804   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0805   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0806   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-121 (column:8, row:1) =============================
0x0810   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0811   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0812   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0813   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0814   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0815   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0816   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-122 (column:8, row:2) =============================
0x0820   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0821   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0822   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0823   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0824   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0825   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0826   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-123 (column:8, row:3) =============================
0x0830   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0831   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0832   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0833   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0834   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0835   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0836   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-124 (column:8, row:4) ==============================
0x0840   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0841   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0842   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0843   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0844   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0845   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0846   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-125 (column:8, row:5) =============================
0x0850   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0851   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0852   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0853   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0854   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0855   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0856   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-126 (column:8, row:6) =============================
0x0860   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0861   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0862   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0863   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0864   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0865   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0866   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-127 (column:8, row:7) =============================
0x0870   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0871   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0872   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0873   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0874   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0875   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0876   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-128 (column:8, row:8) =============================
0x0880   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0881   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0882   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0883   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0884   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0885   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0886   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-129 (column:8, row:9) =============================
0x0890   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0891   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0892   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0893   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0894   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0895   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0896   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-130 (column:8, row:10) ============================
0x08A0   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x08A1   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x08A2   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x08A3   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x08A4   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x08A5   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x08A6   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-131 (column:8, row:11) ============================
0x08B0   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x08B1   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x08B2   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x08B3   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x08B4   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x08B5   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x08B6   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-132 (column:8, row:12) ============================
0x08C0   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x08C1   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x08C2   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x08C3   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x08C4   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x08C5   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x08C6   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-133 (column:8, row:13) ============================
0x08D0   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x08D1   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x08D2   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x08D3   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x08D4   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x08D5   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x08D6   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-134 (column:8, row:14) ============================
0x08E0   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x08E1   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x08E2   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x08E3   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x08E4   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x08E5   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x08E6   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-135 (column:9, row:0) =============================
0x0900   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0901   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0902   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0903   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0904   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0905   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0906   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-136 (column:9, row:1) =============================
0x0910   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0911   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0912   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0913   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0914   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0915   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0916   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-137 (column:9, row:2) =============================
0x0920   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0921   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0922   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0923   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0924   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0925   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0926   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-138 (column:9, row:3) =============================
0x0930   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0931   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0932   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0933   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0934   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0935   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0936   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-139 (column:9, row:4) ==============================
0x0940   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0941   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0942   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0943   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0944   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0945   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0946   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-140 (column:9, row:5) =============================
0x0950   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0951   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0952   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0953   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0954   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0955   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0956   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-141 (column:9, row:6) =============================
0x0960   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0961   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0962   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0963   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0964   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0965   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0966   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-142 (column:9, row:7) =============================
0x0970   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0971   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0972   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0973   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0974   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0975   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0976   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-143 (column:9, row:8) =============================
0x0980   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0981   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0982   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0983   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0984   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0985   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0986   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-144 (column:9, row:9) =============================
0x0990   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0991   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0992   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0993   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0994   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0995   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0996   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-145 (column:9, row:10) ============================
0x09A0   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x09A1   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x09A2   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x09A3   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x09A4   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x09A5   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x09A6   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-146 (column:9, row:11) ============================
0x09B0   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x09B1   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x09B2   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x09B3   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x09B4   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x09B5   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x09B6   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-147 (column:9, row:12) ============================
0x09C0   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x09C1   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x09C2   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x09C3   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x09C4   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x09C5   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x09C6   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-148 (column:9, row:13) ============================
0x09D0   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x09D1   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x09D2   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x09D3   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x09D4   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x09D5   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x09D6   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-149 (column:9, row:14) ============================
0x09E0   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x09E1   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x09E2   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x09E3   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x09E4   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x09E5   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x09E6   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-150 (column:10, row:0) =============================
0x0A00   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0A01   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0A02   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0A03   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0A04   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0A05   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0A06   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-151 (column:10, row:1) =============================
0x0A10   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0A11   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0A12   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0A13   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0A14   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0A15   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0A16   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-152 (column:10, row:2) =============================
0x0A20   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0A21   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0A22   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0A23   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0A24   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0A25   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0A26   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-153 (column:10, row:3) =============================
0x0A30   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0A31   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0A32   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0A33   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0A34   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0A35   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0A36   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-154 (column:10, row:4) ==============================
0x0A40   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0A41   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0A42   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0A43   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0A44   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0A45   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0A46   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-155 (column:10, row:5) =============================
0x0A50   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0A51   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0A52   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0A53   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0A54   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0A55   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0A56   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-156 (column:10, row:6) =============================
0x0A60   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0A61   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0A62   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0A63   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0A64   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0A65   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0A66   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-157 (column:10, row:7) =============================
0x0A70   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0A71   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0A72   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0A73   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0A74   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0A75   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0A76   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-158 (column:10, row:8) =============================
0x0A80   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0A81   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0A82   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0A83   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0A84   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0A85   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0A86   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-159 (column:10, row:9) =============================
0x0A90   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0A91   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0A92   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0A93   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0A94   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0A95   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0A96   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-160 (column:10, row:10) ============================
0x0AA0   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0AA1   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0AA2   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0AA3   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0AA4   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0AA5   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0AA6   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-161 (column:10, row:11) ============================
0x0AB0   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0AB1   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0AB2   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0AB3   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0AB4   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0AB5   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0AB6   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-162 (column:10, row:12) ============================
0x0AC0   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0AC1   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0AC2   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0AC3   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0AC4   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0AC5   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0AC6   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-163 (column:10, row:13) ============================
0x0AD0   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0AD1   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0AD2   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0AD3   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0AD4   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0AD5   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0AD6   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-164 (column:10, row:14) ============================
0x0AE0   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0AE1   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0AE2   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0AE3   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0AE4   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0AE5   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0AE6   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-165 (column:11, row:0) =============================
0x0B00   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0B01   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0B02   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0B03   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0B04   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0B05   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0B06   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-166 (column:11, row:1) =============================
0x0B10   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0B11   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0B12   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0B13   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0B14   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0B15   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0B16   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-167 (column:11, row:2) =============================
0x0B20   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0B21   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0B22   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0B23   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0B24   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0B25   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0B26   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-168 (column:11, row:3) =============================
0x0B30   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0B31   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0B32   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0B33   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0B34   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0B35   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0B36   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-169 (column:11, row:4) ==============================
0x0B40   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0B41   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0B42   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0B43   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0B44   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0B45   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0B46   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-170 (column:11, row:5) =============================
0x0B50   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0B51   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0B52   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0B53   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0B54   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0B55   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0B56   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-171 (column:11, row:6) =============================
0x0B60   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0B61   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0B62   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0B63   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0B64   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0B65   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0B66   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-172 (column:11, row:7) =============================
0x0B70   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0B71   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0B72   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0B73   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0B74   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0B75   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0B76   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-173 (column:11, row:8) =============================
0x0B80   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0B81   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0B82   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0B83   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0B84   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0B85   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0B86   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-174 (column:11, row:9) =============================
0x0B90   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0B91   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0B92   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0B93   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0B94   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0B95   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0B96   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-175 (column:11, row:10) ============================
0x0BA0   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0BA1   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0BA2   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0BA3   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0BA4   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0BA5   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0BA6   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-176 (column:11, row:11) ============================
0x0BB0   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0BB1   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0BB2   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0BB3   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0BB4   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0BB5   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0BB6   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-177 (column:11, row:12) ============================
0x0BC0   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0BC1   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0BC2   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0BC3   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0BC4   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0BC5   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0BC6   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-178 (column:11, row:13) ============================
0x0BD0   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0BD1   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0BD2   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0BD3   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0BD4   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0BD5   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0BD6   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-179 (column:11, row:14) ============================
0x0BE0   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0BE1   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0BE2   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0BE3   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0BE4   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0BE5   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0BE6   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-180 (column:12, row:0) =============================
0x0C00   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0C01   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0C02   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0C03   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0C04   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0C05   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0C06   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-181 (column:12, row:1) =============================
0x0C10   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0C11   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0C12   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0C13   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0C14   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0C15   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0C16   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-182 (column:12, row:2) =============================
0x0C20   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0C21   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0C22   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0C23   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0C24   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0C25   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0C26   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-183 (column:12, row:3) =============================
0x0C30   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0C31   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0C32   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0C33   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0C34   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0C35   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0C36   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-184 (column:12, row:4) ==============================
0x0C40   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0C41   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0C42   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0C43   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0C44   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0C45   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0C46   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-185 (column:12, row:5) =============================
0x0C50   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0C51   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0C52   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0C53   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0C54   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0C55   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0C56   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-186 (column:12, row:6) =============================
0x0C60   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0C61   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0C62   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0C63   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0C64   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0C65   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0C66   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-187 (column:12, row:7) =============================
0x0C70   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0C71   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0C72   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0C73   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0C74   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0C75   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0C76   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-188 (column:12, row:8) =============================
0x0C80   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0C81   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0C82   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0C83   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0C84   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0C85   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0C86   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-189 (column:12, row:9) =============================
0x0C90   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0C91   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0C92   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0C93   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0C94   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0C95   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0C96   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-190 (column:12, row:10) ============================
0x0CA0   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0CA1   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0CA2   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0CA3   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0CA4   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0CA5   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0CA6   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-191 (column:12, row:11) ============================
0x0CB0   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0CB1   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0CB2   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0CB3   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0CB4   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0CB5   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0CB6   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-192 (column:12, row:12) ============================
0x0CC0   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0CC1   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0CC2   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0CC3   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0CC4   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0CC5   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0CC6   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-193 (column:12, row:13) ============================
0x0CD0   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0CD1   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0CD2   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0CD3   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0CD4   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0CD5   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0CD6   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-194 (column:12, row:14) ============================
0x0CE0   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0CE1   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0CE2   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0CE3   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0CE4   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0CE5   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0CE6   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-195 (column:13, row:0) =============================
0x0D00   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0D01   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0D02   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0D03   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0D04   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0D05   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0D06   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-196 (column:13, row:1) =============================
0x0D10   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0D11   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0D12   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0D13   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0D14   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0D15   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0D16   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-197 (column:13, row:2) =============================
0x0D20   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0D21   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0D22   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0D23   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0D24   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0D25   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0D26   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-198 (column:13, row:3) =============================
0x0D30   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0D31   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0D32   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0D33   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0D34   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0D35   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0D36   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-199 (column:13, row:4) ==============================
0x0D40   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0D41   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0D42   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0D43   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0D44   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0D45   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0D46   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-200 (column:13, row:5) =============================
0x0D50   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0D51   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0D52   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0D53   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0D54   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0D55   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0D56   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-201 (column:13, row:6) =============================
0x0D60   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0D61   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0D62   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0D63   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0D64   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0D65   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0D66   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-202 (column:13, row:7) =============================
0x0D70   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0D71   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0D72   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0D73   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0D74   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0D75   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0D76   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-203 (column:13, row:8) =============================
0x0D80   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0D81   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0D82   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0D83   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0D84   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0D85   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0D86   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-204 (column:13, row:9) =============================
0x0D90   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0D91   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0D92   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0D93   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0D94   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0D95   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0D96   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-205 (column:13, row:10) ============================
0x0DA0   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0DA1   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0DA2   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0DA3   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0DA4   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0DA5   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0DA6   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-206 (column:13, row:11) ============================
0x0DB0   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0DB1   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0DB2   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0DB3   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0DB4   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0DB5   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0DB6   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-207 (column:13, row:12) ============================
0x0DC0   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0DC1   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0DC2   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0DC3   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0DC4   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0DC5   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0DC6   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-208 (column:13, row:13) ============================
0x0DD0   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0DD1   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0DD2   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0DD3   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0DD4   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0DD5   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0DD6   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-209 (column:13, row:14) ============================
0x0DE0   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0DE1   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0DE2   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0DE3   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0DE4   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0DE5   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0DE6   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-210 (column:14, row:0) =============================
0x0E00   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0E01   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0E02   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0E03   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0E04   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0E05   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0E06   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-211 (column:14, row:1) =============================
0x0E10   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0E11   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0E12   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0E13   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0E14   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0E15   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0E16   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-212 (column:14, row:2) =============================
0x0E20   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0E21   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0E22   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0E23   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0E24   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0E25   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0E26   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-213 (column:14, row:3) =============================
0x0E30   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0E31   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0E32   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0E33   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0E34   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0E35   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0E36   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-214 (column:14, row:4) ==============================
0x0E40   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0E41   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0E42   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0E43   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0E44   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0E45   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0E46   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-215 (column:14, row:5) =============================
0x0E50   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0E51   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0E52   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0E53   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0E54   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0E55   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0E56   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-216 (column:14, row:6) =============================
0x0E60   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0E61   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0E62   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0E63   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0E64   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0E65   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0E66   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-217 (column:14, row:7) =============================
0x0E70   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0E71   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0E72   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0E73   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0E74   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0E75   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0E76   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-218 (column:14, row:8) =============================
0x0E80   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0E81   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0E82   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0E83   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0E84   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0E85   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0E86   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-219 (column:14, row:9) =============================
0x0E90   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0E91   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0E92   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0E93   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0E94   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0E95   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0E96   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-220 (column:14, row:10) ============================
0x0EA0   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0EA1   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0EA2   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0EA3   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0EA4   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0EA5   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0EA6   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-221 (column:14, row:11) ============================
0x0EB0   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0EB1   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0EB2   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0EB3   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0EB4   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0EB5   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0EB6   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-222 (column:14, row:12) ============================
0x0EC0   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0EC1   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0EC2   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0EC3   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0EC4   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0EC5   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0EC6   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-223 (column:14, row:13) ============================
0x0ED0   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0ED1   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0ED2   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0ED3   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0ED4   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0ED5   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0ED6   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

# Pixel-224 (column:14, row:14) ============================
0x0EE0   , B'0000-0000,       # CONF_ADJ_LSB_TOA
                              #  SLOW_DL[3:0]
                              #  FAST_DL[7:4]

0x0EE1   , B'0000-0000,       # CONF_ADJ_LSB_TOT
                              #  COARSE_DL[3:0]
                              #  FAST_DL[7:4]

0x0EE2   , B'00-0-0-00-1-0,   # CONF_SRAM
                              #  ENABLE_CLK_INT[0]
                              #  ENABLE_CLK_EXT[1]
                              #  PATTERN_SEL[3:2]
                              #  START_TEST[4]
                              #  ENABLE_TEST[5]

0x0EE3   , B'0-1-1-1-1-1-1-0, # CONF_FE
                              #  ENABLE_DISCR_EXT[0]
                              #  ENABLE_CTEST[1]
                              #  ENABLE_DISCR[2]
                              #  ENABLE_HISTERESYS[3]
                              #  ENABLE_PA[4]
                              #  ENABLE_TOA_TDC[5]
                              #  ENABLE_TOT_TDC[6]

0x0EE4   , B'10000000,        # CONF_ADJ_DISCR_THRESHOLD
                              #  VALUE[7:0]

0x0EE5   , B'00000010,        # CONF_TRIG_LATENCY_L
                              #  VALUE[7:0]

0x0EE6   , B'00000-000,       # CONF_TRIG_LATENCY_H
                              #  VALUE[2:0]

