# agx-isa — clean-room A18 Pro (G17P) AGX instruction database + assembler + disassembler

The A18 counterpart to dougallj/applegpu: a **machine-readable instruction
database** for the Apple A18 Pro (G17P) shader ISA, with a table-driven
**assembler** (fields → bytes) and **disassembler** (bytes → mnemonic+fields),
plus a **round-trip test**. One table (`isadb.py::DB`) drives both directions.

**Clean-room:** every encoding here was learned from the compiled form of MSL
**we wrote** (OWN-SHADER) — by byte-diffing our own shaders and by splicing
bytes and running them on the real GPU (hardware validation). No Apple binary
was ever disassembled or introspected. The *shape* of the table (match bits +
typed bit-fields + per-instruction size) reuses the design of the public MIT
applegpu database; the *contents* are ours, populated from scratch for G17P
(a different ISA from G13/G14 — the public G13 decoder produces nonsense on our
bytes, EXP-0001).

## Files

| file | role |
|---|---|
| `isadb.py` | the database (`DB`), the instruction-length rule (`instr_length`), and the generic table-driven codec (`decode_one`, `disassemble`, `assemble`, `assemble_op`). Run `python3 isadb.py` for a summary, `--json` for the machine-readable dump. |
| `agxisa.py` | CLI: `tokenize <hex>`, `disasm <hex>`, `asm <mnem> k=v...`, `json`. |
| `roundtrip_test.py` | proves `asm(disasm(b))==b`, `disasm(asm(x))==x`, and clean tokenization of whole real `_agc.main` programs. |
| `db.json` | generated machine-readable export of the DB + length rule (`python3 isadb.py --json > db.json`). |
| `gen_encoding_tables.py` | renders `db.json` into the human-readable `docs/isa/encoding-tables.md` (per-instruction bit-field tables by family; EXP-0036). |

## Schema (each instruction descriptor)

```
{ "mnemonic", "length"(bytes),
  "match":  [(bit_start, bit_width, value), ...],   # constant identifying bits
  "fields": [ {"name","start","width","type":reg|imm|enum|mod|opcode|raw,"enum"?}, ... ],
  "semantics", "provenance" }
```
Bit numbering: an N-byte instruction is one little-endian integer; bit 0 = bit 0
of byte 0 (offset +0), bit 16 = bit 0 of byte 2 (offset +2), etc.

## Instruction-length rule (G17P, EXP-0005)

Parcels are 2 bytes (all lengths even). **Unlike G13, the first parcel does NOT
encode length on G17P** — `fsub`=`09 01 1c…` (6B) and `fma`=`09 01 1e…` (8B)
share the identical first parcel yet differ in length. Length is a function of
byte 0 (the format/group) plus — for the float-ALU group only — a length bit at
byte +2 bit 1. Observed table (all validated by clean tokenization of our own
shaders):

| byte0 | group | length |
|---|---|---|
| `0x0e` | stop/end | 4 |
| low nibble `0xC` (`0x0C`/`0x1C`) | preamble (get_sr-like) | 4 |
| low nibble `0x7` (`0x67`/`0xE7`) | device load / store | 14 |
| `0x09` | float ALU | **6**, or **8** if `(byte[+2] & 0x02)` (fma) |
| `0x0b` | float unary (fmov/neg/abs) | 10 |
| `0x12` | float min/max | 6 |
| low nibble `0xA` | predicate compare | 6 for ordered form; 10 when byte+2 bit0 is set and bytes+4/+5 are `06 00` (EXP-M4-45) |
| `0x0f` | execution-mask control | 10 for `JMP_EXEC_ANY/NONE`; 4 for mask push; 6 for pop (EXP-M4-45/46) |
| `0x8f` | loop-mask update / break unwind / return | 4 for byte+1 `04` loop update or `02/12` return; 6 for byte+1 `05` break unwind (EXP-M4-46) |
| `0x9f` | integer ALU | 10/12 — **not solved (follow-up)** |
| low-nibble `0x5` + `byte+1==0x80` + `byte+2==0x0c` | **texture sample / read** (companion + sampler op) | 14 (EXP-0016 HW) |
| `0xd7` | **texture write** (memory-family store) | 16 (EXP-0016 HW) |
| `0x37` | **quad reduce/scan** if `byte+2==0x56` (EXP-0018); else **derivative** (dfdx/dfdy) | 8 / 10 |
| `0xbf`/`0x3f`/`0xb7` + `byte+2==0x56` | **subgroup/quad reduce & prefix-scan** | 8 (EXP-0018 HW) |
| `0x47`/`0xc7` | **subgroup/quad shuffle & broadcast** | 10 (EXP-0018 HW) |
| `0x17` | **simd_ballot / vote mask** | 10 (EXP-0018 HW) |
| `0x67` (`byte+1==0x11`/`0x01`) | **atomic RMW** (op selector at byte+12; native, not a CAS loop) | 14 (EXP-0018 HW) |
| `0xcf` | **SIMD-group MATRIX multiply-accumulate** (dedicated 8×8×8 cooperative-matrix MAC) | 12 (EXP-0022 HW) |
| `0x2f`/`0xaf` | **float SPECIAL-FUNCTION UNIT** (SFU): rcp/rsqrt/exp2 (`0xaf`) \| round/sqrt/log2 (`0x2f`), fn=byte+1 | 10 (EXP-0013/EXP-0026 HW) |
| low-nibble `0x9` + `byte+2==0x25` | **transcendental ESTIMATE seed** (byte0 `0x29`): rcp/rsqrt/sqrt NR seed, ~8 mantissa bits | 6 (EXP-0026 HW) |
| `0x2f`/`0xaf` + `byte+2==0x54` | **FRAGMENT varying INTERPOLATE** (`iter`): perspective/linear/perspective-W. 8 if `byte+6==0x0a` (interpolate-at setup, centroid/sample) else 10 | 10/8 (EXP-0029 HW) |
| `0x1f` + `byte+2==0x54` + `byte+1∈{03,0b}` | **FRAGMENT flat varying load** (`iter_flat`, provoking-vertex attribute) | 6 (EXP-0029 HW) |
| `0xe7` (`byte+1==0x06`) | **FRAGMENT COLOUR STORE** to tilebuffer (`frag_color_store`: byte+3=src reg, byte+5=RT index) | 12 (EXP-0029 HW) |
| `0x67` (`byte+1==0x0e`) | **FRAGMENT TILEBUFFER READ** (`tile_read`; programmable-blend `[[color(n)]]` input, the ld_tile analogue) | 12 (EXP-0029 HW) |
| `0x97` | **FRAGMENT colour-register pack/move** (`frag_color_pack`; byte+6 = packed colour component) | 10 (EXP-0029 HW) |
| `0x87` + `byte+2==0x54` | **FRAGMENT tile/RT access setup** (`frag_tile_setup`; byte+3 = per-RT selector) | 6 (EXP-0029) |
| `0xd7` (`byte+1==0x14`, `byte+2==0x54`) | **FRAGMENT [[depth]] store** (`frag_depth_store`; vs 16-byte tex write) | 6 (EXP-0029) |
| `0x07` + `byte+2==0x54` + `byte+4==0x06` | **FRAGMENT PIXEL-ORDERING** (`pixel_order`; raster-order-group wait/signal, byte+1 0x14 acquire / 0x04 release) — same 0x07 fence family as `threadgroup_barrier` | 6 (EXP-0029) |
| `0x04` (`byte+1!=0xea`) / `0x03` (`byte+2==0x26`) | FRAGMENT centroid/sample-position preamble read | 8 / 10 (EXP-0029) |

## Op-select field (float 2-source ALU, HW-VALIDATED, EXP-0005)

The operation select is the **low 3 bits of the byte at instruction offset +2**
= instruction bits **[16:19]**: `0b100`=fadd, `0b101`=fmul (bit 0 = add/mul, the
originally-validated bit; bit 1 = the length/fma bit; bit 2 = arithmetic-enable).
Bits 3-5 are don't-care for the operation; bits 6-7 select a srcA-passthrough
mode; `0b111` is an illegal op (contained GPU fault). See
`../../experiments/EXP-0005-float-alu-isa/`.

## Use

```sh
python3 agxisa.py tokenize 1ca01006...    # split a raw _agc.main into instructions
python3 agxisa.py disasm   09051c0100c0   # -> falu2 [fadd] dst=.. opsel=0x4 ..
python3 agxisa.py asm      fadd srcA=1 srcB=0
python3 roundtrip_test.py                 # ALL PASS
```

The **fragment stage** (EXP-0029) adds nine descriptors: `iter` / `iter_at` / `iter_flat`
(varying interpolation — perspective is a multi-instr lowering, `[[flat]]` is a separate
attribute load, pull-model `interpolate_at_*` ≡ the matching qualifier), `frag_color_store`
(byte+5 = render-target index, HW-splice-proven) / `frag_color_pack` / `frag_tile_setup`
(colour output/epilog + MRT), `tile_read` (programmable-blend tilebuffer read, HW-proven vs
clear colour), `frag_depth_store`, and `pixel_order` (raster-order-group wait/signal — the
same `0x07` fence family as `threadgroup_barrier`). Fragment groups are gated on
fragment-specific byte signatures so compute decoding is unaffected (roundtrip still green).

The **EXP-0036 consolidation** merged the staged EXP-0030/0031/0033/0034/0035 descriptors into this DB
(get_special_register with SR#=byte1 + `mov_imm`; native-half `half_alu`; `ibitcount`/`irotate`;
`pack_convert`/`unpack_convert`; `iminmax_chain`; the function-call ABI `frame_marker`/`call`/`ret`/
`call_indirect`; a refined `tex_sample`). It also rendered the whole DB into `docs/isa/encoding-tables.md`
and ran a byte0-group census over a broad own-shader corpus (~82% of instruction bytes decoded;
`experiments/EXP-0036-consolidation-census/`).

Status: **61 instruction descriptors**, most HW-validated (float/int ALU, conversions,
memory load/store, control flow, the texture family `tex_sample`/`tex_write`/`tex_deriv`
— EXP-0016 — the subgroup/quad family `simd_reduce`, `simd_shuffle`, `simd_ballot` plus
the atomic RMW family `atomic_rmw`/`atomic_mem` — EXP-0018 — the dedicated
cooperative-matrix MAC `matrix_mac` (byte0 `0xcf`, EXP-0022: `simdgroup_matrix` is real
8×8 matrix HW, not FMA/shuffle emulation), SIMD width 32, and the transcendental
special-function unit `fspecial` (byte0 `0x2f`/`0xaf`: rcp/rsqrt/sqrt/exp2/log2/round) +
its `0x29` Newton-Raphson estimate seed `fspecial_est` (~8-bit rcp/rsqrt/sqrt) — EXP-0026:
`a/b=a·rcp(b)`, `pow=exp2(b·log2(a))`, `exp/log=exp2/log2` scaled, `sin/cos`=reduction+poly).
Remaining fields are inferred (byte-diff) or structural — see each descriptor's
`provenance` and `../../PROVENANCE.md`.
