#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Dec 12 23:30:38 2019
# Process ID: 19064
# Current directory: C:/Users/a/Desktop/MIPS32
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20116 C:\Users\a\Desktop\MIPS32\pipelineX.xpr
# Log file: C:/Users/a/Desktop/MIPS32/vivado.log
# Journal file: C:/Users/a/Desktop/MIPS32\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/a/Desktop/MIPS32/pipelineX.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/a/Desktop/MIPS32/ref_code/coe/7.J_Inst_Test/inst_rom.coe'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'inst_mem' generated file not found 'c:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/inst_mem/inst_mem_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'inst_mem' generated file not found 'c:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/inst_mem/inst_mem_sim_netlist.vhdl'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 669.852 ; gain = 109.727
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 844dc7d4b1554252b5e6808528fecbd4 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/a/Desktop/MIPS32/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/a/Desktop/MIPS32/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
[ALU] op =  0
[ALU] op =  0
[CMP] Unknown aluop   124
[ALU] op =  0
[ALU] op =  0
[ALU] Hit SLL
[CMP] Unknown aluop    90
[ALU] Hit ORI
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    90
[ALU] Hit ORI
[ALU] op = 81
[ALU] op = 81
[ALU] op = 81
[CMP] Unknown aluop    90
[CMP] Unknown aluop    90
[ALU] Hit ORI
[CMP] Unknown aluop    90
[CMP] Unknown aluop    90
[ALU] op = 75
[CMP] Unknown aluop    26
[CMP] Unknown aluop    26
[ALU] op = 26
[CMP] Unknown aluop    90
[CMP] Unknown aluop    90
[CMP] Unknown aluop    90
[ALU] Hit ORI
[ALU] op = 81
[ALU] op = 81
[ALU] op = 81
[CMP] Unknown aluop    37
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 737.121 ; gain = 55.508
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500ns
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 737.121 ; gain = 60.223
run 2000 ns
[ALU] Hit OR
[CMP] Unknown aluop    90
[CMP] Unknown aluop    90
[ALU] Hit ORI
[ALU] op =  0
[ALU] op =  0
[ALU] op =  0
[ALU] op = 65
[ALU] op = 65
[ALU] op = 65
[CMP] Unknown aluop    90
[CMP] Unknown aluop    90
[ALU] op = 65
[CMP] Unknown aluop    90
[ALU] Hit ORI
[CMP] Unknown aluop    90
[ALU] op =  0
[ALU] op =  0
[ALU] op =  0
[ALU] op = 84
[ALU] op = 84
[CMP] Unknown aluop    90
[ALU] op = 84
[CMP] Unknown aluop    90
[CMP] Unknown aluop    90
[ALU] Hit ORI
[ALU] op = 75
[CMP] Unknown aluop    37
[ALU] Hit OR
[CMP] Unknown aluop    90
[CMP] Unknown aluop    90
[ALU] Hit ORI
[CMP] Unknown aluop    90
[CMP] Unknown aluop    90
[CMP] Unknown aluop    90
[ALU] op = 64
[ALU] op = 64
[CMP] Unknown aluop    90
[CMP] Unknown aluop    90
[ALU] op = 64
[ALU] Hit ORI
[CMP] Unknown aluop    90
[CMP] Unknown aluop    90
[ALU] op =  0
[ALU] op =  0
[ALU] op =  0
[ALU] op = 83
[ALU] op = 83
[CMP] Unknown aluop    90
[ALU] op = 83
[CMP] Unknown aluop    90
[CMP] Unknown aluop    90
[ALU] Hit ORI
[CMP] Unknown aluop    90
[ALU] op = 74
[CMP] Unknown aluop    37
[ALU] Hit OR
[CMP] Unknown aluop    90
[CMP] Unknown aluop    90
[ALU] Hit ORI
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
export_ip_user_files -of_objects  [get_files C:/Users/a/Desktop/MIPS32/ref_code/coe/7.J_Inst_Test/inst_rom.coe] -no_script -reset -force -quiet
remove_files  C:/Users/a/Desktop/MIPS32/ref_code/coe/7.J_Inst_Test/inst_rom.coe
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/DataMemory.v w ]
add_files C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/DataMemory.v
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/defines.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/DataMemory.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/defines.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/DataMemory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/defines.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/DataMemory.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/defines.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/DataMemory.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/defines.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/DataMemory.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/defines.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/DataMemory.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/defines.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/DataMemory.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/defines.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/DataMemory.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/defines.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/DataMemory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/defines.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/DataMemory.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/defines.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/DataMemory.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/defines.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/DataMemory.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/defines.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/DataMemory.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/defines.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/DataMemory.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/defines.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/DataMemory.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/defines.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/DataMemory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/defines.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/DataMemory.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/defines.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/DataMemory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/defines.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/DataMemory.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/defines.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/DataMemory.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/defines.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/DataMemory.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/defines.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/DataMemory.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/defines.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/DataMemory.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/defines.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/DataMemory.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/defines.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/DataMemory.v:]
INFO: [Common 17-14] Message 'filemgmt 56-199' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/defines.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/DataMemory.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/defines.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/DataMemory.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/defines.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/DataMemory.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/defines.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/DataMemory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/defines.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/DataMemory.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Enable_A {Use_ENA_Pin}] [get_ips data_mem]
generate_target all [get_files  C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/data_mem/data_mem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'data_mem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'data_mem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'data_mem'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'data_mem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'data_mem'...
catch { config_ip_cache -export [get_ips -all data_mem] }
export_ip_user_files -of_objects [get_files C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/data_mem/data_mem.xci] -no_script -sync -force -quiet
reset_run data_mem_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/a/Desktop/MIPS32/pipelineX.runs/data_mem_synth_1

launch_runs -jobs 2 data_mem_synth_1
[Fri Dec 13 00:39:37 2019] Launched data_mem_synth_1...
Run output will be captured here: C:/Users/a/Desktop/MIPS32/pipelineX.runs/data_mem_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/data_mem/data_mem.xci] -directory C:/Users/a/Desktop/MIPS32/pipelineX.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/a/Desktop/MIPS32/pipelineX.ip_user_files -ipstatic_source_dir C:/Users/a/Desktop/MIPS32/pipelineX.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/a/Desktop/MIPS32/pipelineX.cache/compile_simlib/modelsim} {questa=C:/Users/a/Desktop/MIPS32/pipelineX.cache/compile_simlib/questa} {riviera=C:/Users/a/Desktop/MIPS32/pipelineX.cache/compile_simlib/riviera} {activehdl=C:/Users/a/Desktop/MIPS32/pipelineX.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/inst_mem/ref_code/coe/9.Memory_Inst_Test/inst_rom.coe' provided. It will be converted relative to IP Instance files '../../../../pipelineX.srcs/sources_1/ip/inst_mem/ref_code/coe/9.Memory_Inst_Test/inst_rom.coe'
set_property -dict [list CONFIG.Coe_File {C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/inst_mem/ref_code/coe/9.Memory_Inst_Test/inst_rom.coe}] [get_ips inst_mem]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/inst_mem/ref_code/coe/9.Memory_Inst_Test/inst_rom.coe' provided. It will be converted relative to IP Instance files 'ref_code/coe/9.Memory_Inst_Test/inst_rom.coe'
generate_target all [get_files  C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/inst_mem/inst_mem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_mem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_mem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_mem'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'inst_mem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_mem'...
catch { config_ip_cache -export [get_ips -all inst_mem] }
export_ip_user_files -of_objects [get_files C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/inst_mem/inst_mem.xci] -no_script -sync -force -quiet
reset_run inst_mem_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/a/Desktop/MIPS32/pipelineX.runs/inst_mem_synth_1

launch_runs -jobs 2 inst_mem_synth_1
[Fri Dec 13 00:42:14 2019] Launched inst_mem_synth_1...
Run output will be captured here: C:/Users/a/Desktop/MIPS32/pipelineX.runs/inst_mem_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/inst_mem/inst_mem.xci] -directory C:/Users/a/Desktop/MIPS32/pipelineX.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/a/Desktop/MIPS32/pipelineX.ip_user_files -ipstatic_source_dir C:/Users/a/Desktop/MIPS32/pipelineX.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/a/Desktop/MIPS32/pipelineX.cache/compile_simlib/modelsim} {questa=C:/Users/a/Desktop/MIPS32/pipelineX.cache/compile_simlib/questa} {riviera=C:/Users/a/Desktop/MIPS32/pipelineX.cache/compile_simlib/riviera} {activehdl=C:/Users/a/Desktop/MIPS32/pipelineX.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1043.555 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/data_mem/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/inst_mem/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/HazardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/ShiftLeft2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftLeft2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/SignExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol jr, assumed default net type wire [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/controller.v:66]
INFO: [VRFC 10-2458] undeclared symbol bal, assumed default net type wire [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/controller.v:66]
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 1043.555 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 844dc7d4b1554252b5e6808528fecbd4 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'memwrite' [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sim_1/imports/new/testbench.v:30]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rdata_o' [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/top.v:38]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'rdata' is not permitted [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/DataMemory.v:61]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/data_mem/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/inst_mem/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
ERROR: [VRFC 10-3186] cannot index into non-array type wire for 'rdata' [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/DataMemory.v:69]
ERROR: [VRFC 10-3186] cannot index into non-array type wire for 'rdata' [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/DataMemory.v:70]
ERROR: [VRFC 10-3186] cannot index into non-array type wire for 'rdata' [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/DataMemory.v:79]
ERROR: [VRFC 10-3186] cannot index into non-array type wire for 'rdata' [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/DataMemory.v:80]
ERROR: [VRFC 10-3186] cannot index into non-array type wire for 'rdata' [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/DataMemory.v:81]
ERROR: [VRFC 10-3186] cannot index into non-array type wire for 'rdata' [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/DataMemory.v:82]
ERROR: [VRFC 10-2865] module 'DataMemory' ignored due to previous errors [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/DataMemory.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1043.555 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/data_mem/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/inst_mem/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/HazardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/ShiftLeft2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftLeft2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/SignExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol jr, assumed default net type wire [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/controller.v:66]
INFO: [VRFC 10-2458] undeclared symbol bal, assumed default net type wire [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/controller.v:66]
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:28 . Memory (MB): peak = 1043.555 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 844dc7d4b1554252b5e6808528fecbd4 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'memwrite' [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sim_1/imports/new/testbench.v:30]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.mux2(N=1)
Compiling module xil_defaultlib.flopenrc(N=15)
Compiling module xil_defaultlib.flopr(N=12)
Compiling module xil_defaultlib.flopr(N=3)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.HazardUnit
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.flopenr
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.ShiftLeft2
Compiling module xil_defaultlib.flopenrc(N=5)
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.mux3(N=5)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.flopr(N=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Dec 13 00:47:40 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.3/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 83.277 ; gain = 0.906
INFO: [Common 17-206] Exiting Webtalk at Fri Dec 13 00:47:40 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 1043.555 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 1043.555 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.instMemory.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dataMemory.D_MEM.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
[ALU] op =  0
[ALU] op =  0
[CMP] Unknown aluop   124
[ALU] op =  0
[ALU] op =  0
[ALU] Hit SLL
[CMP] Unknown aluop    90
[ALU] Hit ORI
[CMP] Unknown aluop   232
[ALU] op = 232
[ALU] op = 232
[ALU] op = 232
[CMP] Unknown aluop     2
[CMP] Unknown aluop     2
[ALU] Hit SRL
[CMP] Unknown aluop   232
[CMP] Unknown aluop   232
[CMP] Unknown aluop   232
[ALU] op = 232
[ALU] op = 232
[ALU] op = 232
[CMP] Unknown aluop    90
[CMP] Unknown aluop    90
[ALU] Hit ORI
[CMP] Unknown aluop   232
[CMP] Unknown aluop   232
[CMP] Unknown aluop   232
[ALU] op = 232
[ALU] op = 232
[ALU] op = 232
[CMP] Unknown aluop     2
[CMP] Unknown aluop     2
[ALU] Hit SRL
[CMP] Unknown aluop   232
[CMP] Unknown aluop   232
[CMP] Unknown aluop   232
[ALU] op = 232
[ALU] op = 232
[ALU] op = 232
[CMP] Unknown aluop   224
[ALU] op = 224
[ALU] op = 224
[ALU] op = 224
[CMP] Unknown aluop   228
[ALU] op =  0
[ALU] op =  0
[ALU] op =  0
[CMP] Unknown aluop   228
[ALU] op = 228
[ALU] op = 228
[ALU] op = 228
[CMP] Unknown aluop   124
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    90
[ALU] Hit ORI
[CMP] Unknown aluop   233
[ALU] op = 233
[ALU] op = 233
[ALU] op = 233
[CMP] Unknown aluop   229
[ALU] op = 229
[ALU] op = 229
[DATA MEMORY] Invalid Address.
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:49 . Memory (MB): peak = 1043.555 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/data_mem/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/inst_mem/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/HazardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/ShiftLeft2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftLeft2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/SignExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol jr, assumed default net type wire [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/controller.v:66]
INFO: [VRFC 10-2458] undeclared symbol bal, assumed default net type wire [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/controller.v:66]
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 844dc7d4b1554252b5e6808528fecbd4 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'memwrite' [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sim_1/imports/new/testbench.v:30]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.mux2(N=1)
Compiling module xil_defaultlib.flopenrc(N=15)
Compiling module xil_defaultlib.flopr(N=12)
Compiling module xil_defaultlib.flopr(N=3)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.HazardUnit
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.flopenr
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.ShiftLeft2
Compiling module xil_defaultlib.flopenrc(N=5)
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.mux3(N=5)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.flopr(N=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/a/Desktop/MIPS32/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/a/Desktop/MIPS32/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.instMemory.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dataMemory.D_MEM.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
[ALU] op =  0
[ALU] op =  0
[CMP] Unknown aluop   124
[ALU] op =  0
[ALU] op =  0
[ALU] Hit SLL
[CMP] Unknown aluop    90
[ALU] Hit ORI
[CMP] Unknown aluop   232
[ALU] op = 232
[ALU] op = 232
[ALU] op = 232
[CMP] Unknown aluop     2
[CMP] Unknown aluop     2
[ALU] Hit SRL
[CMP] Unknown aluop   232
[CMP] Unknown aluop   232
[CMP] Unknown aluop   232
[ALU] op = 232
[ALU] op = 232
[ALU] op = 232
[CMP] Unknown aluop    90
[CMP] Unknown aluop    90
[ALU] Hit ORI
[CMP] Unknown aluop   232
[CMP] Unknown aluop   232
[CMP] Unknown aluop   232
[ALU] op = 232
[ALU] op = 232
[ALU] op = 232
[CMP] Unknown aluop     2
[CMP] Unknown aluop     2
[ALU] Hit SRL
[CMP] Unknown aluop   232
[CMP] Unknown aluop   232
[CMP] Unknown aluop   232
[ALU] op = 232
[ALU] op = 232
[ALU] op = 232
[CMP] Unknown aluop   224
[ALU] op = 224
[ALU] op = 224
[ALU] op = 224
[CMP] Unknown aluop   228
[ALU] op =  0
[ALU] op =  0
[ALU] op =  0
[CMP] Unknown aluop   228
[ALU] op = 228
[ALU] op = 228
[ALU] op = 228
[CMP] Unknown aluop   124
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    90
[ALU] Hit ORI
[CMP] Unknown aluop   233
[ALU] op = 233
[ALU] op = 233
[ALU] op = 233
[CMP] Unknown aluop   229
[ALU] op = 229
[ALU] op = 229
[DATA MEMORY] Invalid Address.
xsim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1151.602 ; gain = 108.047
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1151.602 ; gain = 108.047
save_wave_config {C:/Users/a/Desktop/MIPS32/testbench_behav.wcfg}
current_wave_config {testbench_behav.wcfg}
C:/Users/a/Desktop/MIPS32/testbench_behav.wcfg
add_wave {{/testbench/dut/dataMemory/addr_i}} {{/testbench/dut/dataMemory/wdata_i}} {{/testbench/dut/dataMemory/ALUControl}} {{/testbench/dut/dataMemory/memEn}} {{/testbench/dut/dataMemory/rdata_o}} {{/testbench/dut/dataMemory/wEna}} {{/testbench/dut/dataMemory/wdata}} {{/testbench/dut/dataMemory/rdata}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/data_mem/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/inst_mem/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/HazardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/ShiftLeft2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftLeft2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/SignExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol jr, assumed default net type wire [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/controller.v:66]
INFO: [VRFC 10-2458] undeclared symbol bal, assumed default net type wire [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/controller.v:66]
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 844dc7d4b1554252b5e6808528fecbd4 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'memwrite' [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sim_1/imports/new/testbench.v:30]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.mux2(N=1)
Compiling module xil_defaultlib.flopenrc(N=15)
Compiling module xil_defaultlib.flopr(N=12)
Compiling module xil_defaultlib.flopr(N=3)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.HazardUnit
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.flopenr
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.ShiftLeft2
Compiling module xil_defaultlib.flopenrc(N=5)
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.mux3(N=5)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.flopr(N=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.instMemory.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dataMemory.D_MEM.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
[ALU] op =  0
[ALU] op =  0
[CMP] Unknown aluop   124
[ALU] op =  0
[ALU] op =  0
[ALU] Hit SLL
[CMP] Unknown aluop    90
[ALU] Hit ORI
[CMP] Unknown aluop   232
[ALU] op = 232
[ALU] op = 232
[ALU] op = 232
[CMP] Unknown aluop     2
[CMP] Unknown aluop     2
[ALU] Hit SRL
[CMP] Unknown aluop   232
[CMP] Unknown aluop   232
[CMP] Unknown aluop   232
[ALU] op = 232
[ALU] op = 232
[ALU] op = 232
[CMP] Unknown aluop    90
[CMP] Unknown aluop    90
[ALU] Hit ORI
[CMP] Unknown aluop   232
[CMP] Unknown aluop   232
[CMP] Unknown aluop   232
[ALU] op = 232
[ALU] op = 232
[ALU] op = 232
[CMP] Unknown aluop     2
[CMP] Unknown aluop     2
[ALU] Hit SRL
[CMP] Unknown aluop   232
[CMP] Unknown aluop   232
[CMP] Unknown aluop   232
[ALU] op = 232
[ALU] op = 232
[ALU] op = 232
[CMP] Unknown aluop   224
[ALU] op = 224
[ALU] op = 224
[ALU] op = 224
[CMP] Unknown aluop   228
[ALU] op =  0
[ALU] op =  0
[ALU] op =  0
[CMP] Unknown aluop   228
[ALU] op = 228
[ALU] op = 228
[ALU] op = 228
[CMP] Unknown aluop   124
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    90
[ALU] Hit ORI
[CMP] Unknown aluop   233
[ALU] op = 233
[ALU] op = 233
[ALU] op = 233
[CMP] Unknown aluop   229
[ALU] op = 229
[ALU] op = 229
[DATA MEMORY] Invalid Address.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1196.707 ; gain = 0.000
save_wave_config {C:/Users/a/Desktop/MIPS32/testbench_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/data_mem/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/inst_mem/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/HazardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/ShiftLeft2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftLeft2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/SignExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol jr, assumed default net type wire [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/controller.v:66]
INFO: [VRFC 10-2458] undeclared symbol bal, assumed default net type wire [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/controller.v:66]
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 1196.707 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 844dc7d4b1554252b5e6808528fecbd4 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'memwrite' [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sim_1/imports/new/testbench.v:30]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.mux2(N=1)
Compiling module xil_defaultlib.flopenrc(N=15)
Compiling module xil_defaultlib.flopr(N=12)
Compiling module xil_defaultlib.flopr(N=3)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.HazardUnit
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.flopenr
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.ShiftLeft2
Compiling module xil_defaultlib.flopenrc(N=5)
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.mux3(N=5)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.flopr(N=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.instMemory.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dataMemory.D_MEM.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
[ALU] op =  0
[ALU] op =  0
[CMP] Unknown aluop   124
[ALU] op =  0
[ALU] op =  0
[ALU] Hit SLL
[CMP] Unknown aluop    90
[ALU] Hit ORI
[CMP] Unknown aluop   232
[ALU] op = 232
[CMP] Unknown aluop     2
[CMP] Unknown aluop     2
[ALU] Hit SRL
[CMP] Unknown aluop   232
[CMP] Unknown aluop   232
[CMP] Unknown aluop   232
[ALU] op = 232
[CMP] Unknown aluop    90
[CMP] Unknown aluop    90
[ALU] Hit ORI
[CMP] Unknown aluop   232
[CMP] Unknown aluop   232
[CMP] Unknown aluop   232
[ALU] op = 232
[CMP] Unknown aluop     2
[CMP] Unknown aluop     2
[ALU] Hit SRL
[CMP] Unknown aluop   232
[CMP] Unknown aluop   232
[CMP] Unknown aluop   232
[ALU] op = 232
[CMP] Unknown aluop   224
[ALU] op = 224
[CMP] Unknown aluop   228
[ALU] op =  0
[ALU] op =  0
[ALU] op =  0
[CMP] Unknown aluop   228
[ALU] op = 228
[CMP] Unknown aluop   124
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    90
[ALU] Hit ORI
[CMP] Unknown aluop   233
[ALU] op = 233
[CMP] Unknown aluop   229
[ALU] op = 229
[CMP] Unknown aluop   225
[ALU] op =  0
[ALU] op =  0
[ALU] op =  0
[CMP] Unknown aluop   225
[ALU] op = 225
[CMP] Unknown aluop    90
[CMP] Unknown aluop    90
[ALU] Hit ORI
[CMP] Unknown aluop   233
[ALU] op = 233
[CMP] Unknown aluop   225
[CMP] Unknown aluop   225
[ALU] op = 225
[CMP] Unknown aluop   229
[ALU] op =  0
[ALU] op =  0
[ALU] op =  0
[CMP] Unknown aluop   229
[ALU] op = 229
[CMP] Unknown aluop    90
[CMP] Unknown aluop    90
[ALU] Hit ORI
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    90
[CMP] Unknown aluop    90
[ALU] Hit ORI
[CMP] Unknown aluop   235
[CMP] Unknown aluop   235
[ALU] op = 235
[CMP] Unknown aluop   227
[CMP] Unknown aluop   227
[ALU] op = 227
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 1196.707 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/data_mem/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/inst_mem/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/HazardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/ShiftLeft2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftLeft2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/SignExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol jr, assumed default net type wire [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/controller.v:66]
INFO: [VRFC 10-2458] undeclared symbol bal, assumed default net type wire [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/controller.v:66]
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 1196.707 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 844dc7d4b1554252b5e6808528fecbd4 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'memwrite' [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sim_1/imports/new/testbench.v:30]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.mux2(N=1)
Compiling module xil_defaultlib.flopenrc(N=15)
Compiling module xil_defaultlib.flopr(N=12)
Compiling module xil_defaultlib.flopr(N=3)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.HazardUnit
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.flopenr
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.ShiftLeft2
Compiling module xil_defaultlib.flopenrc(N=5)
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.mux3(N=5)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.flopr(N=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.instMemory.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dataMemory.D_MEM.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
[ALU] op =  0
[ALU] op =  0
[CMP] Unknown aluop   124
[ALU] op =  0
[ALU] op =  0
[ALU] Hit SLL
[CMP] Unknown aluop    90
[ALU] Hit ORI
[CMP] Unknown aluop   232
[ALU] op = 232
[CMP] Unknown aluop     2
[CMP] Unknown aluop     2
[ALU] Hit SRL
[CMP] Unknown aluop   232
[CMP] Unknown aluop   232
[CMP] Unknown aluop   232
[ALU] op = 232
[CMP] Unknown aluop    90
[CMP] Unknown aluop    90
[ALU] Hit ORI
[CMP] Unknown aluop   232
[CMP] Unknown aluop   232
[CMP] Unknown aluop   232
[ALU] op = 232
[CMP] Unknown aluop     2
[CMP] Unknown aluop     2
[ALU] Hit SRL
[CMP] Unknown aluop   232
[CMP] Unknown aluop   232
[CMP] Unknown aluop   232
[ALU] op = 232
[CMP] Unknown aluop   224
[ALU] op = 224
[CMP] Unknown aluop   228
[ALU] op =  0
[ALU] op =  0
[ALU] op =  0
[CMP] Unknown aluop   228
[ALU] op = 228
[CMP] Unknown aluop   124
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    90
[ALU] Hit ORI
[CMP] Unknown aluop   233
[ALU] op = 233
[CMP] Unknown aluop   229
[ALU] op = 229
[CMP] Unknown aluop   225
[ALU] op =  0
[ALU] op =  0
[ALU] op =  0
[CMP] Unknown aluop   225
[ALU] op = 225
[CMP] Unknown aluop    90
[CMP] Unknown aluop    90
[ALU] Hit ORI
[CMP] Unknown aluop   233
[ALU] op = 233
[CMP] Unknown aluop   225
[CMP] Unknown aluop   225
[ALU] op = 225
[CMP] Unknown aluop   229
[ALU] op =  0
[ALU] op =  0
[ALU] op =  0
[CMP] Unknown aluop   229
[ALU] op = 229
[CMP] Unknown aluop    90
[CMP] Unknown aluop    90
[ALU] Hit ORI
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    90
[CMP] Unknown aluop    90
[ALU] Hit ORI
[CMP] Unknown aluop   235
[CMP] Unknown aluop   235
[ALU] op = 235
[CMP] Unknown aluop   227
[CMP] Unknown aluop   227
[ALU] op = 227
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:35 . Memory (MB): peak = 1196.707 ; gain = 0.000
save_wave_config {C:/Users/a/Desktop/MIPS32/testbench_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/data_mem/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/inst_mem/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/HazardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/ShiftLeft2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftLeft2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/SignExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol jr, assumed default net type wire [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/controller.v:66]
INFO: [VRFC 10-2458] undeclared symbol bal, assumed default net type wire [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/controller.v:66]
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 1196.707 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 844dc7d4b1554252b5e6808528fecbd4 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'memwrite' [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sim_1/imports/new/testbench.v:30]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.mux2(N=1)
Compiling module xil_defaultlib.flopenrc(N=15)
Compiling module xil_defaultlib.flopr(N=12)
Compiling module xil_defaultlib.flopr(N=3)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.HazardUnit
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.flopenr
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.ShiftLeft2
Compiling module xil_defaultlib.flopenrc(N=5)
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.mux3(N=5)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.flopr(N=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.instMemory.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dataMemory.D_MEM.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
[ALU] op =  0
[ALU] op =  0
[CMP] Unknown aluop   124
[ALU] op =  0
[ALU] op =  0
[ALU] Hit SLL
[CMP] Unknown aluop    90
[ALU] Hit ORI
[CMP] Unknown aluop   232
[ALU] op = 232
[CMP] Unknown aluop     2
[CMP] Unknown aluop     2
[ALU] Hit SRL
[CMP] Unknown aluop   232
[CMP] Unknown aluop   232
[CMP] Unknown aluop   232
[ALU] op = 232
[CMP] Unknown aluop    90
[CMP] Unknown aluop    90
[ALU] Hit ORI
[CMP] Unknown aluop   232
[CMP] Unknown aluop   232
[CMP] Unknown aluop   232
[ALU] op = 232
[CMP] Unknown aluop     2
[CMP] Unknown aluop     2
[ALU] Hit SRL
[CMP] Unknown aluop   232
[CMP] Unknown aluop   232
[CMP] Unknown aluop   232
[ALU] op = 232
[CMP] Unknown aluop   224
[ALU] op = 224
[CMP] Unknown aluop   228
[ALU] op =  0
[ALU] op =  0
[ALU] op =  0
[CMP] Unknown aluop   228
[ALU] op = 228
[CMP] Unknown aluop   124
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    90
[ALU] Hit ORI
[CMP] Unknown aluop   233
[ALU] op = 233
[CMP] Unknown aluop   229
[ALU] op = 229
[CMP] Unknown aluop   225
[ALU] op =  0
[ALU] op =  0
[ALU] op =  0
[CMP] Unknown aluop   225
[ALU] op = 225
[CMP] Unknown aluop    90
[CMP] Unknown aluop    90
[ALU] Hit ORI
[CMP] Unknown aluop   233
[ALU] op = 233
[CMP] Unknown aluop   225
[CMP] Unknown aluop   225
[ALU] op = 225
[CMP] Unknown aluop   229
[ALU] op =  0
[ALU] op =  0
[ALU] op =  0
[CMP] Unknown aluop   229
[ALU] op = 229
[CMP] Unknown aluop    90
[CMP] Unknown aluop    90
[ALU] Hit ORI
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    90
[CMP] Unknown aluop    90
[ALU] Hit ORI
[CMP] Unknown aluop   235
[CMP] Unknown aluop   235
[ALU] op = 235
[CMP] Unknown aluop   227
[CMP] Unknown aluop   227
[ALU] op = 227
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:30 . Memory (MB): peak = 1196.707 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/data_mem/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/inst_mem/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/HazardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/ShiftLeft2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftLeft2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/SignExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol jr, assumed default net type wire [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/controller.v:66]
INFO: [VRFC 10-2458] undeclared symbol bal, assumed default net type wire [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/controller.v:66]
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 844dc7d4b1554252b5e6808528fecbd4 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'memwrite' [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sim_1/imports/new/testbench.v:30]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.mux2(N=1)
Compiling module xil_defaultlib.flopenrc(N=15)
Compiling module xil_defaultlib.flopr(N=12)
Compiling module xil_defaultlib.flopr(N=3)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.HazardUnit
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.flopenr
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.ShiftLeft2
Compiling module xil_defaultlib.flopenrc(N=5)
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.mux3(N=5)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.flopr(N=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.instMemory.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dataMemory.D_MEM.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
[ALU] op =  0
[ALU] op =  0
[CMP] Unknown aluop   124
[ALU] op =  0
[ALU] op =  0
[ALU] Hit SLL
[CMP] Unknown aluop    90
[ALU] Hit ORI
[CMP] Unknown aluop   232
[ALU] op = 232
[CMP] Unknown aluop     2
[CMP] Unknown aluop     2
[ALU] Hit SRL
[CMP] Unknown aluop   232
[CMP] Unknown aluop   232
[CMP] Unknown aluop   232
[ALU] op = 232
[CMP] Unknown aluop    90
[CMP] Unknown aluop    90
[ALU] Hit ORI
[CMP] Unknown aluop   232
[CMP] Unknown aluop   232
[CMP] Unknown aluop   232
[ALU] op = 232
[CMP] Unknown aluop     2
[CMP] Unknown aluop     2
[ALU] Hit SRL
[CMP] Unknown aluop   232
[CMP] Unknown aluop   232
[CMP] Unknown aluop   232
[ALU] op = 232
[CMP] Unknown aluop   224
[ALU] op = 224
[CMP] Unknown aluop   228
[ALU] op =  0
[ALU] op =  0
[ALU] op =  0
[CMP] Unknown aluop   228
[ALU] op = 228
[CMP] Unknown aluop   124
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    90
[ALU] Hit ORI
[CMP] Unknown aluop   233
[ALU] op = 233
[CMP] Unknown aluop   229
[ALU] op = 229
[CMP] Unknown aluop   225
[ALU] op =  0
[ALU] op =  0
[ALU] op =  0
[CMP] Unknown aluop   225
[ALU] op = 225
[CMP] Unknown aluop    90
[CMP] Unknown aluop    90
[ALU] Hit ORI
[CMP] Unknown aluop   233
[ALU] op = 233
[CMP] Unknown aluop   225
[CMP] Unknown aluop   225
[ALU] op = 225
[CMP] Unknown aluop   229
[ALU] op =  0
[ALU] op =  0
[ALU] op =  0
[CMP] Unknown aluop   229
[ALU] op = 229
[CMP] Unknown aluop    90
[CMP] Unknown aluop    90
[ALU] Hit ORI
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    90
[CMP] Unknown aluop    90
[ALU] Hit ORI
[CMP] Unknown aluop   235
[CMP] Unknown aluop   235
[ALU] op = 235
[CMP] Unknown aluop   227
[CMP] Unknown aluop   227
[ALU] op = 227
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1196.707 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/data_mem/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/inst_mem/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/HazardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/ShiftLeft2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftLeft2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/SignExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol jr, assumed default net type wire [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/controller.v:66]
INFO: [VRFC 10-2458] undeclared symbol bal, assumed default net type wire [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/controller.v:66]
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:27 . Memory (MB): peak = 1196.707 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 844dc7d4b1554252b5e6808528fecbd4 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'memwrite' [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sim_1/imports/new/testbench.v:30]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.mux2(N=1)
Compiling module xil_defaultlib.flopenrc(N=15)
Compiling module xil_defaultlib.flopr(N=12)
Compiling module xil_defaultlib.flopr(N=3)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.HazardUnit
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.flopenr
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.ShiftLeft2
Compiling module xil_defaultlib.flopenrc(N=5)
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.mux3(N=5)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.flopr(N=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.instMemory.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dataMemory.D_MEM.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
[ALU] op =  0
[ALU] op =  0
[CMP] Unknown aluop   124
[ALU] op =  0
[ALU] op =  0
[ALU] Hit SLL
[CMP] Unknown aluop    90
[ALU] Hit ORI
[CMP] Unknown aluop   232
[ALU] op = 232
[CMP] Unknown aluop     2
[CMP] Unknown aluop     2
[ALU] Hit SRL
[CMP] Unknown aluop   232
[CMP] Unknown aluop   232
[CMP] Unknown aluop   232
[ALU] op = 232
[CMP] Unknown aluop    90
[CMP] Unknown aluop    90
[ALU] Hit ORI
[CMP] Unknown aluop   232
[CMP] Unknown aluop   232
[CMP] Unknown aluop   232
[ALU] op = 232
[CMP] Unknown aluop     2
[CMP] Unknown aluop     2
[ALU] Hit SRL
[CMP] Unknown aluop   232
[CMP] Unknown aluop   232
[CMP] Unknown aluop   232
[ALU] op = 232
[CMP] Unknown aluop   224
[ALU] op = 224
[CMP] Unknown aluop   228
[ALU] op =  0
[ALU] op =  0
[ALU] op =  0
[CMP] Unknown aluop   228
[ALU] op = 228
[CMP] Unknown aluop   124
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    90
[ALU] Hit ORI
[CMP] Unknown aluop   233
[ALU] op = 233
[CMP] Unknown aluop   229
[ALU] op = 229
[CMP] Unknown aluop   225
[ALU] op =  0
[ALU] op =  0
[ALU] op =  0
[CMP] Unknown aluop   225
[ALU] op = 225
[CMP] Unknown aluop    90
[CMP] Unknown aluop    90
[ALU] Hit ORI
[CMP] Unknown aluop   233
[ALU] op = 233
[CMP] Unknown aluop   225
[CMP] Unknown aluop   225
[ALU] op = 225
[CMP] Unknown aluop   229
[ALU] op =  0
[ALU] op =  0
[ALU] op =  0
[CMP] Unknown aluop   229
[ALU] op = 229
[CMP] Unknown aluop    90
[CMP] Unknown aluop    90
[ALU] Hit ORI
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    90
[CMP] Unknown aluop    90
[ALU] Hit ORI
[CMP] Unknown aluop   235
[CMP] Unknown aluop   235
[ALU] op = 235
[CMP] Unknown aluop   227
[CMP] Unknown aluop   227
[ALU] op = 227
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:34 . Memory (MB): peak = 1196.707 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/data_mem/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/inst_mem/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/HazardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/ShiftLeft2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftLeft2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/SignExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol jr, assumed default net type wire [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/controller.v:66]
INFO: [VRFC 10-2458] undeclared symbol bal, assumed default net type wire [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/controller.v:66]
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 1196.707 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 844dc7d4b1554252b5e6808528fecbd4 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'memwrite' [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sim_1/imports/new/testbench.v:30]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.mux2(N=1)
Compiling module xil_defaultlib.flopenrc(N=15)
Compiling module xil_defaultlib.flopr(N=12)
Compiling module xil_defaultlib.flopr(N=3)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.HazardUnit
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.flopenr
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.ShiftLeft2
Compiling module xil_defaultlib.flopenrc(N=5)
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.mux3(N=5)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.flopr(N=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.instMemory.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dataMemory.D_MEM.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
[ALU] op =  0
[ALU] op =  0
[CMP] Unknown aluop   124
[ALU] op =  0
[ALU] op =  0
[ALU] Hit SLL
[CMP] Unknown aluop    90
[ALU] Hit ORI
[CMP] Unknown aluop   232
[ALU] op = 232
[CMP] Unknown aluop     2
[CMP] Unknown aluop     2
[ALU] Hit SRL
[CMP] Unknown aluop   232
[CMP] Unknown aluop   232
[CMP] Unknown aluop   232
[ALU] op = 232
[CMP] Unknown aluop    90
[CMP] Unknown aluop    90
[ALU] Hit ORI
[CMP] Unknown aluop   232
[CMP] Unknown aluop   232
[CMP] Unknown aluop   232
[ALU] op = 232
[CMP] Unknown aluop     2
[CMP] Unknown aluop     2
[ALU] Hit SRL
[CMP] Unknown aluop   232
[CMP] Unknown aluop   232
[CMP] Unknown aluop   232
[ALU] op = 232
[CMP] Unknown aluop   224
[ALU] op = 224
[CMP] Unknown aluop   228
[ALU] op =  0
[ALU] op =  0
[ALU] op =  0
[CMP] Unknown aluop   228
[ALU] op = 228
[CMP] Unknown aluop   124
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    90
[ALU] Hit ORI
[CMP] Unknown aluop   233
[ALU] op = 233
[CMP] Unknown aluop   229
[ALU] op = 229
[CMP] Unknown aluop   225
[ALU] op =  0
[ALU] op =  0
[ALU] op =  0
[CMP] Unknown aluop   225
[ALU] op = 225
[CMP] Unknown aluop    90
[CMP] Unknown aluop    90
[ALU] Hit ORI
[CMP] Unknown aluop   233
[ALU] op = 233
[CMP] Unknown aluop   225
[CMP] Unknown aluop   225
[ALU] op = 225
[CMP] Unknown aluop   229
[ALU] op =  0
[ALU] op =  0
[ALU] op =  0
[CMP] Unknown aluop   229
[ALU] op = 229
[CMP] Unknown aluop    90
[CMP] Unknown aluop    90
[ALU] Hit ORI
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    90
[CMP] Unknown aluop    90
[ALU] Hit ORI
[CMP] Unknown aluop   235
[CMP] Unknown aluop   235
[ALU] op = 235
[CMP] Unknown aluop   227
[CMP] Unknown aluop   227
[ALU] op = 227
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 1196.707 ; gain = 0.000
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/inst_mem/ref_code/coe/7.J_Inst_Test/inst_rom.coe' provided. It will be converted relative to IP Instance files '../../../../pipelineX.srcs/sources_1/ip/inst_mem/ref_code/coe/7.J_Inst_Test/inst_rom.coe'
set_property -dict [list CONFIG.Coe_File {C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/inst_mem/ref_code/coe/7.J_Inst_Test/inst_rom.coe}] [get_ips inst_mem]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/inst_mem/ref_code/coe/7.J_Inst_Test/inst_rom.coe' provided. It will be converted relative to IP Instance files 'ref_code/coe/7.J_Inst_Test/inst_rom.coe'
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/data_mem/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/inst_mem/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/HazardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/ShiftLeft2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftLeft2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/SignExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol jr, assumed default net type wire [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/controller.v:66]
INFO: [VRFC 10-2458] undeclared symbol bal, assumed default net type wire [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/controller.v:66]
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1196.707 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 844dc7d4b1554252b5e6808528fecbd4 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'memwrite' [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sim_1/imports/new/testbench.v:30]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.mux2(N=1)
Compiling module xil_defaultlib.flopenrc(N=15)
Compiling module xil_defaultlib.flopr(N=12)
Compiling module xil_defaultlib.flopr(N=3)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.HazardUnit
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.flopenr
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.ShiftLeft2
Compiling module xil_defaultlib.flopenrc(N=5)
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.mux3(N=5)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.flopr(N=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.instMemory.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dataMemory.D_MEM.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
[ALU] op =  0
[ALU] op =  0
[CMP] Unknown aluop   124
[ALU] op =  0
[ALU] op =  0
[ALU] Hit SLL
[CMP] Unknown aluop    90
[ALU] Hit ORI
[CMP] Unknown aluop   232
[ALU] op = 232
[CMP] Unknown aluop     2
[CMP] Unknown aluop     2
[ALU] Hit SRL
[CMP] Unknown aluop   232
[CMP] Unknown aluop   232
[CMP] Unknown aluop   232
[ALU] op = 232
[CMP] Unknown aluop    90
[CMP] Unknown aluop    90
[ALU] Hit ORI
[CMP] Unknown aluop   232
[CMP] Unknown aluop   232
[CMP] Unknown aluop   232
[ALU] op = 232
[CMP] Unknown aluop     2
[CMP] Unknown aluop     2
[ALU] Hit SRL
[CMP] Unknown aluop   232
[CMP] Unknown aluop   232
[CMP] Unknown aluop   232
[ALU] op = 232
[CMP] Unknown aluop   224
[ALU] op = 224
[CMP] Unknown aluop   228
[ALU] op =  0
[ALU] op =  0
[ALU] op =  0
[CMP] Unknown aluop   228
[ALU] op = 228
[CMP] Unknown aluop   124
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    90
[ALU] Hit ORI
[CMP] Unknown aluop   233
[ALU] op = 233
[CMP] Unknown aluop   229
[ALU] op = 229
[CMP] Unknown aluop   225
[ALU] op =  0
[ALU] op =  0
[ALU] op =  0
[CMP] Unknown aluop   225
[ALU] op = 225
[CMP] Unknown aluop    90
[CMP] Unknown aluop    90
[ALU] Hit ORI
[CMP] Unknown aluop   233
[ALU] op = 233
[CMP] Unknown aluop   225
[CMP] Unknown aluop   225
[ALU] op = 225
[CMP] Unknown aluop   229
[ALU] op =  0
[ALU] op =  0
[ALU] op =  0
[CMP] Unknown aluop   229
[ALU] op = 229
[CMP] Unknown aluop    90
[CMP] Unknown aluop    90
[ALU] Hit ORI
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    90
[CMP] Unknown aluop    90
[ALU] Hit ORI
[CMP] Unknown aluop   235
[CMP] Unknown aluop   235
[ALU] op = 235
[CMP] Unknown aluop   227
[CMP] Unknown aluop   227
[ALU] op = 227
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 1196.707 ; gain = 0.000
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Fill_Remaining_Memory_Locations {true}] [get_ips inst_mem]
reset_target all [get_files  C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/inst_mem/inst_mem.xci]
export_ip_user_files -of_objects  [get_files  C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/inst_mem/inst_mem.xci] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset inst_mem] C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/inst_mem/inst_mem.xci]
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/a/Desktop/MIPS32/pipelineX.runs/inst_mem_synth_1

INFO: [Project 1-386] Moving file 'C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/inst_mem/inst_mem.xci' from fileset 'inst_mem' to fileset 'sources_1'.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Write_Depth_A {512}] [get_ips inst_mem]
generate_target all [get_files  C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/inst_mem/inst_mem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_mem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_mem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_mem'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'inst_mem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_mem'...
catch { config_ip_cache -export [get_ips -all inst_mem] }
export_ip_user_files -of_objects [get_files C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/inst_mem/inst_mem.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/inst_mem/inst_mem.xci]
create_ip_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 1252.195 ; gain = 0.000
launch_runs -jobs 2 inst_mem_synth_1
[Fri Dec 13 01:52:20 2019] Launched inst_mem_synth_1...
Run output will be captured here: C:/Users/a/Desktop/MIPS32/pipelineX.runs/inst_mem_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/inst_mem/inst_mem.xci] -directory C:/Users/a/Desktop/MIPS32/pipelineX.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/a/Desktop/MIPS32/pipelineX.ip_user_files -ipstatic_source_dir C:/Users/a/Desktop/MIPS32/pipelineX.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/a/Desktop/MIPS32/pipelineX.cache/compile_simlib/modelsim} {questa=C:/Users/a/Desktop/MIPS32/pipelineX.cache/compile_simlib/questa} {riviera=C:/Users/a/Desktop/MIPS32/pipelineX.cache/compile_simlib/riviera} {activehdl=C:/Users/a/Desktop/MIPS32/pipelineX.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/data_mem/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/inst_mem/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/HazardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/ShiftLeft2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftLeft2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/SignExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol jr, assumed default net type wire [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/controller.v:66]
INFO: [VRFC 10-2458] undeclared symbol bal, assumed default net type wire [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/controller.v:66]
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 844dc7d4b1554252b5e6808528fecbd4 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'memwrite' [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sim_1/imports/new/testbench.v:30]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.mux2(N=1)
Compiling module xil_defaultlib.flopenrc(N=15)
Compiling module xil_defaultlib.flopr(N=12)
Compiling module xil_defaultlib.flopr(N=3)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.HazardUnit
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.flopenr
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.ShiftLeft2
Compiling module xil_defaultlib.flopenrc(N=5)
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.mux3(N=5)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.flopr(N=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1252.195 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1252.195 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.instMemory.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dataMemory.D_MEM.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
[ALU] op =  0
[ALU] op =  0
[CMP] Unknown aluop   124
[ALU] op =  0
[ALU] op =  0
[ALU] Hit SLL
[CMP] Unknown aluop    90
[ALU] Hit ORI
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop    90
[CMP] Unknown aluop    90
[ALU] Hit ORI
[CMP] Unknown aluop    90
[CMP] Unknown aluop    90
[CMP] Unknown aluop    80
[ALU] op = 80
[CMP] Unknown aluop    26
[CMP] Unknown aluop    26
[ALU] op = 26
[CMP] Unknown aluop     9
[CMP] Unknown aluop     9
[CMP] Unknown aluop     9
[CMP] Unknown aluop     9
[ALU] op =  9
[CMP] Unknown aluop    37
[ALU] Hit OR
[CMP] Unknown aluop    80
[ALU] op = 80
[CMP] Unknown aluop    26
[CMP] Unknown aluop    26
[ALU] op = 26
[CMP] Unknown aluop     9
[CMP] Unknown aluop     9
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 1252.195 ; gain = 0.000
run 2000 ns
[CMP] Unknown aluop     9
[CMP] Unknown aluop     9
[ALU] op =  9
[CMP] Unknown aluop    37
[ALU] Hit OR
[CMP] Unknown aluop    80
[ALU] op = 80
[CMP] Unknown aluop    26
[ALU] op = 26
[CMP] Unknown aluop     9
[CMP] Unknown aluop     9
[ALU] op =  9
[CMP] Unknown aluop    37
[ALU] Hit OR
[CMP] Unknown aluop    80
[ALU] op = 80
[CMP] Unknown aluop    26
[ALU] op = 26
[CMP] Unknown aluop     9
[CMP] Unknown aluop     9
[ALU] op =  9
[CMP] Unknown aluop    37
[ALU] Hit OR
[CMP] Unknown aluop    80
[ALU] op = 80
[CMP] Unknown aluop    26
[ALU] op = 26
[CMP] Unknown aluop     9
[CMP] Unknown aluop     9
[ALU] op =  9
[CMP] Unknown aluop    37
[ALU] Hit OR
[CMP] Unknown aluop    80
[ALU] op = 80
[CMP] Unknown aluop    26
[ALU] op = 26
[CMP] Unknown aluop     9
[CMP] Unknown aluop     9
[ALU] op =  9
[CMP] Unknown aluop    37
[ALU] Hit OR
[CMP] Unknown aluop    80
[ALU] op = 80
[CMP] Unknown aluop    26
[ALU] op = 26
[CMP] Unknown aluop     9
[CMP] Unknown aluop     9
run 2000 ns
[ALU] op =  9
[CMP] Unknown aluop    37
[ALU] Hit OR
[CMP] Unknown aluop    80
[ALU] op = 80
[CMP] Unknown aluop    26
[ALU] op = 26
[CMP] Unknown aluop     9
[CMP] Unknown aluop     9
[ALU] op =  9
[CMP] Unknown aluop    37
[ALU] Hit OR
[CMP] Unknown aluop    80
[ALU] op = 80
[CMP] Unknown aluop    26
[ALU] op = 26
[CMP] Unknown aluop     9
[CMP] Unknown aluop     9
[ALU] op =  9
[CMP] Unknown aluop    37
[ALU] Hit OR
[CMP] Unknown aluop    80
[ALU] op = 80
[CMP] Unknown aluop    26
[ALU] op = 26
[CMP] Unknown aluop     9
[CMP] Unknown aluop     9
[ALU] op =  9
[CMP] Unknown aluop    37
[ALU] Hit OR
[CMP] Unknown aluop    80
[ALU] op = 80
[CMP] Unknown aluop    26
[ALU] op = 26
[CMP] Unknown aluop     9
[CMP] Unknown aluop     9
[ALU] op =  9
[CMP] Unknown aluop    37
[ALU] Hit OR
[CMP] Unknown aluop    80
[ALU] op = 80
[CMP] Unknown aluop    26
[ALU] op = 26
[CMP] Unknown aluop     9
[CMP] Unknown aluop     9
save_wave_config {C:/Users/a/Desktop/MIPS32/testbench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec 13 01:57:27 2019...
