// Copyright (C) 2022  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition"

// DATE "10/11/2023 02:15:08"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module procesadorArm (
	clk,
	rst,
	r,
	g,
	b,
	clk_25,
	H_SYNC,
	V_SYNC,
	SYNC_B,
	SYNC_BLANK);
input 	clk;
input 	rst;
output 	[7:0] r;
output 	[7:0] g;
output 	[7:0] b;
output 	clk_25;
output 	H_SYNC;
output 	V_SYNC;
output 	SYNC_B;
output 	SYNC_BLANK;

// Design Ports Information
// r[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// g[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// g[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// g[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// g[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// g[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// g[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// g[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// g[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk_25	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// H_SYNC	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// V_SYNC	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SYNC_B	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SYNC_BLANK	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \DV|cnt[15]~DUPLICATE_q ;
wire \DV|cnt[15]~0_combout ;
wire \DV|cnt[15]~feeder_combout ;
wire \DV|clock_25~q ;
wire \CNTVGA|CXY|Add0~21_sumout ;
wire \CNTVGA|CXY|y[6]~feeder_combout ;
wire \CNTVGA|CXY|Add1~21_sumout ;
wire \CNTVGA|CXY|Add1~22 ;
wire \CNTVGA|CXY|Add1~25_sumout ;
wire \CNTVGA|CXY|Add1~26 ;
wire \CNTVGA|CXY|Add1~17_sumout ;
wire \CNTVGA|CXY|Add1~18 ;
wire \CNTVGA|CXY|Add1~13_sumout ;
wire \CNTVGA|CXY|Add1~14 ;
wire \CNTVGA|CXY|Add1~9_sumout ;
wire \CNTVGA|CXY|Add1~10 ;
wire \CNTVGA|CXY|Add1~5_sumout ;
wire \CNTVGA|CXY|Add1~6 ;
wire \CNTVGA|CXY|Add1~1_sumout ;
wire \CNTVGA|CXY|Add1~2 ;
wire \CNTVGA|CXY|Add1~37_sumout ;
wire \CNTVGA|CXY|x[7]~DUPLICATE_q ;
wire \CNTVGA|CXY|Add1~38 ;
wire \CNTVGA|CXY|Add1~33_sumout ;
wire \CNTVGA|CXY|x[8]~DUPLICATE_q ;
wire \CNTVGA|CXY|Add1~34 ;
wire \CNTVGA|CXY|Add1~29_sumout ;
wire \CNTVGA|CXY|Equal0~1_combout ;
wire \CNTVGA|CXY|Equal0~0_combout ;
wire \CNTVGA|CXY|y[6]~DUPLICATE_q ;
wire \CNTVGA|CXY|Add0~10 ;
wire \CNTVGA|CXY|Add0~13_sumout ;
wire \CNTVGA|CXY|Add0~14 ;
wire \CNTVGA|CXY|Add0~17_sumout ;
wire \CNTVGA|CXY|Add0~18 ;
wire \CNTVGA|CXY|Add0~1_sumout ;
wire \CNTVGA|CXY|Add0~2 ;
wire \CNTVGA|CXY|Add0~5_sumout ;
wire \CNTVGA|CXY|Equal1~0_combout ;
wire \CNTVGA|CXY|Equal1~1_combout ;
wire \CNTVGA|CXY|y[0]~DUPLICATE_q ;
wire \CNTVGA|CXY|Add0~22 ;
wire \CNTVGA|CXY|Add0~25_sumout ;
wire \CNTVGA|CXY|Add0~26 ;
wire \CNTVGA|CXY|Add0~29_sumout ;
wire \CNTVGA|CXY|Add0~30 ;
wire \CNTVGA|CXY|Add0~33_sumout ;
wire \CNTVGA|CXY|Add0~34 ;
wire \CNTVGA|CXY|Add0~37_sumout ;
wire \CNTVGA|CXY|Add0~38 ;
wire \CNTVGA|CXY|Add0~9_sumout ;
wire \VC|Add0~14 ;
wire \VC|Add0~18 ;
wire \VC|Add0~22 ;
wire \VC|Add0~26 ;
wire \VC|Add0~30 ;
wire \VC|Add0~5_sumout ;
wire \VC|Add0~6 ;
wire \VC|Add0~10 ;
wire \VC|Add0~1_sumout ;
wire \VC|Add0~9_sumout ;
wire \PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode1033w[3]~0_combout ;
wire \rst~input_o ;
wire \rst~inputCLKENA0_outclk ;
wire \~GND~combout ;
wire \CNTVGA|CXY|x[5]~DUPLICATE_q ;
wire \VC|Add0~13_sumout ;
wire \VC|Add0~17_sumout ;
wire \VC|Add0~21_sumout ;
wire \VC|Add0~25_sumout ;
wire \VC|Add0~29_sumout ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a56~PORTBDATAOUT0 ;
wire \PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode1000w[3]~0_combout ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a32~PORTBDATAOUT0 ;
wire \PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode1011w[3]~0_combout ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a40~PORTBDATAOUT0 ;
wire \PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode1022w[3]~0_combout ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a48~PORTBDATAOUT0 ;
wire \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w0_n0_mux_dataout~0_combout ;
wire \PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode989w[3]~0_combout ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a24~PORTBDATAOUT0 ;
wire \PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode967w[3]~0_combout ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a8~PORTBDATAOUT0 ;
wire \PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode978w[3]~0_combout ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a16~PORTBDATAOUT0 ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a0~PORTBDATAOUT0 ;
wire \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w0_n0_mux_dataout~1_combout ;
wire \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w0_n0_mux_dataout~2_combout ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a41~PORTBDATAOUT0 ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a57~PORTBDATAOUT0 ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a33~PORTBDATAOUT0 ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a49~PORTBDATAOUT0 ;
wire \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w1_n0_mux_dataout~0_combout ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a25~PORTBDATAOUT0 ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a1~PORTBDATAOUT0 ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a17~PORTBDATAOUT0 ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a9~PORTBDATAOUT0 ;
wire \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w1_n0_mux_dataout~1_combout ;
wire \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w1_n0_mux_dataout~2_combout ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a42~PORTBDATAOUT0 ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a58~PORTBDATAOUT0 ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a34~PORTBDATAOUT0 ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a50~PORTBDATAOUT0 ;
wire \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w2_n0_mux_dataout~0_combout ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a26~PORTBDATAOUT0 ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a2~PORTBDATAOUT0 ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a10~PORTBDATAOUT0 ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a18~PORTBDATAOUT0 ;
wire \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w2_n0_mux_dataout~1_combout ;
wire \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w2_n0_mux_dataout~2_combout ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a19~PORTBDATAOUT0 ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a3~PORTBDATAOUT0 ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a11~PORTBDATAOUT0 ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a27~PORTBDATAOUT0 ;
wire \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w3_n0_mux_dataout~1_combout ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a51~PORTBDATAOUT0 ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a35~PORTBDATAOUT0 ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a43~PORTBDATAOUT0 ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a59~PORTBDATAOUT0 ;
wire \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w3_n0_mux_dataout~0_combout ;
wire \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w3_n0_mux_dataout~2_combout ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a52~PORTBDATAOUT0 ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a36~PORTBDATAOUT0 ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a60~PORTBDATAOUT0 ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a44~PORTBDATAOUT0 ;
wire \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w4_n0_mux_dataout~0_combout ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a4~PORTBDATAOUT0 ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a20~PORTBDATAOUT0 ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a12~PORTBDATAOUT0 ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a28~PORTBDATAOUT0 ;
wire \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w4_n0_mux_dataout~1_combout ;
wire \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w4_n0_mux_dataout~2_combout ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a29~PORTBDATAOUT0 ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a21~PORTBDATAOUT0 ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a5~PORTBDATAOUT0 ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a13~PORTBDATAOUT0 ;
wire \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w5_n0_mux_dataout~1_combout ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a37~PORTBDATAOUT0 ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a53~PORTBDATAOUT0 ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a45~PORTBDATAOUT0 ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a61~PORTBDATAOUT0 ;
wire \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w5_n0_mux_dataout~0_combout ;
wire \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w5_n0_mux_dataout~2_combout ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a30~PORTBDATAOUT0 ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a22~PORTBDATAOUT0 ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0 ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0 ;
wire \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w6_n0_mux_dataout~1_combout ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a46~PORTBDATAOUT0 ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a54~PORTBDATAOUT0 ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a38~PORTBDATAOUT0 ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a62~PORTBDATAOUT0 ;
wire \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w6_n0_mux_dataout~0_combout ;
wire \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w6_n0_mux_dataout~2_combout ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a15~PORTBDATAOUT0 ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a31~PORTBDATAOUT0 ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a7~PORTBDATAOUT0 ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a23~PORTBDATAOUT0 ;
wire \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w7_n0_mux_dataout~1_combout ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a63~PORTBDATAOUT0 ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a55~PORTBDATAOUT0 ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a39~PORTBDATAOUT0 ;
wire \PR|DRAM|altsyncram_component|auto_generated|ram_block1a47~PORTBDATAOUT0 ;
wire \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w7_n0_mux_dataout~0_combout ;
wire \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w7_n0_mux_dataout~2_combout ;
wire \CNTVGA|H_SYNC~0_combout ;
wire \CNTVGA|H_SYNC~1_combout ;
wire \CNTVGA|H_SYNC~2_combout ;
wire \CNTVGA|V_SYNC~0_combout ;
wire \CNTVGA|CXY|y[5]~DUPLICATE_q ;
wire \CNTVGA|LessThan5~0_combout ;
wire \CNTVGA|V_SYNC~1_combout ;
wire \CNTVGA|SYNC_B~combout ;
wire \CNTVGA|SYNC_BLANK~0_combout ;
wire [9:0] \CNTVGA|CXY|x ;
wire [9:0] \CNTVGA|CXY|y ;
wire [3:0] \PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode949w ;
wire [2:0] \PR|DRAM|altsyncram_component|auto_generated|address_reg_b ;
wire [15:0] \DV|cnt ;

wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \PR|DRAM|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a32~PORTBDATAOUT0  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a40~PORTBDATAOUT0  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a48~PORTBDATAOUT0  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a56~PORTBDATAOUT0  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a16~PORTBDATAOUT0  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a24~PORTBDATAOUT0  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a0~PORTBDATAOUT0  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a8~PORTBDATAOUT0  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a33~PORTBDATAOUT0  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a41~PORTBDATAOUT0  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a49~PORTBDATAOUT0  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a57~PORTBDATAOUT0  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a17~PORTBDATAOUT0  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a25~PORTBDATAOUT0  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a1~PORTBDATAOUT0  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a9~PORTBDATAOUT0  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a34~PORTBDATAOUT0  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a42~PORTBDATAOUT0  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a50~PORTBDATAOUT0  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a58~PORTBDATAOUT0  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a18~PORTBDATAOUT0  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a26~PORTBDATAOUT0  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a2~PORTBDATAOUT0  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a10~PORTBDATAOUT0  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a35~PORTBDATAOUT0  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a43~PORTBDATAOUT0  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a51~PORTBDATAOUT0  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a59~PORTBDATAOUT0  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a19~PORTBDATAOUT0  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a27~PORTBDATAOUT0  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a3~PORTBDATAOUT0  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a11~PORTBDATAOUT0  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a36~PORTBDATAOUT0  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a44~PORTBDATAOUT0  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a52~PORTBDATAOUT0  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a60~PORTBDATAOUT0  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a20~PORTBDATAOUT0  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a28~PORTBDATAOUT0  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a4~PORTBDATAOUT0  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a12~PORTBDATAOUT0  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a37~PORTBDATAOUT0  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a45~PORTBDATAOUT0  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a53~PORTBDATAOUT0  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a61~PORTBDATAOUT0  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a21~PORTBDATAOUT0  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a29~PORTBDATAOUT0  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a5~PORTBDATAOUT0  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a13~PORTBDATAOUT0  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a38~PORTBDATAOUT0  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a46~PORTBDATAOUT0  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a54~PORTBDATAOUT0  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a62~PORTBDATAOUT0  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a22~PORTBDATAOUT0  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a30~PORTBDATAOUT0  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a39~PORTBDATAOUT0  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a47~PORTBDATAOUT0  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a55~PORTBDATAOUT0  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a63~PORTBDATAOUT0  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a23~PORTBDATAOUT0  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a31~PORTBDATAOUT0  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a7~PORTBDATAOUT0  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \PR|DRAM|altsyncram_component|auto_generated|ram_block1a15~PORTBDATAOUT0  = \PR|DRAM|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \r[0]~output (
	.i(\PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w0_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r[0]),
	.obar());
// synopsys translate_off
defparam \r[0]~output .bus_hold = "false";
defparam \r[0]~output .open_drain_output = "false";
defparam \r[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \r[1]~output (
	.i(\PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w1_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r[1]),
	.obar());
// synopsys translate_off
defparam \r[1]~output .bus_hold = "false";
defparam \r[1]~output .open_drain_output = "false";
defparam \r[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \r[2]~output (
	.i(\PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w2_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r[2]),
	.obar());
// synopsys translate_off
defparam \r[2]~output .bus_hold = "false";
defparam \r[2]~output .open_drain_output = "false";
defparam \r[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \r[3]~output (
	.i(\PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w3_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r[3]),
	.obar());
// synopsys translate_off
defparam \r[3]~output .bus_hold = "false";
defparam \r[3]~output .open_drain_output = "false";
defparam \r[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \r[4]~output (
	.i(\PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w4_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r[4]),
	.obar());
// synopsys translate_off
defparam \r[4]~output .bus_hold = "false";
defparam \r[4]~output .open_drain_output = "false";
defparam \r[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \r[5]~output (
	.i(\PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w5_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r[5]),
	.obar());
// synopsys translate_off
defparam \r[5]~output .bus_hold = "false";
defparam \r[5]~output .open_drain_output = "false";
defparam \r[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \r[6]~output (
	.i(\PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w6_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r[6]),
	.obar());
// synopsys translate_off
defparam \r[6]~output .bus_hold = "false";
defparam \r[6]~output .open_drain_output = "false";
defparam \r[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \r[7]~output (
	.i(\PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w7_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(r[7]),
	.obar());
// synopsys translate_off
defparam \r[7]~output .bus_hold = "false";
defparam \r[7]~output .open_drain_output = "false";
defparam \r[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \g[0]~output (
	.i(\PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w0_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(g[0]),
	.obar());
// synopsys translate_off
defparam \g[0]~output .bus_hold = "false";
defparam \g[0]~output .open_drain_output = "false";
defparam \g[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \g[1]~output (
	.i(\PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w1_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(g[1]),
	.obar());
// synopsys translate_off
defparam \g[1]~output .bus_hold = "false";
defparam \g[1]~output .open_drain_output = "false";
defparam \g[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \g[2]~output (
	.i(\PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w2_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(g[2]),
	.obar());
// synopsys translate_off
defparam \g[2]~output .bus_hold = "false";
defparam \g[2]~output .open_drain_output = "false";
defparam \g[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \g[3]~output (
	.i(\PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w3_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(g[3]),
	.obar());
// synopsys translate_off
defparam \g[3]~output .bus_hold = "false";
defparam \g[3]~output .open_drain_output = "false";
defparam \g[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \g[4]~output (
	.i(\PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w4_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(g[4]),
	.obar());
// synopsys translate_off
defparam \g[4]~output .bus_hold = "false";
defparam \g[4]~output .open_drain_output = "false";
defparam \g[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \g[5]~output (
	.i(\PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w5_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(g[5]),
	.obar());
// synopsys translate_off
defparam \g[5]~output .bus_hold = "false";
defparam \g[5]~output .open_drain_output = "false";
defparam \g[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \g[6]~output (
	.i(\PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w6_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(g[6]),
	.obar());
// synopsys translate_off
defparam \g[6]~output .bus_hold = "false";
defparam \g[6]~output .open_drain_output = "false";
defparam \g[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \g[7]~output (
	.i(\PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w7_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(g[7]),
	.obar());
// synopsys translate_off
defparam \g[7]~output .bus_hold = "false";
defparam \g[7]~output .open_drain_output = "false";
defparam \g[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \b[0]~output (
	.i(\PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w0_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(b[0]),
	.obar());
// synopsys translate_off
defparam \b[0]~output .bus_hold = "false";
defparam \b[0]~output .open_drain_output = "false";
defparam \b[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \b[1]~output (
	.i(\PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w1_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(b[1]),
	.obar());
// synopsys translate_off
defparam \b[1]~output .bus_hold = "false";
defparam \b[1]~output .open_drain_output = "false";
defparam \b[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \b[2]~output (
	.i(\PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w2_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(b[2]),
	.obar());
// synopsys translate_off
defparam \b[2]~output .bus_hold = "false";
defparam \b[2]~output .open_drain_output = "false";
defparam \b[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \b[3]~output (
	.i(\PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w3_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(b[3]),
	.obar());
// synopsys translate_off
defparam \b[3]~output .bus_hold = "false";
defparam \b[3]~output .open_drain_output = "false";
defparam \b[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \b[4]~output (
	.i(\PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w4_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(b[4]),
	.obar());
// synopsys translate_off
defparam \b[4]~output .bus_hold = "false";
defparam \b[4]~output .open_drain_output = "false";
defparam \b[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \b[5]~output (
	.i(\PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w5_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(b[5]),
	.obar());
// synopsys translate_off
defparam \b[5]~output .bus_hold = "false";
defparam \b[5]~output .open_drain_output = "false";
defparam \b[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \b[6]~output (
	.i(\PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w6_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(b[6]),
	.obar());
// synopsys translate_off
defparam \b[6]~output .bus_hold = "false";
defparam \b[6]~output .open_drain_output = "false";
defparam \b[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \b[7]~output (
	.i(\PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w7_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(b[7]),
	.obar());
// synopsys translate_off
defparam \b[7]~output .bus_hold = "false";
defparam \b[7]~output .open_drain_output = "false";
defparam \b[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \clk_25~output (
	.i(\DV|clock_25~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(clk_25),
	.obar());
// synopsys translate_off
defparam \clk_25~output .bus_hold = "false";
defparam \clk_25~output .open_drain_output = "false";
defparam \clk_25~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \H_SYNC~output (
	.i(\CNTVGA|H_SYNC~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(H_SYNC),
	.obar());
// synopsys translate_off
defparam \H_SYNC~output .bus_hold = "false";
defparam \H_SYNC~output .open_drain_output = "false";
defparam \H_SYNC~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \V_SYNC~output (
	.i(\CNTVGA|V_SYNC~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(V_SYNC),
	.obar());
// synopsys translate_off
defparam \V_SYNC~output .bus_hold = "false";
defparam \V_SYNC~output .open_drain_output = "false";
defparam \V_SYNC~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \SYNC_B~output (
	.i(!\CNTVGA|SYNC_B~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SYNC_B),
	.obar());
// synopsys translate_off
defparam \SYNC_B~output .bus_hold = "false";
defparam \SYNC_B~output .open_drain_output = "false";
defparam \SYNC_B~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \SYNC_BLANK~output (
	.i(\CNTVGA|SYNC_BLANK~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SYNC_BLANK),
	.obar());
// synopsys translate_off
defparam \SYNC_BLANK~output .bus_hold = "false";
defparam \SYNC_BLANK~output .open_drain_output = "false";
defparam \SYNC_BLANK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: FF_X37_Y69_N13
dffeas \DV|cnt[15]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\DV|cnt[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DV|cnt[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \DV|cnt[15]~DUPLICATE .is_wysiwyg = "true";
defparam \DV|cnt[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y69_N21
cyclonev_lcell_comb \DV|cnt[15]~0 (
// Equation(s):
// \DV|cnt[15]~0_combout  = ( !\DV|cnt[15]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DV|cnt[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DV|cnt[15]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DV|cnt[15]~0 .extended_lut = "off";
defparam \DV|cnt[15]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \DV|cnt[15]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y69_N12
cyclonev_lcell_comb \DV|cnt[15]~feeder (
// Equation(s):
// \DV|cnt[15]~feeder_combout  = ( \DV|cnt[15]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DV|cnt[15]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DV|cnt[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DV|cnt[15]~feeder .extended_lut = "off";
defparam \DV|cnt[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DV|cnt[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y69_N14
dffeas \DV|cnt[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\DV|cnt[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DV|cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \DV|cnt[15] .is_wysiwyg = "true";
defparam \DV|cnt[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y69_N29
dffeas \DV|clock_25 (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\DV|cnt [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DV|clock_25~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DV|clock_25 .is_wysiwyg = "true";
defparam \DV|clock_25 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y69_N0
cyclonev_lcell_comb \CNTVGA|CXY|Add0~21 (
// Equation(s):
// \CNTVGA|CXY|Add0~21_sumout  = SUM(( \CNTVGA|CXY|y[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \CNTVGA|CXY|Add0~22  = CARRY(( \CNTVGA|CXY|y[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CNTVGA|CXY|y[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\CNTVGA|CXY|Add0~21_sumout ),
	.cout(\CNTVGA|CXY|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \CNTVGA|CXY|Add0~21 .extended_lut = "off";
defparam \CNTVGA|CXY|Add0~21 .lut_mask = 64'h00000000000000FF;
defparam \CNTVGA|CXY|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y69_N45
cyclonev_lcell_comb \CNTVGA|CXY|y[6]~feeder (
// Equation(s):
// \CNTVGA|CXY|y[6]~feeder_combout  = ( \CNTVGA|CXY|Add0~13_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CNTVGA|CXY|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CNTVGA|CXY|y[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CNTVGA|CXY|y[6]~feeder .extended_lut = "off";
defparam \CNTVGA|CXY|y[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CNTVGA|CXY|y[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y69_N30
cyclonev_lcell_comb \CNTVGA|CXY|Add1~21 (
// Equation(s):
// \CNTVGA|CXY|Add1~21_sumout  = SUM(( \CNTVGA|CXY|x [0] ) + ( VCC ) + ( !VCC ))
// \CNTVGA|CXY|Add1~22  = CARRY(( \CNTVGA|CXY|x [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CNTVGA|CXY|x [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\CNTVGA|CXY|Add1~21_sumout ),
	.cout(\CNTVGA|CXY|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \CNTVGA|CXY|Add1~21 .extended_lut = "off";
defparam \CNTVGA|CXY|Add1~21 .lut_mask = 64'h00000000000000FF;
defparam \CNTVGA|CXY|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y69_N46
dffeas \CNTVGA|CXY|x[0] (
	.clk(\DV|clock_25~q ),
	.d(gnd),
	.asdata(\CNTVGA|CXY|Add1~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CNTVGA|CXY|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CNTVGA|CXY|x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CNTVGA|CXY|x[0] .is_wysiwyg = "true";
defparam \CNTVGA|CXY|x[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y69_N33
cyclonev_lcell_comb \CNTVGA|CXY|Add1~25 (
// Equation(s):
// \CNTVGA|CXY|Add1~25_sumout  = SUM(( \CNTVGA|CXY|x [1] ) + ( GND ) + ( \CNTVGA|CXY|Add1~22  ))
// \CNTVGA|CXY|Add1~26  = CARRY(( \CNTVGA|CXY|x [1] ) + ( GND ) + ( \CNTVGA|CXY|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CNTVGA|CXY|x [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CNTVGA|CXY|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CNTVGA|CXY|Add1~25_sumout ),
	.cout(\CNTVGA|CXY|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \CNTVGA|CXY|Add1~25 .extended_lut = "off";
defparam \CNTVGA|CXY|Add1~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CNTVGA|CXY|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y69_N8
dffeas \CNTVGA|CXY|x[1] (
	.clk(\DV|clock_25~q ),
	.d(gnd),
	.asdata(\CNTVGA|CXY|Add1~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CNTVGA|CXY|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CNTVGA|CXY|x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CNTVGA|CXY|x[1] .is_wysiwyg = "true";
defparam \CNTVGA|CXY|x[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y69_N36
cyclonev_lcell_comb \CNTVGA|CXY|Add1~17 (
// Equation(s):
// \CNTVGA|CXY|Add1~17_sumout  = SUM(( \CNTVGA|CXY|x [2] ) + ( GND ) + ( \CNTVGA|CXY|Add1~26  ))
// \CNTVGA|CXY|Add1~18  = CARRY(( \CNTVGA|CXY|x [2] ) + ( GND ) + ( \CNTVGA|CXY|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CNTVGA|CXY|x [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CNTVGA|CXY|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CNTVGA|CXY|Add1~17_sumout ),
	.cout(\CNTVGA|CXY|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \CNTVGA|CXY|Add1~17 .extended_lut = "off";
defparam \CNTVGA|CXY|Add1~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CNTVGA|CXY|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y69_N35
dffeas \CNTVGA|CXY|x[2] (
	.clk(\DV|clock_25~q ),
	.d(gnd),
	.asdata(\CNTVGA|CXY|Add1~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CNTVGA|CXY|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CNTVGA|CXY|x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CNTVGA|CXY|x[2] .is_wysiwyg = "true";
defparam \CNTVGA|CXY|x[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y69_N39
cyclonev_lcell_comb \CNTVGA|CXY|Add1~13 (
// Equation(s):
// \CNTVGA|CXY|Add1~13_sumout  = SUM(( \CNTVGA|CXY|x [3] ) + ( GND ) + ( \CNTVGA|CXY|Add1~18  ))
// \CNTVGA|CXY|Add1~14  = CARRY(( \CNTVGA|CXY|x [3] ) + ( GND ) + ( \CNTVGA|CXY|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CNTVGA|CXY|x [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CNTVGA|CXY|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CNTVGA|CXY|Add1~13_sumout ),
	.cout(\CNTVGA|CXY|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \CNTVGA|CXY|Add1~13 .extended_lut = "off";
defparam \CNTVGA|CXY|Add1~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CNTVGA|CXY|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y69_N17
dffeas \CNTVGA|CXY|x[3] (
	.clk(\DV|clock_25~q ),
	.d(gnd),
	.asdata(\CNTVGA|CXY|Add1~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CNTVGA|CXY|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CNTVGA|CXY|x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CNTVGA|CXY|x[3] .is_wysiwyg = "true";
defparam \CNTVGA|CXY|x[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y69_N42
cyclonev_lcell_comb \CNTVGA|CXY|Add1~9 (
// Equation(s):
// \CNTVGA|CXY|Add1~9_sumout  = SUM(( \CNTVGA|CXY|x [4] ) + ( GND ) + ( \CNTVGA|CXY|Add1~14  ))
// \CNTVGA|CXY|Add1~10  = CARRY(( \CNTVGA|CXY|x [4] ) + ( GND ) + ( \CNTVGA|CXY|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CNTVGA|CXY|x [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CNTVGA|CXY|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CNTVGA|CXY|Add1~9_sumout ),
	.cout(\CNTVGA|CXY|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \CNTVGA|CXY|Add1~9 .extended_lut = "off";
defparam \CNTVGA|CXY|Add1~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \CNTVGA|CXY|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y69_N56
dffeas \CNTVGA|CXY|x[4] (
	.clk(\DV|clock_25~q ),
	.d(gnd),
	.asdata(\CNTVGA|CXY|Add1~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CNTVGA|CXY|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CNTVGA|CXY|x [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CNTVGA|CXY|x[4] .is_wysiwyg = "true";
defparam \CNTVGA|CXY|x[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y69_N45
cyclonev_lcell_comb \CNTVGA|CXY|Add1~5 (
// Equation(s):
// \CNTVGA|CXY|Add1~5_sumout  = SUM(( \CNTVGA|CXY|x [5] ) + ( GND ) + ( \CNTVGA|CXY|Add1~10  ))
// \CNTVGA|CXY|Add1~6  = CARRY(( \CNTVGA|CXY|x [5] ) + ( GND ) + ( \CNTVGA|CXY|Add1~10  ))

	.dataa(!\CNTVGA|CXY|x [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CNTVGA|CXY|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CNTVGA|CXY|Add1~5_sumout ),
	.cout(\CNTVGA|CXY|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \CNTVGA|CXY|Add1~5 .extended_lut = "off";
defparam \CNTVGA|CXY|Add1~5 .lut_mask = 64'h0000FFFF00005555;
defparam \CNTVGA|CXY|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y69_N20
dffeas \CNTVGA|CXY|x[5] (
	.clk(\DV|clock_25~q ),
	.d(gnd),
	.asdata(\CNTVGA|CXY|Add1~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CNTVGA|CXY|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CNTVGA|CXY|x [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CNTVGA|CXY|x[5] .is_wysiwyg = "true";
defparam \CNTVGA|CXY|x[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y69_N48
cyclonev_lcell_comb \CNTVGA|CXY|Add1~1 (
// Equation(s):
// \CNTVGA|CXY|Add1~1_sumout  = SUM(( \CNTVGA|CXY|x [6] ) + ( GND ) + ( \CNTVGA|CXY|Add1~6  ))
// \CNTVGA|CXY|Add1~2  = CARRY(( \CNTVGA|CXY|x [6] ) + ( GND ) + ( \CNTVGA|CXY|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CNTVGA|CXY|x [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CNTVGA|CXY|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CNTVGA|CXY|Add1~1_sumout ),
	.cout(\CNTVGA|CXY|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \CNTVGA|CXY|Add1~1 .extended_lut = "off";
defparam \CNTVGA|CXY|Add1~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CNTVGA|CXY|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y69_N29
dffeas \CNTVGA|CXY|x[6] (
	.clk(\DV|clock_25~q ),
	.d(gnd),
	.asdata(\CNTVGA|CXY|Add1~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CNTVGA|CXY|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CNTVGA|CXY|x [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CNTVGA|CXY|x[6] .is_wysiwyg = "true";
defparam \CNTVGA|CXY|x[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y69_N51
cyclonev_lcell_comb \CNTVGA|CXY|Add1~37 (
// Equation(s):
// \CNTVGA|CXY|Add1~37_sumout  = SUM(( \CNTVGA|CXY|x[7]~DUPLICATE_q  ) + ( GND ) + ( \CNTVGA|CXY|Add1~2  ))
// \CNTVGA|CXY|Add1~38  = CARRY(( \CNTVGA|CXY|x[7]~DUPLICATE_q  ) + ( GND ) + ( \CNTVGA|CXY|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CNTVGA|CXY|x[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CNTVGA|CXY|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CNTVGA|CXY|Add1~37_sumout ),
	.cout(\CNTVGA|CXY|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \CNTVGA|CXY|Add1~37 .extended_lut = "off";
defparam \CNTVGA|CXY|Add1~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \CNTVGA|CXY|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y69_N5
dffeas \CNTVGA|CXY|x[7]~DUPLICATE (
	.clk(\DV|clock_25~q ),
	.d(gnd),
	.asdata(\CNTVGA|CXY|Add1~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CNTVGA|CXY|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CNTVGA|CXY|x[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CNTVGA|CXY|x[7]~DUPLICATE .is_wysiwyg = "true";
defparam \CNTVGA|CXY|x[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y69_N54
cyclonev_lcell_comb \CNTVGA|CXY|Add1~33 (
// Equation(s):
// \CNTVGA|CXY|Add1~33_sumout  = SUM(( \CNTVGA|CXY|x[8]~DUPLICATE_q  ) + ( GND ) + ( \CNTVGA|CXY|Add1~38  ))
// \CNTVGA|CXY|Add1~34  = CARRY(( \CNTVGA|CXY|x[8]~DUPLICATE_q  ) + ( GND ) + ( \CNTVGA|CXY|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CNTVGA|CXY|x[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CNTVGA|CXY|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CNTVGA|CXY|Add1~33_sumout ),
	.cout(\CNTVGA|CXY|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \CNTVGA|CXY|Add1~33 .extended_lut = "off";
defparam \CNTVGA|CXY|Add1~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \CNTVGA|CXY|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y69_N59
dffeas \CNTVGA|CXY|x[8]~DUPLICATE (
	.clk(\DV|clock_25~q ),
	.d(gnd),
	.asdata(\CNTVGA|CXY|Add1~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CNTVGA|CXY|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CNTVGA|CXY|x[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CNTVGA|CXY|x[8]~DUPLICATE .is_wysiwyg = "true";
defparam \CNTVGA|CXY|x[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y69_N57
cyclonev_lcell_comb \CNTVGA|CXY|Add1~29 (
// Equation(s):
// \CNTVGA|CXY|Add1~29_sumout  = SUM(( \CNTVGA|CXY|x [9] ) + ( GND ) + ( \CNTVGA|CXY|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CNTVGA|CXY|x [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CNTVGA|CXY|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CNTVGA|CXY|Add1~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CNTVGA|CXY|Add1~29 .extended_lut = "off";
defparam \CNTVGA|CXY|Add1~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CNTVGA|CXY|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y69_N44
dffeas \CNTVGA|CXY|x[9] (
	.clk(\DV|clock_25~q ),
	.d(gnd),
	.asdata(\CNTVGA|CXY|Add1~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CNTVGA|CXY|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CNTVGA|CXY|x [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CNTVGA|CXY|x[9] .is_wysiwyg = "true";
defparam \CNTVGA|CXY|x[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y69_N21
cyclonev_lcell_comb \CNTVGA|CXY|Equal0~1 (
// Equation(s):
// \CNTVGA|CXY|Equal0~1_combout  = ( \CNTVGA|CXY|x [9] & ( (!\CNTVGA|CXY|x[7]~DUPLICATE_q  & (!\CNTVGA|CXY|x [1] & (\CNTVGA|CXY|x[8]~DUPLICATE_q  & !\CNTVGA|CXY|x [6]))) ) )

	.dataa(!\CNTVGA|CXY|x[7]~DUPLICATE_q ),
	.datab(!\CNTVGA|CXY|x [1]),
	.datac(!\CNTVGA|CXY|x[8]~DUPLICATE_q ),
	.datad(!\CNTVGA|CXY|x [6]),
	.datae(!\CNTVGA|CXY|x [9]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CNTVGA|CXY|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CNTVGA|CXY|Equal0~1 .extended_lut = "off";
defparam \CNTVGA|CXY|Equal0~1 .lut_mask = 64'h0000080000000800;
defparam \CNTVGA|CXY|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y69_N0
cyclonev_lcell_comb \CNTVGA|CXY|Equal0~0 (
// Equation(s):
// \CNTVGA|CXY|Equal0~0_combout  = ( \CNTVGA|CXY|Equal0~1_combout  & ( \CNTVGA|CXY|x [5] & ( (!\CNTVGA|CXY|x [4] & (!\CNTVGA|CXY|x [3] & (!\CNTVGA|CXY|x [2] & !\CNTVGA|CXY|x [0]))) ) ) )

	.dataa(!\CNTVGA|CXY|x [4]),
	.datab(!\CNTVGA|CXY|x [3]),
	.datac(!\CNTVGA|CXY|x [2]),
	.datad(!\CNTVGA|CXY|x [0]),
	.datae(!\CNTVGA|CXY|Equal0~1_combout ),
	.dataf(!\CNTVGA|CXY|x [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CNTVGA|CXY|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CNTVGA|CXY|Equal0~0 .extended_lut = "off";
defparam \CNTVGA|CXY|Equal0~0 .lut_mask = 64'h0000000000008000;
defparam \CNTVGA|CXY|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y69_N47
dffeas \CNTVGA|CXY|y[6]~DUPLICATE (
	.clk(\DV|clock_25~q ),
	.d(\CNTVGA|CXY|y[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CNTVGA|CXY|Equal1~1_combout ),
	.sload(gnd),
	.ena(\CNTVGA|CXY|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CNTVGA|CXY|y[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CNTVGA|CXY|y[6]~DUPLICATE .is_wysiwyg = "true";
defparam \CNTVGA|CXY|y[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y69_N15
cyclonev_lcell_comb \CNTVGA|CXY|Add0~9 (
// Equation(s):
// \CNTVGA|CXY|Add0~9_sumout  = SUM(( \CNTVGA|CXY|y [5] ) + ( GND ) + ( \CNTVGA|CXY|Add0~38  ))
// \CNTVGA|CXY|Add0~10  = CARRY(( \CNTVGA|CXY|y [5] ) + ( GND ) + ( \CNTVGA|CXY|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CNTVGA|CXY|y [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CNTVGA|CXY|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CNTVGA|CXY|Add0~9_sumout ),
	.cout(\CNTVGA|CXY|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \CNTVGA|CXY|Add0~9 .extended_lut = "off";
defparam \CNTVGA|CXY|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \CNTVGA|CXY|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y69_N18
cyclonev_lcell_comb \CNTVGA|CXY|Add0~13 (
// Equation(s):
// \CNTVGA|CXY|Add0~13_sumout  = SUM(( \CNTVGA|CXY|y[6]~DUPLICATE_q  ) + ( GND ) + ( \CNTVGA|CXY|Add0~10  ))
// \CNTVGA|CXY|Add0~14  = CARRY(( \CNTVGA|CXY|y[6]~DUPLICATE_q  ) + ( GND ) + ( \CNTVGA|CXY|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CNTVGA|CXY|y[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CNTVGA|CXY|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CNTVGA|CXY|Add0~13_sumout ),
	.cout(\CNTVGA|CXY|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \CNTVGA|CXY|Add0~13 .extended_lut = "off";
defparam \CNTVGA|CXY|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \CNTVGA|CXY|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y69_N41
dffeas \CNTVGA|CXY|y[8] (
	.clk(\DV|clock_25~q ),
	.d(gnd),
	.asdata(\CNTVGA|CXY|Add0~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CNTVGA|CXY|Equal1~1_combout ),
	.sload(vcc),
	.ena(\CNTVGA|CXY|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CNTVGA|CXY|y [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CNTVGA|CXY|y[8] .is_wysiwyg = "true";
defparam \CNTVGA|CXY|y[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y69_N21
cyclonev_lcell_comb \CNTVGA|CXY|Add0~17 (
// Equation(s):
// \CNTVGA|CXY|Add0~17_sumout  = SUM(( \CNTVGA|CXY|y [7] ) + ( GND ) + ( \CNTVGA|CXY|Add0~14  ))
// \CNTVGA|CXY|Add0~18  = CARRY(( \CNTVGA|CXY|y [7] ) + ( GND ) + ( \CNTVGA|CXY|Add0~14  ))

	.dataa(!\CNTVGA|CXY|y [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CNTVGA|CXY|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CNTVGA|CXY|Add0~17_sumout ),
	.cout(\CNTVGA|CXY|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \CNTVGA|CXY|Add0~17 .extended_lut = "off";
defparam \CNTVGA|CXY|Add0~17 .lut_mask = 64'h0000FFFF00005555;
defparam \CNTVGA|CXY|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y69_N50
dffeas \CNTVGA|CXY|y[7] (
	.clk(\DV|clock_25~q ),
	.d(gnd),
	.asdata(\CNTVGA|CXY|Add0~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CNTVGA|CXY|Equal1~1_combout ),
	.sload(vcc),
	.ena(\CNTVGA|CXY|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CNTVGA|CXY|y [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CNTVGA|CXY|y[7] .is_wysiwyg = "true";
defparam \CNTVGA|CXY|y[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y69_N24
cyclonev_lcell_comb \CNTVGA|CXY|Add0~1 (
// Equation(s):
// \CNTVGA|CXY|Add0~1_sumout  = SUM(( \CNTVGA|CXY|y [8] ) + ( GND ) + ( \CNTVGA|CXY|Add0~18  ))
// \CNTVGA|CXY|Add0~2  = CARRY(( \CNTVGA|CXY|y [8] ) + ( GND ) + ( \CNTVGA|CXY|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CNTVGA|CXY|y [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CNTVGA|CXY|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CNTVGA|CXY|Add0~1_sumout ),
	.cout(\CNTVGA|CXY|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \CNTVGA|CXY|Add0~1 .extended_lut = "off";
defparam \CNTVGA|CXY|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CNTVGA|CXY|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y69_N2
dffeas \CNTVGA|CXY|y[9] (
	.clk(\DV|clock_25~q ),
	.d(gnd),
	.asdata(\CNTVGA|CXY|Add0~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CNTVGA|CXY|Equal1~1_combout ),
	.sload(vcc),
	.ena(\CNTVGA|CXY|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CNTVGA|CXY|y [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CNTVGA|CXY|y[9] .is_wysiwyg = "true";
defparam \CNTVGA|CXY|y[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y69_N27
cyclonev_lcell_comb \CNTVGA|CXY|Add0~5 (
// Equation(s):
// \CNTVGA|CXY|Add0~5_sumout  = SUM(( \CNTVGA|CXY|y [9] ) + ( GND ) + ( \CNTVGA|CXY|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CNTVGA|CXY|y [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CNTVGA|CXY|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CNTVGA|CXY|Add0~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CNTVGA|CXY|Add0~5 .extended_lut = "off";
defparam \CNTVGA|CXY|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \CNTVGA|CXY|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y69_N39
cyclonev_lcell_comb \CNTVGA|CXY|Equal1~0 (
// Equation(s):
// \CNTVGA|CXY|Equal1~0_combout  = ( \CNTVGA|CXY|Add0~29_sumout  & ( !\CNTVGA|CXY|Add0~37_sumout  & ( (!\CNTVGA|CXY|Add0~25_sumout  & (\CNTVGA|CXY|Add0~33_sumout  & \CNTVGA|CXY|Add0~21_sumout )) ) ) )

	.dataa(!\CNTVGA|CXY|Add0~25_sumout ),
	.datab(gnd),
	.datac(!\CNTVGA|CXY|Add0~33_sumout ),
	.datad(!\CNTVGA|CXY|Add0~21_sumout ),
	.datae(!\CNTVGA|CXY|Add0~29_sumout ),
	.dataf(!\CNTVGA|CXY|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CNTVGA|CXY|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CNTVGA|CXY|Equal1~0 .extended_lut = "off";
defparam \CNTVGA|CXY|Equal1~0 .lut_mask = 64'h0000000A00000000;
defparam \CNTVGA|CXY|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y69_N30
cyclonev_lcell_comb \CNTVGA|CXY|Equal1~1 (
// Equation(s):
// \CNTVGA|CXY|Equal1~1_combout  = ( \CNTVGA|CXY|Add0~5_sumout  & ( \CNTVGA|CXY|Equal1~0_combout  & ( (!\CNTVGA|CXY|Add0~13_sumout  & (!\CNTVGA|CXY|Add0~9_sumout  & (!\CNTVGA|CXY|Add0~1_sumout  & !\CNTVGA|CXY|Add0~17_sumout ))) ) ) )

	.dataa(!\CNTVGA|CXY|Add0~13_sumout ),
	.datab(!\CNTVGA|CXY|Add0~9_sumout ),
	.datac(!\CNTVGA|CXY|Add0~1_sumout ),
	.datad(!\CNTVGA|CXY|Add0~17_sumout ),
	.datae(!\CNTVGA|CXY|Add0~5_sumout ),
	.dataf(!\CNTVGA|CXY|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CNTVGA|CXY|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CNTVGA|CXY|Equal1~1 .extended_lut = "off";
defparam \CNTVGA|CXY|Equal1~1 .lut_mask = 64'h0000000000008000;
defparam \CNTVGA|CXY|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y69_N43
dffeas \CNTVGA|CXY|y[0]~DUPLICATE (
	.clk(\DV|clock_25~q ),
	.d(gnd),
	.asdata(\CNTVGA|CXY|Add0~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CNTVGA|CXY|Equal1~1_combout ),
	.sload(vcc),
	.ena(\CNTVGA|CXY|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CNTVGA|CXY|y[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CNTVGA|CXY|y[0]~DUPLICATE .is_wysiwyg = "true";
defparam \CNTVGA|CXY|y[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y69_N3
cyclonev_lcell_comb \CNTVGA|CXY|Add0~25 (
// Equation(s):
// \CNTVGA|CXY|Add0~25_sumout  = SUM(( \CNTVGA|CXY|y [1] ) + ( GND ) + ( \CNTVGA|CXY|Add0~22  ))
// \CNTVGA|CXY|Add0~26  = CARRY(( \CNTVGA|CXY|y [1] ) + ( GND ) + ( \CNTVGA|CXY|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CNTVGA|CXY|y [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CNTVGA|CXY|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CNTVGA|CXY|Add0~25_sumout ),
	.cout(\CNTVGA|CXY|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \CNTVGA|CXY|Add0~25 .extended_lut = "off";
defparam \CNTVGA|CXY|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \CNTVGA|CXY|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y69_N38
dffeas \CNTVGA|CXY|y[1] (
	.clk(\DV|clock_25~q ),
	.d(gnd),
	.asdata(\CNTVGA|CXY|Add0~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CNTVGA|CXY|Equal1~1_combout ),
	.sload(vcc),
	.ena(\CNTVGA|CXY|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CNTVGA|CXY|y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CNTVGA|CXY|y[1] .is_wysiwyg = "true";
defparam \CNTVGA|CXY|y[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y69_N6
cyclonev_lcell_comb \CNTVGA|CXY|Add0~29 (
// Equation(s):
// \CNTVGA|CXY|Add0~29_sumout  = SUM(( \CNTVGA|CXY|y [2] ) + ( GND ) + ( \CNTVGA|CXY|Add0~26  ))
// \CNTVGA|CXY|Add0~30  = CARRY(( \CNTVGA|CXY|y [2] ) + ( GND ) + ( \CNTVGA|CXY|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CNTVGA|CXY|y [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CNTVGA|CXY|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CNTVGA|CXY|Add0~29_sumout ),
	.cout(\CNTVGA|CXY|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \CNTVGA|CXY|Add0~29 .extended_lut = "off";
defparam \CNTVGA|CXY|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CNTVGA|CXY|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y69_N53
dffeas \CNTVGA|CXY|y[2] (
	.clk(\DV|clock_25~q ),
	.d(gnd),
	.asdata(\CNTVGA|CXY|Add0~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CNTVGA|CXY|Equal1~1_combout ),
	.sload(vcc),
	.ena(\CNTVGA|CXY|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CNTVGA|CXY|y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CNTVGA|CXY|y[2] .is_wysiwyg = "true";
defparam \CNTVGA|CXY|y[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y69_N9
cyclonev_lcell_comb \CNTVGA|CXY|Add0~33 (
// Equation(s):
// \CNTVGA|CXY|Add0~33_sumout  = SUM(( \CNTVGA|CXY|y [3] ) + ( GND ) + ( \CNTVGA|CXY|Add0~30  ))
// \CNTVGA|CXY|Add0~34  = CARRY(( \CNTVGA|CXY|y [3] ) + ( GND ) + ( \CNTVGA|CXY|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CNTVGA|CXY|y [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CNTVGA|CXY|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CNTVGA|CXY|Add0~33_sumout ),
	.cout(\CNTVGA|CXY|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \CNTVGA|CXY|Add0~33 .extended_lut = "off";
defparam \CNTVGA|CXY|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \CNTVGA|CXY|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y69_N59
dffeas \CNTVGA|CXY|y[3] (
	.clk(\DV|clock_25~q ),
	.d(gnd),
	.asdata(\CNTVGA|CXY|Add0~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CNTVGA|CXY|Equal1~1_combout ),
	.sload(vcc),
	.ena(\CNTVGA|CXY|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CNTVGA|CXY|y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CNTVGA|CXY|y[3] .is_wysiwyg = "true";
defparam \CNTVGA|CXY|y[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y69_N12
cyclonev_lcell_comb \CNTVGA|CXY|Add0~37 (
// Equation(s):
// \CNTVGA|CXY|Add0~37_sumout  = SUM(( \CNTVGA|CXY|y [4] ) + ( GND ) + ( \CNTVGA|CXY|Add0~34  ))
// \CNTVGA|CXY|Add0~38  = CARRY(( \CNTVGA|CXY|y [4] ) + ( GND ) + ( \CNTVGA|CXY|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CNTVGA|CXY|y [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CNTVGA|CXY|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CNTVGA|CXY|Add0~37_sumout ),
	.cout(\CNTVGA|CXY|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \CNTVGA|CXY|Add0~37 .extended_lut = "off";
defparam \CNTVGA|CXY|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CNTVGA|CXY|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y69_N35
dffeas \CNTVGA|CXY|y[4] (
	.clk(\DV|clock_25~q ),
	.d(gnd),
	.asdata(\CNTVGA|CXY|Add0~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CNTVGA|CXY|Equal1~1_combout ),
	.sload(vcc),
	.ena(\CNTVGA|CXY|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CNTVGA|CXY|y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CNTVGA|CXY|y[4] .is_wysiwyg = "true";
defparam \CNTVGA|CXY|y[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y69_N56
dffeas \CNTVGA|CXY|y[5] (
	.clk(\DV|clock_25~q ),
	.d(gnd),
	.asdata(\CNTVGA|CXY|Add0~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CNTVGA|CXY|Equal1~1_combout ),
	.sload(vcc),
	.ena(\CNTVGA|CXY|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CNTVGA|CXY|y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CNTVGA|CXY|y[5] .is_wysiwyg = "true";
defparam \CNTVGA|CXY|y[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y69_N58
dffeas \CNTVGA|CXY|x[8] (
	.clk(\DV|clock_25~q ),
	.d(gnd),
	.asdata(\CNTVGA|CXY|Add1~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CNTVGA|CXY|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CNTVGA|CXY|x [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CNTVGA|CXY|x[8] .is_wysiwyg = "true";
defparam \CNTVGA|CXY|x[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y69_N44
dffeas \CNTVGA|CXY|y[0] (
	.clk(\DV|clock_25~q ),
	.d(gnd),
	.asdata(\CNTVGA|CXY|Add0~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CNTVGA|CXY|Equal1~1_combout ),
	.sload(vcc),
	.ena(\CNTVGA|CXY|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CNTVGA|CXY|y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CNTVGA|CXY|y[0] .is_wysiwyg = "true";
defparam \CNTVGA|CXY|y[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N0
cyclonev_lcell_comb \VC|Add0~13 (
// Equation(s):
// \VC|Add0~13_sumout  = SUM(( \CNTVGA|CXY|y [0] ) + ( \CNTVGA|CXY|x [8] ) + ( !VCC ))
// \VC|Add0~14  = CARRY(( \CNTVGA|CXY|y [0] ) + ( \CNTVGA|CXY|x [8] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CNTVGA|CXY|x [8]),
	.datad(!\CNTVGA|CXY|y [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VC|Add0~13_sumout ),
	.cout(\VC|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \VC|Add0~13 .extended_lut = "off";
defparam \VC|Add0~13 .lut_mask = 64'h0000F0F0000000FF;
defparam \VC|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N3
cyclonev_lcell_comb \VC|Add0~17 (
// Equation(s):
// \VC|Add0~17_sumout  = SUM(( \CNTVGA|CXY|y [1] ) + ( \CNTVGA|CXY|x [9] ) + ( \VC|Add0~14  ))
// \VC|Add0~18  = CARRY(( \CNTVGA|CXY|y [1] ) + ( \CNTVGA|CXY|x [9] ) + ( \VC|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CNTVGA|CXY|x [9]),
	.datad(!\CNTVGA|CXY|y [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VC|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VC|Add0~17_sumout ),
	.cout(\VC|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \VC|Add0~17 .extended_lut = "off";
defparam \VC|Add0~17 .lut_mask = 64'h0000F0F0000000FF;
defparam \VC|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N6
cyclonev_lcell_comb \VC|Add0~21 (
// Equation(s):
// \VC|Add0~21_sumout  = SUM(( \CNTVGA|CXY|y [2] ) + ( GND ) + ( \VC|Add0~18  ))
// \VC|Add0~22  = CARRY(( \CNTVGA|CXY|y [2] ) + ( GND ) + ( \VC|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CNTVGA|CXY|y [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VC|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VC|Add0~21_sumout ),
	.cout(\VC|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \VC|Add0~21 .extended_lut = "off";
defparam \VC|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VC|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N9
cyclonev_lcell_comb \VC|Add0~25 (
// Equation(s):
// \VC|Add0~25_sumout  = SUM(( \CNTVGA|CXY|y [3] ) + ( GND ) + ( \VC|Add0~22  ))
// \VC|Add0~26  = CARRY(( \CNTVGA|CXY|y [3] ) + ( GND ) + ( \VC|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CNTVGA|CXY|y [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VC|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VC|Add0~25_sumout ),
	.cout(\VC|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \VC|Add0~25 .extended_lut = "off";
defparam \VC|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \VC|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N12
cyclonev_lcell_comb \VC|Add0~29 (
// Equation(s):
// \VC|Add0~29_sumout  = SUM(( \CNTVGA|CXY|y [4] ) + ( GND ) + ( \VC|Add0~26  ))
// \VC|Add0~30  = CARRY(( \CNTVGA|CXY|y [4] ) + ( GND ) + ( \VC|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CNTVGA|CXY|y [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VC|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VC|Add0~29_sumout ),
	.cout(\VC|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \VC|Add0~29 .extended_lut = "off";
defparam \VC|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VC|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N15
cyclonev_lcell_comb \VC|Add0~5 (
// Equation(s):
// \VC|Add0~5_sumout  = SUM(( \CNTVGA|CXY|y [5] ) + ( GND ) + ( \VC|Add0~30  ))
// \VC|Add0~6  = CARRY(( \CNTVGA|CXY|y [5] ) + ( GND ) + ( \VC|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CNTVGA|CXY|y [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VC|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VC|Add0~5_sumout ),
	.cout(\VC|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \VC|Add0~5 .extended_lut = "off";
defparam \VC|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \VC|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N18
cyclonev_lcell_comb \VC|Add0~9 (
// Equation(s):
// \VC|Add0~9_sumout  = SUM(( \CNTVGA|CXY|y[6]~DUPLICATE_q  ) + ( GND ) + ( \VC|Add0~6  ))
// \VC|Add0~10  = CARRY(( \CNTVGA|CXY|y[6]~DUPLICATE_q  ) + ( GND ) + ( \VC|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CNTVGA|CXY|y[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VC|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VC|Add0~9_sumout ),
	.cout(\VC|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \VC|Add0~9 .extended_lut = "off";
defparam \VC|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VC|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N21
cyclonev_lcell_comb \VC|Add0~1 (
// Equation(s):
// \VC|Add0~1_sumout  = SUM(( \CNTVGA|CXY|y [7] ) + ( GND ) + ( \VC|Add0~10  ))

	.dataa(!\CNTVGA|CXY|y [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VC|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VC|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VC|Add0~1 .extended_lut = "off";
defparam \VC|Add0~1 .lut_mask = 64'h0000FFFF00005555;
defparam \VC|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N36
cyclonev_lcell_comb \PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode1033w[3]~0 (
// Equation(s):
// \PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode1033w[3]~0_combout  = ( \VC|Add0~9_sumout  & ( (\VC|Add0~5_sumout  & \VC|Add0~1_sumout ) ) )

	.dataa(gnd),
	.datab(!\VC|Add0~5_sumout ),
	.datac(gnd),
	.datad(!\VC|Add0~1_sumout ),
	.datae(gnd),
	.dataf(!\VC|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode1033w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode1033w[3]~0 .extended_lut = "off";
defparam \PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode1033w[3]~0 .lut_mask = 64'h0000000000330033;
defparam \PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode1033w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cyclonev_clkena \rst~inputCLKENA0 (
	.inclk(\rst~input_o ),
	.ena(vcc),
	.outclk(\rst~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \rst~inputCLKENA0 .clock_type = "global clock";
defparam \rst~inputCLKENA0 .disable_mode = "low";
defparam \rst~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \rst~inputCLKENA0 .ena_register_power_up = "high";
defparam \rst~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X48_Y79_N24
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y69_N19
dffeas \CNTVGA|CXY|x[5]~DUPLICATE (
	.clk(\DV|clock_25~q ),
	.d(gnd),
	.asdata(\CNTVGA|CXY|Add1~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CNTVGA|CXY|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CNTVGA|CXY|x[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CNTVGA|CXY|x[5]~DUPLICATE .is_wysiwyg = "true";
defparam \CNTVGA|CXY|x[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y69_N4
dffeas \CNTVGA|CXY|x[7] (
	.clk(\DV|clock_25~q ),
	.d(gnd),
	.asdata(\CNTVGA|CXY|Add1~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CNTVGA|CXY|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CNTVGA|CXY|x [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CNTVGA|CXY|x[7] .is_wysiwyg = "true";
defparam \CNTVGA|CXY|x[7] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y73_N0
cyclonev_ram_block \PR|DRAM|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\DV|clock_25~q ),
	.ena0(gnd),
	.ena1(\PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode1033w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rst~inputCLKENA0_outclk ),
	.clr1(\rst~inputCLKENA0_outclk ),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\VC|Add0~29_sumout ,\VC|Add0~25_sumout ,\VC|Add0~21_sumout ,\VC|Add0~17_sumout ,\VC|Add0~13_sumout ,\CNTVGA|CXY|x [7],\CNTVGA|CXY|x [6],\CNTVGA|CXY|x[5]~DUPLICATE_q ,\CNTVGA|CXY|x [4],\CNTVGA|CXY|x [3],\CNTVGA|CXY|x [2],\CNTVGA|CXY|x [1],\CNTVGA|CXY|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a56 .clk1_core_clock_enable = "ena1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a56 .init_file = "Ram.mif";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "procesador:PR|RamDataMem:DRAM|altsyncram:altsyncram_component|altsyncram_frm2:auto_generated|ALTSYNCRAM";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "dont_care";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "bidir_dual_port";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "clear0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_in_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_out_clear = "clear1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a56 .port_b_first_bit_number = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a56 .port_b_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a56 .port_b_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a56 .port_b_write_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M20K";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a56 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a56 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a56 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a56 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X39_Y69_N23
dffeas \PR|DRAM|altsyncram_component|auto_generated|address_reg_b[0] (
	.clk(\DV|clock_25~q ),
	.d(gnd),
	.asdata(\VC|Add0~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \PR|DRAM|altsyncram_component|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N39
cyclonev_lcell_comb \PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode1000w[3]~0 (
// Equation(s):
// \PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode1000w[3]~0_combout  = ( !\VC|Add0~9_sumout  & ( (!\VC|Add0~5_sumout  & \VC|Add0~1_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VC|Add0~5_sumout ),
	.datad(!\VC|Add0~1_sumout ),
	.datae(gnd),
	.dataf(!\VC|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode1000w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode1000w[3]~0 .extended_lut = "off";
defparam \PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode1000w[3]~0 .lut_mask = 64'h00F000F000000000;
defparam \PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode1000w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y67_N0
cyclonev_ram_block \PR|DRAM|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\DV|clock_25~q ),
	.ena0(gnd),
	.ena1(\PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode1000w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rst~inputCLKENA0_outclk ),
	.clr1(\rst~inputCLKENA0_outclk ),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\VC|Add0~29_sumout ,\VC|Add0~25_sumout ,\VC|Add0~21_sumout ,\VC|Add0~17_sumout ,\VC|Add0~13_sumout ,\CNTVGA|CXY|x [7],\CNTVGA|CXY|x [6],\CNTVGA|CXY|x[5]~DUPLICATE_q ,\CNTVGA|CXY|x [4],\CNTVGA|CXY|x [3],\CNTVGA|CXY|x [2],\CNTVGA|CXY|x [1],\CNTVGA|CXY|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a32 .clk1_core_clock_enable = "ena1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a32 .init_file = "Ram.mif";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "procesador:PR|RamDataMem:DRAM|altsyncram:altsyncram_component|altsyncram_frm2:auto_generated|ALTSYNCRAM";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "bidir_dual_port";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "clear0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_in_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clear = "clear1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a32 .port_b_write_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a32 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a32 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a32 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a32 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N33
cyclonev_lcell_comb \PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode1011w[3]~0 (
// Equation(s):
// \PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode1011w[3]~0_combout  = ( \VC|Add0~1_sumout  & ( (!\VC|Add0~9_sumout  & \VC|Add0~5_sumout ) ) )

	.dataa(!\VC|Add0~9_sumout ),
	.datab(gnd),
	.datac(!\VC|Add0~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VC|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode1011w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode1011w[3]~0 .extended_lut = "off";
defparam \PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode1011w[3]~0 .lut_mask = 64'h000000000A0A0A0A;
defparam \PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode1011w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y77_N0
cyclonev_ram_block \PR|DRAM|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\DV|clock_25~q ),
	.ena0(gnd),
	.ena1(\PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode1011w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rst~inputCLKENA0_outclk ),
	.clr1(\rst~inputCLKENA0_outclk ),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\VC|Add0~29_sumout ,\VC|Add0~25_sumout ,\VC|Add0~21_sumout ,\VC|Add0~17_sumout ,\VC|Add0~13_sumout ,\CNTVGA|CXY|x [7],\CNTVGA|CXY|x [6],\CNTVGA|CXY|x[5]~DUPLICATE_q ,\CNTVGA|CXY|x [4],\CNTVGA|CXY|x [3],\CNTVGA|CXY|x [2],\CNTVGA|CXY|x [1],\CNTVGA|CXY|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a40 .clk1_core_clock_enable = "ena1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a40 .init_file = "Ram.mif";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "procesador:PR|RamDataMem:DRAM|altsyncram:altsyncram_component|altsyncram_frm2:auto_generated|ALTSYNCRAM";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "dont_care";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "bidir_dual_port";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "clear0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_in_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clear = "clear1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a40 .port_b_first_bit_number = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a40 .port_b_write_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a40 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a40 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a40 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a40 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N24
cyclonev_lcell_comb \PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode1022w[3]~0 (
// Equation(s):
// \PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode1022w[3]~0_combout  = ( \VC|Add0~1_sumout  & ( \VC|Add0~9_sumout  & ( !\VC|Add0~5_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VC|Add0~5_sumout ),
	.datae(!\VC|Add0~1_sumout ),
	.dataf(!\VC|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode1022w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode1022w[3]~0 .extended_lut = "off";
defparam \PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode1022w[3]~0 .lut_mask = 64'h000000000000FF00;
defparam \PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode1022w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y69_N0
cyclonev_ram_block \PR|DRAM|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\DV|clock_25~q ),
	.ena0(gnd),
	.ena1(\PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode1022w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rst~inputCLKENA0_outclk ),
	.clr1(\rst~inputCLKENA0_outclk ),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\VC|Add0~29_sumout ,\VC|Add0~25_sumout ,\VC|Add0~21_sumout ,\VC|Add0~17_sumout ,\VC|Add0~13_sumout ,\CNTVGA|CXY|x [7],\CNTVGA|CXY|x [6],\CNTVGA|CXY|x[5]~DUPLICATE_q ,\CNTVGA|CXY|x [4],\CNTVGA|CXY|x [3],\CNTVGA|CXY|x [2],\CNTVGA|CXY|x [1],\CNTVGA|CXY|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a48 .clk1_core_clock_enable = "ena1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a48 .init_file = "Ram.mif";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "procesador:PR|RamDataMem:DRAM|altsyncram:altsyncram_component|altsyncram_frm2:auto_generated|ALTSYNCRAM";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "dont_care";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "bidir_dual_port";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "clear0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_in_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_out_clear = "clear1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a48 .port_b_first_bit_number = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a48 .port_b_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a48 .port_b_write_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M20K";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a48 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a48 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a48 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a48 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X39_Y69_N32
dffeas \PR|DRAM|altsyncram_component|auto_generated|address_reg_b[1] (
	.clk(\DV|clock_25~q ),
	.d(gnd),
	.asdata(\VC|Add0~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \PR|DRAM|altsyncram_component|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y73_N12
cyclonev_lcell_comb \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w0_n0_mux_dataout~0 (
// Equation(s):
// \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w0_n0_mux_dataout~0_combout  = ( \PR|DRAM|altsyncram_component|auto_generated|ram_block1a48~PORTBDATAOUT0  & ( \PR|DRAM|altsyncram_component|auto_generated|address_reg_b [1] & ( 
// (!\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [0]) # (\PR|DRAM|altsyncram_component|auto_generated|ram_block1a56~PORTBDATAOUT0 ) ) ) ) # ( !\PR|DRAM|altsyncram_component|auto_generated|ram_block1a48~PORTBDATAOUT0  & ( 
// \PR|DRAM|altsyncram_component|auto_generated|address_reg_b [1] & ( (\PR|DRAM|altsyncram_component|auto_generated|ram_block1a56~PORTBDATAOUT0  & \PR|DRAM|altsyncram_component|auto_generated|address_reg_b [0]) ) ) ) # ( 
// \PR|DRAM|altsyncram_component|auto_generated|ram_block1a48~PORTBDATAOUT0  & ( !\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [1] & ( (!\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\PR|DRAM|altsyncram_component|auto_generated|ram_block1a32~PORTBDATAOUT0 )) # (\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [0] & ((\PR|DRAM|altsyncram_component|auto_generated|ram_block1a40~PORTBDATAOUT0 ))) ) ) ) # ( 
// !\PR|DRAM|altsyncram_component|auto_generated|ram_block1a48~PORTBDATAOUT0  & ( !\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [1] & ( (!\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\PR|DRAM|altsyncram_component|auto_generated|ram_block1a32~PORTBDATAOUT0 )) # (\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [0] & ((\PR|DRAM|altsyncram_component|auto_generated|ram_block1a40~PORTBDATAOUT0 ))) ) ) )

	.dataa(!\PR|DRAM|altsyncram_component|auto_generated|ram_block1a56~PORTBDATAOUT0 ),
	.datab(!\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [0]),
	.datac(!\PR|DRAM|altsyncram_component|auto_generated|ram_block1a32~PORTBDATAOUT0 ),
	.datad(!\PR|DRAM|altsyncram_component|auto_generated|ram_block1a40~PORTBDATAOUT0 ),
	.datae(!\PR|DRAM|altsyncram_component|auto_generated|ram_block1a48~PORTBDATAOUT0 ),
	.dataf(!\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w0_n0_mux_dataout~0 .lut_mask = 64'h0C3F0C3F1111DDDD;
defparam \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N30
cyclonev_lcell_comb \PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode989w[3]~0 (
// Equation(s):
// \PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode989w[3]~0_combout  = ( \VC|Add0~9_sumout  & ( (\VC|Add0~5_sumout  & !\VC|Add0~1_sumout ) ) )

	.dataa(gnd),
	.datab(!\VC|Add0~5_sumout ),
	.datac(!\VC|Add0~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VC|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode989w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode989w[3]~0 .extended_lut = "off";
defparam \PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode989w[3]~0 .lut_mask = 64'h0000000030303030;
defparam \PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode989w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y71_N0
cyclonev_ram_block \PR|DRAM|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\DV|clock_25~q ),
	.ena0(gnd),
	.ena1(\PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode989w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rst~inputCLKENA0_outclk ),
	.clr1(\rst~inputCLKENA0_outclk ),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\VC|Add0~29_sumout ,\VC|Add0~25_sumout ,\VC|Add0~21_sumout ,\VC|Add0~17_sumout ,\VC|Add0~13_sumout ,\CNTVGA|CXY|x [7],\CNTVGA|CXY|x [6],\CNTVGA|CXY|x[5]~DUPLICATE_q ,\CNTVGA|CXY|x [4],\CNTVGA|CXY|x [3],\CNTVGA|CXY|x [2],\CNTVGA|CXY|x [1],\CNTVGA|CXY|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a24 .init_file = "Ram.mif";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "procesador:PR|RamDataMem:DRAM|altsyncram:altsyncram_component|altsyncram_frm2:auto_generated|ALTSYNCRAM";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "bidir_dual_port";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "clear0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_in_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clear = "clear1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_bit_number = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a24 .port_b_write_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N54
cyclonev_lcell_comb \PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode967w[3]~0 (
// Equation(s):
// \PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode967w[3]~0_combout  = ( !\VC|Add0~1_sumout  & ( \VC|Add0~5_sumout  & ( !\VC|Add0~9_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VC|Add0~9_sumout ),
	.datad(gnd),
	.datae(!\VC|Add0~1_sumout ),
	.dataf(!\VC|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode967w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode967w[3]~0 .extended_lut = "off";
defparam \PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode967w[3]~0 .lut_mask = 64'h00000000F0F00000;
defparam \PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode967w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y70_N0
cyclonev_ram_block \PR|DRAM|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\DV|clock_25~q ),
	.ena0(gnd),
	.ena1(\PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode967w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rst~inputCLKENA0_outclk ),
	.clr1(\rst~inputCLKENA0_outclk ),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\VC|Add0~29_sumout ,\VC|Add0~25_sumout ,\VC|Add0~21_sumout ,\VC|Add0~17_sumout ,\VC|Add0~13_sumout ,\CNTVGA|CXY|x [7],\CNTVGA|CXY|x [6],\CNTVGA|CXY|x[5]~DUPLICATE_q ,\CNTVGA|CXY|x [4],\CNTVGA|CXY|x [3],\CNTVGA|CXY|x [2],\CNTVGA|CXY|x [1],\CNTVGA|CXY|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a8 .init_file = "Ram.mif";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "procesador:PR|RamDataMem:DRAM|altsyncram:altsyncram_component|altsyncram_frm2:auto_generated|ALTSYNCRAM";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "bidir_dual_port";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "clear0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_in_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clear = "clear1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_bit_number = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a8 .port_b_write_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003A87461F0B0A157341C107CE3DFAFA4472359230BD406166604D607839C8D843729E579BB082727E21549966C7CFC640C27A042538492039B13CB820D860EE626E7F8A220086FDDBBD233B7B68B7888445564905362A81234C5870C0C7B1D746C7EBCC0FC58672C13291F9D30EFF1BC00320E50C894D13CC0444308143D2F5DEEE408A8D960F8C499B97B76336FF1E148597362A4096884A093A01669BC33EE4F798CF7DA07FD366C753FD165FF41D180DF9580A00D410600AE581253B4EF506FA4BA734053DE37BB95AF91CF77";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "8BF9012A505C2313CA0D08FA840DD7E2DADDFFD6EF5EA9023ABB6E13ADC0BDFE29F047A58B7005082BE0374D061C97523BE22D7DEDDB421AD751000DC2333EFB97A203D3D88B2850AA000540107FA045671365CF68B784C0FDC7501E0D0F9AFA95800EC714A0CB4457603A94683647D7E9FF0359BFFCFD01EA17B53F156D7F750E089EA608000503B740FC4848FF03190388333BFB54307AC7A00FAB06B0DB51D4640B11807A2B5F6004D110982002150E4CB094F66BC7DE321F46DEEE32FFE5A4F8DE6049EDD2805CE9008600CB801D3DE29EE79328995E75FB2FDC68FA7987B98114081C441251623C9261921B838A7B8E6AA5BDA886776DBFB7B5249BBFB4";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N48
cyclonev_lcell_comb \PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode978w[3]~0 (
// Equation(s):
// \PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode978w[3]~0_combout  = ( \VC|Add0~9_sumout  & ( (!\VC|Add0~5_sumout  & !\VC|Add0~1_sumout ) ) )

	.dataa(gnd),
	.datab(!\VC|Add0~5_sumout ),
	.datac(gnd),
	.datad(!\VC|Add0~1_sumout ),
	.datae(gnd),
	.dataf(!\VC|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode978w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode978w[3]~0 .extended_lut = "off";
defparam \PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode978w[3]~0 .lut_mask = 64'h00000000CC00CC00;
defparam \PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode978w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y77_N0
cyclonev_ram_block \PR|DRAM|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\DV|clock_25~q ),
	.ena0(gnd),
	.ena1(\PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode978w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rst~inputCLKENA0_outclk ),
	.clr1(\rst~inputCLKENA0_outclk ),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\VC|Add0~29_sumout ,\VC|Add0~25_sumout ,\VC|Add0~21_sumout ,\VC|Add0~17_sumout ,\VC|Add0~13_sumout ,\CNTVGA|CXY|x [7],\CNTVGA|CXY|x [6],\CNTVGA|CXY|x[5]~DUPLICATE_q ,\CNTVGA|CXY|x [4],\CNTVGA|CXY|x [3],\CNTVGA|CXY|x [2],\CNTVGA|CXY|x [1],\CNTVGA|CXY|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a16 .init_file = "Ram.mif";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "procesador:PR|RamDataMem:DRAM|altsyncram:altsyncram_component|altsyncram_frm2:auto_generated|ALTSYNCRAM";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "bidir_dual_port";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "clear0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_in_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clear = "clear1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_bit_number = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a16 .port_b_write_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N51
cyclonev_lcell_comb \PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode949w[3] (
// Equation(s):
// \PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode949w [3] = ( !\VC|Add0~9_sumout  & ( (!\VC|Add0~5_sumout  & !\VC|Add0~1_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VC|Add0~5_sumout ),
	.datad(!\VC|Add0~1_sumout ),
	.datae(gnd),
	.dataf(!\VC|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode949w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode949w[3] .extended_lut = "off";
defparam \PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode949w[3] .lut_mask = 64'hF000F00000000000;
defparam \PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode949w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y76_N0
cyclonev_ram_block \PR|DRAM|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\DV|clock_25~q ),
	.ena0(vcc),
	.ena1(\PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode949w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rst~inputCLKENA0_outclk ),
	.clr1(\rst~inputCLKENA0_outclk ),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\VC|Add0~29_sumout ,\VC|Add0~25_sumout ,\VC|Add0~21_sumout ,\VC|Add0~17_sumout ,\VC|Add0~13_sumout ,\CNTVGA|CXY|x [7],\CNTVGA|CXY|x [6],\CNTVGA|CXY|x[5]~DUPLICATE_q ,\CNTVGA|CXY|x [4],\CNTVGA|CXY|x [3],\CNTVGA|CXY|x [2],\CNTVGA|CXY|x [1],\CNTVGA|CXY|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a0 .init_file = "Ram.mif";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "procesador:PR|RamDataMem:DRAM|altsyncram:altsyncram_component|altsyncram_frm2:auto_generated|ALTSYNCRAM";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "bidir_dual_port";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "clear0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_in_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "clear1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_write_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "A2C174020B888B5BCE3409E40801C6BE56BF77F995E064B933A0BFDF26D1FD248140286B9A81C147A900418D08208DC38BA7A2FEE1F348B6E9C7823EE9DBEABA9F45713B820508EFA40F010C8A051EA301EB4FC173100131B92C27CED147B6560C52A3011639171F9642CD08120A423526ADF6BFB76C0109A2A50BEEC4DEF3BEA7C7C1840128382F7D0AAC002F0EB0F67EA163CAE19096A181403F9FE758FCEA5307D0048E7110DEB0841802740C4FBB3EA277FFD1E7A47100DACE33B049E0AD063ED43F81032ABC2A10007BC859F9E0CD336D5D828A0478D0ED5F234FF7B16D860A7107001F3AF9E095001EE42DD3F84A7F7D15C08812D5D23106FBD75C7671";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "2209A9314A486E9CC6E82EFFE45BC72BD1FC7ECF7004BA296B19AEEC64276591766083251904173821487A3BFA1F6E1E88281F28D2F8DD2CFDCFBDE24F2BC3A06844F25F13D566B2A301BF8E182E507887B44AE0ACFB8844D1389F3B0CA8B48A105915190A704D3064069EE92A3BF47B830C9E3BDBF1114201FF3D82490E2A94FD88148032A96964403F05880C4072E4E860F67CB7FC71CFB031F8A70376A03828A891746AF41B43304708C01C4886CADA83F8366FF646E903942D19D47D318400C803711F7E49ECE3C612808419778352CB79F657F149B8FA21FEDD3FF915800280A1057BDB4C8A864700608869EA8E218793FFC0C7EB7FA108DF2E81F8EC00";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "AC0094ADE7E07C28818CA05B0A679487512E4CE63F9F97BF6801D44B11F9B40108807002C74B52290BBCC09483EE4CAA0427CC7F6EF13FFEE899D89A3BD25020400202415FDE9C7C07E160008EFEEF410477C1387B679D3FC60398B99B860980005966169D2F4C5A08EA4120258CB58229FFF20201E7B46EEFD3A77379C290800030106F77B324D000B2985856B0E605A7EED0B11B6DF7F9FF17FCE687030E1500C02B31A744C0E41DF020939C24414A0EF8F1F75EFB7FFEDE1F0697EA403D0604C45BC68F90E1983A50040879CBAF878FF967BBFBFFDFF3F63ECA7984EA00D204A22D975D6DF9002C205412198F49913FF0EF3EB3BE0DBFE83F3CD6B060003C";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "A8DFBBDD6C0C5203C768000665EF48837FFBDFFFFFEF7FFFDA7D6FD183D0067C204CB9FEAE6DF2E3B538C23463AE850CFFE3BFFFFFFD7F7F8BF0C7A7C60089A80056DF6A06DD4561EE190718180C1011F9FF76EFE3F5DEFE09E1EBE346CD06546BE097BD14A80CAE96D00FA9EE9B9082EFFDE0F7EDDABFFF87BBFD610CD31FC81A39B4FE7293EFC7BBFD6B1ACCF83C08DFFAEF8EDFF6BFEEEFECFDC42C4557F0012F6FEECB1DD9C137F758D35B20DFDFBE5EBB685F1E7FBFFA05859F188B6742C1F6DFF5FF5EB1403BA0109147E3B6BDF8FFFE21B679DE67D97AA5BE2084A70033E9FFFFFFFF0E535AD5B6DC18642C063978ECC78D7B02AAD54A8250B3700000";
// synopsys translate_on

// Location: LABCELL_X37_Y73_N54
cyclonev_lcell_comb \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w0_n0_mux_dataout~1 (
// Equation(s):
// \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w0_n0_mux_dataout~1_combout  = ( \PR|DRAM|altsyncram_component|auto_generated|address_reg_b [0] & ( \PR|DRAM|altsyncram_component|auto_generated|ram_block1a0~PORTBDATAOUT0  & ( 
// (!\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [1] & ((\PR|DRAM|altsyncram_component|auto_generated|ram_block1a8~PORTBDATAOUT0 ))) # (\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [1] & 
// (\PR|DRAM|altsyncram_component|auto_generated|ram_block1a24~PORTBDATAOUT0 )) ) ) ) # ( !\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [0] & ( \PR|DRAM|altsyncram_component|auto_generated|ram_block1a0~PORTBDATAOUT0  & ( 
// (!\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [1]) # (\PR|DRAM|altsyncram_component|auto_generated|ram_block1a16~PORTBDATAOUT0 ) ) ) ) # ( \PR|DRAM|altsyncram_component|auto_generated|address_reg_b [0] & ( 
// !\PR|DRAM|altsyncram_component|auto_generated|ram_block1a0~PORTBDATAOUT0  & ( (!\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [1] & ((\PR|DRAM|altsyncram_component|auto_generated|ram_block1a8~PORTBDATAOUT0 ))) # 
// (\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [1] & (\PR|DRAM|altsyncram_component|auto_generated|ram_block1a24~PORTBDATAOUT0 )) ) ) ) # ( !\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [0] & ( 
// !\PR|DRAM|altsyncram_component|auto_generated|ram_block1a0~PORTBDATAOUT0  & ( (\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [1] & \PR|DRAM|altsyncram_component|auto_generated|ram_block1a16~PORTBDATAOUT0 ) ) ) )

	.dataa(!\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [1]),
	.datab(!\PR|DRAM|altsyncram_component|auto_generated|ram_block1a24~PORTBDATAOUT0 ),
	.datac(!\PR|DRAM|altsyncram_component|auto_generated|ram_block1a8~PORTBDATAOUT0 ),
	.datad(!\PR|DRAM|altsyncram_component|auto_generated|ram_block1a16~PORTBDATAOUT0 ),
	.datae(!\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [0]),
	.dataf(!\PR|DRAM|altsyncram_component|auto_generated|ram_block1a0~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w0_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w0_n0_mux_dataout~1 .extended_lut = "off";
defparam \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w0_n0_mux_dataout~1 .lut_mask = 64'h00551B1BAAFF1B1B;
defparam \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w0_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y69_N20
dffeas \PR|DRAM|altsyncram_component|auto_generated|address_reg_b[2] (
	.clk(\DV|clock_25~q ),
	.d(gnd),
	.asdata(\VC|Add0~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|address_reg_b[2] .is_wysiwyg = "true";
defparam \PR|DRAM|altsyncram_component|auto_generated|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y73_N27
cyclonev_lcell_comb \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w0_n0_mux_dataout~2 (
// Equation(s):
// \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w0_n0_mux_dataout~2_combout  = ( \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w0_n0_mux_dataout~1_combout  & ( \PR|DRAM|altsyncram_component|auto_generated|address_reg_b [2] & ( 
// \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w0_n0_mux_dataout~0_combout  ) ) ) # ( !\PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w0_n0_mux_dataout~1_combout  & ( \PR|DRAM|altsyncram_component|auto_generated|address_reg_b [2] & ( 
// \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w0_n0_mux_dataout~0_combout  ) ) ) # ( \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w0_n0_mux_dataout~1_combout  & ( !\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w0_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(!\PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w0_n0_mux_dataout~1_combout ),
	.dataf(!\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w0_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w0_n0_mux_dataout~2 .extended_lut = "off";
defparam \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w0_n0_mux_dataout~2 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w0_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y65_N0
cyclonev_ram_block \PR|DRAM|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\DV|clock_25~q ),
	.ena0(gnd),
	.ena1(\PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode1011w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rst~inputCLKENA0_outclk ),
	.clr1(\rst~inputCLKENA0_outclk ),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\VC|Add0~29_sumout ,\VC|Add0~25_sumout ,\VC|Add0~21_sumout ,\VC|Add0~17_sumout ,\VC|Add0~13_sumout ,\CNTVGA|CXY|x [7],\CNTVGA|CXY|x [6],\CNTVGA|CXY|x[5]~DUPLICATE_q ,\CNTVGA|CXY|x [4],\CNTVGA|CXY|x [3],\CNTVGA|CXY|x [2],\CNTVGA|CXY|x [1],\CNTVGA|CXY|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a41 .clk1_core_clock_enable = "ena1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a41 .init_file = "Ram.mif";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "procesador:PR|RamDataMem:DRAM|altsyncram:altsyncram_component|altsyncram_frm2:auto_generated|ALTSYNCRAM";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "dont_care";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "bidir_dual_port";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "clear0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_in_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_out_clear = "clear1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a41 .port_b_first_bit_number = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a41 .port_b_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a41 .port_b_write_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a41 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a41 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a41 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a41 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y66_N0
cyclonev_ram_block \PR|DRAM|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\DV|clock_25~q ),
	.ena0(gnd),
	.ena1(\PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode1033w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rst~inputCLKENA0_outclk ),
	.clr1(\rst~inputCLKENA0_outclk ),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\VC|Add0~29_sumout ,\VC|Add0~25_sumout ,\VC|Add0~21_sumout ,\VC|Add0~17_sumout ,\VC|Add0~13_sumout ,\CNTVGA|CXY|x [7],\CNTVGA|CXY|x [6],\CNTVGA|CXY|x[5]~DUPLICATE_q ,\CNTVGA|CXY|x [4],\CNTVGA|CXY|x [3],\CNTVGA|CXY|x [2],\CNTVGA|CXY|x [1],\CNTVGA|CXY|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a57 .clk1_core_clock_enable = "ena1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a57 .init_file = "Ram.mif";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "procesador:PR|RamDataMem:DRAM|altsyncram:altsyncram_component|altsyncram_frm2:auto_generated|ALTSYNCRAM";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "dont_care";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "bidir_dual_port";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "clear0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_in_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_out_clear = "clear1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a57 .port_b_first_bit_number = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a57 .port_b_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a57 .port_b_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a57 .port_b_write_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M20K";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a57 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a57 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a57 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a57 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y69_N0
cyclonev_ram_block \PR|DRAM|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\DV|clock_25~q ),
	.ena0(gnd),
	.ena1(\PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode1000w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rst~inputCLKENA0_outclk ),
	.clr1(\rst~inputCLKENA0_outclk ),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\VC|Add0~29_sumout ,\VC|Add0~25_sumout ,\VC|Add0~21_sumout ,\VC|Add0~17_sumout ,\VC|Add0~13_sumout ,\CNTVGA|CXY|x [7],\CNTVGA|CXY|x [6],\CNTVGA|CXY|x[5]~DUPLICATE_q ,\CNTVGA|CXY|x [4],\CNTVGA|CXY|x [3],\CNTVGA|CXY|x [2],\CNTVGA|CXY|x [1],\CNTVGA|CXY|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a33 .clk1_core_clock_enable = "ena1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a33 .init_file = "Ram.mif";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "procesador:PR|RamDataMem:DRAM|altsyncram:altsyncram_component|altsyncram_frm2:auto_generated|ALTSYNCRAM";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "dont_care";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "bidir_dual_port";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "clear0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_in_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clear = "clear1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_bit_number = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a33 .port_b_write_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a33 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a33 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a33 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a33 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y69_N0
cyclonev_ram_block \PR|DRAM|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\DV|clock_25~q ),
	.ena0(gnd),
	.ena1(\PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode1022w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rst~inputCLKENA0_outclk ),
	.clr1(\rst~inputCLKENA0_outclk ),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\VC|Add0~29_sumout ,\VC|Add0~25_sumout ,\VC|Add0~21_sumout ,\VC|Add0~17_sumout ,\VC|Add0~13_sumout ,\CNTVGA|CXY|x [7],\CNTVGA|CXY|x [6],\CNTVGA|CXY|x[5]~DUPLICATE_q ,\CNTVGA|CXY|x [4],\CNTVGA|CXY|x [3],\CNTVGA|CXY|x [2],\CNTVGA|CXY|x [1],\CNTVGA|CXY|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a49 .clk1_core_clock_enable = "ena1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a49 .init_file = "Ram.mif";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "procesador:PR|RamDataMem:DRAM|altsyncram:altsyncram_component|altsyncram_frm2:auto_generated|ALTSYNCRAM";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "dont_care";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "bidir_dual_port";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "clear0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_in_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clear = "clear1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a49 .port_b_first_bit_number = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a49 .port_b_write_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M20K";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a49 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a49 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a49 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a49 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y69_N24
cyclonev_lcell_comb \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w1_n0_mux_dataout~0 (
// Equation(s):
// \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w1_n0_mux_dataout~0_combout  = ( \PR|DRAM|altsyncram_component|auto_generated|ram_block1a49~PORTBDATAOUT0  & ( \PR|DRAM|altsyncram_component|auto_generated|address_reg_b [1] & ( 
// (!\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [0]) # (\PR|DRAM|altsyncram_component|auto_generated|ram_block1a57~PORTBDATAOUT0 ) ) ) ) # ( !\PR|DRAM|altsyncram_component|auto_generated|ram_block1a49~PORTBDATAOUT0  & ( 
// \PR|DRAM|altsyncram_component|auto_generated|address_reg_b [1] & ( (\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [0] & \PR|DRAM|altsyncram_component|auto_generated|ram_block1a57~PORTBDATAOUT0 ) ) ) ) # ( 
// \PR|DRAM|altsyncram_component|auto_generated|ram_block1a49~PORTBDATAOUT0  & ( !\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [1] & ( (!\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\PR|DRAM|altsyncram_component|auto_generated|ram_block1a33~PORTBDATAOUT0 ))) # (\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [0] & (\PR|DRAM|altsyncram_component|auto_generated|ram_block1a41~PORTBDATAOUT0 )) ) ) ) # ( 
// !\PR|DRAM|altsyncram_component|auto_generated|ram_block1a49~PORTBDATAOUT0  & ( !\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [1] & ( (!\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\PR|DRAM|altsyncram_component|auto_generated|ram_block1a33~PORTBDATAOUT0 ))) # (\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [0] & (\PR|DRAM|altsyncram_component|auto_generated|ram_block1a41~PORTBDATAOUT0 )) ) ) )

	.dataa(!\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [0]),
	.datab(!\PR|DRAM|altsyncram_component|auto_generated|ram_block1a41~PORTBDATAOUT0 ),
	.datac(!\PR|DRAM|altsyncram_component|auto_generated|ram_block1a57~PORTBDATAOUT0 ),
	.datad(!\PR|DRAM|altsyncram_component|auto_generated|ram_block1a33~PORTBDATAOUT0 ),
	.datae(!\PR|DRAM|altsyncram_component|auto_generated|ram_block1a49~PORTBDATAOUT0 ),
	.dataf(!\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w1_n0_mux_dataout~0 .lut_mask = 64'h11BB11BB0505AFAF;
defparam \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y68_N0
cyclonev_ram_block \PR|DRAM|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\DV|clock_25~q ),
	.ena0(gnd),
	.ena1(\PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode989w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rst~inputCLKENA0_outclk ),
	.clr1(\rst~inputCLKENA0_outclk ),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\VC|Add0~29_sumout ,\VC|Add0~25_sumout ,\VC|Add0~21_sumout ,\VC|Add0~17_sumout ,\VC|Add0~13_sumout ,\CNTVGA|CXY|x [7],\CNTVGA|CXY|x [6],\CNTVGA|CXY|x[5]~DUPLICATE_q ,\CNTVGA|CXY|x [4],\CNTVGA|CXY|x [3],\CNTVGA|CXY|x [2],\CNTVGA|CXY|x [1],\CNTVGA|CXY|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a25 .init_file = "Ram.mif";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "procesador:PR|RamDataMem:DRAM|altsyncram:altsyncram_component|altsyncram_frm2:auto_generated|ALTSYNCRAM";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "bidir_dual_port";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "clear0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_in_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clear = "clear1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_bit_number = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a25 .port_b_write_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y65_N0
cyclonev_ram_block \PR|DRAM|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\DV|clock_25~q ),
	.ena0(vcc),
	.ena1(\PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode949w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rst~inputCLKENA0_outclk ),
	.clr1(\rst~inputCLKENA0_outclk ),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\VC|Add0~29_sumout ,\VC|Add0~25_sumout ,\VC|Add0~21_sumout ,\VC|Add0~17_sumout ,\VC|Add0~13_sumout ,\CNTVGA|CXY|x [7],\CNTVGA|CXY|x [6],\CNTVGA|CXY|x[5]~DUPLICATE_q ,\CNTVGA|CXY|x [4],\CNTVGA|CXY|x [3],\CNTVGA|CXY|x [2],\CNTVGA|CXY|x [1],\CNTVGA|CXY|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a1 .init_file = "Ram.mif";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "procesador:PR|RamDataMem:DRAM|altsyncram:altsyncram_component|altsyncram_frm2:auto_generated|ALTSYNCRAM";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "bidir_dual_port";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "clear0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_in_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "clear1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a1 .port_b_write_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "AEC3264C4D5C0B9011FFFBE7C001C4DE2E03434425B860427F007FEA4F18F61A1942B253D1B4820828FFBF8F40228B887810FD0E07570100188082F82A15F2A70F40C24DA6AF685011F0FF0C80051330FBB3955057A04008780427351647BFC65E4A92980EB000D035BD3F08000A7B0AEBBCFA47BFAC01809C400BCF0EC8FD4AE7CB1AC615C6240032F56C00100ED28C14E1441D5F614A100140079A1496D843DF98D05C03838820EFFBD800080CAB4E3EA265A7A5B4286100000E3B38EEE00CBF02C67E011C0600ADEF8084345870004D2052117FCD20B840005F3472E2A349FE7810807DB1BE61CFF501E0783E40224A407DC1D7880CC0120106E525EF60FB";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "9E022731300671C17FE80340F85CE1E7D1807EF15ED83C2E4801AFF18BC604073C14CF16E9D8E6C0FFD816E4F011839E80001F9D3278D500380FBF83111D930C2951044ED02B84839F00227B94328F60848440F3E9788000D03CFF046CF415905082671405A58D025C0391F924231F39830C802009F1000001FF520CA09E0D281B8E7CDF30498B06300711C810761264E8000270193C400300F3F0397864E640F8367040813DCB06701F01C01884654A7A000060EEF601080784442188482C0500FC014A0C5B990EE05C1280088C9183520080E859F080000A01E8E737F949000360414863B3881041E704010930268E208001FFDBC004000108D9CC8160A300";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "0B0008ACC719963782CAE00882E09407412100E67D8000000001E98B41E93E101001420208B3B23100BCC00B10C11C2A0018007E72C210000099E315BECAEC2000001AA078FD10740019600F09B0DE41040801387B0400000003C6259D33100100585080A2D26866001EC00F0B03F1820800020200100A0000C2484F7A2627840050063041746CE2000A262E188C62058001200000000800001630DE86025F1700504A00D90A188400781F3D091DC0480202800801000000003C3A1FBC64DD2304D40A07FD9C19B001B03F79493B8800000900000200200C002871F9882B409A0483F81FF23909F001502E72043B00100002000B4C627000003DC8F6A0D2018D";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "A00D83DC8460234003887C7434A70000001C00000050C00012798750E024048D201138EB1030136042A82200807E040000100000002380000BC10A0682D00B690010DFDC0827A62408690209398C0000000000100C0A200001F62DF785022B542A209FEE6033EF4179334180199B0080100110001007C00007CC7509004C48581D29AFF9A8A22C0F450601528B180000280040F12001C0000FC8FD2600391268153F6FF0722C9D91400E8000B6E0040021A1007BE0BA10001B8985964072FC4459D6DFC88D57B8A25053C124FCC0000001C100A9D1D600101762013CA166F60DC3A8000000000F9C6319C71FE0783007C180F0F80E7C0333198CFC60C3800000";
// synopsys translate_on

// Location: M10K_X41_Y79_N0
cyclonev_ram_block \PR|DRAM|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\DV|clock_25~q ),
	.ena0(gnd),
	.ena1(\PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode978w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rst~inputCLKENA0_outclk ),
	.clr1(\rst~inputCLKENA0_outclk ),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\VC|Add0~29_sumout ,\VC|Add0~25_sumout ,\VC|Add0~21_sumout ,\VC|Add0~17_sumout ,\VC|Add0~13_sumout ,\CNTVGA|CXY|x [7],\CNTVGA|CXY|x [6],\CNTVGA|CXY|x[5]~DUPLICATE_q ,\CNTVGA|CXY|x [4],\CNTVGA|CXY|x [3],\CNTVGA|CXY|x [2],\CNTVGA|CXY|x [1],\CNTVGA|CXY|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a17 .init_file = "Ram.mif";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "procesador:PR|RamDataMem:DRAM|altsyncram:altsyncram_component|altsyncram_frm2:auto_generated|ALTSYNCRAM";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "bidir_dual_port";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "clear0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_in_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clear = "clear1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_bit_number = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a17 .port_b_write_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y61_N0
cyclonev_ram_block \PR|DRAM|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\DV|clock_25~q ),
	.ena0(gnd),
	.ena1(\PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode967w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rst~inputCLKENA0_outclk ),
	.clr1(\rst~inputCLKENA0_outclk ),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\VC|Add0~29_sumout ,\VC|Add0~25_sumout ,\VC|Add0~21_sumout ,\VC|Add0~17_sumout ,\VC|Add0~13_sumout ,\CNTVGA|CXY|x [7],\CNTVGA|CXY|x [6],\CNTVGA|CXY|x[5]~DUPLICATE_q ,\CNTVGA|CXY|x [4],\CNTVGA|CXY|x [3],\CNTVGA|CXY|x [2],\CNTVGA|CXY|x [1],\CNTVGA|CXY|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a9 .init_file = "Ram.mif";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "procesador:PR|RamDataMem:DRAM|altsyncram:altsyncram_component|altsyncram_frm2:auto_generated|ALTSYNCRAM";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "bidir_dual_port";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "clear0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_in_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clear = "clear1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_bit_number = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a9 .port_b_write_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003A255E114953A811DBE0487CCFF7130F32782949981643AE04FE82C702A281C07C1A5B5BD028DAF55A854CF07EB61E9C25F12502F6F8189E1BFB8C5A83D0B8F8B9A05B0B848889F12C004BE007E88D64446550492D3850A4F7B7000901A25E28B04398FD7FE29553F15E0FC06FE1DA405A8E503E10162C0067631A424055DCC0F3FC561485020C4B401C97C34FC015C008C20418520851A09FE20B8404A1EF6194F7ADEF98442DF882641E8EFFA1E8806F49044464592100AFDE066869CB0921FF4A80BE882337C405149E0A6E";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "1F5302035916C089AAD40BFF8428C0E2895C41FDE5B1D6099A38C26673FB37EEA7A6013D8F258220CB04377F062F1140B72321BCC0D6F014200921C640FC6EFEEF0E0E44689000D796D005FE184B202267012670E05EB42748038E9F81F1DBFCCC941CF42CA01074B2403BFC78614215A10516EC7D6C35700396781C87D1FBF9F9382A4BB08528023500FFF8F890803D00719420F45BD889A1EA7AEC07615B21966452D9637C22525E06FFF0F8DF005B01B0BB29EB67B202120F86DC2DC2BFC728F8A8499CC8081949EDFFE7F0FF809103FD3B4183BF818404851BFF3F387E0399C19A4F0733D6110FFD6FEF701B8222078C91216E5616868E049FAF251AB83B";
// synopsys translate_on

// Location: LABCELL_X35_Y69_N6
cyclonev_lcell_comb \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w1_n0_mux_dataout~1 (
// Equation(s):
// \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w1_n0_mux_dataout~1_combout  = ( \PR|DRAM|altsyncram_component|auto_generated|ram_block1a9~PORTBDATAOUT0  & ( \PR|DRAM|altsyncram_component|auto_generated|address_reg_b [1] & ( 
// (!\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [0] & ((\PR|DRAM|altsyncram_component|auto_generated|ram_block1a17~PORTBDATAOUT0 ))) # (\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\PR|DRAM|altsyncram_component|auto_generated|ram_block1a25~PORTBDATAOUT0 )) ) ) ) # ( !\PR|DRAM|altsyncram_component|auto_generated|ram_block1a9~PORTBDATAOUT0  & ( \PR|DRAM|altsyncram_component|auto_generated|address_reg_b [1] & ( 
// (!\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [0] & ((\PR|DRAM|altsyncram_component|auto_generated|ram_block1a17~PORTBDATAOUT0 ))) # (\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\PR|DRAM|altsyncram_component|auto_generated|ram_block1a25~PORTBDATAOUT0 )) ) ) ) # ( \PR|DRAM|altsyncram_component|auto_generated|ram_block1a9~PORTBDATAOUT0  & ( !\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [1] & ( 
// (\PR|DRAM|altsyncram_component|auto_generated|ram_block1a1~PORTBDATAOUT0 ) # (\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [0]) ) ) ) # ( !\PR|DRAM|altsyncram_component|auto_generated|ram_block1a9~PORTBDATAOUT0  & ( 
// !\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [1] & ( (!\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [0] & \PR|DRAM|altsyncram_component|auto_generated|ram_block1a1~PORTBDATAOUT0 ) ) ) )

	.dataa(!\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [0]),
	.datab(!\PR|DRAM|altsyncram_component|auto_generated|ram_block1a25~PORTBDATAOUT0 ),
	.datac(!\PR|DRAM|altsyncram_component|auto_generated|ram_block1a1~PORTBDATAOUT0 ),
	.datad(!\PR|DRAM|altsyncram_component|auto_generated|ram_block1a17~PORTBDATAOUT0 ),
	.datae(!\PR|DRAM|altsyncram_component|auto_generated|ram_block1a9~PORTBDATAOUT0 ),
	.dataf(!\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w1_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w1_n0_mux_dataout~1 .extended_lut = "off";
defparam \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w1_n0_mux_dataout~1 .lut_mask = 64'h0A0A5F5F11BB11BB;
defparam \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w1_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y69_N15
cyclonev_lcell_comb \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w1_n0_mux_dataout~2 (
// Equation(s):
// \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w1_n0_mux_dataout~2_combout  = ( \PR|DRAM|altsyncram_component|auto_generated|address_reg_b [2] & ( \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w1_n0_mux_dataout~0_combout  ) ) # ( 
// !\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [2] & ( \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w1_n0_mux_dataout~1_combout  ) )

	.dataa(!\PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w1_n0_mux_dataout~0_combout ),
	.datab(gnd),
	.datac(!\PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w1_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w1_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w1_n0_mux_dataout~2 .extended_lut = "off";
defparam \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w1_n0_mux_dataout~2 .lut_mask = 64'h0F0F0F0F55555555;
defparam \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w1_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y62_N0
cyclonev_ram_block \PR|DRAM|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\DV|clock_25~q ),
	.ena0(gnd),
	.ena1(\PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode1011w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rst~inputCLKENA0_outclk ),
	.clr1(\rst~inputCLKENA0_outclk ),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\VC|Add0~29_sumout ,\VC|Add0~25_sumout ,\VC|Add0~21_sumout ,\VC|Add0~17_sumout ,\VC|Add0~13_sumout ,\CNTVGA|CXY|x [7],\CNTVGA|CXY|x [6],\CNTVGA|CXY|x[5]~DUPLICATE_q ,\CNTVGA|CXY|x [4],\CNTVGA|CXY|x [3],\CNTVGA|CXY|x [2],\CNTVGA|CXY|x [1],\CNTVGA|CXY|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a42 .clk1_core_clock_enable = "ena1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a42 .init_file = "Ram.mif";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "procesador:PR|RamDataMem:DRAM|altsyncram:altsyncram_component|altsyncram_frm2:auto_generated|ALTSYNCRAM";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "dont_care";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "bidir_dual_port";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "clear0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 2;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_in_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clear = "clear1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_bit_number = 2;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a42 .port_b_write_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M20K";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a42 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a42 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a42 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a42 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y66_N0
cyclonev_ram_block \PR|DRAM|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\DV|clock_25~q ),
	.ena0(gnd),
	.ena1(\PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode1033w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rst~inputCLKENA0_outclk ),
	.clr1(\rst~inputCLKENA0_outclk ),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\VC|Add0~29_sumout ,\VC|Add0~25_sumout ,\VC|Add0~21_sumout ,\VC|Add0~17_sumout ,\VC|Add0~13_sumout ,\CNTVGA|CXY|x [7],\CNTVGA|CXY|x [6],\CNTVGA|CXY|x[5]~DUPLICATE_q ,\CNTVGA|CXY|x [4],\CNTVGA|CXY|x [3],\CNTVGA|CXY|x [2],\CNTVGA|CXY|x [1],\CNTVGA|CXY|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a58 .clk1_core_clock_enable = "ena1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a58 .init_file = "Ram.mif";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "procesador:PR|RamDataMem:DRAM|altsyncram:altsyncram_component|altsyncram_frm2:auto_generated|ALTSYNCRAM";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "dont_care";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "bidir_dual_port";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "clear0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 2;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_in_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_out_clear = "clear1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a58 .port_b_first_bit_number = 2;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a58 .port_b_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a58 .port_b_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a58 .port_b_write_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M20K";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a58 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a58 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a58 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a58 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y73_N0
cyclonev_ram_block \PR|DRAM|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\DV|clock_25~q ),
	.ena0(gnd),
	.ena1(\PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode1000w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rst~inputCLKENA0_outclk ),
	.clr1(\rst~inputCLKENA0_outclk ),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\VC|Add0~29_sumout ,\VC|Add0~25_sumout ,\VC|Add0~21_sumout ,\VC|Add0~17_sumout ,\VC|Add0~13_sumout ,\CNTVGA|CXY|x [7],\CNTVGA|CXY|x [6],\CNTVGA|CXY|x[5]~DUPLICATE_q ,\CNTVGA|CXY|x [4],\CNTVGA|CXY|x [3],\CNTVGA|CXY|x [2],\CNTVGA|CXY|x [1],\CNTVGA|CXY|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a34 .clk1_core_clock_enable = "ena1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a34 .init_file = "Ram.mif";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "procesador:PR|RamDataMem:DRAM|altsyncram:altsyncram_component|altsyncram_frm2:auto_generated|ALTSYNCRAM";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "dont_care";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "bidir_dual_port";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "clear0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_in_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clear = "clear1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_bit_number = 2;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a34 .port_b_write_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a34 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a34 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a34 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a34 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y79_N0
cyclonev_ram_block \PR|DRAM|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\DV|clock_25~q ),
	.ena0(gnd),
	.ena1(\PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode1022w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rst~inputCLKENA0_outclk ),
	.clr1(\rst~inputCLKENA0_outclk ),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\VC|Add0~29_sumout ,\VC|Add0~25_sumout ,\VC|Add0~21_sumout ,\VC|Add0~17_sumout ,\VC|Add0~13_sumout ,\CNTVGA|CXY|x [7],\CNTVGA|CXY|x [6],\CNTVGA|CXY|x[5]~DUPLICATE_q ,\CNTVGA|CXY|x [4],\CNTVGA|CXY|x [3],\CNTVGA|CXY|x [2],\CNTVGA|CXY|x [1],\CNTVGA|CXY|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a50 .clk1_core_clock_enable = "ena1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a50 .init_file = "Ram.mif";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "procesador:PR|RamDataMem:DRAM|altsyncram:altsyncram_component|altsyncram_frm2:auto_generated|ALTSYNCRAM";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "dont_care";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "bidir_dual_port";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "clear0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_in_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clear = "clear1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a50 .port_b_first_bit_number = 2;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a50 .port_b_write_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M20K";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a50 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a50 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a50 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a50 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y69_N18
cyclonev_lcell_comb \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w2_n0_mux_dataout~0 (
// Equation(s):
// \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w2_n0_mux_dataout~0_combout  = ( \PR|DRAM|altsyncram_component|auto_generated|ram_block1a50~PORTBDATAOUT0  & ( \PR|DRAM|altsyncram_component|auto_generated|address_reg_b [0] & ( 
// (!\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [1] & (\PR|DRAM|altsyncram_component|auto_generated|ram_block1a42~PORTBDATAOUT0 )) # (\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((\PR|DRAM|altsyncram_component|auto_generated|ram_block1a58~PORTBDATAOUT0 ))) ) ) ) # ( !\PR|DRAM|altsyncram_component|auto_generated|ram_block1a50~PORTBDATAOUT0  & ( \PR|DRAM|altsyncram_component|auto_generated|address_reg_b [0] & ( 
// (!\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [1] & (\PR|DRAM|altsyncram_component|auto_generated|ram_block1a42~PORTBDATAOUT0 )) # (\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((\PR|DRAM|altsyncram_component|auto_generated|ram_block1a58~PORTBDATAOUT0 ))) ) ) ) # ( \PR|DRAM|altsyncram_component|auto_generated|ram_block1a50~PORTBDATAOUT0  & ( !\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [0] & ( 
// (\PR|DRAM|altsyncram_component|auto_generated|ram_block1a34~PORTBDATAOUT0 ) # (\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [1]) ) ) ) # ( !\PR|DRAM|altsyncram_component|auto_generated|ram_block1a50~PORTBDATAOUT0  & ( 
// !\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [0] & ( (!\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [1] & \PR|DRAM|altsyncram_component|auto_generated|ram_block1a34~PORTBDATAOUT0 ) ) ) )

	.dataa(!\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [1]),
	.datab(!\PR|DRAM|altsyncram_component|auto_generated|ram_block1a42~PORTBDATAOUT0 ),
	.datac(!\PR|DRAM|altsyncram_component|auto_generated|ram_block1a58~PORTBDATAOUT0 ),
	.datad(!\PR|DRAM|altsyncram_component|auto_generated|ram_block1a34~PORTBDATAOUT0 ),
	.datae(!\PR|DRAM|altsyncram_component|auto_generated|ram_block1a50~PORTBDATAOUT0 ),
	.dataf(!\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w2_n0_mux_dataout~0 .lut_mask = 64'h00AA55FF27272727;
defparam \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y67_N0
cyclonev_ram_block \PR|DRAM|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\DV|clock_25~q ),
	.ena0(gnd),
	.ena1(\PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode989w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rst~inputCLKENA0_outclk ),
	.clr1(\rst~inputCLKENA0_outclk ),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\VC|Add0~29_sumout ,\VC|Add0~25_sumout ,\VC|Add0~21_sumout ,\VC|Add0~17_sumout ,\VC|Add0~13_sumout ,\CNTVGA|CXY|x [7],\CNTVGA|CXY|x [6],\CNTVGA|CXY|x[5]~DUPLICATE_q ,\CNTVGA|CXY|x [4],\CNTVGA|CXY|x [3],\CNTVGA|CXY|x [2],\CNTVGA|CXY|x [1],\CNTVGA|CXY|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a26 .init_file = "Ram.mif";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "procesador:PR|RamDataMem:DRAM|altsyncram:altsyncram_component|altsyncram_frm2:auto_generated|ALTSYNCRAM";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "bidir_dual_port";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "clear0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_in_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clear = "clear1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_bit_number = 2;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a26 .port_b_write_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y62_N0
cyclonev_ram_block \PR|DRAM|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\DV|clock_25~q ),
	.ena0(vcc),
	.ena1(\PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode949w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rst~inputCLKENA0_outclk ),
	.clr1(\rst~inputCLKENA0_outclk ),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\VC|Add0~29_sumout ,\VC|Add0~25_sumout ,\VC|Add0~21_sumout ,\VC|Add0~17_sumout ,\VC|Add0~13_sumout ,\CNTVGA|CXY|x [7],\CNTVGA|CXY|x [6],\CNTVGA|CXY|x[5]~DUPLICATE_q ,\CNTVGA|CXY|x [4],\CNTVGA|CXY|x [3],\CNTVGA|CXY|x [2],\CNTVGA|CXY|x [1],\CNTVGA|CXY|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a2 .init_file = "Ram.mif";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "procesador:PR|RamDataMem:DRAM|altsyncram:altsyncram_component|altsyncram_frm2:auto_generated|ALTSYNCRAM";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "bidir_dual_port";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "clear0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_in_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "clear1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a2 .port_b_write_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "46C20920CF5DF3E817FFFBE7C001C79601FC800E7441F0B0BF917FFFF01F002FC94442C2493663C02BFFFF8F40228D1807FF019D049341A3798782FFD41E0CB5BF48590D8010AB8037FFFF0C80051A3007FFF4D71800A07E502C27FFE84840593E5156198A4F9F1003FFFF08000A70001FBCE189E04F8188B8E00BEFF0D701B467EB48F624383DA06FFFEC00000EE481FEE17811A0C38E340140079FE8DF60FEDFD1B0FC0063FF80BFFFD800000CC301FEA278934244AC7100000E3FC0FFD135BFBE47FFBEDFEC20AFFF80000059A01FCD207CA6898800B800005F3F83FFC23BFF791F877F3E92210FF50000003F601E4A407E3F58081CC0120106FE06FF86D7";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "FC063F30FC4EC0011FE80000005E801FD1807F09A05D38280801AFFE0FE789CFF80CFF39F1DA85C1BFD80100001D007E80001FF37878D100380FBFFC1F7E101FF6B1FE41E3EA0082FF004000603B00B8848440FC17F88000D03CFFF876FF22BFEFC3FF038FA60A82FC006006D03200F9830C803FF7F1000001FF7FF0FFFC417FFF8FF43F768E0304F000E237E0640DE4E800027FFFFC400300F3FFC1FFF83AFFF83FF498FA3E12077020F63FE0E81BCA7A00007FEFF6000807846BC1FFF1B5FB00FFD83BE87C1908E021ED7FF0D00F83520000FE5FF000000A01FF06FFC16BFC03FFE2C523FC0E16C018FBFFF1A01E8E208001FFFFC000000108FE0F6180C7F8";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "0FFFC0AA87FE1A3180311FF7F3406C07412000E67F8000000001FE0FD109EFF01FFF023B0FFC3E3700433FFFE280FC2A0000007E7ECC10000099FC1FBF1B5FE07FFD9C667FFC386800069FFFED31FE41040001387B1800000003F83F9E143F81FFA67598BFFC6C6E00013FEFCA01F182080002020008000000C3F07FFC647F87FF8842407F884CDA00057FFF9483E20580000000000000000017C0FFC806FF18FF20ABC0FFF060C40007FFFE1905C0480007000020000000003FC3AFB00DFD38FB104C07FFE0A9F0000FFFFE630788000406800404000000003F83F9F03940E5FB27A01FFFC1A980020FFFFC34470010000D000000018200003E0FF6609601C2";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "5706C3DFFF9033F00017FFF8641F00000000000000000000127E0BD140AC0702DE5039FFFFC1B3000047FDF8A81E0400000C0000000000000BFE1F8703500C16FC10DFFFFFC787600186F8F1987C0000000000000000000001F83FFC0680302B92A09FFFFFC2AEC0000CB071587B0080000100000220000007F07D6E06406027E439BFFFFF44AE00000000E3D8F8000000000000000800000FF0FFE00901A007E5DF7FFFFFC8DF4E880001E2B1E0040040000084004180001BF185981A0300BFC236FFFFF69E3D9D800C03C763C00000C60001560800200817820130240709FFC468000000000FE07C1E07E0007FC007FE00FF000F8003C3E1F0FF80FC000000";
// synopsys translate_on

// Location: M10K_X38_Y61_N0
cyclonev_ram_block \PR|DRAM|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\DV|clock_25~q ),
	.ena0(gnd),
	.ena1(\PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode967w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rst~inputCLKENA0_outclk ),
	.clr1(\rst~inputCLKENA0_outclk ),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\VC|Add0~29_sumout ,\VC|Add0~25_sumout ,\VC|Add0~21_sumout ,\VC|Add0~17_sumout ,\VC|Add0~13_sumout ,\CNTVGA|CXY|x [7],\CNTVGA|CXY|x [6],\CNTVGA|CXY|x[5]~DUPLICATE_q ,\CNTVGA|CXY|x [4],\CNTVGA|CXY|x [3],\CNTVGA|CXY|x [2],\CNTVGA|CXY|x [1],\CNTVGA|CXY|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a10 .init_file = "Ram.mif";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "procesador:PR|RamDataMem:DRAM|altsyncram:altsyncram_component|altsyncram_frm2:auto_generated|ALTSYNCRAM";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "bidir_dual_port";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "clear0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_in_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clear = "clear1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_bit_number = 2;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a10 .port_b_write_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003F5B2B9A89F3FC1824017F80D0003C5F3AB8408A783EEDDA84FE8617814A01A07586718CB02FB6E2B001FF00434060BC3471EF01B679FB9C1BFB8AC68015009061A43786A4E6690CC003FC00FE807124632630164D97FF68F7B70BF7002A0018E80DC55247DD86BF011FF0019C00E2C0540E416B96CBB390676310CA025420B0A8070984A75F0BFC803FE806A003E4C085EF35545B14ECC09FE2149400E01001CA602BBB97021B67027FE00F01068B815480AFB47C91AC80AFDE10080140FE41DB5894D298433F9809FFE00D90";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "1017027C5B3A40D808CA0BFF8439901397AEE1F395A4660E423A321FFE043A11382E054767CF07273FC8377F0628B0A20FE2217BCE138C05E04EC06FFF007104D41E0ABE583A1DCEFEE005FE186F638617020326CF9D387B212400FFFE01E500AAB41533627C3608F7803BFC7840C01D61060B8C72BE397CD298027FF8018081157829A289E4EB83AF00FFF8F8EF80288001C3A09A8418BB0DFD89EFF801A5E00AE4547B07FB2C1F9806FFF0F8FF00720000AE2113583BEC039616DFD003400455F8A30406E1BF3E0DEDFFE7F0FF80C7000029C30AF021F003FE07FF403F80086BC1265857076C6903FDFFEFF01B830E007310270E20AEFA2FFF7FBFDA1B4024";
// synopsys translate_on

// Location: M10K_X38_Y63_N0
cyclonev_ram_block \PR|DRAM|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\DV|clock_25~q ),
	.ena0(gnd),
	.ena1(\PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode978w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rst~inputCLKENA0_outclk ),
	.clr1(\rst~inputCLKENA0_outclk ),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\VC|Add0~29_sumout ,\VC|Add0~25_sumout ,\VC|Add0~21_sumout ,\VC|Add0~17_sumout ,\VC|Add0~13_sumout ,\CNTVGA|CXY|x [7],\CNTVGA|CXY|x [6],\CNTVGA|CXY|x[5]~DUPLICATE_q ,\CNTVGA|CXY|x [4],\CNTVGA|CXY|x [3],\CNTVGA|CXY|x [2],\CNTVGA|CXY|x [1],\CNTVGA|CXY|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a18 .init_file = "Ram.mif";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "procesador:PR|RamDataMem:DRAM|altsyncram:altsyncram_component|altsyncram_frm2:auto_generated|ALTSYNCRAM";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "bidir_dual_port";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "clear0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_in_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clear = "clear1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_bit_number = 2;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a18 .port_b_write_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N42
cyclonev_lcell_comb \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w2_n0_mux_dataout~1 (
// Equation(s):
// \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w2_n0_mux_dataout~1_combout  = ( \PR|DRAM|altsyncram_component|auto_generated|ram_block1a18~PORTBDATAOUT0  & ( \PR|DRAM|altsyncram_component|auto_generated|address_reg_b [1] & ( 
// (!\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [0]) # (\PR|DRAM|altsyncram_component|auto_generated|ram_block1a26~PORTBDATAOUT0 ) ) ) ) # ( !\PR|DRAM|altsyncram_component|auto_generated|ram_block1a18~PORTBDATAOUT0  & ( 
// \PR|DRAM|altsyncram_component|auto_generated|address_reg_b [1] & ( (\PR|DRAM|altsyncram_component|auto_generated|ram_block1a26~PORTBDATAOUT0  & \PR|DRAM|altsyncram_component|auto_generated|address_reg_b [0]) ) ) ) # ( 
// \PR|DRAM|altsyncram_component|auto_generated|ram_block1a18~PORTBDATAOUT0  & ( !\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [1] & ( (!\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\PR|DRAM|altsyncram_component|auto_generated|ram_block1a2~PORTBDATAOUT0 )) # (\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [0] & ((\PR|DRAM|altsyncram_component|auto_generated|ram_block1a10~PORTBDATAOUT0 ))) ) ) ) # ( 
// !\PR|DRAM|altsyncram_component|auto_generated|ram_block1a18~PORTBDATAOUT0  & ( !\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [1] & ( (!\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\PR|DRAM|altsyncram_component|auto_generated|ram_block1a2~PORTBDATAOUT0 )) # (\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [0] & ((\PR|DRAM|altsyncram_component|auto_generated|ram_block1a10~PORTBDATAOUT0 ))) ) ) )

	.dataa(!\PR|DRAM|altsyncram_component|auto_generated|ram_block1a26~PORTBDATAOUT0 ),
	.datab(!\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [0]),
	.datac(!\PR|DRAM|altsyncram_component|auto_generated|ram_block1a2~PORTBDATAOUT0 ),
	.datad(!\PR|DRAM|altsyncram_component|auto_generated|ram_block1a10~PORTBDATAOUT0 ),
	.datae(!\PR|DRAM|altsyncram_component|auto_generated|ram_block1a18~PORTBDATAOUT0 ),
	.dataf(!\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w2_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w2_n0_mux_dataout~1 .extended_lut = "off";
defparam \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w2_n0_mux_dataout~1 .lut_mask = 64'h0C3F0C3F1111DDDD;
defparam \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w2_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y69_N39
cyclonev_lcell_comb \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w2_n0_mux_dataout~2 (
// Equation(s):
// \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w2_n0_mux_dataout~2_combout  = ( \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w2_n0_mux_dataout~1_combout  & ( \PR|DRAM|altsyncram_component|auto_generated|address_reg_b [2] & ( 
// \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w2_n0_mux_dataout~0_combout  ) ) ) # ( !\PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w2_n0_mux_dataout~1_combout  & ( \PR|DRAM|altsyncram_component|auto_generated|address_reg_b [2] & ( 
// \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w2_n0_mux_dataout~0_combout  ) ) ) # ( \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w2_n0_mux_dataout~1_combout  & ( !\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [2] ) )

	.dataa(!\PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w2_n0_mux_dataout~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w2_n0_mux_dataout~1_combout ),
	.dataf(!\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w2_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w2_n0_mux_dataout~2 .extended_lut = "off";
defparam \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w2_n0_mux_dataout~2 .lut_mask = 64'h0000FFFF55555555;
defparam \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w2_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y69_N0
cyclonev_ram_block \PR|DRAM|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\DV|clock_25~q ),
	.ena0(gnd),
	.ena1(\PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode978w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rst~inputCLKENA0_outclk ),
	.clr1(\rst~inputCLKENA0_outclk ),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\VC|Add0~29_sumout ,\VC|Add0~25_sumout ,\VC|Add0~21_sumout ,\VC|Add0~17_sumout ,\VC|Add0~13_sumout ,\CNTVGA|CXY|x [7],\CNTVGA|CXY|x [6],\CNTVGA|CXY|x[5]~DUPLICATE_q ,\CNTVGA|CXY|x [4],\CNTVGA|CXY|x [3],\CNTVGA|CXY|x [2],\CNTVGA|CXY|x [1],\CNTVGA|CXY|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a19 .init_file = "Ram.mif";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "procesador:PR|RamDataMem:DRAM|altsyncram:altsyncram_component|altsyncram_frm2:auto_generated|ALTSYNCRAM";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "bidir_dual_port";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "clear0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_in_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clear = "clear1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_bit_number = 3;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a19 .port_b_write_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y75_N0
cyclonev_ram_block \PR|DRAM|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\DV|clock_25~q ),
	.ena0(vcc),
	.ena1(\PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode949w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rst~inputCLKENA0_outclk ),
	.clr1(\rst~inputCLKENA0_outclk ),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\VC|Add0~29_sumout ,\VC|Add0~25_sumout ,\VC|Add0~21_sumout ,\VC|Add0~17_sumout ,\VC|Add0~13_sumout ,\CNTVGA|CXY|x [7],\CNTVGA|CXY|x [6],\CNTVGA|CXY|x[5]~DUPLICATE_q ,\CNTVGA|CXY|x [4],\CNTVGA|CXY|x [3],\CNTVGA|CXY|x [2],\CNTVGA|CXY|x [1],\CNTVGA|CXY|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a3 .init_file = "Ram.mif";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "procesador:PR|RamDataMem:DRAM|altsyncram:altsyncram_component|altsyncram_frm2:auto_generated|ALTSYNCRAM";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "bidir_dual_port";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "clear0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_in_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "clear1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a3 .port_b_write_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "A13C551FF0E3FC03EBFFFBE7C001C71E000007F034FE00FFC07E8000001FFFCD46B8B63DB7CFFC17CBFFFF8F40228E18000000E007EC81BF87907D00001FFF5280B148F27FFFD40FDFFFFF0C80051C30000007A81FFF007F8873D800004FFF9501A231E67DFFE00FC7FFFF08000A7C0000430071FFF001897F1FF41000DFFE2A180CC709FBFFC13FBFFFEC00000EF880011E81E1FFFC0E37FEBFF86000DFFF56201F8F03FFFC0C5F0FFFD800000CF300015D80CBFFFB2C7EFFFFF1C000FFFE6C403E38007FE0309F2FFF80000059C00032DF8050FFF600C7FFFFA0C003FFFCD80078E078FFC0C25E6FF50000003F8001B5BF80175FF01F3FEDFEF90007FFF9B0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "0001C0CFFFB300BE1FE80000005F00002E7F8004FF9DC7D7F7FE50000FE7F340000300CFFE2D073EFFD80000001E00017FFFE000F0872EFFC7F040001F7FE680000E01BFFC3405FC3F000000003C00077B7BBF0000077FFF2FC300007EFFCD80003C00FFF0D80E7CFC000000003C00067CF37FC0000EFFFFFE008000FFFF9B0000700BFF8B7009F9700000000078001B17FFFD800003BFFCFF0C0001FFFF160007C00FFF0DC01EFB7000000000F0003585FFFF801009FFF7F87B9001FFFE6C00FF003FFC37801AF3E000000000E0007CADFFFF01A00FFFFFF5FE0007FFFED803FC007FBA5C0005E6C000000001C00171DF7FFE00003FFFFFFEF7000FE1FFA007";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "F000FF53780019C780000000038003F8BEDFFF19807FFFFFFFFE000FD1F7600FE001FDCDF00035C100000000030003D5FFFFFF81813FEFFFFF66001FBFE6C01F8003E1BF80002B8C000000000E3001BEFBFFFEC784FFFFFFFFFC003F9FCD007E00078AFF40006382000000100C000E7DF7FFFDFDFFFFFFFFFF3C007FFF920078000FFFFF80005B1A0000000018801DFA7FFFFFFFFFFFFFFFFFE800FFCFEE00E0001FDDFF0000671C0000000011023FB7FFFFFFFFFFFFFFFFFFC003BFBFDC02C0002F97F80000963000000000730077FFFFFFFFFFFFFFFFFFFFC003F9FF98BF000058DFE00001E630000000002400FFEFFFFFFFFFFFFFFFFFFFC00FF6FFB1FE00";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "00F97C2000000C40000000004400FFFFFFFFFFFFFFFFFFFFED800FD1FE63F80001BBC60000016C6000000000C801FBFFFFFFFFFFFFFFFFFFF4001F87FECFF00003FF20000007980000000001D803FFFFFFFFFFFFFFFFFFFFFE003FFFFDBFC000059F6000000250C0000000019804FF7FFFFEFFFFFFFFFFFFF8007D6FF23F80000AC64000000790C0000000031807FFFFFFFFFFFFFFFFFFFFF000FFE7E4FE000000008000000C210000000003301FFBFFFFFFFFFFFFFFFFFFE401859FC9FC000018090000001E400000000006603FFFFFFFFFFFFFFFFFFFFFE802013F83F800007017FFFFFFFFF0007FE007FFFF800007FFFF00000FFFFC03FE00FFFF00000000";
// synopsys translate_on

// Location: M10K_X26_Y70_N0
cyclonev_ram_block \PR|DRAM|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\DV|clock_25~q ),
	.ena0(gnd),
	.ena1(\PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode967w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rst~inputCLKENA0_outclk ),
	.clr1(\rst~inputCLKENA0_outclk ),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\VC|Add0~29_sumout ,\VC|Add0~25_sumout ,\VC|Add0~21_sumout ,\VC|Add0~17_sumout ,\VC|Add0~13_sumout ,\CNTVGA|CXY|x [7],\CNTVGA|CXY|x [6],\CNTVGA|CXY|x[5]~DUPLICATE_q ,\CNTVGA|CXY|x [4],\CNTVGA|CXY|x [3],\CNTVGA|CXY|x [2],\CNTVGA|CXY|x [1],\CNTVGA|CXY|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a11 .init_file = "Ram.mif";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "procesador:PR|RamDataMem:DRAM|altsyncram:altsyncram_component|altsyncram_frm2:auto_generated|ALTSYNCRAM";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "bidir_dual_port";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "clear0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_in_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clear = "clear1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_bit_number = 3;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a11 .port_b_write_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C07F0F81F1F3FFE000008000DFFFDAC0C347958EDFF9FE4604FE84EE800CFE2F8586714FC02FF900000200007FFFB583C68E3F1339E7FC641BFB8C7D8019FF3F21A4064F44EFF600000C0000FFFF6B1B8598B056B3CFE010F7B70DEB0033FFAF200C0A7F87FFF80001200001FFFED63F9B74C16FEF3FC08067631D760067FF3F2001781707FFF00000C00007EFFDAC3F160504A7BCFF03809FE21AAC00C7FF9E000B89BC1FFFC0000180000FFFFBD87E6814419BF3FE5600AFDE1BD8018FFFFE001904DC1BFCC0000600000FFF";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "E6B0FC500882FFE7F5200BFF8431B0031FFF7E058824780FFDC4021800003FFFCD61F9A1A0C7FFDFC040377F063070033FE3DE583013F01FFFB0001000007FFF1E81F350C513FE3F014005FE1870E0047703EA19301FC07FFED800000001FFFF3D8BE6B51C4FF9FF0B003BFC787FC019E107F7F3803FC17FFD6000800001FFFE7B07CD76713BF7FC4000FFF8F8FF80318001F7DF00DFE0F7FE000E100001FFFED61B9AE8E387DFE03206FFF0F8FF00630000BBDE037FC3FFFC6019200003FFF9AC0737A3CF1E7FC0B1EDFFE7F0FF80E70000363C02FFC1FFF8009000803FFFF3583E2CC7B8F8FF83F7FDFFEFF01B83CE000011D90E3F06FDF0010040001BFFC6";
// synopsys translate_on

// Location: M10K_X49_Y71_N0
cyclonev_ram_block \PR|DRAM|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\DV|clock_25~q ),
	.ena0(gnd),
	.ena1(\PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode989w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rst~inputCLKENA0_outclk ),
	.clr1(\rst~inputCLKENA0_outclk ),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\VC|Add0~29_sumout ,\VC|Add0~25_sumout ,\VC|Add0~21_sumout ,\VC|Add0~17_sumout ,\VC|Add0~13_sumout ,\CNTVGA|CXY|x [7],\CNTVGA|CXY|x [6],\CNTVGA|CXY|x[5]~DUPLICATE_q ,\CNTVGA|CXY|x [4],\CNTVGA|CXY|x [3],\CNTVGA|CXY|x [2],\CNTVGA|CXY|x [1],\CNTVGA|CXY|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a27 .init_file = "Ram.mif";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "procesador:PR|RamDataMem:DRAM|altsyncram:altsyncram_component|altsyncram_frm2:auto_generated|ALTSYNCRAM";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "bidir_dual_port";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "clear0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_in_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clear = "clear1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_bit_number = 3;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a27 .port_b_write_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y72_N6
cyclonev_lcell_comb \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w3_n0_mux_dataout~1 (
// Equation(s):
// \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w3_n0_mux_dataout~1_combout  = ( \PR|DRAM|altsyncram_component|auto_generated|address_reg_b [0] & ( \PR|DRAM|altsyncram_component|auto_generated|ram_block1a27~PORTBDATAOUT0  & ( 
// (\PR|DRAM|altsyncram_component|auto_generated|ram_block1a11~PORTBDATAOUT0 ) # (\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [1]) ) ) ) # ( !\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [0] & ( 
// \PR|DRAM|altsyncram_component|auto_generated|ram_block1a27~PORTBDATAOUT0  & ( (!\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [1] & ((\PR|DRAM|altsyncram_component|auto_generated|ram_block1a3~PORTBDATAOUT0 ))) # 
// (\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [1] & (\PR|DRAM|altsyncram_component|auto_generated|ram_block1a19~PORTBDATAOUT0 )) ) ) ) # ( \PR|DRAM|altsyncram_component|auto_generated|address_reg_b [0] & ( 
// !\PR|DRAM|altsyncram_component|auto_generated|ram_block1a27~PORTBDATAOUT0  & ( (!\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [1] & \PR|DRAM|altsyncram_component|auto_generated|ram_block1a11~PORTBDATAOUT0 ) ) ) ) # ( 
// !\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [0] & ( !\PR|DRAM|altsyncram_component|auto_generated|ram_block1a27~PORTBDATAOUT0  & ( (!\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((\PR|DRAM|altsyncram_component|auto_generated|ram_block1a3~PORTBDATAOUT0 ))) # (\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [1] & (\PR|DRAM|altsyncram_component|auto_generated|ram_block1a19~PORTBDATAOUT0 )) ) ) )

	.dataa(!\PR|DRAM|altsyncram_component|auto_generated|ram_block1a19~PORTBDATAOUT0 ),
	.datab(!\PR|DRAM|altsyncram_component|auto_generated|ram_block1a3~PORTBDATAOUT0 ),
	.datac(!\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(!\PR|DRAM|altsyncram_component|auto_generated|ram_block1a11~PORTBDATAOUT0 ),
	.datae(!\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [0]),
	.dataf(!\PR|DRAM|altsyncram_component|auto_generated|ram_block1a27~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w3_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w3_n0_mux_dataout~1 .extended_lut = "off";
defparam \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w3_n0_mux_dataout~1 .lut_mask = 64'h353500F035350FFF;
defparam \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w3_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y64_N0
cyclonev_ram_block \PR|DRAM|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\DV|clock_25~q ),
	.ena0(gnd),
	.ena1(\PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode1022w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rst~inputCLKENA0_outclk ),
	.clr1(\rst~inputCLKENA0_outclk ),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\VC|Add0~29_sumout ,\VC|Add0~25_sumout ,\VC|Add0~21_sumout ,\VC|Add0~17_sumout ,\VC|Add0~13_sumout ,\CNTVGA|CXY|x [7],\CNTVGA|CXY|x [6],\CNTVGA|CXY|x[5]~DUPLICATE_q ,\CNTVGA|CXY|x [4],\CNTVGA|CXY|x [3],\CNTVGA|CXY|x [2],\CNTVGA|CXY|x [1],\CNTVGA|CXY|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a51 .clk1_core_clock_enable = "ena1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a51 .init_file = "Ram.mif";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "procesador:PR|RamDataMem:DRAM|altsyncram:altsyncram_component|altsyncram_frm2:auto_generated|ALTSYNCRAM";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "dont_care";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "bidir_dual_port";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "clear0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_in_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_out_clear = "clear1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a51 .port_b_first_bit_number = 3;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a51 .port_b_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a51 .port_b_write_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M20K";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a51 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a51 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a51 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a51 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y78_N0
cyclonev_ram_block \PR|DRAM|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\DV|clock_25~q ),
	.ena0(gnd),
	.ena1(\PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode1000w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rst~inputCLKENA0_outclk ),
	.clr1(\rst~inputCLKENA0_outclk ),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\VC|Add0~29_sumout ,\VC|Add0~25_sumout ,\VC|Add0~21_sumout ,\VC|Add0~17_sumout ,\VC|Add0~13_sumout ,\CNTVGA|CXY|x [7],\CNTVGA|CXY|x [6],\CNTVGA|CXY|x[5]~DUPLICATE_q ,\CNTVGA|CXY|x [4],\CNTVGA|CXY|x [3],\CNTVGA|CXY|x [2],\CNTVGA|CXY|x [1],\CNTVGA|CXY|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a35 .clk1_core_clock_enable = "ena1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a35 .init_file = "Ram.mif";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "procesador:PR|RamDataMem:DRAM|altsyncram:altsyncram_component|altsyncram_frm2:auto_generated|ALTSYNCRAM";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "dont_care";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "bidir_dual_port";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "clear0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_in_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clear = "clear1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_bit_number = 3;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a35 .port_b_write_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a35 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a35 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a35 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a35 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y71_N0
cyclonev_ram_block \PR|DRAM|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\DV|clock_25~q ),
	.ena0(gnd),
	.ena1(\PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode1011w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rst~inputCLKENA0_outclk ),
	.clr1(\rst~inputCLKENA0_outclk ),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\VC|Add0~29_sumout ,\VC|Add0~25_sumout ,\VC|Add0~21_sumout ,\VC|Add0~17_sumout ,\VC|Add0~13_sumout ,\CNTVGA|CXY|x [7],\CNTVGA|CXY|x [6],\CNTVGA|CXY|x[5]~DUPLICATE_q ,\CNTVGA|CXY|x [4],\CNTVGA|CXY|x [3],\CNTVGA|CXY|x [2],\CNTVGA|CXY|x [1],\CNTVGA|CXY|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a43 .clk1_core_clock_enable = "ena1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a43 .init_file = "Ram.mif";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "procesador:PR|RamDataMem:DRAM|altsyncram:altsyncram_component|altsyncram_frm2:auto_generated|ALTSYNCRAM";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "dont_care";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "bidir_dual_port";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "clear0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 3;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_in_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_out_clear = "clear1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a43 .port_b_first_bit_number = 3;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a43 .port_b_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a43 .port_b_write_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M20K";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a43 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a43 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a43 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a43 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y72_N0
cyclonev_ram_block \PR|DRAM|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\DV|clock_25~q ),
	.ena0(gnd),
	.ena1(\PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode1033w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rst~inputCLKENA0_outclk ),
	.clr1(\rst~inputCLKENA0_outclk ),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\VC|Add0~29_sumout ,\VC|Add0~25_sumout ,\VC|Add0~21_sumout ,\VC|Add0~17_sumout ,\VC|Add0~13_sumout ,\CNTVGA|CXY|x [7],\CNTVGA|CXY|x [6],\CNTVGA|CXY|x[5]~DUPLICATE_q ,\CNTVGA|CXY|x [4],\CNTVGA|CXY|x [3],\CNTVGA|CXY|x [2],\CNTVGA|CXY|x [1],\CNTVGA|CXY|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a59 .clk1_core_clock_enable = "ena1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a59 .init_file = "Ram.mif";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "procesador:PR|RamDataMem:DRAM|altsyncram:altsyncram_component|altsyncram_frm2:auto_generated|ALTSYNCRAM";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "dont_care";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "bidir_dual_port";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "clear0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 3;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_in_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_out_clear = "clear1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a59 .port_b_first_bit_number = 3;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a59 .port_b_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a59 .port_b_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a59 .port_b_write_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M20K";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a59 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a59 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a59 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a59 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y72_N0
cyclonev_lcell_comb \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w3_n0_mux_dataout~0 (
// Equation(s):
// \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w3_n0_mux_dataout~0_combout  = ( \PR|DRAM|altsyncram_component|auto_generated|ram_block1a43~PORTBDATAOUT0  & ( \PR|DRAM|altsyncram_component|auto_generated|ram_block1a59~PORTBDATAOUT0  & ( 
// ((!\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [1] & ((\PR|DRAM|altsyncram_component|auto_generated|ram_block1a35~PORTBDATAOUT0 ))) # (\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [1] & 
// (\PR|DRAM|altsyncram_component|auto_generated|ram_block1a51~PORTBDATAOUT0 ))) # (\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [0]) ) ) ) # ( !\PR|DRAM|altsyncram_component|auto_generated|ram_block1a43~PORTBDATAOUT0  & ( 
// \PR|DRAM|altsyncram_component|auto_generated|ram_block1a59~PORTBDATAOUT0  & ( (!\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [1] & (!\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\PR|DRAM|altsyncram_component|auto_generated|ram_block1a35~PORTBDATAOUT0 )))) # (\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [1] & (((\PR|DRAM|altsyncram_component|auto_generated|ram_block1a51~PORTBDATAOUT0 )) # 
// (\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [0]))) ) ) ) # ( \PR|DRAM|altsyncram_component|auto_generated|ram_block1a43~PORTBDATAOUT0  & ( !\PR|DRAM|altsyncram_component|auto_generated|ram_block1a59~PORTBDATAOUT0  & ( 
// (!\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [1] & (((\PR|DRAM|altsyncram_component|auto_generated|ram_block1a35~PORTBDATAOUT0 )) # (\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [0]))) # 
// (\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [1] & (!\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [0] & (\PR|DRAM|altsyncram_component|auto_generated|ram_block1a51~PORTBDATAOUT0 ))) ) ) ) # ( 
// !\PR|DRAM|altsyncram_component|auto_generated|ram_block1a43~PORTBDATAOUT0  & ( !\PR|DRAM|altsyncram_component|auto_generated|ram_block1a59~PORTBDATAOUT0  & ( (!\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((!\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [1] & ((\PR|DRAM|altsyncram_component|auto_generated|ram_block1a35~PORTBDATAOUT0 ))) # (\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [1] & 
// (\PR|DRAM|altsyncram_component|auto_generated|ram_block1a51~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [1]),
	.datab(!\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [0]),
	.datac(!\PR|DRAM|altsyncram_component|auto_generated|ram_block1a51~PORTBDATAOUT0 ),
	.datad(!\PR|DRAM|altsyncram_component|auto_generated|ram_block1a35~PORTBDATAOUT0 ),
	.datae(!\PR|DRAM|altsyncram_component|auto_generated|ram_block1a43~PORTBDATAOUT0 ),
	.dataf(!\PR|DRAM|altsyncram_component|auto_generated|ram_block1a59~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w3_n0_mux_dataout~0 .lut_mask = 64'h048C26AE159D37BF;
defparam \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y72_N39
cyclonev_lcell_comb \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w3_n0_mux_dataout~2 (
// Equation(s):
// \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w3_n0_mux_dataout~2_combout  = ( \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w3_n0_mux_dataout~0_combout  & ( \PR|DRAM|altsyncram_component|auto_generated|address_reg_b [2] ) ) # ( 
// \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w3_n0_mux_dataout~0_combout  & ( !\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [2] & ( \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w3_n0_mux_dataout~1_combout  ) ) ) # ( 
// !\PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w3_n0_mux_dataout~0_combout  & ( !\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [2] & ( \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w3_n0_mux_dataout~1_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w3_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(!\PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w3_n0_mux_dataout~0_combout ),
	.dataf(!\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w3_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w3_n0_mux_dataout~2 .extended_lut = "off";
defparam \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w3_n0_mux_dataout~2 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w3_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y74_N0
cyclonev_ram_block \PR|DRAM|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\DV|clock_25~q ),
	.ena0(gnd),
	.ena1(\PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode1022w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rst~inputCLKENA0_outclk ),
	.clr1(\rst~inputCLKENA0_outclk ),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\VC|Add0~29_sumout ,\VC|Add0~25_sumout ,\VC|Add0~21_sumout ,\VC|Add0~17_sumout ,\VC|Add0~13_sumout ,\CNTVGA|CXY|x [7],\CNTVGA|CXY|x [6],\CNTVGA|CXY|x[5]~DUPLICATE_q ,\CNTVGA|CXY|x [4],\CNTVGA|CXY|x [3],\CNTVGA|CXY|x [2],\CNTVGA|CXY|x [1],\CNTVGA|CXY|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a52 .clk1_core_clock_enable = "ena1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a52 .init_file = "Ram.mif";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "procesador:PR|RamDataMem:DRAM|altsyncram:altsyncram_component|altsyncram_frm2:auto_generated|ALTSYNCRAM";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "dont_care";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "bidir_dual_port";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "clear0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_in_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_out_clear = "clear1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a52 .port_b_first_bit_number = 4;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a52 .port_b_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a52 .port_b_write_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M20K";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a52 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a52 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a52 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a52 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y73_N0
cyclonev_ram_block \PR|DRAM|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\DV|clock_25~q ),
	.ena0(gnd),
	.ena1(\PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode1000w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rst~inputCLKENA0_outclk ),
	.clr1(\rst~inputCLKENA0_outclk ),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\VC|Add0~29_sumout ,\VC|Add0~25_sumout ,\VC|Add0~21_sumout ,\VC|Add0~17_sumout ,\VC|Add0~13_sumout ,\CNTVGA|CXY|x [7],\CNTVGA|CXY|x [6],\CNTVGA|CXY|x[5]~DUPLICATE_q ,\CNTVGA|CXY|x [4],\CNTVGA|CXY|x [3],\CNTVGA|CXY|x [2],\CNTVGA|CXY|x [1],\CNTVGA|CXY|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a36 .clk1_core_clock_enable = "ena1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a36 .init_file = "Ram.mif";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "procesador:PR|RamDataMem:DRAM|altsyncram:altsyncram_component|altsyncram_frm2:auto_generated|ALTSYNCRAM";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "dont_care";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "bidir_dual_port";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "clear0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_in_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clear = "clear1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_bit_number = 4;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a36 .port_b_write_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a36 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a36 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a36 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a36 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y70_N0
cyclonev_ram_block \PR|DRAM|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\DV|clock_25~q ),
	.ena0(gnd),
	.ena1(\PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode1033w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rst~inputCLKENA0_outclk ),
	.clr1(\rst~inputCLKENA0_outclk ),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\VC|Add0~29_sumout ,\VC|Add0~25_sumout ,\VC|Add0~21_sumout ,\VC|Add0~17_sumout ,\VC|Add0~13_sumout ,\CNTVGA|CXY|x [7],\CNTVGA|CXY|x [6],\CNTVGA|CXY|x[5]~DUPLICATE_q ,\CNTVGA|CXY|x [4],\CNTVGA|CXY|x [3],\CNTVGA|CXY|x [2],\CNTVGA|CXY|x [1],\CNTVGA|CXY|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a60 .clk1_core_clock_enable = "ena1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a60 .init_file = "Ram.mif";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "procesador:PR|RamDataMem:DRAM|altsyncram:altsyncram_component|altsyncram_frm2:auto_generated|ALTSYNCRAM";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "dont_care";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "bidir_dual_port";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "clear0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 4;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_in_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_out_clear = "clear1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a60 .port_b_first_bit_number = 4;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a60 .port_b_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a60 .port_b_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a60 .port_b_write_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M20K";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a60 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a60 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a60 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a60 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y74_N0
cyclonev_ram_block \PR|DRAM|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\DV|clock_25~q ),
	.ena0(gnd),
	.ena1(\PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode1011w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rst~inputCLKENA0_outclk ),
	.clr1(\rst~inputCLKENA0_outclk ),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\VC|Add0~29_sumout ,\VC|Add0~25_sumout ,\VC|Add0~21_sumout ,\VC|Add0~17_sumout ,\VC|Add0~13_sumout ,\CNTVGA|CXY|x [7],\CNTVGA|CXY|x [6],\CNTVGA|CXY|x[5]~DUPLICATE_q ,\CNTVGA|CXY|x [4],\CNTVGA|CXY|x [3],\CNTVGA|CXY|x [2],\CNTVGA|CXY|x [1],\CNTVGA|CXY|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a44 .clk1_core_clock_enable = "ena1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a44 .init_file = "Ram.mif";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "procesador:PR|RamDataMem:DRAM|altsyncram:altsyncram_component|altsyncram_frm2:auto_generated|ALTSYNCRAM";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "dont_care";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "bidir_dual_port";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "clear0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 4;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_in_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clear = "clear1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_bit_number = 4;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a44 .port_b_write_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M20K";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a44 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a44 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a44 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a44 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y72_N18
cyclonev_lcell_comb \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w4_n0_mux_dataout~0 (
// Equation(s):
// \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w4_n0_mux_dataout~0_combout  = ( \PR|DRAM|altsyncram_component|auto_generated|ram_block1a60~PORTBDATAOUT0  & ( \PR|DRAM|altsyncram_component|auto_generated|ram_block1a44~PORTBDATAOUT0  & ( 
// ((!\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [1] & ((\PR|DRAM|altsyncram_component|auto_generated|ram_block1a36~PORTBDATAOUT0 ))) # (\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [1] & 
// (\PR|DRAM|altsyncram_component|auto_generated|ram_block1a52~PORTBDATAOUT0 ))) # (\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [0]) ) ) ) # ( !\PR|DRAM|altsyncram_component|auto_generated|ram_block1a60~PORTBDATAOUT0  & ( 
// \PR|DRAM|altsyncram_component|auto_generated|ram_block1a44~PORTBDATAOUT0  & ( (!\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [0] & ((!\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((\PR|DRAM|altsyncram_component|auto_generated|ram_block1a36~PORTBDATAOUT0 ))) # (\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [1] & (\PR|DRAM|altsyncram_component|auto_generated|ram_block1a52~PORTBDATAOUT0 )))) # 
// (\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [0] & (((!\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [1])))) ) ) ) # ( \PR|DRAM|altsyncram_component|auto_generated|ram_block1a60~PORTBDATAOUT0  & ( 
// !\PR|DRAM|altsyncram_component|auto_generated|ram_block1a44~PORTBDATAOUT0  & ( (!\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [0] & ((!\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((\PR|DRAM|altsyncram_component|auto_generated|ram_block1a36~PORTBDATAOUT0 ))) # (\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [1] & (\PR|DRAM|altsyncram_component|auto_generated|ram_block1a52~PORTBDATAOUT0 )))) # 
// (\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [0] & (((\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [1])))) ) ) ) # ( !\PR|DRAM|altsyncram_component|auto_generated|ram_block1a60~PORTBDATAOUT0  & ( 
// !\PR|DRAM|altsyncram_component|auto_generated|ram_block1a44~PORTBDATAOUT0  & ( (!\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [0] & ((!\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((\PR|DRAM|altsyncram_component|auto_generated|ram_block1a36~PORTBDATAOUT0 ))) # (\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [1] & (\PR|DRAM|altsyncram_component|auto_generated|ram_block1a52~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\PR|DRAM|altsyncram_component|auto_generated|ram_block1a52~PORTBDATAOUT0 ),
	.datab(!\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [0]),
	.datac(!\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(!\PR|DRAM|altsyncram_component|auto_generated|ram_block1a36~PORTBDATAOUT0 ),
	.datae(!\PR|DRAM|altsyncram_component|auto_generated|ram_block1a60~PORTBDATAOUT0 ),
	.dataf(!\PR|DRAM|altsyncram_component|auto_generated|ram_block1a44~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w4_n0_mux_dataout~0 .lut_mask = 64'h04C407C734F437F7;
defparam \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y67_N0
cyclonev_ram_block \PR|DRAM|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\DV|clock_25~q ),
	.ena0(vcc),
	.ena1(\PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode949w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rst~inputCLKENA0_outclk ),
	.clr1(\rst~inputCLKENA0_outclk ),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\VC|Add0~29_sumout ,\VC|Add0~25_sumout ,\VC|Add0~21_sumout ,\VC|Add0~17_sumout ,\VC|Add0~13_sumout ,\CNTVGA|CXY|x [7],\CNTVGA|CXY|x [6],\CNTVGA|CXY|x[5]~DUPLICATE_q ,\CNTVGA|CXY|x [4],\CNTVGA|CXY|x [3],\CNTVGA|CXY|x [2],\CNTVGA|CXY|x [1],\CNTVGA|CXY|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a4 .init_file = "Ram.mif";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "procesador:PR|RamDataMem:DRAM|altsyncram:altsyncram_component|altsyncram_frm2:auto_generated|ALTSYNCRAM";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "bidir_dual_port";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "clear0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_in_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "clear1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a4 .port_b_write_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "60006300000000000BFFFBE7C001C7E1FFFFFDFFCB0000FFFFFEFFFFFFE0000CC000CE000000000003FFFF8F40228FE7FFFFFDFFF80001BFFF87FFFFFFE000118001B8000000002017FFFF0C80051FCFFFFFFAFFE000007FF87FFFFFFFB000130003F000000000E017FFFF08000A7FFFFFFFFEFE00000189FFFFFFFFFF200026000FC000000002A02FFFEC00000EFF7FFFFFFF7E00000E37FFFFFFFFFF20004E001F8000000003802FFFD800000CFCFFFFFFFFBC00002C7FFFFFFFFFFF00001C003E000000000FC00FFF80000059FFFFFFFFFFCF000000FFFFFFFFFFFC0000380078000000003D404FF50000003FFFFFFFFFFFF0A0001FFFFFFFFFFFF8000070";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "000000000000FF005FE80000005FFFFFFFFFFFFC001DFFFFFFFFFFFFF01800C0000000000003F980BFD80000001FFFFFFFFFFFFFF0FFFFFFFFFFFFFFE080018000000000000FFA80BF000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF8100038000000000003FF3007C000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000007000000000000FFF50170000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000E000000000003FFE4027000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00001C00000000000FFFE202E000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000380000000000BFFFF804C000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFF01E006000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "00000000FFFFEC058000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF02E00E00000000003FFFFC4050000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFE04001C0000000000FFFFFD008000000000FCFFFFFFFFFFFFFFFFFFFFFFFFFFFC0600300000000013FFFFF880A000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000E0000000000FFFFFFA812000000001F7FFFFFFFFFFFFFFFFFFFFFFFFFFF00301E0000000003FFFFFFB014000000001EFFFFFFFFFFFFFFFFFFFFFFFFFFFC40403C000000002FFFFFFF5020000000007CFFFFFFFFFFFFFFFFFFFFFFFFFFFC060078000000003FFFFFFE4020000000003BFFFFFFFFFFFFFFFFFFFFFFFFFFF00900700000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "0002FFFFFFFFA060000000007BFFFFFFFFFFFFFFFFFFFFFFFFFFF02E01E00000000FFFFFFFFEA04000000000F7FFFFFFFFFFFFFFFFFFFFFFFFFFE07801C00000002FFFFFFFF8C04000000001E7FFFFFFFFFFFFFFFFFFFFFFFFFFC0000380000000FFFFFFFFFD408000000001E7FFFFFFFFFFFFFFFFFFFFFFFFFF82900E00000005FFFFFFFFF9008000000003E7FFFFFFFFFFFFFFFFFFFFFFFFFF00181C00000011FFFFFFFFF2818000000003CFFFFFFFFFFFFFFFFFFFFFFFFFFE7A603800000003FFFFFFFFE30100000000079FFFFFFFFFFFFFFFFFFFFFFFFFFDFEC06000000047FE0000000000007FFFF80000000007FFFFFFFFF0000003FFFF000000000000";
// synopsys translate_on

// Location: M10K_X41_Y64_N0
cyclonev_ram_block \PR|DRAM|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\DV|clock_25~q ),
	.ena0(gnd),
	.ena1(\PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode978w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rst~inputCLKENA0_outclk ),
	.clr1(\rst~inputCLKENA0_outclk ),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\VC|Add0~29_sumout ,\VC|Add0~25_sumout ,\VC|Add0~21_sumout ,\VC|Add0~17_sumout ,\VC|Add0~13_sumout ,\CNTVGA|CXY|x [7],\CNTVGA|CXY|x [6],\CNTVGA|CXY|x[5]~DUPLICATE_q ,\CNTVGA|CXY|x [4],\CNTVGA|CXY|x [3],\CNTVGA|CXY|x [2],\CNTVGA|CXY|x [1],\CNTVGA|CXY|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a20 .init_file = "Ram.mif";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "procesador:PR|RamDataMem:DRAM|altsyncram:altsyncram_component|altsyncram_frm2:auto_generated|ALTSYNCRAM";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "bidir_dual_port";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "clear0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_in_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clear = "clear1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_bit_number = 4;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a20 .port_b_write_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y71_N0
cyclonev_ram_block \PR|DRAM|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\DV|clock_25~q ),
	.ena0(gnd),
	.ena1(\PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode967w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rst~inputCLKENA0_outclk ),
	.clr1(\rst~inputCLKENA0_outclk ),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\VC|Add0~29_sumout ,\VC|Add0~25_sumout ,\VC|Add0~21_sumout ,\VC|Add0~17_sumout ,\VC|Add0~13_sumout ,\CNTVGA|CXY|x [7],\CNTVGA|CXY|x [6],\CNTVGA|CXY|x[5]~DUPLICATE_q ,\CNTVGA|CXY|x [4],\CNTVGA|CXY|x [3],\CNTVGA|CXY|x [2],\CNTVGA|CXY|x [1],\CNTVGA|CXY|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a12 .init_file = "Ram.mif";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "procesador:PR|RamDataMem:DRAM|altsyncram:altsyncram_component|altsyncram_frm2:auto_generated|ALTSYNCRAM";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "bidir_dual_port";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "clear0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_in_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clear = "clear1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_bit_number = 4;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a12 .port_b_write_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F0F9001F3FFFFFFFFFFFF200019C003800D8CE000003004FE8745800F002005867180002FFFFFFFFFFFFF8000338007001F1BC00000041BFB8F0B801E002821A4043004EFFFFFFFFFFFFF000067000600707FC0000030F7B70E97003C0038200C118007FFFFFFFEFFFFFE0000CE001C05C1DC0000004067631EAE00780030200187E807FFFFFFFFFFFFF810019C0018030778000000809FE21C9C00F80000000C76401FFFFFFFFFFFFFF00003B800700C0CA000000600AFDE1C3801F000500067FB201BFFFFFFFFFFFFF000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "067000603830800000180BFF843E7003E00060067FDB800FFFFFFDFFFFFFC0000CE001C160C200000020377F063FF003C01C0067FFEC001FFFFFFFDFFFFF80001D800391C00C0000004005FE187FE00788FC23FFFFE0007FFFFFFF3FFFFE00003B8007330030000003003BFC787FC01E1EF807FFFFC0017FFFFFFEFFFFFE000077000E6E00C000000200FFF8F8FF803E7FFE07FFFF2000FFFFFFF7FFFFFE0000CE001CD8000000000006FFF0F8FF007CFFFF4FFFFC8003FFFFFFFFFFFFFC00019C003B600000000045EDFFE7F0FF80F8FFFFCBFFFD0001FFFFFF7FFFFFC00003380035C00000000203FDFFEFF01B83F1FFFFEBFEF1C006FFFFFE3FFFFFE40006";
// synopsys translate_on

// Location: M10K_X49_Y67_N0
cyclonev_ram_block \PR|DRAM|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\DV|clock_25~q ),
	.ena0(gnd),
	.ena1(\PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode989w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rst~inputCLKENA0_outclk ),
	.clr1(\rst~inputCLKENA0_outclk ),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\VC|Add0~29_sumout ,\VC|Add0~25_sumout ,\VC|Add0~21_sumout ,\VC|Add0~17_sumout ,\VC|Add0~13_sumout ,\CNTVGA|CXY|x [7],\CNTVGA|CXY|x [6],\CNTVGA|CXY|x[5]~DUPLICATE_q ,\CNTVGA|CXY|x [4],\CNTVGA|CXY|x [3],\CNTVGA|CXY|x [2],\CNTVGA|CXY|x [1],\CNTVGA|CXY|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a28 .init_file = "Ram.mif";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "procesador:PR|RamDataMem:DRAM|altsyncram:altsyncram_component|altsyncram_frm2:auto_generated|ALTSYNCRAM";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "bidir_dual_port";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "clear0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_in_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clear = "clear1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_bit_number = 4;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a28 .port_b_write_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y71_N24
cyclonev_lcell_comb \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w4_n0_mux_dataout~1 (
// Equation(s):
// \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w4_n0_mux_dataout~1_combout  = ( \PR|DRAM|altsyncram_component|auto_generated|ram_block1a12~PORTBDATAOUT0  & ( \PR|DRAM|altsyncram_component|auto_generated|ram_block1a28~PORTBDATAOUT0  & ( 
// ((!\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [1] & (\PR|DRAM|altsyncram_component|auto_generated|ram_block1a4~PORTBDATAOUT0 )) # (\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((\PR|DRAM|altsyncram_component|auto_generated|ram_block1a20~PORTBDATAOUT0 )))) # (\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [0]) ) ) ) # ( !\PR|DRAM|altsyncram_component|auto_generated|ram_block1a12~PORTBDATAOUT0  & ( 
// \PR|DRAM|altsyncram_component|auto_generated|ram_block1a28~PORTBDATAOUT0  & ( (!\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [0] & ((!\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [1] & 
// (\PR|DRAM|altsyncram_component|auto_generated|ram_block1a4~PORTBDATAOUT0 )) # (\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [1] & ((\PR|DRAM|altsyncram_component|auto_generated|ram_block1a20~PORTBDATAOUT0 ))))) # 
// (\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [0] & (((\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [1])))) ) ) ) # ( \PR|DRAM|altsyncram_component|auto_generated|ram_block1a12~PORTBDATAOUT0  & ( 
// !\PR|DRAM|altsyncram_component|auto_generated|ram_block1a28~PORTBDATAOUT0  & ( (!\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [0] & ((!\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [1] & 
// (\PR|DRAM|altsyncram_component|auto_generated|ram_block1a4~PORTBDATAOUT0 )) # (\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [1] & ((\PR|DRAM|altsyncram_component|auto_generated|ram_block1a20~PORTBDATAOUT0 ))))) # 
// (\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [0] & (((!\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [1])))) ) ) ) # ( !\PR|DRAM|altsyncram_component|auto_generated|ram_block1a12~PORTBDATAOUT0  & ( 
// !\PR|DRAM|altsyncram_component|auto_generated|ram_block1a28~PORTBDATAOUT0  & ( (!\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [0] & ((!\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [1] & 
// (\PR|DRAM|altsyncram_component|auto_generated|ram_block1a4~PORTBDATAOUT0 )) # (\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [1] & ((\PR|DRAM|altsyncram_component|auto_generated|ram_block1a20~PORTBDATAOUT0 ))))) ) ) )

	.dataa(!\PR|DRAM|altsyncram_component|auto_generated|ram_block1a4~PORTBDATAOUT0 ),
	.datab(!\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [0]),
	.datac(!\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(!\PR|DRAM|altsyncram_component|auto_generated|ram_block1a20~PORTBDATAOUT0 ),
	.datae(!\PR|DRAM|altsyncram_component|auto_generated|ram_block1a12~PORTBDATAOUT0 ),
	.dataf(!\PR|DRAM|altsyncram_component|auto_generated|ram_block1a28~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w4_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w4_n0_mux_dataout~1 .extended_lut = "off";
defparam \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w4_n0_mux_dataout~1 .lut_mask = 64'h404C707C434F737F;
defparam \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w4_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y72_N24
cyclonev_lcell_comb \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w4_n0_mux_dataout~2 (
// Equation(s):
// \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w4_n0_mux_dataout~2_combout  = ( \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w4_n0_mux_dataout~1_combout  & ( \PR|DRAM|altsyncram_component|auto_generated|address_reg_b [2] & ( 
// \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w4_n0_mux_dataout~0_combout  ) ) ) # ( !\PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w4_n0_mux_dataout~1_combout  & ( \PR|DRAM|altsyncram_component|auto_generated|address_reg_b [2] & ( 
// \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w4_n0_mux_dataout~0_combout  ) ) ) # ( \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w4_n0_mux_dataout~1_combout  & ( !\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w4_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(!\PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w4_n0_mux_dataout~1_combout ),
	.dataf(!\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w4_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w4_n0_mux_dataout~2 .extended_lut = "off";
defparam \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w4_n0_mux_dataout~2 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w4_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y72_N0
cyclonev_ram_block \PR|DRAM|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\DV|clock_25~q ),
	.ena0(gnd),
	.ena1(\PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode989w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rst~inputCLKENA0_outclk ),
	.clr1(\rst~inputCLKENA0_outclk ),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\VC|Add0~29_sumout ,\VC|Add0~25_sumout ,\VC|Add0~21_sumout ,\VC|Add0~17_sumout ,\VC|Add0~13_sumout ,\CNTVGA|CXY|x [7],\CNTVGA|CXY|x [6],\CNTVGA|CXY|x[5]~DUPLICATE_q ,\CNTVGA|CXY|x [4],\CNTVGA|CXY|x [3],\CNTVGA|CXY|x [2],\CNTVGA|CXY|x [1],\CNTVGA|CXY|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a29 .clk1_core_clock_enable = "ena1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a29 .init_file = "Ram.mif";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "procesador:PR|RamDataMem:DRAM|altsyncram:altsyncram_component|altsyncram_frm2:auto_generated|ALTSYNCRAM";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "bidir_dual_port";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "clear0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_in_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clear = "clear1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_bit_number = 5;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a29 .port_b_write_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y73_N0
cyclonev_ram_block \PR|DRAM|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\DV|clock_25~q ),
	.ena0(gnd),
	.ena1(\PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode978w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rst~inputCLKENA0_outclk ),
	.clr1(\rst~inputCLKENA0_outclk ),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\VC|Add0~29_sumout ,\VC|Add0~25_sumout ,\VC|Add0~21_sumout ,\VC|Add0~17_sumout ,\VC|Add0~13_sumout ,\CNTVGA|CXY|x [7],\CNTVGA|CXY|x [6],\CNTVGA|CXY|x[5]~DUPLICATE_q ,\CNTVGA|CXY|x [4],\CNTVGA|CXY|x [3],\CNTVGA|CXY|x [2],\CNTVGA|CXY|x [1],\CNTVGA|CXY|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a21 .init_file = "Ram.mif";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "procesador:PR|RamDataMem:DRAM|altsyncram:altsyncram_component|altsyncram_frm2:auto_generated|ALTSYNCRAM";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "bidir_dual_port";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "clear0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_in_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clear = "clear1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_bit_number = 5;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a21 .port_b_write_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y72_N0
cyclonev_ram_block \PR|DRAM|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\DV|clock_25~q ),
	.ena0(vcc),
	.ena1(\PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode949w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rst~inputCLKENA0_outclk ),
	.clr1(\rst~inputCLKENA0_outclk ),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\VC|Add0~29_sumout ,\VC|Add0~25_sumout ,\VC|Add0~21_sumout ,\VC|Add0~17_sumout ,\VC|Add0~13_sumout ,\CNTVGA|CXY|x [7],\CNTVGA|CXY|x [6],\CNTVGA|CXY|x[5]~DUPLICATE_q ,\CNTVGA|CXY|x [4],\CNTVGA|CXY|x [3],\CNTVGA|CXY|x [2],\CNTVGA|CXY|x [1],\CNTVGA|CXY|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a5 .init_file = "Ram.mif";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "procesador:PR|RamDataMem:DRAM|altsyncram:altsyncram_component|altsyncram_frm2:auto_generated|ALTSYNCRAM";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "bidir_dual_port";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "clear0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_in_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "clear1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a5 .port_b_write_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "E0007F0000000003F3FFFBE7C001C7FFFFFFFC00000000FFFFFEFFFFFFFFFFF3C000FE000000001FF3FFFF8F40228FFFFFFFFC00000001BFFF87FFFFFFFFFFEF8001F8000000003FE7FFFF0C80051FFFFFFFFE000000007FF87FFFFFFFFFFFEF0003F0000000005FE7FFFF08000A7FFFFFFFFE0000000189FFFFFFFFFFFFFFDE000FC0000000019FCFFFEC00000EFFFFFFFFFF0000000E37FFFFFFFFFFFFFFBE001F8000000007BFCFFFD800000CFFFFFFFFFF8000002C7FFFFFFFFFFFFFFFFC003E000000001FBFCFFF80000059FFFFFFFFFFC0000000FFFFFFFFFFFFFFFFF80078000000007F3F8FF50000003FFFFFFFFFFFF000001FFFFFFFFFFFFFFFFFF0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "000000000001FF7F9FE80000005FFFFFFFFFFFFC001DFFFFFFFFFFFFFFFFFFC0000000000007FF7F3FD80000001FFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFF8000000000001FFE7F3F000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000007FFEFF7C000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000001FFFCFE70000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000007FFFDFC7000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000001FFFF9FCE000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000007FFFFBF8C000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "00000001FFFFFBF98000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000007FFFFF3F90000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000001FFFFFF7F0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000007FFFFFE7F2000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000001FFFFFFE7E2000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000007FFFFFFEFE4000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000001FFFFFFFCFC0000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000007FFFFFFFDFC0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "0001FFFFFFFF9F80000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000007FFFFFFFF9F8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000001FFFFFFFFFBF8000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000007FFFFFFFFF3F0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000003FFFFFFFFFF7F0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000011FFFFFFFFFE7E0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000003FFFFFFFFFEFE0000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000047FFFFFFFFFFFFFF8000000000000007FFFFFFFFFFFFFFFC0000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y64_N0
cyclonev_ram_block \PR|DRAM|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\DV|clock_25~q ),
	.ena0(gnd),
	.ena1(\PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode967w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rst~inputCLKENA0_outclk ),
	.clr1(\rst~inputCLKENA0_outclk ),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\VC|Add0~29_sumout ,\VC|Add0~25_sumout ,\VC|Add0~21_sumout ,\VC|Add0~17_sumout ,\VC|Add0~13_sumout ,\CNTVGA|CXY|x [7],\CNTVGA|CXY|x [6],\CNTVGA|CXY|x[5]~DUPLICATE_q ,\CNTVGA|CXY|x [4],\CNTVGA|CXY|x [3],\CNTVGA|CXY|x [2],\CNTVGA|CXY|x [1],\CNTVGA|CXY|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a13 .init_file = "Ram.mif";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "procesador:PR|RamDataMem:DRAM|altsyncram:altsyncram_component|altsyncram_frm2:auto_generated|ALTSYNCRAM";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "bidir_dual_port";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "clear0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_in_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clear = "clear1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_bit_number = 5;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a13 .port_b_write_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FF80F06001F3FFFFFFFFFFFFFFFFE7C003FFFD8F0000000204FE8783800FFFD7FA798E00002FFFFFFFFFFFFFFFFFCF8007FFFF1C0000000C1BFB8F87801FFFD7DE5BF80004EFFFFFFFFFFFFFFFFF9F0007FFF06000000010F7B70F0F003FFFD7DFF3E00007FFFFFFFFFFFFFFFFFF3E001FFBC1800000004067631F1E007FFFDFDFFE000007FFFFFFFFFFFFFFFFFE7C001FFF0600000001809FE21F7C00FFFFEFFFF000001FFFFFFFFFFFFFFFFFFC78007FFC084000000200AFDE1FF801FFFFAFFF8000001BFFFFFFFFFFFFFFFF";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "F9F0007FF821000000080BFF843FF003FFFFBFF80000000FFFFFFFFFFFFFFFFFF3E001FEE08000000020377F063FF003FFFFDF800000001FFFFFFFDFFFFFFFFFE38003EFC100000000C005FE187FE007FFFFE4000000007FFFFFFF3FFFFFFFFFC78007CF0400000001003BFC787FC01FFFFFF0000000017FFFFFFEFFFFFFFFFF8F000F9E000000000800FFF8F8FF803FFFFFF000000000FFFFFFFFFFFFFFFFFF3E001F38000000002C06FFF0F8FF007FFFFFF800000003FFFFFFFFFFFFFFFFFE7C003CE000000000B9EDFFE7F0FF80FFFFFFF800000001FFFFFFDFFFFFFFFFFCF8003BC000000000FBFDFFEFF01B83FFFFFFF800000006FFFFFF3FFFFFFFFFF9";
// synopsys translate_on

// Location: LABCELL_X37_Y72_N48
cyclonev_lcell_comb \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w5_n0_mux_dataout~1 (
// Equation(s):
// \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w5_n0_mux_dataout~1_combout  = ( \PR|DRAM|altsyncram_component|auto_generated|ram_block1a13~PORTBDATAOUT0  & ( \PR|DRAM|altsyncram_component|auto_generated|address_reg_b [1] & ( 
// (!\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [0] & ((\PR|DRAM|altsyncram_component|auto_generated|ram_block1a21~PORTBDATAOUT0 ))) # (\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\PR|DRAM|altsyncram_component|auto_generated|ram_block1a29~PORTBDATAOUT0 )) ) ) ) # ( !\PR|DRAM|altsyncram_component|auto_generated|ram_block1a13~PORTBDATAOUT0  & ( \PR|DRAM|altsyncram_component|auto_generated|address_reg_b [1] & ( 
// (!\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [0] & ((\PR|DRAM|altsyncram_component|auto_generated|ram_block1a21~PORTBDATAOUT0 ))) # (\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\PR|DRAM|altsyncram_component|auto_generated|ram_block1a29~PORTBDATAOUT0 )) ) ) ) # ( \PR|DRAM|altsyncram_component|auto_generated|ram_block1a13~PORTBDATAOUT0  & ( !\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [1] & ( 
// (\PR|DRAM|altsyncram_component|auto_generated|ram_block1a5~PORTBDATAOUT0 ) # (\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [0]) ) ) ) # ( !\PR|DRAM|altsyncram_component|auto_generated|ram_block1a13~PORTBDATAOUT0  & ( 
// !\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [1] & ( (!\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [0] & \PR|DRAM|altsyncram_component|auto_generated|ram_block1a5~PORTBDATAOUT0 ) ) ) )

	.dataa(!\PR|DRAM|altsyncram_component|auto_generated|ram_block1a29~PORTBDATAOUT0 ),
	.datab(!\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [0]),
	.datac(!\PR|DRAM|altsyncram_component|auto_generated|ram_block1a21~PORTBDATAOUT0 ),
	.datad(!\PR|DRAM|altsyncram_component|auto_generated|ram_block1a5~PORTBDATAOUT0 ),
	.datae(!\PR|DRAM|altsyncram_component|auto_generated|ram_block1a13~PORTBDATAOUT0 ),
	.dataf(!\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w5_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w5_n0_mux_dataout~1 .extended_lut = "off";
defparam \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w5_n0_mux_dataout~1 .lut_mask = 64'h00CC33FF1D1D1D1D;
defparam \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w5_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y74_N0
cyclonev_ram_block \PR|DRAM|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\DV|clock_25~q ),
	.ena0(gnd),
	.ena1(\PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode1000w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rst~inputCLKENA0_outclk ),
	.clr1(\rst~inputCLKENA0_outclk ),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\VC|Add0~29_sumout ,\VC|Add0~25_sumout ,\VC|Add0~21_sumout ,\VC|Add0~17_sumout ,\VC|Add0~13_sumout ,\CNTVGA|CXY|x [7],\CNTVGA|CXY|x [6],\CNTVGA|CXY|x[5]~DUPLICATE_q ,\CNTVGA|CXY|x [4],\CNTVGA|CXY|x [3],\CNTVGA|CXY|x [2],\CNTVGA|CXY|x [1],\CNTVGA|CXY|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a37 .clk1_core_clock_enable = "ena1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a37 .init_file = "Ram.mif";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "procesador:PR|RamDataMem:DRAM|altsyncram:altsyncram_component|altsyncram_frm2:auto_generated|ALTSYNCRAM";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "dont_care";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "bidir_dual_port";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "clear0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_in_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clear = "clear1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_bit_number = 5;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a37 .port_b_write_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a37 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a37 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a37 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a37 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y70_N0
cyclonev_ram_block \PR|DRAM|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\DV|clock_25~q ),
	.ena0(gnd),
	.ena1(\PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode1022w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rst~inputCLKENA0_outclk ),
	.clr1(\rst~inputCLKENA0_outclk ),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\VC|Add0~29_sumout ,\VC|Add0~25_sumout ,\VC|Add0~21_sumout ,\VC|Add0~17_sumout ,\VC|Add0~13_sumout ,\CNTVGA|CXY|x [7],\CNTVGA|CXY|x [6],\CNTVGA|CXY|x[5]~DUPLICATE_q ,\CNTVGA|CXY|x [4],\CNTVGA|CXY|x [3],\CNTVGA|CXY|x [2],\CNTVGA|CXY|x [1],\CNTVGA|CXY|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a53 .clk1_core_clock_enable = "ena1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a53 .init_file = "Ram.mif";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "procesador:PR|RamDataMem:DRAM|altsyncram:altsyncram_component|altsyncram_frm2:auto_generated|ALTSYNCRAM";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "dont_care";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "bidir_dual_port";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "clear0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_in_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_out_clear = "clear1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a53 .port_b_first_bit_number = 5;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a53 .port_b_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a53 .port_b_write_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M20K";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a53 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a53 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a53 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a53 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y78_N0
cyclonev_ram_block \PR|DRAM|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\DV|clock_25~q ),
	.ena0(gnd),
	.ena1(\PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode1011w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rst~inputCLKENA0_outclk ),
	.clr1(\rst~inputCLKENA0_outclk ),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\VC|Add0~29_sumout ,\VC|Add0~25_sumout ,\VC|Add0~21_sumout ,\VC|Add0~17_sumout ,\VC|Add0~13_sumout ,\CNTVGA|CXY|x [7],\CNTVGA|CXY|x [6],\CNTVGA|CXY|x[5]~DUPLICATE_q ,\CNTVGA|CXY|x [4],\CNTVGA|CXY|x [3],\CNTVGA|CXY|x [2],\CNTVGA|CXY|x [1],\CNTVGA|CXY|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a45 .clk1_core_clock_enable = "ena1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a45 .init_file = "Ram.mif";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "procesador:PR|RamDataMem:DRAM|altsyncram:altsyncram_component|altsyncram_frm2:auto_generated|ALTSYNCRAM";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "dont_care";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "bidir_dual_port";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "clear0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 5;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_in_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_out_clear = "clear1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a45 .port_b_first_bit_number = 5;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a45 .port_b_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a45 .port_b_write_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M20K";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a45 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a45 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a45 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a45 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y66_N0
cyclonev_ram_block \PR|DRAM|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\DV|clock_25~q ),
	.ena0(gnd),
	.ena1(\PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode1033w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rst~inputCLKENA0_outclk ),
	.clr1(\rst~inputCLKENA0_outclk ),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\VC|Add0~29_sumout ,\VC|Add0~25_sumout ,\VC|Add0~21_sumout ,\VC|Add0~17_sumout ,\VC|Add0~13_sumout ,\CNTVGA|CXY|x [7],\CNTVGA|CXY|x [6],\CNTVGA|CXY|x[5]~DUPLICATE_q ,\CNTVGA|CXY|x [4],\CNTVGA|CXY|x [3],\CNTVGA|CXY|x [2],\CNTVGA|CXY|x [1],\CNTVGA|CXY|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a61 .clk1_core_clock_enable = "ena1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a61 .init_file = "Ram.mif";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "procesador:PR|RamDataMem:DRAM|altsyncram:altsyncram_component|altsyncram_frm2:auto_generated|ALTSYNCRAM";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "dont_care";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "bidir_dual_port";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "clear0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 5;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_in_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_out_clear = "clear1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a61 .port_b_first_bit_number = 5;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a61 .port_b_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a61 .port_b_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a61 .port_b_write_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M20K";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a61 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a61 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a61 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a61 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y72_N42
cyclonev_lcell_comb \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w5_n0_mux_dataout~0 (
// Equation(s):
// \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w5_n0_mux_dataout~0_combout  = ( \PR|DRAM|altsyncram_component|auto_generated|address_reg_b [0] & ( \PR|DRAM|altsyncram_component|auto_generated|address_reg_b [1] & ( 
// \PR|DRAM|altsyncram_component|auto_generated|ram_block1a61~PORTBDATAOUT0  ) ) ) # ( !\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [0] & ( \PR|DRAM|altsyncram_component|auto_generated|address_reg_b [1] & ( 
// \PR|DRAM|altsyncram_component|auto_generated|ram_block1a53~PORTBDATAOUT0  ) ) ) # ( \PR|DRAM|altsyncram_component|auto_generated|address_reg_b [0] & ( !\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [1] & ( 
// \PR|DRAM|altsyncram_component|auto_generated|ram_block1a45~PORTBDATAOUT0  ) ) ) # ( !\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [0] & ( !\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [1] & ( 
// \PR|DRAM|altsyncram_component|auto_generated|ram_block1a37~PORTBDATAOUT0  ) ) )

	.dataa(!\PR|DRAM|altsyncram_component|auto_generated|ram_block1a37~PORTBDATAOUT0 ),
	.datab(!\PR|DRAM|altsyncram_component|auto_generated|ram_block1a53~PORTBDATAOUT0 ),
	.datac(!\PR|DRAM|altsyncram_component|auto_generated|ram_block1a45~PORTBDATAOUT0 ),
	.datad(!\PR|DRAM|altsyncram_component|auto_generated|ram_block1a61~PORTBDATAOUT0 ),
	.datae(!\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [0]),
	.dataf(!\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w5_n0_mux_dataout~0 .lut_mask = 64'h55550F0F333300FF;
defparam \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y72_N30
cyclonev_lcell_comb \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w5_n0_mux_dataout~2 (
// Equation(s):
// \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w5_n0_mux_dataout~2_combout  = ( \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w5_n0_mux_dataout~0_combout  & ( (\PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w5_n0_mux_dataout~1_combout ) 
// # (\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [2]) ) ) # ( !\PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w5_n0_mux_dataout~0_combout  & ( (!\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [2] & 
// \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w5_n0_mux_dataout~1_combout ) ) )

	.dataa(!\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [2]),
	.datab(gnd),
	.datac(!\PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w5_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w5_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w5_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w5_n0_mux_dataout~2 .extended_lut = "off";
defparam \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w5_n0_mux_dataout~2 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w5_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y72_N0
cyclonev_ram_block \PR|DRAM|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\DV|clock_25~q ),
	.ena0(gnd),
	.ena1(\PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode989w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rst~inputCLKENA0_outclk ),
	.clr1(\rst~inputCLKENA0_outclk ),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\VC|Add0~29_sumout ,\VC|Add0~25_sumout ,\VC|Add0~21_sumout ,\VC|Add0~17_sumout ,\VC|Add0~13_sumout ,\CNTVGA|CXY|x [7],\CNTVGA|CXY|x [6],\CNTVGA|CXY|x[5]~DUPLICATE_q ,\CNTVGA|CXY|x [4],\CNTVGA|CXY|x [3],\CNTVGA|CXY|x [2],\CNTVGA|CXY|x [1],\CNTVGA|CXY|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a30 .clk1_core_clock_enable = "ena1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a30 .init_file = "Ram.mif";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "procesador:PR|RamDataMem:DRAM|altsyncram:altsyncram_component|altsyncram_frm2:auto_generated|ALTSYNCRAM";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "bidir_dual_port";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "clear0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_in_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clear = "clear1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_bit_number = 6;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a30 .port_b_write_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y76_N0
cyclonev_ram_block \PR|DRAM|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\DV|clock_25~q ),
	.ena0(gnd),
	.ena1(\PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode978w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rst~inputCLKENA0_outclk ),
	.clr1(\rst~inputCLKENA0_outclk ),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\VC|Add0~29_sumout ,\VC|Add0~25_sumout ,\VC|Add0~21_sumout ,\VC|Add0~17_sumout ,\VC|Add0~13_sumout ,\CNTVGA|CXY|x [7],\CNTVGA|CXY|x [6],\CNTVGA|CXY|x[5]~DUPLICATE_q ,\CNTVGA|CXY|x [4],\CNTVGA|CXY|x [3],\CNTVGA|CXY|x [2],\CNTVGA|CXY|x [1],\CNTVGA|CXY|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a22 .init_file = "Ram.mif";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "procesador:PR|RamDataMem:DRAM|altsyncram:altsyncram_component|altsyncram_frm2:auto_generated|ALTSYNCRAM";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "bidir_dual_port";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "clear0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_in_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clear = "clear1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_bit_number = 6;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a22 .port_b_write_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y75_N0
cyclonev_ram_block \PR|DRAM|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\DV|clock_25~q ),
	.ena0(vcc),
	.ena1(\PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode949w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rst~inputCLKENA0_outclk ),
	.clr1(\rst~inputCLKENA0_outclk ),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\VC|Add0~29_sumout ,\VC|Add0~25_sumout ,\VC|Add0~21_sumout ,\VC|Add0~17_sumout ,\VC|Add0~13_sumout ,\CNTVGA|CXY|x [7],\CNTVGA|CXY|x [6],\CNTVGA|CXY|x[5]~DUPLICATE_q ,\CNTVGA|CXY|x [4],\CNTVGA|CXY|x [3],\CNTVGA|CXY|x [2],\CNTVGA|CXY|x [1],\CNTVGA|CXY|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a6 .init_file = "Ram.mif";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "procesador:PR|RamDataMem:DRAM|altsyncram:altsyncram_component|altsyncram_frm2:auto_generated|ALTSYNCRAM";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "bidir_dual_port";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "clear0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_in_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "clear1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a6 .port_b_write_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "1FFF80FF00000007FC0004183FFE3800000003FFFFFFFF0000010000000000003FFF01FE0000000FFC000070BFDD7000000003FFFFFFFE4000780000000000007FFE07FC0000001FF80000F37FFAE000000001FFFFFFFF800780000000000000FFFC0FF80000003FF80000F7FFF58000000001FFFFFFFE760000000000000001FFF03FF00000007FF00013FFFFF10000000000FFFFFFF1C80000000000000001FFE07FE00000007FF00027FFFFF300000000007FFFFFD3800000000000000003FFC1FFC00000007FF0007FFFFFA600000000003FFFFFFF000000000000000007FF87FF80000000FFF00AFFFFFFC000000000000FFFFFE000000000000000000F";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "FFFFFF00000000FFE017FFFFFFA0000000000003FFE20000000000000000003FFFFFFE00000000FFC027FFFFFFE00000000000000F000000000000000000007FFFFFFC00000001FFC0FFFFFFFFC000000000000000000000000000000000007FFFFFF800000001FF83FFFFFFFFC00000000000000000000000000000000000FFFFFFF000000003FF8FFFFFFFFF800000000000000000000000000000000001FFFFFFE000000003FF8FFFFFFFFF000000000000000000000000000000000003FFFFFFC000000007FF1FFFFFFFFF000000000000000000000000000000000007FFFFFF8000000007FF3FFFFFFFFE00000000000000000000000000000000001FFF";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "FFFF0000000007FE7FFFFFFFFC00000000000000000000000000000000001FFFFFFE000000000FFEFFFFFFFFFC00000000000000000000000000000000003FFFFFFC000000000FFFFFFFFFFFF00000000000000000000000000000000000FFFFFFF8000000001FFDFFFFFFFFF00000000000000000000000000000000001FFFFFFF0000000001FFDFFFFFFFFE00000000000000000000000000000000001FFFFFFE0000000001FFBFFFFFFFFE00000000000000000000000000000000003FFFFFFC0000000003FFFFFFFFFFF800000000000000000000000000000000007FFFFFF80000000003FFFFFFFFFFFC0000000000000000000000000000000000FFFFF";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "FF00000000007FFFFFFFFFFF80000000000000000000000000000000001FFFFFFE00000000007FFFFFFFFFFF00000000000000000000000000000000003FFFFFFC00000000007FFFFFFFFFFE00000000000000000000000000000000007FFFFFF80000000000FFFFFFFFFFFE0000000000000000000000000000000001FFFFFFF00000000000FFFFFFFFFFFC0000000000000000000000000000000003FFFFFFEE0000000001FFFFFFFFFFFC0000000000000000000000000000000007FFFFFFFC0000000001FFFFFFFFFFF8000000000000000000000000000000001FFFFFFFB801FFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y68_N0
cyclonev_ram_block \PR|DRAM|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\DV|clock_25~q ),
	.ena0(gnd),
	.ena1(\PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode967w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rst~inputCLKENA0_outclk ),
	.clr1(\rst~inputCLKENA0_outclk ),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\VC|Add0~29_sumout ,\VC|Add0~25_sumout ,\VC|Add0~21_sumout ,\VC|Add0~17_sumout ,\VC|Add0~13_sumout ,\CNTVGA|CXY|x [7],\CNTVGA|CXY|x [6],\CNTVGA|CXY|x[5]~DUPLICATE_q ,\CNTVGA|CXY|x [4],\CNTVGA|CXY|x [3],\CNTVGA|CXY|x [2],\CNTVGA|CXY|x [1],\CNTVGA|CXY|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a14 .init_file = "Ram.mif";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "procesador:PR|RamDataMem:DRAM|altsyncram:altsyncram_component|altsyncram_frm2:auto_generated|ALTSYNCRAM";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "bidir_dual_port";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "clear0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_in_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clear = "clear1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_bit_number = 6;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a14 .port_b_write_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFE0C0000000000000000003FFC00027000000001FB0178007FF0000FFFFFFFFFFFD00000000000000000007FF80000E000000003E40470007FE0000FFFFFFFFFFB10000000000000000000FFF8000F800000000F0848F000FFC0000FFFFFFFFFF800000000000000000001FFE0003E000000003F989CE001FF80000FFFFFFFFFF800000000000000000003FFE000F8000000007F601DE003FF00001FFFFFFFFFE000000000000000000007FF8003F000000001FF5021E007FE00001FFFFFFFFFE40000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "000FFF8007C000000007F4007BC00FFC00001FFFFFFFFFF00000000000000000001FFE001F000000001FC880F9C00FFC00003FFFFFFFFFE00000002000000000007FFC003E000000003FFA01E7801FF800001FFFFFFFFF80000000C000000000007FF800F800000000FFC40387803FE000000FFFFFFFFE80000001000000000000FFF001F000000007FF000707007FC000000FFFFFFFFF00000000000000000001FFE007E00000001FF9000F0700FF80000007FFFFFFFC00000000000000000003FFC01FC00000007E1200180F007F00000007FFFFFFFE00000020000000000007FFC03F80000001FC0200100FE47C00000007FFFFFFF9000000C00000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y72_N54
cyclonev_lcell_comb \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w6_n0_mux_dataout~1 (
// Equation(s):
// \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w6_n0_mux_dataout~1_combout  = ( \PR|DRAM|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0  & ( \PR|DRAM|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0  & ( 
// (!\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [1]) # ((!\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [0] & ((\PR|DRAM|altsyncram_component|auto_generated|ram_block1a22~PORTBDATAOUT0 ))) # 
// (\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [0] & (\PR|DRAM|altsyncram_component|auto_generated|ram_block1a30~PORTBDATAOUT0 ))) ) ) ) # ( !\PR|DRAM|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0  & ( 
// \PR|DRAM|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0  & ( (!\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [1] & (((\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [0])))) # 
// (\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [1] & ((!\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [0] & ((\PR|DRAM|altsyncram_component|auto_generated|ram_block1a22~PORTBDATAOUT0 ))) # 
// (\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [0] & (\PR|DRAM|altsyncram_component|auto_generated|ram_block1a30~PORTBDATAOUT0 )))) ) ) ) # ( \PR|DRAM|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0  & ( 
// !\PR|DRAM|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0  & ( (!\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [1] & (((!\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [0])))) # 
// (\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [1] & ((!\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [0] & ((\PR|DRAM|altsyncram_component|auto_generated|ram_block1a22~PORTBDATAOUT0 ))) # 
// (\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [0] & (\PR|DRAM|altsyncram_component|auto_generated|ram_block1a30~PORTBDATAOUT0 )))) ) ) ) # ( !\PR|DRAM|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0  & ( 
// !\PR|DRAM|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0  & ( (\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [1] & ((!\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\PR|DRAM|altsyncram_component|auto_generated|ram_block1a22~PORTBDATAOUT0 ))) # (\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [0] & (\PR|DRAM|altsyncram_component|auto_generated|ram_block1a30~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [1]),
	.datab(!\PR|DRAM|altsyncram_component|auto_generated|ram_block1a30~PORTBDATAOUT0 ),
	.datac(!\PR|DRAM|altsyncram_component|auto_generated|ram_block1a22~PORTBDATAOUT0 ),
	.datad(!\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [0]),
	.datae(!\PR|DRAM|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0 ),
	.dataf(!\PR|DRAM|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w6_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w6_n0_mux_dataout~1 .extended_lut = "off";
defparam \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w6_n0_mux_dataout~1 .lut_mask = 64'h0511AF1105BBAFBB;
defparam \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w6_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y66_N0
cyclonev_ram_block \PR|DRAM|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\DV|clock_25~q ),
	.ena0(gnd),
	.ena1(\PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode1011w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rst~inputCLKENA0_outclk ),
	.clr1(\rst~inputCLKENA0_outclk ),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\VC|Add0~29_sumout ,\VC|Add0~25_sumout ,\VC|Add0~21_sumout ,\VC|Add0~17_sumout ,\VC|Add0~13_sumout ,\CNTVGA|CXY|x [7],\CNTVGA|CXY|x [6],\CNTVGA|CXY|x[5]~DUPLICATE_q ,\CNTVGA|CXY|x [4],\CNTVGA|CXY|x [3],\CNTVGA|CXY|x [2],\CNTVGA|CXY|x [1],\CNTVGA|CXY|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a46 .clk1_core_clock_enable = "ena1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a46 .init_file = "Ram.mif";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "procesador:PR|RamDataMem:DRAM|altsyncram:altsyncram_component|altsyncram_frm2:auto_generated|ALTSYNCRAM";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "dont_care";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "bidir_dual_port";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "clear0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 6;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_in_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clear = "clear1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_bit_number = 6;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a46 .port_b_write_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M20K";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a46 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a46 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a46 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a46 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y80_N0
cyclonev_ram_block \PR|DRAM|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\DV|clock_25~q ),
	.ena0(gnd),
	.ena1(\PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode1022w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rst~inputCLKENA0_outclk ),
	.clr1(\rst~inputCLKENA0_outclk ),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\VC|Add0~29_sumout ,\VC|Add0~25_sumout ,\VC|Add0~21_sumout ,\VC|Add0~17_sumout ,\VC|Add0~13_sumout ,\CNTVGA|CXY|x [7],\CNTVGA|CXY|x [6],\CNTVGA|CXY|x[5]~DUPLICATE_q ,\CNTVGA|CXY|x [4],\CNTVGA|CXY|x [3],\CNTVGA|CXY|x [2],\CNTVGA|CXY|x [1],\CNTVGA|CXY|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a54 .clk1_core_clock_enable = "ena1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a54 .init_file = "Ram.mif";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "procesador:PR|RamDataMem:DRAM|altsyncram:altsyncram_component|altsyncram_frm2:auto_generated|ALTSYNCRAM";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "dont_care";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "bidir_dual_port";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "clear0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_in_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_out_clear = "clear1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a54 .port_b_first_bit_number = 6;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a54 .port_b_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a54 .port_b_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a54 .port_b_write_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M20K";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a54 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a54 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a54 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a54 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y68_N0
cyclonev_ram_block \PR|DRAM|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\DV|clock_25~q ),
	.ena0(gnd),
	.ena1(\PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode1000w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rst~inputCLKENA0_outclk ),
	.clr1(\rst~inputCLKENA0_outclk ),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\VC|Add0~29_sumout ,\VC|Add0~25_sumout ,\VC|Add0~21_sumout ,\VC|Add0~17_sumout ,\VC|Add0~13_sumout ,\CNTVGA|CXY|x [7],\CNTVGA|CXY|x [6],\CNTVGA|CXY|x[5]~DUPLICATE_q ,\CNTVGA|CXY|x [4],\CNTVGA|CXY|x [3],\CNTVGA|CXY|x [2],\CNTVGA|CXY|x [1],\CNTVGA|CXY|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a38 .clk1_core_clock_enable = "ena1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a38 .init_file = "Ram.mif";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "procesador:PR|RamDataMem:DRAM|altsyncram:altsyncram_component|altsyncram_frm2:auto_generated|ALTSYNCRAM";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "dont_care";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "bidir_dual_port";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "clear0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_in_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clear = "clear1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_bit_number = 6;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a38 .port_b_write_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a38 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a38 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a38 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a38 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y64_N0
cyclonev_ram_block \PR|DRAM|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\DV|clock_25~q ),
	.ena0(gnd),
	.ena1(\PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode1033w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rst~inputCLKENA0_outclk ),
	.clr1(\rst~inputCLKENA0_outclk ),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\VC|Add0~29_sumout ,\VC|Add0~25_sumout ,\VC|Add0~21_sumout ,\VC|Add0~17_sumout ,\VC|Add0~13_sumout ,\CNTVGA|CXY|x [7],\CNTVGA|CXY|x [6],\CNTVGA|CXY|x[5]~DUPLICATE_q ,\CNTVGA|CXY|x [4],\CNTVGA|CXY|x [3],\CNTVGA|CXY|x [2],\CNTVGA|CXY|x [1],\CNTVGA|CXY|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a62 .clk1_core_clock_enable = "ena1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a62 .init_file = "Ram.mif";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "procesador:PR|RamDataMem:DRAM|altsyncram:altsyncram_component|altsyncram_frm2:auto_generated|ALTSYNCRAM";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "dont_care";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "bidir_dual_port";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "clear0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 6;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_in_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_out_clear = "clear1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a62 .port_b_first_bit_number = 6;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a62 .port_b_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a62 .port_b_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a62 .port_b_write_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M20K";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a62 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a62 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a62 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a62 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y72_N12
cyclonev_lcell_comb \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w6_n0_mux_dataout~0 (
// Equation(s):
// \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w6_n0_mux_dataout~0_combout  = ( \PR|DRAM|altsyncram_component|auto_generated|address_reg_b [0] & ( \PR|DRAM|altsyncram_component|auto_generated|address_reg_b [1] & ( 
// \PR|DRAM|altsyncram_component|auto_generated|ram_block1a62~PORTBDATAOUT0  ) ) ) # ( !\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [0] & ( \PR|DRAM|altsyncram_component|auto_generated|address_reg_b [1] & ( 
// \PR|DRAM|altsyncram_component|auto_generated|ram_block1a54~PORTBDATAOUT0  ) ) ) # ( \PR|DRAM|altsyncram_component|auto_generated|address_reg_b [0] & ( !\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [1] & ( 
// \PR|DRAM|altsyncram_component|auto_generated|ram_block1a46~PORTBDATAOUT0  ) ) ) # ( !\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [0] & ( !\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [1] & ( 
// \PR|DRAM|altsyncram_component|auto_generated|ram_block1a38~PORTBDATAOUT0  ) ) )

	.dataa(!\PR|DRAM|altsyncram_component|auto_generated|ram_block1a46~PORTBDATAOUT0 ),
	.datab(!\PR|DRAM|altsyncram_component|auto_generated|ram_block1a54~PORTBDATAOUT0 ),
	.datac(!\PR|DRAM|altsyncram_component|auto_generated|ram_block1a38~PORTBDATAOUT0 ),
	.datad(!\PR|DRAM|altsyncram_component|auto_generated|ram_block1a62~PORTBDATAOUT0 ),
	.datae(!\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [0]),
	.dataf(!\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w6_n0_mux_dataout~0 .lut_mask = 64'h0F0F5555333300FF;
defparam \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y72_N33
cyclonev_lcell_comb \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w6_n0_mux_dataout~2 (
// Equation(s):
// \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w6_n0_mux_dataout~2_combout  = ( \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w6_n0_mux_dataout~0_combout  & ( (\PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w6_n0_mux_dataout~1_combout ) 
// # (\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [2]) ) ) # ( !\PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w6_n0_mux_dataout~0_combout  & ( (!\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [2] & 
// \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w6_n0_mux_dataout~1_combout ) ) )

	.dataa(!\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w6_n0_mux_dataout~1_combout ),
	.datae(gnd),
	.dataf(!\PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w6_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w6_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w6_n0_mux_dataout~2 .extended_lut = "off";
defparam \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w6_n0_mux_dataout~2 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w6_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y65_N0
cyclonev_ram_block \PR|DRAM|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\DV|clock_25~q ),
	.ena0(gnd),
	.ena1(\PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode967w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rst~inputCLKENA0_outclk ),
	.clr1(\rst~inputCLKENA0_outclk ),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\VC|Add0~29_sumout ,\VC|Add0~25_sumout ,\VC|Add0~21_sumout ,\VC|Add0~17_sumout ,\VC|Add0~13_sumout ,\CNTVGA|CXY|x [7],\CNTVGA|CXY|x [6],\CNTVGA|CXY|x[5]~DUPLICATE_q ,\CNTVGA|CXY|x [4],\CNTVGA|CXY|x [3],\CNTVGA|CXY|x [2],\CNTVGA|CXY|x [1],\CNTVGA|CXY|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a15 .init_file = "Ram.mif";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "procesador:PR|RamDataMem:DRAM|altsyncram:altsyncram_component|altsyncram_frm2:auto_generated|ALTSYNCRAM";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "bidir_dual_port";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "clear0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_in_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clear = "clear1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_bit_number = 7;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a15 .port_b_write_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y68_N0
cyclonev_ram_block \PR|DRAM|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\DV|clock_25~q ),
	.ena0(gnd),
	.ena1(\PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode989w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rst~inputCLKENA0_outclk ),
	.clr1(\rst~inputCLKENA0_outclk ),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\VC|Add0~29_sumout ,\VC|Add0~25_sumout ,\VC|Add0~21_sumout ,\VC|Add0~17_sumout ,\VC|Add0~13_sumout ,\CNTVGA|CXY|x [7],\CNTVGA|CXY|x [6],\CNTVGA|CXY|x[5]~DUPLICATE_q ,\CNTVGA|CXY|x [4],\CNTVGA|CXY|x [3],\CNTVGA|CXY|x [2],\CNTVGA|CXY|x [1],\CNTVGA|CXY|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a31 .clk1_core_clock_enable = "ena1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a31 .init_file = "Ram.mif";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "procesador:PR|RamDataMem:DRAM|altsyncram:altsyncram_component|altsyncram_frm2:auto_generated|ALTSYNCRAM";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "bidir_dual_port";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "clear0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_in_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clear = "clear1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_bit_number = 7;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a31 .port_b_write_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a31 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a31 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y63_N0
cyclonev_ram_block \PR|DRAM|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\DV|clock_25~q ),
	.ena0(vcc),
	.ena1(\PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode949w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rst~inputCLKENA0_outclk ),
	.clr1(\rst~inputCLKENA0_outclk ),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\VC|Add0~29_sumout ,\VC|Add0~25_sumout ,\VC|Add0~21_sumout ,\VC|Add0~17_sumout ,\VC|Add0~13_sumout ,\CNTVGA|CXY|x [7],\CNTVGA|CXY|x [6],\CNTVGA|CXY|x[5]~DUPLICATE_q ,\CNTVGA|CXY|x [4],\CNTVGA|CXY|x [3],\CNTVGA|CXY|x [2],\CNTVGA|CXY|x [1],\CNTVGA|CXY|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a7 .init_file = "Ram.mif";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "procesador:PR|RamDataMem:DRAM|altsyncram:altsyncram_component|altsyncram_frm2:auto_generated|ALTSYNCRAM";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "bidir_dual_port";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "clear0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_in_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "clear1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a7 .port_b_write_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y65_N0
cyclonev_ram_block \PR|DRAM|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\DV|clock_25~q ),
	.ena0(gnd),
	.ena1(\PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode978w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rst~inputCLKENA0_outclk ),
	.clr1(\rst~inputCLKENA0_outclk ),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\VC|Add0~29_sumout ,\VC|Add0~25_sumout ,\VC|Add0~21_sumout ,\VC|Add0~17_sumout ,\VC|Add0~13_sumout ,\CNTVGA|CXY|x [7],\CNTVGA|CXY|x [6],\CNTVGA|CXY|x[5]~DUPLICATE_q ,\CNTVGA|CXY|x [4],\CNTVGA|CXY|x [3],\CNTVGA|CXY|x [2],\CNTVGA|CXY|x [1],\CNTVGA|CXY|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a23 .init_file = "Ram.mif";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "procesador:PR|RamDataMem:DRAM|altsyncram:altsyncram_component|altsyncram_frm2:auto_generated|ALTSYNCRAM";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "bidir_dual_port";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "clear0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_in_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clear = "clear1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_bit_number = 7;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a23 .port_b_write_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y69_N42
cyclonev_lcell_comb \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w7_n0_mux_dataout~1 (
// Equation(s):
// \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w7_n0_mux_dataout~1_combout  = ( \PR|DRAM|altsyncram_component|auto_generated|ram_block1a23~PORTBDATAOUT0  & ( \PR|DRAM|altsyncram_component|auto_generated|address_reg_b [1] & ( 
// (!\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [0]) # (\PR|DRAM|altsyncram_component|auto_generated|ram_block1a31~PORTBDATAOUT0 ) ) ) ) # ( !\PR|DRAM|altsyncram_component|auto_generated|ram_block1a23~PORTBDATAOUT0  & ( 
// \PR|DRAM|altsyncram_component|auto_generated|address_reg_b [1] & ( (\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [0] & \PR|DRAM|altsyncram_component|auto_generated|ram_block1a31~PORTBDATAOUT0 ) ) ) ) # ( 
// \PR|DRAM|altsyncram_component|auto_generated|ram_block1a23~PORTBDATAOUT0  & ( !\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [1] & ( (!\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\PR|DRAM|altsyncram_component|auto_generated|ram_block1a7~PORTBDATAOUT0 ))) # (\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [0] & (\PR|DRAM|altsyncram_component|auto_generated|ram_block1a15~PORTBDATAOUT0 )) ) ) ) # ( 
// !\PR|DRAM|altsyncram_component|auto_generated|ram_block1a23~PORTBDATAOUT0  & ( !\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [1] & ( (!\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\PR|DRAM|altsyncram_component|auto_generated|ram_block1a7~PORTBDATAOUT0 ))) # (\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [0] & (\PR|DRAM|altsyncram_component|auto_generated|ram_block1a15~PORTBDATAOUT0 )) ) ) )

	.dataa(!\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [0]),
	.datab(!\PR|DRAM|altsyncram_component|auto_generated|ram_block1a15~PORTBDATAOUT0 ),
	.datac(!\PR|DRAM|altsyncram_component|auto_generated|ram_block1a31~PORTBDATAOUT0 ),
	.datad(!\PR|DRAM|altsyncram_component|auto_generated|ram_block1a7~PORTBDATAOUT0 ),
	.datae(!\PR|DRAM|altsyncram_component|auto_generated|ram_block1a23~PORTBDATAOUT0 ),
	.dataf(!\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w7_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w7_n0_mux_dataout~1 .extended_lut = "off";
defparam \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w7_n0_mux_dataout~1 .lut_mask = 64'h11BB11BB0505AFAF;
defparam \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w7_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y74_N0
cyclonev_ram_block \PR|DRAM|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\DV|clock_25~q ),
	.ena0(gnd),
	.ena1(\PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode1033w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rst~inputCLKENA0_outclk ),
	.clr1(\rst~inputCLKENA0_outclk ),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\VC|Add0~29_sumout ,\VC|Add0~25_sumout ,\VC|Add0~21_sumout ,\VC|Add0~17_sumout ,\VC|Add0~13_sumout ,\CNTVGA|CXY|x [7],\CNTVGA|CXY|x [6],\CNTVGA|CXY|x[5]~DUPLICATE_q ,\CNTVGA|CXY|x [4],\CNTVGA|CXY|x [3],\CNTVGA|CXY|x [2],\CNTVGA|CXY|x [1],\CNTVGA|CXY|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a63 .clk1_core_clock_enable = "ena1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a63 .init_file = "Ram.mif";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "procesador:PR|RamDataMem:DRAM|altsyncram:altsyncram_component|altsyncram_frm2:auto_generated|ALTSYNCRAM";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "dont_care";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "bidir_dual_port";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "clear0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 7;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_in_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_out_clear = "clear1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a63 .port_b_first_bit_number = 7;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a63 .port_b_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a63 .port_b_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a63 .port_b_write_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M20K";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a63 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a63 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a63 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a63 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y80_N0
cyclonev_ram_block \PR|DRAM|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\DV|clock_25~q ),
	.ena0(gnd),
	.ena1(\PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode1022w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rst~inputCLKENA0_outclk ),
	.clr1(\rst~inputCLKENA0_outclk ),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\VC|Add0~29_sumout ,\VC|Add0~25_sumout ,\VC|Add0~21_sumout ,\VC|Add0~17_sumout ,\VC|Add0~13_sumout ,\CNTVGA|CXY|x [7],\CNTVGA|CXY|x [6],\CNTVGA|CXY|x[5]~DUPLICATE_q ,\CNTVGA|CXY|x [4],\CNTVGA|CXY|x [3],\CNTVGA|CXY|x [2],\CNTVGA|CXY|x [1],\CNTVGA|CXY|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a55 .clk1_core_clock_enable = "ena1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a55 .init_file = "Ram.mif";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "procesador:PR|RamDataMem:DRAM|altsyncram:altsyncram_component|altsyncram_frm2:auto_generated|ALTSYNCRAM";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "dont_care";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "bidir_dual_port";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "clear0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_in_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_out_clear = "clear1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a55 .port_b_first_bit_number = 7;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a55 .port_b_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a55 .port_b_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a55 .port_b_write_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M20K";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a55 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a55 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a55 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a55 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y75_N0
cyclonev_ram_block \PR|DRAM|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\DV|clock_25~q ),
	.ena0(gnd),
	.ena1(\PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode1000w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rst~inputCLKENA0_outclk ),
	.clr1(\rst~inputCLKENA0_outclk ),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\VC|Add0~29_sumout ,\VC|Add0~25_sumout ,\VC|Add0~21_sumout ,\VC|Add0~17_sumout ,\VC|Add0~13_sumout ,\CNTVGA|CXY|x [7],\CNTVGA|CXY|x [6],\CNTVGA|CXY|x[5]~DUPLICATE_q ,\CNTVGA|CXY|x [4],\CNTVGA|CXY|x [3],\CNTVGA|CXY|x [2],\CNTVGA|CXY|x [1],\CNTVGA|CXY|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a39 .clk1_core_clock_enable = "ena1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a39 .init_file = "Ram.mif";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "procesador:PR|RamDataMem:DRAM|altsyncram:altsyncram_component|altsyncram_frm2:auto_generated|ALTSYNCRAM";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "dont_care";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "bidir_dual_port";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "clear0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_in_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clear = "clear1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_bit_number = 7;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a39 .port_b_write_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a39 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a39 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a39 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a39 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y75_N0
cyclonev_ram_block \PR|DRAM|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\DV|clock_25~q ),
	.ena0(gnd),
	.ena1(\PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode1011w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rst~inputCLKENA0_outclk ),
	.clr1(\rst~inputCLKENA0_outclk ),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\VC|Add0~29_sumout ,\VC|Add0~25_sumout ,\VC|Add0~21_sumout ,\VC|Add0~17_sumout ,\VC|Add0~13_sumout ,\CNTVGA|CXY|x [7],\CNTVGA|CXY|x [6],\CNTVGA|CXY|x[5]~DUPLICATE_q ,\CNTVGA|CXY|x [4],\CNTVGA|CXY|x [3],\CNTVGA|CXY|x [2],\CNTVGA|CXY|x [1],\CNTVGA|CXY|x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout(\PR|DRAM|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a47 .clk1_core_clock_enable = "ena1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a47 .init_file = "Ram.mif";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "procesador:PR|RamDataMem:DRAM|altsyncram:altsyncram_component|altsyncram_frm2:auto_generated|ALTSYNCRAM";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "dont_care";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "bidir_dual_port";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "clear0";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 7;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_in_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_out_clear = "clear1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_out_clock = "none";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a47 .port_b_first_bit_number = 7;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 65536;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a47 .port_b_logical_ram_width = 8;
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a47 .port_b_write_enable_clock = "clock1";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M20K";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a47 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a47 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a47 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \PR|DRAM|altsyncram_component|auto_generated|ram_block1a47 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y73_N48
cyclonev_lcell_comb \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w7_n0_mux_dataout~0 (
// Equation(s):
// \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w7_n0_mux_dataout~0_combout  = ( \PR|DRAM|altsyncram_component|auto_generated|address_reg_b [0] & ( \PR|DRAM|altsyncram_component|auto_generated|address_reg_b [1] & ( 
// \PR|DRAM|altsyncram_component|auto_generated|ram_block1a63~PORTBDATAOUT0  ) ) ) # ( !\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [0] & ( \PR|DRAM|altsyncram_component|auto_generated|address_reg_b [1] & ( 
// \PR|DRAM|altsyncram_component|auto_generated|ram_block1a55~PORTBDATAOUT0  ) ) ) # ( \PR|DRAM|altsyncram_component|auto_generated|address_reg_b [0] & ( !\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [1] & ( 
// \PR|DRAM|altsyncram_component|auto_generated|ram_block1a47~PORTBDATAOUT0  ) ) ) # ( !\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [0] & ( !\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [1] & ( 
// \PR|DRAM|altsyncram_component|auto_generated|ram_block1a39~PORTBDATAOUT0  ) ) )

	.dataa(!\PR|DRAM|altsyncram_component|auto_generated|ram_block1a63~PORTBDATAOUT0 ),
	.datab(!\PR|DRAM|altsyncram_component|auto_generated|ram_block1a55~PORTBDATAOUT0 ),
	.datac(!\PR|DRAM|altsyncram_component|auto_generated|ram_block1a39~PORTBDATAOUT0 ),
	.datad(!\PR|DRAM|altsyncram_component|auto_generated|ram_block1a47~PORTBDATAOUT0 ),
	.datae(!\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [0]),
	.dataf(!\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w7_n0_mux_dataout~0 .lut_mask = 64'h0F0F00FF33335555;
defparam \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y69_N0
cyclonev_lcell_comb \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w7_n0_mux_dataout~2 (
// Equation(s):
// \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w7_n0_mux_dataout~2_combout  = ( \PR|DRAM|altsyncram_component|auto_generated|address_reg_b [2] & ( \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w7_n0_mux_dataout~0_combout  ) ) # ( 
// !\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [2] & ( \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w7_n0_mux_dataout~1_combout  ) )

	.dataa(gnd),
	.datab(!\PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w7_n0_mux_dataout~1_combout ),
	.datac(!\PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w7_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PR|DRAM|altsyncram_component|auto_generated|address_reg_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w7_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w7_n0_mux_dataout~2 .extended_lut = "off";
defparam \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w7_n0_mux_dataout~2 .lut_mask = 64'h333333330F0F0F0F;
defparam \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w7_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y69_N6
cyclonev_lcell_comb \CNTVGA|H_SYNC~0 (
// Equation(s):
// \CNTVGA|H_SYNC~0_combout  = ( \CNTVGA|CXY|x [2] & ( \CNTVGA|CXY|x [4] ) ) # ( !\CNTVGA|CXY|x [2] & ( (\CNTVGA|CXY|x [4] & (((\CNTVGA|CXY|x [1]) # (\CNTVGA|CXY|x [3])) # (\CNTVGA|CXY|x [0]))) ) )

	.dataa(!\CNTVGA|CXY|x [0]),
	.datab(!\CNTVGA|CXY|x [3]),
	.datac(!\CNTVGA|CXY|x [4]),
	.datad(!\CNTVGA|CXY|x [1]),
	.datae(gnd),
	.dataf(!\CNTVGA|CXY|x [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CNTVGA|H_SYNC~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CNTVGA|H_SYNC~0 .extended_lut = "off";
defparam \CNTVGA|H_SYNC~0 .lut_mask = 64'h070F070F0F0F0F0F;
defparam \CNTVGA|H_SYNC~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y69_N54
cyclonev_lcell_comb \CNTVGA|H_SYNC~1 (
// Equation(s):
// \CNTVGA|H_SYNC~1_combout  = ( !\CNTVGA|CXY|x[8]~DUPLICATE_q  & ( \CNTVGA|CXY|x [9] & ( (\CNTVGA|CXY|x [7] & ((!\CNTVGA|CXY|x [4]) # ((!\CNTVGA|CXY|x [6]) # (!\CNTVGA|CXY|x[5]~DUPLICATE_q )))) ) ) )

	.dataa(!\CNTVGA|CXY|x [4]),
	.datab(!\CNTVGA|CXY|x [7]),
	.datac(!\CNTVGA|CXY|x [6]),
	.datad(!\CNTVGA|CXY|x[5]~DUPLICATE_q ),
	.datae(!\CNTVGA|CXY|x[8]~DUPLICATE_q ),
	.dataf(!\CNTVGA|CXY|x [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CNTVGA|H_SYNC~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CNTVGA|H_SYNC~1 .extended_lut = "off";
defparam \CNTVGA|H_SYNC~1 .lut_mask = 64'h0000000033320000;
defparam \CNTVGA|H_SYNC~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y69_N12
cyclonev_lcell_comb \CNTVGA|H_SYNC~2 (
// Equation(s):
// \CNTVGA|H_SYNC~2_combout  = ( !\CNTVGA|CXY|x [6] & ( \CNTVGA|H_SYNC~1_combout  & ( (!\CNTVGA|H_SYNC~0_combout  & !\CNTVGA|CXY|x [5]) ) ) ) # ( \CNTVGA|CXY|x [6] & ( !\CNTVGA|H_SYNC~1_combout  ) ) # ( !\CNTVGA|CXY|x [6] & ( !\CNTVGA|H_SYNC~1_combout  ) )

	.dataa(!\CNTVGA|H_SYNC~0_combout ),
	.datab(gnd),
	.datac(!\CNTVGA|CXY|x [5]),
	.datad(gnd),
	.datae(!\CNTVGA|CXY|x [6]),
	.dataf(!\CNTVGA|H_SYNC~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CNTVGA|H_SYNC~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CNTVGA|H_SYNC~2 .extended_lut = "off";
defparam \CNTVGA|H_SYNC~2 .lut_mask = 64'hFFFFFFFFA0A00000;
defparam \CNTVGA|H_SYNC~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y69_N48
cyclonev_lcell_comb \CNTVGA|V_SYNC~0 (
// Equation(s):
// \CNTVGA|V_SYNC~0_combout  = ( !\CNTVGA|CXY|y [1] & ( \CNTVGA|CXY|y [2] & ( (!\CNTVGA|CXY|y [9] & (!\CNTVGA|CXY|y[0]~DUPLICATE_q  & (!\CNTVGA|CXY|y [4] & \CNTVGA|CXY|y [3]))) ) ) )

	.dataa(!\CNTVGA|CXY|y [9]),
	.datab(!\CNTVGA|CXY|y[0]~DUPLICATE_q ),
	.datac(!\CNTVGA|CXY|y [4]),
	.datad(!\CNTVGA|CXY|y [3]),
	.datae(!\CNTVGA|CXY|y [1]),
	.dataf(!\CNTVGA|CXY|y [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CNTVGA|V_SYNC~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CNTVGA|V_SYNC~0 .extended_lut = "off";
defparam \CNTVGA|V_SYNC~0 .lut_mask = 64'h0000000000800000;
defparam \CNTVGA|V_SYNC~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y69_N55
dffeas \CNTVGA|CXY|y[5]~DUPLICATE (
	.clk(\DV|clock_25~q ),
	.d(gnd),
	.asdata(\CNTVGA|CXY|Add0~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CNTVGA|CXY|Equal1~1_combout ),
	.sload(vcc),
	.ena(\CNTVGA|CXY|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CNTVGA|CXY|y[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CNTVGA|CXY|y[5]~DUPLICATE .is_wysiwyg = "true";
defparam \CNTVGA|CXY|y[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y69_N46
dffeas \CNTVGA|CXY|y[6] (
	.clk(\DV|clock_25~q ),
	.d(\CNTVGA|CXY|y[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CNTVGA|CXY|Equal1~1_combout ),
	.sload(gnd),
	.ena(\CNTVGA|CXY|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CNTVGA|CXY|y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CNTVGA|CXY|y[6] .is_wysiwyg = "true";
defparam \CNTVGA|CXY|y[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y69_N42
cyclonev_lcell_comb \CNTVGA|LessThan5~0 (
// Equation(s):
// \CNTVGA|LessThan5~0_combout  = ( \CNTVGA|CXY|y [8] & ( (\CNTVGA|CXY|y [7] & (\CNTVGA|CXY|y[5]~DUPLICATE_q  & \CNTVGA|CXY|y [6])) ) )

	.dataa(!\CNTVGA|CXY|y [7]),
	.datab(!\CNTVGA|CXY|y[5]~DUPLICATE_q ),
	.datac(!\CNTVGA|CXY|y [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CNTVGA|CXY|y [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CNTVGA|LessThan5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CNTVGA|LessThan5~0 .extended_lut = "off";
defparam \CNTVGA|LessThan5~0 .lut_mask = 64'h0000000001010101;
defparam \CNTVGA|LessThan5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y69_N9
cyclonev_lcell_comb \CNTVGA|V_SYNC~1 (
// Equation(s):
// \CNTVGA|V_SYNC~1_combout  = (!\CNTVGA|V_SYNC~0_combout ) # (!\CNTVGA|LessThan5~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CNTVGA|V_SYNC~0_combout ),
	.datad(!\CNTVGA|LessThan5~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CNTVGA|V_SYNC~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CNTVGA|V_SYNC~1 .extended_lut = "off";
defparam \CNTVGA|V_SYNC~1 .lut_mask = 64'hFFF0FFF0FFF0FFF0;
defparam \CNTVGA|V_SYNC~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y69_N24
cyclonev_lcell_comb \CNTVGA|SYNC_B (
// Equation(s):
// \CNTVGA|SYNC_B~combout  = ( \CNTVGA|CXY|x [6] & ( \CNTVGA|H_SYNC~1_combout  ) ) # ( !\CNTVGA|CXY|x [6] & ( \CNTVGA|H_SYNC~1_combout  & ( (((\CNTVGA|V_SYNC~0_combout  & \CNTVGA|LessThan5~0_combout )) # (\CNTVGA|CXY|x [5])) # (\CNTVGA|H_SYNC~0_combout ) ) ) 
// ) # ( \CNTVGA|CXY|x [6] & ( !\CNTVGA|H_SYNC~1_combout  & ( (\CNTVGA|V_SYNC~0_combout  & \CNTVGA|LessThan5~0_combout ) ) ) ) # ( !\CNTVGA|CXY|x [6] & ( !\CNTVGA|H_SYNC~1_combout  & ( (\CNTVGA|V_SYNC~0_combout  & \CNTVGA|LessThan5~0_combout ) ) ) )

	.dataa(!\CNTVGA|H_SYNC~0_combout ),
	.datab(!\CNTVGA|V_SYNC~0_combout ),
	.datac(!\CNTVGA|CXY|x [5]),
	.datad(!\CNTVGA|LessThan5~0_combout ),
	.datae(!\CNTVGA|CXY|x [6]),
	.dataf(!\CNTVGA|H_SYNC~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CNTVGA|SYNC_B~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CNTVGA|SYNC_B .extended_lut = "off";
defparam \CNTVGA|SYNC_B .lut_mask = 64'h003300335F7FFFFF;
defparam \CNTVGA|SYNC_B .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y69_N48
cyclonev_lcell_comb \CNTVGA|SYNC_BLANK~0 (
// Equation(s):
// \CNTVGA|SYNC_BLANK~0_combout  = ( !\CNTVGA|LessThan5~0_combout  & ( !\CNTVGA|CXY|y [9] & ( (!\CNTVGA|CXY|x [9]) # ((!\CNTVGA|CXY|x [7] & !\CNTVGA|CXY|x[8]~DUPLICATE_q )) ) ) )

	.dataa(gnd),
	.datab(!\CNTVGA|CXY|x [7]),
	.datac(!\CNTVGA|CXY|x[8]~DUPLICATE_q ),
	.datad(!\CNTVGA|CXY|x [9]),
	.datae(!\CNTVGA|LessThan5~0_combout ),
	.dataf(!\CNTVGA|CXY|y [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CNTVGA|SYNC_BLANK~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CNTVGA|SYNC_BLANK~0 .extended_lut = "off";
defparam \CNTVGA|SYNC_BLANK~0 .lut_mask = 64'hFFC0000000000000;
defparam \CNTVGA|SYNC_BLANK~0 .shared_arith = "off";
// synopsys translate_on

endmodule
