// Seed: 3307692335
module module_0 (
    output wire  id_0,
    input  uwire id_1
);
  assign id_0 = 1;
endmodule
module module_1 (
    input tri id_0,
    input tri id_1,
    input tri0 id_2,
    input uwire id_3,
    input wor id_4,
    input tri id_5,
    input wand id_6,
    input tri0 id_7,
    output tri0 id_8,
    input uwire id_9,
    input wor id_10,
    output tri1 id_11
    , id_17,
    output supply0 id_12,
    input uwire id_13,
    input supply0 id_14,
    output tri1 id_15
);
  wire id_18;
  module_0(
      id_15, id_2
  );
endmodule
