
---------- Begin Simulation Statistics ----------
final_tick                               120508338329500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  74250                       # Simulator instruction rate (inst/s)
host_mem_usage                                 792200                       # Number of bytes of host memory used
host_op_rate                                   119266                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   134.68                       # Real time elapsed on the host
host_tick_rate                               21519452                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000012                       # Number of instructions simulated
sim_ops                                      16062752                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002898                       # Number of seconds simulated
sim_ticks                                  2898253250                       # Number of ticks simulated
system.cpu.committedInsts                          11                       # Number of instructions committed
system.cpu.committedOps                            16                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           6                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           2                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          15                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_cc_register_reads                   10                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                  10                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    16                       # Number of integer alu accesses
system.cpu.num_int_insts                           16                       # number of integer instructions
system.cpu.num_int_register_reads                  42                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 14                       # number of times the integer registers were written
system.cpu.num_load_insts                           6                       # Number of load instructions
system.cpu.num_mem_refs                             8                       # number of memory refs
system.cpu.num_store_insts                          2                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         8     50.00%     50.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::MemRead                        6     37.50%     87.50% # Class of executed instruction
system.cpu.op_class::MemWrite                       2     12.50%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         16                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5571                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         13151                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       619256                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        20819                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       870957                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       503933                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       619256                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       115323                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          955796                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           41516                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         2929                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          14099500                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          7124671                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        20842                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             724275                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1280890                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      1261799                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16062736                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples      5616481                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     2.859929                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.121349                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      1348543     24.01%     24.01% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1881559     33.50%     57.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       424743      7.56%     65.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       200612      3.57%     68.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       148726      2.65%     71.29% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       146678      2.61%     73.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       138669      2.47%     76.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        46061      0.82%     77.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1280890     22.81%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      5616481                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            1436910                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        32801                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          14834461                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3595534                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        95086      0.59%      0.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      9860253     61.39%     61.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        86584      0.54%     62.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     62.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd        32605      0.20%     62.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     62.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     62.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     62.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     62.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     62.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     62.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     62.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd        20986      0.13%     62.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     62.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       329262      2.05%     64.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt       127366      0.79%     65.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       161050      1.00%     66.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     66.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     66.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift        62958      0.39%     67.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     67.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     67.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     67.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       110449      0.69%     67.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     67.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp           31      0.00%     67.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       154150      0.96%     68.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        21677      0.13%     68.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     68.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult        11191      0.07%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3367523     20.96%     89.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1393220      8.67%     98.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead       228011      1.42%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite          334      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16062736                       # Class of committed instruction
system.switch_cpus.commit.refs                4989088                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16062736                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.579649                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.579649                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       2870556                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       17681594                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           562568                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           1562239                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          21098                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        769467                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3685055                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    58                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1407253                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                    73                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              955796                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            856654                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles               4893193                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          3981                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               10974860                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           23                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          144                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           42196                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.164892                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       871475                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       545449                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.893364                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples      5785933                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.098395                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.527854                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          2969498     51.32%     51.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           137377      2.37%     53.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           102297      1.77%     55.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           148067      2.56%     58.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           179515      3.10%     61.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           345617      5.97%     67.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           170685      2.95%     70.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           192340      3.32%     73.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1540537     26.63%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      5785933                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           2768450                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          1378625                       # number of floating regfile writes
system.switch_cpus.idleCycles                   10553                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        34748                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           789983                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             2.900081                       # Inst execution rate
system.switch_cpus.iew.exec_refs              5087149                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1407253                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          158747                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3713189                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          686                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1424751                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     17324592                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3679896                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        34874                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      16810279                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            289                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        124730                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          21098                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        125109                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          261                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       378626                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           74                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          291                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       117632                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        31188                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          291                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        29291                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         5457                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          27004009                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              16792024                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.498431                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          13459631                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               2.896932                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               16799167                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         29036045                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        13112978                       # number of integer regfile writes
system.switch_cpus.ipc                       1.725183                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.725183                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       100306      0.60%      0.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      10443958     62.00%     62.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        88216      0.52%     63.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     63.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        35231      0.21%     63.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     63.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     63.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     63.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     63.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     63.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     63.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     63.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd        20986      0.12%     63.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     63.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       343405      2.04%     65.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt       129877      0.77%     66.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       163138      0.97%     67.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     67.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     67.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift        63049      0.37%     67.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     67.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       142101      0.84%     68.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp           61      0.00%     68.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       180192      1.07%     69.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        23624      0.14%     69.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult        13205      0.08%     69.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     69.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     69.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     69.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3404680     20.21%     89.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1408916      8.36%     98.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead       283752      1.68%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite          460      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       16845157                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         1596776                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      3175206                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      1560434                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      1915278                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              189665                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011259                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          116349     61.34%     61.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     61.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     61.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     61.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     61.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     61.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     61.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     61.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     61.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     61.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     61.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     61.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     61.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            128      0.07%     61.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     61.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt           3403      1.79%     63.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc            22      0.01%     63.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     63.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     63.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            3      0.00%     63.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     63.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     63.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     63.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd         1846      0.97%     64.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     64.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     64.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        10073      5.31%     69.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     69.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     69.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     69.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     69.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     69.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     69.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     69.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     69.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     69.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     69.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     69.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     69.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     69.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     69.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     69.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     69.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     69.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     69.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          53651     28.29%     97.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           661      0.35%     98.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead         3529      1.86%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       15337740                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     36567871                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     15231590                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     16671380                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           17324583                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          16845157                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded            9                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      1261778                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        77169                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1788611                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      5785933                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.911399                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.323287                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      1215306     21.00%     21.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       637350     11.02%     32.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       896640     15.50%     47.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       842979     14.57%     62.09% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       720880     12.46%     74.55% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       616296     10.65%     85.20% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       337713      5.84%     91.03% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       255840      4.42%     95.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       262929      4.54%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      5785933                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   2.906098                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              856678                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    41                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       380779                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       328778                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3713189                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1424751                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         6739984                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                  5796486                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          350012                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20752203                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         159833                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles           872062                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         614996                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          2438                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      55024772                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       17561886                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     22532817                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2010827                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        1514536                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          21098                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       2531929                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          1780495                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      3039938                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     30069609                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           4068260                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             21660126                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            34819260                       # The number of ROB writes
system.switch_cpus.timesIdled                     174                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        24551                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         8785                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        50254                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           8785                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 120508338329500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2632                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3543                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2028                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4948                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4948                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2632                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        20731                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        20731                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  20731                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       711872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       711872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  711872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7580                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7580    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                7580                       # Request fanout histogram
system.membus.reqLayer2.occupancy            29862500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           40270250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   2898253250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 120508338329500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 120508338329500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 120508338329500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              6501                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        22493                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          264                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           14297                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            19202                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           19202                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           392                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         6109                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1048                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        74909                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 75957                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        41984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2832704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2874688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           12503                       # Total snoops (count)
system.tol2bus.snoopTraffic                    226752                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            38206                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.229938                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.420798                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  29421     77.01%     77.01% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   8785     22.99%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              38206                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           44337000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          37958997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            585499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 120508338329500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          249                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        17874                       # number of demand (read+write) hits
system.l2.demand_hits::total                    18123                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          249                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        17874                       # number of overall hits
system.l2.overall_hits::total                   18123                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  6                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          141                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         7431                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7580                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 6                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          141                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         7431                       # number of overall misses
system.l2.overall_misses::total                  7580                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     11457000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    587813500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        599270500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     11457000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    587813500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       599270500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                6                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          390                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        25305                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                25703                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               6                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          390                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        25305                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               25703                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.361538                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.293657                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.294907                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.361538                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.293657                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.294907                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 81255.319149                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 79102.879828                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79059.432718                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 81255.319149                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 79102.879828                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79059.432718                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                3543                       # number of writebacks
system.l2.writebacks::total                      3543                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          141                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         7431                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              7572                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          141                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         7431                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7572                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     10047000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    513503500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    523550500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     10047000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    513503500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    523550500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.361538                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.293657                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.294596                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.361538                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.293657                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.294596                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 71255.319149                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 69102.879828                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69142.960909                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 71255.319149                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 69102.879828                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69142.960909                       # average overall mshr miss latency
system.l2.replacements                          12503                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        18950                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            18950                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        18950                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        18950                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          264                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              264                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          264                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          264                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         1853                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1853                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        14254                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 14254                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data         4947                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                4948                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    381837000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     381837000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        19201                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             19202                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.257643                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.257681                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 77185.567010                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77169.967664                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         4947                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           4947                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    332367000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    332367000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.257643                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.257629                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 67185.567010                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67185.567010                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          249                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                249                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          141                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              143                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     11457000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     11457000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          390                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            392                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.361538                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.364796                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 81255.319149                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80118.881119                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          141                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          141                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     10047000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     10047000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.361538                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.359694                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 71255.319149                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71255.319149                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         3620                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              3620                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            5                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data         2484                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2489                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    205976500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    205976500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data         6104                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          6109                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.406946                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.407432                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 82921.296296                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82754.720771                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         2484                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2484                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    181136500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    181136500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.406946                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.406613                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 72921.296296                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72921.296296                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 120508338329500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1677.046541                       # Cycle average of tags in use
system.l2.tags.total_refs                       27986                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     12503                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.238343                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              120505440077000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     421.789108                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.123752                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         2.862758                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    67.731844                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1184.539079                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.205952                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000060                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.001398                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.033072                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.578388                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.818870                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1762                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          107                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          324                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          173                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1158                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.860352                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    114773                       # Number of tag accesses
system.l2.tags.data_accesses                   114773                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 120508338329500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         9024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       475584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             485120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         9024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          9152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       226752                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          226752                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          141                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data         7431                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                7580                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3543                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               3543                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             44165                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            132494                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      3113600                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    164093321                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             167383578                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        44165                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3113600                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3157764                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       78237469                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             78237469                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       78237469                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            44165                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           132494                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3113600                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    164093321                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            245621048                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3542.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       141.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      7153.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000453596750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          200                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          200                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               18679                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               3318                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        7572                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       3543                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7572                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     3543                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    278                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               331                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                82                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               943                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1354                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1341                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               965                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                73                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1013                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              245                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               181                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                30                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                53                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                31                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               777                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               559                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               924                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               826                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              126                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.88                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     78174000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   36470000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               214936500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10717.58                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29467.58                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     5294                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    3014                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.58                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.09                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7572                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 3543                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6812                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     350                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      92                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2498                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    276.778223                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   183.991028                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   269.697473                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          755     30.22%     30.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          731     29.26%     59.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          396     15.85%     75.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          207      8.29%     83.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           94      3.76%     87.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           77      3.08%     90.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           44      1.76%     92.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           50      2.00%     94.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          144      5.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2498                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          200                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      36.455000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    121.497433                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            182     91.00%     91.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           16      8.00%     99.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            1      0.50%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1727            1      0.50%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           200                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          200                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.575000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.547907                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.963857                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               50     25.00%     25.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      1.50%     26.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              129     64.50%     91.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               18      9.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           200                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 466816                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   17792                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  224960                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  484608                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               226752                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       161.07                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        77.62                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    167.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     78.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.86                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.26                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.61                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2898173500                       # Total gap between requests
system.mem_ctrls.avgGap                     260744.35                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         9024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       457792                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       224960                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3113599.544829286635                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 157954450.667828977108                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 77619165.957978308201                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          141                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data         7431                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3543                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      4234250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data    210702250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  63461120250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     30030.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     28354.49                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  17911690.73                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    76.67                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              7147140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              3798795                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            18785340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            5011200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     228646080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        899033070                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        355697280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1518118905                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        523.804780                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    917134250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     96720000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1884388750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             10710000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              5681115                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            33293820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           13337100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     228646080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        982592790                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        285455520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1559716425                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        538.157397                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    733157000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     96720000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2068366000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 120505440076250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     2898243000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 120508338329500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           13                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       856223                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           856236                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           13                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       856223                       # number of overall hits
system.cpu.icache.overall_hits::total          856236                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          431                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            433                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          431                       # number of overall misses
system.cpu.icache.overall_misses::total           433                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     16535500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     16535500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     16535500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     16535500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           15                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       856654                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       856669                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           15                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       856654                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       856669                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.133333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000503                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000505                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.133333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000503                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000505                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 38365.429234                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 38188.221709                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 38365.429234                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 38188.221709                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          264                       # number of writebacks
system.cpu.icache.writebacks::total               264                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           41                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           41                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           41                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           41                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          390                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          390                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          390                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          390                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     14681500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     14681500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     14681500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     14681500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000455                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000455                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000455                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000455                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 37644.871795                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 37644.871795                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 37644.871795                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 37644.871795                       # average overall mshr miss latency
system.cpu.icache.replacements                    264                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           13                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       856223                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          856236                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          431                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           433                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     16535500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     16535500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           15                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       856654                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       856669                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.133333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000503                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000505                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 38365.429234                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 38188.221709                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           41                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           41                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          390                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          390                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     14681500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     14681500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000455                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000455                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 37644.871795                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 37644.871795                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 120508338329500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.002811                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               51425                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               264                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            194.791667                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      120505440077000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000048                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.002763                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000005                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000005                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          114                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.250000                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1713730                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1713730                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 120508338329500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 120508338329500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 120508338329500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 120508338329500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 120508338329500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 120508338329500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 120508338329500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            2                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      4673322                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4673324                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            2                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4673322                       # number of overall hits
system.cpu.dcache.overall_hits::total         4673324                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            6                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        26565                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          26571                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            6                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        26565                       # number of overall misses
system.cpu.dcache.overall_misses::total         26571                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    879955994                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    879955994                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    879955994                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    879955994                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            8                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      4699887                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4699895                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            8                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4699887                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4699895                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.750000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.005652                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005654                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.750000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.005652                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005654                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 33124.637455                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 33117.157578                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 33124.637455                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 33117.157578                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         8887                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               292                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    30.434932                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        18950                       # number of writebacks
system.cpu.dcache.writebacks::total             18950                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data         1260                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1260                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data         1260                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1260                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        25305                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        25305                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        25305                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        25305                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    813876994                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    813876994                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    813876994                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    813876994                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.005384                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005384                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.005384                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005384                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 32162.694882                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 32162.694882                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 32162.694882                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 32162.694882                       # average overall mshr miss latency
system.cpu.dcache.replacements                  24287                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      3298991                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3298992                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         7364                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          7369                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    300412500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    300412500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3306355                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3306361                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.833333                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.002227                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002229                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 40794.744704                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 40767.064731                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data         1260                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1260                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         6104                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         6104                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    253534500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    253534500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.001846                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001846                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 41535.796199                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 41535.796199                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1374331                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1374332                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        19201                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        19202                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    579543494                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    579543494                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1393532                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1393534                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.013779                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.013779                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 30182.984949                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 30181.413082                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        19201                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        19201                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    560342494                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    560342494                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.013779                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013779                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 29182.984949                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 29182.984949                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 120508338329500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.024012                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2245428                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             24287                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             92.453905                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      120505440077000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000099                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.023913                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000023                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000023                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          119                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          521                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          177                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          207                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9425101                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9425101                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               120516967035000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  85804                       # Simulator instruction rate (inst/s)
host_mem_usage                                 793252                       # Number of bytes of host memory used
host_op_rate                                   137562                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   466.18                       # Real time elapsed on the host
host_tick_rate                               18509515                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000012                       # Number of instructions simulated
sim_ops                                      64128178                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008629                       # Number of seconds simulated
sim_ticks                                  8628705500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        21145                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         42617                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1783957                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        57132                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      2563703                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1487772                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1783957                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       296185                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         2804887                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          118286                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         6087                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          42270384                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         21353921                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        57132                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2138527                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       3764622                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      3587184                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       48065426                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     16775538                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     2.865209                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.113773                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      4039830     24.08%     24.08% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      5612368     33.46%     57.54% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1176950      7.02%     64.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       605386      3.61%     68.16% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       435369      2.60%     70.76% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       549586      3.28%     74.03% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       463371      2.76%     76.80% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       128056      0.76%     77.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      3764622     22.44%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     16775538                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            4238936                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        95393                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          44429573                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              10834763                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass       284874      0.59%      0.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     29451033     61.27%     61.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       252240      0.52%     62.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     62.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd        95953      0.20%     62.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     62.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     62.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     62.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     62.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     62.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     62.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     62.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd        63488      0.13%     62.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     62.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       981582      2.04%     64.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt       376484      0.78%     65.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       470617      0.98%     66.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     66.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     66.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift       190464      0.40%     66.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     66.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     66.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     66.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       319734      0.67%     67.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     67.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp           90      0.00%     67.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       447044      0.93%     68.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        63150      0.13%     68.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     68.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult        32560      0.07%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     10167487     21.15%     89.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      4200425      8.74%     98.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead       667276      1.39%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite          925      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     48065426                       # Class of committed instruction
system.switch_cpus.commit.refs               15036113                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              48065426                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.575247                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.575247                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       8637051                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       52641315                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1634241                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           4561117                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          57772                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2364030                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            11081418                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    99                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             4235507                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   205                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             2804887                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           2546660                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              14619098                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         10638                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               32736187                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles          115544                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.162532                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      2577341                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1606058                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.896935                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     17254211                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.089811                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.524000                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          8871412     51.42%     51.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           398519      2.31%     53.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           315150      1.83%     55.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           443713      2.57%     58.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           542865      3.15%     61.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1024887      5.94%     67.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           510079      2.96%     70.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           584757      3.39%     73.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          4562829     26.44%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     17254211                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           8166634                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          4068024                       # number of floating regfile writes
system.switch_cpus.idleCycles                    3200                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        97610                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2328593                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             2.908417                       # Inst execution rate
system.switch_cpus.iew.exec_refs             15301707                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            4235507                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          453027                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      11157111                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            6                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         1205                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      4283147                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     51652564                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      11066200                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        95230                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      50191740                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            844                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        310172                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          57772                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        311367                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          821                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1179696                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          160                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          751                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       322367                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        81806                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          751                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        82418                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        15192                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          80834996                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              50141708                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.497625                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          40225499                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               2.905517                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               50161854                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         87032013                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        39204094                       # number of integer regfile writes
system.switch_cpus.ipc                       1.738384                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.738384                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       298816      0.59%      0.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      31119791     61.88%     62.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       257049      0.51%     62.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     62.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       103128      0.21%     63.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     63.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     63.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     63.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     63.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     63.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     63.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     63.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd        63488      0.13%     63.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     63.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1020369      2.03%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt       383381      0.76%     66.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       475861      0.95%     67.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     67.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     67.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift       190581      0.38%     67.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     67.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       413458      0.82%     68.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp          141      0.00%     68.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       523834      1.04%     69.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        68700      0.14%     69.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult        38219      0.08%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     10258655     20.40%     89.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      4239998      8.43%     98.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead       830257      1.65%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite         1246      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       50286972                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         4714360                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      9363087                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      4597377                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      5620763                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              576481                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011464                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          344755     59.80%     59.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     59.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     59.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     59.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     59.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     59.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     59.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     59.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     59.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     59.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     59.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     59.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     59.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            331      0.06%     59.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt           9819      1.70%     61.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc            80      0.01%     61.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     61.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     61.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            8      0.00%     61.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     61.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     61.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     61.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd         8923      1.55%     63.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     63.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     63.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        29788      5.17%     68.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     68.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     68.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     68.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     68.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     68.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     68.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     68.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     68.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     68.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     68.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     68.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     68.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     68.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     68.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     68.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     68.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     68.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     68.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         163085     28.29%     96.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          1458      0.25%     96.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead        18234      3.16%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       45850277                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    109268470                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     45544331                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     49619704                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           51652526                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          50286972                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           38                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      3587156                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       226923                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           38                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      5099029                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     17254211                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.914475                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.335564                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      3758142     21.78%     21.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1807295     10.47%     32.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2530950     14.67%     46.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2569039     14.89%     61.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2149241     12.46%     74.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1839422     10.66%     84.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1055797      6.12%     91.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       772796      4.48%     95.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       771529      4.47%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     17254211                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   2.913935                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             2546660                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     1                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       844094                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       656430                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     11157111                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      4283147                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        20163890                       # number of misc regfile reads
system.switch_cpus.numCycles                 17257411                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          881657                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      62153899                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         389095                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          2625239                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1382682                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          9639                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     164381244                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       52311996                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     67210679                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           5902991                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        5156062                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          57772                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       7786552                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          5056797                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      8944661                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     89916389                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          13068054                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             64663526                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           103785520                       # The number of ROB writes
system.switch_cpus.timesIdled                     243                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        80669                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        29690                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       161351                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          29690                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   8628705500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               6921                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        14643                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6502                       # Transaction distribution
system.membus.trans_dist::ReadExReq             14551                       # Transaction distribution
system.membus.trans_dist::ReadExResp            14551                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          6921                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        64089                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        64089                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  64089                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2311360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2311360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2311360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             21472                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   21472    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               21472                       # Request fanout histogram
system.membus.reqLayer2.occupancy           108647000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          114276750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   8628705500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED   8628705500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED   8628705500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   8628705500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             19429                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        77390                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          722                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           47311                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            61253                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           61253                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           735                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        18694                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2192                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       239841                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                242033                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        93248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      9132416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                9225664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           44754                       # Total snoops (count)
system.tol2bus.snoopTraffic                    937152                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           125436                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.236694                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.425055                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  95746     76.33%     76.33% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  29690     23.67%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             125436                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          144144500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         119922496                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1103498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED   8628705500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          698                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        58512                       # number of demand (read+write) hits
system.l2.demand_hits::total                    59210                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          698                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        58512                       # number of overall hits
system.l2.overall_hits::total                   59210                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           37                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        21435                       # number of demand (read+write) misses
system.l2.demand_misses::total                  21472                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           37                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        21435                       # number of overall misses
system.l2.overall_misses::total                 21472                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      3129500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   1688636000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1691765500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      3129500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   1688636000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1691765500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst          735                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        79947                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                80682                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          735                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        79947                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               80682                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.050340                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.268115                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.266131                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.050340                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.268115                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.266131                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 84581.081081                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 78779.379519                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78789.376863                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 84581.081081                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 78779.379519                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78789.376863                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               14643                       # number of writebacks
system.l2.writebacks::total                     14643                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        21435                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             21472                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        21435                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            21472                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      2759500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   1474286000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1477045500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      2759500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   1474286000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1477045500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.050340                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.268115                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.266131                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.050340                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.268115                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.266131                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 74581.081081                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 68779.379519                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68789.376863                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 74581.081081                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 68779.379519                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68789.376863                       # average overall mshr miss latency
system.l2.replacements                          44754                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        62747                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            62747                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        62747                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        62747                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          722                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              722                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          722                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          722                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         6081                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          6081                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        46702                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 46702                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        14551                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               14551                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   1118660000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1118660000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        61253                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             61253                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.237556                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.237556                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 76878.565047                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76878.565047                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        14551                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          14551                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    973150000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    973150000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.237556                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.237556                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 66878.565047                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66878.565047                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          698                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                698                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst           37                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               37                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      3129500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3129500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          735                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            735                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.050340                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.050340                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 84581.081081                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84581.081081                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           37                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           37                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      2759500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      2759500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.050340                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.050340                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 74581.081081                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74581.081081                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        11810                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             11810                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data         6884                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6884                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    569976000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    569976000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data        18694                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         18694                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.368246                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.368246                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 82797.210924                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82797.210924                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         6884                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         6884                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    501136000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    501136000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.368246                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.368246                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 72797.210924                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72797.210924                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   8628705500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1896.597528                       # Cycle average of tags in use
system.l2.tags.total_refs                      175685                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     46715                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.760783                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     568.880136                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         1.221817                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    44.426195                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1282.069379                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.277774                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000597                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.021692                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.626010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.926073                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1961                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          590                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          397                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          462                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          501                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.957520                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    367655                       # Number of tag accesses
system.l2.tags.data_accesses                   367655                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   8628705500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst         2368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      1371840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1374208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         2368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          2368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       937152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          937152                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           37                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        21435                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               21472                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        14643                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              14643                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst       274433                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    158985609                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             159260042                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       274433                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           274433                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      108608644                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            108608644                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      108608644                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       274433                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    158985609                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            267868686                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     14621.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        37.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     20227.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000617390500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          833                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          833                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               56598                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              13809                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       21472                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      14643                       # Number of write requests accepted
system.mem_ctrls.readBursts                     21472                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    14643                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1208                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    22                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               957                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                52                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              3669                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              3114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               519                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               26                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               48                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             3122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              371                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              726                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               362                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               204                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                38                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2464                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2045                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3233                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               366                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               33                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              825                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.59                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    226521000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  101320000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               606471000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11178.49                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29928.49                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    14423                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   12471                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.18                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.30                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 21472                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                14643                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   19339                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     668                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     196                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      60                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         7995                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    279.310569                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   189.753828                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   260.560204                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2270     28.39%     28.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2326     29.09%     57.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1370     17.14%     74.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          677      8.47%     83.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          369      4.62%     87.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          289      3.61%     91.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          166      2.08%     93.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          139      1.74%     95.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          389      4.87%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         7995                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          833                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.316927                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     21.964086                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7             108     12.97%     12.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15            229     27.49%     40.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23           223     26.77%     67.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31            92     11.04%     78.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            58      6.96%     85.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            32      3.84%     89.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            22      2.64%     91.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            17      2.04%     93.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             3      0.36%     94.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            14      1.68%     95.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             7      0.84%     96.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            10      1.20%     97.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            5      0.60%     98.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            5      0.60%     99.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            3      0.36%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            2      0.24%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            1      0.12%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            2      0.24%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           833                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          833                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.554622                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.524649                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.016549                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              216     25.93%     25.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               40      4.80%     30.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              484     58.10%     88.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               87     10.44%     99.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.48%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.24%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           833                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                1296896                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   77312                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  935872                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1374208                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               937152                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       150.30                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       108.46                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    159.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    108.61                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.02                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.17                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.85                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8627447500                       # Total gap between requests
system.mem_ctrls.avgGap                     238888.20                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         2368                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      1294528                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       935872                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 274432.821933718806                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 150025748.358198106289                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 108460301.490182965994                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           37                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        21435                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        14643                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      1234500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data    605236500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 205154238500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     33364.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     28235.90                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  14010396.67                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    77.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             22833720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             12136410                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            57427020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           23265540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     681021120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       2778113880                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        973958400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4548756090                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        527.165528                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2507390000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    288080000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   5833235500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             34236300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             18204615                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            87257940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           53066520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     681021120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       2788388130                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        965306400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4627481025                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        536.289137                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2482851250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    288080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   5857774250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 120505440076250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    11526948500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 120516967035000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           13                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      3402100                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3402113                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           13                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      3402100                       # number of overall hits
system.cpu.icache.overall_hits::total         3402113                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         1214                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1216                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         1214                       # number of overall misses
system.cpu.icache.overall_misses::total          1216                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     29434500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     29434500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     29434500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     29434500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           15                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      3403314                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3403329                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           15                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      3403314                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3403329                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.133333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000357                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000357                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.133333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000357                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000357                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 24245.881384                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 24206.003289                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 24245.881384                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 24206.003289                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          986                       # number of writebacks
system.cpu.icache.writebacks::total               986                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           89                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           89                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           89                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           89                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         1125                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1125                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         1125                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1125                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     26296000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     26296000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     26296000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     26296000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000331                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000331                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000331                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000331                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 23374.222222                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 23374.222222                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 23374.222222                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 23374.222222                       # average overall mshr miss latency
system.cpu.icache.replacements                    986                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           13                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      3402100                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3402113                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         1214                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1216                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     29434500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     29434500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           15                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      3403314                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3403329                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.133333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000357                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000357                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 24245.881384                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 24206.003289                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           89                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           89                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         1125                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1125                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     26296000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     26296000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000331                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000331                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 23374.222222                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 23374.222222                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 120516967035000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.012626                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3403240                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1127                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3019.733807                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      120505440077000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000191                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.012435                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000024                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000025                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          141                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          110                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.275391                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6807785                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6807785                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 120516967035000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 120516967035000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 120516967035000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 120516967035000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 120516967035000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 120516967035000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 120516967035000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            2                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     18692957                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         18692959                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            2                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     18692957                       # number of overall hits
system.cpu.dcache.overall_hits::total        18692959                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            6                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       109838                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         109844                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            6                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       109838                       # number of overall misses
system.cpu.dcache.overall_misses::total        109844                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   3492668985                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3492668985                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   3492668985                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3492668985                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            8                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     18802795                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     18802803                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            8                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     18802795                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     18802803                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.750000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.005842                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005842                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.750000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.005842                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005842                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 31798.366549                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 31796.629629                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 31798.366549                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 31796.629629                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        34054                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          358                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1214                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    28.051071                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    71.600000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        81697                       # number of writebacks
system.cpu.dcache.writebacks::total             81697                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data         4586                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4586                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data         4586                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4586                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       105252                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       105252                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       105252                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       105252                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   3238117485                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3238117485                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   3238117485                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3238117485                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.005598                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005598                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.005598                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005598                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 30765.377237                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 30765.377237                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 30765.377237                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 30765.377237                       # average overall mshr miss latency
system.cpu.dcache.replacements                 104234                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     13178507                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        13178508                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        29384                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         29389                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   1150881000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1150881000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     13207891                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     13207897                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.833333                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.002225                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002225                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 39166.927580                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 39160.264044                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data         4586                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4586                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        24798                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        24798                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    976783500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    976783500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.001878                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001878                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 39389.608033                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 39389.608033                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      5514450                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5514451                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        80454                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        80455                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2341787985                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2341787985                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      5594904                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5594906                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014380                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014380                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 29107.166642                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 29106.804860                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        80454                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        80454                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2261333985                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2261333985                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014380                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014380                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 28107.166642                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 28107.166642                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 120516967035000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.097326                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            18798217                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            105258                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            178.591812                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      120505440077000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000311                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.097015                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000095                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000095                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          769                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          209                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           27                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          37710864                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         37710864                       # Number of data accesses

---------- End Simulation Statistics   ----------
