############################################################
## This file is generated automatically by Vivado HLS.
## Please DO NOT edit it.
## Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
############################################################
set_directive_interface -depth 5 "ddr_hls_test"
set_directive_interface -mode s_axilite -depth 5 "ddr_hls_test"
