# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../img_rot_project.srcs/sources_1/bd/img_rot_design/ipshared/ec67/hdl" --include "../../../../img_rot_project.srcs/sources_1/bd/img_rot_design/ipshared/70cf/hdl" --include "../../../../img_rot_project.srcs/sources_1/bd/img_rot_design/ipshared/b73c/src" --include "../../../../img_rot_project.srcs/sources_1/bd/img_rot_design/ipshared/979d/hdl/verilog" --include "../../../../img_rot_project.srcs/sources_1/bd/img_rot_design/ipshared/b2d0/hdl/verilog" --include "C:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../img_rot_project.srcs/sources_1/new/axi_img_rot.v" \
"../../../../img_rot_project.srcs/sources_1/new/tb_axi_img_rot.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
