# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../ALU.v" \
"../../../../Memory_Controller.v" \
"../../../../Top_level.v" \
"../../../../CECS361_GroupProject.srcs/sources_1/new/memory2.v" \
"../../../../top_level_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
