OpenROAD v2.0-21872-gd51df1dea5 
Features included (+) or not (-): +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 24 thread(s).
source /home/h3sun/720-noc-project/OpenROAD-flow-scripts/flow/platforms/asap7/liberty_suppressions.tcl
suppress_message STA 1212
detailed_route -output_drc ./reports/asap7/credit-pi-switch/base/5_route_drc.rpt -output_maze ./results/asap7/credit-pi-switch/base/maze.log -bottom_routing_layer M2 -top_routing_layer M7 -droute_end_iter 64 -verbose 1 -drc_report_iter_step 5
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     21
Number of macros:     212
Number of vias:       14
Number of viarulegen: 11

[INFO DRT-0150] Reading design.

Design:                   credit_pi_switch
Die area:                 ( 0 0 ) ( 22409 22409 )
Number of track patterns: 32
Number of DEF vias:       0
Number of components:     1958
Number of terminals:      478
Number of snets:          2
Number of nets:           2167

[INFO DRT-0167] List of default vias:
  Layer V2
    default via: VIA23
  Layer V3
    default via: VIA34
  Layer V4
    default via: VIA45
  Layer V5
    default via: VIA56
  Layer V6
    default via: VIA67
  Layer V7
    default via: VIA78
  Layer V8
    default via: VIA89
  Layer V9
    default via: VIA9Pad
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 163.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete Active.
[INFO DRT-0024]   Complete V0.
[INFO DRT-0024]   Complete M1.
[INFO DRT-0024]   Complete V1.
[INFO DRT-0024]   Complete M2.
[INFO DRT-0024]   Complete V2.
[INFO DRT-0024]   Complete M3.
[INFO DRT-0024]   Complete V3.
[INFO DRT-0024]   Complete M4.
[INFO DRT-0024]   Complete V4.
[INFO DRT-0024]   Complete M5.
[INFO DRT-0024]   Complete V5.
[INFO DRT-0024]   Complete M6.
[INFO DRT-0024]   Complete V6.
[INFO DRT-0024]   Complete M7.
[INFO DRT-0024]   Complete V7.
[INFO DRT-0024]   Complete M8.
[INFO DRT-0024]   Complete V8.
[INFO DRT-0024]   Complete M9.
[INFO DRT-0024]   Complete V9.
[INFO DRT-0024]   Complete Pad.
[INFO DRT-0033] Active shape region query size = 0.
[INFO DRT-0033] V0 shape region query size = 0.
[INFO DRT-0033] M1 shape region query size = 27424.
[INFO DRT-0033] V1 shape region query size = 35064.
[INFO DRT-0033] M2 shape region query size = 590.
[INFO DRT-0033] V2 shape region query size = 816.
[INFO DRT-0033] M3 shape region query size = 816.
[INFO DRT-0033] V3 shape region query size = 544.
[INFO DRT-0033] M4 shape region query size = 784.
[INFO DRT-0033] V4 shape region query size = 544.
[INFO DRT-0033] M5 shape region query size = 550.
[INFO DRT-0033] V5 shape region query size = 64.
[INFO DRT-0033] M6 shape region query size = 40.
[INFO DRT-0033] V6 shape region query size = 0.
[INFO DRT-0033] M7 shape region query size = 0.
[INFO DRT-0033] V7 shape region query size = 0.
[INFO DRT-0033] M8 shape region query size = 0.
[INFO DRT-0033] V8 shape region query size = 0.
[INFO DRT-0033] M9 shape region query size = 0.
[INFO DRT-0033] V9 shape region query size = 0.
[INFO DRT-0033] Pad shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 942 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 163 unique inst patterns.
[INFO DRT-0084]   Complete 923 groups.
#scanned instances     = 1958
#unique  instances     = 163
#stdCellGenAp          = 4581
#stdCellValidPlanarAp  = 79
#stdCellValidViaAp     = 3703
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 5844
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:20, elapsed time = 00:00:01, memory = 275.20 (MB), peak = 275.20 (MB)

[INFO DRT-0157] Number of guides:     16571

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 41 STEP 540 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 41 STEP 540 ;
[INFO DRT-0028]   Complete Active.
[INFO DRT-0028]   Complete V0.
[INFO DRT-0028]   Complete M1.
[INFO DRT-0028]   Complete V1.
[INFO DRT-0028]   Complete M2.
[INFO DRT-0028]   Complete V2.
[INFO DRT-0028]   Complete M3.
[INFO DRT-0028]   Complete V3.
[INFO DRT-0028]   Complete M4.
[INFO DRT-0028]   Complete V4.
[INFO DRT-0028]   Complete M5.
[INFO DRT-0028]   Complete V5.
[INFO DRT-0028]   Complete M6.
[INFO DRT-0028]   Complete V6.
[INFO DRT-0028]   Complete M7.
[INFO DRT-0028]   Complete V7.
[INFO DRT-0028]   Complete M8.
[INFO DRT-0028]   Complete V8.
[INFO DRT-0028]   Complete M9.
[INFO DRT-0028]   Complete V9.
[INFO DRT-0028]   Complete Pad.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete Active (guide).
[INFO DRT-0035]   Complete V0 (guide).
[INFO DRT-0035]   Complete M1 (guide).
[INFO DRT-0035]   Complete V1 (guide).
[INFO DRT-0035]   Complete M2 (guide).
[INFO DRT-0035]   Complete V2 (guide).
[INFO DRT-0035]   Complete M3 (guide).
[INFO DRT-0035]   Complete V3 (guide).
[INFO DRT-0035]   Complete M4 (guide).
[INFO DRT-0035]   Complete V4 (guide).
[INFO DRT-0035]   Complete M5 (guide).
[INFO DRT-0035]   Complete V5 (guide).
[INFO DRT-0035]   Complete M6 (guide).
[INFO DRT-0035]   Complete V6 (guide).
[INFO DRT-0035]   Complete M7 (guide).
[INFO DRT-0035]   Complete V7 (guide).
[INFO DRT-0035]   Complete M8 (guide).
[INFO DRT-0035]   Complete V8 (guide).
[INFO DRT-0035]   Complete M9 (guide).
[INFO DRT-0035]   Complete V9 (guide).
[INFO DRT-0035]   Complete Pad (guide).
[INFO DRT-0036] Active guide region query size = 0.
[INFO DRT-0036] V0 guide region query size = 0.
[INFO DRT-0036] M1 guide region query size = 5317.
[INFO DRT-0036] V1 guide region query size = 0.
[INFO DRT-0036] M2 guide region query size = 4864.
[INFO DRT-0036] V2 guide region query size = 0.
[INFO DRT-0036] M3 guide region query size = 2846.
[INFO DRT-0036] V3 guide region query size = 0.
[INFO DRT-0036] M4 guide region query size = 700.
[INFO DRT-0036] V4 guide region query size = 0.
[INFO DRT-0036] M5 guide region query size = 314.
[INFO DRT-0036] V5 guide region query size = 0.
[INFO DRT-0036] M6 guide region query size = 20.
[INFO DRT-0036] V6 guide region query size = 0.
[INFO DRT-0036] M7 guide region query size = 10.
[INFO DRT-0036] V7 guide region query size = 0.
[INFO DRT-0036] M8 guide region query size = 0.
[INFO DRT-0036] V8 guide region query size = 0.
[INFO DRT-0036] M9 guide region query size = 0.
[INFO DRT-0036] V9 guide region query size = 0.
[INFO DRT-0036] Pad guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 279.70 (MB), peak = 279.70 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 8487 vertical wires in 1 frboxes and 5584 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 1167 vertical wires in 1 frboxes and 1455 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 311.45 (MB), peak = 311.45 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 313.70 (MB), peak = 313.70 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 761.91 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:01, memory = 526.36 (MB).
    Completing 30% with 99 violations.
    elapsed time = 00:00:01, memory = 999.80 (MB).
    Completing 40% with 99 violations.
    elapsed time = 00:00:01, memory = 775.89 (MB).
    Completing 50% with 99 violations.
    elapsed time = 00:00:03, memory = 559.75 (MB).
    Completing 60% with 172 violations.
    elapsed time = 00:00:03, memory = 991.57 (MB).
    Completing 70% with 172 violations.
    elapsed time = 00:00:04, memory = 717.21 (MB).
    Completing 80% with 260 violations.
    elapsed time = 00:00:04, memory = 1217.10 (MB).
    Completing 90% with 260 violations.
    elapsed time = 00:00:05, memory = 976.18 (MB).
    Completing 100% with 339 violations.
    elapsed time = 00:00:06, memory = 710.73 (MB).
[INFO DRT-0199]   Number of violations = 394.
Viol/Layer          M1     M2     V2     M3     V3     M4     V4     M5
CutSpcTbl            0      0      0      0      3      0      0      0
EOL                  0     29      0      5      0      1      0      0
Metal Spacing        4     11      0     32      0      1      0      0
Recheck              0     37      0     16      0      2      0      0
Short                0     19      1      8      0      3      1      1
eolKeepOut           0    192      0     13      0     15      0      0
[INFO DRT-0267] cpu time = 00:00:21, elapsed time = 00:00:06, memory = 1221.60 (MB), peak = 1284.08 (MB)
Total wire length = 7280 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 1991 um.
Total wire length on LAYER M3 = 3089 um.
Total wire length on LAYER M4 = 1419 um.
Total wire length on LAYER M5 = 707 um.
Total wire length on LAYER M6 = 27 um.
Total wire length on LAYER M7 = 46 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 17885.
Up-via summary (total 17885):

----------------
 Active        0
     M1     5797
     M2     9076
     M3     2423
     M4      543
     M5       22
     M6       24
     M7        0
     M8        0
     M9        0
----------------
       17885


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 394 violations.
    elapsed time = 00:00:00, memory = 1879.59 (MB).
    Completing 20% with 394 violations.
    elapsed time = 00:00:00, memory = 1709.16 (MB).
    Completing 30% with 394 violations.
    elapsed time = 00:00:01, memory = 1399.94 (MB).
    Completing 40% with 338 violations.
    elapsed time = 00:00:01, memory = 1859.73 (MB).
    Completing 50% with 338 violations.
    elapsed time = 00:00:02, memory = 1597.09 (MB).
    Completing 60% with 278 violations.
    elapsed time = 00:00:02, memory = 2038.82 (MB).
    Completing 70% with 278 violations.
    elapsed time = 00:00:02, memory = 1896.24 (MB).
    Completing 80% with 278 violations.
    elapsed time = 00:00:03, memory = 1570.86 (MB).
    Completing 90% with 162 violations.
    elapsed time = 00:00:04, memory = 1898.78 (MB).
    Completing 100% with 99 violations.
    elapsed time = 00:00:04, memory = 1574.42 (MB).
[INFO DRT-0199]   Number of violations = 99.
Viol/Layer          M2     M3
EOL                 10      3
Metal Spacing        3     19
Short                4      3
eolKeepOut          48      9
[INFO DRT-0267] cpu time = 00:00:21, elapsed time = 00:00:04, memory = 1616.98 (MB), peak = 2251.68 (MB)
Total wire length = 7229 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 1920 um.
Total wire length on LAYER M3 = 3061 um.
Total wire length on LAYER M4 = 1456 um.
Total wire length on LAYER M5 = 713 um.
Total wire length on LAYER M6 = 33 um.
Total wire length on LAYER M7 = 43 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 17413.
Up-via summary (total 17413):

----------------
 Active        0
     M1     5801
     M2     8675
     M3     2290
     M4      593
     M5       30
     M6       24
     M7        0
     M8        0
     M9        0
----------------
       17413


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 99 violations.
    elapsed time = 00:00:00, memory = 1616.98 (MB).
    Completing 20% with 99 violations.
    elapsed time = 00:00:00, memory = 1616.98 (MB).
    Completing 30% with 99 violations.
    elapsed time = 00:00:00, memory = 1717.00 (MB).
    Completing 40% with 97 violations.
    elapsed time = 00:00:01, memory = 1619.97 (MB).
    Completing 50% with 97 violations.
    elapsed time = 00:00:01, memory = 1619.97 (MB).
    Completing 60% with 85 violations.
    elapsed time = 00:00:02, memory = 1625.07 (MB).
    Completing 70% with 85 violations.
    elapsed time = 00:00:02, memory = 1625.07 (MB).
    Completing 80% with 85 violations.
    elapsed time = 00:00:03, memory = 1629.78 (MB).
    Completing 90% with 77 violations.
    elapsed time = 00:00:03, memory = 1629.78 (MB).
    Completing 100% with 72 violations.
    elapsed time = 00:00:04, memory = 1633.45 (MB).
[INFO DRT-0199]   Number of violations = 72.
Viol/Layer          M2     M3     M4
EOL                  7      1      0
Metal Spacing        2     15      0
Short                1      3      1
eolKeepOut          39      3      0
[INFO DRT-0267] cpu time = 00:00:11, elapsed time = 00:00:04, memory = 1636.26 (MB), peak = 2251.68 (MB)
Total wire length = 7216 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 1909 um.
Total wire length on LAYER M3 = 3075 um.
Total wire length on LAYER M4 = 1449 um.
Total wire length on LAYER M5 = 701 um.
Total wire length on LAYER M6 = 35 um.
Total wire length on LAYER M7 = 44 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 17210.
Up-via summary (total 17210):

----------------
 Active        0
     M1     5801
     M2     8629
     M3     2176
     M4      549
     M5       35
     M6       20
     M7        0
     M8        0
     M9        0
----------------
       17210


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 72 violations.
    elapsed time = 00:00:00, memory = 1636.26 (MB).
    Completing 20% with 72 violations.
    elapsed time = 00:00:00, memory = 1727.71 (MB).
    Completing 30% with 47 violations.
    elapsed time = 00:00:00, memory = 1638.88 (MB).
    Completing 40% with 47 violations.
    elapsed time = 00:00:00, memory = 1638.88 (MB).
    Completing 50% with 47 violations.
    elapsed time = 00:00:01, memory = 1687.68 (MB).
    Completing 60% with 20 violations.
    elapsed time = 00:00:01, memory = 1687.68 (MB).
    Completing 70% with 20 violations.
    elapsed time = 00:00:01, memory = 1781.82 (MB).
    Completing 80% with 8 violations.
    elapsed time = 00:00:02, memory = 1692.11 (MB).
    Completing 90% with 8 violations.
    elapsed time = 00:00:02, memory = 1692.11 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:02, memory = 1692.27 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:02, memory = 1692.27 (MB), peak = 2251.68 (MB)
Total wire length = 7215 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 1868 um.
Total wire length on LAYER M3 = 3060 um.
Total wire length on LAYER M4 = 1490 um.
Total wire length on LAYER M5 = 715 um.
Total wire length on LAYER M6 = 35 um.
Total wire length on LAYER M7 = 43 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 17214.
Up-via summary (total 17214):

----------------
 Active        0
     M1     5801
     M2     8534
     M3     2248
     M4      576
     M5       35
     M6       20
     M7        0
     M8        0
     M9        0
----------------
       17214


[INFO DRT-0198] Complete detail routing.
Total wire length = 7215 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 1868 um.
Total wire length on LAYER M3 = 3060 um.
Total wire length on LAYER M4 = 1490 um.
Total wire length on LAYER M5 = 715 um.
Total wire length on LAYER M6 = 35 um.
Total wire length on LAYER M7 = 43 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 17214.
Up-via summary (total 17214):

----------------
 Active        0
     M1     5801
     M2     8534
     M3     2248
     M4      576
     M5       35
     M6       20
     M7        0
     M8        0
     M9        0
----------------
       17214


[INFO DRT-0267] cpu time = 00:01:00, elapsed time = 00:00:18, memory = 1692.46 (MB), peak = 2251.68 (MB)

[INFO DRT-0180] Post processing.
Took 20 seconds: detailed_route -output_drc ./reports/asap7/credit-pi-switch/base/5_route_drc.rpt -output_maze ./results/asap7/credit-pi-switch/base/maze.log -bottom_routing_layer M2 -top_routing_layer M7 -droute_end_iter 64 -verbose 1 -drc_report_iter_step 5
[WARNING GRT-0246] No diode with LEF class CORE ANTENNACELL found.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Elapsed time: 0:22.01[h:]min:sec. CPU time: user 82.12 sys 2.45 (384%). Peak memory: 2305716KB.
