

================================================================
== Vitis HLS Report for 'Quantization_and_coding'
================================================================
* Date:           Fri Feb 28 00:23:42 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        GSM
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.672 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  56.000 ns|  56.000 ns|    7|    7|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.68>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%LARc_addr = getelementptr i16 %LARc, i64 0, i64 0" [data/benchmarks/gsm/gsm_lpc.c:277]   --->   Operation 9 'getelementptr' 'LARc_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [2/2] (0.68ns)   --->   "%LARc_load = load i3 %LARc_addr" [data/benchmarks/gsm/gsm_lpc.c:277]   --->   Operation 10 'load' 'LARc_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%LARc_addr_3 = getelementptr i16 %LARc, i64 0, i64 1" [data/benchmarks/gsm/gsm_lpc.c:278]   --->   Operation 11 'getelementptr' 'LARc_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [2/2] (0.68ns)   --->   "%LARc_load_1 = load i3 %LARc_addr_3" [data/benchmarks/gsm/gsm_lpc.c:278]   --->   Operation 12 'load' 'LARc_load_1' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 2 <SV = 1> <Delay = 4.09>
ST_2 : Operation 13 [1/2] (0.68ns)   --->   "%LARc_load = load i3 %LARc_addr" [data/benchmarks/gsm/gsm_lpc.c:277]   --->   Operation 13 'load' 'LARc_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i16.i14, i16 %LARc_load, i14 0" [data/benchmarks/gsm/gsm_add.c:48->data/benchmarks/gsm/gsm_lpc.c:277]   --->   Operation 14 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln48 = sext i30 %shl_ln" [data/benchmarks/gsm/gsm_add.c:48->data/benchmarks/gsm/gsm_lpc.c:277]   --->   Operation 15 'sext' 'sext_ln48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%shl_ln48_1 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %LARc_load, i12 0" [data/benchmarks/gsm/gsm_add.c:48->data/benchmarks/gsm/gsm_lpc.c:277]   --->   Operation 16 'bitconcatenate' 'shl_ln48_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln48_1 = sext i28 %shl_ln48_1" [data/benchmarks/gsm/gsm_add.c:48->data/benchmarks/gsm/gsm_lpc.c:277]   --->   Operation 17 'sext' 'sext_ln48_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.86ns)   --->   "%add_ln48 = add i31 %sext_ln48, i31 %sext_ln48_1" [data/benchmarks/gsm/gsm_add.c:48->data/benchmarks/gsm/gsm_lpc.c:277]   --->   Operation 18 'add' 'add_ln48' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%temp = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %add_ln48, i32 15, i32 30" [data/benchmarks/gsm/gsm_add.c:48->data/benchmarks/gsm/gsm_lpc.c:277]   --->   Operation 19 'partselect' 'temp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln39 = sext i16 %temp" [data/benchmarks/gsm/gsm_add.c:39->data/benchmarks/gsm/gsm_lpc.c:277]   --->   Operation 20 'sext' 'sext_ln39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.78ns)   --->   "%sum = add i17 %sext_ln39, i17 256" [data/benchmarks/gsm/gsm_add.c:39->data/benchmarks/gsm/gsm_lpc.c:277]   --->   Operation 21 'add' 'sum' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i2 @_ssdm_op_PartSelect.i2.i17.i32.i32, i17 %sum, i32 15, i32 16" [data/benchmarks/gsm/gsm_add.c:40->data/benchmarks/gsm/gsm_lpc.c:277]   --->   Operation 22 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.43ns)   --->   "%icmp_ln40 = icmp_eq  i2 %tmp_8, i2 1" [data/benchmarks/gsm/gsm_add.c:40->data/benchmarks/gsm/gsm_lpc.c:277]   --->   Operation 23 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %sum, i32 9, i32 15" [data/benchmarks/gsm/gsm_lpc.c:277]   --->   Operation 24 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.30ns)   --->   "%temp_7 = select i1 %icmp_ln40, i7 63, i7 %tmp" [data/benchmarks/gsm/gsm_add.c:40->data/benchmarks/gsm/gsm_lpc.c:277]   --->   Operation 25 'select' 'temp_7' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %temp_7, i32 5, i32 6" [data/benchmarks/gsm/gsm_lpc.c:277]   --->   Operation 26 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.43ns)   --->   "%icmp_ln277 = icmp_eq  i2 %tmp_9, i2 1" [data/benchmarks/gsm/gsm_lpc.c:277]   --->   Operation 27 'icmp' 'icmp_ln277' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.70ns)   --->   "%icmp_ln277_1 = icmp_slt  i7 %temp_7, i7 96" [data/benchmarks/gsm/gsm_lpc.c:277]   --->   Operation 28 'icmp' 'icmp_ln277_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.70ns)   --->   "%add_ln277 = add i7 %temp_7, i7 32" [data/benchmarks/gsm/gsm_lpc.c:277]   --->   Operation 29 'add' 'add_ln277' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node select_ln277_1)   --->   "%select_ln277 = select i1 %icmp_ln277, i7 63, i7 0" [data/benchmarks/gsm/gsm_lpc.c:277]   --->   Operation 30 'select' 'select_ln277' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node select_ln277_1)   --->   "%or_ln277 = or i1 %icmp_ln277, i1 %icmp_ln277_1" [data/benchmarks/gsm/gsm_lpc.c:277]   --->   Operation 31 'or' 'or_ln277' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln277_1 = select i1 %or_ln277, i7 %select_ln277, i7 %add_ln277" [data/benchmarks/gsm/gsm_lpc.c:277]   --->   Operation 32 'select' 'select_ln277_1' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/2] (0.68ns)   --->   "%LARc_load_1 = load i3 %LARc_addr_3" [data/benchmarks/gsm/gsm_lpc.c:278]   --->   Operation 33 'load' 'LARc_load_1' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%shl_ln48_2 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i16.i14, i16 %LARc_load_1, i14 0" [data/benchmarks/gsm/gsm_add.c:48->data/benchmarks/gsm/gsm_lpc.c:278]   --->   Operation 34 'bitconcatenate' 'shl_ln48_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln48_2 = sext i30 %shl_ln48_2" [data/benchmarks/gsm/gsm_add.c:48->data/benchmarks/gsm/gsm_lpc.c:278]   --->   Operation 35 'sext' 'sext_ln48_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%shl_ln48_3 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %LARc_load_1, i12 0" [data/benchmarks/gsm/gsm_add.c:48->data/benchmarks/gsm/gsm_lpc.c:278]   --->   Operation 36 'bitconcatenate' 'shl_ln48_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln48_3 = sext i28 %shl_ln48_3" [data/benchmarks/gsm/gsm_add.c:48->data/benchmarks/gsm/gsm_lpc.c:278]   --->   Operation 37 'sext' 'sext_ln48_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.86ns)   --->   "%add_ln48_1 = add i31 %sext_ln48_2, i31 %sext_ln48_3" [data/benchmarks/gsm/gsm_add.c:48->data/benchmarks/gsm/gsm_lpc.c:278]   --->   Operation 38 'add' 'add_ln48_1' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%temp_8 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %add_ln48_1, i32 15, i32 30" [data/benchmarks/gsm/gsm_add.c:48->data/benchmarks/gsm/gsm_lpc.c:278]   --->   Operation 39 'partselect' 'temp_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln39_4 = sext i16 %temp_8" [data/benchmarks/gsm/gsm_add.c:39->data/benchmarks/gsm/gsm_lpc.c:278]   --->   Operation 40 'sext' 'sext_ln39_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.78ns)   --->   "%sum_3 = add i17 %sext_ln39_4, i17 256" [data/benchmarks/gsm/gsm_add.c:39->data/benchmarks/gsm/gsm_lpc.c:278]   --->   Operation 41 'add' 'sum_3' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i2 @_ssdm_op_PartSelect.i2.i17.i32.i32, i17 %sum_3, i32 15, i32 16" [data/benchmarks/gsm/gsm_add.c:40->data/benchmarks/gsm/gsm_lpc.c:278]   --->   Operation 42 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.43ns)   --->   "%icmp_ln40_6 = icmp_eq  i2 %tmp_10, i2 1" [data/benchmarks/gsm/gsm_add.c:40->data/benchmarks/gsm/gsm_lpc.c:278]   --->   Operation 43 'icmp' 'icmp_ln40_6' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %sum_3, i32 9, i32 15" [data/benchmarks/gsm/gsm_lpc.c:278]   --->   Operation 44 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.30ns)   --->   "%temp_9 = select i1 %icmp_ln40_6, i7 63, i7 %tmp_1" [data/benchmarks/gsm/gsm_add.c:40->data/benchmarks/gsm/gsm_lpc.c:278]   --->   Operation 45 'select' 'temp_9' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %temp_9, i32 5, i32 6" [data/benchmarks/gsm/gsm_lpc.c:278]   --->   Operation 46 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.43ns)   --->   "%icmp_ln278 = icmp_eq  i2 %tmp_11, i2 1" [data/benchmarks/gsm/gsm_lpc.c:278]   --->   Operation 47 'icmp' 'icmp_ln278' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.70ns)   --->   "%icmp_ln278_1 = icmp_slt  i7 %temp_9, i7 96" [data/benchmarks/gsm/gsm_lpc.c:278]   --->   Operation 48 'icmp' 'icmp_ln278_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.70ns)   --->   "%add_ln278 = add i7 %temp_9, i7 32" [data/benchmarks/gsm/gsm_lpc.c:278]   --->   Operation 49 'add' 'add_ln278' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node select_ln278_1)   --->   "%select_ln278 = select i1 %icmp_ln278, i7 63, i7 0" [data/benchmarks/gsm/gsm_lpc.c:278]   --->   Operation 50 'select' 'select_ln278' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node select_ln278_1)   --->   "%or_ln278 = or i1 %icmp_ln278, i1 %icmp_ln278_1" [data/benchmarks/gsm/gsm_lpc.c:278]   --->   Operation 51 'or' 'or_ln278' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln278_1 = select i1 %or_ln278, i7 %select_ln278, i7 %add_ln278" [data/benchmarks/gsm/gsm_lpc.c:278]   --->   Operation 52 'select' 'select_ln278_1' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%LARc_addr_4 = getelementptr i16 %LARc, i64 0, i64 2" [data/benchmarks/gsm/gsm_lpc.c:279]   --->   Operation 53 'getelementptr' 'LARc_addr_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [2/2] (0.68ns)   --->   "%LARc_load_2 = load i3 %LARc_addr_4" [data/benchmarks/gsm/gsm_lpc.c:279]   --->   Operation 54 'load' 'LARc_load_2' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%LARc_addr_5 = getelementptr i16 %LARc, i64 0, i64 3" [data/benchmarks/gsm/gsm_lpc.c:280]   --->   Operation 55 'getelementptr' 'LARc_addr_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [2/2] (0.68ns)   --->   "%LARc_load_3 = load i3 %LARc_addr_5" [data/benchmarks/gsm/gsm_lpc.c:280]   --->   Operation 56 'load' 'LARc_load_3' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 3 <SV = 2> <Delay = 5.66>
ST_3 : Operation 57 [1/2] (0.68ns)   --->   "%LARc_load_2 = load i3 %LARc_addr_4" [data/benchmarks/gsm/gsm_lpc.c:279]   --->   Operation 57 'load' 'LARc_load_2' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%shl_ln48_4 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i16.i14, i16 %LARc_load_2, i14 0" [data/benchmarks/gsm/gsm_add.c:48->data/benchmarks/gsm/gsm_lpc.c:279]   --->   Operation 58 'bitconcatenate' 'shl_ln48_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln48_4 = sext i30 %shl_ln48_4" [data/benchmarks/gsm/gsm_add.c:48->data/benchmarks/gsm/gsm_lpc.c:279]   --->   Operation 59 'sext' 'sext_ln48_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%shl_ln48_5 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %LARc_load_2, i12 0" [data/benchmarks/gsm/gsm_add.c:48->data/benchmarks/gsm/gsm_lpc.c:279]   --->   Operation 60 'bitconcatenate' 'shl_ln48_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln48_5 = sext i28 %shl_ln48_5" [data/benchmarks/gsm/gsm_add.c:48->data/benchmarks/gsm/gsm_lpc.c:279]   --->   Operation 61 'sext' 'sext_ln48_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.86ns)   --->   "%add_ln48_2 = add i31 %sext_ln48_4, i31 %sext_ln48_5" [data/benchmarks/gsm/gsm_add.c:48->data/benchmarks/gsm/gsm_lpc.c:279]   --->   Operation 62 'add' 'add_ln48_2' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%temp_10 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %add_ln48_2, i32 15, i32 30" [data/benchmarks/gsm/gsm_add.c:48->data/benchmarks/gsm/gsm_lpc.c:279]   --->   Operation 63 'partselect' 'temp_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln39_5 = sext i16 %temp_10" [data/benchmarks/gsm/gsm_add.c:39->data/benchmarks/gsm/gsm_lpc.c:279]   --->   Operation 64 'sext' 'sext_ln39_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.78ns)   --->   "%sum_4 = add i17 %sext_ln39_5, i17 2048" [data/benchmarks/gsm/gsm_add.c:39->data/benchmarks/gsm/gsm_lpc.c:279]   --->   Operation 65 'add' 'sum_4' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i2 @_ssdm_op_PartSelect.i2.i17.i32.i32, i17 %sum_4, i32 15, i32 16" [data/benchmarks/gsm/gsm_add.c:40->data/benchmarks/gsm/gsm_lpc.c:279]   --->   Operation 66 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.43ns)   --->   "%icmp_ln40_7 = icmp_eq  i2 %tmp_12, i2 1" [data/benchmarks/gsm/gsm_add.c:40->data/benchmarks/gsm/gsm_lpc.c:279]   --->   Operation 67 'icmp' 'icmp_ln40_7' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node sum_5)   --->   "%trunc_ln40 = trunc i17 %sum_4" [data/benchmarks/gsm/gsm_add.c:40->data/benchmarks/gsm/gsm_lpc.c:279]   --->   Operation 68 'trunc' 'trunc_ln40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node sum_5)   --->   "%temp_11 = select i1 %icmp_ln40_7, i16 32767, i16 %trunc_ln40" [data/benchmarks/gsm/gsm_add.c:40->data/benchmarks/gsm/gsm_lpc.c:279]   --->   Operation 69 'select' 'temp_11' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node sum_5)   --->   "%sext_ln39_6 = sext i16 %temp_11" [data/benchmarks/gsm/gsm_add.c:39->data/benchmarks/gsm/gsm_lpc.c:279]   --->   Operation 70 'sext' 'sext_ln39_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_5 = add i17 %sext_ln39_6, i17 256" [data/benchmarks/gsm/gsm_add.c:39->data/benchmarks/gsm/gsm_lpc.c:279]   --->   Operation 71 'add' 'sum_5' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i2 @_ssdm_op_PartSelect.i2.i17.i32.i32, i17 %sum_5, i32 15, i32 16" [data/benchmarks/gsm/gsm_add.c:40->data/benchmarks/gsm/gsm_lpc.c:279]   --->   Operation 72 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.43ns)   --->   "%icmp_ln40_8 = icmp_eq  i2 %tmp_13, i2 1" [data/benchmarks/gsm/gsm_add.c:40->data/benchmarks/gsm/gsm_lpc.c:279]   --->   Operation 73 'icmp' 'icmp_ln40_8' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %sum_5, i32 9, i32 15" [data/benchmarks/gsm/gsm_lpc.c:279]   --->   Operation 74 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.30ns)   --->   "%temp_12 = select i1 %icmp_ln40_8, i7 63, i7 %tmp_2" [data/benchmarks/gsm/gsm_add.c:40->data/benchmarks/gsm/gsm_lpc.c:279]   --->   Operation 75 'select' 'temp_12' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %temp_12, i32 4, i32 6" [data/benchmarks/gsm/gsm_lpc.c:279]   --->   Operation 76 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.57ns)   --->   "%icmp_ln279 = icmp_sgt  i3 %tmp_14, i3 0" [data/benchmarks/gsm/gsm_lpc.c:279]   --->   Operation 77 'icmp' 'icmp_ln279' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.70ns)   --->   "%icmp_ln279_1 = icmp_slt  i7 %temp_12, i7 112" [data/benchmarks/gsm/gsm_lpc.c:279]   --->   Operation 78 'icmp' 'icmp_ln279_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.70ns)   --->   "%add_ln279 = add i7 %temp_12, i7 16" [data/benchmarks/gsm/gsm_lpc.c:279]   --->   Operation 79 'add' 'add_ln279' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln279_1)   --->   "%select_ln279 = select i1 %icmp_ln279, i7 31, i7 0" [data/benchmarks/gsm/gsm_lpc.c:279]   --->   Operation 80 'select' 'select_ln279' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln279_1)   --->   "%or_ln279 = or i1 %icmp_ln279, i1 %icmp_ln279_1" [data/benchmarks/gsm/gsm_lpc.c:279]   --->   Operation 81 'or' 'or_ln279' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln279_1 = select i1 %or_ln279, i7 %select_ln279, i7 %add_ln279" [data/benchmarks/gsm/gsm_lpc.c:279]   --->   Operation 82 'select' 'select_ln279_1' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 83 [1/2] (0.68ns)   --->   "%LARc_load_3 = load i3 %LARc_addr_5" [data/benchmarks/gsm/gsm_lpc.c:280]   --->   Operation 83 'load' 'LARc_load_3' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%shl_ln48_6 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i16.i14, i16 %LARc_load_3, i14 0" [data/benchmarks/gsm/gsm_add.c:48->data/benchmarks/gsm/gsm_lpc.c:280]   --->   Operation 84 'bitconcatenate' 'shl_ln48_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln48_6 = sext i30 %shl_ln48_6" [data/benchmarks/gsm/gsm_add.c:48->data/benchmarks/gsm/gsm_lpc.c:280]   --->   Operation 85 'sext' 'sext_ln48_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%shl_ln48_7 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %LARc_load_3, i12 0" [data/benchmarks/gsm/gsm_add.c:48->data/benchmarks/gsm/gsm_lpc.c:280]   --->   Operation 86 'bitconcatenate' 'shl_ln48_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln48_7 = sext i28 %shl_ln48_7" [data/benchmarks/gsm/gsm_add.c:48->data/benchmarks/gsm/gsm_lpc.c:280]   --->   Operation 87 'sext' 'sext_ln48_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.86ns)   --->   "%add_ln48_3 = add i31 %sext_ln48_6, i31 %sext_ln48_7" [data/benchmarks/gsm/gsm_add.c:48->data/benchmarks/gsm/gsm_lpc.c:280]   --->   Operation 88 'add' 'add_ln48_3' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%temp_13 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %add_ln48_3, i32 15, i32 30" [data/benchmarks/gsm/gsm_add.c:48->data/benchmarks/gsm/gsm_lpc.c:280]   --->   Operation 89 'partselect' 'temp_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln39_7 = sext i16 %temp_13" [data/benchmarks/gsm/gsm_add.c:39->data/benchmarks/gsm/gsm_lpc.c:280]   --->   Operation 90 'sext' 'sext_ln39_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.78ns)   --->   "%sum_6 = add i17 %sext_ln39_7, i17 128512" [data/benchmarks/gsm/gsm_add.c:39->data/benchmarks/gsm/gsm_lpc.c:280]   --->   Operation 91 'add' 'sum_6' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.79ns)   --->   "%icmp_ln40_9 = icmp_slt  i17 %sum_6, i17 98304" [data/benchmarks/gsm/gsm_add.c:40->data/benchmarks/gsm/gsm_lpc.c:280]   --->   Operation 92 'icmp' 'icmp_ln40_9' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node sum_7)   --->   "%trunc_ln40_1 = trunc i17 %sum_6" [data/benchmarks/gsm/gsm_add.c:40->data/benchmarks/gsm/gsm_lpc.c:280]   --->   Operation 93 'trunc' 'trunc_ln40_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node sum_7)   --->   "%temp_14 = select i1 %icmp_ln40_9, i16 32768, i16 %trunc_ln40_1" [data/benchmarks/gsm/gsm_add.c:40->data/benchmarks/gsm/gsm_lpc.c:280]   --->   Operation 94 'select' 'temp_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node sum_7)   --->   "%sext_ln39_8 = sext i16 %temp_14" [data/benchmarks/gsm/gsm_add.c:39->data/benchmarks/gsm/gsm_lpc.c:280]   --->   Operation 95 'sext' 'sext_ln39_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_7 = add i17 %sext_ln39_8, i17 256" [data/benchmarks/gsm/gsm_add.c:39->data/benchmarks/gsm/gsm_lpc.c:280]   --->   Operation 96 'add' 'sum_7' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i2 @_ssdm_op_PartSelect.i2.i17.i32.i32, i17 %sum_7, i32 15, i32 16" [data/benchmarks/gsm/gsm_add.c:40->data/benchmarks/gsm/gsm_lpc.c:280]   --->   Operation 97 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.43ns)   --->   "%icmp_ln40_10 = icmp_eq  i2 %tmp_15, i2 1" [data/benchmarks/gsm/gsm_add.c:40->data/benchmarks/gsm/gsm_lpc.c:280]   --->   Operation 98 'icmp' 'icmp_ln40_10' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %sum_7, i32 9, i32 15" [data/benchmarks/gsm/gsm_lpc.c:280]   --->   Operation 99 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.30ns)   --->   "%temp_15 = select i1 %icmp_ln40_10, i7 63, i7 %tmp_3" [data/benchmarks/gsm/gsm_add.c:40->data/benchmarks/gsm/gsm_lpc.c:280]   --->   Operation 100 'select' 'temp_15' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %temp_15, i32 4, i32 6" [data/benchmarks/gsm/gsm_lpc.c:280]   --->   Operation 101 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.57ns)   --->   "%icmp_ln280 = icmp_sgt  i3 %tmp_16, i3 0" [data/benchmarks/gsm/gsm_lpc.c:280]   --->   Operation 102 'icmp' 'icmp_ln280' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.70ns)   --->   "%icmp_ln280_1 = icmp_slt  i7 %temp_15, i7 112" [data/benchmarks/gsm/gsm_lpc.c:280]   --->   Operation 103 'icmp' 'icmp_ln280_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.70ns)   --->   "%add_ln280 = add i7 %temp_15, i7 16" [data/benchmarks/gsm/gsm_lpc.c:280]   --->   Operation 104 'add' 'add_ln280' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln280_1)   --->   "%select_ln280 = select i1 %icmp_ln280, i7 31, i7 0" [data/benchmarks/gsm/gsm_lpc.c:280]   --->   Operation 105 'select' 'select_ln280' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln280_1)   --->   "%or_ln280 = or i1 %icmp_ln280, i1 %icmp_ln280_1" [data/benchmarks/gsm/gsm_lpc.c:280]   --->   Operation 106 'or' 'or_ln280' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln280_1 = select i1 %or_ln280, i7 %select_ln280, i7 %add_ln280" [data/benchmarks/gsm/gsm_lpc.c:280]   --->   Operation 107 'select' 'select_ln280_1' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%LARc_addr_6 = getelementptr i16 %LARc, i64 0, i64 4" [data/benchmarks/gsm/gsm_lpc.c:282]   --->   Operation 108 'getelementptr' 'LARc_addr_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [2/2] (0.68ns)   --->   "%LARc_load_4 = load i3 %LARc_addr_6" [data/benchmarks/gsm/gsm_lpc.c:282]   --->   Operation 109 'load' 'LARc_load_4' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%LARc_addr_7 = getelementptr i16 %LARc, i64 0, i64 5" [data/benchmarks/gsm/gsm_lpc.c:283]   --->   Operation 110 'getelementptr' 'LARc_addr_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [2/2] (0.68ns)   --->   "%LARc_load_5 = load i3 %LARc_addr_7" [data/benchmarks/gsm/gsm_lpc.c:283]   --->   Operation 111 'load' 'LARc_load_5' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 4 <SV = 3> <Delay = 5.67>
ST_4 : Operation 112 [1/2] (0.68ns)   --->   "%LARc_load_4 = load i3 %LARc_addr_6" [data/benchmarks/gsm/gsm_lpc.c:282]   --->   Operation 112 'load' 'LARc_load_4' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln48_8 = sext i16 %LARc_load_4" [data/benchmarks/gsm/gsm_add.c:48->data/benchmarks/gsm/gsm_lpc.c:282]   --->   Operation 113 'sext' 'sext_ln48_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (1.94ns)   --->   "%mul_ln48 = mul i31 %sext_ln48_8, i31 13964" [data/benchmarks/gsm/gsm_add.c:48->data/benchmarks/gsm/gsm_lpc.c:282]   --->   Operation 114 'mul' 'mul_ln48' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%temp_16 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln48, i32 15, i32 30" [data/benchmarks/gsm/gsm_add.c:48->data/benchmarks/gsm/gsm_lpc.c:282]   --->   Operation 115 'partselect' 'temp_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln39_9 = sext i16 %temp_16" [data/benchmarks/gsm/gsm_add.c:39->data/benchmarks/gsm/gsm_lpc.c:282]   --->   Operation 116 'sext' 'sext_ln39_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.78ns)   --->   "%sum_8 = add i17 %sext_ln39_9, i17 94" [data/benchmarks/gsm/gsm_add.c:39->data/benchmarks/gsm/gsm_lpc.c:282]   --->   Operation 117 'add' 'sum_8' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i2 @_ssdm_op_PartSelect.i2.i17.i32.i32, i17 %sum_8, i32 15, i32 16" [data/benchmarks/gsm/gsm_add.c:40->data/benchmarks/gsm/gsm_lpc.c:282]   --->   Operation 118 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.43ns)   --->   "%icmp_ln40_11 = icmp_eq  i2 %tmp_17, i2 1" [data/benchmarks/gsm/gsm_add.c:40->data/benchmarks/gsm/gsm_lpc.c:282]   --->   Operation 119 'icmp' 'icmp_ln40_11' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node sum_9)   --->   "%trunc_ln40_2 = trunc i17 %sum_8" [data/benchmarks/gsm/gsm_add.c:40->data/benchmarks/gsm/gsm_lpc.c:282]   --->   Operation 120 'trunc' 'trunc_ln40_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node sum_9)   --->   "%temp_17 = select i1 %icmp_ln40_11, i16 32767, i16 %trunc_ln40_2" [data/benchmarks/gsm/gsm_add.c:40->data/benchmarks/gsm/gsm_lpc.c:282]   --->   Operation 121 'select' 'temp_17' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node sum_9)   --->   "%sext_ln39_10 = sext i16 %temp_17" [data/benchmarks/gsm/gsm_add.c:39->data/benchmarks/gsm/gsm_lpc.c:282]   --->   Operation 122 'sext' 'sext_ln39_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_9 = add i17 %sext_ln39_10, i17 256" [data/benchmarks/gsm/gsm_add.c:39->data/benchmarks/gsm/gsm_lpc.c:282]   --->   Operation 123 'add' 'sum_9' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i2 @_ssdm_op_PartSelect.i2.i17.i32.i32, i17 %sum_9, i32 15, i32 16" [data/benchmarks/gsm/gsm_add.c:40->data/benchmarks/gsm/gsm_lpc.c:282]   --->   Operation 124 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (0.43ns)   --->   "%icmp_ln40_12 = icmp_eq  i2 %tmp_18, i2 1" [data/benchmarks/gsm/gsm_add.c:40->data/benchmarks/gsm/gsm_lpc.c:282]   --->   Operation 125 'icmp' 'icmp_ln40_12' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %sum_9, i32 9, i32 15" [data/benchmarks/gsm/gsm_lpc.c:282]   --->   Operation 126 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 127 [1/2] (0.68ns)   --->   "%LARc_load_5 = load i3 %LARc_addr_7" [data/benchmarks/gsm/gsm_lpc.c:283]   --->   Operation 127 'load' 'LARc_load_5' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%shl_ln48_8 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i16.i14, i16 %LARc_load_5, i14 0" [data/benchmarks/gsm/gsm_add.c:48->data/benchmarks/gsm/gsm_lpc.c:283]   --->   Operation 128 'bitconcatenate' 'shl_ln48_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln48_9 = sext i30 %shl_ln48_8" [data/benchmarks/gsm/gsm_add.c:48->data/benchmarks/gsm/gsm_lpc.c:283]   --->   Operation 129 'sext' 'sext_ln48_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%shl_ln48_9 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %LARc_load_5, i10 0" [data/benchmarks/gsm/gsm_add.c:48->data/benchmarks/gsm/gsm_lpc.c:283]   --->   Operation 130 'bitconcatenate' 'shl_ln48_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln48_10 = sext i26 %shl_ln48_9" [data/benchmarks/gsm/gsm_add.c:48->data/benchmarks/gsm/gsm_lpc.c:283]   --->   Operation 131 'sext' 'sext_ln48_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.86ns)   --->   "%sub_ln48 = sub i31 %sext_ln48_9, i31 %sext_ln48_10" [data/benchmarks/gsm/gsm_add.c:48->data/benchmarks/gsm/gsm_lpc.c:283]   --->   Operation 132 'sub' 'sub_ln48' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%temp_19 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %sub_ln48, i32 15, i32 30" [data/benchmarks/gsm/gsm_add.c:48->data/benchmarks/gsm/gsm_lpc.c:283]   --->   Operation 133 'partselect' 'temp_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln39_11 = sext i16 %temp_19" [data/benchmarks/gsm/gsm_add.c:39->data/benchmarks/gsm/gsm_lpc.c:283]   --->   Operation 134 'sext' 'sext_ln39_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.78ns)   --->   "%sum_10 = add i17 %sext_ln39_11, i17 129280" [data/benchmarks/gsm/gsm_add.c:39->data/benchmarks/gsm/gsm_lpc.c:283]   --->   Operation 135 'add' 'sum_10' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 136 [1/1] (0.79ns)   --->   "%icmp_ln40_13 = icmp_slt  i17 %sum_10, i17 98304" [data/benchmarks/gsm/gsm_add.c:40->data/benchmarks/gsm/gsm_lpc.c:283]   --->   Operation 136 'icmp' 'icmp_ln40_13' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node sum_11)   --->   "%trunc_ln40_3 = trunc i17 %sum_10" [data/benchmarks/gsm/gsm_add.c:40->data/benchmarks/gsm/gsm_lpc.c:283]   --->   Operation 137 'trunc' 'trunc_ln40_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node sum_11)   --->   "%temp_20 = select i1 %icmp_ln40_13, i16 32768, i16 %trunc_ln40_3" [data/benchmarks/gsm/gsm_add.c:40->data/benchmarks/gsm/gsm_lpc.c:283]   --->   Operation 138 'select' 'temp_20' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node sum_11)   --->   "%sext_ln39_12 = sext i16 %temp_20" [data/benchmarks/gsm/gsm_add.c:39->data/benchmarks/gsm/gsm_lpc.c:283]   --->   Operation 139 'sext' 'sext_ln39_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_11 = add i17 %sext_ln39_12, i17 256" [data/benchmarks/gsm/gsm_add.c:39->data/benchmarks/gsm/gsm_lpc.c:283]   --->   Operation 140 'add' 'sum_11' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i2 @_ssdm_op_PartSelect.i2.i17.i32.i32, i17 %sum_11, i32 15, i32 16" [data/benchmarks/gsm/gsm_add.c:40->data/benchmarks/gsm/gsm_lpc.c:283]   --->   Operation 141 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.43ns)   --->   "%icmp_ln40_14 = icmp_eq  i2 %tmp_20, i2 1" [data/benchmarks/gsm/gsm_add.c:40->data/benchmarks/gsm/gsm_lpc.c:283]   --->   Operation 142 'icmp' 'icmp_ln40_14' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %sum_11, i32 9, i32 15" [data/benchmarks/gsm/gsm_lpc.c:283]   --->   Operation 143 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.30ns)   --->   "%temp_21 = select i1 %icmp_ln40_14, i7 63, i7 %tmp_5" [data/benchmarks/gsm/gsm_add.c:40->data/benchmarks/gsm/gsm_lpc.c:283]   --->   Operation 144 'select' 'temp_21' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %temp_21, i32 3, i32 6" [data/benchmarks/gsm/gsm_lpc.c:283]   --->   Operation 145 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.70ns)   --->   "%icmp_ln283 = icmp_sgt  i4 %tmp_21, i4 0" [data/benchmarks/gsm/gsm_lpc.c:283]   --->   Operation 146 'icmp' 'icmp_ln283' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 147 [1/1] (0.70ns)   --->   "%icmp_ln283_1 = icmp_slt  i7 %temp_21, i7 120" [data/benchmarks/gsm/gsm_lpc.c:283]   --->   Operation 147 'icmp' 'icmp_ln283_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 148 [1/1] (0.70ns)   --->   "%add_ln283 = add i7 %temp_21, i7 8" [data/benchmarks/gsm/gsm_lpc.c:283]   --->   Operation 148 'add' 'add_ln283' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node select_ln283_1)   --->   "%select_ln283 = select i1 %icmp_ln283, i7 15, i7 0" [data/benchmarks/gsm/gsm_lpc.c:283]   --->   Operation 149 'select' 'select_ln283' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node select_ln283_1)   --->   "%or_ln283 = or i1 %icmp_ln283, i1 %icmp_ln283_1" [data/benchmarks/gsm/gsm_lpc.c:283]   --->   Operation 150 'or' 'or_ln283' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 151 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln283_1 = select i1 %or_ln283, i7 %select_ln283, i7 %add_ln283" [data/benchmarks/gsm/gsm_lpc.c:283]   --->   Operation 151 'select' 'select_ln283_1' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%LARc_addr_8 = getelementptr i16 %LARc, i64 0, i64 6" [data/benchmarks/gsm/gsm_lpc.c:284]   --->   Operation 152 'getelementptr' 'LARc_addr_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 153 [2/2] (0.68ns)   --->   "%LARc_load_6 = load i3 %LARc_addr_8" [data/benchmarks/gsm/gsm_lpc.c:284]   --->   Operation 153 'load' 'LARc_load_6' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%LARc_addr_9 = getelementptr i16 %LARc, i64 0, i64 7" [data/benchmarks/gsm/gsm_lpc.c:285]   --->   Operation 154 'getelementptr' 'LARc_addr_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 155 [2/2] (0.68ns)   --->   "%LARc_load_7 = load i3 %LARc_addr_9" [data/benchmarks/gsm/gsm_lpc.c:285]   --->   Operation 155 'load' 'LARc_load_7' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 5 <SV = 4> <Delay = 5.41>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln277 = zext i7 %select_ln277_1" [data/benchmarks/gsm/gsm_lpc.c:277]   --->   Operation 156 'zext' 'zext_ln277' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (0.68ns)   --->   "%store_ln277 = store i16 %zext_ln277, i3 %LARc_addr" [data/benchmarks/gsm/gsm_lpc.c:277]   --->   Operation 157 'store' 'store_ln277' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln278 = zext i7 %select_ln278_1" [data/benchmarks/gsm/gsm_lpc.c:278]   --->   Operation 158 'zext' 'zext_ln278' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 159 [1/1] (0.68ns)   --->   "%store_ln278 = store i16 %zext_ln278, i3 %LARc_addr_3" [data/benchmarks/gsm/gsm_lpc.c:278]   --->   Operation 159 'store' 'store_ln278' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 160 [1/1] (0.30ns)   --->   "%temp_18 = select i1 %icmp_ln40_12, i7 63, i7 %tmp_4" [data/benchmarks/gsm/gsm_add.c:40->data/benchmarks/gsm/gsm_lpc.c:282]   --->   Operation 160 'select' 'temp_18' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %temp_18, i32 3, i32 6" [data/benchmarks/gsm/gsm_lpc.c:282]   --->   Operation 161 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 162 [1/1] (0.70ns)   --->   "%icmp_ln282 = icmp_sgt  i4 %tmp_19, i4 0" [data/benchmarks/gsm/gsm_lpc.c:282]   --->   Operation 162 'icmp' 'icmp_ln282' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 163 [1/1] (0.70ns)   --->   "%icmp_ln282_1 = icmp_slt  i7 %temp_18, i7 120" [data/benchmarks/gsm/gsm_lpc.c:282]   --->   Operation 163 'icmp' 'icmp_ln282_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 164 [1/1] (0.70ns)   --->   "%add_ln282 = add i7 %temp_18, i7 8" [data/benchmarks/gsm/gsm_lpc.c:282]   --->   Operation 164 'add' 'add_ln282' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_1)   --->   "%select_ln282 = select i1 %icmp_ln282, i7 15, i7 0" [data/benchmarks/gsm/gsm_lpc.c:282]   --->   Operation 165 'select' 'select_ln282' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_1)   --->   "%or_ln282 = or i1 %icmp_ln282, i1 %icmp_ln282_1" [data/benchmarks/gsm/gsm_lpc.c:282]   --->   Operation 166 'or' 'or_ln282' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 167 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln282_1 = select i1 %or_ln282, i7 %select_ln282, i7 %add_ln282" [data/benchmarks/gsm/gsm_lpc.c:282]   --->   Operation 167 'select' 'select_ln282_1' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 168 [1/2] (0.68ns)   --->   "%LARc_load_6 = load i3 %LARc_addr_8" [data/benchmarks/gsm/gsm_lpc.c:284]   --->   Operation 168 'load' 'LARc_load_6' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln48_11 = sext i16 %LARc_load_6" [data/benchmarks/gsm/gsm_add.c:48->data/benchmarks/gsm/gsm_lpc.c:284]   --->   Operation 169 'sext' 'sext_ln48_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 170 [1/1] (1.94ns)   --->   "%mul_ln48_1 = mul i31 %sext_ln48_11, i31 8534" [data/benchmarks/gsm/gsm_add.c:48->data/benchmarks/gsm/gsm_lpc.c:284]   --->   Operation 170 'mul' 'mul_ln48_1' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 171 [1/1] (0.00ns)   --->   "%temp_22 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln48_1, i32 15, i32 30" [data/benchmarks/gsm/gsm_add.c:48->data/benchmarks/gsm/gsm_lpc.c:284]   --->   Operation 171 'partselect' 'temp_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln39_13 = sext i16 %temp_22" [data/benchmarks/gsm/gsm_add.c:39->data/benchmarks/gsm/gsm_lpc.c:284]   --->   Operation 172 'sext' 'sext_ln39_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 173 [1/1] (0.78ns)   --->   "%sum_12 = add i17 %sext_ln39_13, i17 130731" [data/benchmarks/gsm/gsm_add.c:39->data/benchmarks/gsm/gsm_lpc.c:284]   --->   Operation 173 'add' 'sum_12' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 174 [1/1] (0.79ns)   --->   "%icmp_ln40_15 = icmp_slt  i17 %sum_12, i17 98304" [data/benchmarks/gsm/gsm_add.c:40->data/benchmarks/gsm/gsm_lpc.c:284]   --->   Operation 174 'icmp' 'icmp_ln40_15' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node sum_13)   --->   "%trunc_ln40_4 = trunc i17 %sum_12" [data/benchmarks/gsm/gsm_add.c:40->data/benchmarks/gsm/gsm_lpc.c:284]   --->   Operation 175 'trunc' 'trunc_ln40_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node sum_13)   --->   "%temp_23 = select i1 %icmp_ln40_15, i16 32768, i16 %trunc_ln40_4" [data/benchmarks/gsm/gsm_add.c:40->data/benchmarks/gsm/gsm_lpc.c:284]   --->   Operation 176 'select' 'temp_23' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node sum_13)   --->   "%sext_ln39_14 = sext i16 %temp_23" [data/benchmarks/gsm/gsm_add.c:39->data/benchmarks/gsm/gsm_lpc.c:284]   --->   Operation 177 'sext' 'sext_ln39_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 178 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_13 = add i17 %sext_ln39_14, i17 256" [data/benchmarks/gsm/gsm_add.c:39->data/benchmarks/gsm/gsm_lpc.c:284]   --->   Operation 178 'add' 'sum_13' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i2 @_ssdm_op_PartSelect.i2.i17.i32.i32, i17 %sum_13, i32 15, i32 16" [data/benchmarks/gsm/gsm_add.c:40->data/benchmarks/gsm/gsm_lpc.c:284]   --->   Operation 179 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 180 [1/1] (0.43ns)   --->   "%icmp_ln40_16 = icmp_eq  i2 %tmp_22, i2 1" [data/benchmarks/gsm/gsm_add.c:40->data/benchmarks/gsm/gsm_lpc.c:284]   --->   Operation 180 'icmp' 'icmp_ln40_16' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %sum_13, i32 9, i32 15" [data/benchmarks/gsm/gsm_lpc.c:284]   --->   Operation 181 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 182 [1/2] (0.68ns)   --->   "%LARc_load_7 = load i3 %LARc_addr_9" [data/benchmarks/gsm/gsm_lpc.c:285]   --->   Operation 182 'load' 'LARc_load_7' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln48_12 = sext i16 %LARc_load_7" [data/benchmarks/gsm/gsm_add.c:48->data/benchmarks/gsm/gsm_lpc.c:285]   --->   Operation 183 'sext' 'sext_ln48_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 184 [1/1] (1.94ns)   --->   "%mul_ln48_2 = mul i31 %sext_ln48_12, i31 9036" [data/benchmarks/gsm/gsm_add.c:48->data/benchmarks/gsm/gsm_lpc.c:285]   --->   Operation 184 'mul' 'mul_ln48_2' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 185 [1/1] (0.00ns)   --->   "%temp_25 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln48_2, i32 15, i32 30" [data/benchmarks/gsm/gsm_add.c:48->data/benchmarks/gsm/gsm_lpc.c:285]   --->   Operation 185 'partselect' 'temp_25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 186 [1/1] (0.00ns)   --->   "%sext_ln39_15 = sext i16 %temp_25" [data/benchmarks/gsm/gsm_add.c:39->data/benchmarks/gsm/gsm_lpc.c:285]   --->   Operation 186 'sext' 'sext_ln39_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 187 [1/1] (0.78ns)   --->   "%sum_14 = add i17 %sext_ln39_15, i17 129928" [data/benchmarks/gsm/gsm_add.c:39->data/benchmarks/gsm/gsm_lpc.c:285]   --->   Operation 187 'add' 'sum_14' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 188 [1/1] (0.79ns)   --->   "%icmp_ln40_17 = icmp_slt  i17 %sum_14, i17 98304" [data/benchmarks/gsm/gsm_add.c:40->data/benchmarks/gsm/gsm_lpc.c:285]   --->   Operation 188 'icmp' 'icmp_ln40_17' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node sum_15)   --->   "%trunc_ln40_5 = trunc i17 %sum_14" [data/benchmarks/gsm/gsm_add.c:40->data/benchmarks/gsm/gsm_lpc.c:285]   --->   Operation 189 'trunc' 'trunc_ln40_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node sum_15)   --->   "%temp_26 = select i1 %icmp_ln40_17, i16 32768, i16 %trunc_ln40_5" [data/benchmarks/gsm/gsm_add.c:40->data/benchmarks/gsm/gsm_lpc.c:285]   --->   Operation 190 'select' 'temp_26' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node sum_15)   --->   "%sext_ln39_16 = sext i16 %temp_26" [data/benchmarks/gsm/gsm_add.c:39->data/benchmarks/gsm/gsm_lpc.c:285]   --->   Operation 191 'sext' 'sext_ln39_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 192 [1/1] (0.78ns) (out node of the LUT)   --->   "%sum_15 = add i17 %sext_ln39_16, i17 256" [data/benchmarks/gsm/gsm_add.c:39->data/benchmarks/gsm/gsm_lpc.c:285]   --->   Operation 192 'add' 'sum_15' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i2 @_ssdm_op_PartSelect.i2.i17.i32.i32, i17 %sum_15, i32 15, i32 16" [data/benchmarks/gsm/gsm_add.c:40->data/benchmarks/gsm/gsm_lpc.c:285]   --->   Operation 193 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 194 [1/1] (0.43ns)   --->   "%icmp_ln40_18 = icmp_eq  i2 %tmp_24, i2 1" [data/benchmarks/gsm/gsm_add.c:40->data/benchmarks/gsm/gsm_lpc.c:285]   --->   Operation 194 'icmp' 'icmp_ln40_18' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %sum_15, i32 9, i32 15" [data/benchmarks/gsm/gsm_lpc.c:285]   --->   Operation 195 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.36>
ST_6 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln279 = zext i7 %select_ln279_1" [data/benchmarks/gsm/gsm_lpc.c:279]   --->   Operation 196 'zext' 'zext_ln279' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 197 [1/1] (0.68ns)   --->   "%store_ln279 = store i16 %zext_ln279, i3 %LARc_addr_4" [data/benchmarks/gsm/gsm_lpc.c:279]   --->   Operation 197 'store' 'store_ln279' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln280 = zext i7 %select_ln280_1" [data/benchmarks/gsm/gsm_lpc.c:280]   --->   Operation 198 'zext' 'zext_ln280' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 199 [1/1] (0.68ns)   --->   "%store_ln280 = store i16 %zext_ln280, i3 %LARc_addr_5" [data/benchmarks/gsm/gsm_lpc.c:280]   --->   Operation 199 'store' 'store_ln280' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 200 [1/1] (0.30ns)   --->   "%temp_24 = select i1 %icmp_ln40_16, i7 63, i7 %tmp_6" [data/benchmarks/gsm/gsm_add.c:40->data/benchmarks/gsm/gsm_lpc.c:284]   --->   Operation 200 'select' 'temp_24' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %temp_24, i32 2, i32 6" [data/benchmarks/gsm/gsm_lpc.c:284]   --->   Operation 201 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 202 [1/1] (0.70ns)   --->   "%icmp_ln284 = icmp_sgt  i5 %tmp_23, i5 0" [data/benchmarks/gsm/gsm_lpc.c:284]   --->   Operation 202 'icmp' 'icmp_ln284' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 203 [1/1] (0.70ns)   --->   "%icmp_ln284_1 = icmp_slt  i7 %temp_24, i7 124" [data/benchmarks/gsm/gsm_lpc.c:284]   --->   Operation 203 'icmp' 'icmp_ln284_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 204 [1/1] (0.70ns)   --->   "%add_ln284 = add i7 %temp_24, i7 4" [data/benchmarks/gsm/gsm_lpc.c:284]   --->   Operation 204 'add' 'add_ln284' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_1)   --->   "%select_ln284 = select i1 %icmp_ln284, i7 7, i7 0" [data/benchmarks/gsm/gsm_lpc.c:284]   --->   Operation 205 'select' 'select_ln284' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_1)   --->   "%or_ln284 = or i1 %icmp_ln284, i1 %icmp_ln284_1" [data/benchmarks/gsm/gsm_lpc.c:284]   --->   Operation 206 'or' 'or_ln284' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 207 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln284_1 = select i1 %or_ln284, i7 %select_ln284, i7 %add_ln284" [data/benchmarks/gsm/gsm_lpc.c:284]   --->   Operation 207 'select' 'select_ln284_1' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 208 [1/1] (0.30ns)   --->   "%temp_27 = select i1 %icmp_ln40_18, i7 63, i7 %tmp_7" [data/benchmarks/gsm/gsm_add.c:40->data/benchmarks/gsm/gsm_lpc.c:285]   --->   Operation 208 'select' 'temp_27' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %temp_27, i32 2, i32 6" [data/benchmarks/gsm/gsm_lpc.c:285]   --->   Operation 209 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 210 [1/1] (0.70ns)   --->   "%icmp_ln285 = icmp_sgt  i5 %tmp_25, i5 0" [data/benchmarks/gsm/gsm_lpc.c:285]   --->   Operation 210 'icmp' 'icmp_ln285' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 211 [1/1] (0.70ns)   --->   "%icmp_ln285_1 = icmp_slt  i7 %temp_27, i7 124" [data/benchmarks/gsm/gsm_lpc.c:285]   --->   Operation 211 'icmp' 'icmp_ln285_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 212 [1/1] (0.70ns)   --->   "%add_ln285 = add i7 %temp_27, i7 4" [data/benchmarks/gsm/gsm_lpc.c:285]   --->   Operation 212 'add' 'add_ln285' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_1)   --->   "%select_ln285 = select i1 %icmp_ln285, i7 7, i7 0" [data/benchmarks/gsm/gsm_lpc.c:285]   --->   Operation 213 'select' 'select_ln285' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_1)   --->   "%or_ln285 = or i1 %icmp_ln285, i1 %icmp_ln285_1" [data/benchmarks/gsm/gsm_lpc.c:285]   --->   Operation 214 'or' 'or_ln285' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 215 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln285_1 = select i1 %or_ln285, i7 %select_ln285, i7 %add_ln285" [data/benchmarks/gsm/gsm_lpc.c:285]   --->   Operation 215 'select' 'select_ln285_1' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 0.68>
ST_7 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln282 = zext i7 %select_ln282_1" [data/benchmarks/gsm/gsm_lpc.c:282]   --->   Operation 216 'zext' 'zext_ln282' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 217 [1/1] (0.68ns)   --->   "%store_ln282 = store i16 %zext_ln282, i3 %LARc_addr_6" [data/benchmarks/gsm/gsm_lpc.c:282]   --->   Operation 217 'store' 'store_ln282' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln283 = zext i7 %select_ln283_1" [data/benchmarks/gsm/gsm_lpc.c:283]   --->   Operation 218 'zext' 'zext_ln283' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 219 [1/1] (0.68ns)   --->   "%store_ln283 = store i16 %zext_ln283, i3 %LARc_addr_7" [data/benchmarks/gsm/gsm_lpc.c:283]   --->   Operation 219 'store' 'store_ln283' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 8 <SV = 7> <Delay = 0.68>
ST_8 : Operation 220 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %LARc, void @empty_9, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 220 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln284 = zext i7 %select_ln284_1" [data/benchmarks/gsm/gsm_lpc.c:284]   --->   Operation 221 'zext' 'zext_ln284' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 222 [1/1] (0.68ns)   --->   "%store_ln284 = store i16 %zext_ln284, i3 %LARc_addr_8" [data/benchmarks/gsm/gsm_lpc.c:284]   --->   Operation 222 'store' 'store_ln284' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln285 = zext i7 %select_ln285_1" [data/benchmarks/gsm/gsm_lpc.c:285]   --->   Operation 223 'zext' 'zext_ln285' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 224 [1/1] (0.68ns)   --->   "%store_ln285 = store i16 %zext_ln285, i3 %LARc_addr_9" [data/benchmarks/gsm/gsm_lpc.c:285]   --->   Operation 224 'store' 'store_ln285' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 225 [1/1] (0.00ns)   --->   "%ret_ln288 = ret" [data/benchmarks/gsm/gsm_lpc.c:288]   --->   Operation 225 'ret' 'ret_ln288' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 0.683ns
The critical path consists of the following:
	'getelementptr' operation 3 bit ('LARc_addr', data/benchmarks/gsm/gsm_lpc.c:277) [3]  (0.000 ns)
	'load' operation 16 bit ('b', data/benchmarks/gsm/gsm_lpc.c:277) on array 'LARc' [4]  (0.683 ns)

 <State 2>: 4.094ns
The critical path consists of the following:
	'load' operation 16 bit ('b', data/benchmarks/gsm/gsm_lpc.c:277) on array 'LARc' [4]  (0.683 ns)
	'add' operation 31 bit ('add_ln48', data/benchmarks/gsm/gsm_add.c:48->data/benchmarks/gsm/gsm_lpc.c:277) [9]  (0.868 ns)
	'add' operation 17 bit ('sum', data/benchmarks/gsm/gsm_add.c:39->data/benchmarks/gsm/gsm_lpc.c:277) [12]  (0.785 ns)
	'icmp' operation 1 bit ('icmp_ln40', data/benchmarks/gsm/gsm_add.c:40->data/benchmarks/gsm/gsm_lpc.c:277) [14]  (0.436 ns)
	'select' operation 7 bit ('temp', data/benchmarks/gsm/gsm_add.c:40->data/benchmarks/gsm/gsm_lpc.c:277) [16]  (0.308 ns)
	'add' operation 7 bit ('add_ln277', data/benchmarks/gsm/gsm_lpc.c:277) [20]  (0.706 ns)
	'select' operation 7 bit ('select_ln277_1', data/benchmarks/gsm/gsm_lpc.c:277) [23]  (0.308 ns)

 <State 3>: 5.670ns
The critical path consists of the following:
	'load' operation 16 bit ('b', data/benchmarks/gsm/gsm_lpc.c:280) on array 'LARc' [79]  (0.683 ns)
	'add' operation 31 bit ('add_ln48_3', data/benchmarks/gsm/gsm_add.c:48->data/benchmarks/gsm/gsm_lpc.c:280) [84]  (0.868 ns)
	'add' operation 17 bit ('sum', data/benchmarks/gsm/gsm_add.c:39->data/benchmarks/gsm/gsm_lpc.c:280) [87]  (0.785 ns)
	'icmp' operation 1 bit ('icmp_ln40_9', data/benchmarks/gsm/gsm_add.c:40->data/benchmarks/gsm/gsm_lpc.c:280) [88]  (0.791 ns)
	'select' operation 16 bit ('temp', data/benchmarks/gsm/gsm_add.c:40->data/benchmarks/gsm/gsm_lpc.c:280) [90]  (0.000 ns)
	'add' operation 17 bit ('sum', data/benchmarks/gsm/gsm_add.c:39->data/benchmarks/gsm/gsm_lpc.c:280) [92]  (0.785 ns)
	'icmp' operation 1 bit ('icmp_ln40_10', data/benchmarks/gsm/gsm_add.c:40->data/benchmarks/gsm/gsm_lpc.c:280) [94]  (0.436 ns)
	'select' operation 7 bit ('temp', data/benchmarks/gsm/gsm_add.c:40->data/benchmarks/gsm/gsm_lpc.c:280) [96]  (0.308 ns)
	'add' operation 7 bit ('add_ln280', data/benchmarks/gsm/gsm_lpc.c:280) [100]  (0.706 ns)
	'select' operation 7 bit ('select_ln280_1', data/benchmarks/gsm/gsm_lpc.c:280) [103]  (0.308 ns)

 <State 4>: 5.672ns
The critical path consists of the following:
	'load' operation 16 bit ('b', data/benchmarks/gsm/gsm_lpc.c:283) on array 'LARc' [133]  (0.683 ns)
	'sub' operation 31 bit ('sub_ln48', data/benchmarks/gsm/gsm_add.c:48->data/benchmarks/gsm/gsm_lpc.c:283) [138]  (0.868 ns)
	'add' operation 17 bit ('sum', data/benchmarks/gsm/gsm_add.c:39->data/benchmarks/gsm/gsm_lpc.c:283) [141]  (0.785 ns)
	'icmp' operation 1 bit ('icmp_ln40_13', data/benchmarks/gsm/gsm_add.c:40->data/benchmarks/gsm/gsm_lpc.c:283) [142]  (0.791 ns)
	'select' operation 16 bit ('temp', data/benchmarks/gsm/gsm_add.c:40->data/benchmarks/gsm/gsm_lpc.c:283) [144]  (0.000 ns)
	'add' operation 17 bit ('sum', data/benchmarks/gsm/gsm_add.c:39->data/benchmarks/gsm/gsm_lpc.c:283) [146]  (0.785 ns)
	'icmp' operation 1 bit ('icmp_ln40_14', data/benchmarks/gsm/gsm_add.c:40->data/benchmarks/gsm/gsm_lpc.c:283) [148]  (0.436 ns)
	'select' operation 7 bit ('temp', data/benchmarks/gsm/gsm_add.c:40->data/benchmarks/gsm/gsm_lpc.c:283) [150]  (0.308 ns)
	'icmp' operation 1 bit ('icmp_ln283', data/benchmarks/gsm/gsm_lpc.c:283) [152]  (0.708 ns)
	'select' operation 7 bit ('select_ln283', data/benchmarks/gsm/gsm_lpc.c:283) [155]  (0.000 ns)
	'select' operation 7 bit ('select_ln283_1', data/benchmarks/gsm/gsm_lpc.c:283) [157]  (0.308 ns)

 <State 5>: 5.420ns
The critical path consists of the following:
	'load' operation 16 bit ('b', data/benchmarks/gsm/gsm_lpc.c:284) on array 'LARc' [161]  (0.683 ns)
	'mul' operation 31 bit ('mul_ln48_1', data/benchmarks/gsm/gsm_add.c:48->data/benchmarks/gsm/gsm_lpc.c:284) [163]  (1.940 ns)
	'add' operation 17 bit ('sum', data/benchmarks/gsm/gsm_add.c:39->data/benchmarks/gsm/gsm_lpc.c:284) [166]  (0.785 ns)
	'icmp' operation 1 bit ('icmp_ln40_15', data/benchmarks/gsm/gsm_add.c:40->data/benchmarks/gsm/gsm_lpc.c:284) [167]  (0.791 ns)
	'select' operation 16 bit ('temp', data/benchmarks/gsm/gsm_add.c:40->data/benchmarks/gsm/gsm_lpc.c:284) [169]  (0.000 ns)
	'add' operation 17 bit ('sum', data/benchmarks/gsm/gsm_add.c:39->data/benchmarks/gsm/gsm_lpc.c:284) [171]  (0.785 ns)
	'icmp' operation 1 bit ('icmp_ln40_16', data/benchmarks/gsm/gsm_add.c:40->data/benchmarks/gsm/gsm_lpc.c:284) [173]  (0.436 ns)

 <State 6>: 1.366ns
The critical path consists of the following:
	'select' operation 7 bit ('temp', data/benchmarks/gsm/gsm_add.c:40->data/benchmarks/gsm/gsm_lpc.c:284) [175]  (0.308 ns)
	'icmp' operation 1 bit ('icmp_ln284', data/benchmarks/gsm/gsm_lpc.c:284) [177]  (0.707 ns)
	'select' operation 7 bit ('select_ln284', data/benchmarks/gsm/gsm_lpc.c:284) [180]  (0.000 ns)
	'select' operation 7 bit ('select_ln284_1', data/benchmarks/gsm/gsm_lpc.c:284) [182]  (0.351 ns)

 <State 7>: 0.683ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln282', data/benchmarks/gsm/gsm_lpc.c:282) of variable 'zext_ln282', data/benchmarks/gsm/gsm_lpc.c:282 on array 'LARc' [131]  (0.683 ns)

 <State 8>: 0.683ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln284', data/benchmarks/gsm/gsm_lpc.c:284) of variable 'zext_ln284', data/benchmarks/gsm/gsm_lpc.c:284 on array 'LARc' [184]  (0.683 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
