// Seed: 173023138
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  tri1 id_5, id_6;
  assign id_6 = 1;
  wire id_7;
  final begin : LABEL_0
    disable id_8;
  end
  id_9(
      .id_0(id_1), .id_1(1), .id_2(1'b0), .id_3(), .id_4(id_1)
  );
  wire id_10, id_11;
endmodule
module module_1 (
    input  tri0 id_0,
    input  tri0 id_1,
    input  tri0 id_2,
    output wor  id_3,
    input  wand id_4
    , id_6
);
  wire  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ;
  assign id_30 = id_23;
  module_0 modCall_1 (
      id_6,
      id_27,
      id_22,
      id_22
  );
endmodule
