Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Nov 15 14:20:33 2024
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file send_char_timing_summary_routed.rpt -pb send_char_timing_summary_routed.pb -rpx send_char_timing_summary_routed.rpx -warn_on_violation
| Design       : send_char
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: U_button_detector/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.884        0.000                      0                   75        0.158        0.000                      0                   75        4.500        0.000                       0                    57  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.884        0.000                      0                   75        0.158        0.000                      0                   75        4.500        0.000                       0                    57  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.884ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.884ns  (required time - arrival time)
  Source:                 U_uart/U_baudrate_generator/r_tick_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_transmitter/tx_temp_data_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.885ns  (logic 1.018ns (26.202%)  route 2.867ns (73.798%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.639     5.160    U_uart/U_baudrate_generator/CLK
    SLICE_X2Y47          FDCE                                         r  U_uart/U_baudrate_generator/r_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDCE (Prop_fdce_C_Q)         0.518     5.678 r  U_uart/U_baudrate_generator/r_tick_reg/Q
                         net (fo=2, routed)           0.959     6.637    U_uart/U_transmitter/w_tick
    SLICE_X2Y48          LUT5 (Prop_lut5_I0_O)        0.152     6.789 r  U_uart/U_transmitter/FSM_sequential_state[1]_i_2/O
                         net (fo=6, routed)           1.260     8.049    U_uart/U_transmitter/FSM_sequential_state[1]_i_2_n_0
    SLICE_X2Y43          LUT6 (Prop_lut6_I0_O)        0.348     8.397 r  U_uart/U_transmitter/tx_temp_data_reg[7]_i_1/O
                         net (fo=8, routed)           0.649     9.045    U_uart/U_transmitter/tx_temp_data_next_0
    SLICE_X2Y46          FDCE                                         r  U_uart/U_transmitter/tx_temp_data_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.519    14.860    U_uart/U_transmitter/CLK
    SLICE_X2Y46          FDCE                                         r  U_uart/U_transmitter/tx_temp_data_reg_reg[4]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X2Y46          FDCE (Setup_fdce_C_CE)      -0.169    14.930    U_uart/U_transmitter/tx_temp_data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.930    
                         arrival time                          -9.045    
  -------------------------------------------------------------------
                         slack                                  5.884    

Slack (MET) :             5.884ns  (required time - arrival time)
  Source:                 U_uart/U_baudrate_generator/r_tick_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_transmitter/tx_temp_data_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.885ns  (logic 1.018ns (26.202%)  route 2.867ns (73.798%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.639     5.160    U_uart/U_baudrate_generator/CLK
    SLICE_X2Y47          FDCE                                         r  U_uart/U_baudrate_generator/r_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDCE (Prop_fdce_C_Q)         0.518     5.678 r  U_uart/U_baudrate_generator/r_tick_reg/Q
                         net (fo=2, routed)           0.959     6.637    U_uart/U_transmitter/w_tick
    SLICE_X2Y48          LUT5 (Prop_lut5_I0_O)        0.152     6.789 r  U_uart/U_transmitter/FSM_sequential_state[1]_i_2/O
                         net (fo=6, routed)           1.260     8.049    U_uart/U_transmitter/FSM_sequential_state[1]_i_2_n_0
    SLICE_X2Y43          LUT6 (Prop_lut6_I0_O)        0.348     8.397 r  U_uart/U_transmitter/tx_temp_data_reg[7]_i_1/O
                         net (fo=8, routed)           0.649     9.045    U_uart/U_transmitter/tx_temp_data_next_0
    SLICE_X2Y46          FDCE                                         r  U_uart/U_transmitter/tx_temp_data_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.519    14.860    U_uart/U_transmitter/CLK
    SLICE_X2Y46          FDCE                                         r  U_uart/U_transmitter/tx_temp_data_reg_reg[5]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X2Y46          FDCE (Setup_fdce_C_CE)      -0.169    14.930    U_uart/U_transmitter/tx_temp_data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.930    
                         arrival time                          -9.045    
  -------------------------------------------------------------------
                         slack                                  5.884    

Slack (MET) :             5.884ns  (required time - arrival time)
  Source:                 U_uart/U_baudrate_generator/r_tick_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_transmitter/tx_temp_data_reg_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.885ns  (logic 1.018ns (26.202%)  route 2.867ns (73.798%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.639     5.160    U_uart/U_baudrate_generator/CLK
    SLICE_X2Y47          FDCE                                         r  U_uart/U_baudrate_generator/r_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDCE (Prop_fdce_C_Q)         0.518     5.678 r  U_uart/U_baudrate_generator/r_tick_reg/Q
                         net (fo=2, routed)           0.959     6.637    U_uart/U_transmitter/w_tick
    SLICE_X2Y48          LUT5 (Prop_lut5_I0_O)        0.152     6.789 r  U_uart/U_transmitter/FSM_sequential_state[1]_i_2/O
                         net (fo=6, routed)           1.260     8.049    U_uart/U_transmitter/FSM_sequential_state[1]_i_2_n_0
    SLICE_X2Y43          LUT6 (Prop_lut6_I0_O)        0.348     8.397 r  U_uart/U_transmitter/tx_temp_data_reg[7]_i_1/O
                         net (fo=8, routed)           0.649     9.045    U_uart/U_transmitter/tx_temp_data_next_0
    SLICE_X2Y46          FDCE                                         r  U_uart/U_transmitter/tx_temp_data_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.519    14.860    U_uart/U_transmitter/CLK
    SLICE_X2Y46          FDCE                                         r  U_uart/U_transmitter/tx_temp_data_reg_reg[6]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X2Y46          FDCE (Setup_fdce_C_CE)      -0.169    14.930    U_uart/U_transmitter/tx_temp_data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.930    
                         arrival time                          -9.045    
  -------------------------------------------------------------------
                         slack                                  5.884    

Slack (MET) :             5.884ns  (required time - arrival time)
  Source:                 U_uart/U_baudrate_generator/r_tick_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_transmitter/tx_temp_data_reg_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.885ns  (logic 1.018ns (26.202%)  route 2.867ns (73.798%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.639     5.160    U_uart/U_baudrate_generator/CLK
    SLICE_X2Y47          FDCE                                         r  U_uart/U_baudrate_generator/r_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDCE (Prop_fdce_C_Q)         0.518     5.678 r  U_uart/U_baudrate_generator/r_tick_reg/Q
                         net (fo=2, routed)           0.959     6.637    U_uart/U_transmitter/w_tick
    SLICE_X2Y48          LUT5 (Prop_lut5_I0_O)        0.152     6.789 r  U_uart/U_transmitter/FSM_sequential_state[1]_i_2/O
                         net (fo=6, routed)           1.260     8.049    U_uart/U_transmitter/FSM_sequential_state[1]_i_2_n_0
    SLICE_X2Y43          LUT6 (Prop_lut6_I0_O)        0.348     8.397 r  U_uart/U_transmitter/tx_temp_data_reg[7]_i_1/O
                         net (fo=8, routed)           0.649     9.045    U_uart/U_transmitter/tx_temp_data_next_0
    SLICE_X2Y46          FDCE                                         r  U_uart/U_transmitter/tx_temp_data_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.519    14.860    U_uart/U_transmitter/CLK
    SLICE_X2Y46          FDCE                                         r  U_uart/U_transmitter/tx_temp_data_reg_reg[7]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X2Y46          FDCE (Setup_fdce_C_CE)      -0.169    14.930    U_uart/U_transmitter/tx_temp_data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.930    
                         arrival time                          -9.045    
  -------------------------------------------------------------------
                         slack                                  5.884    

Slack (MET) :             6.002ns  (required time - arrival time)
  Source:                 U_uart/U_baudrate_generator/r_tick_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_transmitter/tx_temp_data_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.768ns  (logic 1.018ns (27.016%)  route 2.750ns (72.984%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.639     5.160    U_uart/U_baudrate_generator/CLK
    SLICE_X2Y47          FDCE                                         r  U_uart/U_baudrate_generator/r_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDCE (Prop_fdce_C_Q)         0.518     5.678 r  U_uart/U_baudrate_generator/r_tick_reg/Q
                         net (fo=2, routed)           0.959     6.637    U_uart/U_transmitter/w_tick
    SLICE_X2Y48          LUT5 (Prop_lut5_I0_O)        0.152     6.789 r  U_uart/U_transmitter/FSM_sequential_state[1]_i_2/O
                         net (fo=6, routed)           1.260     8.049    U_uart/U_transmitter/FSM_sequential_state[1]_i_2_n_0
    SLICE_X2Y43          LUT6 (Prop_lut6_I0_O)        0.348     8.397 r  U_uart/U_transmitter/tx_temp_data_reg[7]_i_1/O
                         net (fo=8, routed)           0.531     8.928    U_uart/U_transmitter/tx_temp_data_next_0
    SLICE_X2Y45          FDCE                                         r  U_uart/U_transmitter/tx_temp_data_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.519    14.860    U_uart/U_transmitter/CLK
    SLICE_X2Y45          FDCE                                         r  U_uart/U_transmitter/tx_temp_data_reg_reg[0]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X2Y45          FDCE (Setup_fdce_C_CE)      -0.169    14.930    U_uart/U_transmitter/tx_temp_data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.930    
                         arrival time                          -8.928    
  -------------------------------------------------------------------
                         slack                                  6.002    

Slack (MET) :             6.002ns  (required time - arrival time)
  Source:                 U_uart/U_baudrate_generator/r_tick_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_transmitter/tx_temp_data_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.768ns  (logic 1.018ns (27.016%)  route 2.750ns (72.984%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.639     5.160    U_uart/U_baudrate_generator/CLK
    SLICE_X2Y47          FDCE                                         r  U_uart/U_baudrate_generator/r_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDCE (Prop_fdce_C_Q)         0.518     5.678 r  U_uart/U_baudrate_generator/r_tick_reg/Q
                         net (fo=2, routed)           0.959     6.637    U_uart/U_transmitter/w_tick
    SLICE_X2Y48          LUT5 (Prop_lut5_I0_O)        0.152     6.789 r  U_uart/U_transmitter/FSM_sequential_state[1]_i_2/O
                         net (fo=6, routed)           1.260     8.049    U_uart/U_transmitter/FSM_sequential_state[1]_i_2_n_0
    SLICE_X2Y43          LUT6 (Prop_lut6_I0_O)        0.348     8.397 r  U_uart/U_transmitter/tx_temp_data_reg[7]_i_1/O
                         net (fo=8, routed)           0.531     8.928    U_uart/U_transmitter/tx_temp_data_next_0
    SLICE_X2Y45          FDCE                                         r  U_uart/U_transmitter/tx_temp_data_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.519    14.860    U_uart/U_transmitter/CLK
    SLICE_X2Y45          FDCE                                         r  U_uart/U_transmitter/tx_temp_data_reg_reg[1]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X2Y45          FDCE (Setup_fdce_C_CE)      -0.169    14.930    U_uart/U_transmitter/tx_temp_data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.930    
                         arrival time                          -8.928    
  -------------------------------------------------------------------
                         slack                                  6.002    

Slack (MET) :             6.002ns  (required time - arrival time)
  Source:                 U_uart/U_baudrate_generator/r_tick_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_transmitter/tx_temp_data_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.768ns  (logic 1.018ns (27.016%)  route 2.750ns (72.984%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.639     5.160    U_uart/U_baudrate_generator/CLK
    SLICE_X2Y47          FDCE                                         r  U_uart/U_baudrate_generator/r_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDCE (Prop_fdce_C_Q)         0.518     5.678 r  U_uart/U_baudrate_generator/r_tick_reg/Q
                         net (fo=2, routed)           0.959     6.637    U_uart/U_transmitter/w_tick
    SLICE_X2Y48          LUT5 (Prop_lut5_I0_O)        0.152     6.789 r  U_uart/U_transmitter/FSM_sequential_state[1]_i_2/O
                         net (fo=6, routed)           1.260     8.049    U_uart/U_transmitter/FSM_sequential_state[1]_i_2_n_0
    SLICE_X2Y43          LUT6 (Prop_lut6_I0_O)        0.348     8.397 r  U_uart/U_transmitter/tx_temp_data_reg[7]_i_1/O
                         net (fo=8, routed)           0.531     8.928    U_uart/U_transmitter/tx_temp_data_next_0
    SLICE_X2Y45          FDCE                                         r  U_uart/U_transmitter/tx_temp_data_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.519    14.860    U_uart/U_transmitter/CLK
    SLICE_X2Y45          FDCE                                         r  U_uart/U_transmitter/tx_temp_data_reg_reg[2]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X2Y45          FDCE (Setup_fdce_C_CE)      -0.169    14.930    U_uart/U_transmitter/tx_temp_data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.930    
                         arrival time                          -8.928    
  -------------------------------------------------------------------
                         slack                                  6.002    

Slack (MET) :             6.002ns  (required time - arrival time)
  Source:                 U_uart/U_baudrate_generator/r_tick_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_transmitter/tx_temp_data_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.768ns  (logic 1.018ns (27.016%)  route 2.750ns (72.984%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.639     5.160    U_uart/U_baudrate_generator/CLK
    SLICE_X2Y47          FDCE                                         r  U_uart/U_baudrate_generator/r_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDCE (Prop_fdce_C_Q)         0.518     5.678 r  U_uart/U_baudrate_generator/r_tick_reg/Q
                         net (fo=2, routed)           0.959     6.637    U_uart/U_transmitter/w_tick
    SLICE_X2Y48          LUT5 (Prop_lut5_I0_O)        0.152     6.789 r  U_uart/U_transmitter/FSM_sequential_state[1]_i_2/O
                         net (fo=6, routed)           1.260     8.049    U_uart/U_transmitter/FSM_sequential_state[1]_i_2_n_0
    SLICE_X2Y43          LUT6 (Prop_lut6_I0_O)        0.348     8.397 r  U_uart/U_transmitter/tx_temp_data_reg[7]_i_1/O
                         net (fo=8, routed)           0.531     8.928    U_uart/U_transmitter/tx_temp_data_next_0
    SLICE_X2Y45          FDCE                                         r  U_uart/U_transmitter/tx_temp_data_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.519    14.860    U_uart/U_transmitter/CLK
    SLICE_X2Y45          FDCE                                         r  U_uart/U_transmitter/tx_temp_data_reg_reg[3]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X2Y45          FDCE (Setup_fdce_C_CE)      -0.169    14.930    U_uart/U_transmitter/tx_temp_data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.930    
                         arrival time                          -8.928    
  -------------------------------------------------------------------
                         slack                                  6.002    

Slack (MET) :             6.691ns  (required time - arrival time)
  Source:                 U_button_detector/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_button_detector/r_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.281ns  (logic 1.785ns (54.410%)  route 1.496ns (45.590%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.634     5.155    U_button_detector/CLK
    SLICE_X4Y42          FDCE                                         r  U_button_detector/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  U_button_detector/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.636     6.247    U_button_detector/r_counter[0]
    SLICE_X5Y42          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.827 r  U_button_detector/r_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.827    U_button_detector/r_counter0_carry_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.941 r  U_button_detector/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.941    U_button_detector/r_counter0_carry__0_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.055 r  U_button_detector/r_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.055    U_button_detector/r_counter0_carry__1_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.277 r  U_button_detector/r_counter0_carry__2/O[0]
                         net (fo=1, routed)           0.860     8.137    U_button_detector/data0[13]
    SLICE_X4Y45          LUT5 (Prop_lut5_I4_O)        0.299     8.436 r  U_button_detector/r_counter[13]_i_1/O
                         net (fo=1, routed)           0.000     8.436    U_button_detector/r_counter_0[13]
    SLICE_X4Y45          FDCE                                         r  U_button_detector/r_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.517    14.858    U_button_detector/CLK
    SLICE_X4Y45          FDCE                                         r  U_button_detector/r_counter_reg[13]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X4Y45          FDCE (Setup_fdce_C_D)        0.031    15.127    U_button_detector/r_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                          -8.436    
  -------------------------------------------------------------------
                         slack                                  6.691    

Slack (MET) :             6.723ns  (required time - arrival time)
  Source:                 U_button_detector/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_button_detector/r_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.249ns  (logic 1.805ns (55.556%)  route 1.444ns (44.444%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.634     5.155    U_button_detector/CLK
    SLICE_X4Y42          FDCE                                         r  U_button_detector/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  U_button_detector/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.636     6.247    U_button_detector/r_counter[0]
    SLICE_X5Y42          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.827 r  U_button_detector/r_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.827    U_button_detector/r_counter0_carry_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.941 r  U_button_detector/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.941    U_button_detector/r_counter0_carry__0_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.055 r  U_button_detector/r_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.055    U_button_detector/r_counter0_carry__1_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.294 r  U_button_detector/r_counter0_carry__2/O[2]
                         net (fo=1, routed)           0.808     8.102    U_button_detector/data0[15]
    SLICE_X4Y45          LUT5 (Prop_lut5_I4_O)        0.302     8.404 r  U_button_detector/r_counter[15]_i_1/O
                         net (fo=1, routed)           0.000     8.404    U_button_detector/r_counter_0[15]
    SLICE_X4Y45          FDCE                                         r  U_button_detector/r_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.517    14.858    U_button_detector/CLK
    SLICE_X4Y45          FDCE                                         r  U_button_detector/r_counter_reg[15]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X4Y45          FDCE (Setup_fdce_C_D)        0.031    15.127    U_button_detector/r_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                          -8.404    
  -------------------------------------------------------------------
                         slack                                  6.723    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 send_data_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_transmitter/tx_temp_data_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.189ns (62.518%)  route 0.113ns (37.482%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X3Y46          FDCE                                         r  send_data_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDCE (Prop_fdce_C_Q)         0.141     1.619 r  send_data_reg_reg[7]/Q
                         net (fo=3, routed)           0.113     1.732    U_uart/U_transmitter/Q[7]
    SLICE_X2Y46          LUT2 (Prop_lut2_I0_O)        0.048     1.780 r  U_uart/U_transmitter/tx_temp_data_reg[7]_i_2/O
                         net (fo=1, routed)           0.000     1.780    U_uart/U_transmitter/tx_temp_data_next[7]
    SLICE_X2Y46          FDCE                                         r  U_uart/U_transmitter/tx_temp_data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.866     1.993    U_uart/U_transmitter/CLK
    SLICE_X2Y46          FDCE                                         r  U_uart/U_transmitter/tx_temp_data_reg_reg[7]/C
                         clock pessimism             -0.502     1.491    
    SLICE_X2Y46          FDCE (Hold_fdce_C_D)         0.131     1.622    U_uart/U_transmitter/tx_temp_data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 U_button_detector/edge_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_transmitter/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.984%)  route 0.109ns (37.016%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.595     1.478    U_button_detector/CLK
    SLICE_X3Y43          FDRE                                         r  U_button_detector/edge_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.141     1.619 f  U_button_detector/edge_reg_reg/Q
                         net (fo=3, routed)           0.109     1.728    U_uart/U_transmitter/edge_reg
    SLICE_X2Y43          LUT6 (Prop_lut6_I4_O)        0.045     1.773 r  U_uart/U_transmitter/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.773    U_uart/U_transmitter/FSM_sequential_state[0]_i_1_n_0
    SLICE_X2Y43          FDCE                                         r  U_uart/U_transmitter/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.866     1.993    U_uart/U_transmitter/CLK
    SLICE_X2Y43          FDCE                                         r  U_uart/U_transmitter/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.502     1.491    
    SLICE_X2Y43          FDCE (Hold_fdce_C_D)         0.120     1.611    U_uart/U_transmitter/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 U_uart/U_baudrate_generator/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_baudrate_generator/r_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.161%)  route 0.120ns (38.839%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.594     1.477    U_uart/U_baudrate_generator/CLK
    SLICE_X4Y47          FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  U_uart/U_baudrate_generator/r_counter_reg[1]/Q
                         net (fo=7, routed)           0.120     1.738    U_uart/U_baudrate_generator/r_counter_reg_n_0_[1]
    SLICE_X5Y47          LUT5 (Prop_lut5_I3_O)        0.048     1.786 r  U_uart/U_baudrate_generator/r_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.786    U_uart/U_baudrate_generator/r_counter[4]
    SLICE_X5Y47          FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.865     1.992    U_uart/U_baudrate_generator/CLK
    SLICE_X5Y47          FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[4]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X5Y47          FDCE (Hold_fdce_C_D)         0.107     1.597    U_uart/U_baudrate_generator/r_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 U_uart/U_baudrate_generator/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_baudrate_generator/r_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.780%)  route 0.120ns (39.220%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.594     1.477    U_uart/U_baudrate_generator/CLK
    SLICE_X4Y47          FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  U_uart/U_baudrate_generator/r_counter_reg[1]/Q
                         net (fo=7, routed)           0.120     1.738    U_uart/U_baudrate_generator/r_counter_reg_n_0_[1]
    SLICE_X5Y47          LUT3 (Prop_lut3_I2_O)        0.045     1.783 r  U_uart/U_baudrate_generator/r_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.783    U_uart/U_baudrate_generator/r_counter[2]
    SLICE_X5Y47          FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.865     1.992    U_uart/U_baudrate_generator/CLK
    SLICE_X5Y47          FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[2]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X5Y47          FDCE (Hold_fdce_C_D)         0.091     1.581    U_uart/U_baudrate_generator/r_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 U_uart/U_transmitter/tx_temp_data_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_transmitter/tx_temp_data_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.212ns (59.355%)  route 0.145ns (40.645%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.595     1.478    U_uart/U_transmitter/CLK
    SLICE_X2Y46          FDCE                                         r  U_uart/U_transmitter/tx_temp_data_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDCE (Prop_fdce_C_Q)         0.164     1.642 r  U_uart/U_transmitter/tx_temp_data_reg_reg[4]/Q
                         net (fo=1, routed)           0.145     1.787    U_uart/U_transmitter/tx_temp_data_reg_reg_n_0_[4]
    SLICE_X2Y45          LUT3 (Prop_lut3_I0_O)        0.048     1.835 r  U_uart/U_transmitter/tx_temp_data_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.835    U_uart/U_transmitter/tx_temp_data_next[3]
    SLICE_X2Y45          FDCE                                         r  U_uart/U_transmitter/tx_temp_data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.866     1.993    U_uart/U_transmitter/CLK
    SLICE_X2Y45          FDCE                                         r  U_uart/U_transmitter/tx_temp_data_reg_reg[3]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X2Y45          FDCE (Hold_fdce_C_D)         0.131     1.625    U_uart/U_transmitter/tx_temp_data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 U_uart/U_baudrate_generator/r_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_baudrate_generator/r_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.189ns (57.224%)  route 0.141ns (42.776%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.594     1.477    U_uart/U_baudrate_generator/CLK
    SLICE_X5Y47          FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  U_uart/U_baudrate_generator/r_counter_reg[2]/Q
                         net (fo=6, routed)           0.141     1.759    U_uart/U_baudrate_generator/r_counter_reg_n_0_[2]
    SLICE_X4Y47          LUT5 (Prop_lut5_I3_O)        0.048     1.807 r  U_uart/U_baudrate_generator/r_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.807    U_uart/U_baudrate_generator/r_counter[3]
    SLICE_X4Y47          FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.865     1.992    U_uart/U_baudrate_generator/CLK
    SLICE_X4Y47          FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[3]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X4Y47          FDCE (Hold_fdce_C_D)         0.107     1.597    U_uart/U_baudrate_generator/r_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 U_uart/U_transmitter/bit_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_transmitter/bit_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.246ns (74.207%)  route 0.086ns (25.793%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.595     1.478    U_uart/U_transmitter/CLK
    SLICE_X2Y44          FDCE                                         r  U_uart/U_transmitter/bit_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y44          FDCE (Prop_fdce_C_Q)         0.148     1.626 r  U_uart/U_transmitter/bit_count_reg_reg[1]/Q
                         net (fo=4, routed)           0.086     1.712    U_uart/U_transmitter/bit_count_reg[1]
    SLICE_X2Y44          LUT6 (Prop_lut6_I1_O)        0.098     1.810 r  U_uart/U_transmitter/bit_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.810    U_uart/U_transmitter/bit_count_reg[2]_i_1_n_0
    SLICE_X2Y44          FDCE                                         r  U_uart/U_transmitter/bit_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.866     1.993    U_uart/U_transmitter/CLK
    SLICE_X2Y44          FDCE                                         r  U_uart/U_transmitter/bit_count_reg_reg[2]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X2Y44          FDCE (Hold_fdce_C_D)         0.121     1.599    U_uart/U_transmitter/bit_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 send_data_reg_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_transmitter/tx_temp_data_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.189ns (51.571%)  route 0.177ns (48.429%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X3Y46          FDPE                                         r  send_data_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDPE (Prop_fdpe_C_Q)         0.141     1.619 r  send_data_reg_reg[5]/Q
                         net (fo=4, routed)           0.177     1.797    U_uart/U_transmitter/Q[5]
    SLICE_X2Y46          LUT3 (Prop_lut3_I2_O)        0.048     1.845 r  U_uart/U_transmitter/tx_temp_data_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.845    U_uart/U_transmitter/tx_temp_data_next[5]
    SLICE_X2Y46          FDCE                                         r  U_uart/U_transmitter/tx_temp_data_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.866     1.993    U_uart/U_transmitter/CLK
    SLICE_X2Y46          FDCE                                         r  U_uart/U_transmitter/tx_temp_data_reg_reg[5]/C
                         clock pessimism             -0.502     1.491    
    SLICE_X2Y46          FDCE (Hold_fdce_C_D)         0.131     1.622    U_uart/U_transmitter/tx_temp_data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 U_uart/U_baudrate_generator/r_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_baudrate_generator/r_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.658%)  route 0.142ns (43.342%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.594     1.477    U_uart/U_baudrate_generator/CLK
    SLICE_X5Y47          FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  U_uart/U_baudrate_generator/r_counter_reg[2]/Q
                         net (fo=6, routed)           0.142     1.760    U_uart/U_baudrate_generator/r_counter_reg_n_0_[2]
    SLICE_X4Y47          LUT6 (Prop_lut6_I3_O)        0.045     1.805 r  U_uart/U_baudrate_generator/r_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.805    U_uart/U_baudrate_generator/r_counter[5]
    SLICE_X4Y47          FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.865     1.992    U_uart/U_baudrate_generator/CLK
    SLICE_X4Y47          FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[5]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X4Y47          FDCE (Hold_fdce_C_D)         0.092     1.582    U_uart/U_baudrate_generator/r_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 U_uart/U_baudrate_generator/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_baudrate_generator/r_tick_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.247ns (69.401%)  route 0.109ns (30.599%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.596     1.479    U_uart/U_baudrate_generator/CLK
    SLICE_X2Y47          FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDCE (Prop_fdce_C_Q)         0.148     1.627 f  U_uart/U_baudrate_generator/r_counter_reg[0]/Q
                         net (fo=8, routed)           0.109     1.736    U_uart/U_baudrate_generator/r_counter_reg_n_0_[0]
    SLICE_X2Y47          LUT5 (Prop_lut5_I0_O)        0.099     1.835 r  U_uart/U_baudrate_generator/r_counter[9]_i_2/O
                         net (fo=5, routed)           0.000     1.835    U_uart/U_baudrate_generator/r_tick
    SLICE_X2Y47          FDCE                                         r  U_uart/U_baudrate_generator/r_tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.867     1.994    U_uart/U_baudrate_generator/CLK
    SLICE_X2Y47          FDCE                                         r  U_uart/U_baudrate_generator/r_tick_reg/C
                         clock pessimism             -0.515     1.479    
    SLICE_X2Y47          FDCE (Hold_fdce_C_D)         0.121     1.600    U_uart/U_baudrate_generator/r_tick_reg
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.235    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y43    U_button_detector/edge_reg_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y45    U_button_detector/r_clk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y42    U_button_detector/r_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y44    U_button_detector/r_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y44    U_button_detector/r_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y44    U_button_detector/r_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y45    U_button_detector/r_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y45    U_button_detector/r_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y45    U_button_detector/r_counter_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y45    U_button_detector/r_clk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y42    U_button_detector/r_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y44    U_button_detector/r_counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y44    U_button_detector/r_counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y44    U_button_detector/r_counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y45    U_button_detector/r_counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y45    U_button_detector/r_counter_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y45    U_button_detector/r_counter_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y45    U_button_detector/r_counter_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y42    U_button_detector/r_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y43    U_button_detector/edge_reg_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y47    U_uart/U_baudrate_generator/r_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y47    U_uart/U_baudrate_generator/r_counter_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y47    U_uart/U_baudrate_generator/r_counter_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y47    U_uart/U_baudrate_generator/r_counter_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y47    U_uart/U_baudrate_generator/r_counter_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y47    U_uart/U_baudrate_generator/r_tick_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y43    U_uart/U_transmitter/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y45    U_uart/U_transmitter/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y44    U_uart/U_transmitter/bit_count_reg_reg[0]/C



