[{"DBLP title": "MIPS MT: A Multithreaded RISC Architecture for Embedded Real-Time Processing.", "DBLP authors": ["Kevin D. Kissell"], "year": 2008, "doi": "https://doi.org/10.1007/978-3-540-77560-7_2", "OA papers": [{"PaperId": "https://openalex.org/W1527711908", "PaperTitle": "MIPS MT: A Multithreaded RISC Architecture for Embedded Real-Time Processing", "Year": 2008, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"MIPS Technologies Inc., Le Bar sur Loup, France": 1.0}, "Authors": ["Kevin D. Kissell"]}]}, {"DBLP title": "rMPI: Message Passing on Multicore Processors with On-Chip Interconnect.", "DBLP authors": ["James Psota", "Anant Agarwal"], "year": 2008, "doi": "https://doi.org/10.1007/978-3-540-77560-7_3", "OA papers": [{"PaperId": "https://openalex.org/W1599944493", "PaperTitle": "rMPI: Message Passing on Multicore Processors with On-Chip Interconnect", "Year": 2008, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Massachusetts Institute of Technology": 2.0}, "Authors": ["James Psota", "Anant K. Agarwal"]}]}, {"DBLP title": "Modeling Multigrain Parallelism on Heterogeneous Multi-core Processors: A Case Study of the Cell BE.", "DBLP authors": ["Filip Blagojevic", "Xizhou Feng", "Kirk W. Cameron", "Dimitrios S. Nikolopoulos"], "year": 2008, "doi": "https://doi.org/10.1007/978-3-540-77560-7_4", "OA papers": [{"PaperId": "https://openalex.org/W1560684572", "PaperTitle": "Modeling Multigrain Parallelism on Heterogeneous Multi-core Processors: A Case Study of the Cell BE", "Year": 2008, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Center for Information Technology": 2.0, "Virginia Tech": 2.0}, "Authors": ["Filip Blagojevic", "Xizhou Feng", "Kirk W. Cameron", "Dimitrios S. Nikolopoulos"]}]}, {"DBLP title": "BRAM-LUT Tradeoff on a Polymorphic DES Design.", "DBLP authors": ["Ricardo Chaves", "Blagomir Donchev", "Georgi Kuzmanov", "Leonel Sousa", "Stamatis Vassiliadis"], "year": 2008, "doi": "https://doi.org/10.1007/978-3-540-77560-7_5", "OA papers": [{"PaperId": "https://openalex.org/W1570775612", "PaperTitle": "BRAM-LUT Tradeoff on a Polymorphic DES Design", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento": 1.5, "Delft University of Technology": 3.5}, "Authors": ["Ricardo Chaves", "B. Donchev", "Georgi Kuzmanov", "Leonel Sousa", "Stamatis Vassiliadis"]}]}, {"DBLP title": "Architecture Enhancements for the ADRES Coarse-Grained Reconfigurable Array.", "DBLP authors": ["Frank Bouwens", "Mladen Berekovic", "Bjorn De Sutter", "Georgi Gaydadjiev"], "year": 2008, "doi": "https://doi.org/10.1007/978-3-540-77560-7_6", "OA papers": [{"PaperId": "https://openalex.org/W1575535798", "PaperTitle": "Architecture Enhancements for the ADRES Coarse-Grained Reconfigurable Array", "Year": 2008, "CitationCount": 42, "EstimatedCitation": 42, "Affiliations": {"Imec": 2.0, "Delft University of Technology": 2.0}, "Authors": ["Frank Bouwens", "Mladen Berekovic", "Bjorn De Sutter", "Georgi Gaydadjiev"]}]}, {"DBLP title": "Implementation of an UWB Impulse-Radio Acquisition and Despreading Algorithm on a Low Power ASIP.", "DBLP authors": ["Jochem Govers", "Jos Huisken", "Mladen Berekovic", "Olivier Rousseaux", "Frank Bouwens", "Michael De Nil", "Jef L. van Meerbergen"], "year": 2008, "doi": "https://doi.org/10.1007/978-3-540-77560-7_7", "OA papers": [{"PaperId": "https://openalex.org/W1907560547", "PaperTitle": "Implementation of an UWB Impulse-Radio Acquisition and Despreading Algorithm on a Low Power ASIP", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Silicon Hive High Tech, Eindhoven, Netherlands#TAB#": 1.0}, "Authors": ["Jochem Govers", "Jos Huisken", "Mladen Berekovic", "Olivier Rousseaux", "Frank Bouwens", "Michael De Nil", "Jef van Meerbergen"]}]}, {"DBLP title": "Fast Bounds Checking Using Debug Register.", "DBLP authors": ["Tzi-cker Chiueh"], "year": 2008, "doi": "https://doi.org/10.1007/978-3-540-77560-7_8", "OA papers": [{"PaperId": "https://openalex.org/W1838776258", "PaperTitle": "Fast Bounds Checking Using Debug Register", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Computer Science Department": 0.5, "Stony Brook University": 0.5}, "Authors": ["Tzi-cker Chiueh"]}]}, {"DBLP title": "Studying Compiler Optimizations on Superscalar Processors Through Interval Analysis.", "DBLP authors": ["Stijn Eyerman", "Lieven Eeckhout", "James E. Smith"], "year": 2008, "doi": "https://doi.org/10.1007/978-3-540-77560-7_9", "OA papers": [{"PaperId": "https://openalex.org/W1582051020", "PaperTitle": "Studying Compiler Optimizations on Superscalar Processors Through Interval Analysis", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Ghent University": 2.0, "University of Wisconsin\u2013Madison": 1.0}, "Authors": ["Stijn Eyerman", "Lieven Eeckhout", "James A Smith"]}]}, {"DBLP title": "An Experimental Environment Validating the Suitability of CLI as an Effective Deployment Format for Embedded Systems.", "DBLP authors": ["Marco Cornero", "Roberto Costa", "Ricardo Fern\u00e1ndez Pascual", "Andrea C. Ornstein", "Erven Rohou"], "year": 2008, "doi": "https://doi.org/10.1007/978-3-540-77560-7_10", "OA papers": [{"PaperId": "https://openalex.org/W1489012463", "PaperTitle": "An Experimental Environment Validating the Suitability of CLI as an Effective Deployment Format for Embedded Systems", "Year": 2008, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"STMicroelectronics (Switzerland)": 5.0}, "Authors": ["Marco Cornero", "Roberto Costa", "Ricardo Fern\u00e1ndez Pascual", "Andrea C. Ornstein", "Erven Rohou"]}]}, {"DBLP title": "Compilation Strategies for Reducing Code Size on a VLIW Processor with Variable Length Instructions.", "DBLP authors": ["Todd T. Hahn", "Eric Stotzer", "Dineel Sule", "Mike Asal"], "year": 2008, "doi": "https://doi.org/10.1007/978-3-540-77560-7_11", "OA papers": [{"PaperId": "https://openalex.org/W1482951176", "PaperTitle": "Compilation Strategies for Reducing Code Size on a VLIW Processor with Variable Length Instructions", "Year": 2008, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Texas Instruments (United States)": 4.0}, "Authors": ["Todd T. Hahn", "Eric Stotzer", "Dineel D. Sule", "Mike Asal"]}]}, {"DBLP title": "Experiences with Parallelizing a Bio-informatics Program on the Cell BE.", "DBLP authors": ["Hans Vandierendonck", "Sean Rul", "Michiel Questier", "Koen De Bosschere"], "year": 2008, "doi": "https://doi.org/10.1007/978-3-540-77560-7_12", "OA papers": [{"PaperId": "https://openalex.org/W1573006765", "PaperTitle": "Experiences with Parallelizing a Bio-informatics Program on the Cell BE", "Year": 2008, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Ghent University": 4.0}, "Authors": ["Hans Vandierendonck", "Sean Rul", "Michiel Questier", "Koen De Bosschere"]}]}, {"DBLP title": "Drug Design Issues on the Cell BE.", "DBLP authors": ["Harald Servat", "Cecilia Gonz\u00e1lez-Alvarez", "Xavier Aguilar", "Daniel Cabrera-Benitez", "Daniel Jim\u00e9nez-Gonz\u00e1lez"], "year": 2008, "doi": "https://doi.org/10.1007/978-3-540-77560-7_13", "OA papers": [{"PaperId": "https://openalex.org/W1571227841", "PaperTitle": "Drug Design Issues on the Cell BE", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Barcelona Supercomputing Center": 2.0, "Universitat Polit\u00e8cnica de Catalunya": 3.0}, "Authors": ["Harald Servat", "Cecilia Gonzalez-Alvarez", "Xavier Aguilar", "Daniel Cabrera-Benitez", "Daniel Jim\u00e9nez-Gonz\u00e1lez"]}]}, {"DBLP title": "Coffee: COmpiler Framework for Energy-Aware Exploration.", "DBLP authors": ["Praveen Raghavan", "Andy Lambrechts", "Javed Absar", "Murali Jayapala", "Francky Catthoor", "Diederik Verkest"], "year": 2008, "doi": "https://doi.org/10.1007/978-3-540-77560-7_14", "OA papers": [{"PaperId": "https://openalex.org/W1572747186", "PaperTitle": "Coffee: COmpiler Framework for Energy-Aware Exploration", "Year": 2008, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Imec": 3.333333333333333, "KU Leuven": 2.333333333333333, "STMicroelectronics (Singapore)": 0.3333333333333333}, "Authors": ["Praveen Raghavan", "Andy Lambrechts", "Javed Absar", "Murali Jayapala", "Francky Catthoor", "Diederik Verkest"]}]}, {"DBLP title": "Integrated CPU Cache Power Management in Multiple Clock Domain Processors.", "DBLP authors": ["Nevine AbouGhazaleh", "Bruce R. Childers", "Daniel Moss\u00e9", "Rami G. Melhem"], "year": 2008, "doi": "https://doi.org/10.1007/978-3-540-77560-7_15", "OA papers": [{"PaperId": "https://openalex.org/W2135761725", "PaperTitle": "Integrated CPU Cache Power Management in Multiple Clock Domain Processors", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Pittsburgh": 4.0}, "Authors": ["Nevine AbouGhazaleh", "Bruce R. Childers", "Daniel Mosse", "Rami Melhem"]}]}, {"DBLP title": "Variation-Aware Software Techniques for Cache Leakage Reduction Using Value-Dependence of SRAM Leakage Due to Within-Die Process Variation.", "DBLP authors": ["Maziar Goudarzi", "Tohru Ishihara", "Hamid Noori"], "year": 2008, "doi": "https://doi.org/10.1007/978-3-540-77560-7_16", "OA papers": [{"PaperId": "https://openalex.org/W2101755747", "PaperTitle": "Variation-Aware Software Techniques for Cache Leakage Reduction Using Value-Dependence of SRAM Leakage Due to Within-Die Process Variation", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Kyushu Univesity, Fukuoka, Japan": 3.0}, "Authors": ["Maziar Goudarzi", "Tohru Ishihara", "Hamid Noori"]}]}, {"DBLP title": "The Significance of Affectors and Affectees Correlations for Branch Prediction.", "DBLP authors": ["Yiannakis Sazeides", "Andreas Moustakas", "Kypros Constantinides", "Marios Kleanthous"], "year": 2008, "doi": "https://doi.org/10.1007/978-3-540-77560-7_17", "OA papers": [{"PaperId": "https://openalex.org/W1519633408", "PaperTitle": "The Significance of Affectors and Affectees Correlations for Branch Prediction", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Cyprus": 2.0, "University of Michigan\u2013Ann Arbor": 2.0}, "Authors": ["Yiannakis Sazeides", "Andreas Moustakas", "Kypros Constantinides", "Marios Kleanthous"]}]}, {"DBLP title": "Turbo-ROB: A Low Cost Checkpoint/Restore Accelerator.", "DBLP authors": ["Patrick Akl", "Andreas Moshovos"], "year": 2008, "doi": "https://doi.org/10.1007/978-3-540-77560-7_18", "OA papers": [{"PaperId": "https://openalex.org/W2163398904", "PaperTitle": "Turbo-ROB: A Low Cost Checkpoint/Restore Accelerator", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Toronto": 2.0}, "Authors": ["Patrick Akl", "Andreas Moshovos"]}]}, {"DBLP title": "LPA: A First Approach to the Loop Processor Architecture.", "DBLP authors": ["Alejandro Garc\u00eda", "Oliverio J. Santana", "Enrique Fern\u00e1ndez", "Pedro Medina", "Mateo Valero"], "year": 2008, "doi": "https://doi.org/10.1007/978-3-540-77560-7_19", "OA papers": [{"PaperId": "https://openalex.org/W1545291388", "PaperTitle": "LPA: A First Approach to the Loop Processor Architecture", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Universitat Polit\u00e8cnica de Catalunya": 1.5, "University of Las Palmas de Gran Canaria": 3.0, "Barcelona Supercomputing Center": 0.5}, "Authors": ["Alejandro Javier Garc\u00eda", "Oliverio J. Santana", "Enrique J. Fern\u00e1ndez", "Pedro P. Medina", "Mateo Valero"]}]}, {"DBLP title": "Complementing Missing and Inaccurate Profiling Using a Minimum Cost Circulation Algorithm.", "DBLP authors": ["Roy Levin", "Ilan Newman", "Gadi Haber"], "year": 2008, "doi": "https://doi.org/10.1007/978-3-540-77560-7_20", "OA papers": [{"PaperId": "https://openalex.org/W2157775926", "PaperTitle": "Complementing Missing and Inaccurate Profiling Using a Minimum Cost Circulation Algorithm", "Year": 2008, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of Haifa": 2.0, "IBM Research - Haifa": 1.0}, "Authors": ["Roy J. Levin", "Ilan Newman", "Gadi Haber"]}]}, {"DBLP title": "Using Dynamic Binary Instrumentation to Generate Multi-platform SimPoints: Methodology and Accuracy.", "DBLP authors": ["Vincent M. Weaver", "Sally A. McKee"], "year": 2008, "doi": "https://doi.org/10.1007/978-3-540-77560-7_21", "OA papers": [{"PaperId": "https://openalex.org/W2111811249", "PaperTitle": "Using Dynamic Binary Instrumentation to Generate Multi-platform SimPoints: Methodology and Accuracy", "Year": 2008, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Cornell University": 2.0}, "Authors": ["Vincent M. Weaver", "Sally A. McKee"]}]}, {"DBLP title": "Phase Complexity Surfaces: Characterizing Time-Varying Program Behavior.", "DBLP authors": ["Frederik Vandeputte", "Lieven Eeckhout"], "year": 2008, "doi": "https://doi.org/10.1007/978-3-540-77560-7_22", "OA papers": [{"PaperId": "https://openalex.org/W1522925689", "PaperTitle": "Phase Complexity Surfaces: Characterizing Time-Varying Program Behavior", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Ghent University": 2.0}, "Authors": ["Frederik Vandeputte", "Lieven Eeckhout"]}]}, {"DBLP title": "MLP-Aware Dynamic Cache Partitioning.", "DBLP authors": ["Miquel Moret\u00f3", "Francisco J. Cazorla", "Alex Ram\u00edrez", "Mateo Valero"], "year": 2008, "doi": "https://doi.org/10.1007/978-3-540-77560-7_23", "OA papers": [{"PaperId": "https://openalex.org/W1619746206", "PaperTitle": "MLP-Aware Dynamic Cache Partitioning", "Year": 2008, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Universitat Polit\u00e8cnica de Catalunya": 2.0, "Barcelona Supercomputing Center": 2.0}, "Authors": ["Miquel Moreto", "Francisco J. Cazorla", "Alex Ramirez", "Mateo Valero"]}]}, {"DBLP title": "Compiler Techniques for Reducing Data Cache Miss Rate on a Multithreaded Architecture.", "DBLP authors": ["Subhradyuti Sarkar", "Dean M. Tullsen"], "year": 2008, "doi": "https://doi.org/10.1007/978-3-540-77560-7_24", "OA papers": [{"PaperId": "https://openalex.org/W2145115986", "PaperTitle": "Compiler Techniques for Reducing Data Cache Miss Rate on a Multithreaded Architecture", "Year": 2008, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"University of California, San Diego": 2.0}, "Authors": ["Subhradyuti Sarkar", "Dean M. Tullsen"]}]}, {"DBLP title": "Code Arrangement of Embedded Java Virtual Machine for NAND Flash Memory.", "DBLP authors": ["Chun-Chieh Lin", "Chuen-Liang Chen"], "year": 2008, "doi": "https://doi.org/10.1007/978-3-540-77560-7_25", "OA papers": [{"PaperId": "https://openalex.org/W1481471010", "PaperTitle": "Code Arrangement of Embedded Java Virtual Machine for NAND Flash Memory", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"National Taiwan University": 2.0}, "Authors": ["Chun C. Lin", "Chuen-Liang Chen"]}]}, {"DBLP title": "Aggressive Function Inlining: Preventing Loop Blockings in the Instruction Cache.", "DBLP authors": ["Yosi Ben-Asher", "Omer Boehm", "Daniel Citron", "Gadi Haber", "Moshe Klausner", "Roy Levin", "Yousef Shajrawi"], "year": 2008, "doi": "https://doi.org/10.1007/978-3-540-77560-7_26", "OA papers": [{"PaperId": "https://openalex.org/W1818794533", "PaperTitle": "Aggressive Function Inlining: Preventing Loop Blockings in the Instruction Cache", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"IBM Research - Haifa": 7.0}, "Authors": ["Yosi Ben Asher", "Omer Boehm", "Daniel T. Citron", "Gadi Haber", "Moshe Klausner", "Roy J. Levin", "Yousef Shajrawi"]}]}]