Real time: Nov/23/2014 18:05:12

Profiler Stats
--------------
Elapsed_time_in_seconds: 5242
Elapsed_time_in_minutes: 87.3667
Elapsed_time_in_hours: 1.45611
Elapsed_time_in_days: 0.0606713

Virtual_time_in_seconds: 5231.48
Virtual_time_in_minutes: 87.1913
Virtual_time_in_hours:   1.45319
Virtual_time_in_days:    1.45319

Ruby_current_time: 268269223
Ruby_start_time: 1
Ruby_cycles: 268269222

mbytes_resident: 94.6133
mbytes_total: 134.27
resident_ratio: 0.704652

Total_misses: 0
total_misses: 0 [ 0 0 0 0 0 0 0 0 ]
user_misses: 0 [ 0 0 0 0 0 0 0 0 ]
supervisor_misses: 0 [ 0 0 0 0 0 0 0 0 ]

instruction_executed: 8 [ 1 1 1 1 1 1 1 1 ]
simics_cycles_executed: 8 [ 1 1 1 1 1 1 1 1 ]
cycles_per_instruction: 2.68269e+08 [ 2.68269e+08 2.68269e+08 2.68269e+08 2.68269e+08 2.68269e+08 2.68269e+08 2.68269e+08 2.68269e+08 ]
misses_per_thousand_instructions: 0 [ 0 0 0 0 0 0 0 0 ]

transactions_started: 0 [ 0 0 0 0 0 0 0 0 ]
transactions_ended: 0 [ 0 0 0 0 0 0 0 0 ]
instructions_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
cycles_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
misses_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]

L1D_cache cache stats: 
  L1D_cache_total_requests: 275
  L1D_cache_total_misses: 41	(14.9091%)
  L1D_cache_total_demand_misses: 41
  L1D_cache_total_prefetches: 0
  L1D_cache_total_sw_prefetches: 0
  L1D_cache_total_hw_prefetches: 0
  L1D_cache_misses_per_transaction: 41
  L1D_cache_misses_per_instruction: 41
  L1D_cache_instructions_per_misses: 0.0243902

  L1D_cache_request_type_LD:   153	(55.6364)%
  L1D_cache_request_type_ST:   122	(44.3636)%

  L1D_cache_request_size: [binsize: log2 max: 32 count: 275 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 275 ]

  L1D_cache_miss_type_LD:   24	(58.5366)%
  L1D_cache_miss_type_ST:   17	(41.4634)%

L1I_cache cache stats: 
  L1I_cache_total_requests: 0
  L1I_cache_total_misses: 0
  L1I_cache_total_demand_misses: 0
  L1I_cache_total_prefetches: 0
  L1I_cache_total_sw_prefetches: 0
  L1I_cache_total_hw_prefetches: 0
  L1I_cache_misses_per_transaction: 0
  L1I_cache_misses_per_instruction: 0
  L1I_cache_instructions_per_misses: NaN

  L1I_cache_request_size: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

L1T_cache cache stats: 
  L1T_cache_total_requests: 21184535
  L1T_cache_total_misses: 21184535	(100%)
  L1T_cache_total_demand_misses: 21184535
  L1T_cache_total_prefetches: 0
  L1T_cache_total_sw_prefetches: 0
  L1T_cache_total_hw_prefetches: 0
  L1T_cache_misses_per_transaction: 2.11845e+07
  L1T_cache_misses_per_instruction: 2.11845e+07
  L1T_cache_instructions_per_misses: 4.72042e-08

  L1T_cache_request_type_LD:   14992707	(70.7719)%
  L1T_cache_request_type_ST:   6191828	(29.2281)%

  L1T_cache_request_size: [binsize: log2 max: 32 count: 21184535 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 21184535 ]

  L1T_cache_miss_type_LD:   14992707	(70.7719)%
  L1T_cache_miss_type_ST:   6191828	(29.2281)%

L2_cache cache stats: 
  L2_cache_total_requests: 47986
  L2_cache_total_misses: 38118	(79.4357%)
  L2_cache_total_demand_misses: 38118
  L2_cache_total_prefetches: 0
  L2_cache_total_sw_prefetches: 0
  L2_cache_total_hw_prefetches: 0
  L2_cache_misses_per_transaction: 38118
  L2_cache_misses_per_instruction: 38118
  L2_cache_instructions_per_misses: 2.62343e-05

  L2_cache_request_type_LD:   24	(0.0500146)%
  L2_cache_request_type_ST:   47962	(99.95)%

  L2_cache_request_size: [binsize: log2 max: 8 count: 47986 average:     8 | standard deviation: 0 | 0 0 0 0 47986 ]

  L2_cache_miss_type_LD:   14	(0.0367281)%
  L2_cache_miss_type_ST:   38104	(99.9633)%

L2T_cache cache stats: 
  L2T_cache_total_requests: 21184535
  L2T_cache_total_misses: 47945	(0.226321%)
  L2T_cache_total_demand_misses: 47945
  L2T_cache_total_prefetches: 0
  L2T_cache_total_sw_prefetches: 0
  L2T_cache_total_hw_prefetches: 0
  L2T_cache_misses_per_transaction: 47945
  L2T_cache_misses_per_instruction: 47945
  L2T_cache_instructions_per_misses: 2.08572e-05

  L2T_cache_request_type_LD:   14992707	(70.7719)%
  L2T_cache_request_type_ST:   6191828	(29.2281)%

  L2T_cache_request_size: [binsize: log2 max: 32 count: 21184535 average: 15.0147 | standard deviation: 10.9155 | 0 0 0 0 14992707 0 6191828 ]

  L2T_cache_miss_type_LD:   18914	(39.4494)%
  L2T_cache_miss_type_ST:   29031	(60.5506)%


TBE Queries: 21286980
Busy TBE Counts: 0
Busy Controller Counts:
L1TCache-0:0  L1TCache-1:0  L1TCache-2:0  L1TCache-3:0  L1TCache-4:0  L1TCache-5:0  L1TCache-6:0  L1TCache-7:0  

L2TCache-0:0  L2TCache-1:0  L2TCache-2:0  L2TCache-3:0  
L2Cache-0:0  L2Cache-1:0  L2Cache-2:0  L2Cache-3:0  
L1Cache-0:0  L1Cache-1:0  L1Cache-2:0  L1Cache-3:0  L1Cache-4:0  L1Cache-5:0  L1Cache-6:0  L1Cache-7:0  

Directory-0:0  Directory-1:0  Directory-2:0  Directory-3:0  

Busy Bank Count:0

L1TBE_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
L2TBE_usage: [binsize: 1 max: 9 count: 21286980 average: 1.7909 | standard deviation: 1.22932 | 3192277 6407515 5797924 3768453 1798453 313953 8308 81 12 4 ]
StopTable_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
sequencer_requests_outstanding: [binsize: 1 max: 11 count: 21184810 average: 3.13172 | standard deviation: 1.3127 | 0 2214512 5075695 6110829 4057723 2965561 735829 24455 186 10 9 1 ]
store_buffer_size: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
unique_blocks_in_store_buffer: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle Demand Cache Accesses
----------------------------------------
miss_latency: [binsize: 4 max: 403 count: 21184810 average: 32.4789 | standard deviation: 14.1835 | 0 234 0 0 0 0 0 15539600 4534269 901597 144313 16150 436 83 81 41 13 7 0 0 0 0 0 0 0 0 0 0 6048 2964 500 103 142 53 16 22 14 6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 5 6 1 0 0 4 6 1 2 0 0 0 1001 4923 3356 210 16 4054 19368 4748 309 46 5 16 22 16 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_LD: [binsize: 64 max: 403 count: 14992860 average: 32.2849 | standard deviation: 9.03244 | 14973903 8543 231 0 13 10114 56 0 0 0 ]
miss_latency_ST: [binsize: 64 max: 377 count: 6191950 average: 32.9488 | standard deviation: 22.1455 | 6162901 1092 22 0 10 27925 0 0 0 0 ]
miss_latency_NULL: [binsize: 4 max: 403 count: 21184810 average: 32.4789 | standard deviation: 14.1835 | 0 234 0 0 0 0 0 15539600 4534269 901597 144313 16150 436 83 81 41 13 7 0 0 0 0 0 0 0 0 0 0 6048 2964 500 103 142 53 16 22 14 6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 5 6 1 0 0 4 6 1 2 0 0 0 1001 4923 3356 210 16 4054 19368 4748 309 46 5 16 22 16 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_L2Miss: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle SW Prefetch Requests
------------------------------------
prefetch_latency: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
prefetch_latency_L2Miss:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
multicast_retries: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
gets_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
getx_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
explicit_training_mask: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Sequencer  Requests (MLP)
------------------------------------
Sequencer Requests All
Sequencer_ALL : [binsize: 1 max: 11 count: 21184810 average: 3.13172 | standard deviation: 1.3127 | 0 2214512 5075695 6110829 4057723 2965561 735829 24455 186 10 9 1 ]
Sequencer_0: [binsize: 1 max: 7 count: 275 average: 3.44364 | standard deviation: 1.57536 | 0 37 46 58 62 41 26 5 ]
Sequencer_1: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_2: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_3: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_4: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_5: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_0: [binsize: 1 max: 8 count: 8810651 average: 3.33744 | standard deviation: 1.27249 | 0 298012 2272743 2774092 1679418 1212372 558468 15424 122 ]
SequencerACC_1: [binsize: 1 max: 3 count: 101639 average: 1.00024 | standard deviation: 0.0171804 | 0 101618 18 3 ]
SequencerACC_2: [binsize: 1 max: 4 count: 101916 average: 1.00553 | standard deviation: 0.0781853 | 0 101378 517 16 5 ]
SequencerACC_3: [binsize: 1 max: 11 count: 12170329 average: 3.01839 | standard deviation: 1.30687 | 0 1713467 2802371 3336660 2378238 1753148 177335 9026 64 10 9 1 ]
SequencerACC_4: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_5: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Request vs. System State Profile
--------------------------------


filter_action: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Message Delayed Cycles
----------------------
Total_delay_cycles: [binsize: 2 max: 57 count: 150489 average: 28.1605 | standard deviation: 4.93469 | 0 0 0 0 0 14 0 0 9530 6 84 2 0 28582 95290 3534 2584 493 165 104 110 9120 569 110 114 50 26 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
Total_nonPF_delay_cycles: [binsize: 2 max: 57 count: 48098 average: 27.8257 | standard deviation: 8.53968 | 0 0 0 0 0 0 0 0 9530 6 18 1 0 28582 28 4 5 2 1 0 0 9071 548 110 114 50 26 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
  virtual_network_0_delay_cycles: [binsize: 1 max: 45 count: 102391 average: 28.3177 | standard deviation: 1.20674 | 0 0 0 0 0 0 0 0 0 0 0 14 0 0 0 0 0 0 0 0 0 66 1 0 0 0 0 0 90513 4749 593 2937 2406 173 312 179 88 76 79 25 45 65 39 10 12 9 ]
  virtual_network_1_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_2_delay_cycles: [binsize: 1 max: 21 count: 18 average:    21 | standard deviation: 0 | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18 ]
  virtual_network_3_delay_cycles: [binsize: 2 max: 57 count: 48080 average: 27.8283 | standard deviation: 8.54026 | 0 0 0 0 0 0 0 0 9530 6 0 1 0 28582 28 4 5 2 1 0 0 9071 548 110 114 50 26 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
  virtual_network_4_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_5_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_6_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_7_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Resource Usage
--------------
page_size: 4096
user_time: 5179
system_time: 52
page_reclaims: 24388
page_faults: 0
swaps: 0
block_inputs: 0
block_outputs: 976

Coherence Bandwidth Breakdown
----------------------
L1_ATOMIC = 0
L2_DATA = 190590
L2_TO_L2T_MSG = 15
L2_DATA_GX = 60
L2T_TO_L1T_DATA = 59970828
L1_DATA_GX = 0
L2_TO_L2T_ACK = 16341
L2T_TO_L1T_MSG = 6191828
L2_DATA_S = 145
L2T_TO_L1T_ATOMIC = 0
L1_DATA_PC = 0
L1_MSG = 0
L2_COHMSG_FWD = 18
L1_DATA_F = 0
L1_DATA_PX = 49605
L2_COHMSG_RCL = 0
L1T_TO_L2T_DATA = 24767312
L2_MSG = 0
L2_COHMSG_INV = 0
L1_COHMSG_RCLACK = 0
L1T_TO_L2T_ATOMIC = 0
L2_COHMSG = 0
L2_ATOMIC = 0
L2_TO_L2T_DATA = 239725
L1_DATA = 0
L1_COHMSG = 102391
L1_COHMSG_INVACK = 0
L1T_TO_L2T_MSG = 14992707
----------------------
total_flits_messages = 106521565
----------------------

DMA = 0
DATA_GX_OW = 68
DATA_PX_C = 39684
DATA_PX_D = 9921
DATA_GX_C = 17
Block_lifetimes_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[WRITE]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[EVICT]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_evict: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_fence: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Private_L1_evictions: 0
MessageBuffer: [Chip 0 0, L1Cache, mandatoryQueue] stats - msgs:275 full:0 size:[binsize: 1 max: 4 count: 275 average: 2.32364 | standard deviation: 1.14465 | 0 87 74 52 62 ]
MessageBuffer: [Chip 0 1, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Network Stats
-------------

Network interface outbound traffic
NI_0 (L1TCache) : [L1TCache]=0 [L2TCache]=14723597 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_1 (L1TCache) : [L1TCache]=0 [L2TCache]=406544 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_2 (L1TCache) : [L1TCache]=0 [L2TCache]=407631 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_3 (L1TCache) : [L1TCache]=0 [L2TCache]=24222247 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_4 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_5 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_6 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_7 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_8 (L2TCache) : [L1TCache]=9988965 [L2TCache]=0 [L2Cache]=32374 [L1Cache]=0 [Directory]=0 
NI_9 (L2TCache) : [L1TCache]=701939 [L2TCache]=0 [L2Cache]=36524 [L1Cache]=0 [Directory]=0 
NI_10 (L2TCache) : [L1TCache]=2772267 [L2TCache]=0 [L2Cache]=14066 [L1Cache]=0 [Directory]=0 
NI_11 (L2TCache) : [L1TCache]=52699485 [L2TCache]=0 [L2Cache]=68951 [L1Cache]=0 [Directory]=0 
NI_12 (L2Cache) : [L1TCache]=0 [L2TCache]=58828 [L2Cache]=0 [L1Cache]=35 [Directory]=9413 
NI_13 (L2Cache) : [L1TCache]=0 [L2TCache]=65892 [L2Cache]=0 [L1Cache]=11 [Directory]=10456 
NI_14 (L2Cache) : [L1TCache]=0 [L2TCache]=35160 [L2Cache]=0 [L1Cache]=11 [Directory]=7034 
NI_15 (L2Cache) : [L1TCache]=0 [L2TCache]=96111 [L2Cache]=0 [L1Cache]=166 [Directory]=11215 
NI_16 (L1Cache) : [L1TCache]=0 [L2TCache]=90 [L2Cache]=82 [L1Cache]=0 [Directory]=0 
NI_17 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_18 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_19 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_20 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_21 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_22 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_23 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_24 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=47625 [L1Cache]=0 [Directory]=0 
NI_25 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=47645 [L1Cache]=0 [Directory]=0 
NI_26 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=47650 [L1Cache]=0 [Directory]=0 
NI_27 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=47670 [L1Cache]=0 [Directory]=0 
L1_L2_flits_transferred = 0
L1_out_flits = 0
L2_out_flits = 0
-------------
Average Link Utilization :: 0.0121022 flits/cycle
total_flits_on_link = 214278927
-------------
Total VC Load [0] = 54391 flits
Total VC Load [1] = 54418 flits
Total VC Load [2] = 54372 flits
Total VC Load [3] = 54429 flits
Total VC Load [4] = 29 flits
Total VC Load [5] = 41 flits
Total VC Load [6] = 34 flits
Total VC Load [7] = 28 flits
Total VC Load [8] = 33335 flits
Total VC Load [9] = 33369 flits
Total VC Load [10] = 33360 flits
Total VC Load [11] = 33348 flits
Total VC Load [12] = 471649 flits
Total VC Load [13] = 474182 flits
Total VC Load [14] = 470050 flits
Total VC Load [15] = 474613 flits
Total VC Load [16] = 47978 flits
Total VC Load [17] = 47993 flits
Total VC Load [18] = 47981 flits
Total VC Load [19] = 47977 flits
Total VC Load [20] = 19935730 flits
Total VC Load [21] = 19899760 flits
Total VC Load [22] = 19850178 flits
Total VC Load [23] = 19834370 flits
Total VC Load [24] = 33089380 flits
Total VC Load [25] = 33069630 flits
Total VC Load [26] = 33099772 flits
Total VC Load [27] = 33066530 flits
Total VC Load [28] = 0 flits
Total VC Load [29] = 0 flits
Total VC Load [30] = 0 flits
Total VC Load [31] = 0 flits
-------------
Average VC Load [0] = 0.000202748 flits/cycle 
Average VC Load [1] = 0.000202848 flits/cycle 
Average VC Load [2] = 0.000202677 flits/cycle 
Average VC Load [3] = 0.000202889 flits/cycle 
Average VC Load [4] = 1.081e-07 flits/cycle 
Average VC Load [5] = 1.52832e-07 flits/cycle 
Average VC Load [6] = 1.26738e-07 flits/cycle 
Average VC Load [7] = 1.04373e-07 flits/cycle 
Average VC Load [8] = 0.00012426 flits/cycle 
Average VC Load [9] = 0.000124386 flits/cycle 
Average VC Load [10] = 0.000124353 flits/cycle 
Average VC Load [11] = 0.000124308 flits/cycle 
Average VC Load [12] = 0.00175812 flits/cycle 
Average VC Load [13] = 0.00176756 flits/cycle 
Average VC Load [14] = 0.00175216 flits/cycle 
Average VC Load [15] = 0.00176917 flits/cycle 
Average VC Load [16] = 0.000178843 flits/cycle 
Average VC Load [17] = 0.000178899 flits/cycle 
Average VC Load [18] = 0.000178854 flits/cycle 
Average VC Load [19] = 0.000178839 flits/cycle 
Average VC Load [20] = 0.0743124 flits/cycle 
Average VC Load [21] = 0.0741783 flits/cycle 
Average VC Load [22] = 0.0739935 flits/cycle 
Average VC Load [23] = 0.0739346 flits/cycle 
Average VC Load [24] = 0.123344 flits/cycle 
Average VC Load [25] = 0.12327 flits/cycle 
Average VC Load [26] = 0.123383 flits/cycle 
Average VC Load [27] = 0.123259 flits/cycle 
Average VC Load [28] = 0 flits/cycle 
Average VC Load [29] = 0 flits/cycle 
Average VC Load [30] = 0 flits/cycle 
Average VC Load [31] = 0 flits/cycle 
-------------
Average network latency = 8.72103
-------------
Dynamic_Link_Power = 0.0885079
Static_Link_Power = 0.733365
Total_Link_Power = 0.821873
Total Link Area = 4.09374e+06 uM^2 
Router Dynamic Power:
       Input buffer: 0.00372333, Crossbar: 0.00712466, VC allocator: 0.000778856, SW allocator: 0.00221967, Clock: 0.153216, Total: 0.167063
Router Static Power:
       Input buffer: 0.891938, Crossbar: 0.1624, VC allocator: 0.438066, SW allocator: 0.0171352, Clock: 0.029369, Total: 1.53891
Router Total Power: 1.70597
Dynamic_Router_Power = 0.167063
Static_Router_Power = 1.53891
Total_Router_Power = 1.70597
Area:
Input buffer: 2.86355e-06, Crossbar: 2.50402e-06, VC allocator: 1.05856e-06, SW allocator: 4.14062e-08

Total_Dynamic_Power = 0.25557
Total_Static_Power = 2.27227
Total_Power = 2.52784
-------------

Gpusim Interface Stats
----------------------


Chip Stats
----------

 --- L1TCache ---
 - Event Counts -
Load  14992707
L1_WThru  6191828
L1_Atomic  0
L1_Replacement  31239
Data  0
Data_Done  14992707
Ack  0
Ack_Done  6191828
DataAtomic  0
DataAtomic_Done  0

 - Transitions -
I  Load  14992707
I  L1_WThru  6191828
I  L1_Atomic  0 <-- 
I  L1_Replacement  31239

S  Load  0 <-- 
S  L1_WThru  0 <-- 
S  L1_Atomic  0 <-- 
S  L1_Replacement  0 <-- 

I_S  L1_WThru  0 <-- 
I_S  L1_Atomic  0 <-- 
I_S  Data_Done  14992707

I_I  Load  0 <-- 
I_I  L1_WThru  0 <-- 
I_I  L1_Atomic  0 <-- 
I_I  Data  0 <-- 
I_I  Data_Done  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_Done  6191828
I_I  DataAtomic  0 <-- 
I_I  DataAtomic_Done  0 <-- 

SM  Load  0 <-- 
SM  L1_WThru  0 <-- 
SM  L1_Atomic  0 <-- 
SM  Data  0 <-- 
SM  Data_Done  0 <-- 
SM  Ack  0 <-- 
SM  Ack_Done  0 <-- 

 --- L2TCache ---
 - Event Counts -
L1_GETS  14992707
L1_Write  6191828
L1_Upgrade_T  0
L1_Upgrade_NT  0
L2_Atomic  0
L2_Expire  0
L2_Replacement  9909
L2_Replacement_clean  6417
Data  0
Data_all_Acks  47945
Ack  0
Ack_all  0
WB_Ack  16341
Fwd_GETX  5
Fwd_GETS  10
Inv  0

 - Transitions -
NP  L1_GETS  18914
NP  L1_Write  29031
NP  L1_Upgrade_NT  0 <-- 
NP  L2_Atomic  0 <-- 

E  L1_GETS  14973793
E  L1_Write  6162797
E  L1_Upgrade_NT  0 <-- 
E  L2_Atomic  0 <-- 
E  L2_Replacement  9909
E  L2_Replacement_clean  6417
E  Fwd_GETX  5
E  Fwd_GETS  10
E  Inv  0 <-- 

S  L1_GETS  0 <-- 
S  L1_Upgrade_T  0 <-- 
S  L2_Replacement  0 <-- 
S  L2_Replacement_clean  0 <-- 
S  Fwd_GETX  0 <-- 
S  Fwd_GETS  0 <-- 
S  Inv  0 <-- 

SS  L1_GETS  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 
SS  Fwd_GETX  0 <-- 
SS  Fwd_GETS  0 <-- 
SS  Inv  0 <-- 

IS  L1_GETS  0 <-- 
IS  Data  0 <-- 
IS  Data_all_Acks  18914
IS  Ack  0 <-- 
IS  Ack_all  0 <-- 

ISS  Data  0 <-- 
ISS  Data_all_Acks  0 <-- 
ISS  Ack  0 <-- 
ISS  Ack_all  0 <-- 

IM  Data  0 <-- 
IM  Data_all_Acks  29031
IM  Ack  0 <-- 
IM  Ack_all  0 <-- 

IMA  Data  0 <-- 
IMA  Data_all_Acks  0 <-- 
IMA  Ack  0 <-- 
IMA  Ack_all  0 <-- 

MI  L2_Expire  0 <-- 
MI  Fwd_GETX  0 <-- 
MI  Fwd_GETS  0 <-- 
MI  Inv  0 <-- 

MI_Ack  WB_Ack  16341
MI_Ack  Fwd_GETX  0 <-- 
MI_Ack  Fwd_GETS  0 <-- 
MI_Ack  Inv  0 <-- 

 --- L2Cache ---
 - Event Counts -
L1_GET_INSTR  0
L1_GETS  24
L1_GETX  47962
L1_UPGRADE  0
L1_PUTX  0
L1_PUTX_old  0
Fwd_L1_GETX  0
Fwd_L1_GETS  0
Fwd_L1_GET_INSTR  0
L2_Replacement  0
L2_Replacement_clean  0
Mem_Data  38118
WB_Data  0
WB_Data_clean  0
Ack  0
Ack_all  0
Mem_Ack  0
Unblock  0
Unblock_Cancel  0
Exclusive_Unblock  47985
PUTX_ACC  6420
DATA_ACC  9921

 - Transitions -
NP  L1_GET_INSTR  0 <-- 
NP  L1_GETS  14
NP  L1_GETX  38104
NP  L1_PUTX  0 <-- 
NP  L1_PUTX_old  0 <-- 

SS  L1_GET_INSTR  0 <-- 
SS  L1_GETS  0 <-- 
SS  L1_GETX  0 <-- 
SS  L1_UPGRADE  0 <-- 
SS  L1_PUTX  0 <-- 
SS  L1_PUTX_old  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 

M  L1_GET_INSTR  0 <-- 
M  L1_GETS  0 <-- 
M  L1_GETX  9835
M  L1_PUTX  0 <-- 
M  L1_PUTX_old  0 <-- 
M  L2_Replacement  0 <-- 
M  L2_Replacement_clean  0 <-- 

MT  L1_GET_INSTR  0 <-- 
MT  L1_GETS  10
MT  L1_GETX  23
MT  L1_PUTX  0 <-- 
MT  L1_PUTX_old  0 <-- 
MT  L2_Replacement  0 <-- 
MT  L2_Replacement_clean  0 <-- 
MT  PUTX_ACC  6417
MT  DATA_ACC  9909

M_I  L1_GET_INSTR  0 <-- 
M_I  L1_GETS  0 <-- 
M_I  L1_GETX  0 <-- 
M_I  L1_UPGRADE  0 <-- 
M_I  Mem_Ack  0 <-- 

MT_I  L1_GET_INSTR  0 <-- 
MT_I  L1_GETS  0 <-- 
MT_I  L1_GETX  0 <-- 
MT_I  L1_UPGRADE  0 <-- 
MT_I  L1_PUTX  0 <-- 
MT_I  L1_PUTX_old  0 <-- 
MT_I  WB_Data  0 <-- 
MT_I  WB_Data_clean  0 <-- 
MT_I  Ack_all  0 <-- 
MT_I  PUTX_ACC  0 <-- 
MT_I  DATA_ACC  0 <-- 

MCT_I  L1_GET_INSTR  0 <-- 
MCT_I  L1_GETS  0 <-- 
MCT_I  L1_GETX  0 <-- 
MCT_I  L1_UPGRADE  0 <-- 
MCT_I  L1_PUTX  0 <-- 
MCT_I  L1_PUTX_old  0 <-- 
MCT_I  WB_Data  0 <-- 
MCT_I  WB_Data_clean  0 <-- 
MCT_I  Ack_all  0 <-- 
MCT_I  PUTX_ACC  0 <-- 
MCT_I  DATA_ACC  0 <-- 

I_I  L1_GET_INSTR  0 <-- 
I_I  L1_GETS  0 <-- 
I_I  L1_GETX  0 <-- 
I_I  L1_UPGRADE  0 <-- 
I_I  L1_PUTX  0 <-- 
I_I  L1_PUTX_old  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_all  0 <-- 

S_I  L1_GET_INSTR  0 <-- 
S_I  L1_GETS  0 <-- 
S_I  L1_GETX  0 <-- 
S_I  L1_UPGRADE  0 <-- 
S_I  L1_PUTX  0 <-- 
S_I  L1_PUTX_old  0 <-- 
S_I  Ack  0 <-- 
S_I  Ack_all  0 <-- 

ISS  L1_GET_INSTR  0 <-- 
ISS  L1_GETS  0 <-- 
ISS  L1_GETX  0 <-- 
ISS  L1_PUTX  0 <-- 
ISS  L1_PUTX_old  0 <-- 
ISS  L2_Replacement  0 <-- 
ISS  L2_Replacement_clean  0 <-- 
ISS  Mem_Data  14

IS  L1_GET_INSTR  0 <-- 
IS  L1_GETS  0 <-- 
IS  L1_GETX  0 <-- 
IS  L1_PUTX  0 <-- 
IS  L1_PUTX_old  0 <-- 
IS  L2_Replacement  0 <-- 
IS  L2_Replacement_clean  0 <-- 
IS  Mem_Data  0 <-- 

IM  L1_GET_INSTR  0 <-- 
IM  L1_GETS  0 <-- 
IM  L1_GETX  0 <-- 
IM  L1_PUTX  0 <-- 
IM  L1_PUTX_old  0 <-- 
IM  L2_Replacement  0 <-- 
IM  L2_Replacement_clean  0 <-- 
IM  Mem_Data  38104

SS_MB  L1_GET_INSTR  0 <-- 
SS_MB  L1_GETS  0 <-- 
SS_MB  L1_GETX  0 <-- 
SS_MB  L1_UPGRADE  0 <-- 
SS_MB  L1_PUTX  0 <-- 
SS_MB  L1_PUTX_old  0 <-- 
SS_MB  L2_Replacement  0 <-- 
SS_MB  L2_Replacement_clean  0 <-- 
SS_MB  Exclusive_Unblock  0 <-- 

MT_MB  L1_GET_INSTR  0 <-- 
MT_MB  L1_GETS  0 <-- 
MT_MB  L1_GETX  0 <-- 
MT_MB  L1_UPGRADE  0 <-- 
MT_MB  L1_PUTX  0 <-- 
MT_MB  L1_PUTX_old  0 <-- 
MT_MB  L2_Replacement  0 <-- 
MT_MB  L2_Replacement_clean  0 <-- 
MT_MB  Exclusive_Unblock  47985
MT_MB  PUTX_ACC  2
MT_MB  DATA_ACC  3

M_MB  L1_GET_INSTR  0 <-- 
M_MB  L1_GETS  0 <-- 
M_MB  L1_GETX  0 <-- 
M_MB  L1_UPGRADE  0 <-- 
M_MB  L1_PUTX  0 <-- 
M_MB  L1_PUTX_old  0 <-- 
M_MB  L2_Replacement  0 <-- 
M_MB  L2_Replacement_clean  0 <-- 
M_MB  Exclusive_Unblock  0 <-- 

MT_IIB  L1_GET_INSTR  0 <-- 
MT_IIB  L1_GETS  0 <-- 
MT_IIB  L1_GETX  0 <-- 
MT_IIB  L1_UPGRADE  0 <-- 
MT_IIB  L1_PUTX  0 <-- 
MT_IIB  L1_PUTX_old  0 <-- 
MT_IIB  L2_Replacement  0 <-- 
MT_IIB  L2_Replacement_clean  0 <-- 
MT_IIB  WB_Data  0 <-- 
MT_IIB  WB_Data_clean  0 <-- 
MT_IIB  Unblock  0 <-- 
MT_IIB  PUTX_ACC  1
MT_IIB  DATA_ACC  9

MT_IB  L1_GET_INSTR  0 <-- 
MT_IB  L1_GETS  0 <-- 
MT_IB  L1_GETX  0 <-- 
MT_IB  L1_UPGRADE  0 <-- 
MT_IB  L1_PUTX  0 <-- 
MT_IB  L1_PUTX_old  0 <-- 
MT_IB  L2_Replacement  0 <-- 
MT_IB  L2_Replacement_clean  0 <-- 
MT_IB  WB_Data  0 <-- 
MT_IB  WB_Data_clean  0 <-- 

MT_SB  L1_GET_INSTR  0 <-- 
MT_SB  L1_GETS  0 <-- 
MT_SB  L1_GETX  0 <-- 
MT_SB  L1_UPGRADE  0 <-- 
MT_SB  L1_PUTX  0 <-- 
MT_SB  L1_PUTX_old  0 <-- 
MT_SB  L2_Replacement  0 <-- 
MT_SB  L2_Replacement_clean  0 <-- 
MT_SB  Unblock  0 <-- 

 --- L1Cache ---
 - Event Counts -
Load  153
Ifetch  0
Store  122
Inv  0
L1_Replacement  0
Fwd_GETX  18
Fwd_GETS  0
Fwd_GET_INSTR  0
Data  0
Data_Exclusive  29
DataS_fromL1  0
Data_all_Acks  12
Ack  0
Ack_all  0
WB_Ack  0

 - Transitions -
NP  Load  16
NP  Ifetch  0 <-- 
NP  Store  12
NP  Inv  0 <-- 
NP  L1_Replacement  0 <-- 

I  Load  8
I  Ifetch  0 <-- 
I  Store  5
I  Inv  0 <-- 
I  L1_Replacement  0 <-- 

S  Load  0 <-- 
S  Ifetch  0 <-- 
S  Store  0 <-- 
S  Inv  0 <-- 
S  L1_Replacement  0 <-- 

E  Load  35
E  Ifetch  0 <-- 
E  Store  9
E  Inv  0 <-- 
E  L1_Replacement  0 <-- 
E  Fwd_GETX  6
E  Fwd_GETS  0 <-- 
E  Fwd_GET_INSTR  0 <-- 

M  Load  94
M  Ifetch  0 <-- 
M  Store  96
M  Inv  0 <-- 
M  L1_Replacement  0 <-- 
M  Fwd_GETX  12
M  Fwd_GETS  0 <-- 
M  Fwd_GET_INSTR  0 <-- 

IS  Load  0 <-- 
IS  Ifetch  0 <-- 
IS  Store  0 <-- 
IS  Inv  0 <-- 
IS  L1_Replacement  0 <-- 
IS  Data_Exclusive  24
IS  DataS_fromL1  0 <-- 
IS  Data_all_Acks  0 <-- 

IM  Load  0 <-- 
IM  Ifetch  0 <-- 
IM  Store  0 <-- 
IM  Inv  0 <-- 
IM  L1_Replacement  0 <-- 
IM  Data  0 <-- 
IM  Data_Exclusive  5
IM  Data_all_Acks  12
IM  Ack  0 <-- 

SM  Load  0 <-- 
SM  Ifetch  0 <-- 
SM  Store  0 <-- 
SM  Inv  0 <-- 
SM  L1_Replacement  0 <-- 
SM  Ack  0 <-- 
SM  Ack_all  0 <-- 

IS_I  Load  0 <-- 
IS_I  Ifetch  0 <-- 
IS_I  Store  0 <-- 
IS_I  Inv  0 <-- 
IS_I  L1_Replacement  0 <-- 
IS_I  Data_Exclusive  0 <-- 
IS_I  DataS_fromL1  0 <-- 
IS_I  Data_all_Acks  0 <-- 

M_I  Load  0 <-- 
M_I  Ifetch  0 <-- 
M_I  Store  0 <-- 
M_I  Inv  0 <-- 
M_I  L1_Replacement  0 <-- 
M_I  Fwd_GETX  0 <-- 
M_I  Fwd_GETS  0 <-- 
M_I  Fwd_GET_INSTR  0 <-- 
M_I  WB_Ack  0 <-- 

E_I  Load  0 <-- 
E_I  Ifetch  0 <-- 
E_I  Store  0 <-- 
E_I  L1_Replacement  0 <-- 

SINK_WB_ACK  Load  0 <-- 
SINK_WB_ACK  Ifetch  0 <-- 
SINK_WB_ACK  Store  0 <-- 
SINK_WB_ACK  Inv  0 <-- 
SINK_WB_ACK  L1_Replacement  0 <-- 
SINK_WB_ACK  WB_Ack  0 <-- 

 --- Directory ---
 - Event Counts -
Fetch  38118
Data  0

 - Transitions -
I  Fetch  38118
I  Data  0 <-- 


Chip Buffer Stats
----------

MessageBuffer: [Chip 0 0, L1TCache, requestFromL1Cache] stats - msgs:8810651 full:0 size:[binsize: 1 max: 6 count: 8810651 average: 1.15622 | standard deviation: 0.498372 | 0 7790805 801661 98147 101965 17822 251 ]
MessageBuffer: [Chip 0 1, L1TCache, requestFromL1Cache] stats - msgs:101639 full:0 size:[binsize: 1 max: 2 count: 101639 average: 1.00002 | standard deviation: 0.00443595 | 0 101637 2 ]
MessageBuffer: [Chip 0 2, L1TCache, requestFromL1Cache] stats - msgs:101916 full:0 size:[binsize: 1 max: 2 count: 101916 average: 1.00004 | standard deviation: 0.00626485 | 0 101912 4 ]
MessageBuffer: [Chip 0 3, L1TCache, requestFromL1Cache] stats - msgs:12170329 full:0 size:[binsize: 1 max: 6 count: 12170329 average: 1.15609 | standard deviation: 0.412596 | 0 10498179 1451148 214608 6220 173 1 ]
MessageBuffer: [Chip 0 4, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1TCache, responseToL1Cache] stats - msgs:8810651 full:0 size:[binsize: 1 max: 2 count: 8810651 average: 1.04129 | standard deviation: 0.198954 | 0 8446884 363767 ]
MessageBuffer: [Chip 0 1, L1TCache, responseToL1Cache] stats - msgs:101639 full:0 size:[binsize: 1 max: 2 count: 101639 average: 1.00001 | standard deviation: 0.00313669 | 0 101638 1 ]
MessageBuffer: [Chip 0 2, L1TCache, responseToL1Cache] stats - msgs:101916 full:0 size:[binsize: 1 max: 2 count: 101916 average: 1.00001 | standard deviation: 0.00313243 | 0 101915 1 ]
MessageBuffer: [Chip 0 3, L1TCache, responseToL1Cache] stats - msgs:12170329 full:0 size:[binsize: 1 max: 2 count: 12170329 average: 1.05297 | standard deviation: 0.223978 | 0 11525640 644689 ]
MessageBuffer: [Chip 0 4, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2Cache] stats - msgs:2656644 full:0 size:[binsize: 1 max: 3 count: 2656644 average: 1.07521 | standard deviation: 0.271256 | 0 2462199 189093 5352 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2Cache] stats - msgs:246323 full:0 size:[binsize: 1 max: 2 count: 246323 average: 1.00009 | standard deviation: 0.00945061 | 0 246301 22 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2Cache] stats - msgs:950490 full:0 size:[binsize: 1 max: 2 count: 950490 average: 1.04755 | standard deviation: 0.212823 | 0 905290 45200 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2Cache] stats - msgs:17331078 full:0 size:[binsize: 1 max: 4 count: 17331078 average: 1.31856 | standard deviation: 0.54306 | 0 12430935 4332829 513738 53576 ]
MessageBuffer: [Chip 0 0, L2TCache, L1RequestToL2Cache] stats - msgs:2656644 full:0 size:[binsize: 1 max: 2 count: 2656644 average: 1.02743 | standard deviation: 0.163329 | 0 2583776 72868 ]
MessageBuffer: [Chip 0 1, L2TCache, L1RequestToL2Cache] stats - msgs:246323 full:0 size:[binsize: 1 max: 1 count: 246323 average:     1 | standard deviation: 0 | 0 246323 ]
MessageBuffer: [Chip 0 2, L2TCache, L1RequestToL2Cache] stats - msgs:950490 full:0 size:[binsize: 1 max: 2 count: 950490 average: 1.00582 | standard deviation: 0.0760759 | 0 944957 5533 ]
MessageBuffer: [Chip 0 3, L2TCache, L1RequestToL2Cache] stats - msgs:17331078 full:0 size:[binsize: 1 max: 2 count: 17331078 average: 1.03377 | standard deviation: 0.180646 | 0 16745746 585332 ]
MessageBuffer: [Chip 0 0, L2TCache, requestFromL2TCache] stats - msgs:12384 full:0 size:[binsize: 1 max: 2 count: 12384 average: 1.09803 | standard deviation: 0.297368 | 0 11170 1214 ]
MessageBuffer: [Chip 0 1, L2TCache, requestFromL2TCache] stats - msgs:14586 full:0 size:[binsize: 1 max: 2 count: 14586 average: 1.15343 | standard deviation: 0.360455 | 0 12348 2238 ]
MessageBuffer: [Chip 0 2, L2TCache, requestFromL2TCache] stats - msgs:7033 full:0 size:[binsize: 1 max: 1 count: 7033 average:     1 | standard deviation: 0 | 0 7033 ]
MessageBuffer: [Chip 0 3, L2TCache, requestFromL2TCache] stats - msgs:20362 full:0 size:[binsize: 1 max: 2 count: 20362 average: 1.14561 | standard deviation: 0.35278 | 0 17397 2965 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2TCache] stats - msgs:1764 full:0 size:[binsize: 1 max: 1 count: 1764 average:     1 | standard deviation: 0 | 0 1764 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2TCache] stats - msgs:1918 full:0 size:[binsize: 1 max: 1 count: 1918 average:     1 | standard deviation: 0 | 0 1918 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2TCache] stats - msgs:6239 full:0 size:[binsize: 1 max: 2 count: 6239 average: 1.00032 | standard deviation: 0.0179057 | 0 6237 2 ]
MessageBuffer: [Chip 0 0, L2TCache, unblockFromL2TCache] stats - msgs:11170 full:0 size:[binsize: 1 max: 1 count: 11170 average:     1 | standard deviation: 0 | 0 11170 ]
MessageBuffer: [Chip 0 1, L2TCache, unblockFromL2TCache] stats - msgs:12348 full:0 size:[binsize: 1 max: 1 count: 12348 average:     1 | standard deviation: 0 | 0 12348 ]
MessageBuffer: [Chip 0 2, L2TCache, unblockFromL2TCache] stats - msgs:7033 full:0 size:[binsize: 1 max: 1 count: 7033 average:     1 | standard deviation: 0 | 0 7033 ]
MessageBuffer: [Chip 0 3, L2TCache, unblockFromL2TCache] stats - msgs:17394 full:0 size:[binsize: 1 max: 1 count: 17394 average:     1 | standard deviation: 0 | 0 17394 ]
MessageBuffer: [Chip 0 0, L2TCache, requestToL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2TCache, requestToL2TCache] stats - msgs:1 full:0 size:[binsize: 1 max: 1 count: 1 average:     1 | standard deviation: 0 | 0 1 ]
MessageBuffer: [Chip 0 2, L2TCache, requestToL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L2TCache, requestToL2TCache] stats - msgs:14 full:0 size:[binsize: 1 max: 2 count: 14 average: 1.07143 | standard deviation: 0.27735 | 0 13 1 ]
MessageBuffer: [Chip 0 0, L2TCache, responseToL2TCache] stats - msgs:14148 full:0 size:[binsize: 1 max: 2 count: 14148 average: 1.00042 | standard deviation: 0.0205941 | 0 14142 6 ]
MessageBuffer: [Chip 0 1, L2TCache, responseToL2TCache] stats - msgs:16504 full:0 size:[binsize: 1 max: 1 count: 16504 average:     1 | standard deviation: 0 | 0 16504 ]
MessageBuffer: [Chip 0 2, L2TCache, responseToL2TCache] stats - msgs:7033 full:0 size:[binsize: 1 max: 1 count: 7033 average:     1 | standard deviation: 0 | 0 7033 ]
MessageBuffer: [Chip 0 3, L2TCache, responseToL2TCache] stats - msgs:26601 full:0 size:[binsize: 1 max: 2 count: 26601 average: 1.00406 | standard deviation: 0.0637193 | 0 26493 108 ]
MessageBuffer: [Chip 0 0, L2Cache, DirRequestFromL2Cache] stats - msgs:9413 full:0 size:[binsize: 1 max: 1 count: 9413 average:     1 | standard deviation: 0 | 0 9413 ]
MessageBuffer: [Chip 0 1, L2Cache, DirRequestFromL2Cache] stats - msgs:10456 full:0 size:[binsize: 1 max: 1 count: 10456 average:     1 | standard deviation: 0 | 0 10456 ]
MessageBuffer: [Chip 0 2, L2Cache, DirRequestFromL2Cache] stats - msgs:7034 full:0 size:[binsize: 1 max: 1 count: 7034 average:     1 | standard deviation: 0 | 0 7034 ]
MessageBuffer: [Chip 0 3, L2Cache, DirRequestFromL2Cache] stats - msgs:11215 full:0 size:[binsize: 1 max: 2 count: 11215 average: 1.00027 | standard deviation: 0.0163561 | 0 11212 3 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestFromL2Cache] stats - msgs:2 full:0 size:[binsize: 1 max: 1 count: 2 average:     1 | standard deviation: 0 | 0 2 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestFromL2Cache] stats - msgs:1 full:0 size:[binsize: 1 max: 1 count: 1 average:     1 | standard deviation: 0 | 0 1 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestFromL2Cache] stats - msgs:30 full:0 size:[binsize: 1 max: 2 count: 30 average:   1.1 | standard deviation: 0.321634 | 0 27 3 ]
MessageBuffer: [Chip 0 0, L2Cache, responseFromL2Cache] stats - msgs:14155 full:0 size:[binsize: 1 max: 2 count: 14155 average: 1.02155 | standard deviation: 0.145344 | 0 13850 305 ]
MessageBuffer: [Chip 0 1, L2Cache, responseFromL2Cache] stats - msgs:16505 full:0 size:[binsize: 1 max: 2 count: 16505 average: 1.04744 | standard deviation: 0.212606 | 0 15722 783 ]
MessageBuffer: [Chip 0 2, L2Cache, responseFromL2Cache] stats - msgs:7034 full:0 size:[binsize: 1 max: 1 count: 7034 average:     1 | standard deviation: 0 | 0 7034 ]
MessageBuffer: [Chip 0 3, L2Cache, responseFromL2Cache] stats - msgs:26615 full:0 size:[binsize: 1 max: 4 count: 26615 average: 1.08322 | standard deviation: 0.277741 | 0 24409 2199 5 2 ]
MessageBuffer: [Chip 0 0, L2Cache, unblockToL2Cache] stats - msgs:11177 full:0 size:[binsize: 1 max: 1 count: 11177 average:     1 | standard deviation: 0 | 0 11177 ]
MessageBuffer: [Chip 0 1, L2Cache, unblockToL2Cache] stats - msgs:12350 full:0 size:[binsize: 1 max: 1 count: 12350 average:     1 | standard deviation: 0 | 0 12350 ]
MessageBuffer: [Chip 0 2, L2Cache, unblockToL2Cache] stats - msgs:7035 full:0 size:[binsize: 1 max: 1 count: 7035 average:     1 | standard deviation: 0 | 0 7035 ]
MessageBuffer: [Chip 0 3, L2Cache, unblockToL2Cache] stats - msgs:17423 full:0 size:[binsize: 1 max: 2 count: 17423 average: 1.00006 | standard deviation: 0.00757619 | 0 17422 1 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestToL2Cache] stats - msgs:12391 full:0 size:[binsize: 1 max: 1 count: 12391 average:     1 | standard deviation: 0 | 0 12391 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestToL2Cache] stats - msgs:14588 full:0 size:[binsize: 1 max: 1 count: 14588 average:     1 | standard deviation: 0 | 0 14588 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestToL2Cache] stats - msgs:7035 full:0 size:[binsize: 1 max: 1 count: 7035 average:     1 | standard deviation: 0 | 0 7035 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestToL2Cache] stats - msgs:20392 full:0 size:[binsize: 1 max: 2 count: 20392 average: 1.01275 | standard deviation: 0.112266 | 0 20132 260 ]
MessageBuffer: [Chip 0 0, L2Cache, responseToL2Cache] stats - msgs:11177 full:0 size:[binsize: 1 max: 1 count: 11177 average:     1 | standard deviation: 0 | 0 11177 ]
MessageBuffer: [Chip 0 1, L2Cache, responseToL2Cache] stats - msgs:12374 full:0 size:[binsize: 1 max: 1 count: 12374 average:     1 | standard deviation: 0 | 0 12374 ]
MessageBuffer: [Chip 0 2, L2Cache, responseToL2Cache] stats - msgs:7034 full:0 size:[binsize: 1 max: 1 count: 7034 average:     1 | standard deviation: 0 | 0 7034 ]
MessageBuffer: [Chip 0 3, L2Cache, responseToL2Cache] stats - msgs:17454 full:0 size:[binsize: 1 max: 1 count: 17454 average:     1 | standard deviation: 0 | 0 17454 ]
MessageBuffer: [Chip 0 0, L1Cache, requestFromL1Cache] stats - msgs:41 full:0 size:[binsize: 1 max: 2 count: 41 average: 1.14634 | standard deviation: 0.387298 | 0 35 6 ]
MessageBuffer: [Chip 0 1, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseFromL1Cache] stats - msgs:18 full:0 size:[binsize: 1 max: 2 count: 18 average: 1.05556 | standard deviation: 0.242536 | 0 17 1 ]
MessageBuffer: [Chip 0 1, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, unblockFromL1Cache] stats - msgs:41 full:0 size:[binsize: 1 max: 2 count: 41 average: 1.07317 | standard deviation: 0.273861 | 0 38 3 ]
MessageBuffer: [Chip 0 1, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, requestToL1Cache] stats - msgs:18 full:0 size:[binsize: 1 max: 2 count: 18 average: 1.05556 | standard deviation: 0.242536 | 0 17 1 ]
MessageBuffer: [Chip 0 1, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseToL1Cache] stats - msgs:41 full:0 size:[binsize: 1 max: 2 count: 41 average: 1.04878 | standard deviation: 0.223607 | 0 39 2 ]
MessageBuffer: [Chip 0 1, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, requestToDir] stats - msgs:9525 full:0 size:[binsize: 1 max: 1 count: 9525 average:     1 | standard deviation: 0 | 0 9525 ]
MessageBuffer: [Chip 0 1, Directory, requestToDir] stats - msgs:9529 full:0 size:[binsize: 1 max: 1 count: 9529 average:     1 | standard deviation: 0 | 0 9529 ]
MessageBuffer: [Chip 0 2, Directory, requestToDir] stats - msgs:9530 full:0 size:[binsize: 1 max: 1 count: 9530 average:     1 | standard deviation: 0 | 0 9530 ]
MessageBuffer: [Chip 0 3, Directory, requestToDir] stats - msgs:9534 full:0 size:[binsize: 1 max: 1 count: 9534 average:     1 | standard deviation: 0 | 0 9534 ]
MessageBuffer: [Chip 0 0, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, responseFromDir] stats - msgs:9525 full:0 size:[binsize: 1 max: 2 count: 9525 average: 1.00861 | standard deviation: 0.0927892 | 0 9443 82 ]
MessageBuffer: [Chip 0 1, Directory, responseFromDir] stats - msgs:9529 full:0 size:[binsize: 1 max: 3 count: 9529 average: 1.00766 | standard deviation: 0.0898969 | 0 9458 69 2 ]
MessageBuffer: [Chip 0 2, Directory, responseFromDir] stats - msgs:9530 full:0 size:[binsize: 1 max: 2 count: 9530 average: 1.00745 | standard deviation: 0.0863188 | 0 9459 71 ]
MessageBuffer: [Chip 0 3, Directory, responseFromDir] stats - msgs:9534 full:0 size:[binsize: 1 max: 3 count: 9534 average: 1.0086 | standard deviation: 0.0949805 | 0 9454 78 2 ]
