AR calc_top behavioral /home/mads/Xilinx_Projects/MyFPGAProject/Calc_Projekt/Calc_top.vhd sub00/vhpl17 1746174710
EN sevenseg4 NULL /home/mads/Xilinx_Projects/MyFPGAProject/Calc_Projekt/SevenSeg4.vhd sub00/vhpl08 1746174701
EN calc_data_topmudule NULL /home/mads/Xilinx_Projects/MyFPGAProject/Calc_Projekt/Calc_data_topmudule.vhd sub00/vhpl14 1746174707
AR std_16bit_reg behavioral /home/mads/Xilinx_Projects/MyFPGAProject/Calc_Projekt/std_16bit_reg.vhd sub00/vhpl05 1746174698
AR calc_menu behavioral /home/mads/Xilinx_Projects/MyFPGAProject/Calc_Projekt/Calc_Menu.vhd sub00/vhpl13 1746174706
AR std_8bit_reg behavioral /home/mads/Xilinx_Projects/MyFPGAProject/Calc_Projekt/std_8bit_reg.vhd sub00/vhpl03 1746174696
EN std_8bit_reg NULL /home/mads/Xilinx_Projects/MyFPGAProject/Calc_Projekt/std_8bit_reg.vhd sub00/vhpl02 1746174695
EN debounce NULL /home/mads/Xilinx_Projects/MyFPGAProject/Calc_Projekt/Debounce_corrected.vhd sub00/vhpl10 1746174703
EN div_component NULL /home/mads/Xilinx_Projects/MyFPGAProject/Calc_Projekt/div_compoent.vhd sub00/vhpl00 1746174693
EN std_16bit_reg NULL /home/mads/Xilinx_Projects/MyFPGAProject/Calc_Projekt/std_16bit_reg.vhd sub00/vhpl04 1746174697
EN calc_menu NULL /home/mads/Xilinx_Projects/MyFPGAProject/Calc_Projekt/Calc_Menu.vhd sub00/vhpl12 1746174705
AR debounce behavioral /home/mads/Xilinx_Projects/MyFPGAProject/Calc_Projekt/Debounce_corrected.vhd sub00/vhpl11 1746174704
EN calc_top NULL /home/mads/Xilinx_Projects/MyFPGAProject/Calc_Projekt/Calc_top.vhd sub00/vhpl16 1746174709
EN divclk NULL /home/mads/Xilinx_Projects/MyFPGAProject/Calc_Projekt/DivClk.vhd sub00/vhpl06 1746174699
AR sevenseg4 sevenseg_arch /home/mads/Xilinx_Projects/MyFPGAProject/Calc_Projekt/SevenSeg4.vhd sub00/vhpl09 1746174702
AR div_component behavioral /home/mads/Xilinx_Projects/MyFPGAProject/Calc_Projekt/div_compoent.vhd sub00/vhpl01 1746174694
AR calc_data_topmudule behavioral /home/mads/Xilinx_Projects/MyFPGAProject/Calc_Projekt/Calc_data_topmudule.vhd sub00/vhpl15 1746174708
AR divclk divclk_arch /home/mads/Xilinx_Projects/MyFPGAProject/Calc_Projekt/DivClk.vhd sub00/vhpl07 1746174700
