Copying file /mnt/efs/fs1/connectal/verilog/SyncReset.v
Copying file /mnt/efs/fs1/connectal/verilog/SyncFIFO1.v
Copying file /mnt/efs/fs1/connectal/verilog/SyncFIFO.v
Copying file /mnt/efs/fs1/connectal/verilog/cl_id_defines.vh
Copying file /mnt/efs/fs1/connectal/verilog/awsf1.sv
Looking in directory /home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/interfaces
Copying file /home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/interfaces/cl_ports.vh
Copying file /home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/interfaces/unused_sh_ocl_template.inc
Copying file /home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/interfaces/unused_cl_sda_template.inc
Copying file /home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/interfaces/unused_sh_ocl_template.inc
Copying file /home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/interfaces/unused_flr_template.inc
Copying file /home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/interfaces/unused_dma_pcis_template.inc
Copying file /home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/interfaces/unused_sh_bar1_template.inc
Copying file /home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/interfaces/unused_pcim_template.inc
Copying file /home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/interfaces/unused_cl_sda_template.inc
Copying file /home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/interfaces/unused_ddr_a_b_d_template.inc
Copying file /home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/interfaces/unused_apppf_irq_template.inc
Copying file /home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/interfaces/unused_ddr_c_template.inc
## exec chmod +w {*}[glob $TARGET_DIR/*]
# source $HDK_SHELL_DIR/build/scripts/device_type.tcl
## proc DEVICE_TYPE {} {
##     return xcvu9p-flgb2104-2-i 
## }
# source $HDK_SHELL_DIR/build/scripts/step_user.tcl -notrace
# puts "AWS FPGA: ([clock format [clock seconds] -format %T]) Calling aws_gen_clk_constraints.tcl to generate clock constraints from developer's specified recipe.";
AWS FPGA: (19:02:47) Calling aws_gen_clk_constraints.tcl to generate clock constraints from developer's specified recipe.
# source $HDK_SHELL_DIR/build/scripts/aws_gen_clk_constraints.tcl
## switch $clock_recipe_a {
##     "A0" {
##         set clk_main_a0_period        8
##         set clk_main_a0_half_period   4
##         set clk_extra_a1_period      16
##         set clk_extra_a1_half_period  8
##         set clk_extra_a2_period       5.333
##         set clk_extra_a2_half_period  2.667
##         set clk_extra_a3_period       4
##         set clk_extra_a3_half_period  2
##     }
##     "A1" {
##         set clk_main_a0_period        4
##         set clk_main_a0_half_period   2
##         set clk_extra_a1_period       8
##         set clk_extra_a1_half_period  4
##         set clk_extra_a2_period       2.667
##         set clk_extra_a2_half_period  1.333
##         set clk_extra_a3_period       2
##         set clk_extra_a3_half_period  1
##     }
##     "A2" {
##         set clk_main_a0_period        64
##         set clk_main_a0_half_period   32
##         set clk_extra_a1_period      128
##         set clk_extra_a1_half_period  64
##         set clk_extra_a2_period        8
##         set clk_extra_a2_half_period   4
##         set clk_extra_a3_period       16
##         set clk_extra_a3_half_period   8
##     }
##     default {
##         puts "$clock_recipe_a is NOT a valid clock_recipe_a."
##     }
## }
## switch $clock_recipe_b {
##     "B0" {
##         set clk_extra_b0_period       4
##         set clk_extra_b0_half_period  2
##         set clk_extra_b1_period       8
##         set clk_extra_b1_half_period  4
##     }
##     "B1" {
##         set clk_extra_b0_period       8
##         set clk_extra_b0_half_period  4
##         set clk_extra_b1_period      16
##         set clk_extra_b1_half_period  8
##     }
##     "B2" {
##         set clk_extra_b0_period       2.222
##         set clk_extra_b0_half_period  1.111
##         set clk_extra_b1_period       4.444
##         set clk_extra_b1_half_period  2.222
##     }
##     "B3" {
##         set clk_extra_b0_period       4
##         set clk_extra_b0_half_period  2
##         set clk_extra_b1_period      16
##         set clk_extra_b1_half_period  8
##     }
##     "B4" {
##         set clk_extra_b0_period       3.333
##         set clk_extra_b0_half_period  1.667
##         set clk_extra_b1_period      13.333
##         set clk_extra_b1_half_period  6.667
##     }
##     "B5" {
##         set clk_extra_b0_period       2.5
##         set clk_extra_b0_half_period  1.25
##         set clk_extra_b1_period      10
##         set clk_extra_b1_half_period  5
##     }
##     default {
##         puts "$clock_recipe_b is NOT a valid clock_recipe_b."
##     }
## }
## switch $clock_recipe_c {
##     "C0" {
##         set clk_extra_c0_period       3.333
##         set clk_extra_c0_half_period  1.667
##         set clk_extra_c1_period       2.5
##         set clk_extra_c1_half_period  1.25
##     }
##     "C1" {
##         set clk_extra_c0_period       6.667
##         set clk_extra_c0_half_period  3.333
##         set clk_extra_c1_period       5
##         set clk_extra_c1_half_period  2.5
##     }
##     "C2" {
##         set clk_extra_c0_period      13.333
##         set clk_extra_c0_half_period  6.667
##         set clk_extra_c1_period      10
##         set clk_extra_c1_half_period  5
##     }
##     "C3" {
##         set clk_extra_c0_period       5
##         set clk_extra_c0_half_period  2.5
##         set clk_extra_c1_period       3.75
##         set clk_extra_c1_half_period  1.875
##     }
##     default {
##         puts "$clock_recipe_c is NOT a valid clock_recipe_c."
##     }
## }
## if { [file exists $CL_DIR/build/constraints/cl_clocks_aws.xdc] } {
##         puts "Deleting old CL clocks constraints file since it will be replaced.";
##         file delete -force $CL_DIR/build/constraints/cl_clocks_aws.xdc
## }
Deleting old CL clocks constraints file since it will be replaced.
## set clocks_file [open "$CL_DIR/build/constraints/cl_clocks_aws.xdc" w]
## puts $clocks_file "#-------------------------------------------------------------------------"
## puts $clocks_file "# Do not edit this file! It is auto-generated from $argv0."
## puts $clocks_file "#-------------------------------------------------------------------------"
## puts $clocks_file "# Group A Clocks"
## puts $clocks_file "create_clock -period $clk_main_a0_period  -name clk_main_a0 -waveform {0.000 $clk_main_a0_half_period}  \[get_ports clk_main_a0\]"
## puts $clocks_file "create_clock -period $clk_extra_a1_period -name clk_extra_a1 -waveform {0.000 $clk_extra_a1_half_period} \[get_ports clk_extra_a1\]"
## puts $clocks_file "create_clock -period $clk_extra_a2_period -name clk_extra_a2 -waveform {0.000 $clk_extra_a2_half_period} \[get_ports clk_extra_a2\]"
## puts $clocks_file "create_clock -period $clk_extra_a3_period -name clk_extra_a3 -waveform {0.000 $clk_extra_a3_half_period} \[get_ports clk_extra_a3\]\n"
## puts $clocks_file "# Group B Clocks"
## puts $clocks_file "create_clock -period $clk_extra_b0_period -name clk_extra_b0 -waveform {0.000 $clk_extra_b0_half_period} \[get_ports clk_extra_b0\]"
## puts $clocks_file "create_clock -period $clk_extra_b1_period -name clk_extra_b1 -waveform {0.000 $clk_extra_b1_half_period} \[get_ports clk_extra_b1\]\n"
## puts $clocks_file "# Group C Clocks"
## puts $clocks_file "create_clock -period $clk_extra_c0_period -name clk_extra_c0 -waveform {0.000 $clk_extra_c0_half_period} \[get_ports clk_extra_c0\]"
## puts $clocks_file "create_clock -period $clk_extra_c1_period -name clk_extra_c1 -waveform {0.000 $clk_extra_c1_half_period} \[get_ports clk_extra_c1\]"
## close $clocks_file
# if {${cl.synth}} {
#    source -notrace ./synth_${CL_MODULE}.tcl
# }
AWSF1_DDR_A=1
AWS FPGA: (19:02:51) Calling aws_gen_clk_constraints.tcl to generate clock constraints from developer's specified recipe.
Deleting old CL clocks constraints file since it will be replaced.
AWS FPGA: (19:02:51) Reading developer's Custom Logic files post encryption.
AWS FPGA: Reading AWS Shell design
AWS FPGA: Reading IP blocks
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2021.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'cl_axi_interconnect.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
cl_axi_interconnect_s00_regslice_0
cl_axi_interconnect_xbar_0
cl_axi_interconnect_axi_interconnect_0_0
cl_axi_interconnect_s01_regslice_0
cl_axi_interconnect_m00_regslice_0
cl_axi_interconnect_m03_regslice_0
cl_axi_interconnect_m02_regslice_0
cl_axi_interconnect_m01_regslice_0

AWS FPGA: Reading AWS constraints
AWS FPGA: (19:02:56) Start design synthesis.
update_compile_order: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2782.371 ; gain = 58.109 ; free physical = 25660 ; free virtual = 39324

Running synth_design for awsf1 /mnt/efs/fs1/sanjaylasya/awsf1/build/scripts [Mon May 15 19:03:01 2023]
Command: synth_design -top awsf1 -verilog_define XSDB_SLV_DIS -part xcvu9p-flgb2104-2-i -mode out_of_context -keep_equivalent_registers -flatten_hierarchy rebuilt -max_uram_cascade_height 2 -directive default
Starting synth_design
WARNING: [Vivado_Tcl 4-391] The following IPs are missing output products for Implementation target. These output products could be required for synthesis, please generate the output products using the generate_target or synth_ip command before running synth_design.
/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/src_register_slice/src_register_slice.xci
/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/dest_register_slice/dest_register_slice.xci
/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice_light/axi_register_slice_light.xci
/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice/axi_register_slice.xci

Attempting to get a license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Vivado_Tcl 4-550] User specified maximum number of URAM that can be cascaded is 2
INFO: [Device 21-403] Loading part xcvu9p-flgb2104-2-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 105499
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 3328.977 ; gain = 334.762 ; free physical = 24207 ; free virtual = 37871
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'awsf1' [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/awsf1.sv:4]
INFO: [Synth 8-6157] synthesizing module 'lib_pipe' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/lib/lib_pipe.sv:27]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter STAGES bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'lib_pipe' (1#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/lib/lib_pipe.sv:27]
INFO: [Synth 8-6157] synthesizing module 'lib_pipe__parameterized0' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/lib/lib_pipe.sv:27]
	Parameter WIDTH bound to: 42 - type: integer 
	Parameter STAGES bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'lib_pipe__parameterized0' (1#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/lib/lib_pipe.sv:27]
INFO: [Synth 8-6157] synthesizing module 'lib_pipe__parameterized1' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/lib/lib_pipe.sv:27]
	Parameter WIDTH bound to: 41 - type: integer 
	Parameter STAGES bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'lib_pipe__parameterized1' (1#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/lib/lib_pipe.sv:27]
INFO: [Synth 8-6157] synthesizing module 'sh_ddr' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/sh_ddr/synth/sh_ddr.sv:32]
	Parameter DDR_A_PRESENT bound to: 1 - type: integer 
	Parameter DDR_B_PRESENT bound to: 0 - type: integer 
	Parameter DDR_D_PRESENT bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_clock_converter_0' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_clock_converter_0/synth/axi_clock_converter_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_clock_converter_v2_1_14_axi_clock_converter' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_clock_converter_0/hdl/axi_clock_converter_v2_1_vl_rfs.v:650]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [/opt/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (5#1) [/opt/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single' [/opt/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single' (6#1) [/opt/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray' [/opt/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray' (11#1) [/opt/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6155] done synthesizing module 'axi_clock_converter_v2_1_14_axi_clock_converter' (26#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_clock_converter_0/hdl/axi_clock_converter_v2_1_vl_rfs.v:650]
INFO: [Synth 8-6155] done synthesizing module 'axi_clock_converter_0' (27#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_clock_converter_0/synth/axi_clock_converter_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'ddr4_core' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/ip_top/ddr4_core.sv:73]
INFO: [Synth 8-6157] synthesizing module 'ddr4_core_ddr4' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/ip_top/ddr4_core_ddr4.sv:158]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_3_infrastructure' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/clocking/ddr4_v2_2_infrastructure.sv:68]
INFO: [Synth 8-6157] synthesizing module 'MMCME4_ADV' [/opt/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:63903]
INFO: [Synth 8-6155] done synthesizing module 'MMCME4_ADV' (28#1) [/opt/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:63903]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (29#1) [/opt/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_3_infrastructure' (30#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/clocking/ddr4_v2_2_infrastructure.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_core_ddr4_mem_intfc' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/ip_top/ddr4_core_ddr4_mem_intfc.sv:70]
INFO: [Synth 8-6157] synthesizing module 'ddr4_core_phy' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_1/rtl/ip_top/ddr4_core_phy.sv:80]
INFO: [Synth 8-6157] synthesizing module 'ddr4_core_phy_ddr4' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_1/rtl/phy/ddr4_core_phy_ddr4.sv:86]
INFO: [Synth 8-6157] synthesizing module 'ddr4_phy_v2_2_0_xiphy' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_phy_v2_2_0_xiphy_byte_wrapper' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv:69]
INFO: [Synth 8-6157] synthesizing module 'ddr4_phy_v2_2_0_xiphy_bitslice_wrapper' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-6157] synthesizing module 'RXTX_BITSLICE' [/opt/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:105745]
INFO: [Synth 8-6155] done synthesizing module 'RXTX_BITSLICE' (31#1) [/opt/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:105745]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_phy_v2_2_0_xiphy_bitslice_wrapper' (32#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-6157] synthesizing module 'ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-6157] synthesizing module 'RXTX_BITSLICE__parameterized0' [/opt/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:105745]
INFO: [Synth 8-6155] done synthesizing module 'RXTX_BITSLICE__parameterized0' (32#1) [/opt/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:105745]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0' (32#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-6157] synthesizing module 'ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-6157] synthesizing module 'RXTX_BITSLICE__parameterized1' [/opt/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:105745]
INFO: [Synth 8-6155] done synthesizing module 'RXTX_BITSLICE__parameterized1' (32#1) [/opt/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:105745]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1' (32#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-6157] synthesizing module 'ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized2' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-6157] synthesizing module 'RXTX_BITSLICE__parameterized2' [/opt/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:105745]
INFO: [Synth 8-6155] done synthesizing module 'RXTX_BITSLICE__parameterized2' (32#1) [/opt/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:105745]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized2' (32#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-6157] synthesizing module 'ddr4_phy_v2_2_0_xiphy_tristate_wrapper' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_tristate_wrapper.sv:69]
INFO: [Synth 8-6157] synthesizing module 'TX_BITSLICE_TRI' [/opt/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:107010]
INFO: [Synth 8-6155] done synthesizing module 'TX_BITSLICE_TRI' (33#1) [/opt/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:107010]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_phy_v2_2_0_xiphy_tristate_wrapper' (34#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_tristate_wrapper.sv:69]
INFO: [Synth 8-6157] synthesizing module 'ddr4_phy_v2_2_0_xiphy_control_wrapper' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-6157] synthesizing module 'BITSLICE_CONTROL' [/opt/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:740]
INFO: [Synth 8-6155] done synthesizing module 'BITSLICE_CONTROL' (35#1) [/opt/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:740]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_phy_v2_2_0_xiphy_control_wrapper' (36#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-6157] synthesizing module 'ddr4_phy_v2_2_0_xiphy_riuor_wrapper' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_riuor_wrapper.sv:69]
INFO: [Synth 8-6157] synthesizing module 'RIU_OR' [/opt/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:105645]
INFO: [Synth 8-6155] done synthesizing module 'RIU_OR' (37#1) [/opt/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:105645]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_phy_v2_2_0_xiphy_riuor_wrapper' (38#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_riuor_wrapper.sv:69]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/opt/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62649]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (39#1) [/opt/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62649]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_phy_v2_2_0_xiphy_byte_wrapper' (40#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv:69]
INFO: [Synth 8-6157] synthesizing module 'ddr4_phy_v2_2_0_xiphy_byte_wrapper__parameterized0' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv:69]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_phy_v2_2_0_xiphy_byte_wrapper__parameterized0' (40#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv:69]
INFO: [Synth 8-6157] synthesizing module 'ddr4_phy_v2_2_0_xiphy_byte_wrapper__parameterized1' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv:69]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_phy_v2_2_0_xiphy_byte_wrapper__parameterized1' (40#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv:69]
INFO: [Synth 8-6157] synthesizing module 'ddr4_phy_v2_2_0_xiphy_byte_wrapper__parameterized2' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv:69]
INFO: [Synth 8-6157] synthesizing module 'ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized3' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-6157] synthesizing module 'RXTX_BITSLICE__parameterized3' [/opt/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:105745]
INFO: [Synth 8-6155] done synthesizing module 'RXTX_BITSLICE__parameterized3' (40#1) [/opt/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:105745]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized3' (40#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-6157] synthesizing module 'ddr4_phy_v2_2_0_xiphy_control_wrapper__parameterized0' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-6157] synthesizing module 'BITSLICE_CONTROL__parameterized0' [/opt/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:740]
INFO: [Synth 8-6155] done synthesizing module 'BITSLICE_CONTROL__parameterized0' (40#1) [/opt/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:740]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_phy_v2_2_0_xiphy_control_wrapper__parameterized0' (40#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_phy_v2_2_0_xiphy_byte_wrapper__parameterized2' (40#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv:69]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_phy_v2_2_0_xiphy' (41#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_phy_v2_2_0_pll' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_1/rtl/clocking/ddr4_phy_v2_2_pll.sv:67]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [/opt/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:55219]
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (42#1) [/opt/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:55219]
INFO: [Synth 8-6157] synthesizing module 'PLLE4_ADV' [/opt/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:89640]
INFO: [Synth 8-6155] done synthesizing module 'PLLE4_ADV' (43#1) [/opt/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:89640]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_phy_v2_2_0_pll' (44#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_1/rtl/clocking/ddr4_phy_v2_2_pll.sv:67]
INFO: [Synth 8-6157] synthesizing module 'ddr4_phy_v2_2_0_iob' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_1/rtl/iob/ddr4_phy_v2_2_iob.sv:72]
INFO: [Synth 8-6157] synthesizing module 'ddr4_phy_v2_2_0_iob_byte' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv:93]
INFO: [Synth 8-6157] synthesizing module 'OBUF' [/opt/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:71221]
INFO: [Synth 8-6155] done synthesizing module 'OBUF' (45#1) [/opt/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:71221]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_phy_v2_2_0_iob_byte' (46#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv:93]
INFO: [Synth 8-6157] synthesizing module 'ddr4_phy_v2_2_0_iob_byte__parameterized0' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv:93]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_phy_v2_2_0_iob_byte__parameterized0' (46#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv:93]
INFO: [Synth 8-6157] synthesizing module 'ddr4_phy_v2_2_0_iob_byte__parameterized1' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv:93]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_phy_v2_2_0_iob_byte__parameterized1' (46#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv:93]
INFO: [Synth 8-6157] synthesizing module 'ddr4_phy_v2_2_0_iob_byte__parameterized2' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv:93]
INFO: [Synth 8-6157] synthesizing module 'HPIO_VREF' [/opt/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:54854]
INFO: [Synth 8-6155] done synthesizing module 'HPIO_VREF' (47#1) [/opt/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:54854]
INFO: [Synth 8-6157] synthesizing module 'IOBUFDS' [/opt/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:59752]
INFO: [Synth 8-6155] done synthesizing module 'IOBUFDS' (48#1) [/opt/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:59752]
INFO: [Synth 8-6157] synthesizing module 'IOBUFE3' [/opt/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:59980]
INFO: [Synth 8-6155] done synthesizing module 'IOBUFE3' (49#1) [/opt/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:59980]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_phy_v2_2_0_iob_byte__parameterized2' (49#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv:93]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_phy_v2_2_0_iob' (50#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_1/rtl/iob/ddr4_phy_v2_2_iob.sv:72]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_core_phy_ddr4' (51#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_1/rtl/phy/ddr4_core_phy_ddr4.sv:86]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_core_phy' (52#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_1/rtl/ip_top/ddr4_core_phy.sv:80]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_3_mc' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_3_mc_group' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_group.sv:68]
WARNING: [Synth 8-5856] 3D RAM tras_cntr_rb_nxt_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM trcd_cntr_nxt_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM trcd_cntr_is_zero_nxt_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM ap_cntr_dec_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM ap_cntr_nxt_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM ap_cntr_zero_nxt_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM ap_cntr_expired_nxt_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM pageInfo_ref_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM pageInfo_act_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM pageInfo_exp_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM pageInfo_nxt_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM pageInfo_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM ap_cntr_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM ap_cntr_zero_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM trcd_cntr_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM tras_cntr_rb_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM ap_cntr_expired_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM trcd_cntr_is_zero_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_3_mc_group' (53#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_group.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_3_mc_act_timer' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_act_timer.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_3_mc_act_rank' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_act_rank.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_3_mc_act_rank' (54#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_act_rank.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_3_mc_act_timer' (55#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_act_timer.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_3_mc_arb_a' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_arb_a.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_3_mc_arb_a' (56#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_arb_a.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_3_mc_rd_wr' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_rd_wr.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_3_mc_wtr' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_wtr.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_3_mc_wtr' (57#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_wtr.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_3_mc_rd_wr' (58#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_rd_wr.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_3_mc_arb_c' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_arb_c.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_3_mc_arb_c' (59#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_arb_c.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_3_mc_arb_mux_p' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_arb_mux_p.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_3_mc_arb_p' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_arb_p.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_3_mc_arb_p' (60#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_arb_p.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_3_mc_cmd_mux_ap' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_cmd_mux_ap.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_3_mc_cmd_mux_ap' (61#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_cmd_mux_ap.sv:68]
WARNING: [Synth 8-5856] 3D RAM timerWTP_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM timerRTP_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM timerRAS_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM pre_safe_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_3_mc_arb_mux_p' (62#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_arb_mux_p.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_3_mc_ctl' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_ctl.sv:68]
INFO: [Synth 8-155] case statement is not full and has no default [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_ctl.sv:384]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_3_cal_mc_odt' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_mc_odt.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_3_cal_mc_odt' (63#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_mc_odt.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_3_mc_ctl' (64#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_ctl.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_3_mc_cmd_mux_c' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_cmd_mux_c.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_3_mc_cmd_mux_c' (65#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_cmd_mux_c.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_3_mc_ref' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_ref.sv:68]
INFO: [Synth 8-226] default block is never used [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_ref.sv:368]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_3_mc_ref' (66#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_ref.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_3_mc_periodic' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_periodic.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_3_mc_periodic' (67#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_periodic.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_3_mc_ecc' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_ecc.sv:69]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_3_mc_ecc_dec_fix' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_ecc_dec_fix.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_3_mc_ecc_dec_fix' (68#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_ecc_dec_fix.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_3_mc_ecc_buf' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_ecc_buf.sv:69]
INFO: [Synth 8-6157] synthesizing module 'RAM32M' [/opt/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:98066]
INFO: [Synth 8-6155] done synthesizing module 'RAM32M' (69#1) [/opt/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:98066]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_3_mc_ecc_buf' (70#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_ecc_buf.sv:69]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_3_mc_ecc_merge_enc' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_ecc_merge_enc.sv:69]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_3_mc_ecc_merge_enc' (71#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_ecc_merge_enc.sv:69]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_3_mc_ecc_fi_xor' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_ecc_fi_xor.sv:70]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_3_mc_ecc_fi_xor' (72#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_ecc_fi_xor.sv:70]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_3_mc_ecc_gen' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_ecc_gen.sv:105]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_3_mc_ecc_gen' (73#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_ecc_gen.sv:105]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_3_mc_ecc' (74#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc_ecc.sv:69]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_3_mc' (75#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/controller/ddr4_v2_2_mc.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_3_ui' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/ui/ddr4_v2_2_ui.sv:71]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_3_ui_cmd' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/ui/ddr4_v2_2_ui_cmd.sv:70]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_3_ui_cmd' (76#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/ui/ddr4_v2_2_ui_cmd.sv:70]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_3_ui_wr_data' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/ui/ddr4_v2_2_ui_wr_data.sv:131]
INFO: [Synth 8-155] case statement is not full and has no default [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/ui/ddr4_v2_2_ui_wr_data.sv:362]
INFO: [Synth 8-155] case statement is not full and has no default [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/ui/ddr4_v2_2_ui_wr_data.sv:405]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_3_ui_wr_data' (77#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/ui/ddr4_v2_2_ui_wr_data.sv:131]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_3_ui_rd_data' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/ui/ddr4_v2_2_ui_rd_data.sv:140]
INFO: [Synth 8-155] case statement is not full and has no default [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/ui/ddr4_v2_2_ui_rd_data.sv:627]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_3_ui_rd_data' (78#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/ui/ddr4_v2_2_ui_rd_data.sv:140]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_3_ui' (79#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/ui/ddr4_v2_2_ui.sv:71]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_3_cal_top' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_top.sv:69]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_3_cal' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal.sv:70]
INFO: [Synth 8-155] case statement is not full and has no default [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal.sv:1956]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_3_cal_addr_decode' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:89]
INFO: [Synth 8-155] case statement is not full and has no default [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1380]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_3_cal_cplx' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_cplx.sv:68]
INFO: [Synth 8-226] default block is never used [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_cplx.sv:598]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_3_cal_cplx_data' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_cplx_data.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_3_cal_cplx_data' (80#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_cplx_data.sv:71]
WARNING: [Synth 8-3936] Found unconnected internal register 'cplx_config_chip_select_reg' and it is trimmed from '4' to '1' bits. [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_cplx.sv:279]
WARNING: [Synth 8-3936] Found unconnected internal register 'wr_cas_delay_line_ff_reg' and it is trimmed from '16' to '15' bits. [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_cplx.sv:702]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_3_cal_cplx' (81#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_cplx.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_3_cal_mc_odt__parameterized0' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_mc_odt.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_3_cal_mc_odt__parameterized0' (81#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_mc_odt.sv:68]
WARNING: [Synth 8-3936] Found unconnected internal register 'dqin_valid_shift_reg' and it is trimmed from '8' to '7' bits. [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1840]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_3_cal_addr_decode' (82#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:89]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_3_cal_config_rom' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_config_rom.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_3_cal_config_rom' (83#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_config_rom.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_3_cal_xsdb_arbiter' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_3_cal_sync' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_3_cal_sync' (84#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_3_cal_sync__parameterized0' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_3_cal_sync__parameterized0' (84#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_3_cal_sync__parameterized1' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_3_cal_sync__parameterized1' (84#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_3_cal_sync__parameterized2' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_3_cal_sync__parameterized2' (84#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_3_cal_sync__parameterized3' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_3_cal_sync__parameterized3' (84#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_3_cal_xsdb_arbiter' (85#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_3_cal_xsdb_bram' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_xsdb_bram.sv:69]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_3_cfg_mem_mod' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_dp_AB9.sv:66]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_3_bram_tdp' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_dp_AB9.sv:174]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_3_bram_tdp' (86#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_dp_AB9.sv:174]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_3_cfg_mem_mod' (87#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_dp_AB9.sv:66]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_3_cal_xsdb_bram' (88#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_xsdb_bram.sv:69]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_3_cal' (89#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal.sv:70]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_3_cal_pi' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_pi.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_3_cal_rd_en' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_rd_en.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_3_cal_rd_en' (90#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_rd_en.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_3_cal_read' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_read.sv:68]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_3_cal_read' (91#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_read.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_3_cal_wr_bit' (92#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_3_cal_wr_byte' (93#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_wr_byte.sv:68]
WARNING: [Synth 8-3936] Found unconnected internal register 'wrQ_out_reg[1]' and it is trimmed from '10' to '1' bits. [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_write.sv:217]
WARNING: [Synth 8-3936] Found unconnected internal register 'wrQ_out_reg[0]' and it is trimmed from '10' to '3' bits. [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_write.sv:217]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_3_cal_write' (94#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_write.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_3_cal_pi' (95#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_pi.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_3_cal_top' (96#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_top.sv:69]
INFO: [Synth 8-638] synthesizing module 'bd_bf3f_dlmb_0' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_3/synth/bd_bf3f_dlmb_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 3 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_v10' declared at '/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_2/hdl/lmb_v10_v3_0_vh_rfs.vhd:92' bound to instance 'U0' of component 'lmb_v10' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_3/synth/bd_bf3f_dlmb_0.vhd:164]
INFO: [Synth 8-638] synthesizing module 'lmb_v10' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_2/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
INFO: [Synth 8-3491] module 'FDS' declared at '/opt/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:27960' bound to instance 'POR_FF_I' of component 'FDS' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_2/hdl/lmb_v10_v3_0_vh_rfs.vhd:169]
INFO: [Synth 8-6155] done synthesizing module 'FDS' (97#1) [/opt/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:27960]
INFO: [Synth 8-256] done synthesizing module 'lmb_v10' (98#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_2/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'bd_bf3f_dlmb_0' (99#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_3/synth/bd_bf3f_dlmb_0.vhd:89]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'bd_bf3f_dlmb_0' is unconnected for instance 'dlmb' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/synth/bd_bf3f.v:259]
WARNING: [Synth 8-7023] instance 'dlmb' of module 'bd_bf3f_dlmb_0' has 25 connections declared, but only 24 given [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/synth/bd_bf3f.v:259]
INFO: [Synth 8-638] synthesizing module 'bd_bf3f_dlmb_cntlr_0' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_4/synth/bd_bf3f_dlmb_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: virtexuplus - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000001111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lmb_bram_if_cntlr' declared at '/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3115' bound to instance 'U0' of component 'lmb_bram_if_cntlr' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_4/synth/bd_bf3f_dlmb_cntlr_0.vhd:225]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3239]
	Parameter C_TARGET bound to: 7 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_mux' declared at '/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2523' bound to instance 'lmb_mux_I' of component 'lmb_mux' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3462]
INFO: [Synth 8-638] synthesizing module 'lmb_mux' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2609]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at '/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2106' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2677]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr_v4_0_14_pselect_mask' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr_v4_0_14_pselect_mask' (100#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux' (101#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2609]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr' (102#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3239]
INFO: [Synth 8-256] done synthesizing module 'bd_bf3f_dlmb_cntlr_0' (103#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_4/synth/bd_bf3f_dlmb_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'bd_bf3f_ilmb_0' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_2/synth/bd_bf3f_ilmb_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 2 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_v10' declared at '/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_2/hdl/lmb_v10_v3_0_vh_rfs.vhd:92' bound to instance 'U0' of component 'lmb_v10' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_2/synth/bd_bf3f_ilmb_0.vhd:164]
INFO: [Synth 8-638] synthesizing module 'lmb_v10__parameterized1' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_2/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
INFO: [Synth 8-3491] module 'FDS' declared at '/opt/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:27960' bound to instance 'POR_FF_I' of component 'FDS' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_2/hdl/lmb_v10_v3_0_vh_rfs.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'lmb_v10__parameterized1' (103#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_2/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'bd_bf3f_ilmb_0' (104#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_2/synth/bd_bf3f_ilmb_0.vhd:89]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'bd_bf3f_ilmb_0' is unconnected for instance 'ilmb' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/synth/bd_bf3f.v:307]
WARNING: [Synth 8-7023] instance 'ilmb' of module 'bd_bf3f_ilmb_0' has 25 connections declared, but only 24 given [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/synth/bd_bf3f.v:307]
INFO: [Synth 8-638] synthesizing module 'bd_bf3f_ilmb_cntlr_0' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_5/synth/bd_bf3f_ilmb_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: virtexuplus - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000001111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lmb_bram_if_cntlr' declared at '/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3115' bound to instance 'U0' of component 'lmb_bram_if_cntlr' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_5/synth/bd_bf3f_ilmb_cntlr_0.vhd:225]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr__parameterized1' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3239]
	Parameter C_TARGET bound to: 7 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_mux' declared at '/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2523' bound to instance 'lmb_mux_I' of component 'lmb_mux' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3462]
INFO: [Synth 8-638] synthesizing module 'lmb_mux__parameterized1' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2609]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at '/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2106' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2677]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr_v4_0_14_pselect_mask__parameterized0' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr_v4_0_14_pselect_mask__parameterized0' (104#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux__parameterized1' (104#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2609]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr__parameterized1' (104#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3239]
INFO: [Synth 8-256] done synthesizing module 'bd_bf3f_ilmb_cntlr_0' (105#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_5/synth/bd_bf3f_ilmb_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'bd_bf3f_iomodule_0_0' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/synth/bd_bf3f_iomodule_0_0.vhd:85]
	Parameter C_FAMILY bound to: virtexuplus - type: string 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_INSTANCE bound to: iomodule - type: string 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000010000000000000001111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_IO_HIGHADDR bound to: 64'b0000000000000000000000000000000011111111111111111111111111111111 
	Parameter C_IO_BASEADDR bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_IO_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_USE_IO_BUS bound to: 1 - type: integer 
	Parameter C_USE_UART_RX bound to: 0 - type: integer 
	Parameter C_USE_UART_TX bound to: 0 - type: integer 
	Parameter C_UART_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_UART_DATA_BITS bound to: 8 - type: integer 
	Parameter C_UART_USE_PARITY bound to: 0 - type: integer 
	Parameter C_UART_ODD_PARITY bound to: 0 - type: integer 
	Parameter C_UART_RX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_TX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_ERROR_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_PROG_BAUDRATE bound to: 0 - type: integer 
	Parameter C_USE_FIT1 bound to: 0 - type: integer 
	Parameter C_FIT1_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT2 bound to: 0 - type: integer 
	Parameter C_FIT2_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT3 bound to: 0 - type: integer 
	Parameter C_FIT3_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT4 bound to: 0 - type: integer 
	Parameter C_FIT4_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT1 bound to: 0 - type: integer 
	Parameter C_PIT1_SIZE bound to: 32 - type: integer 
	Parameter C_PIT1_READABLE bound to: 1 - type: integer 
	Parameter C_PIT1_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT2 bound to: 0 - type: integer 
	Parameter C_PIT2_SIZE bound to: 32 - type: integer 
	Parameter C_PIT2_READABLE bound to: 1 - type: integer 
	Parameter C_PIT2_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT3 bound to: 0 - type: integer 
	Parameter C_PIT3_SIZE bound to: 32 - type: integer 
	Parameter C_PIT3_READABLE bound to: 1 - type: integer 
	Parameter C_PIT3_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT4 bound to: 0 - type: integer 
	Parameter C_PIT4_SIZE bound to: 32 - type: integer 
	Parameter C_PIT4_READABLE bound to: 1 - type: integer 
	Parameter C_PIT4_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPO1 bound to: 0 - type: integer 
	Parameter C_GPO1_SIZE bound to: 32 - type: integer 
	Parameter C_GPO1_INIT bound to: 32'b00000000000000000000000000000000 
	Parameter C_USE_GPO2 bound to: 0 - type: integer 
	Parameter C_GPO2_SIZE bound to: 32 - type: integer 
	Parameter C_GPO2_INIT bound to: 32'b00000000000000000000000000000000 
	Parameter C_USE_GPO3 bound to: 0 - type: integer 
	Parameter C_GPO3_SIZE bound to: 32 - type: integer 
	Parameter C_GPO3_INIT bound to: 32'b00000000000000000000000000000000 
	Parameter C_USE_GPO4 bound to: 0 - type: integer 
	Parameter C_GPO4_SIZE bound to: 32 - type: integer 
	Parameter C_GPO4_INIT bound to: 32'b00000000000000000000000000000000 
	Parameter C_USE_GPI1 bound to: 0 - type: integer 
	Parameter C_GPI1_SIZE bound to: 32 - type: integer 
	Parameter C_GPI1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI2 bound to: 0 - type: integer 
	Parameter C_GPI2_SIZE bound to: 32 - type: integer 
	Parameter C_GPI2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI3 bound to: 0 - type: integer 
	Parameter C_GPI3_SIZE bound to: 32 - type: integer 
	Parameter C_GPI3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI4 bound to: 0 - type: integer 
	Parameter C_GPI4_SIZE bound to: 32 - type: integer 
	Parameter C_GPI4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_INTC_USE_EXT_INTR bound to: 0 - type: integer 
	Parameter C_INTC_INTR_SIZE bound to: 1 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 16'b0000000000000000 
	Parameter C_INTC_POSITIVE bound to: 16'b1111111111111111 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 32'b00000000000000000000000000000000 
	Parameter C_INTC_ASYNC_INTR bound to: 16'b1111111111111111 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'iomodule' declared at '/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:8315' bound to instance 'U0' of component 'iomodule' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/synth/bd_bf3f_iomodule_0_0.vhd:288]
INFO: [Synth 8-638] synthesizing module 'iomodule' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:8518]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at '/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:8148' bound to instance 'pselect_mask_reg' of component 'pselect_mask' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:8842]
INFO: [Synth 8-638] synthesizing module 'iomodule_v3_1_3_pselect_mask' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:8163]
INFO: [Synth 8-256] done synthesizing module 'iomodule_v3_1_3_pselect_mask' (106#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:8163]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at '/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:8148' bound to instance 'pselect_mask_io' of component 'pselect_mask' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:8873]
INFO: [Synth 8-638] synthesizing module 'iomodule_v3_1_3_pselect_mask__parameterized0' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:8163]
INFO: [Synth 8-256] done synthesizing module 'iomodule_v3_1_3_pselect_mask__parameterized0' (106#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:8163]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_USE_UART_RX bound to: 0 - type: integer 
	Parameter C_USE_UART_TX bound to: 0 - type: integer 
	Parameter C_UART_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_UART_DATA_BITS bound to: 8 - type: integer 
	Parameter C_UART_USE_PARITY bound to: 0 - type: integer 
	Parameter C_UART_ODD_PARITY bound to: 0 - type: integer 
	Parameter C_UART_RX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_TX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_ERROR_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_PROG_BAUDRATE bound to: 0 - type: integer 
	Parameter C_USE_FIT1 bound to: 0 - type: integer 
	Parameter C_FIT1_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT2 bound to: 0 - type: integer 
	Parameter C_FIT2_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT3 bound to: 0 - type: integer 
	Parameter C_FIT3_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT4 bound to: 0 - type: integer 
	Parameter C_FIT4_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT1 bound to: 0 - type: integer 
	Parameter C_PIT1_SIZE bound to: 32 - type: integer 
	Parameter C_PIT1_READABLE bound to: 1 - type: integer 
	Parameter C_PIT1_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT2 bound to: 0 - type: integer 
	Parameter C_PIT2_SIZE bound to: 32 - type: integer 
	Parameter C_PIT2_READABLE bound to: 1 - type: integer 
	Parameter C_PIT2_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT3 bound to: 0 - type: integer 
	Parameter C_PIT3_SIZE bound to: 32 - type: integer 
	Parameter C_PIT3_READABLE bound to: 1 - type: integer 
	Parameter C_PIT3_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT4 bound to: 0 - type: integer 
	Parameter C_PIT4_SIZE bound to: 32 - type: integer 
	Parameter C_PIT4_READABLE bound to: 1 - type: integer 
	Parameter C_PIT4_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPO1 bound to: 0 - type: integer 
	Parameter C_GPO1_SIZE bound to: 32 - type: integer 
	Parameter C_GPO1_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO2 bound to: 0 - type: integer 
	Parameter C_GPO2_SIZE bound to: 32 - type: integer 
	Parameter C_GPO2_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO3 bound to: 0 - type: integer 
	Parameter C_GPO3_SIZE bound to: 32 - type: integer 
	Parameter C_GPO3_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO4 bound to: 0 - type: integer 
	Parameter C_GPO4_SIZE bound to: 32 - type: integer 
	Parameter C_GPO4_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPI1 bound to: 0 - type: integer 
	Parameter C_GPI1_SIZE bound to: 32 - type: integer 
	Parameter C_GPI1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI2 bound to: 0 - type: integer 
	Parameter C_GPI2_SIZE bound to: 32 - type: integer 
	Parameter C_GPI2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI3 bound to: 0 - type: integer 
	Parameter C_GPI3_SIZE bound to: 32 - type: integer 
	Parameter C_GPI3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI4 bound to: 0 - type: integer 
	Parameter C_GPI4_SIZE bound to: 32 - type: integer 
	Parameter C_GPI4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_INTC_USE_EXT_INTR bound to: 0 - type: integer 
	Parameter C_INTC_INTR_SIZE bound to: 1 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 16'b0000000000000000 
	Parameter C_INTC_POSITIVE bound to: 16'b1111111111111111 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 0 - type: integer 
	Parameter C_INTC_ASYNC_INTR bound to: 16'b1111111111111111 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'Iomodule_core' declared at '/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:6698' bound to instance 'IOModule_Core_I1' of component 'iomodule_core' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:9005]
INFO: [Synth 8-638] synthesizing module 'Iomodule_core' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:6901]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 34 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'FIT_Module' declared at '/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:2162' bound to instance 'FIT_I1' of component 'FIT_Module' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:7538]
INFO: [Synth 8-638] synthesizing module 'FIT_Module' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:2190]
INFO: [Synth 8-256] done synthesizing module 'FIT_Module' (107#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:2190]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 34 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'FIT_Module' declared at '/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:2162' bound to instance 'FIT_I2' of component 'FIT_Module' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:7561]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 34 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'FIT_Module' declared at '/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:2162' bound to instance 'FIT_I3' of component 'FIT_Module' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:7584]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 34 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'FIT_Module' declared at '/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:2162' bound to instance 'FIT_I4' of component 'FIT_Module' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:7607]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 70 - type: integer 
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'PIT_Module' declared at '/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3859' bound to instance 'PIT_I1' of component 'PIT_Module' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:7645]
INFO: [Synth 8-638] synthesizing module 'PIT_Module' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3889]
INFO: [Synth 8-256] done synthesizing module 'PIT_Module' (108#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3889]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 70 - type: integer 
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'PIT_Module' declared at '/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3859' bound to instance 'PIT_I2' of component 'PIT_Module' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:7683]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 70 - type: integer 
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'PIT_Module' declared at '/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3859' bound to instance 'PIT_I3' of component 'PIT_Module' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:7721]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 70 - type: integer 
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'PIT_Module' declared at '/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3859' bound to instance 'PIT_I4' of component 'PIT_Module' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:7759]
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 32 - type: integer 
	Parameter C_USE_GPO bound to: 0 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPO_Module' declared at '/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:2846' bound to instance 'GPO_I1' of component 'GPO_Module' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:7786]
INFO: [Synth 8-638] synthesizing module 'GPO_Module' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:2870]
INFO: [Synth 8-256] done synthesizing module 'GPO_Module' (109#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:2870]
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 32 - type: integer 
	Parameter C_USE_GPO bound to: 0 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPO_Module' declared at '/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:2846' bound to instance 'GPO_I2' of component 'GPO_Module' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:7805]
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 32 - type: integer 
	Parameter C_USE_GPO bound to: 0 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPO_Module' declared at '/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:2846' bound to instance 'GPO_I3' of component 'GPO_Module' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:7824]
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 32 - type: integer 
	Parameter C_USE_GPO bound to: 0 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPO_Module' declared at '/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:2846' bound to instance 'GPO_I4' of component 'GPO_Module' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:7843]
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPI_Module' declared at '/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:2679' bound to instance 'GPI_I1' of component 'GPI_Module' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:7865]
INFO: [Synth 8-638] synthesizing module 'GPI_Module' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:2694]
INFO: [Synth 8-256] done synthesizing module 'GPI_Module' (110#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:2694]
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPI_Module' declared at '/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:2679' bound to instance 'GPI_I2' of component 'GPI_Module' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:7880]
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPI_Module' declared at '/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:2679' bound to instance 'GPI_I3' of component 'GPI_Module' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:7895]
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPI_Module' declared at '/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:2679' bound to instance 'GPI_I4' of component 'GPI_Module' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:7910]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 170 - type: integer 
	Parameter C_INTC_ENABLED bound to: 0 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 32'b00000000000000001111111111111111 
	Parameter C_INTC_POSITIVE bound to: 32'b11111111111111111111111111111111 
	Parameter C_INTC_ASYNC_INTR bound to: 32'b11111111111111110000000000000000 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 0 - type: integer 
	Parameter C_USE_LUTRAM bound to: yes - type: string 
INFO: [Synth 8-3491] module 'intr_ctrl' declared at '/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3026' bound to instance 'intr_ctrl_I1' of component 'intr_ctrl' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:7951]
INFO: [Synth 8-638] synthesizing module 'intr_ctrl' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3070]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
INFO: [Synth 8-638] synthesizing module 'iomodule_v3_1_3_MB_FDR' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:969]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'FDR' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:998]
INFO: [Synth 8-256] done synthesizing module 'iomodule_v3_1_3_MB_FDR' (111#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:969]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
INFO: [Synth 8-256] done synthesizing module 'intr_ctrl' (112#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:3070]
INFO: [Synth 8-256] done synthesizing module 'Iomodule_core' (113#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:6901]
INFO: [Synth 8-256] done synthesizing module 'iomodule' (114#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/hdl/iomodule_v3_1_vh_rfs.vhd:8518]
INFO: [Synth 8-256] done synthesizing module 'bd_bf3f_iomodule_0_0' (115#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/synth/bd_bf3f_iomodule_0_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'bd_bf3f_lmb_bram_I_0' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_6/synth/bd_bf3f_lmb_bram_I_0.vhd:80]
	Parameter C_FAMILY bound to: virtexuplus - type: string 
	Parameter C_XDEVICEFAMILY bound to: virtexuplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: bd_bf3f_lmb_bram_I_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 16384 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 16384 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 16384 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 16384 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 16 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     19.660986 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at '/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_6/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_6/synth/bd_bf3f_lmb_bram_I_0.vhd:253]
INFO: [Synth 8-256] done synthesizing module 'bd_bf3f_lmb_bram_I_0' (126#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_6/synth/bd_bf3f_lmb_bram_I_0.vhd:80]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'bd_bf3f_lmb_bram_I_0' is unconnected for instance 'lmb_bram_I' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/synth/bd_bf3f.v:375]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'bd_bf3f_lmb_bram_I_0' is unconnected for instance 'lmb_bram_I' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/synth/bd_bf3f.v:375]
WARNING: [Synth 8-7023] instance 'lmb_bram_I' of module 'bd_bf3f_lmb_bram_I_0' has 16 connections declared, but only 14 given [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/synth/bd_bf3f.v:375]
INFO: [Synth 8-638] synthesizing module 'bd_bf3f_microblaze_I_0' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_0/synth/bd_bf3f_microblaze_I_0.vhd:118]
	Parameter C_SCO bound to: 0 - type: integer 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_IRQ bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_DEBUG bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_CLK bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_TRACE_CLK bound to: 2 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ECC_USE_CE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_SLAVE bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_MASTER bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: virtexuplus - type: string 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_INSTR_SIZE bound to: 32 - type: integer 
	Parameter C_IADDR_SIZE bound to: 32 - type: integer 
	Parameter C_PIADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DADDR_SIZE bound to: 32 - type: integer 
	Parameter C_INSTANCE bound to: bd_bf3f_microblaze_I_0 - type: string 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_AREA_OPTIMIZED bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_D_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_M_AXI_IP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_I_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_D_LMB bound to: 1 - type: integer 
	Parameter C_D_AXI bound to: 0 - type: integer 
	Parameter C_I_LMB bound to: 1 - type: integer 
	Parameter C_I_AXI bound to: 0 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
	Parameter C_USE_PCMP_INSTR bound to: 1 - type: integer 
	Parameter C_USE_BARREL bound to: 1 - type: integer 
	Parameter C_USE_DIV bound to: 1 - type: integer 
	Parameter C_USE_HW_MUL bound to: 1 - type: integer 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 0 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_IMPRECISE_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_EXT_BRK bound to: 0 - type: integer 
	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: integer 
	Parameter C_USE_NON_SECURE bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 16 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BRANCH_TARGET_CACHE bound to: 0 - type: integer 
	Parameter C_BRANCH_TARGET_CACHE_SIZE bound to: 0 - type: integer 
	Parameter C_PC_WIDTH bound to: 17 - type: integer 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_PVR_USER2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_DYNAMIC_BUS_SIZING bound to: 0 - type: integer 
	Parameter C_RESET_MSR bound to: 32'b00000000000000000000000000000000 
	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 0 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_EXTERNAL_TRACE bound to: 0 - type: integer 
	Parameter C_DEBUG_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 1 - type: integer 
	Parameter C_ASYNC_INTERRUPT bound to: 1 - type: integer 
	Parameter C_ASYNC_WAKEUP bound to: 3 - type: integer 
	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_ICACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_ICACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_ADDR_TAG_BITS bound to: 17 - type: integer 
	Parameter C_CACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_ICACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_IC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_IC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DCACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_DCACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_DCACHE_ADDR_TAG bound to: 17 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_DCACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_DC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'MicroBlaze' declared at '/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_0/hdl/microblaze_v10_0_vh_rfs.vhd:157134' bound to instance 'U0' of component 'MicroBlaze' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_0/synth/bd_bf3f_microblaze_I_0.vhd:807]
INFO: [Synth 8-256] done synthesizing module 'bd_bf3f_microblaze_I_0' (177#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_0/synth/bd_bf3f_microblaze_I_0.vhd:118]
WARNING: [Synth 8-7071] port 'Interrupt_Ack' of module 'bd_bf3f_microblaze_I_0' is unconnected for instance 'microblaze_I' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/synth/bd_bf3f.v:392]
WARNING: [Synth 8-7023] instance 'microblaze_I' of module 'bd_bf3f_microblaze_I_0' has 54 connections declared, but only 53 given [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/synth/bd_bf3f.v:392]
INFO: [Synth 8-638] synthesizing module 'bd_bf3f_rst_0_0' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/synth/bd_bf3f_rst_0_0.vhd:74]
	Parameter C_FAMILY bound to: virtexuplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/synth/bd_bf3f_rst_0_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-3491] module 'SRL16' declared at '/opt/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:105983' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (178#1) [/opt/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:105983]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (179#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (180#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (181#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (182#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (183#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'bd_bf3f_rst_0_0' (184#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/synth/bd_bf3f_rst_0_0.vhd:74]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'bd_bf3f_rst_0_0' is unconnected for instance 'rst_0' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/synth/bd_bf3f.v:446]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'bd_bf3f_rst_0_0' is unconnected for instance 'rst_0' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/synth/bd_bf3f.v:446]
WARNING: [Synth 8-7023] instance 'rst_0' of module 'bd_bf3f_rst_0_0' has 10 connections declared, but only 8 given [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/synth/bd_bf3f.v:446]
INFO: [Synth 8-638] synthesizing module 'bd_bf3f_second_dlmb_cntlr_0' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_7/synth/bd_bf3f_second_dlmb_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: virtexuplus - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000010111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lmb_bram_if_cntlr' declared at '/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3115' bound to instance 'U0' of component 'lmb_bram_if_cntlr' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_7/synth/bd_bf3f_second_dlmb_cntlr_0.vhd:225]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr__parameterized3' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3239]
	Parameter C_TARGET bound to: 7 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_mux' declared at '/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2523' bound to instance 'lmb_mux_I' of component 'lmb_mux' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3462]
INFO: [Synth 8-638] synthesizing module 'lmb_mux__parameterized3' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2609]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at '/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2106' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2677]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr_v4_0_14_pselect_mask__parameterized1' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr_v4_0_14_pselect_mask__parameterized1' (184#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux__parameterized3' (184#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2609]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr__parameterized3' (184#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3239]
INFO: [Synth 8-256] done synthesizing module 'bd_bf3f_second_dlmb_cntlr_0' (185#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_7/synth/bd_bf3f_second_dlmb_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'bd_bf3f_second_ilmb_cntlr_0' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_8/synth/bd_bf3f_second_ilmb_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: virtexuplus - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000010111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lmb_bram_if_cntlr' declared at '/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3115' bound to instance 'U0' of component 'lmb_bram_if_cntlr' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_8/synth/bd_bf3f_second_ilmb_cntlr_0.vhd:225]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr__parameterized5' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3239]
	Parameter C_TARGET bound to: 7 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_mux' declared at '/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2523' bound to instance 'lmb_mux_I' of component 'lmb_mux' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3462]
INFO: [Synth 8-638] synthesizing module 'lmb_mux__parameterized5' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2609]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at '/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2106' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2677]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr_v4_0_14_pselect_mask__parameterized2' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr_v4_0_14_pselect_mask__parameterized2' (185#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux__parameterized5' (185#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2609]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr__parameterized5' (185#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3239]
INFO: [Synth 8-256] done synthesizing module 'bd_bf3f_second_ilmb_cntlr_0' (186#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_8/synth/bd_bf3f_second_ilmb_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'bd_bf3f_second_lmb_bram_I_0' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_9/synth/bd_bf3f_second_lmb_bram_I_0.vhd:80]
	Parameter C_FAMILY bound to: virtexuplus - type: string 
	Parameter C_XDEVICEFAMILY bound to: virtexuplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: bd_bf3f_second_lmb_bram_I_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 8192 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 8192 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 8192 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 8192 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 8 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     17.246228 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at '/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_6/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_9/synth/bd_bf3f_second_lmb_bram_I_0.vhd:253]
INFO: [Synth 8-256] done synthesizing module 'bd_bf3f_second_lmb_bram_I_0' (187#1) [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_9/synth/bd_bf3f_second_lmb_bram_I_0.vhd:80]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'bd_bf3f_second_lmb_bram_I_0' is unconnected for instance 'second_lmb_bram_I' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/synth/bd_bf3f.v:498]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'bd_bf3f_second_lmb_bram_I_0' is unconnected for instance 'second_lmb_bram_I' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/synth/bd_bf3f.v:498]
WARNING: [Synth 8-7023] instance 'second_lmb_bram_I' of module 'bd_bf3f_second_lmb_bram_I_0' has 16 connections declared, but only 14 given [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/synth/bd_bf3f.v:498]
WARNING: [Synth 8-7071] port 'TRACE_data_access' of module 'ddr4_core_microblaze_mcs' is unconnected for instance 'mcs0' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_core_ddr4_cal_riu.sv:222]
WARNING: [Synth 8-7071] port 'TRACE_data_address' of module 'ddr4_core_microblaze_mcs' is unconnected for instance 'mcs0' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_core_ddr4_cal_riu.sv:222]
WARNING: [Synth 8-7071] port 'TRACE_data_byte_enable' of module 'ddr4_core_microblaze_mcs' is unconnected for instance 'mcs0' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_core_ddr4_cal_riu.sv:222]
WARNING: [Synth 8-7071] port 'TRACE_data_read' of module 'ddr4_core_microblaze_mcs' is unconnected for instance 'mcs0' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_core_ddr4_cal_riu.sv:222]
WARNING: [Synth 8-7071] port 'TRACE_data_write' of module 'ddr4_core_microblaze_mcs' is unconnected for instance 'mcs0' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_core_ddr4_cal_riu.sv:222]
WARNING: [Synth 8-7071] port 'TRACE_data_write_value' of module 'ddr4_core_microblaze_mcs' is unconnected for instance 'mcs0' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_core_ddr4_cal_riu.sv:222]
WARNING: [Synth 8-7071] port 'TRACE_dcache_hit' of module 'ddr4_core_microblaze_mcs' is unconnected for instance 'mcs0' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_core_ddr4_cal_riu.sv:222]
WARNING: [Synth 8-7071] port 'TRACE_dcache_rdy' of module 'ddr4_core_microblaze_mcs' is unconnected for instance 'mcs0' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_core_ddr4_cal_riu.sv:222]
WARNING: [Synth 8-7071] port 'TRACE_dcache_read' of module 'ddr4_core_microblaze_mcs' is unconnected for instance 'mcs0' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_core_ddr4_cal_riu.sv:222]
WARNING: [Synth 8-7071] port 'TRACE_dcache_req' of module 'ddr4_core_microblaze_mcs' is unconnected for instance 'mcs0' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_core_ddr4_cal_riu.sv:222]
WARNING: [Synth 8-7071] port 'TRACE_delay_slot' of module 'ddr4_core_microblaze_mcs' is unconnected for instance 'mcs0' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_core_ddr4_cal_riu.sv:222]
WARNING: [Synth 8-7071] port 'TRACE_ex_piperun' of module 'ddr4_core_microblaze_mcs' is unconnected for instance 'mcs0' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_core_ddr4_cal_riu.sv:222]
WARNING: [Synth 8-7071] port 'TRACE_exception_kind' of module 'ddr4_core_microblaze_mcs' is unconnected for instance 'mcs0' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_core_ddr4_cal_riu.sv:222]
WARNING: [Synth 8-7071] port 'TRACE_exception_taken' of module 'ddr4_core_microblaze_mcs' is unconnected for instance 'mcs0' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_core_ddr4_cal_riu.sv:222]
WARNING: [Synth 8-7071] port 'TRACE_icache_hit' of module 'ddr4_core_microblaze_mcs' is unconnected for instance 'mcs0' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_core_ddr4_cal_riu.sv:222]
WARNING: [Synth 8-7071] port 'TRACE_icache_rdy' of module 'ddr4_core_microblaze_mcs' is unconnected for instance 'mcs0' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_core_ddr4_cal_riu.sv:222]
WARNING: [Synth 8-7071] port 'TRACE_icache_req' of module 'ddr4_core_microblaze_mcs' is unconnected for instance 'mcs0' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_core_ddr4_cal_riu.sv:222]
WARNING: [Synth 8-7071] port 'TRACE_instruction' of module 'ddr4_core_microblaze_mcs' is unconnected for instance 'mcs0' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_core_ddr4_cal_riu.sv:222]
WARNING: [Synth 8-7071] port 'TRACE_jump_hit' of module 'ddr4_core_microblaze_mcs' is unconnected for instance 'mcs0' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_core_ddr4_cal_riu.sv:222]
WARNING: [Synth 8-7071] port 'TRACE_jump_taken' of module 'ddr4_core_microblaze_mcs' is unconnected for instance 'mcs0' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_core_ddr4_cal_riu.sv:222]
WARNING: [Synth 8-7071] port 'TRACE_mb_halted' of module 'ddr4_core_microblaze_mcs' is unconnected for instance 'mcs0' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_core_ddr4_cal_riu.sv:222]
WARNING: [Synth 8-7071] port 'TRACE_mem_piperun' of module 'ddr4_core_microblaze_mcs' is unconnected for instance 'mcs0' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_core_ddr4_cal_riu.sv:222]
WARNING: [Synth 8-7071] port 'TRACE_msr_reg' of module 'ddr4_core_microblaze_mcs' is unconnected for instance 'mcs0' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_core_ddr4_cal_riu.sv:222]
WARNING: [Synth 8-7071] port 'TRACE_new_reg_value' of module 'ddr4_core_microblaze_mcs' is unconnected for instance 'mcs0' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_core_ddr4_cal_riu.sv:222]
WARNING: [Synth 8-7071] port 'TRACE_of_piperun' of module 'ddr4_core_microblaze_mcs' is unconnected for instance 'mcs0' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_core_ddr4_cal_riu.sv:222]
WARNING: [Synth 8-7071] port 'TRACE_pid_reg' of module 'ddr4_core_microblaze_mcs' is unconnected for instance 'mcs0' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_core_ddr4_cal_riu.sv:222]
WARNING: [Synth 8-7071] port 'TRACE_reg_addr' of module 'ddr4_core_microblaze_mcs' is unconnected for instance 'mcs0' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_core_ddr4_cal_riu.sv:222]
WARNING: [Synth 8-7071] port 'TRACE_reg_write' of module 'ddr4_core_microblaze_mcs' is unconnected for instance 'mcs0' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_core_ddr4_cal_riu.sv:222]
WARNING: [Synth 8-7071] port 'TRACE_valid_instr' of module 'ddr4_core_microblaze_mcs' is unconnected for instance 'mcs0' [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_core_ddr4_cal_riu.sv:222]
WARNING: [Synth 8-7023] instance 'mcs0' of module 'ddr4_core_microblaze_mcs' has 40 connections declared, but only 11 given [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_core_ddr4_cal_riu.sv:222]
WARNING: [Synth 8-3936] Found unconnected internal register 'io_address_r2_reg' and it is trimmed from '32' to '28' bits. [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/ip_top/ddr4_core_ddr4_mem_intfc.sv:505]
WARNING: [Synth 8-3936] Found unconnected internal register 'io_address_r1_reg' and it is trimmed from '32' to '28' bits. [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/ip_top/ddr4_core_ddr4_mem_intfc.sv:498]
	Parameter p1width bound to: 136 - type: integer 
	Parameter p2depth bound to: 32 - type: integer 
	Parameter p3cntr_width bound to: 5 - type: integer 
	Parameter guarded bound to: 1'b1 
INFO: [Synth 8-155] case statement is not full and has no default [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/SizedFIFO.v:121]
INFO: [Synth 8-155] case statement is not full and has no default [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/SizedFIFO.v:178]
	Parameter width bound to: 16 - type: integer 
	Parameter guarded bound to: 1'b1 
	Parameter width bound to: 49 - type: integer 
	Parameter guarded bound to: 1'b1 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/mkAwsF1Top.v:15498]
	Parameter width bound to: 44 - type: integer 
	Parameter guarded bound to: 1'b1 
	Parameter width bound to: 1 - type: integer 
	Parameter guarded bound to: 1'b1 
	Parameter width bound to: 50 - type: integer 
	Parameter guarded bound to: 1'b1 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/mkAwsF1Top.v:15690]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/mkAwsF1Top.v:15702]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/mkAwsF1Top.v:15714]
	Parameter width bound to: 38 - type: integer 
	Parameter guarded bound to: 1'b1 
	Parameter width bound to: 2 - type: integer 
	Parameter guarded bound to: 1'b1 
	Parameter width bound to: 51 - type: integer 
	Parameter guarded bound to: 1'b1 
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1'b1 
	Parameter width bound to: 31 - type: integer 
	Parameter guarded bound to: 1'b1 
	Parameter width bound to: 16 - type: integer 
	Parameter guarded bound to: 1'b1 
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1'b1 
	Parameter width bound to: 416 - type: integer 
	Parameter guarded bound to: 1'b1 
	Parameter width bound to: 64 - type: integer 
	Parameter guarded bound to: 1'b1 
	Parameter width bound to: 160 - type: integer 
	Parameter guarded bound to: 1'b1 
	Parameter width bound to: 3 - type: integer 
	Parameter guarded bound to: 1'b1 
	Parameter width bound to: 5 - type: integer 
	Parameter guarded bound to: 1'b1 
	Parameter width bound to: 75 - type: integer 
	Parameter guarded bound to: 1'b1 
	Parameter width bound to: 45 - type: integer 
	Parameter guarded bound to: 1'b1 
	Parameter p1width bound to: 30 - type: integer 
	Parameter p2depth bound to: 3 - type: integer 
	Parameter p3cntr_width bound to: 1 - type: integer 
	Parameter guarded bound to: 1'b1 
INFO: [Synth 8-155] case statement is not full and has no default [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/SizedFIFO.v:121]
INFO: [Synth 8-155] case statement is not full and has no default [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/SizedFIFO.v:178]
	Parameter width bound to: 43 - type: integer 
	Parameter guarded bound to: 1'b1 
	Parameter PIPELINED bound to: 1'b1 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 145 - type: integer 
	Parameter MEMSIZE bound to: 6'b100000 
	Parameter width bound to: 145 - type: integer 
	Parameter guarded bound to: 1'b1 
	Parameter p1width bound to: 45 - type: integer 
	Parameter p2depth bound to: 3 - type: integer 
	Parameter p3cntr_width bound to: 1 - type: integer 
	Parameter guarded bound to: 1'b1 
INFO: [Synth 8-155] case statement is not full and has no default [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/SizedFIFO.v:121]
INFO: [Synth 8-155] case statement is not full and has no default [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/SizedFIFO.v:178]
	Parameter width bound to: 5 - type: integer 
	Parameter guarded bound to: 1'b1 
	Parameter width bound to: 81 - type: integer 
	Parameter guarded bound to: 1'b1 
	Parameter PIPELINED bound to: 1'b1 
	Parameter ADDR_WIDTH bound to: 13 - type: integer 
	Parameter DATA_WIDTH bound to: 28 - type: integer 
	Parameter MEMSIZE bound to: 14'b10000000000000 
	Parameter width bound to: 28 - type: integer 
	Parameter guarded bound to: 1'b1 
	Parameter width bound to: 4 - type: integer 
	Parameter guarded bound to: 1'b1 
	Parameter p1width bound to: 1 - type: integer 
	Parameter p2depth bound to: 9 - type: integer 
	Parameter p3cntr_width bound to: 3 - type: integer 
	Parameter guarded bound to: 1'b1 
INFO: [Synth 8-155] case statement is not full and has no default [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/SizedFIFO.v:121]
INFO: [Synth 8-155] case statement is not full and has no default [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/SizedFIFO.v:178]
	Parameter addr_width bound to: 3 - type: integer 
	Parameter data_width bound to: 11 - type: integer 
	Parameter lo bound to: 3'b000 
	Parameter hi bound to: 3'b111 
	Parameter PIPELINED bound to: 1'b0 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter DATA_WIDTH bound to: 529 - type: integer 
	Parameter MEMSIZE bound to: 8'b10000000 
	Parameter width bound to: 1 - type: integer 
	Parameter init bound to: 1'b1 
	Parameter p1width bound to: 529 - type: integer 
	Parameter p2depth bound to: 3 - type: integer 
	Parameter p3cntr_width bound to: 1 - type: integer 
	Parameter guarded bound to: 1'b0 
INFO: [Synth 8-155] case statement is not full and has no default [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/SizedFIFO.v:121]
INFO: [Synth 8-155] case statement is not full and has no default [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/SizedFIFO.v:178]
	Parameter p1width bound to: 99 - type: integer 
	Parameter p2depth bound to: 9 - type: integer 
	Parameter p3cntr_width bound to: 3 - type: integer 
	Parameter guarded bound to: 1'b1 
INFO: [Synth 8-155] case statement is not full and has no default [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/SizedFIFO.v:121]
INFO: [Synth 8-155] case statement is not full and has no default [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/SizedFIFO.v:178]
	Parameter width bound to: 2 - type: integer 
	Parameter guarded bound to: 1'b1 
	Parameter width bound to: 35 - type: integer 
	Parameter guarded bound to: 1'b1 
	Parameter width bound to: 529 - type: integer 
	Parameter guarded bound to: 1'b1 
	Parameter PIPELINED bound to: 1'b0 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 44 - type: integer 
	Parameter MEMSIZE bound to: 4'b1000 
	Parameter p1width bound to: 44 - type: integer 
	Parameter p2depth bound to: 3 - type: integer 
	Parameter p3cntr_width bound to: 1 - type: integer 
	Parameter guarded bound to: 1'b0 
INFO: [Synth 8-155] case statement is not full and has no default [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/SizedFIFO.v:121]
INFO: [Synth 8-155] case statement is not full and has no default [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/SizedFIFO.v:178]
	Parameter width bound to: 155 - type: integer 
	Parameter guarded bound to: 1'b1 
	Parameter width bound to: 3 - type: integer 
	Parameter guarded bound to: 1'b1 
	Parameter width bound to: 17 - type: integer 
	Parameter guarded bound to: 1'b1 
	Parameter PIPELINED bound to: 1'b0 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 17 - type: integer 
	Parameter MEMSIZE bound to: 4'b1000 
	Parameter p1width bound to: 17 - type: integer 
	Parameter p2depth bound to: 3 - type: integer 
	Parameter p3cntr_width bound to: 1 - type: integer 
	Parameter guarded bound to: 1'b0 
INFO: [Synth 8-155] case statement is not full and has no default [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/SizedFIFO.v:121]
INFO: [Synth 8-155] case statement is not full and has no default [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/SizedFIFO.v:178]
	Parameter p1width bound to: 44 - type: integer 
	Parameter p2depth bound to: 8 - type: integer 
	Parameter p3cntr_width bound to: 3 - type: integer 
	Parameter guarded bound to: 1'b1 
INFO: [Synth 8-155] case statement is not full and has no default [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/SizedFIFO.v:121]
INFO: [Synth 8-155] case statement is not full and has no default [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/SizedFIFO.v:178]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/mkConnectalTop.v:9469]
	Parameter FILENAME bound to: zero.vmh - type: string 
	Parameter PIPELINED bound to: 1'b0 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter DATA_WIDTH bound to: 21 - type: integer 
	Parameter MEMSIZE bound to: 8'b10000000 
	Parameter BINARY bound to: 1'b1 
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'zero.vmh'; please make sure the file is added to project and has read permission, ignoring [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/BRAM1Load.v:49]
	Parameter p1width bound to: 21 - type: integer 
	Parameter p2depth bound to: 3 - type: integer 
	Parameter p3cntr_width bound to: 1 - type: integer 
	Parameter guarded bound to: 1'b0 
INFO: [Synth 8-155] case statement is not full and has no default [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/SizedFIFO.v:121]
INFO: [Synth 8-155] case statement is not full and has no default [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/SizedFIFO.v:178]
	Parameter PIPELINED bound to: 1'b0 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter CHUNKSIZE bound to: 8 - type: integer 
	Parameter WE_WIDTH bound to: 64 - type: integer 
	Parameter MEMSIZE bound to: 8'b10000000 
	Parameter p1width bound to: 512 - type: integer 
	Parameter p2depth bound to: 3 - type: integer 
	Parameter p3cntr_width bound to: 1 - type: integer 
	Parameter guarded bound to: 1'b0 
INFO: [Synth 8-155] case statement is not full and has no default [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/SizedFIFO.v:121]
INFO: [Synth 8-155] case statement is not full and has no default [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/SizedFIFO.v:178]
	Parameter width bound to: 539 - type: integer 
	Parameter guarded bound to: 1'b1 
	Parameter width bound to: 512 - type: integer 
	Parameter guarded bound to: 1'b1 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/mkConnectalTop.v:9702]
	Parameter width bound to: 68 - type: integer 
	Parameter guarded bound to: 1'b1 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/mkConnectalTop.v:9844]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/mkConnectalTop.v:9856]
	Parameter width bound to: 1 - type: integer 
	Parameter guarded bound to: 1'b1 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/mkConnectalTop.v:10031]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/mkConnectalTop.v:10173]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/mkConnectalTop.v:10185]
	Parameter PIPELINED bound to: 1'b0 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 532 - type: integer 
	Parameter MEMSIZE bound to: 9'b100000000 
	Parameter p1width bound to: 532 - type: integer 
	Parameter p2depth bound to: 3 - type: integer 
	Parameter p3cntr_width bound to: 1 - type: integer 
	Parameter guarded bound to: 1'b0 
INFO: [Synth 8-155] case statement is not full and has no default [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/SizedFIFO.v:121]
INFO: [Synth 8-155] case statement is not full and has no default [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/SizedFIFO.v:178]
	Parameter width bound to: 538 - type: integer 
	Parameter guarded bound to: 1'b1 
	Parameter width bound to: 74 - type: integer 
	Parameter guarded bound to: 1'b1 
	Parameter width bound to: 18 - type: integer 
	Parameter guarded bound to: 1'b1 
	Parameter width bound to: 531 - type: integer 
	Parameter guarded bound to: 1'b1 
	Parameter width bound to: 593 - type: integer 
	Parameter guarded bound to: 1'b1 
	Parameter width bound to: 217 - type: integer 
	Parameter guarded bound to: 1'b1 
	Parameter width bound to: 158 - type: integer 
	Parameter guarded bound to: 1'b1 
	Parameter width bound to: 113 - type: integer 
	Parameter guarded bound to: 1'b1 
	Parameter width bound to: 48 - type: integer 
	Parameter guarded bound to: 1'b1 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/mkpipelined.v:2069]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/mkpipelined.v:2083]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/mkpipelined.v:2097]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/mkpipelined.v:2111]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/mkpipelined.v:2125]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/mkpipelined.v:2139]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/mkpipelined.v:2153]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/mkpipelined.v:2167]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/mkpipelined.v:2181]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/mkpipelined.v:2195]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/mkpipelined.v:2209]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/mkpipelined.v:2223]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/mkpipelined.v:2237]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/mkpipelined.v:2251]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/mkpipelined.v:2265]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/mkpipelined.v:2279]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/mkpipelined.v:2293]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/mkpipelined.v:2307]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/mkpipelined.v:2321]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/mkpipelined.v:2335]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/mkpipelined.v:2349]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/mkpipelined.v:2363]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/mkpipelined.v:2377]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/mkpipelined.v:2391]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/mkpipelined.v:2405]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/mkpipelined.v:2419]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/mkpipelined.v:2433]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/mkpipelined.v:2447]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/mkpipelined.v:2461]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/mkpipelined.v:2475]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/mkpipelined.v:2489]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/mkpipelined.v:2503]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/mkpipelined.v:2510]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/mkpipelined.v:2517]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/mkpipelined.v:2524]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/mkpipelined.v:2552]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/mkpipelined.v:2580]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/mkpipelined.v:2608]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/mkpipelined.v:2636]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/mkpipelined.v:2664]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/mkpipelined.v:2692]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/mkpipelined.v:2720]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/mkpipelined.v:2748]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/mkpipelined.v:2776]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/mkpipelined.v:2804]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/mkpipelined.v:2832]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/mkpipelined.v:2860]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/mkpipelined.v:2888]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/mkpipelined.v:2916]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/mkpipelined.v:2944]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/mkpipelined.v:2972]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/mkpipelined.v:3000]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/mkpipelined.v:3028]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/mkpipelined.v:3056]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/mkpipelined.v:3084]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/mkpipelined.v:3112]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/mkpipelined.v:3140]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/mkpipelined.v:3168]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/mkpipelined.v:3196]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/mkpipelined.v:3224]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/mkpipelined.v:3252]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/mkpipelined.v:3280]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/mkpipelined.v:3308]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/mkpipelined.v:3336]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/mkpipelined.v:3364]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/mkpipelined.v:3392]
	Parameter width bound to: 544 - type: integer 
	Parameter guarded bound to: 1'b1 
WARNING: [Synth 8-689] width (64) of port connection 'pins_araddr' does not match port width (32) of module 'mkAwsF1Top' [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/awsf1.sv:637]
WARNING: [Synth 8-689] width (64) of port connection 'pins_awaddr' does not match port width (32) of module 'mkAwsF1Top' [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/awsf1.sv:645]
WARNING: [Synth 8-7071] port 'pins_arcache' of module 'mkAwsF1Top' is unconnected for instance 'awsF1Top' [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/awsf1.sv:567]
WARNING: [Synth 8-7071] port 'pins_aresetn' of module 'mkAwsF1Top' is unconnected for instance 'awsF1Top' [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/awsf1.sv:567]
WARNING: [Synth 8-7071] port 'pins_arlock' of module 'mkAwsF1Top' is unconnected for instance 'awsF1Top' [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/awsf1.sv:567]
WARNING: [Synth 8-7071] port 'pins_arprot' of module 'mkAwsF1Top' is unconnected for instance 'awsF1Top' [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/awsf1.sv:567]
WARNING: [Synth 8-7071] port 'pins_arqos' of module 'mkAwsF1Top' is unconnected for instance 'awsF1Top' [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/awsf1.sv:567]
WARNING: [Synth 8-7071] port 'pins_awcache' of module 'mkAwsF1Top' is unconnected for instance 'awsF1Top' [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/awsf1.sv:567]
WARNING: [Synth 8-7071] port 'pins_awlock' of module 'mkAwsF1Top' is unconnected for instance 'awsF1Top' [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/awsf1.sv:567]
WARNING: [Synth 8-7071] port 'pins_awprot' of module 'mkAwsF1Top' is unconnected for instance 'awsF1Top' [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/awsf1.sv:567]
WARNING: [Synth 8-7071] port 'pins_awqos' of module 'mkAwsF1Top' is unconnected for instance 'awsF1Top' [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/awsf1.sv:567]
WARNING: [Synth 8-7071] port 'pins_wid' of module 'mkAwsF1Top' is unconnected for instance 'awsF1Top' [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/awsf1.sv:567]
WARNING: [Synth 8-7071] port 'cl_sh_flr_done' of module 'mkAwsF1Top' is unconnected for instance 'awsF1Top' [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/awsf1.sv:567]
WARNING: [Synth 8-7071] port 'cl_sh_id0' of module 'mkAwsF1Top' is unconnected for instance 'awsF1Top' [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/awsf1.sv:567]
WARNING: [Synth 8-7071] port 'cl_sh_id1' of module 'mkAwsF1Top' is unconnected for instance 'awsF1Top' [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/awsf1.sv:567]
WARNING: [Synth 8-7071] port 'pcim_arburst' of module 'mkAwsF1Top' is unconnected for instance 'awsF1Top' [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/awsf1.sv:567]
WARNING: [Synth 8-7071] port 'pcim_arcache' of module 'mkAwsF1Top' is unconnected for instance 'awsF1Top' [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/awsf1.sv:567]
WARNING: [Synth 8-7071] port 'pcim_aresetn' of module 'mkAwsF1Top' is unconnected for instance 'awsF1Top' [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/awsf1.sv:567]
WARNING: [Synth 8-7071] port 'pcim_arlock' of module 'mkAwsF1Top' is unconnected for instance 'awsF1Top' [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/awsf1.sv:567]
WARNING: [Synth 8-7071] port 'pcim_arprot' of module 'mkAwsF1Top' is unconnected for instance 'awsF1Top' [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/awsf1.sv:567]
WARNING: [Synth 8-7071] port 'pcim_arqos' of module 'mkAwsF1Top' is unconnected for instance 'awsF1Top' [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/awsf1.sv:567]
WARNING: [Synth 8-7071] port 'pcim_awburst' of module 'mkAwsF1Top' is unconnected for instance 'awsF1Top' [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/awsf1.sv:567]
WARNING: [Synth 8-7071] port 'pcim_awcache' of module 'mkAwsF1Top' is unconnected for instance 'awsF1Top' [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/awsf1.sv:567]
WARNING: [Synth 8-7071] port 'pcim_awlock' of module 'mkAwsF1Top' is unconnected for instance 'awsF1Top' [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/awsf1.sv:567]
WARNING: [Synth 8-7071] port 'pcim_awprot' of module 'mkAwsF1Top' is unconnected for instance 'awsF1Top' [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/awsf1.sv:567]
WARNING: [Synth 8-7071] port 'pcim_awqos' of module 'mkAwsF1Top' is unconnected for instance 'awsF1Top' [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/awsf1.sv:567]
WARNING: [Synth 8-7071] port 'pcim_wid' of module 'mkAwsF1Top' is unconnected for instance 'awsF1Top' [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/awsf1.sv:567]
WARNING: [Synth 8-7071] port 'pcim_extra_awuser' of module 'mkAwsF1Top' is unconnected for instance 'awsF1Top' [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/awsf1.sv:567]
WARNING: [Synth 8-7071] port 'pcim_extra_aruser' of module 'mkAwsF1Top' is unconnected for instance 'awsF1Top' [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/awsf1.sv:567]
WARNING: [Synth 8-7023] instance 'awsF1Top' of module 'mkAwsF1Top' has 119 connections declared, but only 92 given [/mnt/efs/fs1/sanjaylasya/awsf1/build/src_post_encryption/awsf1.sv:567]
WARNING: [Synth 8-7129] Port CLK in module RevertReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_IN[0] in module RevertReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port EN in module RevertReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port coreId in module mkpipelined is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_read_server_readReq_put[43] in module mkConnectalTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_read_server_readReq_put[42] in module mkConnectalTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_read_server_readReq_put[41] in module mkConnectalTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_read_server_readReq_put[40] in module mkConnectalTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_read_server_readReq_put[39] in module mkConnectalTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_write_server_writeReq_put[43] in module mkConnectalTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_write_server_writeReq_put[42] in module mkConnectalTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_write_server_writeReq_put[41] in module mkConnectalTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_write_server_writeReq_put[40] in module mkConnectalTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_write_server_writeReq_put[39] in module mkConnectalTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port EN_readers_0_readReq_get in module mkConnectalTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port readers_0_readData_put[528] in module mkConnectalTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port readers_0_readData_put[527] in module mkConnectalTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port readers_0_readData_put[526] in module mkConnectalTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port readers_0_readData_put[525] in module mkConnectalTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port readers_0_readData_put[524] in module mkConnectalTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port readers_0_readData_put[523] in module mkConnectalTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port readers_0_readData_put[522] in module mkConnectalTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port readers_0_readData_put[521] in module mkConnectalTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port readers_0_readData_put[520] in module mkConnectalTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port readers_0_readData_put[519] in module mkConnectalTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port readers_0_readData_put[518] in module mkConnectalTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port readers_0_readData_put[517] in module mkConnectalTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port readers_0_readData_put[516] in module mkConnectalTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port readers_0_readData_put[515] in module mkConnectalTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port readers_0_readData_put[514] in module mkConnectalTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port readers_0_readData_put[513] in module mkConnectalTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port readers_0_readData_put[512] in module mkConnectalTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port readers_0_readData_put[511] in module mkConnectalTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port readers_0_readData_put[510] in module mkConnectalTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port readers_0_readData_put[509] in module mkConnectalTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port readers_0_readData_put[508] in module mkConnectalTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port readers_0_readData_put[507] in module mkConnectalTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port readers_0_readData_put[506] in module mkConnectalTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port readers_0_readData_put[505] in module mkConnectalTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port readers_0_readData_put[504] in module mkConnectalTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port readers_0_readData_put[503] in module mkConnectalTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port readers_0_readData_put[502] in module mkConnectalTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port readers_0_readData_put[501] in module mkConnectalTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port readers_0_readData_put[500] in module mkConnectalTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port readers_0_readData_put[499] in module mkConnectalTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port readers_0_readData_put[498] in module mkConnectalTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port readers_0_readData_put[497] in module mkConnectalTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port readers_0_readData_put[496] in module mkConnectalTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port readers_0_readData_put[495] in module mkConnectalTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port readers_0_readData_put[494] in module mkConnectalTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port readers_0_readData_put[493] in module mkConnectalTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port readers_0_readData_put[492] in module mkConnectalTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port readers_0_readData_put[491] in module mkConnectalTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port readers_0_readData_put[490] in module mkConnectalTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port readers_0_readData_put[489] in module mkConnectalTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port readers_0_readData_put[488] in module mkConnectalTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port readers_0_readData_put[487] in module mkConnectalTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port readers_0_readData_put[486] in module mkConnectalTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port readers_0_readData_put[485] in module mkConnectalTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port readers_0_readData_put[484] in module mkConnectalTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port readers_0_readData_put[483] in module mkConnectalTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port readers_0_readData_put[482] in module mkConnectalTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port readers_0_readData_put[481] in module mkConnectalTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port readers_0_readData_put[480] in module mkConnectalTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port readers_0_readData_put[479] in module mkConnectalTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port readers_0_readData_put[478] in module mkConnectalTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port readers_0_readData_put[477] in module mkConnectalTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port readers_0_readData_put[476] in module mkConnectalTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port readers_0_readData_put[475] in module mkConnectalTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port readers_0_readData_put[474] in module mkConnectalTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port readers_0_readData_put[473] in module mkConnectalTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port readers_0_readData_put[472] in module mkConnectalTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port readers_0_readData_put[471] in module mkConnectalTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port readers_0_readData_put[470] in module mkConnectalTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port readers_0_readData_put[469] in module mkConnectalTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port readers_0_readData_put[468] in module mkConnectalTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port readers_0_readData_put[467] in module mkConnectalTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port readers_0_readData_put[466] in module mkConnectalTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port readers_0_readData_put[465] in module mkConnectalTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port readers_0_readData_put[464] in module mkConnectalTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port readers_0_readData_put[463] in module mkConnectalTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port readers_0_readData_put[462] in module mkConnectalTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port readers_0_readData_put[461] in module mkConnectalTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port readers_0_readData_put[460] in module mkConnectalTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port readers_0_readData_put[459] in module mkConnectalTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port readers_0_readData_put[458] in module mkConnectalTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port readers_0_readData_put[457] in module mkConnectalTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port readers_0_readData_put[456] in module mkConnectalTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port readers_0_readData_put[455] in module mkConnectalTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port readers_0_readData_put[454] in module mkConnectalTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port readers_0_readData_put[453] in module mkConnectalTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port readers_0_readData_put[452] in module mkConnectalTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port readers_0_readData_put[451] in module mkConnectalTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port readers_0_readData_put[450] in module mkConnectalTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port readers_0_readData_put[449] in module mkConnectalTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port readers_0_readData_put[448] in module mkConnectalTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port readers_0_readData_put[447] in module mkConnectalTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port readers_0_readData_put[446] in module mkConnectalTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port readers_0_readData_put[445] in module mkConnectalTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port readers_0_readData_put[444] in module mkConnectalTop is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:25 ; elapsed = 00:01:38 . Memory (MB): peak = 4370.840 ; gain = 1376.625 ; free physical = 23575 ; free virtual = 37252
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:40 ; elapsed = 00:01:55 . Memory (MB): peak = 4370.840 ; gain = 1376.625 ; free physical = 23723 ; free virtual = 37403
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:40 ; elapsed = 00:01:55 . Memory (MB): peak = 4370.840 ; gain = 1376.625 ; free physical = 23723 ; free virtual = 37403
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4370.840 ; gain = 0.000 ; free physical = 23214 ; free virtual = 36894
INFO: [Netlist 29-17] Analyzing 1322 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/efs/fs1/sanjaylasya/awsf1/build/constraints/cl_clocks_aws.xdc]
Finished Parsing XDC File [/mnt/efs/fs1/sanjaylasya/awsf1/build/constraints/cl_clocks_aws.xdc]
CRITICAL WARNING: [Designutils 20-1281] Could not find module 'vio_0'. The XDC file /home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/vio_0/vio_0.xdc will not be read for this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_vio_counter'. The XDC file /home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_vio_counter/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_1'. The XDC file /home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_1/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_0'. The XDC file /home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_0/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_0/bd_bf3f_microblaze_I_0.xdc] for cell 'SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
Finished Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_0/bd_bf3f_microblaze_I_0.xdc] for cell 'SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_0/bd_bf3f_microblaze_I_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/awsf1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/awsf1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/bd_bf3f_rst_0_0_board.xdc] for cell 'SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/bd_bf3f_rst_0_0_board.xdc] for cell 'SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/bd_bf3f_rst_0_0.xdc] for cell 'SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/bd_bf3f_rst_0_0.xdc] for cell 'SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_2/bd_bf3f_ilmb_0.xdc] for cell 'SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Finished Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_2/bd_bf3f_ilmb_0.xdc] for cell 'SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_3/bd_bf3f_dlmb_0.xdc] for cell 'SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Finished Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_3/bd_bf3f_dlmb_0.xdc] for cell 'SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/bd_bf3f_iomodule_0_0_board.xdc] for cell 'SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Finished Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/bd_bf3f_iomodule_0_0_board.xdc] for cell 'SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_0/ddr4_core_microblaze_mcs_board.xdc] for cell 'SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst'
Finished Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_0/ddr4_core_microblaze_mcs_board.xdc] for cell 'SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst'
Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ddr4_core_board.xdc] for cell 'SH_DDR/ddr_cores.DDR4_0/inst'
Finished Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ddr4_core_board.xdc] for cell 'SH_DDR/ddr_cores.DDR4_0/inst'
Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/par/ddr4_core.xdc] for cell 'SH_DDR/ddr_cores.DDR4_0/inst'
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/par/ddr4_core.xdc:299]
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/par/ddr4_core.xdc:306]
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/par/ddr4_core.xdc:307]
Finished Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/par/ddr4_core.xdc] for cell 'SH_DDR/ddr_cores.DDR4_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/par/ddr4_core.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/awsf1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/awsf1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
write_xdc: Time (s): cpu = 00:00:21 ; elapsed = 00:00:06 . Memory (MB): peak = 5447.703 ; gain = 22.844 ; free physical = 22146 ; free virtual = 35825
Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc]
Finished Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/awsf1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/awsf1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc]
Finished Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/awsf1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/awsf1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/mnt/efs/fs1/sanjaylasya/awsf1/build/constraints/cl_synth_user.xdc]
Finished Parsing XDC File [/mnt/efs/fs1/sanjaylasya/awsf1/build/constraints/cl_synth_user.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/awsf1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/awsf1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/awsf1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/awsf1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 60 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5471.199 ; gain = 0.000 ; free physical = 22115 ; free virtual = 35794
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1052 instances were transformed.
  BUFG => BUFGCE: 9 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 3 instances
  FDE => FDRE: 32 instances
  FDR => FDRE: 170 instances
  FDS => FDSE: 3 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 3 instances
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT(x2)): 54 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 216 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 79 instances
  MULT_AND => LUT2: 1 instance 
  MUXCY_L => MUXCY: 190 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 291 instances
  SRL16 => SRL16E: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 5471.203 ; gain = 0.004 ; free physical = 22111 ; free virtual = 35790
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:03:15 ; elapsed = 00:03:12 . Memory (MB): peak = 5471.207 ; gain = 2476.992 ; free physical = 23411 ; free virtual = 37091
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'gpregsm1.curr_fwft_state_reg' in module 'fifo_generator_v13_2_1_rd_fwft'
INFO: [Synth 8-802] inferred FSM for state register 'gr_cas_state_reg' in module 'ddr4_v2_2_3_mc_group'
INFO: [Synth 8-802] inferred FSM for state register 'grSt_reg' in module 'ddr4_v2_2_3_mc_group'
INFO: [Synth 8-802] inferred FSM for state register 'sre_sm_ps_reg' in module 'ddr4_v2_2_3_mc_ref'
INFO: [Synth 8-802] inferred FSM for state register 'user_fsm_reg' in module 'ddr4_v2_2_3_mc_ref'
INFO: [Synth 8-802] inferred FSM for state register 'periodic_state_reg' in module 'ddr4_v2_2_3_mc_periodic'
INFO: [Synth 8-802] inferred FSM for state register 'inject_state_reg' in module 'ddr4_v2_2_3_mc_periodic'
WARNING: [Synth 8-3936] Found unconnected internal register 'not_strict_mode.rd_buf.app_rd_data_ns_reg' and it is trimmed from '6' to '2' bits. [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/ui/ddr4_v2_2_ui_rd_data.sv:541]
WARNING: [Synth 8-3936] Found unconnected internal register 'wr_cas_delay_line_ff_reg' and it is trimmed from '15' to '14' bits. [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_cplx.sv:702]
INFO: [Synth 8-802] inferred FSM for state register 'cplx_state_reg' in module 'ddr4_v2_2_3_cal_cplx'
INFO: [Synth 8-802] inferred FSM for state register 'seq_state_reg' in module 'ddr4_v2_2_3_cal_cplx'
WARNING: [Synth 8-3936] Found unconnected internal register 'cal_seq_a_a_dly_reg' and it is trimmed from '32' to '8' bits. [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1337]
WARNING: [Synth 8-3936] Found unconnected internal register 'cal_seq_a_b_dly_reg' and it is trimmed from '32' to '8' bits. [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1340]
WARNING: [Synth 8-3936] Found unconnected internal register 'cal_seq_b_a_dly_reg' and it is trimmed from '32' to '8' bits. [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1343]
WARNING: [Synth 8-3936] Found unconnected internal register 'dqin_valid_shift_reg' and it is trimmed from '7' to '6' bits. [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1840]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ddr4_v2_2_3_axic_register_slice__parameterized4'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ddr4_v2_2_3_axi_r_channel'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mgt_gen_axl'
INFO: [Synth 8-6904] The RAM "flop_ccf__xdcDup__1:/ram_reg" of size (depth=2 x width=42) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "flop_ccf__parameterized0__xdcDup__1:/ram_reg" of size (depth=2 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "flop_ccf__xdcDup__2:/ram_reg" of size (depth=2 x width=42) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "flop_ccf__parameterized0__xdcDup__2:/ram_reg" of size (depth=2 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "flop_ccf:/ram_reg" of size (depth=2 x width=42) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "flop_ccf__parameterized0:/ram_reg" of size (depth=2 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6159] Found Keep on FSM register 'gpregsm1.curr_fwft_state_reg' in module 'fifo_generator_v13_2_1_rd_fwft', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               10 |                               10
       both_stages_valid |                               11 |                               11
            stage2_valid |                               01 |                               01
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                CAS_IDLE |                              000 |                              000
              RMW_RDWAIT |                              001 |                              010
            RMW_DATAWAIT |                              010 |                              011
              RMW_WRWAIT |                              011 |                              100
                CAS_WAIT |                              100 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gr_cas_state_reg' using encoding 'sequential' in module 'ddr4_v2_2_3_mc_group'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  grIDLE |                              110 |                              000
                grACCEPT |                              001 |                              001
               grPREWAIT |                              100 |                              010
               grAUTOPRE |                              101 |                              101
                   grACT |                              010 |                              100
               grACTWAIT |                              011 |                              011
                grCASFSM |                              000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'grSt_reg' using encoding 'sequential' in module 'ddr4_v2_2_3_mc_group'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             SRE_SM_IDLE |                         00000001 |                              000
              SRE_SM_REQ |                         00000010 |                              001
          SRE_SM_VT_STOP |                         00000100 |                              010
           SRE_SM_MC_CHK |                         00001000 |                              011
          SRE_SM_REF_REQ |                         00010000 |                              100
              SRE_SM_ISS |                         00100000 |                              101
             SRE_SM_WAIT |                         01000000 |                              110
             SRE_SM_DONE |                         10000000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sre_sm_ps_reg' using encoding 'one-hot' in module 'ddr4_v2_2_3_mc_ref'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                 UM_IDLE |                                1 |                             0000
                 UM_IDLE |                                1 |                             0000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'user_fsm_reg' using encoding 'sequential' in module 'ddr4_v2_2_3_mc_ref'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0000 |                             0000
                    INIT |                             0001 |                             0001
           WAIT_INTERVAL |                             0010 |                             0010
                READ_INJ |                             0011 |                             0011
           WAIT_READ_INJ |                             0100 |                             0100
                 GAP_INJ |                             0101 |                             0101
            WAIT_GAP_INJ |                             0110 |                             0110
           UPDATE_STATUS |                             0111 |                             0111
            CHECK_ENABLE |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'periodic_state_reg' using encoding 'sequential' in module 'ddr4_v2_2_3_mc_periodic'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0000 |                             0000
      INJ_BLOCK_READ_CAS |                             0001 |                             0110
      INJ_WAIT_CAS_BLOCK |                             0010 |                             0111
            INJ_WAIT_REF |                             0011 |                             0001
           INJ_BLOCK_REF |                             0100 |                             0010
            INJ_BLOCK_NI |                             0101 |                             0011
           INJ_ISSUE_TXN |                             0110 |                             0100
     INJ_WAIT_TXN_RETURN |                             0111 |                             0101
                INJ_DONE |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'inject_state_reg' using encoding 'sequential' in module 'ddr4_v2_2_3_mc_periodic'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                SEQ_IDLE |                             0000 |                             0000
            SEQ_INIT_ROW |                             0001 |                             0001
            SEQ_INIT_COL |                             0010 |                             0010
           SEQ_ISSUE_ACT |                             0011 |                             0011
            SEQ_ACT_WAIT |                             0100 |                             0100
              SEQ_INC_BG |                             0101 |                             0101
             SEQ_INIT_BG |                             0110 |                             0110
           SEQ_ISSUE_CAS |                             0111 |                             0111
            SEQ_CAS_WAIT |                             1000 |                             1001
           SEQ_INIT_PREA |                             1001 |                             1010
          SEQ_ISSUE_PREA |                             1010 |                             1011
           SEQ_PREA_WAIT |                             1011 |                             1100
            SEQ_INC_PREA |                             1100 |                             1101
                SEQ_DONE |                             1101 |                             1111
             SEQ_INC_ROW |                             1110 |                             1110
            SEQ_GAP_WAIT |                             1111 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'seq_state_reg' using encoding 'sequential' in module 'ddr4_v2_2_3_cal_cplx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0000 |                             0000
                    INIT |                             0001 |                             0001
         WR_CAL_WR_START |                             0010 |                             0110
     WR_CAL_WR_WAIT_DONE |                             0011 |                             0111
         WR_CAL_DM_START |                             0100 |                             1000
     WR_CAL_DM_WAIT_DONE |                             0101 |                             1001
         WR_CAL_RD_START |                             0110 |                             1010
     WR_CAL_RD_WAIT_DONE |                             0111 |                             1011
         RD_CAL_WR_START |                             1000 |                             0010
     RD_CAL_WR_WAIT_DONE |                             1001 |                             0011
         RD_CAL_RD_START |                             1010 |                             0100
     RD_CAL_RD_WAIT_DONE |                             1011 |                             0101
             UPDATE_LOGS |                             1100 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cplx_state_reg' using encoding 'sequential' in module 'ddr4_v2_2_3_cal_cplx'
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "ddr4_v2_2_3_bram_tdp:/mem_reg"
INFO: [Synth 8-3971] The signal "ddr4_v2_2_3_bram_tdp:/mem_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0100 |                               11
                     TWO |                             0010 |                               01
                  iSTATE |                             1000 |                               00
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'ddr4_v2_2_3_axic_register_slice__parameterized4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                            00010 |                              000
                    ADDR |                            10000 |                              001
                   WDATA |                            01000 |                              010
                   BRESP |                            00100 |                              100
                   RDATA |                            00001 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'mgt_gen_axl'
INFO: [Synth 8-6904] The RAM "flop_ccf__parameterized1__xdcDup__1:/ram_reg" of size (depth=2 x width=27) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "flop_ccf__parameterized2__xdcDup__1:/ram_reg" of size (depth=2 x width=9) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "flop_ccf__parameterized1__xdcDup__2:/ram_reg" of size (depth=2 x width=27) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "flop_ccf__parameterized2__xdcDup__2:/ram_reg" of size (depth=2 x width=9) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "flop_ccf__parameterized1:/ram_reg" of size (depth=2 x width=27) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "flop_ccf__parameterized2:/ram_reg" of size (depth=2 x width=9) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "BRAM2:/RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "BRAM2:/RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "BRAM2:/RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "BRAM2:/RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "BRAM2:/RAM_reg"
INFO: [Synth 8-3971] The signal "BRAM2:/RAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 18 for RAM "BRAM2__parameterized0:/RAM_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "BRAM2__parameterized0:/RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "BRAM2__parameterized0:/RAM_reg"
INFO: [Synth 8-3971] The signal "BRAM2__parameterized0:/RAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "BRAM2__parameterized1:/RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "BRAM2__parameterized1:/RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "BRAM2__parameterized1:/RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "BRAM2__parameterized1:/RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "BRAM2__parameterized1:/RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "BRAM2__parameterized1:/RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "BRAM2__parameterized1:/RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "BRAM2__parameterized1:/RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "BRAM2__parameterized1:/RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "BRAM2__parameterized1:/RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "BRAM2__parameterized1:/RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "BRAM2__parameterized1:/RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "BRAM2__parameterized1:/RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "BRAM2__parameterized1:/RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 25 for RAM "BRAM2__parameterized1:/RAM_reg"
INFO: [Synth 8-3971] The signal "BRAM2__parameterized1:/RAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "BRAM2__parameterized2:/RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "BRAM2__parameterized2:/RAM_reg"
INFO: [Synth 8-3971] The signal "BRAM2__parameterized2:/RAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 17 for RAM "BRAM2__parameterized3:/RAM_reg"
INFO: [Synth 8-3971] The signal "BRAM2__parameterized3:/RAM_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:04:00 ; elapsed = 00:04:04 . Memory (MB): peak = 5475.133 ; gain = 2480.918 ; free physical = 17171 ; free virtual = 30852
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'SH_DDR/gen_sync_rst[0].SYNC_RST' (lib_pipe) to 'SH_DDR/gen_sync_rst[1].SYNC_RST'
INFO: [Synth 8-223] decloning instance 'SH_DDR/gen_sync_rst[0].SYNC_RST' (lib_pipe) to 'SH_DDR/gen_sync_rst[2].SYNC_RST'
INFO: [Synth 8-223] decloning instance 'SH_DDR/gen_sync_rst[0].SYNC_STAT_RST' (lib_pipe) to 'SH_DDR/gen_sync_rst[1].SYNC_STAT_RST'
INFO: [Synth 8-223] decloning instance 'SH_DDR/gen_sync_rst[0].SYNC_STAT_RST' (lib_pipe) to 'SH_DDR/gen_sync_rst[2].SYNC_STAT_RST'
INFO: [Synth 8-223] decloning instance 'SH_DDR/ddr_cores.DDR4_0/inst/axi_ctrl_top_0/axi_ctrl_reg_bank_0/inst_reg[7].axi_ctrl_reg' (ddr4_v2_2_3_axi_ctrl_reg__parameterized3) to 'SH_DDR/ddr_cores.DDR4_0/inst/axi_ctrl_top_0/axi_ctrl_reg_bank_0/inst_reg[8].axi_ctrl_reg'
INFO: [Synth 8-223] decloning instance 'SH_DDR/ddr_cores.DDR4_0/inst/axi_ctrl_top_0/axi_ctrl_reg_bank_0/inst_reg[7].axi_ctrl_reg' (ddr4_v2_2_3_axi_ctrl_reg__parameterized3) to 'SH_DDR/ddr_cores.DDR4_0/inst/axi_ctrl_top_0/axi_ctrl_reg_bank_0/inst_reg[14].axi_ctrl_reg'
INFO: [Synth 8-223] decloning instance 'SH_DDR/ddr_cores.DDR4_0/inst/axi_ctrl_top_0/axi_ctrl_reg_bank_0/inst_reg[7].axi_ctrl_reg' (ddr4_v2_2_3_axi_ctrl_reg__parameterized3) to 'SH_DDR/ddr_cores.DDR4_0/inst/axi_ctrl_top_0/axi_ctrl_reg_bank_0/inst_reg[15].axi_ctrl_reg'
INFO: [Synth 8-223] decloning instance 'awsF1Top/platform_ctrl_mux_read_data_funnel_buffs_0_1' (FIFO2) to 'awsF1Top/platform_framework_ctrl_mux_rv_read_data_funnel_buffs_0_1'
INFO: [Synth 8-223] decloning instance 'awsF1Top/platform_ctrl_mux_read_data_funnel_buffs_0_1' (FIFO2) to 'awsF1Top/platform_framework_ctrl_mux_rv_read_data_funnel_buffs_0_2'
INFO: [Synth 8-223] decloning instance 'awsF1Top/platform_ctrl_mux_read_data_funnel_buffs_0_1' (FIFO2) to 'awsF1Top/platform_framework_ctrl_mux_rv_read_data_funnel_buffs_0_3'
INFO: [Synth 8-223] decloning instance 'awsF1Top/platform_lMemServer_reader_readers_0_clientData_serverAdapterA_outData_beforeDeq' (RevertReg) to 'awsF1Top/platform_lMemServer_writer_writers_0_respFifos_serverAdapterA_outData_beforeDeq'
INFO: [Synth 8-223] decloning instance 'awsF1Top/top/lProcTop_cache1_cacheD_bram1_serverAdapter_outData_beforeDeq' (RevertReg) to 'awsF1Top/top/lProcTop_cache1_cacheD_bram2_serverAdapter_outData_beforeDeq'
INFO: [Synth 8-223] decloning instance 'awsF1Top/top/lProcTop_cache1_cacheI_bram1_serverAdapter_outData_beforeDeq' (RevertReg) to 'awsF1Top/top/lProcTop_cache1_cacheI_bram2_serverAdapter_outData_beforeDeq'
INFO: [Synth 8-223] decloning instance 'awsF1Top/top/lProcTop_cache2_cacheD_bram1_serverAdapter_outData_beforeDeq' (RevertReg) to 'awsF1Top/top/lProcTop_cache2_cacheD_bram2_serverAdapter_outData_beforeDeq'
INFO: [Synth 8-223] decloning instance 'awsF1Top/top/lProcTop_cache2_cacheI_bram1_serverAdapter_outData_beforeDeq' (RevertReg) to 'awsF1Top/top/lProcTop_cache2_cacheI_bram2_serverAdapter_outData_beforeDeq'
INFO: [Synth 8-223] decloning instance 'awsF1Top/top/lProcTop_cache1_cacheD_stb' (FIFO2__parameterized18) to 'awsF1Top/top/lProcTop_cache1_cacheI_stb'
INFO: [Synth 8-223] decloning instance 'awsF1Top/top/lProcTop_cache1_cacheD_stb' (FIFO2__parameterized18) to 'awsF1Top/top/lProcTop_cache1_cacheI_upgrades'
INFO: [Synth 8-223] decloning instance 'awsF1Top/top/lProcTop_cache1_cacheD_stb' (FIFO2__parameterized18) to 'awsF1Top/top/lProcTop_cache2_cacheD_stb'
INFO: [Synth 8-223] decloning instance 'awsF1Top/top/lProcTop_cache1_cacheD_stb' (FIFO2__parameterized18) to 'awsF1Top/top/lProcTop_cache2_cacheI_stb'
INFO: [Synth 8-223] decloning instance 'awsF1Top/top/lProcTop_cache1_cacheD_stb' (FIFO2__parameterized18) to 'awsF1Top/top/lProcTop_cache2_cacheI_upgrades'
INFO: [Synth 8-223] decloning instance 'mkpipelined:/rf_rfile_0_readBeforeLaterWrites_0' (RevertReg) to 'mkpipelined:/sb_rfile_sb_0_readBeforeLaterWrites_0'
INFO: [Synth 8-223] decloning instance 'mkpipelined:/rf_rfile_0_readBeforeLaterWrites_0' (RevertReg) to 'mkpipelined:/sb_rfile_sb_0_readBeforeLaterWrites_1'
INFO: [Synth 8-223] decloning instance 'mkpipelined:/rf_rfile_0_readBeforeLaterWrites_1' (RevertReg) to 'mkpipelined:/rf_rfile_10_readBeforeLaterWrites_1'
INFO: [Synth 8-223] decloning instance 'mkpipelined:/rf_rfile_0_readBeforeLaterWrites_1' (RevertReg) to 'mkpipelined:/rf_rfile_11_readBeforeLaterWrites_1'
INFO: [Synth 8-223] decloning instance 'mkpipelined:/rf_rfile_0_readBeforeLaterWrites_1' (RevertReg) to 'mkpipelined:/rf_rfile_12_readBeforeLaterWrites_1'
INFO: [Synth 8-223] decloning instance 'mkpipelined:/rf_rfile_0_readBeforeLaterWrites_1' (RevertReg) to 'mkpipelined:/rf_rfile_13_readBeforeLaterWrites_1'
INFO: [Synth 8-223] decloning instance 'mkpipelined:/rf_rfile_0_readBeforeLaterWrites_1' (RevertReg) to 'mkpipelined:/rf_rfile_14_readBeforeLaterWrites_1'
INFO: [Synth 8-223] decloning instance 'mkpipelined:/rf_rfile_0_readBeforeLaterWrites_1' (RevertReg) to 'mkpipelined:/rf_rfile_15_readBeforeLaterWrites_1'
INFO: [Synth 8-223] decloning instance 'mkpipelined:/rf_rfile_0_readBeforeLaterWrites_1' (RevertReg) to 'mkpipelined:/rf_rfile_16_readBeforeLaterWrites_1'
INFO: [Synth 8-223] decloning instance 'mkpipelined:/rf_rfile_0_readBeforeLaterWrites_1' (RevertReg) to 'mkpipelined:/rf_rfile_17_readBeforeLaterWrites_1'
INFO: [Synth 8-223] decloning instance 'mkpipelined:/rf_rfile_0_readBeforeLaterWrites_1' (RevertReg) to 'mkpipelined:/rf_rfile_18_readBeforeLaterWrites_1'
INFO: [Synth 8-223] decloning instance 'mkpipelined:/rf_rfile_0_readBeforeLaterWrites_1' (RevertReg) to 'mkpipelined:/rf_rfile_19_readBeforeLaterWrites_1'
INFO: [Synth 8-223] decloning instance 'mkpipelined:/rf_rfile_0_readBeforeLaterWrites_1' (RevertReg) to 'mkpipelined:/rf_rfile_1_readBeforeLaterWrites_1'
INFO: [Synth 8-223] decloning instance 'mkpipelined:/rf_rfile_0_readBeforeLaterWrites_1' (RevertReg) to 'mkpipelined:/rf_rfile_20_readBeforeLaterWrites_1'
INFO: [Synth 8-223] decloning instance 'mkpipelined:/rf_rfile_0_readBeforeLaterWrites_1' (RevertReg) to 'mkpipelined:/rf_rfile_21_readBeforeLaterWrites_1'
INFO: [Synth 8-223] decloning instance 'mkpipelined:/rf_rfile_0_readBeforeLaterWrites_1' (RevertReg) to 'mkpipelined:/rf_rfile_22_readBeforeLaterWrites_1'
INFO: [Synth 8-223] decloning instance 'mkpipelined:/rf_rfile_0_readBeforeLaterWrites_1' (RevertReg) to 'mkpipelined:/rf_rfile_23_readBeforeLaterWrites_1'
INFO: [Synth 8-223] decloning instance 'mkpipelined:/rf_rfile_0_readBeforeLaterWrites_1' (RevertReg) to 'mkpipelined:/rf_rfile_24_readBeforeLaterWrites_1'
INFO: [Synth 8-223] decloning instance 'mkpipelined:/rf_rfile_0_readBeforeLaterWrites_1' (RevertReg) to 'mkpipelined:/rf_rfile_25_readBeforeLaterWrites_1'
INFO: [Synth 8-223] decloning instance 'mkpipelined:/rf_rfile_0_readBeforeLaterWrites_1' (RevertReg) to 'mkpipelined:/rf_rfile_26_readBeforeLaterWrites_1'
INFO: [Synth 8-223] decloning instance 'mkpipelined:/rf_rfile_0_readBeforeLaterWrites_1' (RevertReg) to 'mkpipelined:/rf_rfile_27_readBeforeLaterWrites_1'
INFO: [Synth 8-223] decloning instance 'mkpipelined:/rf_rfile_0_readBeforeLaterWrites_1' (RevertReg) to 'mkpipelined:/rf_rfile_28_readBeforeLaterWrites_1'
INFO: [Synth 8-223] decloning instance 'mkpipelined:/rf_rfile_0_readBeforeLaterWrites_1' (RevertReg) to 'mkpipelined:/rf_rfile_29_readBeforeLaterWrites_1'
INFO: [Synth 8-223] decloning instance 'mkpipelined:/rf_rfile_0_readBeforeLaterWrites_1' (RevertReg) to 'mkpipelined:/rf_rfile_2_readBeforeLaterWrites_1'
INFO: [Synth 8-223] decloning instance 'mkpipelined:/rf_rfile_0_readBeforeLaterWrites_1' (RevertReg) to 'mkpipelined:/rf_rfile_30_readBeforeLaterWrites_1'
INFO: [Synth 8-223] decloning instance 'mkpipelined:/rf_rfile_0_readBeforeLaterWrites_1' (RevertReg) to 'mkpipelined:/rf_rfile_31_readBeforeLaterWrites_1'
INFO: [Synth 8-223] decloning instance 'mkpipelined:/rf_rfile_0_readBeforeLaterWrites_1' (RevertReg) to 'mkpipelined:/rf_rfile_3_readBeforeLaterWrites_1'
INFO: [Synth 8-223] decloning instance 'mkpipelined:/rf_rfile_0_readBeforeLaterWrites_1' (RevertReg) to 'mkpipelined:/rf_rfile_4_readBeforeLaterWrites_1'
INFO: [Synth 8-223] decloning instance 'mkpipelined:/rf_rfile_0_readBeforeLaterWrites_1' (RevertReg) to 'mkpipelined:/rf_rfile_5_readBeforeLaterWrites_1'
INFO: [Synth 8-223] decloning instance 'mkpipelined:/rf_rfile_0_readBeforeLaterWrites_1' (RevertReg) to 'mkpipelined:/rf_rfile_6_readBeforeLaterWrites_1'
INFO: [Synth 8-223] decloning instance 'mkpipelined:/rf_rfile_0_readBeforeLaterWrites_1' (RevertReg) to 'mkpipelined:/rf_rfile_7_readBeforeLaterWrites_1'
INFO: [Synth 8-223] decloning instance 'mkpipelined:/rf_rfile_0_readBeforeLaterWrites_1' (RevertReg) to 'mkpipelined:/rf_rfile_8_readBeforeLaterWrites_1'
INFO: [Synth 8-223] decloning instance 'mkpipelined:/rf_rfile_0_readBeforeLaterWrites_1' (RevertReg) to 'mkpipelined:/rf_rfile_9_readBeforeLaterWrites_1'
INFO: [Synth 8-223] decloning instance 'mkpipelined:/rf_rfile_0_readBeforeLaterWrites_1' (RevertReg) to 'mkpipelined:/sb_rfile_sb_0_readBeforeLaterWrites_2'
INFO: [Synth 8-223] decloning instance 'mkpipelined:/rf_rfile_0_readBeforeLaterWrites_1' (RevertReg) to 'mkpipelined:/sb_rfile_sb_10_readBeforeLaterWrites_2'
INFO: [Synth 8-223] decloning instance 'mkpipelined:/rf_rfile_0_readBeforeLaterWrites_1' (RevertReg) to 'mkpipelined:/sb_rfile_sb_11_readBeforeLaterWrites_2'
INFO: [Synth 8-223] decloning instance 'mkpipelined:/rf_rfile_0_readBeforeLaterWrites_1' (RevertReg) to 'mkpipelined:/sb_rfile_sb_12_readBeforeLaterWrites_2'
INFO: [Synth 8-223] decloning instance 'mkpipelined:/rf_rfile_0_readBeforeLaterWrites_1' (RevertReg) to 'mkpipelined:/sb_rfile_sb_13_readBeforeLaterWrites_2'
INFO: [Synth 8-223] decloning instance 'mkpipelined:/rf_rfile_0_readBeforeLaterWrites_1' (RevertReg) to 'mkpipelined:/sb_rfile_sb_14_readBeforeLaterWrites_2'
INFO: [Synth 8-223] decloning instance 'mkpipelined:/rf_rfile_0_readBeforeLaterWrites_1' (RevertReg) to 'mkpipelined:/sb_rfile_sb_15_readBeforeLaterWrites_2'
INFO: [Synth 8-223] decloning instance 'mkpipelined:/rf_rfile_0_readBeforeLaterWrites_1' (RevertReg) to 'mkpipelined:/sb_rfile_sb_16_readBeforeLaterWrites_2'
INFO: [Synth 8-223] decloning instance 'mkpipelined:/rf_rfile_0_readBeforeLaterWrites_1' (RevertReg) to 'mkpipelined:/sb_rfile_sb_17_readBeforeLaterWrites_2'
INFO: [Synth 8-223] decloning instance 'mkpipelined:/rf_rfile_0_readBeforeLaterWrites_1' (RevertReg) to 'mkpipelined:/sb_rfile_sb_18_readBeforeLaterWrites_2'
INFO: [Synth 8-223] decloning instance 'mkpipelined:/rf_rfile_0_readBeforeLaterWrites_1' (RevertReg) to 'mkpipelined:/sb_rfile_sb_19_readBeforeLaterWrites_2'
INFO: [Synth 8-223] decloning instance 'mkpipelined:/rf_rfile_0_readBeforeLaterWrites_1' (RevertReg) to 'mkpipelined:/sb_rfile_sb_1_readBeforeLaterWrites_2'
INFO: [Synth 8-223] decloning instance 'mkpipelined:/rf_rfile_0_readBeforeLaterWrites_1' (RevertReg) to 'mkpipelined:/sb_rfile_sb_20_readBeforeLaterWrites_2'
INFO: [Synth 8-223] decloning instance 'mkpipelined:/rf_rfile_0_readBeforeLaterWrites_1' (RevertReg) to 'mkpipelined:/sb_rfile_sb_21_readBeforeLaterWrites_2'
INFO: [Synth 8-223] decloning instance 'mkpipelined:/rf_rfile_0_readBeforeLaterWrites_1' (RevertReg) to 'mkpipelined:/sb_rfile_sb_22_readBeforeLaterWrites_2'
INFO: [Synth 8-223] decloning instance 'mkpipelined:/rf_rfile_0_readBeforeLaterWrites_1' (RevertReg) to 'mkpipelined:/sb_rfile_sb_23_readBeforeLaterWrites_2'
INFO: [Synth 8-223] decloning instance 'mkpipelined:/rf_rfile_0_readBeforeLaterWrites_1' (RevertReg) to 'mkpipelined:/sb_rfile_sb_24_readBeforeLaterWrites_2'
INFO: [Synth 8-223] decloning instance 'mkpipelined:/rf_rfile_0_readBeforeLaterWrites_1' (RevertReg) to 'mkpipelined:/sb_rfile_sb_25_readBeforeLaterWrites_2'
INFO: [Synth 8-223] decloning instance 'mkpipelined:/rf_rfile_0_readBeforeLaterWrites_1' (RevertReg) to 'mkpipelined:/sb_rfile_sb_26_readBeforeLaterWrites_2'
INFO: [Synth 8-223] decloning instance 'mkpipelined:/rf_rfile_0_readBeforeLaterWrites_1' (RevertReg) to 'mkpipelined:/sb_rfile_sb_27_readBeforeLaterWrites_2'
INFO: [Synth 8-223] decloning instance 'mkpipelined:/rf_rfile_0_readBeforeLaterWrites_1' (RevertReg) to 'mkpipelined:/sb_rfile_sb_28_readBeforeLaterWrites_2'
INFO: [Synth 8-223] decloning instance 'mkpipelined:/rf_rfile_0_readBeforeLaterWrites_1' (RevertReg) to 'mkpipelined:/sb_rfile_sb_29_readBeforeLaterWrites_2'
INFO: [Synth 8-223] decloning instance 'mkpipelined:/rf_rfile_0_readBeforeLaterWrites_1' (RevertReg) to 'mkpipelined:/sb_rfile_sb_2_readBeforeLaterWrites_2'
INFO: [Synth 8-223] decloning instance 'mkpipelined:/rf_rfile_0_readBeforeLaterWrites_1' (RevertReg) to 'mkpipelined:/sb_rfile_sb_30_readBeforeLaterWrites_2'
INFO: [Synth 8-223] decloning instance 'mkpipelined:/rf_rfile_0_readBeforeLaterWrites_1' (RevertReg) to 'mkpipelined:/sb_rfile_sb_31_readBeforeLaterWrites_2'
INFO: [Synth 8-223] decloning instance 'mkpipelined:/rf_rfile_0_readBeforeLaterWrites_1' (RevertReg) to 'mkpipelined:/sb_rfile_sb_3_readBeforeLaterWrites_2'
INFO: [Synth 8-223] decloning instance 'mkpipelined:/rf_rfile_0_readBeforeLaterWrites_1' (RevertReg) to 'mkpipelined:/sb_rfile_sb_4_readBeforeLaterWrites_2'
INFO: [Synth 8-223] decloning instance 'mkpipelined:/rf_rfile_0_readBeforeLaterWrites_1' (RevertReg) to 'mkpipelined:/sb_rfile_sb_5_readBeforeLaterWrites_2'
INFO: [Synth 8-223] decloning instance 'mkpipelined:/rf_rfile_0_readBeforeLaterWrites_1' (RevertReg) to 'mkpipelined:/sb_rfile_sb_6_readBeforeLaterWrites_2'
INFO: [Synth 8-223] decloning instance 'mkpipelined:/rf_rfile_0_readBeforeLaterWrites_1' (RevertReg) to 'mkpipelined:/sb_rfile_sb_7_readBeforeLaterWrites_2'
INFO: [Synth 8-223] decloning instance 'mkpipelined:/rf_rfile_0_readBeforeLaterWrites_1' (RevertReg) to 'mkpipelined:/sb_rfile_sb_8_readBeforeLaterWrites_2'
INFO: [Synth 8-223] decloning instance 'mkpipelined:/rf_rfile_0_readBeforeLaterWrites_1' (RevertReg) to 'mkpipelined:/sb_rfile_sb_9_readBeforeLaterWrites_2'
INFO: [Synth 8-223] decloning instance 'mkpipelined:/rf_rfile_10_readBeforeLaterWrites_0' (RevertReg) to 'mkpipelined:/sb_rfile_sb_10_readBeforeLaterWrites_0'
INFO: [Synth 8-223] decloning instance 'mkpipelined:/rf_rfile_11_readBeforeLaterWrites_0' (RevertReg) to 'mkpipelined:/sb_rfile_sb_11_readBeforeLaterWrites_0'
INFO: [Synth 8-223] decloning instance 'mkpipelined:/rf_rfile_12_readBeforeLaterWrites_0' (RevertReg) to 'mkpipelined:/sb_rfile_sb_12_readBeforeLaterWrites_0'
INFO: [Synth 8-223] decloning instance 'mkpipelined:/rf_rfile_13_readBeforeLaterWrites_0' (RevertReg) to 'mkpipelined:/sb_rfile_sb_13_readBeforeLaterWrites_0'
INFO: [Synth 8-223] decloning instance 'mkpipelined:/rf_rfile_14_readBeforeLaterWrites_0' (RevertReg) to 'mkpipelined:/sb_rfile_sb_14_readBeforeLaterWrites_0'
INFO: [Synth 8-223] decloning instance 'mkpipelined:/rf_rfile_15_readBeforeLaterWrites_0' (RevertReg) to 'mkpipelined:/sb_rfile_sb_15_readBeforeLaterWrites_0'
INFO: [Synth 8-223] decloning instance 'mkpipelined:/rf_rfile_16_readBeforeLaterWrites_0' (RevertReg) to 'mkpipelined:/sb_rfile_sb_16_readBeforeLaterWrites_0'
INFO: [Synth 8-223] decloning instance 'mkpipelined:/rf_rfile_17_readBeforeLaterWrites_0' (RevertReg) to 'mkpipelined:/sb_rfile_sb_17_readBeforeLaterWrites_0'
INFO: [Synth 8-223] decloning instance 'mkpipelined:/rf_rfile_18_readBeforeLaterWrites_0' (RevertReg) to 'mkpipelined:/sb_rfile_sb_18_readBeforeLaterWrites_0'
INFO: [Synth 8-223] decloning instance 'mkpipelined:/rf_rfile_19_readBeforeLaterWrites_0' (RevertReg) to 'mkpipelined:/sb_rfile_sb_19_readBeforeLaterWrites_0'
INFO: [Synth 8-223] decloning instance 'mkpipelined:/rf_rfile_1_readBeforeLaterWrites_0' (RevertReg) to 'mkpipelined:/sb_rfile_sb_1_readBeforeLaterWrites_0'
INFO: [Synth 8-223] decloning instance 'mkpipelined:/rf_rfile_20_readBeforeLaterWrites_0' (RevertReg) to 'mkpipelined:/sb_rfile_sb_20_readBeforeLaterWrites_0'
INFO: [Synth 8-223] decloning instance 'mkpipelined:/rf_rfile_21_readBeforeLaterWrites_0' (RevertReg) to 'mkpipelined:/sb_rfile_sb_21_readBeforeLaterWrites_0'
INFO: [Synth 8-223] decloning instance 'mkpipelined:/rf_rfile_22_readBeforeLaterWrites_0' (RevertReg) to 'mkpipelined:/sb_rfile_sb_22_readBeforeLaterWrites_0'
INFO: [Synth 8-223] decloning instance 'mkpipelined:/rf_rfile_23_readBeforeLaterWrites_0' (RevertReg) to 'mkpipelined:/sb_rfile_sb_23_readBeforeLaterWrites_0'
INFO: [Common 17-14] Message 'Synth 8-223' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   64 Bit       Adders := 2     
	   2 Input   34 Bit       Adders := 2     
	   3 Input   33 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 16    
	   3 Input   32 Bit       Adders := 2     
	   2 Input   18 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 4     
	   3 Input   16 Bit       Adders := 1     
	   3 Input   15 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 19    
	   3 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 13    
	   2 Input    8 Bit       Adders := 28    
	   2 Input    7 Bit       Adders := 14    
	   2 Input    6 Bit       Adders := 108   
	   4 Input    6 Bit       Adders := 1     
	   3 Input    5 Bit       Adders := 67    
	   2 Input    5 Bit       Adders := 134   
	   4 Input    5 Bit       Adders := 1     
	   3 Input    4 Bit       Adders := 128   
	   2 Input    4 Bit       Adders := 323   
	   4 Input    4 Bit       Adders := 3     
	   2 Input    3 Bit       Adders := 27    
	   3 Input    3 Bit       Adders := 13    
	   2 Input    2 Bit       Adders := 162   
	   4 Input    2 Bit       Adders := 8     
	   3 Input    2 Bit       Adders := 17    
	   2 Input    1 Bit       Adders := 53    
	   3 Input    1 Bit       Adders := 24    
+---XORs : 
	   2 Input    576 Bit         XORs := 1     
	   2 Input     64 Bit         XORs := 12    
	   2 Input     32 Bit         XORs := 8     
	   2 Input      8 Bit         XORs := 1     
	   2 Input      4 Bit         XORs := 20    
	   2 Input      3 Bit         XORs := 16    
	   2 Input      2 Bit         XORs := 25    
	   2 Input      1 Bit         XORs := 329   
	   4 Input      1 Bit         XORs := 16    
	   3 Input      1 Bit         XORs := 1     
+---XORs : 
	               72 Bit    Wide XORs := 64    
	               64 Bit    Wide XORs := 64    
	               17 Bit    Wide XORs := 16    
	                8 Bit    Wide XORs := 8     
	                2 Bit    Wide XORs := 32    
+---Registers : 
	             4096 Bit    Registers := 1     
	             1248 Bit    Registers := 1     
	              593 Bit    Registers := 6     
	              578 Bit    Registers := 4     
	              576 Bit    Registers := 13    
	              565 Bit    Registers := 2     
	              544 Bit    Registers := 2     
	              539 Bit    Registers := 16    
	              538 Bit    Registers := 4     
	              532 Bit    Registers := 10    
	              531 Bit    Registers := 8     
	              529 Bit    Registers := 12    
	              512 Bit    Registers := 30    
	              416 Bit    Registers := 2     
	              217 Bit    Registers := 4     
	              192 Bit    Registers := 4     
	              160 Bit    Registers := 2     
	              158 Bit    Registers := 4     
	              155 Bit    Registers := 4     
	              147 Bit    Registers := 4     
	              145 Bit    Registers := 8     
	              144 Bit    Registers := 1     
	              136 Bit    Registers := 3     
	              128 Bit    Registers := 16    
	              117 Bit    Registers := 4     
	              113 Bit    Registers := 4     
	              104 Bit    Registers := 1     
	               99 Bit    Registers := 2     
	               96 Bit    Registers := 1     
	               82 Bit    Registers := 4     
	               81 Bit    Registers := 4     
	               80 Bit    Registers := 2     
	               75 Bit    Registers := 3     
	               74 Bit    Registers := 8     
	               72 Bit    Registers := 6     
	               69 Bit    Registers := 12    
	               68 Bit    Registers := 12    
	               64 Bit    Registers := 39    
	               63 Bit    Registers := 1     
	               58 Bit    Registers := 4     
	               54 Bit    Registers := 16    
	               52 Bit    Registers := 18    
	               51 Bit    Registers := 14    
	               50 Bit    Registers := 12    
	               49 Bit    Registers := 106   
	               48 Bit    Registers := 8     
	               45 Bit    Registers := 6     
	               44 Bit    Registers := 7     
	               43 Bit    Registers := 7     
	               42 Bit    Registers := 11    
	               41 Bit    Registers := 8     
	               38 Bit    Registers := 4     
	               36 Bit    Registers := 8     
	               35 Bit    Registers := 4     
	               34 Bit    Registers := 30    
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 218   
	               31 Bit    Registers := 26    
	               30 Bit    Registers := 6     
	               28 Bit    Registers := 11    
	               27 Bit    Registers := 3     
	               24 Bit    Registers := 83    
	               21 Bit    Registers := 12    
	               20 Bit    Registers := 9     
	               19 Bit    Registers := 214   
	               18 Bit    Registers := 7     
	               17 Bit    Registers := 13    
	               16 Bit    Registers := 50    
	               15 Bit    Registers := 2     
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 10    
	               10 Bit    Registers := 36    
	                9 Bit    Registers := 26    
	                8 Bit    Registers := 506   
	                7 Bit    Registers := 39    
	                6 Bit    Registers := 205   
	                5 Bit    Registers := 217   
	                4 Bit    Registers := 496   
	                3 Bit    Registers := 79    
	                2 Bit    Registers := 755   
	                1 Bit    Registers := 2421  
+---RAMs : 
	             224K Bit	(8192 X 28 bit)          RAMs := 1     
	             133K Bit	(256 X 532 bit)          RAMs := 2     
	              66K Bit	(128 X 529 bit)          RAMs := 1     
	              64K Bit	(128 X 512 bit)          RAMs := 4     
	              36K Bit	(4096 X 9 bit)          RAMs := 1     
	               4K Bit	(32 X 145 bit)          RAMs := 1     
	               2K Bit	(128 X 21 bit)          RAMs := 4     
	              352 Bit	(8 X 44 bit)          RAMs := 1     
	              136 Bit	(8 X 17 bit)          RAMs := 1     
	               84 Bit	(2 X 42 bit)          RAMs := 3     
	               64 Bit	(2 X 32 bit)          RAMs := 3     
	               54 Bit	(2 X 27 bit)          RAMs := 3     
	               18 Bit	(2 X 9 bit)          RAMs := 3     
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	   2 Input  593 Bit        Muxes := 5     
	   2 Input  576 Bit        Muxes := 4     
	   2 Input  565 Bit        Muxes := 1     
	   2 Input  539 Bit        Muxes := 4     
	   5 Input  539 Bit        Muxes := 4     
	   4 Input  532 Bit        Muxes := 1     
	   6 Input  532 Bit        Muxes := 1     
	   5 Input  532 Bit        Muxes := 2     
	   2 Input  532 Bit        Muxes := 2     
	   2 Input  531 Bit        Muxes := 5     
	   5 Input  529 Bit        Muxes := 2     
	   2 Input  512 Bit        Muxes := 547   
	   6 Input  512 Bit        Muxes := 2     
	   5 Input  512 Bit        Muxes := 6     
	   2 Input  192 Bit        Muxes := 4     
	   2 Input  147 Bit        Muxes := 1     
	   2 Input  145 Bit        Muxes := 2     
	   4 Input  145 Bit        Muxes := 1     
	  16 Input  144 Bit        Muxes := 1     
	   2 Input  144 Bit        Muxes := 1     
	   2 Input  136 Bit        Muxes := 3     
	  16 Input  136 Bit        Muxes := 1     
	   5 Input  136 Bit        Muxes := 1     
	   4 Input  128 Bit        Muxes := 2     
	   2 Input  128 Bit        Muxes := 6     
	   5 Input   99 Bit        Muxes := 2     
	   2 Input   99 Bit        Muxes := 2     
	   2 Input   98 Bit        Muxes := 2     
	   2 Input   96 Bit        Muxes := 2     
	   2 Input   82 Bit        Muxes := 4     
	   2 Input   75 Bit        Muxes := 3     
	   2 Input   74 Bit        Muxes := 6     
	   2 Input   72 Bit        Muxes := 3     
	   2 Input   69 Bit        Muxes := 68    
	   2 Input   68 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 71    
	  49 Input   64 Bit        Muxes := 5     
	   4 Input   64 Bit        Muxes := 5     
	  49 Input   63 Bit        Muxes := 5     
	   2 Input   63 Bit        Muxes := 5     
	  12 Input   63 Bit        Muxes := 1     
	  11 Input   63 Bit        Muxes := 1     
	  10 Input   63 Bit        Muxes := 1     
	   9 Input   63 Bit        Muxes := 1     
	   2 Input   58 Bit        Muxes := 4     
	  49 Input   54 Bit        Muxes := 2     
	   2 Input   52 Bit        Muxes := 16    
	   3 Input   49 Bit        Muxes := 4     
	   2 Input   49 Bit        Muxes := 29    
	   4 Input   49 Bit        Muxes := 8     
	   2 Input   45 Bit        Muxes := 1     
	   4 Input   45 Bit        Muxes := 1     
	   5 Input   45 Bit        Muxes := 2     
	   5 Input   44 Bit        Muxes := 3     
	   2 Input   44 Bit        Muxes := 1     
	   3 Input   43 Bit        Muxes := 1     
	   2 Input   40 Bit        Muxes := 5     
	   4 Input   40 Bit        Muxes := 2     
	   2 Input   35 Bit        Muxes := 2     
	   2 Input   34 Bit        Muxes := 52    
	   3 Input   33 Bit        Muxes := 1     
	   2 Input   33 Bit        Muxes := 2     
	   3 Input   32 Bit        Muxes := 5     
	   2 Input   32 Bit        Muxes := 1263  
	  49 Input   32 Bit        Muxes := 1     
	  32 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 11    
	  26 Input   32 Bit        Muxes := 1     
	   5 Input   32 Bit        Muxes := 2     
	  10 Input   32 Bit        Muxes := 1     
	   2 Input   31 Bit        Muxes := 8     
	   2 Input   30 Bit        Muxes := 3     
	   5 Input   30 Bit        Muxes := 2     
	   2 Input   28 Bit        Muxes := 5     
	   2 Input   26 Bit        Muxes := 1     
	   4 Input   24 Bit        Muxes := 81    
	   2 Input   24 Bit        Muxes := 89    
	   4 Input   21 Bit        Muxes := 2     
	   5 Input   21 Bit        Muxes := 6     
	   2 Input   21 Bit        Muxes := 4     
	   2 Input   20 Bit        Muxes := 4     
	   4 Input   19 Bit        Muxes := 20    
	   2 Input   19 Bit        Muxes := 7     
	   2 Input   18 Bit        Muxes := 6     
	   4 Input   17 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 3     
	   5 Input   17 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 32    
	  16 Input   16 Bit        Muxes := 2     
	   3 Input   16 Bit        Muxes := 1     
	   4 Input   16 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 11    
	   2 Input   13 Bit        Muxes := 2     
	  64 Input   12 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 2     
	   4 Input   10 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 103   
	   7 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 3     
	   4 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 604   
	   4 Input    8 Bit        Muxes := 14    
	   3 Input    8 Bit        Muxes := 2     
	   5 Input    8 Bit        Muxes := 2     
	   8 Input    8 Bit        Muxes := 3     
	  16 Input    8 Bit        Muxes := 2     
	   6 Input    8 Bit        Muxes := 1     
	 210 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 11    
	   3 Input    7 Bit        Muxes := 2     
	   4 Input    7 Bit        Muxes := 4     
	 210 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 112   
	  16 Input    6 Bit        Muxes := 1     
	   8 Input    6 Bit        Muxes := 4     
	   2 Input    5 Bit        Muxes := 201   
	   4 Input    5 Bit        Muxes := 36    
	   3 Input    5 Bit        Muxes := 6     
	  25 Input    5 Bit        Muxes := 1     
	   6 Input    5 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 1     
	  27 Input    5 Bit        Muxes := 1     
	   7 Input    5 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 26    
	   2 Input    4 Bit        Muxes := 746   
	   5 Input    4 Bit        Muxes := 5     
	   3 Input    4 Bit        Muxes := 4     
	   9 Input    4 Bit        Muxes := 2     
	  13 Input    4 Bit        Muxes := 3     
	  16 Input    4 Bit        Muxes := 1     
	   7 Input    4 Bit        Muxes := 1     
	   6 Input    4 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 10    
	   2 Input    3 Bit        Muxes := 190   
	  14 Input    3 Bit        Muxes := 4     
	   8 Input    3 Bit        Muxes := 1     
	  13 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 3     
	   4 Input    3 Bit        Muxes := 1     
	   7 Input    3 Bit        Muxes := 12    
	   2 Input    2 Bit        Muxes := 599   
	   5 Input    2 Bit        Muxes := 29    
	   4 Input    2 Bit        Muxes := 26    
	  13 Input    2 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 6     
	   2 Input    1 Bit        Muxes := 2182  
	   5 Input    1 Bit        Muxes := 232   
	   4 Input    1 Bit        Muxes := 242   
	   7 Input    1 Bit        Muxes := 252   
	   9 Input    1 Bit        Muxes := 106   
	  13 Input    1 Bit        Muxes := 33    
	  16 Input    1 Bit        Muxes := 17    
	  49 Input    1 Bit        Muxes := 45    
	  32 Input    1 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 7     
	   3 Input    1 Bit        Muxes := 30    
	   8 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 6840 (col length:120)
BRAMs: 4320 (col length: RAMB18 360 RAMB36 180)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-7124] RAM ("\SH_DDR/ddr_cores.DDR4_0 /inst/u_ddr_cali_7/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "\SH_DDR/ddr_cores.DDR4_0 /inst/u_ddr_cali_7/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/mem_reg"
INFO: [Synth 8-3971] The signal "\SH_DDR/ddr_cores.DDR4_0 /inst/u_ddr_cali_7/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[1].u_ddr_mc_group/periodic_read_address_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[2].u_ddr_mc_group/periodic_read_address_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[3].u_ddr_mc_group/periodic_read_address_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[1].u_ddr_mc_group/periodic_read_address_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[1].u_ddr_mc_group/periodic_read_address_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[2].u_ddr_mc_group/periodic_read_address_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[2].u_ddr_mc_group/periodic_read_address_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[3].u_ddr_mc_group/periodic_read_address_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[3].u_ddr_mc_group/periodic_read_address_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_mc_ctl/\u_ddr_mc_odt/odt_shift_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_mc_ctl/\u_ddr_mc_odt/odt_shift_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_mc_ctl/\u_ddr_mc_odt/odt_shift_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_mc_ctl/\u_ddr_mc_odt/odt_shift_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_mc_ctl/\u_ddr_mc_odt/odt_shift_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_mc_ctl/\u_ddr_mc_odt/odt_shift_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[1].u_ddr_mc_group/cmdLRankP_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[2].u_ddr_mc_group/cmdLRankP_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[3].u_ddr_mc_group/cmdLRankP_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[1].u_ddr_mc_group/cmd_l_rank_cas_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[2].u_ddr_mc_group/cmd_l_rank_cas_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[3].u_ddr_mc_group/cmd_l_rank_cas_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[1].u_ddr_mc_group/periodic_read_block_dly1_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[2].u_ddr_mc_group/periodic_read_block_dly1_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[3].u_ddr_mc_group/periodic_read_block_dly1_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[1].u_ddr_mc_group/periodic_read_block_dly2_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[2].u_ddr_mc_group/periodic_read_block_dly2_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[3].u_ddr_mc_group/periodic_read_block_dly2_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[1].u_ddr_mc_group/periodic_read_block_dly3_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[2].u_ddr_mc_group/periodic_read_block_dly3_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[3].u_ddr_mc_group/periodic_read_block_dly3_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[1].u_ddr_mc_group/txn_fifo_output_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[2].u_ddr_mc_group/txn_fifo_output_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[3].u_ddr_mc_group/txn_fifo_output_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[1].u_ddr_mc_group/periodic_read_push_safe_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[2].u_ddr_mc_group/periodic_read_push_safe_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[3].u_ddr_mc_group/periodic_read_push_safe_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[1].u_ddr_mc_group/select_periodic_read_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[2].u_ddr_mc_group/select_periodic_read_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[3].u_ddr_mc_group/select_periodic_read_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[1].u_ddr_mc_group/cas_pend_fifo_reg[3][48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[1].u_ddr_mc_group/cas_pend_fifo_reg[2][48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[1].u_ddr_mc_group/cas_pend_fifo_reg[1][48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[1].u_ddr_mc_group/cas_pend_fifo_reg[0][48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[2].u_ddr_mc_group/cas_pend_fifo_reg[3][48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[2].u_ddr_mc_group/cas_pend_fifo_reg[2][48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[2].u_ddr_mc_group/cas_pend_fifo_reg[1][48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[2].u_ddr_mc_group/cas_pend_fifo_reg[0][48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[3].u_ddr_mc_group/cas_pend_fifo_reg[3][48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[3].u_ddr_mc_group/cas_pend_fifo_reg[2][48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[3].u_ddr_mc_group/cas_pend_fifo_reg[1][48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[3].u_ddr_mc_group/cas_pend_fifo_reg[0][48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[0].u_ddr_mc_group /\periodic_read_address_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[0].u_ddr_mc_group /\periodic_read_address_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[0].u_ddr_mc_group /\periodic_read_address_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[0].u_ddr_mc_group /\cmd_l_rank_cas_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[0].u_ddr_mc_group /\cmdLRankP_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_mc_act_timer/rr[0].u__ddr_mc_act_rank/rrdS_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_mc_act_timer/rr[0].u__ddr_mc_act_rank/rrdL_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_mc_act_timer/rr[3].u__ddr_mc_act_rank/rrdS_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_mc_act_timer/rr[3].u__ddr_mc_act_rank/rrdL_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_mc_act_timer/rr[2].u__ddr_mc_act_rank/rrdS_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_mc_act_timer/rr[2].u__ddr_mc_act_rank/rrdL_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_mc_act_timer/rr[1].u__ddr_mc_act_rank/rrdS_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_mc_act_timer/rr[1].u__ddr_mc_act_rank/rrdL_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_mc_act_timer/rr[0].u__ddr_mc_act_rank/rrdS_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_mc_act_timer/rr[0].u__ddr_mc_act_rank/rrdL_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_mc_act_timer/rr[3].u__ddr_mc_act_rank/rrdS_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_mc_act_timer/rr[3].u__ddr_mc_act_rank/rrdL_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_mc_act_timer/rr[2].u__ddr_mc_act_rank/rrdS_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_mc_act_timer/rr[2].u__ddr_mc_act_rank/rrdL_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_mc_act_timer/rr[1].u__ddr_mc_act_rank/rrdS_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_mc_act_timer/rr[1].u__ddr_mc_act_rank/rrdL_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_mc_act_timer/rr[0].u__ddr_mc_act_rank/rrdS_reg[3][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_mc_act_timer/rr[0].u__ddr_mc_act_rank/rrdL_reg[3][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_mc_act_timer/rr[3].u__ddr_mc_act_rank/rrdS_reg[3][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_mc_act_timer/rr[3].u__ddr_mc_act_rank/rrdL_reg[3][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_mc_act_timer/rr[2].u__ddr_mc_act_rank/rrdS_reg[3][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_mc_act_timer/rr[2].u__ddr_mc_act_rank/rrdL_reg[3][0] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'wr_cas_delay_line_ff_reg' and it is trimmed from '14' to '13' bits. [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_cplx.sv:702]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_cal_odt/\odt_shift_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_cal_odt/\odt_shift_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_cal_odt/\odt_shift_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_cal_odt/\odt_shift_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_cal_odt/\odt_shift_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_cal_odt/\odt_shift_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_cal_cplx/\cplx_ADR_cmd_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_cal_cplx/\cplx_ADR_cmd_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_cal_cplx/\cplx_ADR_cmd_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_cal_cplx/\cplx_ADR_cmd_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_cal_cplx/\cplx_ADR_cmd_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_cal_cplx/\cplx_ADR_cmd_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_cal_cplx/\cplx_ADR_cmd_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_cal_cplx/\cplx_ADR_cmd_reg[16] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_cal_cplx/\cplx_CAS_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_cal_cplx/\cplx_CAS_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_cal_cplx/\cplx_CAS_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_cal_cplx/\cplx_CAS_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_cal_cplx/\cplx_CAS_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_cal_cplx/\cplx_CAS_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_cal_cplx/\cplx_ACT_n_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_cal_cplx/\cplx_ACT_n_reg[1] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "si_maximum_length" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cmd_step_ii" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "si_maximum_length" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cmd_step_ii" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'addr_reg' and it is trimmed from '32' to '10' bits. [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_top.sv:633]
INFO: [Synth 8-6904] The RAM "\gen_ddr_tst[0].CCF_DDR_STAT_REQ/ram_reg " of size (depth=2 x width=42) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\gen_ddr_tst[0].CCF_DDR_STAT_ACK/ram_reg " of size (depth=2 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\gen_ddr_tst[1].CCF_DDR_STAT_REQ/ram_reg " of size (depth=2 x width=42) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\gen_ddr_tst[1].CCF_DDR_STAT_ACK/ram_reg " of size (depth=2 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\gen_ddr_tst[2].CCF_DDR_STAT_REQ/ram_reg " of size (depth=2 x width=42) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\gen_ddr_tst[2].CCF_DDR_STAT_ACK/ram_reg " of size (depth=2 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\ddr_stat[0].CCF_XSDB_REQ/ram_reg " of size (depth=2 x width=27) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\ddr_stat[0].CCF_XSDB_ACK/ram_reg " of size (depth=2 x width=9) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\ddr_stat[1].CCF_XSDB_REQ/ram_reg " of size (depth=2 x width=27) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\ddr_stat[1].CCF_XSDB_ACK/ram_reg " of size (depth=2 x width=9) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\ddr_stat[2].CCF_XSDB_REQ/ram_reg " of size (depth=2 x width=27) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\ddr_stat[2].CCF_XSDB_ACK/ram_reg " of size (depth=2 x width=9) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5546] ROM "ddr_sw_rst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpio_reg0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpio_reg1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "app_sref_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "app_restore_complete" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "app_xsdb_select" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cfg_xsdb_ram_size" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cfg_axl_to_time" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cfg_axl_to_rdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cfg_axl_to_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "new_scratch_prsv_sh_ddr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cfg_xsdb_ram_index" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ddr_sw_rst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpio_reg0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpio_reg1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "app_sref_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "app_restore_complete" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "app_xsdb_select" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cfg_xsdb_ram_size" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cfg_axl_to_time" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cfg_axl_to_rdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cfg_axl_to_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "new_scratch_prsv_sh_ddr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cfg_xsdb_ram_index" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-6904] The RAM "\gen_ddr_tst[0].CCF_DDR_STAT_REQ/ram_reg " of size (depth=2 x width=42) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\gen_ddr_tst[0].CCF_DDR_STAT_ACK/ram_reg " of size (depth=2 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\gen_ddr_tst[1].CCF_DDR_STAT_REQ/ram_reg " of size (depth=2 x width=42) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\gen_ddr_tst[1].CCF_DDR_STAT_ACK/ram_reg " of size (depth=2 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\gen_ddr_tst[2].CCF_DDR_STAT_REQ/ram_reg " of size (depth=2 x width=42) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\gen_ddr_tst[2].CCF_DDR_STAT_ACK/ram_reg " of size (depth=2 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\ddr_stat[0].CCF_XSDB_REQ/ram_reg " of size (depth=2 x width=27) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\ddr_stat[0].CCF_XSDB_ACK/ram_reg " of size (depth=2 x width=9) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\ddr_stat[1].CCF_XSDB_REQ/ram_reg " of size (depth=2 x width=27) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\ddr_stat[1].CCF_XSDB_ACK/ram_reg " of size (depth=2 x width=9) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\ddr_stat[2].CCF_XSDB_REQ/ram_reg " of size (depth=2 x width=27) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\ddr_stat[2].CCF_XSDB_ACK/ram_reg " of size (depth=2 x width=9) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-7067] Removed DRAM instance gen_ddr_tst[1].CCF_DDR_STAT_ACK/i_12/i_0/ram_reg_0_1_28_31 from module extram__19 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance gen_ddr_tst[1].CCF_DDR_STAT_ACK/i_12/i_0/ram_reg_0_1_14_27 from module extram__19 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance gen_ddr_tst[1].CCF_DDR_STAT_ACK/i_12/i_0/ram_reg_0_1_0_13 from module extram__19 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance gen_ddr_tst[2].CCF_DDR_STAT_ACK/i_12/i_0/ram_reg_0_1_28_31 from module extram__23 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance gen_ddr_tst[2].CCF_DDR_STAT_ACK/i_12/i_0/ram_reg_0_1_14_27 from module extram__23 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance gen_ddr_tst[2].CCF_DDR_STAT_ACK/i_12/i_0/ram_reg_0_1_0_13 from module extram__23 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance gen_ddr_tst[1].CCF_DDR_STAT_ACK/i_12/i_0/ram_reg_0_1_14_27 from module extram__19 due to constant propagation
WARNING: [Synth 8-6850] RAM (porta_we[1].RAM_reg) has partial Byte Wide Write Enable pattern with ram_style = "block", however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
WARNING: [Synth 8-6850] RAM (porta_we[1].RAM_reg) has partial Byte Wide Write Enable pattern with ram_style = "block", however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
INFO: [Synth 8-7067] Removed DRAM instance lProcTop_cacheL2dummy_bram_serverAdapter_outData_ff/i_5/arr_reg_0_1_504_517 from module SizedFIFO__parameterized10 due to constant propagation
INFO: [Synth 8-5544] ROM "indicationPipes/portalIfc_messageSize_size" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "indicationPipes/portalIfc_messageSize_size" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "indicationPipes/portalIfc_messageSize_size" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "indicationPipes/portalIfc_messageSize_size" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-7082] The signal platform_lMemServer_reader_readers_0_serverProcessing_memory/RAM_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (3 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "mkAwsF1Top__GCB0/platform_lMemServer_reader_readers_0_serverProcessing_memory/RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "mkAwsF1Top__GCB0/platform_lMemServer_reader_readers_0_serverProcessing_memory/RAM_reg"
INFO: [Synth 8-7082] The signal platform_lMemServer_writer_writers_0_respFifos_memory/RAM_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (3 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 17 for RAM "mkAwsF1Top__GCB0/platform_lMemServer_writer_writers_0_respFifos_memory/RAM_reg"
INFO: [Synth 8-7067] Removed DRAM instance platform_lMemServer_reader_mmu_servers_0_tokFifo/i_3/arr_reg_0_7_0_0 from module SizedFIFO__parameterized2__1 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance platform_lMemServer_writer_mmu_servers_0_tokFifo/i_3/arr_reg_0_7_0_0 from module SizedFIFO__parameterized2 due to constant propagation
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7067] Removed DRAM instance platform_lMemServer_reader_mmu_servers_0_tokFifo/i_3/arr_reg_0_7_0_0 from module SizedFIFO__parameterized2__1 due to constant propagation
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "platform_lMMU_mmu/regall_cbram_bram/RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "platform_lMMU_mmu/regall_cbram_bram/RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "platform_lMMU_mmu/regall_cbram_bram/RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "platform_lMMU_mmu/regall_cbram_bram/RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "platform_lMMU_mmu/regall_cbram_bram/RAM_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 18 for RAM "platform_lMMU_mmu/translationTable_cbram_bram/RAM_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "platform_lMMU_mmu/translationTable_cbram_bram/RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "platform_lMMU_mmu/translationTable_cbram_bram/RAM_reg"
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:05:33 ; elapsed = 00:05:45 . Memory (MB): peak = 5475.137 ; gain = 2480.922 ; free physical = 16640 ; free virtual = 30519
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+----------------+------------+---------------+----------------+
|Module Name     | RTL Object | Depth x Width | Implemented As | 
+----------------+------------+---------------+----------------+
|ddr4_v2_2_3_cal | cmr        | 32x13         | LUT            | 
|ddr4_core_ddr4  | cmr        | 32x13         | LUT            | 
+----------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+----------------------------------------------------------+----------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                               | RTL Object                                                           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+----------------------------------------------------------+----------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|\SH_DDR/ddr_cores.DDR4_0 /inst/u_ddr_cali_7/DDR_XSDB_BRAM | mem_inst/gen_mem[0].inst/mem_reg                                     | 4 K x 9(WRITE_FIRST)   | W | R | 4 K x 9(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|BRAM1BE:                                                  | porta_we[1].RAM_reg                                                  | 128 x 512(WRITE_FIRST) | W | R |                        |   |   | Port A           | 0      | 8      |                 | 
|mkConnectalTop__GCB3                                      | lProcTop_cacheL2_bram_memory/RAM_reg                                 | 256 x 532(WRITE_FIRST) | W | R |                        |   |   | Port A           | 1      | 7      |                 | 
|mkConnectalTop__GCB6                                      | lProcTop_cache2_cacheI_bram1_memory/RAM_reg                          | 128 x 21(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|mkConnectalTop__GCB6                                      | lProcTop_cache2_cacheD_bram1_memory/RAM_reg                          | 128 x 21(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|mkConnectalTop__GCB6                                      | lProcTop_cache1_cacheI_bram1_memory/RAM_reg                          | 128 x 21(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|mkConnectalTop__GCB6                                      | lProcTop_cache1_cacheD_bram1_memory/RAM_reg                          | 128 x 21(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|mkAwsF1Top__GCB0                                          | platform_lMemServer_reader_readers_0_serverProcessing_memory/RAM_reg | 8 x 44(WRITE_FIRST)    | W | R | 8 x 44(WRITE_FIRST)    |   | R | Port A and B     | 1      | 1      | 1,1             | 
|mkAwsF1Top__GCB0                                          | platform_lMemServer_writer_writers_0_respFifos_memory/RAM_reg        | 8 x 17(WRITE_FIRST)    |   | R | 8 x 17(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|platform_lMMU_mmu                                         | regall_cbram_bram/RAM_reg                                            | 32 x 145(WRITE_FIRST)  | W | R | 32 x 145(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      | 1,1,1,1,1       | 
|platform_lMMU_mmu/translationTable_cbram_bram             | RAM_reg                                                              | 8 K x 28(WRITE_FIRST)  | W | R | 8 K x 28(WRITE_FIRST)  |   | R | Port A and B     | 1      | 6      | 4,2,1           | 
|mkAwsF1Top__GCB2                                          | platform_lMemServer_reader_readers_0_clientData_memory/RAM_reg       | 128 x 529(READ_FIRST)  | W |   | 128 x 529(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      |                 | 
+----------------------------------------------------------+----------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+--------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+----------------+
|Module Name                                                                     | RTL Object                                                                                                | Inference      | Size (Depth x Width) | Primitives     | 
+--------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+----------------+
|\gen_ddr_tst[0].CCF_DDR_STAT_REQ                                                | ram_reg                                                                                                   | Implied        | 2 x 42               | RAM32M16 x 3   | 
|\gen_ddr_tst[0].CCF_DDR_STAT_ACK                                                | ram_reg                                                                                                   | Implied        | 2 x 32               | RAM32M16 x 3   | 
|\ddr_inst[0].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi         | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 128             | RAM32M16 x 10  | 
|\ddr_inst[0].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi         | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 578             | RAM32M16 x 42  | 
|\ddr_inst[0].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi         | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 19              | RAM32M16 x 2   | 
|\ddr_inst[0].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi         | inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 16 x 128             | RAM32M16 x 10  | 
|\ddr_inst[0].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi         | inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 16 x 532             | RAM32M16 x 38  | 
|\ddr_stat[0].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi         | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 128             | RAM32M16 x 10  | 
|\ddr_stat[0].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi         | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 578             | RAM32M16 x 42  | 
|\ddr_stat[0].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi         | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 19              | RAM32M16 x 2   | 
|\ddr_stat[0].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi         | inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 16 x 128             | RAM32M16 x 10  | 
|\ddr_stat[0].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi         | inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 16 x 532             | RAM32M16 x 38  | 
|\ddr_stat[0].CCF_XSDB_REQ                                                       | ram_reg                                                                                                   | Implied        | 2 x 27               | RAM32M16 x 2   | 
|\ddr_stat[0].CCF_XSDB_ACK                                                       | ram_reg                                                                                                   | Implied        | 2 x 9                | RAM32M16 x 1   | 
|lProcTop_cacheL2_bram_serverAdapter_outData_ff                                  | arr_reg                                                                                                   | User Attribute | 2 x 532              | RAM32M16 x 38  | 
|lProcTop_cache2_cacheI_bram1_serverAdapter_outData_ff                           | arr_reg                                                                                                   | User Attribute | 2 x 21               | RAM32M16 x 2   | 
|lProcTop_cache2_cacheD_bram1_serverAdapter_outData_ff                           | arr_reg                                                                                                   | User Attribute | 2 x 21               | RAM32M16 x 2   | 
|lProcTop_cache1_cacheI_bram1_serverAdapter_outData_ff                           | arr_reg                                                                                                   | User Attribute | 2 x 21               | RAM32M16 x 2   | 
|lProcTop_cache1_cacheD_bram2_serverAdapter_outData_ff                           | arr_reg                                                                                                   | User Attribute | 2 x 512              | RAM32M16 x 37  | 
|lProcTop_cache1_cacheD_bram1_serverAdapter_outData_ff                           | arr_reg                                                                                                   | User Attribute | 2 x 21               | RAM32M16 x 2   | 
|lProcTop_cache1_cacheI_bram2_serverAdapter_outData_ff                           | arr_reg                                                                                                   | User Attribute | 2 x 512              | RAM32M16 x 37  | 
|lProcTop_cache2_cacheI_bram2_serverAdapter_outData_ff                           | arr_reg                                                                                                   | User Attribute | 2 x 512              | RAM32M16 x 37  | 
|lProcTop_cache2_cacheD_bram2_serverAdapter_outData_ff                           | arr_reg                                                                                                   | User Attribute | 2 x 512              | RAM32M16 x 37  | 
|axiMasters_0_reqs                                                               | arr_reg                                                                                                   | User Attribute | 32 x 136             | RAM32M16 x 10  | 
|platform_lMemServer_reader_readers_0_clientRequest                              | arr_reg                                                                                                   | User Attribute | 8 x 99               | RAM32M16 x 8   | 
|platform_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_outData_ff | arr_reg                                                                                                   | User Attribute | 2 x 44               | RAM32M16 x 4   | 
|platform_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_outData_ff | arr_reg                                                                                                   | User Attribute | 2 x 44               | RAM32M16 x 4   | 
|platform_lMemServer_writer_writers_0_clientRequest                              | arr_reg                                                                                                   | User Attribute | 8 x 99               | RAM32M16 x 8   | 
|platform_lMemServer_writer_writers_0_respFifos_serverAdapterB_outData_ff        | arr_reg                                                                                                   | User Attribute | 2 x 17               | RAM32M16 x 2   | 
|platform_lMemServer_writer_writers_0_serverProcessing                           | arr_reg                                                                                                   | User Attribute | 8 x 44               | RAM32M16 x 4   | 
|mkAwsF1Top__GCB0                                                                | platform_lMemServer_reader_readers_0_clientBurstLen/arr_reg                                               | User Attribute | 8 x 11               | RAM32M16 x 1   | 
|platform_lMMU_mmu/offs1_0                                                       | arr_reg                                                                                                   | User Attribute | 2 x 30               | RAM32M16 x 3   | 
|platform_lMMU_mmu/offs1_1                                                       | arr_reg                                                                                                   | User Attribute | 2 x 30               | RAM32M16 x 3   | 
|platform_lMMU_mmu/reqs0_0                                                       | arr_reg                                                                                                   | User Attribute | 2 x 45               | RAM32M16 x 4   | 
|platform_lMMU_mmu/reqs0_1                                                       | arr_reg                                                                                                   | User Attribute | 2 x 45               | RAM32M16 x 4   | 
|platform_lMemServer_reader_readers_0_clientData_serverAdapterB_outData_ff       | arr_reg                                                                                                   | User Attribute | 2 x 529              | RAM32M16 x 38  | 
+--------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/Reset' to pin 'u_ddr_cal_riu/mcs0/inst/rst_0/U0/FDRE_inst/Q'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:06:03 ; elapsed = 00:06:20 . Memory (MB): peak = 5475.137 ; gain = 2480.922 ; free physical = 16300 ; free virtual = 30306
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
INFO: [Synth 8-5556] The block RAM "awsF1Topi_20/\awsF1Top/platform_lMMU_mmu /translationTable_cbram_bram/RAM_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 18 for RAM "awsF1Topi_20/\awsF1Top/platform_lMMU_mmu /translationTable_cbram_bram/RAM_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "awsF1Topi_20/\awsF1Top/platform_lMMU_mmu /translationTable_cbram_bram/RAM_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "awsF1Topi_20/\awsF1Top/platform_lMMU_mmu /translationTable_cbram_bram/RAM_reg"
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:08:13 ; elapsed = 00:08:34 . Memory (MB): peak = 5475.137 ; gain = 2480.922 ; free physical = 15977 ; free virtual = 29996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+----------------------------------------------------------------------+----------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                                           | RTL Object                                                           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+----------------------------------------------------------------------+----------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|\SH_DDR/ddr_cores.DDR4_0 /inst/u_ddr_cali_7/DDR_XSDB_BRAM             | mem_inst/gen_mem[0].inst/mem_reg                                     | 4 K x 9(WRITE_FIRST)   | W | R | 4 K x 9(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 1               | 
|BRAM1BE:                                                              | porta_we[1].RAM_reg                                                  | 128 x 512(WRITE_FIRST) | W | R |                        |   |   | Port A           | 0      | 8      |                 | 
|mkConnectalTop__GCB3                                                  | lProcTop_cacheL2_bram_memory/RAM_reg                                 | 256 x 532(WRITE_FIRST) | W | R |                        |   |   | Port A           | 1      | 7      |                 | 
|mkConnectalTop__GCB6                                                  | lProcTop_cache2_cacheD_bram1_memory/RAM_reg                          | 128 x 21(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BRAM1BE:                                                              | porta_we[1].RAM_reg                                                  | 128 x 512(WRITE_FIRST) | W | R |                        |   |   | Port A           | 0      | 8      |                 | 
|BRAM1BE:                                                              | porta_we[1].RAM_reg                                                  | 128 x 512(WRITE_FIRST) | W | R |                        |   |   | Port A           | 0      | 8      |                 | 
|mkConnectalTop__GCB6                                                  | lProcTop_cache2_cacheI_bram1_memory/RAM_reg                          | 128 x 21(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|mkConnectalTop__GCB6                                                  | lProcTop_cache1_cacheI_bram1_memory/RAM_reg                          | 128 x 21(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|mkConnectalTop__GCB6                                                  | lProcTop_cache1_cacheD_bram1_memory/RAM_reg                          | 128 x 21(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|mkAwsF1Top__GCB0                                                      | platform_lMemServer_reader_readers_0_serverProcessing_memory/RAM_reg | 8 x 44(WRITE_FIRST)    | W | R | 8 x 44(WRITE_FIRST)    |   | R | Port A and B     | 1      | 1      | 1,1             | 
|platform_lMMU_mmu                                                     | regall_cbram_bram/RAM_reg                                            | 32 x 145(WRITE_FIRST)  | W | R | 32 x 145(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      | 1,1,1,1,1       | 
|awsF1Topi_20/\awsF1Top/platform_lMMU_mmu /translationTable_cbram_bram | RAM_reg                                                              | 8 K x 28(WRITE_FIRST)  | W | R | 8 K x 28(WRITE_FIRST)  |   | R | Port A and B     | 1      | 6      | 4,2,1           | 
+----------------------------------------------------------------------+----------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping Report
+--------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+----------------+
|Module Name                                                                     | RTL Object                                                                                                | Inference      | Size (Depth x Width) | Primitives     | 
+--------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+----------------+
|\gen_ddr_tst[0].CCF_DDR_STAT_REQ                                                | ram_reg                                                                                                   | Implied        | 2 x 42               | RAM32M16 x 3   | 
|\gen_ddr_tst[0].CCF_DDR_STAT_ACK                                                | ram_reg                                                                                                   | Implied        | 2 x 32               | RAM32M16 x 3   | 
|\ddr_inst[0].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi         | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 128             | RAM32M16 x 10  | 
|\ddr_inst[0].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi         | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 578             | RAM32M16 x 42  | 
|\ddr_inst[0].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi         | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 19              | RAM32M16 x 2   | 
|\ddr_inst[0].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi         | inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 16 x 128             | RAM32M16 x 10  | 
|\ddr_inst[0].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi         | inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 16 x 532             | RAM32M16 x 38  | 
|\ddr_stat[0].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi         | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 128             | RAM32M16 x 10  | 
|\ddr_stat[0].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi         | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 578             | RAM32M16 x 42  | 
|\ddr_stat[0].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi         | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 19              | RAM32M16 x 2   | 
|\ddr_stat[0].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi         | inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 16 x 128             | RAM32M16 x 10  | 
|\ddr_stat[0].AXI_CCF /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi         | inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 16 x 532             | RAM32M16 x 38  | 
|\ddr_stat[0].CCF_XSDB_REQ                                                       | ram_reg                                                                                                   | Implied        | 2 x 27               | RAM32M16 x 2   | 
|\ddr_stat[0].CCF_XSDB_ACK                                                       | ram_reg                                                                                                   | Implied        | 2 x 9                | RAM32M16 x 1   | 
|lProcTop_cacheL2_bram_serverAdapter_outData_ff                                  | arr_reg                                                                                                   | User Attribute | 2 x 532              | RAM32M16 x 38  | 
|lProcTop_cache2_cacheD_bram1_serverAdapter_outData_ff                           | arr_reg                                                                                                   | User Attribute | 2 x 21               | RAM32M16 x 2   | 
|lProcTop_cache2_cacheD_bram2_serverAdapter_outData_ff                           | arr_reg                                                                                                   | User Attribute | 2 x 512              | RAM32M16 x 37  | 
|lProcTop_cache2_cacheI_bram1_serverAdapter_outData_ff                           | arr_reg                                                                                                   | User Attribute | 2 x 21               | RAM32M16 x 2   | 
|lProcTop_cache1_cacheI_bram1_serverAdapter_outData_ff                           | arr_reg                                                                                                   | User Attribute | 2 x 21               | RAM32M16 x 2   | 
|lProcTop_cache1_cacheI_bram2_serverAdapter_outData_ff                           | arr_reg                                                                                                   | User Attribute | 2 x 512              | RAM32M16 x 37  | 
|lProcTop_cache2_cacheI_bram2_serverAdapter_outData_ff                           | arr_reg                                                                                                   | User Attribute | 2 x 512              | RAM32M16 x 37  | 
|lProcTop_cache1_cacheD_bram2_serverAdapter_outData_ff                           | arr_reg                                                                                                   | User Attribute | 2 x 512              | RAM32M16 x 37  | 
|lProcTop_cache1_cacheD_bram1_serverAdapter_outData_ff                           | arr_reg                                                                                                   | User Attribute | 2 x 21               | RAM32M16 x 2   | 
|platform_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_outData_ff | arr_reg                                                                                                   | User Attribute | 2 x 44               | RAM32M16 x 4   | 
|mkAwsF1Top__GCB0                                                                | platform_lMemServer_reader_readers_0_clientBurstLen/arr_reg                                               | User Attribute | 8 x 11               | RAM32M16 x 1   | 
|platform_lMMU_mmu/offs1_1                                                       | arr_reg                                                                                                   | User Attribute | 2 x 30               | RAM32M16 x 3   | 
|platform_lMMU_mmu/reqs0_1                                                       | arr_reg                                                                                                   | User Attribute | 2 x 45               | RAM32M16 x 4   | 
+--------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
INFO: [Synth 8-7052] The timing for the instance SH_DDR/ddr_cores.DDR4_0/inst/u_ddr_cali_7/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance lProcTop_cache1_cacheI_bram2_memoryi_4/porta_we[1].RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance lProcTop_cache1_cacheI_bram2_memoryi_4/porta_we[1].RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance lProcTop_cache1_cacheI_bram2_memoryi_4/porta_we[1].RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance lProcTop_cache1_cacheI_bram2_memoryi_4/porta_we[1].RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance lProcTop_cache1_cacheI_bram2_memoryi_4/porta_we[1].RAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance lProcTop_cache1_cacheI_bram2_memoryi_4/porta_we[1].RAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance lProcTop_cache1_cacheI_bram2_memoryi_4/porta_we[1].RAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance lProcTop_cache1_cacheI_bram2_memoryi_4/porta_we[1].RAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance lProcTop_cache1_cacheI_bram2_memoryi_4/porta_we[1].RAM_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance lProcTop_cache1_cacheI_bram2_memoryi_4/porta_we[1].RAM_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance lProcTop_cache1_cacheI_bram2_memoryi_4/porta_we[1].RAM_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance lProcTop_cache1_cacheI_bram2_memoryi_4/porta_we[1].RAM_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance lProcTop_cache1_cacheI_bram2_memoryi_4/porta_we[1].RAM_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance lProcTop_cache1_cacheI_bram2_memoryi_4/porta_we[1].RAM_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance lProcTop_cache1_cacheI_bram2_memoryi_4/porta_we[1].RAM_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance lProcTop_cache1_cacheI_bram2_memoryi_4/porta_we[1].RAM_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance lProcTop_cache2_cacheI_bram2_memoryi_8/porta_we[1].RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance lProcTop_cache2_cacheI_bram2_memoryi_8/porta_we[1].RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance lProcTop_cache2_cacheI_bram2_memoryi_8/porta_we[1].RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance lProcTop_cache2_cacheI_bram2_memoryi_8/porta_we[1].RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance lProcTop_cache2_cacheI_bram2_memoryi_8/porta_we[1].RAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance lProcTop_cache2_cacheI_bram2_memoryi_8/porta_we[1].RAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance lProcTop_cache2_cacheI_bram2_memoryi_8/porta_we[1].RAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance lProcTop_cache2_cacheI_bram2_memoryi_8/porta_we[1].RAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance lProcTop_cache2_cacheI_bram2_memoryi_8/porta_we[1].RAM_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance lProcTop_cache2_cacheI_bram2_memoryi_8/porta_we[1].RAM_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance lProcTop_cache2_cacheI_bram2_memoryi_8/porta_we[1].RAM_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance lProcTop_cache2_cacheI_bram2_memoryi_8/porta_we[1].RAM_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance lProcTop_cache2_cacheI_bram2_memoryi_8/porta_we[1].RAM_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance lProcTop_cache2_cacheI_bram2_memoryi_8/porta_we[1].RAM_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance lProcTop_cache2_cacheI_bram2_memoryi_8/porta_we[1].RAM_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance lProcTop_cache2_cacheI_bram2_memoryi_8/porta_we[1].RAM_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
INFO: [Common 17-14] Message 'Synth 8-6779' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-6779' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7052] The timing for the instance topi_13/awsF1Top/top/lProcTop_cacheL2_bram_memory/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance topi_13/awsF1Top/top/lProcTop_cacheL2_bram_memory/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance topi_13/awsF1Top/top/lProcTop_cacheL2_bram_memory/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance topi_13/awsF1Top/top/lProcTop_cacheL2_bram_memory/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance topi_13/awsF1Top/top/lProcTop_cacheL2_bram_memory/RAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance topi_13/awsF1Top/top/lProcTop_cacheL2_bram_memory/RAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance topi_13/awsF1Top/top/lProcTop_cacheL2_bram_memory/RAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance topi_13/awsF1Top/top/lProcTop_cacheL2_bram_memory/RAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance topi_13/awsF1Top/top/lProcTop_cacheL2_bram_memory/RAM_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance topi_13/awsF1Top/top/lProcTop_cacheL2_bram_memory/RAM_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance topi_13/awsF1Top/top/lProcTop_cacheL2_bram_memory/RAM_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance topi_13/awsF1Top/top/lProcTop_cacheL2_bram_memory/RAM_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance topi_13/awsF1Top/top/lProcTop_cacheL2_bram_memory/RAM_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance topi_13/awsF1Top/top/lProcTop_cacheL2_bram_memory/RAM_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance topi_13/awsF1Top/top/lProcTop_cacheL2_bram_memory/RAM_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance topi_13/awsF1Top/top/lProcTop_cacheL2_bram_memory/RAM_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance awsF1Topi_19/awsF1Top/platform_lMemServer_reader_readers_0_serverProcessing_memory/RAM_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance awsF1Topi_19/awsF1Top/platform_lMemServer_reader_readers_0_serverProcessing_memory/RAM_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance topi_7/awsF1Top/top/lProcTop_cache2_cacheD_bram1_memory/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance topi_7/awsF1Top/top/lProcTop_cache2_cacheD_bram1_memory/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance topi_10/awsF1Top/top/lProcTop_cache2_cacheD_bram2_memory/porta_we[1].RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance topi_10/awsF1Top/top/lProcTop_cache2_cacheD_bram2_memory/porta_we[1].RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance topi_10/awsF1Top/top/lProcTop_cache2_cacheD_bram2_memory/porta_we[1].RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance topi_10/awsF1Top/top/lProcTop_cache2_cacheD_bram2_memory/porta_we[1].RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance topi_10/awsF1Top/top/lProcTop_cache2_cacheD_bram2_memory/porta_we[1].RAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance topi_10/awsF1Top/top/lProcTop_cache2_cacheD_bram2_memory/porta_we[1].RAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance topi_10/awsF1Top/top/lProcTop_cache2_cacheD_bram2_memory/porta_we[1].RAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance topi_10/awsF1Top/top/lProcTop_cache2_cacheD_bram2_memory/porta_we[1].RAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance topi_10/awsF1Top/top/lProcTop_cache2_cacheD_bram2_memory/porta_we[1].RAM_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance topi_10/awsF1Top/top/lProcTop_cache2_cacheD_bram2_memory/porta_we[1].RAM_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance topi_10/awsF1Top/top/lProcTop_cache2_cacheD_bram2_memory/porta_we[1].RAM_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance topi_10/awsF1Top/top/lProcTop_cache2_cacheD_bram2_memory/porta_we[1].RAM_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance topi_10/awsF1Top/top/lProcTop_cache2_cacheD_bram2_memory/porta_we[1].RAM_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance topi_10/awsF1Top/top/lProcTop_cache2_cacheD_bram2_memory/porta_we[1].RAM_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance topi_10/awsF1Top/top/lProcTop_cache2_cacheD_bram2_memory/porta_we[1].RAM_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance topi_10/awsF1Top/top/lProcTop_cache2_cacheD_bram2_memory/porta_we[1].RAM_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance topi_2/awsF1Top/top/lProcTop_cache1_cacheD_bram2_memory/porta_we[1].RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance topi_2/awsF1Top/top/lProcTop_cache1_cacheD_bram2_memory/porta_we[1].RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance topi_2/awsF1Top/top/lProcTop_cache1_cacheD_bram2_memory/porta_we[1].RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance topi_2/awsF1Top/top/lProcTop_cache1_cacheD_bram2_memory/porta_we[1].RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance topi_2/awsF1Top/top/lProcTop_cache1_cacheD_bram2_memory/porta_we[1].RAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance topi_2/awsF1Top/top/lProcTop_cache1_cacheD_bram2_memory/porta_we[1].RAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance topi_2/awsF1Top/top/lProcTop_cache1_cacheD_bram2_memory/porta_we[1].RAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance topi_2/awsF1Top/top/lProcTop_cache1_cacheD_bram2_memory/porta_we[1].RAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance topi_2/awsF1Top/top/lProcTop_cache1_cacheD_bram2_memory/porta_we[1].RAM_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance topi_2/awsF1Top/top/lProcTop_cache1_cacheD_bram2_memory/porta_we[1].RAM_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance topi_2/awsF1Top/top/lProcTop_cache1_cacheD_bram2_memory/porta_we[1].RAM_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance topi_2/awsF1Top/top/lProcTop_cache1_cacheD_bram2_memory/porta_we[1].RAM_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance topi_2/awsF1Top/top/lProcTop_cache1_cacheD_bram2_memory/porta_we[1].RAM_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance topi_2/awsF1Top/top/lProcTop_cache1_cacheD_bram2_memory/porta_we[1].RAM_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance topi_2/awsF1Top/top/lProcTop_cache1_cacheD_bram2_memory/porta_we[1].RAM_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance topi_2/awsF1Top/top/lProcTop_cache1_cacheD_bram2_memory/porta_we[1].RAM_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance topi_2/awsF1Top/top/lProcTop_cache2_cacheI_bram1_memory/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance topi_2/awsF1Top/top/lProcTop_cache2_cacheI_bram1_memory/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance topi_2/awsF1Top/top/lProcTop_cache1_cacheI_bram1_memory/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance topi_2/awsF1Top/top/lProcTop_cache1_cacheI_bram1_memory/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance topi_3/awsF1Top/top/lProcTop_cache1_cacheD_bram1_memory/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance topi_3/awsF1Top/top/lProcTop_cache1_cacheD_bram1_memory/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:08:49 ; elapsed = 00:09:21 . Memory (MB): peak = 5475.137 ; gain = 2480.922 ; free physical = 13890 ; free virtual = 27918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance awsF1Top/top/lProcTop_cache1_cacheI_bram2_memory/porta_we[1].RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance awsF1Top/top/lProcTop_cache1_cacheI_bram2_memory/porta_we[1].RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance awsF1Top/top/lProcTop_cache1_cacheI_bram2_memory/porta_we[1].RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance awsF1Top/top/lProcTop_cache1_cacheI_bram2_memory/porta_we[1].RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance awsF1Top/top/lProcTop_cache1_cacheI_bram2_memory/porta_we[1].RAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance awsF1Top/top/lProcTop_cache1_cacheI_bram2_memory/porta_we[1].RAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance awsF1Top/top/lProcTop_cache1_cacheI_bram2_memory/porta_we[1].RAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance awsF1Top/top/lProcTop_cache1_cacheI_bram2_memory/porta_we[1].RAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:09:14 ; elapsed = 00:09:52 . Memory (MB): peak = 5475.137 ; gain = 2480.922 ; free physical = 13814 ; free virtual = 28001
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:09:15 ; elapsed = 00:09:52 . Memory (MB): peak = 5475.137 ; gain = 2480.922 ; free physical = 13814 ; free virtual = 28001
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:09:36 ; elapsed = 00:10:14 . Memory (MB): peak = 5475.137 ; gain = 2480.922 ; free physical = 13776 ; free virtual = 27963
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:09:37 ; elapsed = 00:10:14 . Memory (MB): peak = 5475.137 ; gain = 2480.922 ; free physical = 13776 ; free virtual = 27963
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:09:58 ; elapsed = 00:10:36 . Memory (MB): peak = 5475.137 ; gain = 2480.922 ; free physical = 13761 ; free virtual = 27948
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:09:59 ; elapsed = 00:10:37 . Memory (MB): peak = 5475.137 ; gain = 2480.922 ; free physical = 13761 ; free virtual = 27948
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name        | RTL Name                                                                                                                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|blk_mem_gen_v8_4_1 | inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] | 4      | 48    | NO           | NO                 | YES               | 48     | 0       | 
|MicroBlaze         | MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/FPGA_Shift.cnt_shifts_reg[0]                                 | 32     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|ddr4_core_ddr4     | u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/wr_cas_delay_line_ff_reg[2]                              | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ddr4_core_ddr4     | u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/traffic_clr_error_r2_reg                                                | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ddr4_core_ddr4     | u_ddr4_mem_intfc/u_ddr_cal_riu/riu_rd_val_r2_reg                                                                                       | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ddr4_core_ddr4     | u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/ref_req_dly4_reg                                                                       | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
+-------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-------------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                      | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | PC_Buffer_reg[3]              | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__1     | USE_RTL_FIFO.data_srl_reg[31] | 49     | 49         | 0      | 49      | 0      | 0      | 0      | 
|dsrl__2     | memory_reg[7]                 | 16     | 16         | 16     | 0       | 0      | 0      | 0      | 
|dsrl__3     | memory_reg[31]                | 513    | 513        | 0      | 513     | 0      | 0      | 0      | 
|dsrl__4     | memory_reg[29]                | 19     | 19         | 0      | 19      | 0      | 0      | 0      | 
+------------+-------------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |AND2B1L          |     1|
|2     |BITSLICE_CONTROL |    23|
|4     |BUFG             |     9|
|5     |CARRY8           |   252|
|6     |DSP48E1          |     3|
|7     |HPIO_VREF        |     9|
|8     |LUT1             |   797|
|9     |LUT2             |  4848|
|10    |LUT3             | 17175|
|11    |LUT4             | 10251|
|12    |LUT5             | 10631|
|13    |LUT6             | 33757|
|15    |MMCME4_ADV       |     1|
|16    |MULT_AND         |     1|
|17    |MUXCY_L          |   154|
|18    |MUXF7            |  1928|
|19    |MUXF8            |   531|
|20    |PLLE4_ADV        |     3|
|21    |RAM32M           |   297|
|22    |RAM32M16         |   406|
|23    |RAM32X1D         |     8|
|24    |RAMB18E2         |     9|
|29    |RAMB36E2         |    75|
|40    |RIU_OR           |    12|
|41    |RXTX_BITSLICE    |   118|
|46    |SRL16            |     1|
|47    |SRL16E           |   146|
|48    |SRLC32E          |   614|
|49    |TX_BITSLICE_TRI  |    23|
|50    |XORCY            |   126|
|51    |FDCE             |   670|
|52    |FDE              |    32|
|53    |FDPE             |   233|
|54    |FDR              |    97|
|55    |FDRE             | 72678|
|56    |FDS              |     3|
|57    |FDSE             |  2397|
|58    |IBUFDS           |     3|
|59    |IOBUFDS          |    54|
|60    |IOBUFE3          |   216|
|61    |OBUF             |    84|
+------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:09:59 ; elapsed = 00:10:37 . Memory (MB): peak = 5475.137 ; gain = 2480.922 ; free physical = 13761 ; free virtual = 27948
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6643 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:08:36 ; elapsed = 00:09:37 . Memory (MB): peak = 5475.137 ; gain = 1380.559 ; free physical = 22686 ; free virtual = 36873
Synthesis Optimization Complete : Time (s): cpu = 00:10:05 ; elapsed = 00:10:43 . Memory (MB): peak = 5475.137 ; gain = 2480.922 ; free physical = 22720 ; free virtual = 36873
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 5475.137 ; gain = 0.000 ; free physical = 22566 ; free virtual = 36719
INFO: [Netlist 29-17] Analyzing 4188 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_0/bd_bf3f_microblaze_I_0.xdc] for cell 'SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
Finished Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_0/bd_bf3f_microblaze_I_0.xdc] for cell 'SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/par/ddr4_core.xdc] for cell 'SH_DDR/ddr_cores.DDR4_0/inst'
Finished Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/par/ddr4_core.xdc] for cell 'SH_DDR/ddr_cores.DDR4_0/inst'
Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ddr4_core_board.xdc] for cell 'SH_DDR/ddr_cores.DDR4_0/inst'
Finished Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ddr4_core_board.xdc] for cell 'SH_DDR/ddr_cores.DDR4_0/inst'
Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_0/ddr4_core_microblaze_mcs_board.xdc] for cell 'SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst'
Finished Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_0/ddr4_core_microblaze_mcs_board.xdc] for cell 'SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst'
Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/bd_bf3f_iomodule_0_0_board.xdc] for cell 'SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Finished Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/bd_bf3f_iomodule_0_0_board.xdc] for cell 'SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_3/bd_bf3f_dlmb_0.xdc] for cell 'SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Finished Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_3/bd_bf3f_dlmb_0.xdc] for cell 'SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_2/bd_bf3f_ilmb_0.xdc] for cell 'SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Finished Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_2/bd_bf3f_ilmb_0.xdc] for cell 'SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/bd_bf3f_rst_0_0.xdc] for cell 'SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/bd_bf3f_rst_0_0.xdc] for cell 'SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/bd_bf3f_rst_0_0_board.xdc] for cell 'SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/bd_bf3f_rst_0_0_board.xdc] for cell 'SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [/mnt/efs/fs1/sanjaylasya/awsf1/build/constraints/cl_clocks_aws.xdc]
Finished Parsing XDC File [/mnt/efs/fs1/sanjaylasya/awsf1/build/constraints/cl_clocks_aws.xdc]
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_0'. The XDC file /home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_0/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_0'. The XDC file /home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_1'. The XDC file /home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_1/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_1'. The XDC file /home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_1/ila_v6_2/constraints/ila_impl.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_vio_counter'. The XDC file /home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_vio_counter/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_vio_counter'. The XDC file /home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_vio_counter/ila_v6_2/constraints/ila_impl.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1281] Could not find module 'vio_0'. The XDC file /home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/vio_0/vio_0.xdc will not be read for this module.
Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc]
Finished Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc]
Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc:25]
INFO: [Timing 38-2] Deriving generated clocks [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc:25]
get_clocks: Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 5475.137 ; gain = 0.000 ; free physical = 22204 ; free virtual = 36358
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc:29]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc:29]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc:33]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc:33]
Finished Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc]
Parsing XDC File [/mnt/efs/fs1/sanjaylasya/awsf1/build/constraints/cl_synth_user.xdc]
Finished Parsing XDC File [/mnt/efs/fs1/sanjaylasya/awsf1/build/constraints/cl_synth_user.xdc]
Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_clock_converter_0/axi_clock_converter_0_clocks.xdc] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst'
Finished Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_clock_converter_0/axi_clock_converter_0_clocks.xdc] for cell 'SH_DDR/ddr_inst[0].AXI_CCF/inst'
Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_clock_converter_0/axi_clock_converter_0_clocks.xdc] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst'
Finished Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_clock_converter_0/axi_clock_converter_0_clocks.xdc] for cell 'SH_DDR/ddr_stat[0].AXI_CCF/inst'
INFO: [Project 1-1714] 60 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell awsF1Top/top/lProcTop_cache1_cacheD_bram1_memory/RAM_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell awsF1Top/top/lProcTop_cache1_cacheD_bram2_memory/porta_we[1].RAM_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell awsF1Top/top/lProcTop_cache1_cacheD_bram2_memory/porta_we[1].RAM_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell awsF1Top/top/lProcTop_cache1_cacheD_bram2_memory/porta_we[1].RAM_reg_2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell awsF1Top/top/lProcTop_cache1_cacheD_bram2_memory/porta_we[1].RAM_reg_3 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell awsF1Top/top/lProcTop_cache1_cacheD_bram2_memory/porta_we[1].RAM_reg_4 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell awsF1Top/top/lProcTop_cache1_cacheD_bram2_memory/porta_we[1].RAM_reg_5 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell awsF1Top/top/lProcTop_cache1_cacheD_bram2_memory/porta_we[1].RAM_reg_6 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell awsF1Top/top/lProcTop_cache1_cacheD_bram2_memory/porta_we[1].RAM_reg_7 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell awsF1Top/top/lProcTop_cache1_cacheI_bram1_memory/RAM_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell awsF1Top/top/lProcTop_cache1_cacheI_bram2_memory/porta_we[1].RAM_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell awsF1Top/top/lProcTop_cache1_cacheI_bram2_memory/porta_we[1].RAM_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell awsF1Top/top/lProcTop_cache1_cacheI_bram2_memory/porta_we[1].RAM_reg_2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell awsF1Top/top/lProcTop_cache1_cacheI_bram2_memory/porta_we[1].RAM_reg_3 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell awsF1Top/top/lProcTop_cache1_cacheI_bram2_memory/porta_we[1].RAM_reg_4 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell awsF1Top/top/lProcTop_cache1_cacheI_bram2_memory/porta_we[1].RAM_reg_5 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell awsF1Top/top/lProcTop_cache1_cacheI_bram2_memory/porta_we[1].RAM_reg_6 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell awsF1Top/top/lProcTop_cache1_cacheI_bram2_memory/porta_we[1].RAM_reg_7 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell awsF1Top/top/lProcTop_cache2_cacheD_bram1_memory/RAM_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell awsF1Top/top/lProcTop_cache2_cacheD_bram2_memory/porta_we[1].RAM_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell awsF1Top/top/lProcTop_cache2_cacheD_bram2_memory/porta_we[1].RAM_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell awsF1Top/top/lProcTop_cache2_cacheD_bram2_memory/porta_we[1].RAM_reg_2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell awsF1Top/top/lProcTop_cache2_cacheD_bram2_memory/porta_we[1].RAM_reg_3 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell awsF1Top/top/lProcTop_cache2_cacheD_bram2_memory/porta_we[1].RAM_reg_4 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell awsF1Top/top/lProcTop_cache2_cacheD_bram2_memory/porta_we[1].RAM_reg_5 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell awsF1Top/top/lProcTop_cache2_cacheD_bram2_memory/porta_we[1].RAM_reg_6 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell awsF1Top/top/lProcTop_cache2_cacheD_bram2_memory/porta_we[1].RAM_reg_7 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell awsF1Top/top/lProcTop_cache2_cacheI_bram1_memory/RAM_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell awsF1Top/top/lProcTop_cache2_cacheI_bram2_memory/porta_we[1].RAM_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell awsF1Top/top/lProcTop_cache2_cacheI_bram2_memory/porta_we[1].RAM_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell awsF1Top/top/lProcTop_cache2_cacheI_bram2_memory/porta_we[1].RAM_reg_2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell awsF1Top/top/lProcTop_cache2_cacheI_bram2_memory/porta_we[1].RAM_reg_3 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell awsF1Top/top/lProcTop_cache2_cacheI_bram2_memory/porta_we[1].RAM_reg_4 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell awsF1Top/top/lProcTop_cache2_cacheI_bram2_memory/porta_we[1].RAM_reg_5 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell awsF1Top/top/lProcTop_cache2_cacheI_bram2_memory/porta_we[1].RAM_reg_6 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell awsF1Top/top/lProcTop_cache2_cacheI_bram2_memory/porta_we[1].RAM_reg_7 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell awsF1Top/top/lProcTop_cacheL2_bram_memory/RAM_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell awsF1Top/top/lProcTop_cacheL2_bram_memory/RAM_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell awsF1Top/top/lProcTop_cacheL2_bram_memory/RAM_reg_2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell awsF1Top/top/lProcTop_cacheL2_bram_memory/RAM_reg_3 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell awsF1Top/top/lProcTop_cacheL2_bram_memory/RAM_reg_4 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell awsF1Top/top/lProcTop_cacheL2_bram_memory/RAM_reg_5 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell awsF1Top/top/lProcTop_cacheL2_bram_memory/RAM_reg_6 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell awsF1Top/top/lProcTop_cacheL2_bram_memory/RAM_reg_7 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER with COMPENSATION=INTERNAL is optimized away to aid design routability
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER with COMPENSATION=INTERNAL is optimized away to aid design routability
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER with COMPENSATION=INTERNAL is optimized away to aid design routability
Generating merged BMM file for the design top 'awsf1'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/sw/calibration_0/Debug/calibration_ddr.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5527.309 ; gain = 0.000 ; free physical = 22314 ; free virtual = 36467
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1214 instances were transformed.
  (CARRY4) => CARRY8: 21 instances
  BUFG => BUFGCE: 9 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 3 instances
  FDE => FDRE: 32 instances
  FDR => FDRE: 97 instances
  FDS => FDSE: 3 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 3 instances
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT(x2)): 54 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 216 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 63 instances
  MULT_AND => LUT2: 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 297 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 406 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 8 instances
  SRL16 => SRL16E: 1 instance 

Synth Design complete, checksum: 180afafd
INFO: [Common 17-83] Releasing license: Synthesis
977 Infos, 396 Warnings, 12 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:11:29 ; elapsed = 00:11:59 . Memory (MB): peak = 5527.309 ; gain = 2744.938 ; free physical = 22729 ; free virtual = 36882
AWS FPGA: (19:15:00) writing post synth checkpoint.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.25 . Memory (MB): peak = 5527.309 ; gain = 0.000 ; free physical = 22609 ; free virtual = 36782
INFO: [Common 17-1381] The checkpoint '/mnt/efs/fs1/sanjaylasya/awsf1/build/checkpoints/23_05_15-190231.CL.post_synth.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:59 ; elapsed = 00:00:45 . Memory (MB): peak = 5527.309 ; gain = 0.000 ; free physical = 22528 ; free virtual = 36803
close_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 5527.309 ; gain = 0.000 ; free physical = 23545 ; free virtual = 37328
# if {$implement} {
# 
#    ########################
#    # Link Design
#    ########################
#    if {$link} {
#       ####Create in-memory prjoect and setup IP cache location
#       create_project -part [DEVICE_TYPE] -in_memory
#       set_property IP_REPO_PATHS $cacheDir [current_project]
#       puts "\nAWS FPGA: ([clock format [clock seconds] -format %T]) - Combining Shell and CL design checkpoints";
#       add_files $HDK_SHELL_DIR/build/checkpoints/from_aws/SH_CL_BB_routed.dcp
#       add_files $CL_DIR/build/checkpoints/${timestamp}.CL.post_synth.dcp
#       set_property SCOPED_TO_CELLS {WRAPPER_INST/CL} [get_files $CL_DIR/build/checkpoints/${timestamp}.CL.post_synth.dcp]
# 
#       #Read the constraints, note *DO NOT* read cl_clocks_aws (clocks originating from AWS shell)
#       read_xdc [ list \
#          $CL_DIR/build/constraints/cl_pnr_user.xdc
#       ]
#       set_property PROCESSING_ORDER late [get_files cl_pnr_user.xdc]
# 
#       puts "\nAWS FPGA: ([clock format [clock seconds] -format %T]) - Running link_design";
#       link_design -top $TOP -part [DEVICE_TYPE] -reconfig_partitions {WRAPPER_INST/SH WRAPPER_INST/CL}
#       report_timing -cell WRAPPER_INST/CL -delay_type max -max_paths 10 -sort_by group -input_pins -file  $rptDir/${timestamp}.postlinkdesign_timing_max.rpt
#       report_timing -cell WRAPPER_INST/CL -delay_type min -max_paths 10 -sort_by group -input_pins -file  $rptDir/${timestamp}.postlinkdesign_timing_min.rpt
# 
#       puts "\nAWS FPGA: ([clock format [clock seconds] -format %T]) - PLATFORM.IMPL==[get_property PLATFORM.IMPL [current_design]]";
#       ##################################################
#       # Apply Clock Properties for Clock Table Recipes
#       ##################################################
#       puts "AWS FPGA: ([clock format [clock seconds] -format %T]) - Sourcing aws_clock_properties.tcl to apply properties to clocks. ";
#       
#       # Apply properties to clocks
#       source $HDK_SHELL_DIR/build/scripts/aws_clock_properties.tcl
# 
#       # Write post-link checkpoint
#       puts "\nAWS FPGA: ([clock format [clock seconds] -format %T]) - Writing post-link_design checkpoint ${timestamp}.post_link.dcp";
#       write_checkpoint -force $CL_DIR/build/checkpoints/${timestamp}.post_link.dcp
#    }
# 
#    ########################
#    # CL Optimize
#    ########################
#    if {$opt} {
#       puts "\nAWS FPGA: ([clock format [clock seconds] -format %T]) - Running optimization";
#       impl_step opt_design $TOP $opt_options $opt_directive $opt_preHookTcl $opt_postHookTcl
#       if {$psip} {
#          impl_step opt_design $TOP "-merge_equivalent_drivers -sweep"
#       }
#    }
# 
# # Constraints for TCK<->Main Clock
# #set_clock_groups -name tck_clk_main_a0 -asynchronous -group [get_clocks -of_objects [get_pins static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O]] -group [get_clocks -of_objects [get_pins SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT0]]
# #set_clock_groups -name tck_drck -asynchronous -group [get_clocks -of_objects [get_pins static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O]] -group [get_clocks drck]
# #set_clock_groups -name tck_userclk -asynchronous -group [get_clocks -of_objects [get_pins static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O]] -group [get_clocks -of_objects [get_pins static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O]]
# 
# 
#    ########################
#    # CL Place
#    ########################
#    if {$place} {
#       puts "\nAWS FPGA: ([clock format [clock seconds] -format %T]) - Running placement";
#       if {$psip} {
#          append place_options " -fanout_opt"
#       }
#       impl_step place_design $TOP $place_options $place_directive $place_preHookTcl $place_postHookTcl
#    }
# 
#    ##############################
#    # CL Post-Place Optimization
#    ##############################
#    if {$phys_opt} {
#       puts "\nAWS FPGA: ([clock format [clock seconds] -format %T]) - Running post-place optimization";
#       impl_step phys_opt_design $TOP $phys_options $phys_directive $phys_preHookTcl $phys_postHookTcl
#    }
# 
#    ########################
#    # CL Route
#    ########################
#    if {$route} {
#       puts "\nAWS FPGA: ([clock format [clock seconds] -format %T]) - Routing design";
#       impl_step route_design $TOP $route_options $route_directive $route_preHookTcl $route_postHookTcl
#    }
# 
#    ##############################
#    # CL Post-Route Optimization
#    ##############################
#    set SLACK [get_property SLACK [get_timing_paths]]
#    #Post-route phys_opt will not be run if slack is positive or greater than -200ps.
#    if {$route_phys_opt && $SLACK > -0.400 && $SLACK < 0} {
#       puts "\nAWS FPGA: ([clock format [clock seconds] -format %T]) - Running post-route optimization";
#       impl_step route_phys_opt_design $TOP $post_phys_options $post_phys_directive $post_phys_preHookTcl $post_phys_postHookTcl
#    }
# 
#    ##############################
#    # Final Implmentation Steps
#    ##############################
#    # Report final timing
#    report_timing_summary -file $CL_DIR/build/reports/${timestamp}.SH_CL_final_timing_summary.rpt
# 
#    # This is what will deliver to AWS
#    puts "AWS FPGA: ([clock format [clock seconds] -format %T]) - Writing final DCP to to_aws directory.";
# 
#    write_checkpoint -force $CL_DIR/build/checkpoints/to_aws/${timestamp}.SH_CL_routed.dcp
# 
#    # Generate debug probes file
#    write_debug_probes -force -no_partial_ltxfile -file $CL_DIR/build/checkpoints/${timestamp}.debug_probes.ltx
# 
#    close_project
# }

AWS FPGA: (19:15:51) - Combining Shell and CL design checkpoints

AWS FPGA: (19:15:51) - Running link_design
Command: link_design -top top_sp -part xcvu9p-flgb2104-2-i -reconfig_partitions {WRAPPER_INST/SH WRAPPER_INST/CL}
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/mnt/efs/fs1/sanjaylasya/awsf1/build/checkpoints/23_05_15-190231.CL.post_synth.dcp' for cell 'WRAPPER_INST/CL'
Netlist sorting complete. Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 5527.309 ; gain = 0.000 ; free physical = 22779 ; free virtual = 36562
INFO: [Netlist 29-17] Analyzing 10895 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 3 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4.op
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/build/checkpoints/from_aws/SH_CL_BB_routed/top_sp_board.xdc]
Finished Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/build/checkpoints/from_aws/SH_CL_BB_routed/top_sp_board.xdc]
Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/build/checkpoints/from_aws/SH_CL_BB_routed/top_sp_early.xdc]
INFO: [Vivado 12-12054] CLOCK_DELAY_GROUP constraint has been relocated to net WRAPPER_INST/SH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 from the original constraint net WRAPPER_INST/SH/kernel_clks_i/clkwiz_kernel_clk0/inst/clk_out1. [/efs/jenkins/workspaces/f1/workspace/F1_shell_multi_rl_initial_EarlyBlockPlacement/design/rtl/v4_venom_cl/v4_venom_cl.srcs/sources_1/bd/kernel_clks/ip/kernel_clks_clkwiz_kernel_clk0_0/kernel_clks_clkwiz_kernel_clk0_0.xdc:63]
INFO: [Vivado 12-12054] CLOCK_DELAY_GROUP constraint has been relocated to net WRAPPER_INST/SH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 from the original constraint net WRAPPER_INST/SH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_out1. [/efs/jenkins/workspaces/f1/workspace/F1_shell_multi_rl_initial_EarlyBlockPlacement/design/rtl/v4_venom_cl/v4_venom_cl.srcs/sources_1/bd/kernel_clks/ip/kernel_clks_clkwiz_kernel_clk0_0/kernel_clks_clkwiz_kernel_clk0_0.xdc:63]
INFO: [Vivado 12-12054] CLOCK_DELAY_GROUP constraint has been relocated to net WRAPPER_INST/SH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2 from the original constraint net WRAPPER_INST/SH/kernel_clks_i/clkwiz_kernel_clk0/inst/clk_out2. [/efs/jenkins/workspaces/f1/workspace/F1_shell_multi_rl_initial_EarlyBlockPlacement/design/rtl/v4_venom_cl/v4_venom_cl.srcs/sources_1/bd/kernel_clks/ip/kernel_clks_clkwiz_kernel_clk0_0/kernel_clks_clkwiz_kernel_clk0_0.xdc:63]
INFO: [Vivado 12-12054] CLOCK_DELAY_GROUP constraint has been relocated to net WRAPPER_INST/SH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2 from the original constraint net WRAPPER_INST/SH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_out2. [/efs/jenkins/workspaces/f1/workspace/F1_shell_multi_rl_initial_EarlyBlockPlacement/design/rtl/v4_venom_cl/v4_venom_cl.srcs/sources_1/bd/kernel_clks/ip/kernel_clks_clkwiz_kernel_clk0_0/kernel_clks_clkwiz_kernel_clk0_0.xdc:63]
INFO: [Vivado 12-12054] CLOCK_DELAY_GROUP constraint has been relocated to net WRAPPER_INST/SH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 from the original constraint net WRAPPER_INST/SH/kernel_clks_i/clkwiz_kernel_clk1/inst/clk_out1. [/efs/jenkins/workspaces/f1/workspace/F1_shell_multi_rl_initial_EarlyBlockPlacement/design/rtl/v4_venom_cl/v4_venom_cl.srcs/sources_1/bd/kernel_clks/ip/kernel_clks_clkwiz_kernel_clk1_0/kernel_clks_clkwiz_kernel_clk1_0.xdc:63]
INFO: [Vivado 12-12054] CLOCK_DELAY_GROUP constraint has been relocated to net WRAPPER_INST/SH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 from the original constraint net WRAPPER_INST/SH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_out1. [/efs/jenkins/workspaces/f1/workspace/F1_shell_multi_rl_initial_EarlyBlockPlacement/design/rtl/v4_venom_cl/v4_venom_cl.srcs/sources_1/bd/kernel_clks/ip/kernel_clks_clkwiz_kernel_clk1_0/kernel_clks_clkwiz_kernel_clk1_0.xdc:63]
INFO: [Vivado 12-12054] CLOCK_DELAY_GROUP constraint has been relocated to net WRAPPER_INST/SH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2 from the original constraint net WRAPPER_INST/SH/kernel_clks_i/clkwiz_kernel_clk1/inst/clk_out2. [/efs/jenkins/workspaces/f1/workspace/F1_shell_multi_rl_initial_EarlyBlockPlacement/design/rtl/v4_venom_cl/v4_venom_cl.srcs/sources_1/bd/kernel_clks/ip/kernel_clks_clkwiz_kernel_clk1_0/kernel_clks_clkwiz_kernel_clk1_0.xdc:63]
INFO: [Vivado 12-12054] CLOCK_DELAY_GROUP constraint has been relocated to net WRAPPER_INST/SH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2 from the original constraint net WRAPPER_INST/SH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_out2. [/efs/jenkins/workspaces/f1/workspace/F1_shell_multi_rl_initial_EarlyBlockPlacement/design/rtl/v4_venom_cl/v4_venom_cl.srcs/sources_1/bd/kernel_clks/ip/kernel_clks_clkwiz_kernel_clk1_0/kernel_clks_clkwiz_kernel_clk1_0.xdc:63]
INFO: [Vivado 12-12054] CLOCK_DELAY_GROUP constraint has been relocated to net WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 from the original constraint net WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/clk_out1. [/efs/jenkins/workspaces/f1/workspace/F1_shell_multi_rl_initial_EarlyBlockPlacement/design/rtl/v4_venom_cl/v4_venom_cl.srcs/sources_1/bd/kernel_clks/ip/kernel_clks_clkwiz_sys_clk_0/kernel_clks_clkwiz_sys_clk_0.xdc:63]
INFO: [Vivado 12-12054] CLOCK_DELAY_GROUP constraint has been relocated to net WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 from the original constraint net WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_out1. [/efs/jenkins/workspaces/f1/workspace/F1_shell_multi_rl_initial_EarlyBlockPlacement/design/rtl/v4_venom_cl/v4_venom_cl.srcs/sources_1/bd/kernel_clks/ip/kernel_clks_clkwiz_sys_clk_0/kernel_clks_clkwiz_sys_clk_0.xdc:63]
INFO: [Vivado 12-12054] CLOCK_DELAY_GROUP constraint has been relocated to net WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clk_out2 from the original constraint net WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/clk_out2. [/efs/jenkins/workspaces/f1/workspace/F1_shell_multi_rl_initial_EarlyBlockPlacement/design/rtl/v4_venom_cl/v4_venom_cl.srcs/sources_1/bd/kernel_clks/ip/kernel_clks_clkwiz_sys_clk_0/kernel_clks_clkwiz_sys_clk_0.xdc:63]
INFO: [Vivado 12-12054] CLOCK_DELAY_GROUP constraint has been relocated to net WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clk_out2 from the original constraint net WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_out2. [/efs/jenkins/workspaces/f1/workspace/F1_shell_multi_rl_initial_EarlyBlockPlacement/design/rtl/v4_venom_cl/v4_venom_cl.srcs/sources_1/bd/kernel_clks/ip/kernel_clks_clkwiz_sys_clk_0/kernel_clks_clkwiz_sys_clk_0.xdc:63]
WARNING: [Constraints 18-619] A clock with name 'CLK_300M_DIMM2_DP' already exists, overwriting the previous clock with the same name. [/efs/jenkins/workspaces/f1/workspace/F1_shell_multi_rl_initial_EarlyBlockPlacement/design/rtl/v4_venom_cl/v4_venom_cl.srcs/sources_1/ip/ddr4_core/par/ddr4_core.xdc:7]
WARNING: [Constraints 18-619] A clock with name 'CLK_300M_DIMM0_DP' already exists, overwriting the previous clock with the same name. [/efs/jenkins/workspaces/f1/workspace/F1_shell_multi_rl_initial_EarlyBlockPlacement/design/rtl/v4_venom_cl/v4_venom_cl.srcs/sources_1/ip/ddr4_core/par/ddr4_core.xdc:7]
WARNING: [Constraints 18-619] A clock with name 'CLK_300M_DIMM1_DP' already exists, overwriting the previous clock with the same name. [/efs/jenkins/workspaces/f1/workspace/F1_shell_multi_rl_initial_EarlyBlockPlacement/design/rtl/v4_venom_cl/v4_venom_cl.srcs/sources_1/ip/ddr4_core/par/ddr4_core.xdc:7]
WARNING: [Constraints 18-619] A clock with name 'CLK_300M_DIMM3_DP' already exists, overwriting the previous clock with the same name. [/efs/jenkins/workspaces/f1/workspace/F1_shell_multi_rl_initial_EarlyBlockPlacement/design/rtl/v4_venom_cl/v4_venom_cl.srcs/sources_1/ip/ddr4_core/par/ddr4_core.xdc:7]
Finished Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/build/checkpoints/from_aws/SH_CL_BB_routed/top_sp_early.xdc]
Parsing XDC File [/mnt/efs/fs1/sanjaylasya/awsf1/build/checkpoints/23_05_15-190231.CL.post_synth/awsf1_board.xdc] for cell 'WRAPPER_INST/CL'
Finished Parsing XDC File [/mnt/efs/fs1/sanjaylasya/awsf1/build/checkpoints/23_05_15-190231.CL.post_synth/awsf1_board.xdc] for cell 'WRAPPER_INST/CL'
Parsing XDC File [/mnt/efs/fs1/sanjaylasya/awsf1/build/checkpoints/23_05_15-190231.CL.post_synth/awsf1_early.xdc] for cell 'WRAPPER_INST/CL'
WARNING: [Constraints 18-619] A clock with name 'CLK_300M_DIMM0_DP' already exists, overwriting the previous clock with the same name. [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/par/ddr4_core.xdc:7]
CRITICAL WARNING: [Coretcl 2-64] Interface 'interface_ddr4_core_60809' already exists. [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/par/ddr4_core.xdc:354]
Finished Parsing XDC File [/mnt/efs/fs1/sanjaylasya/awsf1/build/checkpoints/23_05_15-190231.CL.post_synth/awsf1_early.xdc] for cell 'WRAPPER_INST/CL'
Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/build/checkpoints/from_aws/SH_CL_BB_routed/top_sp.xdc]
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES. [/proj/chimera/khanasif/rl_build_4_26/shell_1.4/floorplan_1.4/floorplan.xdc:1]
INFO: [Constraints 18-4421] A LAGUNA range, without usable sites, was added to DERIVED_RANGES for purposes of keeping the Programmable Unit together within the reconfigurable pblock. [/proj/chimera/khanasif/rl_build_4_26/shell_1.4/floorplan_1.4/floorplan.xdc:1]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/../../../../../proj/chimera/khanasif/drop_fix_sysmon_i2c_7_14_aws/constraints/top_sda.xdc:70]
INFO: [Timing 38-2] Deriving generated clocks [/../../../../../proj/chimera/khanasif/drop_fix_sysmon_i2c_7_14_aws/constraints/top_sda.xdc:70]
create_generated_clock: Time (s): cpu = 00:00:49 ; elapsed = 00:00:17 . Memory (MB): peak = 6136.676 ; gain = 609.367 ; free physical = 21603 ; free virtual = 35386
Finished Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/build/checkpoints/from_aws/SH_CL_BB_routed/top_sp.xdc]
Parsing XDC File [/mnt/efs/fs1/sanjaylasya/awsf1/build/checkpoints/23_05_15-190231.CL.post_synth/awsf1.xdc] for cell 'WRAPPER_INST/CL'
Finished Parsing XDC File [/mnt/efs/fs1/sanjaylasya/awsf1/build/checkpoints/23_05_15-190231.CL.post_synth/awsf1.xdc] for cell 'WRAPPER_INST/CL'
Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/build/checkpoints/from_aws/SH_CL_BB_routed/top_sp_late.xdc]
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'SH/sync_rst_n_reg[0]' matched to 'cell' objects. [/proj/chimera/khanasif/rl_build_4_26/shell_1.4/constraints/sh_sda.xdc:78]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'SH/sync_rst_n_reg[1]' matched to 'cell' objects. [/proj/chimera/khanasif/rl_build_4_26/shell_1.4/constraints/sh_sda.xdc:78]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'SH/sync_rst_n_reg[4]' matched to 'cell' objects. [/proj/chimera/khanasif/rl_build_4_26/shell_1.4/constraints/sh_sda.xdc:78]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Finished Parsing XDC File [/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/build/checkpoints/from_aws/SH_CL_BB_routed/top_sp_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 6697.059 ; gain = 0.000 ; free physical = 21159 ; free virtual = 34942
Restored from archive | CPU: 24.100000 secs | Memory: 376.022301 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 6697.059 ; gain = 0.000 ; free physical = 21161 ; free virtual = 34944
WARNING: [Constraints 18-4434] Global Clock Buffer 'WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk' is LOCed to site 'BUFGCE_X1Y210'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst' is LOCed to site 'BUFGCE_X1Y200'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk' is LOCed to site 'BUFGCE_X1Y208'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'WRAPPER_INST/SH/SH/clk_xtra_bufg' is LOCed to site 'BUFGCE_X1Y218'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'WRAPPER_INST/SH/SH/spi_clk_div' is LOCed to site 'BUFGCE_DIV_X1Y23'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg3_eop_i_1_bufg_place' is LOCed to site 'BUFGCE_X1Y56'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'WRAPPER_INST/SH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf' is LOCed to site 'BUFGCE_X1Y235'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'WRAPPER_INST/SH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf' is LOCed to site 'BUFGCE_X1Y237'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'WRAPPER_INST/SH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf' is LOCed to site 'BUFGCE_X1Y166'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'WRAPPER_INST/SH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf' is LOCed to site 'BUFGCE_X1Y161'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'WRAPPER_INST/SH/kernel_clks_i/clkwiz_kernel_clk1/inst/SOFT_RESET_I/current_state[3]_i_1_bufg_place' is LOCed to site 'BUFGCE_X1Y182'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf' is LOCed to site 'BUFGCE_X1Y181'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf' is LOCed to site 'BUFGCE_X1Y183'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf' is LOCed to site 'BUFGCE_X1Y172'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clkout4_buf' is LOCed to site 'BUFGCE_X1Y171'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG' is LOCed to site 'BUFGCE_X1Y119'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'static_sh/pcie_inst/inst/bufg_gt_sysclk' is LOCed to site 'BUFG_GT_X1Y145'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/bufg_gt_intclk' is LOCed to site 'BUFG_GT_X1Y210'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y126'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y170'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y178'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y201'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y197'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y199'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y208'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y131'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y130'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y127'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y150'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y146'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y162'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y153'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y175'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y174'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_clk125' is LOCed to site 'BUFG_GT_X1Y192'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk' is LOCed to site 'BUFG_GT_X1Y204'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_mcapclk' is LOCed to site 'BUFG_GT_X1Y200'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk' is LOCed to site 'BUFG_GT_X1Y206'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk' is LOCed to site 'BUFG_GT_X1Y212'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
Parsing XDC File [/mnt/efs/fs1/sanjaylasya/awsf1/build/checkpoints/23_05_15-190231.CL.post_synth/awsf1_late.xdc] for cell 'WRAPPER_INST/CL'
Finished Parsing XDC File [/mnt/efs/fs1/sanjaylasya/awsf1/build/checkpoints/23_05_15-190231.CL.post_synth/awsf1_late.xdc] for cell 'WRAPPER_INST/CL'
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.23 . Memory (MB): peak = 6697.062 ; gain = 0.000 ; free physical = 21013 ; free virtual = 34796
Restored from archive | CPU: 0.330000 secs | Memory: 0.187477 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.36 . Memory (MB): peak = 6697.062 ; gain = 0.000 ; free physical = 21014 ; free virtual = 34796
Parsing XDC File [/mnt/efs/fs1/sanjaylasya/awsf1/build/constraints/cl_pnr_user.xdc]
Finished Parsing XDC File [/mnt/efs/fs1/sanjaylasya/awsf1/build/constraints/cl_pnr_user.xdc]
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2021.2/data/ip'.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 6697.062 ; gain = 0.000 ; free physical = 21476 ; free virtual = 35258
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2804 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 108 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 6 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 3 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 5 instances
  IBUFG => IBUF (IBUFCTRL, INBUF): 1 instance 
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 5 instances
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT(x2)): 72 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 288 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 94 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 58 instances
  RAM16X1S => RAM32X1S (RAMS32): 14 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 9 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 588 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 1452 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 69 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 24 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 8 instances

28 Infos, 44 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:06:51 ; elapsed = 00:05:23 . Memory (MB): peak = 6697.062 ; gain = 1169.754 ; free physical = 21210 ; free virtual = 34993
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'WRAPPER_INST/CL' matched to 'cell' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by group.
report_timing: Time (s): cpu = 00:04:53 ; elapsed = 00:01:19 . Memory (MB): peak = 8195.043 ; gain = 1497.980 ; free physical = 19950 ; free virtual = 33734
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'WRAPPER_INST/CL' matched to 'cell' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type min -sort_by group.
report_timing: Time (s): cpu = 00:01:04 ; elapsed = 00:00:12 . Memory (MB): peak = 8195.043 ; gain = 0.000 ; free physical = 19924 ; free virtual = 33709

AWS FPGA: (19:22:45) - PLATFORM.IMPL==2
AWS FPGA: (19:22:45) - Sourcing aws_clock_properties.tcl to apply properties to clocks. 
## set SH_PATH WRAPPER_INST/SH
## set_property CLKFBOUT_MULT_F   6 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## set_property DIVCLK_DIVIDE     1 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## if {[string compare $clock_recipe_a "A1"] == 0} {
##    set_property CLKOUT0_DIVIDE_F   6 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT1_DIVIDE    12 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT2_DIVIDE     4 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT3_DIVIDE     3 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## } elseif {[string compare $clock_recipe_a "A2"] == 0} {
##    set_property CLKOUT0_DIVIDE_F  96 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT1_DIVIDE    96 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT2_DIVIDE    12 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT3_DIVIDE    24 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## } else { #A0
##    set_property CLKOUT0_DIVIDE_F  12 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT1_DIVIDE    24 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT2_DIVIDE     8 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT3_DIVIDE     6 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## }                              
## if {[string compare $clock_recipe_b "B1"] == 0} {
##    set_property CLKFBOUT_MULT_F   5 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property DIVCLK_DIVIDE     1 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT0_DIVIDE_F 10 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT1_DIVIDE   20 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## } elseif {[string compare $clock_recipe_b "B2"] == 0} {
##    set_property CLKFBOUT_MULT_F  18 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property DIVCLK_DIVIDE     5 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT0_DIVIDE_F  2 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT1_DIVIDE    4 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## } elseif {[string compare $clock_recipe_b "B3"] == 0} {
##    set_property CLKFBOUT_MULT_F   5 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property DIVCLK_DIVIDE     1 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT0_DIVIDE_F  5 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT1_DIVIDE   20 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## } elseif {[string compare $clock_recipe_b "B4"] == 0} {
##    set_property CLKFBOUT_MULT_F  24 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property DIVCLK_DIVIDE     5 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT0_DIVIDE_F  4 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT1_DIVIDE   16 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## } elseif {[string compare $clock_recipe_b "B5"] == 0} {
##    set_property CLKFBOUT_MULT_F  24 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property DIVCLK_DIVIDE     5 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT0_DIVIDE_F  3 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT1_DIVIDE   12 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## } else { #B0
##    set_property CLKFBOUT_MULT_F   5 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property DIVCLK_DIVIDE     1 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT0_DIVIDE_F  5 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT1_DIVIDE   10 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## }
## if {[string compare $clock_recipe_c "C1"] == 0} {
##    set_property CLKFBOUT_MULT_F  24 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property DIVCLK_DIVIDE     5 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT0_DIVIDE_F  8 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT1_DIVIDE    6 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## } elseif {[string compare $clock_recipe_c "C2"] == 0} {
##    set_property CLKFBOUT_MULT_F  24 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property DIVCLK_DIVIDE     5 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT0_DIVIDE_F 16 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT1_DIVIDE   12 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## } elseif {[string compare $clock_recipe_c "C3"] == 0} {
##    set_property CLKFBOUT_MULT_F  16 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property DIVCLK_DIVIDE     5 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT0_DIVIDE_F  4 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT1_DIVIDE    3 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## } else { #C0
##    set_property CLKFBOUT_MULT_F  24 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property DIVCLK_DIVIDE     5 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT0_DIVIDE_F  4 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT1_DIVIDE    3 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## }

AWS FPGA: (19:22:45) - Writing post-link_design checkpoint 23_05_15-190231.post_link.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:01:12 ; elapsed = 00:00:24 . Memory (MB): peak = 8252.047 ; gain = 55.004 ; free physical = 18980 ; free virtual = 33479
INFO: [Common 17-1381] The checkpoint '/mnt/efs/fs1/sanjaylasya/awsf1/build/checkpoints/23_05_15-190231.post_link.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:02:40 ; elapsed = 00:01:47 . Memory (MB): peak = 8252.055 ; gain = 57.012 ; free physical = 19681 ; free virtual = 33694

AWS FPGA: (19:24:31) - Running optimization
INFO: [Vivado 12-618] Current instance is the top level of design 'design_1'.
	Running pre-opt_design script /home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/build/scripts/check_uram.tcl
## global uramHeight
## global CL_MODULE
## if {![info exists CL_MODULE]} {
##   set CL_MODULE cl_helloworld
## }
## set clean 1
## if {[string compare $CL_MODULE "cl_uram_example"] == 0} {
## if {$uramHeight > 2} {
##    foreach uram [get_cells -hier -filter {REF_NAME==URAM288 && NAME=~WRAPPER_INST/CL/*} ] {
##       set oregB [get_property OREG_B $uram]
##       if {![string match -nocase "false" $oregB] || $oregB} {
##          set clean '0'
##          puts "Error: URAM288 instance \'$uram\' has OREG_B set to $oregB."
##       }
## 
##       set oregEccB [get_property OREG_ECC_B $uram]
##       if {![string match -nocase "false" $oregEccB] || $oregEccB} {
##          set clean 0
##          puts "Error: URAM288 instance \'$uram\' has OREG_ECC_B set to $oregEccB."
##       }
##    }
## }
## 
## if {!$clean} {
##    set errMsg "\nError: 1 or more URAM288 cells in the design are using OREG_B port. This is not supported for this flow. Review previous error messages and update URAM288 to set OREG_B and OREG_ECC_B properties to false."
##    error $errMsg
## }
## 
## ###Check Cascade height
## if {$uramHeight == 2} {
##    # Prohibit the top two URAM sites of each URAM quad.
##    set uramSites [get_sites -filter { SITE_TYPE == "URAM288" && NAME=~WRAPPER_INST/CL/*} ]
##    foreach uramSite $uramSites {
##       # Get the URAM location within a quad
##       set quadLoc [expr  [string range $uramSite [expr [string first Y $uramSite] + 1] end] % 4]
##       # The top URAM sites has usage restrictions
##       if {$quadLoc == 2 || $quadLoc == 3} {
##          # Prohibit the appropriate site
##          if {[get_property IS_USED $uramSite]} {
##             error "Error: Site $uramSite is occupied, and connot be prohibited. This design is set to only utilize the lower two (0 and 1) URAM sites of each quad, and this site ($quadLoc) should not be used."
##          }
##          set_property PROHIBIT true $uramSite
##          puts "Setting Placement Prohibit on top URAM288 site $uramSite"
##       }
##    }
## } elseif {$uramHeight == 3} {
##    # Prohibit the top URAM site of each URAM quad.
##    set uramSites [get_sites -filter { SITE_TYPE == "URAM288" && NAME=~WRAPPER_INST/CL/*} ]
##    foreach uramSite $uramSites {
##       # Get the URAM location within a quad
##       set quadLoc [expr  [string range $uramSite [expr [string first Y $uramSite] + 1] end] % 4]
##       # The top URAM sites has usage restrictions
##       if {$quadLoc == 3} {
##          # Prohibit the appropriate site
##          if {[get_property IS_USED $uramSite]} {
##             error "Error: Site $uramSite is occupied, and connot be prohibited. This design is set to only utilize the lower three URAM sites (0, 1, and 2) of each quad, and this site ($quadLoc) should not be used."
##          }
##          set_property PROHIBIT true $uramSite
##          puts "Setting Placement Prohibit on top URAM288 site $uramSite"
##       }
##    }
## } elseif {$uramHeight == 4} {
##    foreach uram [get_cells -hier -filter { REF_NAME==URAM288 && NAME=~WRAPPER_INST/CL/*} ] {
##       if {![string match "NONE" [get_property CASCADE_ORDER_A $uram]] || ![string match "NONE" [get_property CASCADE_ORDER_B $uram]]} {
##          set errMsg "Error: URAM instance $uram is expected to CASCADE_ORDER_A and CASCADE_ORDER_B set to \"NONE\"."
##          append errMsg "\n\tCASDCADE_ORDER_A: [get_property CASCADE_ORDER_A $uram]\n\tCASCADE_ORDER_B: [get_property CASCADE_ORDER_B $uram]\n"
##          append errMsg "Verify synthesis option \'-max_uram_casade_height 1\' is set, and that no cascaded URAMs are instantiated."
##          error $errMsg
##       }
##    }
## } else {
##    error "Error: Variable \'\$uramHeight\' set to unsupported value $uramHeight. Supported values are 2, 3, or 4"
## }  
## }

	################################
	opt_design start time: [Mon May 15 19:24:31 2023]
	COMMAND: opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port I2C_FPGA_MEM_R_SCL expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port I2C_FPGA_QSFP28_R_SCL expects both input and output buffering but the buffers are incomplete.
INFO: [Project 1-461] DRC finished with 0 Errors, 2 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:01:00 ; elapsed = 00:00:42 . Memory (MB): peak = 8258.059 ; gain = 6.004 ; free physical = 19597 ; free virtual = 33610

Starting Cache Timing Information Task
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 1a255dfd4

Time (s): cpu = 00:01:15 ; elapsed = 00:00:28 . Memory (MB): peak = 8258.059 ; gain = 0.000 ; free physical = 19292 ; free virtual = 33304

Starting Logic Optimization Task

Phase 1 Generate And Synthesize MIG Cores
WARNING: [Constraints 18-4434] Global Clock Buffer 'static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG' is LOCed to site 'BUFGCE_X1Y119'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'static_sh/pcie_inst/inst/bufg_gt_sysclk' is LOCed to site 'BUFG_GT_X1Y145'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y126'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y170'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y178'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y201'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y197'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y199'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y208'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y131'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y130'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y127'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y150'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y146'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y162'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y153'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y175'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst' is LOCed to site 'BUFG_GT_X1Y174'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/bufg_gt_intclk' is LOCed to site 'BUFG_GT_X1Y210'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_clk125' is LOCed to site 'BUFG_GT_X1Y192'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk' is LOCed to site 'BUFG_GT_X1Y204'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_mcapclk' is LOCed to site 'BUFG_GT_X1Y200'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk' is LOCed to site 'BUFG_GT_X1Y206'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk' is LOCed to site 'BUFG_GT_X1Y212'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'WRAPPER_INST/SH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf' is LOCed to site 'BUFGCE_X1Y235'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'WRAPPER_INST/SH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf' is LOCed to site 'BUFGCE_X1Y237'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'WRAPPER_INST/SH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf' is LOCed to site 'BUFGCE_X1Y166'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'WRAPPER_INST/SH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf' is LOCed to site 'BUFGCE_X1Y161'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'WRAPPER_INST/SH/kernel_clks_i/clkwiz_kernel_clk1/inst/SOFT_RESET_I/current_state[3]_i_1_bufg_place' is LOCed to site 'BUFGCE_X1Y182'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf' is LOCed to site 'BUFGCE_X1Y181'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf' is LOCed to site 'BUFGCE_X1Y183'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf' is LOCed to site 'BUFGCE_X1Y172'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clkout4_buf' is LOCed to site 'BUFGCE_X1Y171'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'WRAPPER_INST/SH/SH/clk_xtra_bufg' is LOCed to site 'BUFGCE_X1Y218'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'WRAPPER_INST/SH/SH/spi_clk_div' is LOCed to site 'BUFGCE_DIV_X1Y23'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg3_eop_i_1_bufg_place' is LOCed to site 'BUFGCE_X1Y56'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk' is LOCed to site 'BUFGCE_X1Y210'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst' is LOCed to site 'BUFGCE_X1Y200'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk' is LOCed to site 'BUFGCE_X1Y208'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
write_xdc: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 8635.922 ; gain = 281.754 ; free physical = 19049 ; free virtual = 33064

INFO: [IP_Flow 19-5647] Added synthesis output to IP cache for IP ddr4_core_phy, cache-ID = dbe7238b7b4bf86a
read_xdc: Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 8661.469 ; gain = 0.000 ; free physical = 19944 ; free virtual = 33998
create_generated_clock: Time (s): cpu = 00:00:58 ; elapsed = 00:00:19 . Memory (MB): peak = 8661.469 ; gain = 0.000 ; free physical = 19362 ; free virtual = 33416
read_xdc: Time (s): cpu = 00:02:19 ; elapsed = 00:01:07 . Memory (MB): peak = 8682.465 ; gain = 20.996 ; free physical = 19387 ; free virtual = 33441
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 8682.465 ; gain = 0.000 ; free physical = 19430 ; free virtual = 33443
Phase 1 Generate And Synthesize MIG Cores | Checksum: 1ef3b8973

Time (s): cpu = 00:05:46 ; elapsed = 00:04:40 . Memory (MB): peak = 8682.465 ; gain = 328.301 ; free physical = 19437 ; free virtual = 33450

Phase 2 Retarget
INFO: [Opt 31-1287] Pulled Inverter WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/axi_ctrl_top_0/axi_ctrl_reg_bank_0/inst_reg[13].axi_ctrl_reg/wready_i_i_1 into driver instance WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0_i_4, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/USE_RTL_FIFO.data_srl_reg[31][19]_srl32_i_1__0 into driver instance WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/USE_RTL_FIFO.data_srl_reg[31][19]_srl32_i_2__0, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Use_PCMP_instr.count_leading_zeros_I_i_2 into driver instance WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_Bit[31].MUXF7_I1/Use_PCMP_instr.count_leading_zeros_I_i_7, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Use_PCMP_instr.count_leading_zeros_I_i_4 into driver instance WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_Bit[31].MUXF7_I1/Use_PCMP_instr.count_leading_zeros_I_i_10, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/Using_FPGA.Native_i_1__170 into driver instance WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0/LMB_Ready_INST_0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/trp_cntr[4]_i_1 into driver instance WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/trp_cntr[4]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/trp_cntr[4]_i_1__0 into driver instance WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/trp_cntr[4]_i_2__0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/trp_cntr[4]_i_1__1 into driver instance WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/trp_cntr[4]_i_2__1, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/prevCAS_i_1 into driver instance WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/mc_ADR7[13]_i_2, which resulted in an inversion of 78 pins
INFO: [Opt 31-1287] Pulled Inverter WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/prevGr[0]_i_1 into driver instance WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/prevGr[0]_i_2, which resulted in an inversion of 17 pins
INFO: [Opt 31-1287] Pulled Inverter WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/prevGr[1]_i_2 into driver instance WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/prevGr[1]_i_3, which resulted in an inversion of 17 pins
INFO: [Opt 31-1287] Pulled Inverter WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/winPort[1]_i_1__0 into driver instance WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/winPortEnc[0]_i_4, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/winPort[2]_i_1__0 into driver instance WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/winPort[2]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/winRead_i_1 into driver instance WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/winRead_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/rd_vref_value[10]_i_1 into driver instance WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/rd_vref_value[10]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/rd_vref_value[11]_i_2 into driver instance WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/rd_vref_value[11]_i_3, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/rd_vref_value[14]_i_1 into driver instance WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/rd_vref_value[30]_i_2, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/rd_vref_value[15]_i_1 into driver instance WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/rd_vref_value[31]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/rd_vref_value[21]_i_1 into driver instance WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/rd_vref_value[37]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/rd_vref_value[22]_i_1 into driver instance WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/rd_vref_value[38]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/rd_vref_value[23]_i_1 into driver instance WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/rd_vref_value[39]_i_4, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/rd_vref_value[24]_i_1 into driver instance WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/rd_vref_value[24]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/rd_vref_value[3]_i_1 into driver instance WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/rd_vref_value[35]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/rd_vref_value[4]_i_2 into driver instance WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_io_addr_sync/rd_vref_value[4]_i_3, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_io_write_data_sync/rd_vref_value[16]_i_1 into driver instance WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_io_write_data_sync/rd_vref_value[32]_i_7, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_io_write_data_sync/rd_vref_value[17]_i_1 into driver instance WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_io_write_data_sync/rd_vref_value[17]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_io_write_data_sync/rd_vref_value[18]_i_2 into driver instance WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_io_write_data_sync/rd_vref_value[18]_i_3, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_addr_cal[4]_INST_0 into driver instance WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_addr_cal[4]_INST_0_i_1, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/riu_nibble_8[1]_INST_0 into driver instance WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_1, which resulted in an inversion of 85 pins
INFO: [Opt 31-1287] Pulled Inverter WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/riu_nibble_8[2]_INST_0 into driver instance WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_1, which resulted in an inversion of 85 pins
INFO: [Opt 31-1287] Pulled Inverter WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/riu_nibble_8[3]_INST_0 into driver instance WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[3]_INST_0_i_1, which resulted in an inversion of 17 pins
INFO: [Opt 31-1287] Pulled Inverter WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst_i_1 into driver instance WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter WRAPPER_INST/CL/SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst_i_1 into driver instance WRAPPER_INST/CL/SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter WRAPPER_INST/CL/awsF1Top/platform_lMMU_mmu/sglId_gen_retFifo/sglId_gen_tail_ptr[4]_i_1 into driver instance WRAPPER_INST/CL/awsF1Top/platform_lMMU_mmu/sglId_gen_retFifo/empty_reg_i_2__49, which resulted in an inversion of 41 pins
INFO: [Opt 31-1287] Pulled Inverter WRAPPER_INST/CL/awsF1Top/platform_lMMU_mmu/stage4Params_1/RAM_reg_bram_1_i_4 into driver instance WRAPPER_INST/CL/awsF1Top/platform_lMMU_mmu/stage4Params_1/ring_empty_i_3__11, which resulted in an inversion of 23 pins
INFO: [Opt 31-1287] Pulled Inverter WRAPPER_INST/CL/awsF1Top/platform_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_outData_ff/arr_reg_0_7_0_10_i_1 into driver instance WRAPPER_INST/CL/awsF1Top/platform_lMemServer_reader_readers_0_serverProcessing_serverAdapterA_outData_ff/ring_empty_i_3__9, which resulted in an inversion of 33 pins
INFO: [Opt 31-1287] Pulled Inverter WRAPPER_INST/CL/awsF1Top/platform_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_outData_ff/platform_lMemServer_reader_readers_0_clientData_serverAdapterB_cnt[2]_i_1 into driver instance WRAPPER_INST/CL/awsF1Top/platform_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_outData_ff/empty_reg_i_2__35, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter WRAPPER_INST/CL/awsF1Top/platform_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_outData_ff/platform_lMemServer_reader_readers_0_compCountReg[0]_i_1 into driver instance WRAPPER_INST/CL/awsF1Top/platform_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_outData_ff/platform_lMemServer_reader_readers_0_compCountReg[4]_i_4, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter WRAPPER_INST/CL/awsF1Top/platform_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_outData_ff/platform_lMemServer_reader_readers_0_compTileReg[1]_i_1 into driver instance WRAPPER_INST/CL/awsF1Top/platform_lMemServer_reader_readers_0_serverProcessing_serverAdapterB_outData_ff/ring_empty_i_3__8, which resulted in an inversion of 30 pins
INFO: [Opt 31-1287] Pulled Inverter WRAPPER_INST/CL/awsF1Top/platform_lMemServer_writer_writers_0_tag_gen_retFifo/platform_lMemServer_writer_writers_0_tag_gen_tail_ptr[2]_i_1 into driver instance WRAPPER_INST/CL/awsF1Top/platform_lMemServer_writer_writers_0_tag_gen_retFifo/empty_reg_i_2__41, which resulted in an inversion of 13 pins
INFO: [Opt 31-1287] Pulled Inverter WRAPPER_INST/CL/awsF1Top/top/lProcTop_cache1_cacheD_bram1_serverAdapter_outData_ff/lProcTop_cache1_cacheD_working_data[511]_i_1 into driver instance WRAPPER_INST/CL/awsF1Top/top/lProcTop_cache1_cacheD_bram1_serverAdapter_outData_ff/ring_empty_i_3__5, which resulted in an inversion of 570 pins
INFO: [Opt 31-1287] Pulled Inverter WRAPPER_INST/CL/awsF1Top/top/lProcTop_cache1_cacheI_bram1_serverAdapter_outData_ff/lProcTop_cache1_cacheI_working_data[511]_i_1 into driver instance WRAPPER_INST/CL/awsF1Top/top/lProcTop_cache1_cacheI_bram1_serverAdapter_outData_ff/lProcTop_cache1_cacheI_working_data[511]_i_3, which resulted in an inversion of 564 pins
INFO: [Opt 31-1287] Pulled Inverter WRAPPER_INST/CL/awsF1Top/top/lProcTop_cache2_cacheD_bram1_serverAdapter_outData_ff/lProcTop_cache2_cacheD_working_line[20]_i_1 into driver instance WRAPPER_INST/CL/awsF1Top/top/lProcTop_cache2_cacheD_bram1_serverAdapter_outData_ff/ring_empty_i_3__1, which resulted in an inversion of 571 pins
INFO: [Opt 31-1287] Pulled Inverter WRAPPER_INST/CL/awsF1Top/top/lProcTop_cache2_cacheI_bram1_serverAdapter_outData_ff/lProcTop_cache2_cacheI_working_line[20]_i_1 into driver instance WRAPPER_INST/CL/awsF1Top/top/lProcTop_cache2_cacheI_bram1_serverAdapter_outData_ff/ring_empty_i_3__7, which resulted in an inversion of 569 pins
INFO: [Opt 31-1287] Pulled Inverter WRAPPER_INST/CL/awsF1Top/top/lProcTop_cacheL2_bram_serverAdapter_outData_ff/lProcTop_cacheL2_working_line[531]_i_1 into driver instance WRAPPER_INST/CL/awsF1Top/top/lProcTop_cacheL2_bram_serverAdapter_outData_ff/ring_empty_i_3, which resulted in an inversion of 577 pins
INFO: [Opt 31-1287] Pulled Inverter WRAPPER_INST/CL/awsF1Top/top/lProcTop_rv_core1/d2e/data1_reg[213]_i_2__0 into driver instance WRAPPER_INST/CL/awsF1Top/top/lProcTop_rv_core1/d2e/data1_reg[213]_i_3, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter WRAPPER_INST/CL/awsF1Top/top/lProcTop_rv_core2/d2e/data1_reg[213]_i_2__0__0 into driver instance WRAPPER_INST/CL/awsF1Top/top/lProcTop_rv_core2/d2e/data1_reg[213]_i_3__0, which resulted in an inversion of 3 pins
INFO: [Opt 31-138] Pushed 19 inverter(s) to 13159 load pin(s).
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:WRAPPER_INST/SH_SHIM/PIPE_AURORA_CHANNEL_UP/pipe_reg[0][0]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:WRAPPER_INST/SH_SHIM/PIPE_AURORA_CHANNEL_UP/pipe_reg[0][1]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:WRAPPER_INST/SH_SHIM/PIPE_AURORA_CHANNEL_UP/pipe_reg[0][2]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:WRAPPER_INST/SH_SHIM/PIPE_AURORA_CHANNEL_UP/pipe_reg[0][3]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:WRAPPER_INST/SH_SHIM/PIPE_CL_SH_AURORA_STAT/pipe_reg[0][0]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:WRAPPER_INST/SH_SHIM/PIPE_CL_SH_AURORA_STAT/pipe_reg[0][10]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:WRAPPER_INST/SH_SHIM/PIPE_CL_SH_AURORA_STAT/pipe_reg[0][11]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:WRAPPER_INST/SH_SHIM/PIPE_CL_SH_AURORA_STAT/pipe_reg[0][12]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:WRAPPER_INST/SH_SHIM/PIPE_CL_SH_AURORA_STAT/pipe_reg[0][13]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:WRAPPER_INST/SH_SHIM/PIPE_CL_SH_AURORA_STAT/pipe_reg[0][14]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:WRAPPER_INST/SH_SHIM/PIPE_CL_SH_AURORA_STAT/pipe_reg[0][15]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:WRAPPER_INST/SH_SHIM/PIPE_CL_SH_AURORA_STAT/pipe_reg[0][16]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:WRAPPER_INST/SH_SHIM/PIPE_CL_SH_AURORA_STAT/pipe_reg[0][17]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:WRAPPER_INST/SH_SHIM/PIPE_CL_SH_AURORA_STAT/pipe_reg[0][18]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:WRAPPER_INST/SH_SHIM/PIPE_CL_SH_AURORA_STAT/pipe_reg[0][19]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:WRAPPER_INST/SH_SHIM/PIPE_CL_SH_AURORA_STAT/pipe_reg[0][1]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:WRAPPER_INST/SH_SHIM/PIPE_CL_SH_AURORA_STAT/pipe_reg[0][20]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:WRAPPER_INST/SH_SHIM/PIPE_CL_SH_AURORA_STAT/pipe_reg[0][21]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:WRAPPER_INST/SH_SHIM/PIPE_CL_SH_AURORA_STAT/pipe_reg[0][22]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:WRAPPER_INST/SH_SHIM/PIPE_CL_SH_AURORA_STAT/pipe_reg[0][23]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:WRAPPER_INST/SH_SHIM/PIPE_CL_SH_AURORA_STAT/pipe_reg[0][24]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:WRAPPER_INST/SH_SHIM/PIPE_CL_SH_AURORA_STAT/pipe_reg[0][25]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:WRAPPER_INST/SH_SHIM/PIPE_CL_SH_AURORA_STAT/pipe_reg[0][26]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:WRAPPER_INST/SH_SHIM/PIPE_CL_SH_AURORA_STAT/pipe_reg[0][27]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:WRAPPER_INST/SH_SHIM/PIPE_CL_SH_AURORA_STAT/pipe_reg[0][28]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:WRAPPER_INST/SH_SHIM/PIPE_CL_SH_AURORA_STAT/pipe_reg[0][29]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:WRAPPER_INST/SH_SHIM/PIPE_CL_SH_AURORA_STAT/pipe_reg[0][2]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:WRAPPER_INST/SH_SHIM/PIPE_CL_SH_AURORA_STAT/pipe_reg[0][30]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:WRAPPER_INST/SH_SHIM/PIPE_CL_SH_AURORA_STAT/pipe_reg[0][31]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:WRAPPER_INST/SH_SHIM/PIPE_CL_SH_AURORA_STAT/pipe_reg[0][32]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:WRAPPER_INST/SH_SHIM/PIPE_CL_SH_AURORA_STAT/pipe_reg[0][33]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:WRAPPER_INST/SH_SHIM/PIPE_CL_SH_AURORA_STAT/pipe_reg[0][34]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:WRAPPER_INST/SH_SHIM/PIPE_CL_SH_AURORA_STAT/pipe_reg[0][35]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:WRAPPER_INST/SH_SHIM/PIPE_CL_SH_AURORA_STAT/pipe_reg[0][36]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:WRAPPER_INST/SH_SHIM/PIPE_CL_SH_AURORA_STAT/pipe_reg[0][37]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:WRAPPER_INST/SH_SHIM/PIPE_CL_SH_AURORA_STAT/pipe_reg[0][38]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:WRAPPER_INST/SH_SHIM/PIPE_CL_SH_AURORA_STAT/pipe_reg[0][39]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:WRAPPER_INST/SH_SHIM/PIPE_CL_SH_AURORA_STAT/pipe_reg[0][3]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:WRAPPER_INST/SH_SHIM/PIPE_CL_SH_AURORA_STAT/pipe_reg[0][40]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:WRAPPER_INST/SH_SHIM/PIPE_CL_SH_AURORA_STAT/pipe_reg[0][4]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:WRAPPER_INST/SH_SHIM/PIPE_CL_SH_AURORA_STAT/pipe_reg[0][5]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:WRAPPER_INST/SH_SHIM/PIPE_CL_SH_AURORA_STAT/pipe_reg[0][6]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:WRAPPER_INST/SH_SHIM/PIPE_CL_SH_AURORA_STAT/pipe_reg[0][7]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:WRAPPER_INST/SH_SHIM/PIPE_CL_SH_AURORA_STAT/pipe_reg[0][8]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:WRAPPER_INST/SH_SHIM/PIPE_CL_SH_AURORA_STAT/pipe_reg[0][9]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:WRAPPER_INST/SH_SHIM/PIPE_CL_SH_HMC_STAT/pipe_reg[0][0]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:WRAPPER_INST/SH_SHIM/PIPE_CL_SH_HMC_STAT/pipe_reg[0][10]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:WRAPPER_INST/SH_SHIM/PIPE_CL_SH_HMC_STAT/pipe_reg[0][11]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:WRAPPER_INST/SH_SHIM/PIPE_CL_SH_HMC_STAT/pipe_reg[0][12]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:WRAPPER_INST/SH_SHIM/PIPE_CL_SH_HMC_STAT/pipe_reg[0][13]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:WRAPPER_INST/SH_SHIM/PIPE_CL_SH_HMC_STAT/pipe_reg[0][14]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:WRAPPER_INST/SH_SHIM/PIPE_CL_SH_HMC_STAT/pipe_reg[0][15]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:WRAPPER_INST/SH_SHIM/PIPE_CL_SH_HMC_STAT/pipe_reg[0][16]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:WRAPPER_INST/SH_SHIM/PIPE_CL_SH_HMC_STAT/pipe_reg[0][17]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:WRAPPER_INST/SH_SHIM/PIPE_CL_SH_HMC_STAT/pipe_reg[0][18]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:WRAPPER_INST/SH_SHIM/PIPE_CL_SH_HMC_STAT/pipe_reg[0][19]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:WRAPPER_INST/SH_SHIM/PIPE_CL_SH_HMC_STAT/pipe_reg[0][1]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:WRAPPER_INST/SH_SHIM/PIPE_CL_SH_HMC_STAT/pipe_reg[0][20]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:WRAPPER_INST/SH_SHIM/PIPE_CL_SH_HMC_STAT/pipe_reg[0][21]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:WRAPPER_INST/SH_SHIM/PIPE_CL_SH_HMC_STAT/pipe_reg[0][22]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:WRAPPER_INST/SH_SHIM/PIPE_CL_SH_HMC_STAT/pipe_reg[0][23]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:WRAPPER_INST/SH_SHIM/PIPE_CL_SH_HMC_STAT/pipe_reg[0][24]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:WRAPPER_INST/SH_SHIM/PIPE_CL_SH_HMC_STAT/pipe_reg[0][25]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:WRAPPER_INST/SH_SHIM/PIPE_CL_SH_HMC_STAT/pipe_reg[0][26]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:WRAPPER_INST/SH_SHIM/PIPE_CL_SH_HMC_STAT/pipe_reg[0][27]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:WRAPPER_INST/SH_SHIM/PIPE_CL_SH_HMC_STAT/pipe_reg[0][28]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:WRAPPER_INST/SH_SHIM/PIPE_CL_SH_HMC_STAT/pipe_reg[0][29]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:WRAPPER_INST/SH_SHIM/PIPE_CL_SH_HMC_STAT/pipe_reg[0][2]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:WRAPPER_INST/SH_SHIM/PIPE_CL_SH_HMC_STAT/pipe_reg[0][30]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:WRAPPER_INST/SH_SHIM/PIPE_CL_SH_HMC_STAT/pipe_reg[0][31]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:WRAPPER_INST/SH_SHIM/PIPE_CL_SH_HMC_STAT/pipe_reg[0][32]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:WRAPPER_INST/SH_SHIM/PIPE_CL_SH_HMC_STAT/pipe_reg[0][33]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:WRAPPER_INST/SH_SHIM/PIPE_CL_SH_HMC_STAT/pipe_reg[0][34]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:WRAPPER_INST/SH_SHIM/PIPE_CL_SH_HMC_STAT/pipe_reg[0][35]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:WRAPPER_INST/SH_SHIM/PIPE_CL_SH_HMC_STAT/pipe_reg[0][36]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:WRAPPER_INST/SH_SHIM/PIPE_CL_SH_HMC_STAT/pipe_reg[0][37]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:WRAPPER_INST/SH_SHIM/PIPE_CL_SH_HMC_STAT/pipe_reg[0][38]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:WRAPPER_INST/SH_SHIM/PIPE_CL_SH_HMC_STAT/pipe_reg[0][39]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:WRAPPER_INST/SH_SHIM/PIPE_CL_SH_HMC_STAT/pipe_reg[0][3]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:WRAPPER_INST/SH_SHIM/PIPE_CL_SH_HMC_STAT/pipe_reg[0][40]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:WRAPPER_INST/SH_SHIM/PIPE_CL_SH_HMC_STAT/pipe_reg[0][4]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:WRAPPER_INST/SH_SHIM/PIPE_CL_SH_HMC_STAT/pipe_reg[0][5]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:WRAPPER_INST/SH_SHIM/PIPE_CL_SH_HMC_STAT/pipe_reg[0][6]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:WRAPPER_INST/SH_SHIM/PIPE_CL_SH_HMC_STAT/pipe_reg[0][7]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:WRAPPER_INST/SH_SHIM/PIPE_CL_SH_HMC_STAT/pipe_reg[0][8]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:WRAPPER_INST/SH_SHIM/PIPE_CL_SH_HMC_STAT/pipe_reg[0][9]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:WRAPPER_INST/SH_SHIM/PIPE_HMC_IIC/pipe_reg[0][0]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:WRAPPER_INST/SH_SHIM/PIPE_HMC_IIC/pipe_reg[0][1]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:WRAPPER_INST/SH_SHIM/PIPE_HMC_IIC/pipe_reg[0][2]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:WRAPPER_INST/SH_SHIM/PIPE_HMC_IIC/pipe_reg[0][3]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:WRAPPER_INST/SH_SHIM/PIPE_HMC_IIC/pipe_reg[0][4]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:WRAPPER_INST/SH_SHIM/PIPE_HMC_IIC/pipe_reg[0][5]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:WRAPPER_INST/SH_SHIM/PIPE_SH_CL_AURORA_STAT/pipe_reg[0][0]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:WRAPPER_INST/SH_SHIM/PIPE_SH_CL_AURORA_STAT/pipe_reg[0][10]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:WRAPPER_INST/SH_SHIM/PIPE_SH_CL_AURORA_STAT/pipe_reg[0][11]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:WRAPPER_INST/SH_SHIM/PIPE_SH_CL_AURORA_STAT/pipe_reg[0][12]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:WRAPPER_INST/SH_SHIM/PIPE_SH_CL_AURORA_STAT/pipe_reg[0][13]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:WRAPPER_INST/SH_SHIM/PIPE_SH_CL_AURORA_STAT/pipe_reg[0][14]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:WRAPPER_INST/SH_SHIM/PIPE_SH_CL_AURORA_STAT/pipe_reg[0][15]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:WRAPPER_INST/SH_SHIM/PIPE_SH_CL_AURORA_STAT/pipe_reg[0][16]
INFO: [Common 17-14] Message 'Opt 31-430' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1754e86fd

Time (s): cpu = 00:07:56 ; elapsed = 00:06:05 . Memory (MB): peak = 8860.066 ; gain = 505.902 ; free physical = 19869 ; free virtual = 33881
INFO: [Opt 31-389] Phase Retarget created 486 cells and removed 777 cells
INFO: [Opt 31-1021] In phase Retarget, 12705 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 18d38bcea

Time (s): cpu = 00:08:11 ; elapsed = 00:06:19 . Memory (MB): peak = 8860.066 ; gain = 505.902 ; free physical = 19869 ; free virtual = 33881
INFO: [Opt 31-389] Phase Constant propagation created 19 cells and removed 556 cells
INFO: [Opt 31-1021] In phase Constant propagation, 2993 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 114791580

Time (s): cpu = 00:08:50 ; elapsed = 00:06:58 . Memory (MB): peak = 8860.066 ; gain = 505.902 ; free physical = 19619 ; free virtual = 33631
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 4794 cells
INFO: [Opt 31-1021] In phase Sweep, 1531596 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 5 BUFG optimization | Checksum: 114791580

Time (s): cpu = 00:09:09 ; elapsed = 00:07:18 . Memory (MB): peak = 8860.066 ; gain = 505.902 ; free physical = 19858 ; free virtual = 33871
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 339 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 114791580

Time (s): cpu = 00:09:19 ; elapsed = 00:07:28 . Memory (MB): peak = 8860.066 ; gain = 505.902 ; free physical = 19858 ; free virtual = 33870
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
INFO: [Opt 31-1287] Pulled Inverter WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_load_instr_Inst/MEM_Sel_MEM_Res_I_i_1 into driver instance WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_load_instr_Inst/MEM_Sel_MEM_Res_I_i_2, which resulted in an inversion of 1 pins
Phase 7 Post Processing Netlist | Checksum: fa6ee183

Time (s): cpu = 00:09:33 ; elapsed = 00:07:41 . Memory (MB): peak = 8860.066 ; gain = 505.902 ; free physical = 19858 ; free virtual = 33870
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 3237 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             486  |             777  |                                          12705  |
|  Constant propagation         |              19  |             556  |                                           2993  |
|  Sweep                        |               0  |            4794  |                                        1531596  |
|  BUFG optimization            |               0  |               0  |                                            339  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               1  |                                           3237  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 8860.066 ; gain = 0.000 ; free physical = 19858 ; free virtual = 33871
Ending Logic Optimization Task | Checksum: 182b0c9d2

Time (s): cpu = 00:09:47 ; elapsed = 00:07:56 . Memory (MB): peak = 8860.066 ; gain = 505.902 ; free physical = 19858 ; free virtual = 33871

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 3 BRAM(s) out of a total of 261 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
Ending Power Optimization Task | Checksum: 182b0c9d2

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 9380.066 ; gain = 520.000 ; free physical = 20055 ; free virtual = 34068

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 182b0c9d2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9380.066 ; gain = 0.000 ; free physical = 20054 ; free virtual = 34067

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 9380.066 ; gain = 0.000 ; free physical = 20054 ; free virtual = 34067
Ending Netlist Obfuscation Task | Checksum: 182b0c9d2

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 9380.066 ; gain = 0.000 ; free physical = 20054 ; free virtual = 34067
INFO: [Common 17-83] Releasing license: Implementation
82 Infos, 66 Warnings, 100 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:13:02 ; elapsed = 00:10:07 . Memory (MB): peak = 9380.066 ; gain = 1128.012 ; free physical = 20055 ; free virtual = 34067
INFO: [Timing 38-35] Done setting XDC timing constraints.
get_timing_paths: Time (s): cpu = 00:05:00 ; elapsed = 00:01:02 . Memory (MB): peak = 9380.066 ; gain = 0.000 ; free physical = 18926 ; free virtual = 32939
	Completed: opt_design (WNS=0.018)
	################################
	Running post-opt_design script /home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/build/scripts/apply_debug_constraints.tcl
## if { [info exists ::env(HDK_SHELL_DIR)] } {
##         set HDK_SHELL_DIR $::env(HDK_SHELL_DIR)
##         puts "Using Shell directory $HDK_SHELL_DIR";
## } else {
##         puts "Error: HDK_SHELL_DIR environment variable not defined ! ";
##         puts "Run the hdk_setup.sh script from the root directory of aws-fpga";
##         exit 2
## }
Using Shell directory /home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818
## if { [info exists ::env(CL_DIR)] } {
##         set CL_DIR $::env(CL_DIR)
##         puts "Using CL directory $CL_DIR";
## } else {
##         puts "Error: CL_DIR environment variable not defined ! ";
##         puts "Run the hdk_setup.sh script from the root directory of aws-fpga";
##         exit 2
## }
Using CL directory /mnt/efs/fs1/sanjaylasya/awsf1
WARNING: [Vivado 12-1421] No ChipScope debug cores matched ''.
## set dbg_bridge [get_debug_cores -filter {NAME=~WRAPPER_INST/CL/*CL_DEBUG_BRIDGE*}]
## if {[llength $dbg_bridge]} {
##    puts "AWS FPGA: Found debug_bridge instance $dbg_bridge in CL. Processing debug constraints"
##    if {[llength [get_cells -quiet $dbg_bridge/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst]]} {
##       read_xdc  $HDK_SHELL_DIR/build/constraints/cl_debug_bridge.xdc
##    }
##    if {[llength [get_cells -quiet $dbg_bridge/inst]]} {
##       read_xdc -cell $dbg_bridge/inst  $HDK_SHELL_DIR/build/constraints/xsdbm_timing_exception.xdc
##    }
##    
##    set dbg_cores [get_debug_cores -filter {NAME=~WRAPPER_INST/CL/*}]
##    if {[llength $dbg_cores] > 1} {
##       set dbg_hub_cells [list \
##          *runtest_i_reg \
##          *tms_i_reg \
##       ]
##    } else {
##       set dbg_hub_cells [list \
##          *runtest_i_reg \
##          *tms_i_reg \
##          *update_i_reg \
##          *shift_i_reg \
##          *sel_i_reg \
##          *tdi_i_reg \
##          *tms_i_reg \
##          *drck_i_reg \
##          *reset_i_reg \
##          *runtest_i_reg \
##          *capture_i_reg \
##          *bscanid_en_i_reg \
##          *bscanid_i_reg[*] \
##       ]
##    }
##    foreach cell $dbg_hub_cells {
##       set dbg_reg [get_cells -quiet -hier -filter NAME=~WRAPPER_INST/CL/*xsdbm*/$cell]
##       if [llength $dbg_reg] {
##          foreach reg $dbg_reg {
##             puts "Setting false path to dbg register $reg"
##             set_false_path -to [get_pins $reg/D]
##          }
##       }
##    }
## }
	Writing opt_design checkpoint: /mnt/efs/fs1/sanjaylasya/awsf1/build/checkpoints/23_05_15-190231.post_opt_design.dcp [Mon May 15 19:35:40 2023]

INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:01:12 ; elapsed = 00:00:25 . Memory (MB): peak = 9380.066 ; gain = 0.000 ; free physical = 17870 ; free virtual = 32613
report_design_analysis: Time (s): cpu = 00:01:02 ; elapsed = 00:00:38 . Memory (MB): peak = 9380.066 ; gain = 0.000 ; free physical = 17852 ; free virtual = 32641
INFO: [Common 17-1381] The checkpoint '/mnt/efs/fs1/sanjaylasya/awsf1/build/checkpoints/23_05_15-190231.post_opt_design.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:03:39 ; elapsed = 00:02:23 . Memory (MB): peak = 9380.074 ; gain = 0.008 ; free physical = 18575 ; free virtual = 32799
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'WRAPPER_INST/CL' matched to 'cell' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by group.
report_timing: Time (s): cpu = 00:00:21 ; elapsed = 00:00:06 . Memory (MB): peak = 9380.074 ; gain = 0.000 ; free physical = 19004 ; free virtual = 33229
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'WRAPPER_INST/CL' matched to 'cell' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type min -sort_by group.
report_timing: Time (s): cpu = 00:01:09 ; elapsed = 00:00:13 . Memory (MB): peak = 9380.074 ; gain = 0.000 ; free physical = 19014 ; free virtual = 33239

AWS FPGA: (19:38:22) - Running placement
INFO: [Vivado 12-618] Current instance is the top level of design 'design_1'.

	################################
	place_design start time: [Mon May 15 19:38:22 2023]
	COMMAND: place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
CRITICAL WARNING: [DRC HDPR-113] Check for INOUT ports in RP: Reconfigurable module WRAPPER_INST/SH contains an INOUT port named 'fpga_uctrl_gpio[0]' that does not meet any of the following criteria: 1) Is connected to an IO PAD (embedded IO), 2) Is connected to a bi-directional primitive (IOBUF, KEEPER), 3) Is unconnected. It is recommended to replace an INOUT port with an INPUT or OUTPUT port if one of the criteria cannot be met.
CRITICAL WARNING: [DRC HDPR-113] Check for INOUT ports in RP: Reconfigurable module WRAPPER_INST/SH contains an INOUT port named 'fpga_uctrl_gpio[1]' that does not meet any of the following criteria: 1) Is connected to an IO PAD (embedded IO), 2) Is connected to a bi-directional primitive (IOBUF, KEEPER), 3) Is unconnected. It is recommended to replace an INOUT port with an INPUT or OUTPUT port if one of the criteria cannot be met.
CRITICAL WARNING: [DRC HDPR-113] Check for INOUT ports in RP: Reconfigurable module WRAPPER_INST/SH contains an INOUT port named 'fpga_uctrl_gpio[2]' that does not meet any of the following criteria: 1) Is connected to an IO PAD (embedded IO), 2) Is connected to a bi-directional primitive (IOBUF, KEEPER), 3) Is unconnected. It is recommended to replace an INOUT port with an INPUT or OUTPUT port if one of the criteria cannot be met.
CRITICAL WARNING: [DRC HDPR-113] Check for INOUT ports in RP: Reconfigurable module WRAPPER_INST/SH contains an INOUT port named 'fpga_uctrl_gpio[3]' that does not meet any of the following criteria: 1) Is connected to an IO PAD (embedded IO), 2) Is connected to a bi-directional primitive (IOBUF, KEEPER), 3) Is unconnected. It is recommended to replace an INOUT port with an INPUT or OUTPUT port if one of the criteria cannot be met.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port I2C_FPGA_MEM_R_SCL expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port I2C_FPGA_QSFP28_R_SCL expects both input and output buffering but the buffers are incomplete.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 4 Critical Warnings, 3 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 9673.207 ; gain = 0.000 ; free physical = 18204 ; free virtual = 32430
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d3b70e59

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 9673.207 ; gain = 0.000 ; free physical = 18202 ; free virtual = 32427
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.08 . Memory (MB): peak = 9673.207 ; gain = 0.000 ; free physical = 18200 ; free virtual = 32426
WARNING: [Constraints 18-5648] For reconfigurable module WRAPPER_INST/CL, the top/bottom edges of its PBLOCK pblock_CL are aligned with clock regions. With this type of floorplan, it has limited routability at PBLOCK top/bottom edges due to routing containment requirement. The edge tiles (only listed 10) are CLEL_R_X72Y600 CLEM_X73Y600 CLEL_R_X73Y600 CLEL_R_X74Y600 CLEM_X75Y600 CLEM_X76Y600 CLEL_R_X76Y600 CLEM_X78Y600 CLEL_R_X79Y600 CLEM_X80Y600 : . Tool will infer PROHIBIT on those tiles to enhancement routability at the edges of PBLOCK. You may also make the PBLOCK not aligned to clock region at top/bottom edges as a solution. Please refer 'Design Consideration' in UG909 for guidelines. 
WARNING: [Constraints 18-5648] For reconfigurable module WRAPPER_INST/SH, the top/bottom edges of its PBLOCK pblock_SH are aligned with clock regions. With this type of floorplan, it has limited routability at PBLOCK top/bottom edges due to routing containment requirement. The edge tiles (only listed 10) are CLEL_R_X72Y599 CLEM_X73Y599 CLEL_R_X73Y599 CLEL_R_X74Y599 CLEM_X75Y599 CLEM_X76Y599 CLEL_R_X76Y599 CLEM_X78Y599 CLEL_R_X79Y599 CLEM_X80Y599 : . Tool will infer PROHIBIT on those tiles to enhancement routability at the edges of PBLOCK. You may also make the PBLOCK not aligned to clock region at top/bottom edges as a solution. Please refer 'Design Consideration' in UG909 for guidelines. 

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 162b01caa

Time (s): cpu = 00:03:36 ; elapsed = 00:03:08 . Memory (MB): peak = 10072.207 ; gain = 399.000 ; free physical = 18382 ; free virtual = 32608

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 23b5ec45e

Time (s): cpu = 00:09:32 ; elapsed = 00:05:28 . Memory (MB): peak = 11010.941 ; gain = 1337.734 ; free physical = 17518 ; free virtual = 31743

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 23b5ec45e

Time (s): cpu = 00:09:42 ; elapsed = 00:05:38 . Memory (MB): peak = 11010.941 ; gain = 1337.734 ; free physical = 17517 ; free virtual = 31743
Phase 1 Placer Initialization | Checksum: 23b5ec45e

Time (s): cpu = 00:09:46 ; elapsed = 00:05:42 . Memory (MB): peak = 11010.941 ; gain = 1337.734 ; free physical = 17456 ; free virtual = 31682

Phase 2 Global Placement

Phase 2.1 Floorplanning
INFO: [Place 30-1906] Running placement in ultrathreads mode using maximum of 8 CPUs

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 24d7f9352

Time (s): cpu = 00:13:14 ; elapsed = 00:07:08 . Memory (MB): peak = 11012.945 ; gain = 1339.738 ; free physical = 17104 ; free virtual = 31330

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: e8048412

Time (s): cpu = 00:15:05 ; elapsed = 00:08:59 . Memory (MB): peak = 11012.945 ; gain = 1339.738 ; free physical = 17041 ; free virtual = 31267

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: e8048412

Time (s): cpu = 00:15:24 ; elapsed = 00:09:12 . Memory (MB): peak = 11401.043 ; gain = 1727.836 ; free physical = 16777 ; free virtual = 31002

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 170a31c9a

Time (s): cpu = 00:17:31 ; elapsed = 00:09:38 . Memory (MB): peak = 11401.043 ; gain = 1727.836 ; free physical = 16736 ; free virtual = 30962

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 170a31c9a

Time (s): cpu = 00:17:33 ; elapsed = 00:09:40 . Memory (MB): peak = 11401.043 ; gain = 1727.836 ; free physical = 16737 ; free virtual = 30962
Phase 2.1.1 Partition Driven Placement | Checksum: 170a31c9a

Time (s): cpu = 00:17:35 ; elapsed = 00:09:42 . Memory (MB): peak = 11401.043 ; gain = 1727.836 ; free physical = 16926 ; free virtual = 31151
Phase 2.1 Floorplanning | Checksum: 170a31c9a

Time (s): cpu = 00:17:37 ; elapsed = 00:09:44 . Memory (MB): peak = 11401.043 ; gain = 1727.836 ; free physical = 16925 ; free virtual = 31151

Phase 2.2 Physical Synthesis After Floorplan
INFO: [Physopt 32-46] Identified 6 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/awsF1Top/top/lProcTop_memController_ddrController_fifo_resp_write/lProcTop_memController_ddrController_fifo_resp_write_EMPTY_N. Replicated 1 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/awsF1Top/top/lProcTop_memController_ddrController_ddr3bits_wfifo_vb_rl. Replicated 1 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/awsF1Top/top/lProcTop_memController_ddrController_ddr3bits_arfifo_va_rl_reg_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/awsF1Top/top/lProcTop_memController_ddrController_ddr3bits_awfifo_va_rl_reg_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/awsF1Top/platform_ctrl_mux_rs/platform_ctrl_mux_rs_EMPTY_N. Replicated 1 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/awsF1Top/oclSlave_wdataFifo_vb_rl. Replicated 1 times.
INFO: [Physopt 32-775] End 1 Pass. Optimized 6 nets or cells. Created 6 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.36 . Memory (MB): peak = 11401.043 ; gain = 0.000 ; free physical = 16915 ; free virtual = 31140
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 11401.043 ; gain = 0.000 ; free physical = 16915 ; free virtual = 31141

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                         |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------
|  PSIP Post Floorplan SLR Replication  |            6  |              0  |                     6  |           0  |           1  |  00:00:21  |
|  Total                                |            6  |              0  |                     6  |           0  |           1  |  00:00:21  |
-----------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis After Floorplan | Checksum: f92cfb90

Time (s): cpu = 00:20:09 ; elapsed = 00:10:30 . Memory (MB): peak = 11401.043 ; gain = 1727.836 ; free physical = 16931 ; free virtual = 31157

Phase 2.3 Update Timing before SLR Path Opt
Phase 2.3 Update Timing before SLR Path Opt | Checksum: ee223aa1

Time (s): cpu = 00:20:19 ; elapsed = 00:10:35 . Memory (MB): peak = 11401.043 ; gain = 1727.836 ; free physical = 16949 ; free virtual = 31175

Phase 2.4 Post-Processing in Floorplanning
Phase 2.4 Post-Processing in Floorplanning | Checksum: b72d9d66

Time (s): cpu = 00:20:22 ; elapsed = 00:10:38 . Memory (MB): peak = 11401.043 ; gain = 1727.836 ; free physical = 16949 ; free virtual = 31174

Phase 2.5 Global Placement Core

Phase 2.5.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 3 LUTNM shape to break, 2684 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 1, two critical 2, total 3, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 1156 nets or LUTs. Breaked 3 LUTs, combined 1153 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 79 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 63 nets.  Re-placed 399 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 63 nets or cells. Created 0 new cell, deleted 9 existing cells and moved 399 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 13909.547 ; gain = 0.000 ; free physical = 16642 ; free virtual = 30868
INFO: [Physopt 32-1132] Very high fanout net 'WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/rd_data_addr_mc2ni[0]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1484 to 274. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 274.
INFO: [Physopt 32-1132] Very high fanout net 'WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/rd_data_addr_mc2ni[1]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1484 to 274. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 274.
INFO: [Physopt 32-1132] Very high fanout net 'WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/rd_data_addr_mc2ni[2]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1484 to 274. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 274.
INFO: [Physopt 32-1132] Very high fanout net 'WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/rd_data_addr_mc2ni[3]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1484 to 274. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 274.
INFO: [Physopt 32-76] Pass 1. Identified 2 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal. Replicated 7 times.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr_axi/axi_w_channel_0/wready_d3. Replicated 12 times.
INFO: [Physopt 32-232] Optimized 2 nets. Created 19 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 19 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.28 . Memory (MB): peak = 13909.547 ; gain = 0.000 ; free physical = 16637 ; free virtual = 30862
INFO: [Physopt 32-896] DSP WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_5 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_6 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_7 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_8 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_10 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_5 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_6 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_7 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_8 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_10 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_5 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_6 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_7 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_8 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_10 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_5 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_6 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_7 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_8 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_5 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_6 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_7 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_8 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_10 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_5 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_6 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_7 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_8 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/CQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_10 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_5 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_6 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_7 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_8 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RC_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_10 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_5 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_6 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_7 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_8 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-862] URAM cell WRAPPER_INST/SH/SH/MGT_TOP/PCI_TRACE/RQ_DAT_RAM/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_9 has DONT_TOUCH property as true. Do not optimize.
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 13909.547 ; gain = 0.000 ; free physical = 16663 ; free virtual = 30888
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 13909.547 ; gain = 0.000 ; free physical = 16663 ; free virtual = 30888

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            3  |           1153  |                  1156  |           0  |           1  |  00:00:04  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              9  |                    63  |           4  |           1  |  00:00:15  |
|  Very High Fanout                                 |           19  |              0  |                     2  |           0  |           1  |  00:00:05  |
|  DSP Register                                     |            0  |              0  |                     0  |           3  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  BRAM Register                                    |            0  |              0  |                     0  |         177  |           1  |  00:00:01  |
|  URAM Register                                    |            0  |              0  |                     0  |          86  |           1  |  00:00:01  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           22  |           1162  |                  1221  |         270  |          11  |  00:00:26  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.1 Physical Synthesis In Placer | Checksum: 15963295c

Time (s): cpu = 00:37:44 ; elapsed = 00:19:42 . Memory (MB): peak = 13909.547 ; gain = 4236.340 ; free physical = 16637 ; free virtual = 30862
Phase 2.5 Global Placement Core | Checksum: 141bf086d

Time (s): cpu = 00:38:58 ; elapsed = 00:20:35 . Memory (MB): peak = 13909.547 ; gain = 4236.340 ; free physical = 16515 ; free virtual = 30741
Phase 2 Global Placement | Checksum: 141bf086d

Time (s): cpu = 00:39:01 ; elapsed = 00:20:37 . Memory (MB): peak = 13909.547 ; gain = 4236.340 ; free physical = 16700 ; free virtual = 30926

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 18676db26

Time (s): cpu = 00:39:41 ; elapsed = 00:20:57 . Memory (MB): peak = 13909.547 ; gain = 4236.340 ; free physical = 16644 ; free virtual = 30870

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1e2e4b271

Time (s): cpu = 00:40:22 ; elapsed = 00:21:18 . Memory (MB): peak = 13909.547 ; gain = 4236.340 ; free physical = 16603 ; free virtual = 30829

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1e7dabae3

Time (s): cpu = 00:40:34 ; elapsed = 00:21:25 . Memory (MB): peak = 13909.547 ; gain = 4236.340 ; free physical = 16629 ; free virtual = 30855

Phase 3.4 IO Cut Optimizer
Phase 3.4 IO Cut Optimizer | Checksum: 159c9824f

Time (s): cpu = 00:40:47 ; elapsed = 00:21:38 . Memory (MB): peak = 13909.547 ; gain = 4236.340 ; free physical = 16637 ; free virtual = 30862

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 19eb48509

Time (s): cpu = 00:43:05 ; elapsed = 00:22:03 . Memory (MB): peak = 13909.547 ; gain = 4236.340 ; free physical = 16631 ; free virtual = 30857

Phase 3.6 Small Shape DP

Phase 3.6.1 splitSLRCrossingNets
Phase 3.6.1 splitSLRCrossingNets | Checksum: 20df90516

Time (s): cpu = 00:43:18 ; elapsed = 00:22:17 . Memory (MB): peak = 13909.547 ; gain = 4236.340 ; free physical = 16648 ; free virtual = 30873

Phase 3.6.2 Place Remaining
Phase 3.6.2 Place Remaining | Checksum: 18ae25ccd

Time (s): cpu = 00:46:01 ; elapsed = 00:23:18 . Memory (MB): peak = 13909.547 ; gain = 4236.340 ; free physical = 16352 ; free virtual = 30578
Phase 3.6 Small Shape DP | Checksum: 18ae25ccd

Time (s): cpu = 00:46:11 ; elapsed = 00:23:24 . Memory (MB): peak = 13909.547 ; gain = 4236.340 ; free physical = 16352 ; free virtual = 30578

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1c7b7c9fe

Time (s): cpu = 00:46:24 ; elapsed = 00:23:36 . Memory (MB): peak = 13909.547 ; gain = 4236.340 ; free physical = 16387 ; free virtual = 30612

Phase 3.8 Fast Optimization
Phase 3.8 Fast Optimization | Checksum: 1395e9223

Time (s): cpu = 00:50:35 ; elapsed = 00:24:20 . Memory (MB): peak = 13909.547 ; gain = 4236.340 ; free physical = 16388 ; free virtual = 30614
Phase 3 Detail Placement | Checksum: 1395e9223

Time (s): cpu = 00:50:38 ; elapsed = 00:24:23 . Memory (MB): peak = 13909.547 ; gain = 4236.340 ; free physical = 16392 ; free virtual = 30617

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 5d2290a9

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.008 | TNS=-0.008 |
Phase 1 Physical Synthesis Initialization | Checksum: bfa63e3f

Time (s): cpu = 00:00:52 ; elapsed = 00:00:10 . Memory (MB): peak = 13909.547 ; gain = 0.000 ; free physical = 16249 ; free virtual = 30475

INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 132c4102a

Time (s): cpu = 00:01:17 ; elapsed = 00:00:23 . Memory (MB): peak = 13909.547 ; gain = 0.000 ; free physical = 16243 ; free virtual = 30469
Phase 4.1.1.1 BUFG Insertion | Checksum: 5d2290a9

Time (s): cpu = 00:58:32 ; elapsed = 00:27:04 . Memory (MB): peak = 13909.547 ; gain = 4236.340 ; free physical = 16276 ; free virtual = 30502

Phase 4.1.1.2 BUFG Replication
INFO: [Place 46-63] BUFG replication identified 0 candidate nets: Replicated nets: 0, Replicated BUFGs: 0, Replicated BUFG Driver: 0, Skipped due to Placement / Routing Conflict: 0, Skipped due to Timing: 0, Skipped due to constraints: 0
Phase 4.1.1.2 BUFG Replication | Checksum: 5d2290a9

Time (s): cpu = 00:58:35 ; elapsed = 00:27:08 . Memory (MB): peak = 13909.547 ; gain = 4236.340 ; free physical = 16274 ; free virtual = 30499

Phase 4.1.1.3 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.008. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Post Placement Timing Optimization | Checksum: d72e1030

Time (s): cpu = 00:58:55 ; elapsed = 00:27:27 . Memory (MB): peak = 13909.547 ; gain = 4236.340 ; free physical = 16279 ; free virtual = 30504

Phase 4.1.1.4 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=-0.008. For the most accurate timing information please run report_timing.
Phase 4.1.1.4 Replication | Checksum: d72e1030

Time (s): cpu = 00:59:01 ; elapsed = 00:27:33 . Memory (MB): peak = 13909.547 ; gain = 4236.340 ; free physical = 16273 ; free virtual = 30499

Time (s): cpu = 00:59:01 ; elapsed = 00:27:33 . Memory (MB): peak = 13909.547 ; gain = 4236.340 ; free physical = 16280 ; free virtual = 30505
Phase 4.1 Post Commit Optimization | Checksum: d72e1030

Time (s): cpu = 00:59:04 ; elapsed = 00:27:37 . Memory (MB): peak = 13909.547 ; gain = 4236.340 ; free physical = 16280 ; free virtual = 30505
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 13909.547 ; gain = 0.000 ; free physical = 16233 ; free virtual = 30459

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b01a0a3d

Time (s): cpu = 01:00:49 ; elapsed = 00:28:54 . Memory (MB): peak = 13909.547 ; gain = 4236.340 ; free physical = 16320 ; free virtual = 30546

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|              32x32|              32x32|              32x32|
|___________|___________________|___________________|___________________|
|      South|              16x16|              32x32|              32x32|
|___________|___________________|___________________|___________________|
|       East|              16x16|                4x4|              32x32|
|___________|___________________|___________________|___________________|
|       West|              32x32|                1x1|              32x32|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1b01a0a3d

Time (s): cpu = 01:01:00 ; elapsed = 00:29:05 . Memory (MB): peak = 13909.547 ; gain = 4236.340 ; free physical = 16324 ; free virtual = 30549
Phase 4.3 Placer Reporting | Checksum: 1b01a0a3d

Time (s): cpu = 01:01:10 ; elapsed = 00:29:15 . Memory (MB): peak = 13909.547 ; gain = 4236.340 ; free physical = 16324 ; free virtual = 30549

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 13909.547 ; gain = 0.000 ; free physical = 16325 ; free virtual = 30551

Time (s): cpu = 01:01:11 ; elapsed = 00:29:15 . Memory (MB): peak = 13909.547 ; gain = 4236.340 ; free physical = 16325 ; free virtual = 30551
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2008170a8

Time (s): cpu = 01:01:21 ; elapsed = 00:29:26 . Memory (MB): peak = 13909.547 ; gain = 4236.340 ; free physical = 16325 ; free virtual = 30551
Ending Placer Task | Checksum: 1848f82aa

Time (s): cpu = 01:01:21 ; elapsed = 00:29:26 . Memory (MB): peak = 13909.547 ; gain = 4236.340 ; free physical = 16440 ; free virtual = 30666
INFO: [Common 17-83] Releasing license: Implementation
152 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 01:04:59 ; elapsed = 00:30:56 . Memory (MB): peak = 13909.547 ; gain = 4529.473 ; free physical = 18176 ; free virtual = 32402
get_timing_paths: Time (s): cpu = 00:04:21 ; elapsed = 00:00:43 . Memory (MB): peak = 13909.547 ; gain = 0.000 ; free physical = 17909 ; free virtual = 32134
	Completed: place_design (WNS=0.018)
	################################

AWS FPGA: (20:10:01) - Routing design
INFO: [Vivado 12-618] Current instance is the top level of design 'design_1'.

	################################
	route_design start time: [Mon May 15 20:10:01 2023]
	COMMAND: route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
CRITICAL WARNING: [DRC HDPR-113] Check for INOUT ports in RP: Reconfigurable module WRAPPER_INST/SH contains an INOUT port named 'fpga_uctrl_gpio[0]' that does not meet any of the following criteria: 1) Is connected to an IO PAD (embedded IO), 2) Is connected to a bi-directional primitive (IOBUF, KEEPER), 3) Is unconnected. It is recommended to replace an INOUT port with an INPUT or OUTPUT port if one of the criteria cannot be met.
CRITICAL WARNING: [DRC HDPR-113] Check for INOUT ports in RP: Reconfigurable module WRAPPER_INST/SH contains an INOUT port named 'fpga_uctrl_gpio[1]' that does not meet any of the following criteria: 1) Is connected to an IO PAD (embedded IO), 2) Is connected to a bi-directional primitive (IOBUF, KEEPER), 3) Is unconnected. It is recommended to replace an INOUT port with an INPUT or OUTPUT port if one of the criteria cannot be met.
CRITICAL WARNING: [DRC HDPR-113] Check for INOUT ports in RP: Reconfigurable module WRAPPER_INST/SH contains an INOUT port named 'fpga_uctrl_gpio[2]' that does not meet any of the following criteria: 1) Is connected to an IO PAD (embedded IO), 2) Is connected to a bi-directional primitive (IOBUF, KEEPER), 3) Is unconnected. It is recommended to replace an INOUT port with an INPUT or OUTPUT port if one of the criteria cannot be met.
CRITICAL WARNING: [DRC HDPR-113] Check for INOUT ports in RP: Reconfigurable module WRAPPER_INST/SH contains an INOUT port named 'fpga_uctrl_gpio[3]' that does not meet any of the following criteria: 1) Is connected to an IO PAD (embedded IO), 2) Is connected to a bi-directional primitive (IOBUF, KEEPER), 3) Is unconnected. It is recommended to replace an INOUT port with an INPUT or OUTPUT port if one of the criteria cannot be met.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 4 Critical Warnings, 5 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 4389aa26 ConstDB: 0 ShapeSum: 6819de77 RouteDB: d8ebfa0d
Nodegraph reading from file.  Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 13909.547 ; gain = 0.000 ; free physical = 17590 ; free virtual = 31816
Post Restoration Checksum: NetGraph: 97e41fcc NumContArr: d52cb2be Constraints: 7599e08f Timing: 0
Phase 1 Build RT Design | Checksum: 1e2aab319

Time (s): cpu = 00:08:22 ; elapsed = 00:02:20 . Memory (MB): peak = 13909.547 ; gain = 0.000 ; free physical = 17841 ; free virtual = 32068

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1e2aab319

Time (s): cpu = 00:08:32 ; elapsed = 00:02:31 . Memory (MB): peak = 13909.547 ; gain = 0.000 ; free physical = 17437 ; free virtual = 31664

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1e2aab319

Time (s): cpu = 00:08:42 ; elapsed = 00:02:40 . Memory (MB): peak = 13909.547 ; gain = 0.000 ; free physical = 17437 ; free virtual = 31665

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 127a56ef2

Time (s): cpu = 00:09:14 ; elapsed = 00:02:59 . Memory (MB): peak = 13909.547 ; gain = 0.000 ; free physical = 17392 ; free virtual = 31619

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: cc8af203

Time (s): cpu = 00:22:24 ; elapsed = 00:13:43 . Memory (MB): peak = 13909.547 ; gain = 0.000 ; free physical = 16899 ; free virtual = 31126
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.016  | TNS=0.000  | WHS=-1.318 | THS=-119.629|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: f4d3dd07

Time (s): cpu = 00:29:30 ; elapsed = 00:15:37 . Memory (MB): peak = 13909.547 ; gain = 0.000 ; free physical = 16895 ; free virtual = 31123
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.016  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 132dcb890

Time (s): cpu = 00:29:40 ; elapsed = 00:15:48 . Memory (MB): peak = 13909.547 ; gain = 0.000 ; free physical = 16887 ; free virtual = 31114

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 143462
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 118281
  Number of Partially Routed Nets     = 25181
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: f3ef618a

Time (s): cpu = 00:30:06 ; elapsed = 00:16:02 . Memory (MB): peak = 13909.547 ; gain = 0.000 ; free physical = 16891 ; free virtual = 31119

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 17d7f2aab

Time (s): cpu = 00:30:13 ; elapsed = 00:16:09 . Memory (MB): peak = 13909.547 ; gain = 0.000 ; free physical = 16889 ; free virtual = 31117
WARNING: [Route 35-3387] High violations detected on bus-skew constraints. This can potentially cause WNS degradation and routing congestion.
Resolution: Please review the set_bus_skew constraints.
Phase 3 Initial Routing | Checksum: 1d58ee9d6

Time (s): cpu = 00:32:17 ; elapsed = 00:17:12 . Memory (MB): peak = 13909.547 ; gain = 0.000 ; free physical = 16697 ; free virtual = 30925

INFO: [Route 35-449] Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     8x8|      0.14|     8x8|      0.39|     4x4|      0.10|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     4x4|      0.05|   16x16|      0.42|     4x4|      0.06|
|___________|________|__________|________|__________|________|__________|
|       EAST|     2x2|      0.02|     2x2|      0.02|     8x8|      0.12|
|___________|________|__________|________|__________|________|__________|
|       WEST|     2x2|      0.02|     4x4|      0.06|     4x4|      0.08|
|___________|________|__________|________|__________|________|__________|
Congestion Report
LONG Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
SOUTH
	INT_X46Y529->INT_X57Y568 (CLEM_X46Y529->CLEL_R_X57Y568)
	INT_X48Y540->INT_X55Y547 (CLEM_X48Y540->CLEL_R_X55Y547)
	INT_X48Y532->INT_X55Y539 (CLEM_X48Y532->CLEL_R_X55Y539)
	INT_X48Y539->INT_X55Y546 (CLEM_X48Y539->CLEL_R_X55Y546)
	INT_X48Y531->INT_X55Y538 (CLEM_X48Y531->CLEL_R_X55Y538)

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 30248
 Number of Nodes with overlaps = 2186
 Number of Nodes with overlaps = 233
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.017  | TNS=0.000  | WHS=-0.220 | THS=-38.571|

Phase 4.1 Global Iteration 0 | Checksum: 2507006b3

Time (s): cpu = 00:44:27 ; elapsed = 00:23:33 . Memory (MB): peak = 13909.547 ; gain = 0.000 ; free physical = 16701 ; free virtual = 30928

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 103
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.017  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1f1a0121c

Time (s): cpu = 00:47:50 ; elapsed = 00:25:28 . Memory (MB): peak = 13909.547 ; gain = 0.000 ; free physical = 16693 ; free virtual = 30921

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 143
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.017  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1902e31f0

Time (s): cpu = 00:49:24 ; elapsed = 00:26:36 . Memory (MB): peak = 13909.547 ; gain = 0.000 ; free physical = 16675 ; free virtual = 30902
Phase 4 Rip-up And Reroute | Checksum: 1902e31f0

Time (s): cpu = 00:49:32 ; elapsed = 00:26:44 . Memory (MB): peak = 13909.547 ; gain = 0.000 ; free physical = 16671 ; free virtual = 30899

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 17c18bd5a

Time (s): cpu = 00:52:37 ; elapsed = 00:27:47 . Memory (MB): peak = 13909.547 ; gain = 0.000 ; free physical = 16614 ; free virtual = 30841
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.017  | TNS=0.000  | WHS=-0.014 | THS=-0.014 |

Phase 5.1 Delay CleanUp | Checksum: 198ef9f2b

Time (s): cpu = 00:52:46 ; elapsed = 00:27:56 . Memory (MB): peak = 13909.547 ; gain = 0.000 ; free physical = 16665 ; free virtual = 30892

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 198ef9f2b

Time (s): cpu = 00:52:54 ; elapsed = 00:28:04 . Memory (MB): peak = 13909.547 ; gain = 0.000 ; free physical = 16664 ; free virtual = 30891
Phase 5 Delay and Skew Optimization | Checksum: 198ef9f2b

Time (s): cpu = 00:53:02 ; elapsed = 00:28:12 . Memory (MB): peak = 13909.547 ; gain = 0.000 ; free physical = 16664 ; free virtual = 30891

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 156e517f6

Time (s): cpu = 00:55:14 ; elapsed = 00:28:59 . Memory (MB): peak = 13909.547 ; gain = 0.000 ; free physical = 16660 ; free virtual = 30887
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.017  | TNS=0.000  | WHS=-0.014 | THS=-0.014 |

Phase 6.1 Hold Fix Iter | Checksum: 27c702455

Time (s): cpu = 00:55:47 ; elapsed = 00:29:30 . Memory (MB): peak = 13909.547 ; gain = 0.000 ; free physical = 16697 ; free virtual = 30924
Phase 6 Post Hold Fix | Checksum: 1c64ac33b

Time (s): cpu = 00:55:55 ; elapsed = 00:29:39 . Memory (MB): peak = 13909.547 ; gain = 0.000 ; free physical = 16696 ; free virtual = 30924

Phase 7 Leaf Clock Prog Delay Opt
Phase 7 Leaf Clock Prog Delay Opt | Checksum: 2923f28ea

Time (s): cpu = 00:59:00 ; elapsed = 00:30:44 . Memory (MB): peak = 13909.547 ; gain = 0.000 ; free physical = 16658 ; free virtual = 30885

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.71703 %
  Global Horizontal Routing Utilization  = 2.20591 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 1a8aad186

Time (s): cpu = 00:59:20 ; elapsed = 00:30:54 . Memory (MB): peak = 13909.547 ; gain = 0.000 ; free physical = 16634 ; free virtual = 30861

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1a8aad186

Time (s): cpu = 00:59:29 ; elapsed = 00:31:03 . Memory (MB): peak = 13909.547 ; gain = 0.000 ; free physical = 16628 ; free virtual = 30855

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1a8aad186

Time (s): cpu = 01:00:30 ; elapsed = 00:31:49 . Memory (MB): peak = 13909.547 ; gain = 0.000 ; free physical = 16585 ; free virtual = 30813
Common:
   
SLR0

Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     1x1|      0.00|     1x1|      0.00|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     1x1|      0.00|     1x1|      0.01|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|
|       EAST|     1x1|      0.00|     1x1|      0.00|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|
|       WEST|     1x1|      0.00|     1x1|      0.00|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|

SLR1

Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     8x8|      0.39|     8x8|      0.89|     4x4|      0.28|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     2x2|      0.08|   16x16|      0.93|     4x4|      0.07|
|___________|________|__________|________|__________|________|__________|
|       EAST|     2x2|      0.06|     2x2|      0.06|     8x8|      0.31|
|___________|________|__________|________|__________|________|__________|
|       WEST|     2x2|      0.06|     4x4|      0.14|     4x4|      0.15|
|___________|________|__________|________|__________|________|__________|

SLR2

Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     2x2|      0.02|     2x2|      0.27|     2x2|      0.02|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     4x4|      0.06|     8x8|      0.33|     4x4|      0.10|
|___________|________|__________|________|__________|________|__________|
|       EAST|     1x1|      0.00|     1x1|      0.01|     2x2|      0.05|
|___________|________|__________|________|__________|________|__________|
|       WEST|     1x1|      0.00|     2x2|      0.03|     4x4|      0.08|
|___________|________|__________|________|__________|________|__________|



Phase 11 Resolve XTalk
Phase 11 Resolve XTalk | Checksum: e52646ed

Time (s): cpu = 01:00:41 ; elapsed = 00:32:00 . Memory (MB): peak = 13909.547 ; gain = 0.000 ; free physical = 16597 ; free virtual = 30825
WARNING: [Route 35-459] Router was unable to fix hold violation on 1 pins. This could be due to a combination of congestion, blockages and run-time limitations. Such pins are:
	WRAPPER_INST/SH/SH/CROSSBAR_XDMA_PCIS/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.accept_cnt[2]_i_1/I2

Resolution: You may try high effort hold fixing by turning on param route.enableGlobalHoldIter.

Phase 12 Post Router Timing

Phase 12.1 Update Timing
Phase 12.1 Update Timing | Checksum: 14edcafe0

Time (s): cpu = 01:02:51 ; elapsed = 00:32:46 . Memory (MB): peak = 13909.547 ; gain = 0.000 ; free physical = 16604 ; free virtual = 30832
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.017  | TNS=0.000  | WHS=-0.001 | THS=-0.001 |

Phase 12 Post Router Timing | Checksum: 14edcafe0

Time (s): cpu = 01:03:00 ; elapsed = 00:32:55 . Memory (MB): peak = 13909.547 ; gain = 0.000 ; free physical = 16600 ; free virtual = 30828
Skip laguna hold fix in PhysOpt in Router as non-negative WHS value: 8.99991e-12 .
Time taken to check if laguna hold fix is required (in secs): 0
Skip PhysOpt in Router because non-negative WNS value: 1.76317e-11 .
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 01:10:27 ; elapsed = 00:36:14 . Memory (MB): peak = 13909.547 ; gain = 0.000 ; free physical = 17418 ; free virtual = 31645

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
169 Infos, 6 Warnings, 8 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 01:13:44 ; elapsed = 00:37:39 . Memory (MB): peak = 13909.547 ; gain = 0.000 ; free physical = 17422 ; free virtual = 31650
get_timing_paths: Time (s): cpu = 00:01:57 ; elapsed = 00:00:18 . Memory (MB): peak = 13909.547 ; gain = 0.000 ; free physical = 17036 ; free virtual = 31263
	Completed: route_design (WNS=0.018)
	################################
	Writing route_design checkpoint: /mnt/efs/fs1/sanjaylasya/awsf1/build/checkpoints/23_05_15-190231.post_route_design.dcp [Mon May 15 20:47:57 2023]

INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:01:43 ; elapsed = 00:00:37 . Memory (MB): peak = 13909.547 ; gain = 0.000 ; free physical = 15754 ; free virtual = 30903
INFO: [Common 17-1381] The checkpoint '/mnt/efs/fs1/sanjaylasya/awsf1/build/checkpoints/23_05_15-190231.post_route_design.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:02:54 ; elapsed = 00:01:51 . Memory (MB): peak = 13909.547 ; gain = 0.000 ; free physical = 16686 ; free virtual = 31148
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'WRAPPER_INST/CL' matched to 'cell' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by group.
report_timing: Time (s): cpu = 00:00:28 ; elapsed = 00:00:07 . Memory (MB): peak = 13909.547 ; gain = 0.000 ; free physical = 17083 ; free virtual = 31546
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'WRAPPER_INST/CL' matched to 'cell' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type min -sort_by group.
report_timing: Time (s): cpu = 00:01:17 ; elapsed = 00:00:14 . Memory (MB): peak = 13909.547 ; gain = 0.000 ; free physical = 17077 ; free virtual = 31541
	Generating report files
report_utilization: Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 13909.547 ; gain = 0.000 ; free physical = 17050 ; free virtual = 31514
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'WRAPPER_INST/CL' matched to 'cell' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
report_timing_summary: Time (s): cpu = 00:01:26 ; elapsed = 00:00:19 . Memory (MB): peak = 13909.547 ; gain = 0.000 ; free physical = 17036 ; free virtual = 31501
	Generating route_status report
get_timing_paths: Time (s): cpu = 00:01:11 ; elapsed = 00:00:10 . Memory (MB): peak = 13909.547 ; gain = 0.000 ; free physical = 16738 ; free virtual = 31202
report_timing_summary: Time (s): cpu = 00:01:09 ; elapsed = 00:00:21 . Memory (MB): peak = 13909.547 ; gain = 0.000 ; free physical = 16621 ; free virtual = 31087
AWS FPGA: (20:51:30) - Writing final DCP to to_aws directory.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:01:42 ; elapsed = 00:00:37 . Memory (MB): peak = 13909.547 ; gain = 0.000 ; free physical = 15349 ; free virtual = 30738
INFO: [Common 17-1381] The checkpoint '/mnt/efs/fs1/sanjaylasya/awsf1/build/checkpoints/to_aws/23_05_15-190231.SH_CL_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:02:53 ; elapsed = 00:01:51 . Memory (MB): peak = 13909.547 ; gain = 0.000 ; free physical = 16279 ; free virtual = 30981
close_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 13909.547 ; gain = 0.000 ; free physical = 20655 ; free virtual = 35356
# puts "AWS FPGA: ([clock format [clock seconds] -format %T]) - Compress files for sending to AWS. "
AWS FPGA: (20:53:33) - Compress files for sending to AWS. 
# set manifest_file [open "$CL_DIR/build/checkpoints/to_aws/${timestamp}.manifest.txt" w]
# set hash [lindex [split [exec sha256sum $CL_DIR/build/checkpoints/to_aws/${timestamp}.SH_CL_routed.dcp] ] 0]
# set vivado_version [string range [version -short] 0 5]
# puts "vivado_version is $vivado_version\n"
vivado_version is 2021.2

# puts $manifest_file "manifest_format_version=2\n"
# puts $manifest_file "pci_vendor_id=$vendor_id\n"
# puts $manifest_file "pci_device_id=$device_id\n"
# puts $manifest_file "pci_subsystem_id=$subsystem_id\n"
# puts $manifest_file "pci_subsystem_vendor_id=$subsystem_vendor_id\n"
# puts $manifest_file "dcp_hash=$hash\n"
# puts $manifest_file "shell_version=$shell_version\n"
# puts $manifest_file "tool_version=v$vivado_version\n"
# puts $manifest_file "dcp_file_name=${timestamp}.SH_CL_routed.dcp\n"
# puts $manifest_file "hdk_version=$hdk_version\n"
# puts $manifest_file "date=$timestamp\n"
# puts $manifest_file "clock_recipe_a=$clock_recipe_a\n"
# puts $manifest_file "clock_recipe_b=$clock_recipe_b\n"
# puts $manifest_file "clock_recipe_c=$clock_recipe_c\n"
# close $manifest_file
# if { [file exists $CL_DIR/build/checkpoints/to_aws/${timestamp}.Developer_CL.tar] } {
#         puts "Deleting old tar file with same name.";
#         file delete -force $CL_DIR/build/checkpoints/to_aws/${timestamp}.Developer_CL.tar
# }
# cd $CL_DIR/build/checkpoints
# tar::create to_aws/${timestamp}.Developer_CL.tar [glob to_aws/${timestamp}*]
# puts "AWS FPGA: ([clock format [clock seconds] -format %T]) - Finished creating final tar file in to_aws directory.";
AWS FPGA: (20:53:36) - Finished creating final tar file in to_aws directory.
# puts "AWS FPGA: ([clock format [clock seconds] -format %T]) - Build complete.";
AWS FPGA: (20:53:36) - Build complete.
INFO: [Common 17-206] Exiting Vivado at Mon May 15 20:53:36 2023...
PROJECT_NAME=sanjaylasya
/mnt/efs/fs1/sanjaylasya/awsf1
last_log=/mnt/efs/fs1/sanjaylasya/awsf1/build/scripts/23_05_15-190231.vivado.log
build_timestamp=23_05_15-190231
upload: build/checkpoints/to_aws/23_05_15-190231.Developer_CL.tar to s3://61920.staff/sanjaylasya/23_05_15-190231.Developer_CL.tar
upload: build/checkpoints/23_05_15-190231.debug_probes.ltx to s3://61920.staff/sanjaylasya/23_05_15-190231.debug_probes.ltx
{
    "FpgaImageId": "afi-001ef6da1cc1126f0", 
    "FpgaImageGlobalId": "agfi-06d8b426a9d85e662"

