Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SineChannel_TB_behav xil_defaultlib.SineChannel_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 10 for port 'sine_out' [C:/Users/donov/Desktop/DonovanMPersonalFiles/_GitStored/FPGA/MusicalSilicon/MusicalSilicon/MusicalSilicon.srcs/sim_1/new/SineChannel_TB.v:20]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 10 for port 'sine_out' [C:/Users/donov/Desktop/DonovanMPersonalFiles/_GitStored/FPGA/MusicalSilicon/MusicalSilicon/MusicalSilicon.srcs/sim_1/new/SineChannel_TB.v:21]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 10 for port 'sine_out' [C:/Users/donov/Desktop/DonovanMPersonalFiles/_GitStored/FPGA/MusicalSilicon/MusicalSilicon/MusicalSilicon.srcs/sim_1/new/SineChannel_TB.v:22]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 10 for port 'sine_out' [C:/Users/donov/Desktop/DonovanMPersonalFiles/_GitStored/FPGA/MusicalSilicon/MusicalSilicon/MusicalSilicon.srcs/sim_1/new/SineChannel_TB.v:23]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CLK_DIV(DIVISOR=1250)
Compiling module xil_defaultlib.SineWaveGen
Compiling module xil_defaultlib.SineChannel(DIVISOR=1250)
Compiling module xil_defaultlib.CLK_DIV(DIVISOR=625)
Compiling module xil_defaultlib.SineChannel(DIVISOR=625)
Compiling module xil_defaultlib.CLK_DIV(DIVISOR=400)
Compiling module xil_defaultlib.SineChannel(DIVISOR=400)
Compiling module xil_defaultlib.CLK_DIV(DIVISOR=250)
Compiling module xil_defaultlib.SineChannel(DIVISOR=250)
Compiling module xil_defaultlib.SineChannel_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot SineChannel_TB_behav
