Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Dec  7 11:17:26 2021
| Host         : DESKTOP-0G45RDQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_main_timing_summary_routed.rpt -pb top_main_timing_summary_routed.pb -rpx top_main_timing_summary_routed.rpx -warn_on_violation
| Design       : top_main
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: rst (HIGH)

 There are 3808 register/latch pins with no clock driven by root clock pin: cd/clock_out_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/pcreg_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/pcreg_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/pcreg_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/pcreg_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/pcreg_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/pcreg_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/pcreg_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/pcreg_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/pcreg_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/pcreg_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[0][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[0][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[0][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[0][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[0][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[0][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[0][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[0][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[0][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[0][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[0][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[0][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[0][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[0][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[0][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[0][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[0][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[0][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[0][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[0][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[0][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[0][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[0][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[0][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[0][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[0][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[0][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[0][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[0][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[0][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[0][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[0][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[10][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[10][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[10][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[10][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[10][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[10][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[10][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[10][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[10][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[10][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[10][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[10][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[10][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[10][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[10][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[10][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[10][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[10][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[10][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[10][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[10][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[10][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[10][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[10][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[10][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[10][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[10][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[10][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[10][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[10][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[10][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[10][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[11][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[11][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[11][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[11][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[11][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[11][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[11][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[11][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[11][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[11][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[11][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[11][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[11][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[11][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[11][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[11][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[11][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[11][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[11][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[11][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[11][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[11][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[11][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[11][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[11][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[11][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[11][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[11][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[11][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[11][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[11][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[11][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[12][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[12][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[12][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[12][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[12][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[12][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[12][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[12][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[12][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[12][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[12][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[12][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[12][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[12][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[12][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[12][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[12][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[12][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[12][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[12][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[12][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[12][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[12][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[12][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[12][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[12][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[12][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[12][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[12][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[12][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[12][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[12][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[13][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[13][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[13][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[13][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[13][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[13][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[13][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[13][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[13][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[13][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[13][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[13][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[13][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[13][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[13][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[13][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[13][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[13][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[13][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[13][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[13][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[13][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[13][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[13][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[13][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[13][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[13][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[13][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[13][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[13][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[13][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[13][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[14][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[14][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[14][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[14][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[14][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[14][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[14][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[14][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[14][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[14][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[14][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[14][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[14][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[14][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[14][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[14][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[14][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[14][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[14][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[14][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[14][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[14][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[14][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[14][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[14][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[14][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[14][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[14][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[14][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[14][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[14][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[14][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[15][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[15][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[15][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[15][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[15][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[15][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[15][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[15][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[15][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[15][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[15][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[15][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[15][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[15][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[15][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[15][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[15][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[15][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[15][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[15][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[15][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[15][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[15][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[15][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[15][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[15][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[15][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[15][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[15][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[15][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[15][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[15][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[16][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[16][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[16][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[16][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[16][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[16][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[16][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[16][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[16][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[16][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[16][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[16][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[16][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[16][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[16][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[16][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[16][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[16][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[16][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[16][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[16][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[16][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[16][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[16][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[16][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[16][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[16][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[16][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[16][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[16][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[16][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[16][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[17][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[17][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[17][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[17][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[17][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[17][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[17][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[17][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[17][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[17][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[17][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[17][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[17][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[17][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[17][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[17][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[17][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[17][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[17][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[17][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[17][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[17][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[17][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[17][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[17][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[17][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[17][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[17][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[17][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[17][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[17][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[17][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[18][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[18][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[18][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[18][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[18][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[18][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[18][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[18][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[18][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[18][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[18][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[18][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[18][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[18][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[18][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[18][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[18][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[18][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[18][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[18][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[18][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[18][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[18][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[18][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[18][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[18][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[18][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[18][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[18][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[18][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[18][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[18][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[19][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[19][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[19][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[19][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[19][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[19][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[19][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[19][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[19][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[19][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[19][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[19][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[19][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[19][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[19][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[19][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[19][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[19][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[19][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[19][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[19][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[19][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[19][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[19][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[19][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[19][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[19][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[19][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[19][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[19][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[19][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[19][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[1][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[1][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[1][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[1][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[1][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[1][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[1][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[1][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[1][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[1][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[1][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[1][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[1][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[1][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[1][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[1][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[1][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[1][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[1][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[1][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[1][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[1][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[1][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[1][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[1][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[1][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[1][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[1][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[1][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[1][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[1][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[1][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[20][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[20][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[20][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[20][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[20][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[20][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[20][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[20][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[20][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[20][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[20][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[20][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[20][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[20][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[20][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[20][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[20][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[20][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[20][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[20][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[20][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[20][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[20][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[20][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[20][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[20][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[20][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[20][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[20][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[20][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[20][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[20][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[21][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[21][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[21][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[21][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[21][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[21][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[21][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[21][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[21][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[21][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[21][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[21][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[21][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[21][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[21][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[21][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[21][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[21][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[21][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[21][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[21][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[21][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[21][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[21][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[21][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[21][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[21][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[21][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[21][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[21][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[21][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[21][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[22][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[22][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[22][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[22][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[22][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[22][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[22][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[22][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[22][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[22][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[22][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[22][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[22][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[22][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[22][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[22][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[22][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[22][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[22][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[22][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[22][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[22][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[22][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[22][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[22][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[22][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[22][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[22][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[22][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[22][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[22][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[22][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[23][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[23][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[23][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[23][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[23][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[23][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[23][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[23][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[23][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[23][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[23][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[23][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[23][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[23][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[23][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[23][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[23][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[23][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[23][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[23][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[23][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[23][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[23][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[23][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[23][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[23][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[23][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[23][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[23][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[23][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[23][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[23][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[24][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[24][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[24][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[24][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[24][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[24][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[24][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[24][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[24][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[24][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[24][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[24][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[24][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[24][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[24][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[24][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[24][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[24][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[24][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[24][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[24][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[24][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[24][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[24][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[24][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[24][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[24][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[24][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[24][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[24][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[24][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[24][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[25][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[25][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[25][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[25][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[25][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[25][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[25][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[25][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[25][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[25][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[25][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[25][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[25][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[25][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[25][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[25][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[25][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[25][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[25][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[25][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[25][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[25][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[25][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[25][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[25][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[25][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[25][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[25][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[25][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[25][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[25][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[25][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[26][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[26][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[26][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[26][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[26][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[26][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[26][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[26][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[26][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[26][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[26][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[26][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[26][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[26][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[26][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[26][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[26][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[26][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[26][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[26][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[26][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[26][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[26][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[26][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[26][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[26][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[26][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[26][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[26][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[26][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[26][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[26][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[27][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[27][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[27][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[27][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[27][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[27][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[27][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[27][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[27][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[27][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[27][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[27][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[27][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[27][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[27][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[27][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[27][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[27][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[27][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[27][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[27][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[27][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[27][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[27][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[27][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[27][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[27][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[27][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[27][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[27][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[27][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[27][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[28][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[28][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[28][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[28][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[28][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[28][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[28][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[28][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[28][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[28][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[28][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[28][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[28][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[28][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[28][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[28][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[28][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[28][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[28][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[28][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[28][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[28][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[28][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[28][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[28][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[28][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[28][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[28][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[28][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[28][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[28][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[28][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[29][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[29][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[29][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[29][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[29][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[29][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[29][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[29][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[29][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[29][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[29][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[29][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[29][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[29][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[29][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[29][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[29][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[29][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[29][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[29][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[29][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[29][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[29][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[29][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[29][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[29][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[29][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[29][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[29][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[29][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[29][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[29][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[2][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[2][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[2][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[2][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[2][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[2][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[2][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[2][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[2][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[2][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[2][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[2][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[2][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[2][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[2][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[2][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[2][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[2][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[2][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[2][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[2][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[2][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[2][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[2][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[2][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[2][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[2][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[2][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[2][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[2][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[2][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[2][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[30][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[30][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[30][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[30][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[30][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[30][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[30][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[30][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[30][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[30][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[30][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[30][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[30][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[30][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[30][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[30][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[30][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[30][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[30][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[30][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[30][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[30][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[30][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[30][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[30][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[30][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[30][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[30][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[30][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[30][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[30][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[30][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[31][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[31][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[31][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[31][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[31][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[31][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[31][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[31][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[31][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[31][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[31][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[31][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[31][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[31][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[31][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[31][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[31][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[31][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[31][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[31][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[31][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[31][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[31][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[31][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[31][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[31][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[31][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[31][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[31][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[31][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[31][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[31][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[3][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[3][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[3][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[3][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[3][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[3][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[3][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[3][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[3][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[3][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[3][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[3][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[3][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[3][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[3][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[3][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[3][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[3][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[3][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[3][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[3][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[3][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[3][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[3][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[3][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[3][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[3][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[3][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[3][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[3][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[3][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[3][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[4][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[4][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[4][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[4][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[4][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[4][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[4][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[4][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[4][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[4][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[4][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[4][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[4][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[4][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[4][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[4][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[4][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[4][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[4][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[4][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[4][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[4][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[4][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[4][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[4][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[4][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[4][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[4][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[4][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[4][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[4][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[4][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[5][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[5][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[5][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[5][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[5][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[5][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[5][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[5][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[5][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[5][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[5][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[5][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[5][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[5][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[5][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[5][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[5][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[5][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[5][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[5][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[5][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[5][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[5][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[5][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[5][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[5][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[5][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[5][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[5][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[5][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[5][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[5][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[6][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[6][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[6][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[6][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[6][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[6][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[6][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[6][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[6][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[6][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[6][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[6][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[6][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[6][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[6][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[6][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[6][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[6][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[6][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[6][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[6][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[6][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[6][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[6][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[6][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[6][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[6][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[6][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[6][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[6][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[6][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[6][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[7][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[7][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[7][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[7][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[7][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[7][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[7][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[7][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[7][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[7][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[7][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[7][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[7][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[7][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[7][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[7][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[7][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[7][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[7][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[7][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[7][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[7][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[7][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[7][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[7][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[7][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[7][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[7][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[7][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[7][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[7][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[7][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[8][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[8][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[8][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[8][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[8][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[8][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[8][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[8][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[8][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[8][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[8][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[8][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[8][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[8][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[8][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[8][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[8][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[8][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[8][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[8][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[8][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[8][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[8][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[8][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[8][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[8][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[8][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[8][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[8][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[8][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[8][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[8][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[9][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[9][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[9][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[9][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[9][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[9][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[9][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[9][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[9][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[9][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[9][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[9][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[9][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[9][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[9][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[9][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[9][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[9][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[9][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[9][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[9][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[9][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[9][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[9][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[9][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[9][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[9][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[9][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[9][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[9][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[9][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/rf/reg_array_reg[9][9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 22592 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 29 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     95.410        0.000                      0                   57        0.130        0.000                      0                   57        3.000        0.000                       0                    35  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clock                   {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0    {0.000 10.000}       20.000          50.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0_1  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         95.410        0.000                      0                   57        0.280        0.000                      0                   57       49.500        0.000                       0                    31  
  clkfbout_clk_wiz_0                                                                                                                                                     17.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       95.419        0.000                      0                   57        0.280        0.000                      0                   57       49.500        0.000                       0                    31  
  clkfbout_clk_wiz_0_1                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         95.410        0.000                      0                   57        0.130        0.000                      0                   57  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       95.410        0.000                      0                   57        0.130        0.000                      0                   57  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       95.410ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.410ns  (required time - arrival time)
  Source:                 cd/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.989ns  (logic 0.704ns (17.649%)  route 3.285ns (82.351%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 98.500 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          1.567    -0.900    cd/clk_out1
    SLICE_X44Y40         FDRE                                         r  cd/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  cd/counter_reg[4]/Q
                         net (fo=3, routed)           1.145     0.702    cd/counter_reg[4]
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124     0.826 r  cd/counter[0]_i_4/O
                         net (fo=1, routed)           0.813     1.639    cd/counter[0]_i_4_n_1
    SLICE_X45Y43         LUT5 (Prop_lut5_I1_O)        0.124     1.763 r  cd/counter[0]_i_1/O
                         net (fo=28, routed)          1.326     3.089    cd/clear
    SLICE_X44Y45         FDRE                                         r  cd/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          1.451    98.500    cd/clk_out1
    SLICE_X44Y45         FDRE                                         r  cd/counter_reg[24]/C
                         clock pessimism              0.578    99.077    
                         clock uncertainty           -0.149    98.928    
    SLICE_X44Y45         FDRE (Setup_fdre_C_R)       -0.429    98.499    cd/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         98.499    
                         arrival time                          -3.089    
  -------------------------------------------------------------------
                         slack                                 95.410    

Slack (MET) :             95.410ns  (required time - arrival time)
  Source:                 cd/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.989ns  (logic 0.704ns (17.649%)  route 3.285ns (82.351%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 98.500 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          1.567    -0.900    cd/clk_out1
    SLICE_X44Y40         FDRE                                         r  cd/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  cd/counter_reg[4]/Q
                         net (fo=3, routed)           1.145     0.702    cd/counter_reg[4]
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124     0.826 r  cd/counter[0]_i_4/O
                         net (fo=1, routed)           0.813     1.639    cd/counter[0]_i_4_n_1
    SLICE_X45Y43         LUT5 (Prop_lut5_I1_O)        0.124     1.763 r  cd/counter[0]_i_1/O
                         net (fo=28, routed)          1.326     3.089    cd/clear
    SLICE_X44Y45         FDRE                                         r  cd/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          1.451    98.500    cd/clk_out1
    SLICE_X44Y45         FDRE                                         r  cd/counter_reg[25]/C
                         clock pessimism              0.578    99.077    
                         clock uncertainty           -0.149    98.928    
    SLICE_X44Y45         FDRE (Setup_fdre_C_R)       -0.429    98.499    cd/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         98.499    
                         arrival time                          -3.089    
  -------------------------------------------------------------------
                         slack                                 95.410    

Slack (MET) :             95.410ns  (required time - arrival time)
  Source:                 cd/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.989ns  (logic 0.704ns (17.649%)  route 3.285ns (82.351%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 98.500 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          1.567    -0.900    cd/clk_out1
    SLICE_X44Y40         FDRE                                         r  cd/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  cd/counter_reg[4]/Q
                         net (fo=3, routed)           1.145     0.702    cd/counter_reg[4]
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124     0.826 r  cd/counter[0]_i_4/O
                         net (fo=1, routed)           0.813     1.639    cd/counter[0]_i_4_n_1
    SLICE_X45Y43         LUT5 (Prop_lut5_I1_O)        0.124     1.763 r  cd/counter[0]_i_1/O
                         net (fo=28, routed)          1.326     3.089    cd/clear
    SLICE_X44Y45         FDRE                                         r  cd/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          1.451    98.500    cd/clk_out1
    SLICE_X44Y45         FDRE                                         r  cd/counter_reg[26]/C
                         clock pessimism              0.578    99.077    
                         clock uncertainty           -0.149    98.928    
    SLICE_X44Y45         FDRE (Setup_fdre_C_R)       -0.429    98.499    cd/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         98.499    
                         arrival time                          -3.089    
  -------------------------------------------------------------------
                         slack                                 95.410    

Slack (MET) :             95.410ns  (required time - arrival time)
  Source:                 cd/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.989ns  (logic 0.704ns (17.649%)  route 3.285ns (82.351%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 98.500 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          1.567    -0.900    cd/clk_out1
    SLICE_X44Y40         FDRE                                         r  cd/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  cd/counter_reg[4]/Q
                         net (fo=3, routed)           1.145     0.702    cd/counter_reg[4]
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124     0.826 r  cd/counter[0]_i_4/O
                         net (fo=1, routed)           0.813     1.639    cd/counter[0]_i_4_n_1
    SLICE_X45Y43         LUT5 (Prop_lut5_I1_O)        0.124     1.763 r  cd/counter[0]_i_1/O
                         net (fo=28, routed)          1.326     3.089    cd/clear
    SLICE_X44Y45         FDRE                                         r  cd/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          1.451    98.500    cd/clk_out1
    SLICE_X44Y45         FDRE                                         r  cd/counter_reg[27]/C
                         clock pessimism              0.578    99.077    
                         clock uncertainty           -0.149    98.928    
    SLICE_X44Y45         FDRE (Setup_fdre_C_R)       -0.429    98.499    cd/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         98.499    
                         arrival time                          -3.089    
  -------------------------------------------------------------------
                         slack                                 95.410    

Slack (MET) :             95.548ns  (required time - arrival time)
  Source:                 cd/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.850ns  (logic 0.704ns (18.284%)  route 3.146ns (81.716%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 98.500 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          1.567    -0.900    cd/clk_out1
    SLICE_X44Y40         FDRE                                         r  cd/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  cd/counter_reg[4]/Q
                         net (fo=3, routed)           1.145     0.702    cd/counter_reg[4]
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124     0.826 r  cd/counter[0]_i_4/O
                         net (fo=1, routed)           0.813     1.639    cd/counter[0]_i_4_n_1
    SLICE_X45Y43         LUT5 (Prop_lut5_I1_O)        0.124     1.763 r  cd/counter[0]_i_1/O
                         net (fo=28, routed)          1.188     2.951    cd/clear
    SLICE_X44Y44         FDRE                                         r  cd/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          1.451    98.500    cd/clk_out1
    SLICE_X44Y44         FDRE                                         r  cd/counter_reg[20]/C
                         clock pessimism              0.578    99.077    
                         clock uncertainty           -0.149    98.928    
    SLICE_X44Y44         FDRE (Setup_fdre_C_R)       -0.429    98.499    cd/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         98.499    
                         arrival time                          -2.951    
  -------------------------------------------------------------------
                         slack                                 95.548    

Slack (MET) :             95.548ns  (required time - arrival time)
  Source:                 cd/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.850ns  (logic 0.704ns (18.284%)  route 3.146ns (81.716%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 98.500 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          1.567    -0.900    cd/clk_out1
    SLICE_X44Y40         FDRE                                         r  cd/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  cd/counter_reg[4]/Q
                         net (fo=3, routed)           1.145     0.702    cd/counter_reg[4]
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124     0.826 r  cd/counter[0]_i_4/O
                         net (fo=1, routed)           0.813     1.639    cd/counter[0]_i_4_n_1
    SLICE_X45Y43         LUT5 (Prop_lut5_I1_O)        0.124     1.763 r  cd/counter[0]_i_1/O
                         net (fo=28, routed)          1.188     2.951    cd/clear
    SLICE_X44Y44         FDRE                                         r  cd/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          1.451    98.500    cd/clk_out1
    SLICE_X44Y44         FDRE                                         r  cd/counter_reg[21]/C
                         clock pessimism              0.578    99.077    
                         clock uncertainty           -0.149    98.928    
    SLICE_X44Y44         FDRE (Setup_fdre_C_R)       -0.429    98.499    cd/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         98.499    
                         arrival time                          -2.951    
  -------------------------------------------------------------------
                         slack                                 95.548    

Slack (MET) :             95.548ns  (required time - arrival time)
  Source:                 cd/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.850ns  (logic 0.704ns (18.284%)  route 3.146ns (81.716%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 98.500 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          1.567    -0.900    cd/clk_out1
    SLICE_X44Y40         FDRE                                         r  cd/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  cd/counter_reg[4]/Q
                         net (fo=3, routed)           1.145     0.702    cd/counter_reg[4]
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124     0.826 r  cd/counter[0]_i_4/O
                         net (fo=1, routed)           0.813     1.639    cd/counter[0]_i_4_n_1
    SLICE_X45Y43         LUT5 (Prop_lut5_I1_O)        0.124     1.763 r  cd/counter[0]_i_1/O
                         net (fo=28, routed)          1.188     2.951    cd/clear
    SLICE_X44Y44         FDRE                                         r  cd/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          1.451    98.500    cd/clk_out1
    SLICE_X44Y44         FDRE                                         r  cd/counter_reg[22]/C
                         clock pessimism              0.578    99.077    
                         clock uncertainty           -0.149    98.928    
    SLICE_X44Y44         FDRE (Setup_fdre_C_R)       -0.429    98.499    cd/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         98.499    
                         arrival time                          -2.951    
  -------------------------------------------------------------------
                         slack                                 95.548    

Slack (MET) :             95.548ns  (required time - arrival time)
  Source:                 cd/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.850ns  (logic 0.704ns (18.284%)  route 3.146ns (81.716%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 98.500 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          1.567    -0.900    cd/clk_out1
    SLICE_X44Y40         FDRE                                         r  cd/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  cd/counter_reg[4]/Q
                         net (fo=3, routed)           1.145     0.702    cd/counter_reg[4]
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124     0.826 r  cd/counter[0]_i_4/O
                         net (fo=1, routed)           0.813     1.639    cd/counter[0]_i_4_n_1
    SLICE_X45Y43         LUT5 (Prop_lut5_I1_O)        0.124     1.763 r  cd/counter[0]_i_1/O
                         net (fo=28, routed)          1.188     2.951    cd/clear
    SLICE_X44Y44         FDRE                                         r  cd/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          1.451    98.500    cd/clk_out1
    SLICE_X44Y44         FDRE                                         r  cd/counter_reg[23]/C
                         clock pessimism              0.578    99.077    
                         clock uncertainty           -0.149    98.928    
    SLICE_X44Y44         FDRE (Setup_fdre_C_R)       -0.429    98.499    cd/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         98.499    
                         arrival time                          -2.951    
  -------------------------------------------------------------------
                         slack                                 95.548    

Slack (MET) :             95.706ns  (required time - arrival time)
  Source:                 cd/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.690ns  (logic 0.704ns (19.078%)  route 2.986ns (80.922%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 98.498 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          1.567    -0.900    cd/clk_out1
    SLICE_X44Y40         FDRE                                         r  cd/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  cd/counter_reg[4]/Q
                         net (fo=3, routed)           1.145     0.702    cd/counter_reg[4]
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124     0.826 r  cd/counter[0]_i_4/O
                         net (fo=1, routed)           0.813     1.639    cd/counter[0]_i_4_n_1
    SLICE_X45Y43         LUT5 (Prop_lut5_I1_O)        0.124     1.763 r  cd/counter[0]_i_1/O
                         net (fo=28, routed)          1.028     2.791    cd/clear
    SLICE_X44Y39         FDRE                                         r  cd/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          1.449    98.498    cd/clk_out1
    SLICE_X44Y39         FDRE                                         r  cd/counter_reg[0]/C
                         clock pessimism              0.578    99.075    
                         clock uncertainty           -0.149    98.926    
    SLICE_X44Y39         FDRE (Setup_fdre_C_R)       -0.429    98.497    cd/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         98.497    
                         arrival time                          -2.791    
  -------------------------------------------------------------------
                         slack                                 95.706    

Slack (MET) :             95.706ns  (required time - arrival time)
  Source:                 cd/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.690ns  (logic 0.704ns (19.078%)  route 2.986ns (80.922%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 98.498 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          1.567    -0.900    cd/clk_out1
    SLICE_X44Y40         FDRE                                         r  cd/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  cd/counter_reg[4]/Q
                         net (fo=3, routed)           1.145     0.702    cd/counter_reg[4]
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124     0.826 r  cd/counter[0]_i_4/O
                         net (fo=1, routed)           0.813     1.639    cd/counter[0]_i_4_n_1
    SLICE_X45Y43         LUT5 (Prop_lut5_I1_O)        0.124     1.763 r  cd/counter[0]_i_1/O
                         net (fo=28, routed)          1.028     2.791    cd/clear
    SLICE_X44Y39         FDRE                                         r  cd/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          1.449    98.498    cd/clk_out1
    SLICE_X44Y39         FDRE                                         r  cd/counter_reg[1]/C
                         clock pessimism              0.578    99.075    
                         clock uncertainty           -0.149    98.926    
    SLICE_X44Y39         FDRE (Setup_fdre_C_R)       -0.429    98.497    cd/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         98.497    
                         arrival time                          -2.791    
  -------------------------------------------------------------------
                         slack                                 95.706    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 cd/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          0.564    -0.583    cd/clk_out1
    SLICE_X44Y39         FDRE                                         r  cd/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  cd/counter_reg[2]/Q
                         net (fo=2, routed)           0.133    -0.310    cd/counter_reg[2]
    SLICE_X44Y39         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.199 r  cd/counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.199    cd/counter_reg[0]_i_2_n_6
    SLICE_X44Y39         FDRE                                         r  cd/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          0.834    -0.821    cd/clk_out1
    SLICE_X44Y39         FDRE                                         r  cd/counter_reg[2]/C
                         clock pessimism              0.238    -0.583    
    SLICE_X44Y39         FDRE (Hold_fdre_C_D)         0.105    -0.478    cd/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 cd/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          0.565    -0.582    cd/clk_out1
    SLICE_X44Y42         FDRE                                         r  cd/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  cd/counter_reg[14]/Q
                         net (fo=3, routed)           0.134    -0.308    cd/counter_reg[14]
    SLICE_X44Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.197 r  cd/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.197    cd/counter_reg[12]_i_1_n_6
    SLICE_X44Y42         FDRE                                         r  cd/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          0.835    -0.820    cd/clk_out1
    SLICE_X44Y42         FDRE                                         r  cd/counter_reg[14]/C
                         clock pessimism              0.238    -0.582    
    SLICE_X44Y42         FDRE (Hold_fdre_C_D)         0.105    -0.477    cd/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 cd/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          0.566    -0.581    cd/clk_out1
    SLICE_X44Y43         FDRE                                         r  cd/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  cd/counter_reg[18]/Q
                         net (fo=3, routed)           0.134    -0.307    cd/counter_reg[18]
    SLICE_X44Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.196 r  cd/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.196    cd/counter_reg[16]_i_1_n_6
    SLICE_X44Y43         FDRE                                         r  cd/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          0.836    -0.819    cd/clk_out1
    SLICE_X44Y43         FDRE                                         r  cd/counter_reg[18]/C
                         clock pessimism              0.238    -0.581    
    SLICE_X44Y43         FDRE (Hold_fdre_C_D)         0.105    -0.476    cd/counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 cd/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          0.566    -0.581    cd/clk_out1
    SLICE_X44Y44         FDRE                                         r  cd/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  cd/counter_reg[22]/Q
                         net (fo=3, routed)           0.134    -0.307    cd/counter_reg[22]
    SLICE_X44Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.196 r  cd/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.196    cd/counter_reg[20]_i_1_n_6
    SLICE_X44Y44         FDRE                                         r  cd/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          0.836    -0.819    cd/clk_out1
    SLICE_X44Y44         FDRE                                         r  cd/counter_reg[22]/C
                         clock pessimism              0.238    -0.581    
    SLICE_X44Y44         FDRE (Hold_fdre_C_D)         0.105    -0.476    cd/counter_reg[22]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 cd/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          0.565    -0.582    cd/clk_out1
    SLICE_X44Y40         FDRE                                         r  cd/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  cd/counter_reg[6]/Q
                         net (fo=3, routed)           0.134    -0.308    cd/counter_reg[6]
    SLICE_X44Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.197 r  cd/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.197    cd/counter_reg[4]_i_1_n_6
    SLICE_X44Y40         FDRE                                         r  cd/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          0.835    -0.820    cd/clk_out1
    SLICE_X44Y40         FDRE                                         r  cd/counter_reg[6]/C
                         clock pessimism              0.238    -0.582    
    SLICE_X44Y40         FDRE (Hold_fdre_C_D)         0.105    -0.477    cd/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 cd/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          0.565    -0.582    cd/clk_out1
    SLICE_X44Y41         FDRE                                         r  cd/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  cd/counter_reg[10]/Q
                         net (fo=3, routed)           0.134    -0.308    cd/counter_reg[10]
    SLICE_X44Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.197 r  cd/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.197    cd/counter_reg[8]_i_1_n_6
    SLICE_X44Y41         FDRE                                         r  cd/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          0.835    -0.820    cd/clk_out1
    SLICE_X44Y41         FDRE                                         r  cd/counter_reg[10]/C
                         clock pessimism              0.238    -0.582    
    SLICE_X44Y41         FDRE (Hold_fdre_C_D)         0.105    -0.477    cd/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 cd/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.252ns (63.690%)  route 0.144ns (36.310%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          0.566    -0.581    cd/clk_out1
    SLICE_X44Y45         FDRE                                         r  cd/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  cd/counter_reg[26]/Q
                         net (fo=3, routed)           0.144    -0.297    cd/counter_reg[26]
    SLICE_X44Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.186 r  cd/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.186    cd/counter_reg[24]_i_1_n_6
    SLICE_X44Y45         FDRE                                         r  cd/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          0.836    -0.819    cd/clk_out1
    SLICE_X44Y45         FDRE                                         r  cd/counter_reg[26]/C
                         clock pessimism              0.238    -0.581    
    SLICE_X44Y45         FDRE (Hold_fdre_C_D)         0.105    -0.476    cd/counter_reg[26]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 cd/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          0.564    -0.583    cd/clk_out1
    SLICE_X44Y39         FDRE                                         r  cd/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  cd/counter_reg[2]/Q
                         net (fo=2, routed)           0.133    -0.310    cd/counter_reg[2]
    SLICE_X44Y39         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.166 r  cd/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.166    cd/counter_reg[0]_i_2_n_5
    SLICE_X44Y39         FDRE                                         r  cd/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          0.834    -0.821    cd/clk_out1
    SLICE_X44Y39         FDRE                                         r  cd/counter_reg[3]/C
                         clock pessimism              0.238    -0.583    
    SLICE_X44Y39         FDRE (Hold_fdre_C_D)         0.105    -0.478    cd/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 cd/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.085%)  route 0.134ns (31.915%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          0.565    -0.582    cd/clk_out1
    SLICE_X44Y42         FDRE                                         r  cd/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  cd/counter_reg[14]/Q
                         net (fo=3, routed)           0.134    -0.308    cd/counter_reg[14]
    SLICE_X44Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.164 r  cd/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.164    cd/counter_reg[12]_i_1_n_5
    SLICE_X44Y42         FDRE                                         r  cd/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          0.835    -0.820    cd/clk_out1
    SLICE_X44Y42         FDRE                                         r  cd/counter_reg[15]/C
                         clock pessimism              0.238    -0.582    
    SLICE_X44Y42         FDRE (Hold_fdre_C_D)         0.105    -0.477    cd/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 cd/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.085%)  route 0.134ns (31.915%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          0.566    -0.581    cd/clk_out1
    SLICE_X44Y43         FDRE                                         r  cd/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  cd/counter_reg[18]/Q
                         net (fo=3, routed)           0.134    -0.307    cd/counter_reg[18]
    SLICE_X44Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.163 r  cd/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.163    cd/counter_reg[16]_i_1_n_5
    SLICE_X44Y43         FDRE                                         r  cd/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          0.836    -0.819    cd/clk_out1
    SLICE_X44Y43         FDRE                                         r  cd/counter_reg[19]/C
                         clock pessimism              0.238    -0.581    
    SLICE_X44Y43         FDRE (Hold_fdre_C_D)         0.105    -0.476    cd/counter_reg[19]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.314    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16   clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y1  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X45Y43     cd/clock_out_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X44Y39     cd/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X44Y41     cd/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X44Y41     cd/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X44Y42     cd/counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X44Y42     cd/counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X44Y42     cd/counter_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X44Y42     cd/counter_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y1  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X44Y39     cd/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X44Y39     cd/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X44Y39     cd/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X44Y39     cd/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X44Y40     cd/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X44Y40     cd/counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X44Y40     cd/counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X44Y40     cd/counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X45Y43     cd/clock_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X45Y43     cd/clock_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X45Y43     cd/clock_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X44Y43     cd/counter_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X44Y43     cd/counter_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X44Y43     cd/counter_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X44Y43     cd/counter_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X44Y44     cd/counter_reg[20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X44Y44     cd/counter_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X44Y44     cd/counter_reg[22]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X44Y44     cd/counter_reg[23]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X44Y45     cd/counter_reg[24]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       95.419ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.419ns  (required time - arrival time)
  Source:                 cd/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.989ns  (logic 0.704ns (17.649%)  route 3.285ns (82.351%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 98.500 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          1.567    -0.900    cd/clk_out1
    SLICE_X44Y40         FDRE                                         r  cd/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  cd/counter_reg[4]/Q
                         net (fo=3, routed)           1.145     0.702    cd/counter_reg[4]
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124     0.826 r  cd/counter[0]_i_4/O
                         net (fo=1, routed)           0.813     1.639    cd/counter[0]_i_4_n_1
    SLICE_X45Y43         LUT5 (Prop_lut5_I1_O)        0.124     1.763 r  cd/counter[0]_i_1/O
                         net (fo=28, routed)          1.326     3.089    cd/clear
    SLICE_X44Y45         FDRE                                         r  cd/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          1.451    98.500    cd/clk_out1
    SLICE_X44Y45         FDRE                                         r  cd/counter_reg[24]/C
                         clock pessimism              0.578    99.077    
                         clock uncertainty           -0.140    98.938    
    SLICE_X44Y45         FDRE (Setup_fdre_C_R)       -0.429    98.509    cd/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         98.509    
                         arrival time                          -3.089    
  -------------------------------------------------------------------
                         slack                                 95.419    

Slack (MET) :             95.419ns  (required time - arrival time)
  Source:                 cd/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.989ns  (logic 0.704ns (17.649%)  route 3.285ns (82.351%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 98.500 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          1.567    -0.900    cd/clk_out1
    SLICE_X44Y40         FDRE                                         r  cd/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  cd/counter_reg[4]/Q
                         net (fo=3, routed)           1.145     0.702    cd/counter_reg[4]
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124     0.826 r  cd/counter[0]_i_4/O
                         net (fo=1, routed)           0.813     1.639    cd/counter[0]_i_4_n_1
    SLICE_X45Y43         LUT5 (Prop_lut5_I1_O)        0.124     1.763 r  cd/counter[0]_i_1/O
                         net (fo=28, routed)          1.326     3.089    cd/clear
    SLICE_X44Y45         FDRE                                         r  cd/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          1.451    98.500    cd/clk_out1
    SLICE_X44Y45         FDRE                                         r  cd/counter_reg[25]/C
                         clock pessimism              0.578    99.077    
                         clock uncertainty           -0.140    98.938    
    SLICE_X44Y45         FDRE (Setup_fdre_C_R)       -0.429    98.509    cd/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         98.509    
                         arrival time                          -3.089    
  -------------------------------------------------------------------
                         slack                                 95.419    

Slack (MET) :             95.419ns  (required time - arrival time)
  Source:                 cd/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.989ns  (logic 0.704ns (17.649%)  route 3.285ns (82.351%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 98.500 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          1.567    -0.900    cd/clk_out1
    SLICE_X44Y40         FDRE                                         r  cd/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  cd/counter_reg[4]/Q
                         net (fo=3, routed)           1.145     0.702    cd/counter_reg[4]
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124     0.826 r  cd/counter[0]_i_4/O
                         net (fo=1, routed)           0.813     1.639    cd/counter[0]_i_4_n_1
    SLICE_X45Y43         LUT5 (Prop_lut5_I1_O)        0.124     1.763 r  cd/counter[0]_i_1/O
                         net (fo=28, routed)          1.326     3.089    cd/clear
    SLICE_X44Y45         FDRE                                         r  cd/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          1.451    98.500    cd/clk_out1
    SLICE_X44Y45         FDRE                                         r  cd/counter_reg[26]/C
                         clock pessimism              0.578    99.077    
                         clock uncertainty           -0.140    98.938    
    SLICE_X44Y45         FDRE (Setup_fdre_C_R)       -0.429    98.509    cd/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         98.509    
                         arrival time                          -3.089    
  -------------------------------------------------------------------
                         slack                                 95.419    

Slack (MET) :             95.419ns  (required time - arrival time)
  Source:                 cd/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.989ns  (logic 0.704ns (17.649%)  route 3.285ns (82.351%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 98.500 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          1.567    -0.900    cd/clk_out1
    SLICE_X44Y40         FDRE                                         r  cd/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  cd/counter_reg[4]/Q
                         net (fo=3, routed)           1.145     0.702    cd/counter_reg[4]
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124     0.826 r  cd/counter[0]_i_4/O
                         net (fo=1, routed)           0.813     1.639    cd/counter[0]_i_4_n_1
    SLICE_X45Y43         LUT5 (Prop_lut5_I1_O)        0.124     1.763 r  cd/counter[0]_i_1/O
                         net (fo=28, routed)          1.326     3.089    cd/clear
    SLICE_X44Y45         FDRE                                         r  cd/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          1.451    98.500    cd/clk_out1
    SLICE_X44Y45         FDRE                                         r  cd/counter_reg[27]/C
                         clock pessimism              0.578    99.077    
                         clock uncertainty           -0.140    98.938    
    SLICE_X44Y45         FDRE (Setup_fdre_C_R)       -0.429    98.509    cd/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         98.509    
                         arrival time                          -3.089    
  -------------------------------------------------------------------
                         slack                                 95.419    

Slack (MET) :             95.558ns  (required time - arrival time)
  Source:                 cd/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.850ns  (logic 0.704ns (18.284%)  route 3.146ns (81.716%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 98.500 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          1.567    -0.900    cd/clk_out1
    SLICE_X44Y40         FDRE                                         r  cd/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  cd/counter_reg[4]/Q
                         net (fo=3, routed)           1.145     0.702    cd/counter_reg[4]
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124     0.826 r  cd/counter[0]_i_4/O
                         net (fo=1, routed)           0.813     1.639    cd/counter[0]_i_4_n_1
    SLICE_X45Y43         LUT5 (Prop_lut5_I1_O)        0.124     1.763 r  cd/counter[0]_i_1/O
                         net (fo=28, routed)          1.188     2.951    cd/clear
    SLICE_X44Y44         FDRE                                         r  cd/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          1.451    98.500    cd/clk_out1
    SLICE_X44Y44         FDRE                                         r  cd/counter_reg[20]/C
                         clock pessimism              0.578    99.077    
                         clock uncertainty           -0.140    98.938    
    SLICE_X44Y44         FDRE (Setup_fdre_C_R)       -0.429    98.509    cd/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         98.509    
                         arrival time                          -2.951    
  -------------------------------------------------------------------
                         slack                                 95.558    

Slack (MET) :             95.558ns  (required time - arrival time)
  Source:                 cd/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.850ns  (logic 0.704ns (18.284%)  route 3.146ns (81.716%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 98.500 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          1.567    -0.900    cd/clk_out1
    SLICE_X44Y40         FDRE                                         r  cd/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  cd/counter_reg[4]/Q
                         net (fo=3, routed)           1.145     0.702    cd/counter_reg[4]
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124     0.826 r  cd/counter[0]_i_4/O
                         net (fo=1, routed)           0.813     1.639    cd/counter[0]_i_4_n_1
    SLICE_X45Y43         LUT5 (Prop_lut5_I1_O)        0.124     1.763 r  cd/counter[0]_i_1/O
                         net (fo=28, routed)          1.188     2.951    cd/clear
    SLICE_X44Y44         FDRE                                         r  cd/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          1.451    98.500    cd/clk_out1
    SLICE_X44Y44         FDRE                                         r  cd/counter_reg[21]/C
                         clock pessimism              0.578    99.077    
                         clock uncertainty           -0.140    98.938    
    SLICE_X44Y44         FDRE (Setup_fdre_C_R)       -0.429    98.509    cd/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         98.509    
                         arrival time                          -2.951    
  -------------------------------------------------------------------
                         slack                                 95.558    

Slack (MET) :             95.558ns  (required time - arrival time)
  Source:                 cd/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.850ns  (logic 0.704ns (18.284%)  route 3.146ns (81.716%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 98.500 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          1.567    -0.900    cd/clk_out1
    SLICE_X44Y40         FDRE                                         r  cd/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  cd/counter_reg[4]/Q
                         net (fo=3, routed)           1.145     0.702    cd/counter_reg[4]
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124     0.826 r  cd/counter[0]_i_4/O
                         net (fo=1, routed)           0.813     1.639    cd/counter[0]_i_4_n_1
    SLICE_X45Y43         LUT5 (Prop_lut5_I1_O)        0.124     1.763 r  cd/counter[0]_i_1/O
                         net (fo=28, routed)          1.188     2.951    cd/clear
    SLICE_X44Y44         FDRE                                         r  cd/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          1.451    98.500    cd/clk_out1
    SLICE_X44Y44         FDRE                                         r  cd/counter_reg[22]/C
                         clock pessimism              0.578    99.077    
                         clock uncertainty           -0.140    98.938    
    SLICE_X44Y44         FDRE (Setup_fdre_C_R)       -0.429    98.509    cd/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         98.509    
                         arrival time                          -2.951    
  -------------------------------------------------------------------
                         slack                                 95.558    

Slack (MET) :             95.558ns  (required time - arrival time)
  Source:                 cd/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.850ns  (logic 0.704ns (18.284%)  route 3.146ns (81.716%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 98.500 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          1.567    -0.900    cd/clk_out1
    SLICE_X44Y40         FDRE                                         r  cd/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  cd/counter_reg[4]/Q
                         net (fo=3, routed)           1.145     0.702    cd/counter_reg[4]
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124     0.826 r  cd/counter[0]_i_4/O
                         net (fo=1, routed)           0.813     1.639    cd/counter[0]_i_4_n_1
    SLICE_X45Y43         LUT5 (Prop_lut5_I1_O)        0.124     1.763 r  cd/counter[0]_i_1/O
                         net (fo=28, routed)          1.188     2.951    cd/clear
    SLICE_X44Y44         FDRE                                         r  cd/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          1.451    98.500    cd/clk_out1
    SLICE_X44Y44         FDRE                                         r  cd/counter_reg[23]/C
                         clock pessimism              0.578    99.077    
                         clock uncertainty           -0.140    98.938    
    SLICE_X44Y44         FDRE (Setup_fdre_C_R)       -0.429    98.509    cd/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         98.509    
                         arrival time                          -2.951    
  -------------------------------------------------------------------
                         slack                                 95.558    

Slack (MET) :             95.716ns  (required time - arrival time)
  Source:                 cd/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.690ns  (logic 0.704ns (19.078%)  route 2.986ns (80.922%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 98.498 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          1.567    -0.900    cd/clk_out1
    SLICE_X44Y40         FDRE                                         r  cd/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  cd/counter_reg[4]/Q
                         net (fo=3, routed)           1.145     0.702    cd/counter_reg[4]
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124     0.826 r  cd/counter[0]_i_4/O
                         net (fo=1, routed)           0.813     1.639    cd/counter[0]_i_4_n_1
    SLICE_X45Y43         LUT5 (Prop_lut5_I1_O)        0.124     1.763 r  cd/counter[0]_i_1/O
                         net (fo=28, routed)          1.028     2.791    cd/clear
    SLICE_X44Y39         FDRE                                         r  cd/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          1.449    98.498    cd/clk_out1
    SLICE_X44Y39         FDRE                                         r  cd/counter_reg[0]/C
                         clock pessimism              0.578    99.075    
                         clock uncertainty           -0.140    98.936    
    SLICE_X44Y39         FDRE (Setup_fdre_C_R)       -0.429    98.507    cd/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         98.507    
                         arrival time                          -2.791    
  -------------------------------------------------------------------
                         slack                                 95.716    

Slack (MET) :             95.716ns  (required time - arrival time)
  Source:                 cd/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.690ns  (logic 0.704ns (19.078%)  route 2.986ns (80.922%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 98.498 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          1.567    -0.900    cd/clk_out1
    SLICE_X44Y40         FDRE                                         r  cd/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  cd/counter_reg[4]/Q
                         net (fo=3, routed)           1.145     0.702    cd/counter_reg[4]
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124     0.826 r  cd/counter[0]_i_4/O
                         net (fo=1, routed)           0.813     1.639    cd/counter[0]_i_4_n_1
    SLICE_X45Y43         LUT5 (Prop_lut5_I1_O)        0.124     1.763 r  cd/counter[0]_i_1/O
                         net (fo=28, routed)          1.028     2.791    cd/clear
    SLICE_X44Y39         FDRE                                         r  cd/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          1.449    98.498    cd/clk_out1
    SLICE_X44Y39         FDRE                                         r  cd/counter_reg[1]/C
                         clock pessimism              0.578    99.075    
                         clock uncertainty           -0.140    98.936    
    SLICE_X44Y39         FDRE (Setup_fdre_C_R)       -0.429    98.507    cd/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         98.507    
                         arrival time                          -2.791    
  -------------------------------------------------------------------
                         slack                                 95.716    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 cd/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          0.564    -0.583    cd/clk_out1
    SLICE_X44Y39         FDRE                                         r  cd/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  cd/counter_reg[2]/Q
                         net (fo=2, routed)           0.133    -0.310    cd/counter_reg[2]
    SLICE_X44Y39         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.199 r  cd/counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.199    cd/counter_reg[0]_i_2_n_6
    SLICE_X44Y39         FDRE                                         r  cd/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          0.834    -0.821    cd/clk_out1
    SLICE_X44Y39         FDRE                                         r  cd/counter_reg[2]/C
                         clock pessimism              0.238    -0.583    
    SLICE_X44Y39         FDRE (Hold_fdre_C_D)         0.105    -0.478    cd/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 cd/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          0.565    -0.582    cd/clk_out1
    SLICE_X44Y42         FDRE                                         r  cd/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  cd/counter_reg[14]/Q
                         net (fo=3, routed)           0.134    -0.308    cd/counter_reg[14]
    SLICE_X44Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.197 r  cd/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.197    cd/counter_reg[12]_i_1_n_6
    SLICE_X44Y42         FDRE                                         r  cd/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          0.835    -0.820    cd/clk_out1
    SLICE_X44Y42         FDRE                                         r  cd/counter_reg[14]/C
                         clock pessimism              0.238    -0.582    
    SLICE_X44Y42         FDRE (Hold_fdre_C_D)         0.105    -0.477    cd/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 cd/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          0.566    -0.581    cd/clk_out1
    SLICE_X44Y43         FDRE                                         r  cd/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  cd/counter_reg[18]/Q
                         net (fo=3, routed)           0.134    -0.307    cd/counter_reg[18]
    SLICE_X44Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.196 r  cd/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.196    cd/counter_reg[16]_i_1_n_6
    SLICE_X44Y43         FDRE                                         r  cd/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          0.836    -0.819    cd/clk_out1
    SLICE_X44Y43         FDRE                                         r  cd/counter_reg[18]/C
                         clock pessimism              0.238    -0.581    
    SLICE_X44Y43         FDRE (Hold_fdre_C_D)         0.105    -0.476    cd/counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 cd/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          0.566    -0.581    cd/clk_out1
    SLICE_X44Y44         FDRE                                         r  cd/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  cd/counter_reg[22]/Q
                         net (fo=3, routed)           0.134    -0.307    cd/counter_reg[22]
    SLICE_X44Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.196 r  cd/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.196    cd/counter_reg[20]_i_1_n_6
    SLICE_X44Y44         FDRE                                         r  cd/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          0.836    -0.819    cd/clk_out1
    SLICE_X44Y44         FDRE                                         r  cd/counter_reg[22]/C
                         clock pessimism              0.238    -0.581    
    SLICE_X44Y44         FDRE (Hold_fdre_C_D)         0.105    -0.476    cd/counter_reg[22]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 cd/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          0.565    -0.582    cd/clk_out1
    SLICE_X44Y40         FDRE                                         r  cd/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  cd/counter_reg[6]/Q
                         net (fo=3, routed)           0.134    -0.308    cd/counter_reg[6]
    SLICE_X44Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.197 r  cd/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.197    cd/counter_reg[4]_i_1_n_6
    SLICE_X44Y40         FDRE                                         r  cd/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          0.835    -0.820    cd/clk_out1
    SLICE_X44Y40         FDRE                                         r  cd/counter_reg[6]/C
                         clock pessimism              0.238    -0.582    
    SLICE_X44Y40         FDRE (Hold_fdre_C_D)         0.105    -0.477    cd/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 cd/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          0.565    -0.582    cd/clk_out1
    SLICE_X44Y41         FDRE                                         r  cd/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  cd/counter_reg[10]/Q
                         net (fo=3, routed)           0.134    -0.308    cd/counter_reg[10]
    SLICE_X44Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.197 r  cd/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.197    cd/counter_reg[8]_i_1_n_6
    SLICE_X44Y41         FDRE                                         r  cd/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          0.835    -0.820    cd/clk_out1
    SLICE_X44Y41         FDRE                                         r  cd/counter_reg[10]/C
                         clock pessimism              0.238    -0.582    
    SLICE_X44Y41         FDRE (Hold_fdre_C_D)         0.105    -0.477    cd/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 cd/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.252ns (63.690%)  route 0.144ns (36.310%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          0.566    -0.581    cd/clk_out1
    SLICE_X44Y45         FDRE                                         r  cd/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  cd/counter_reg[26]/Q
                         net (fo=3, routed)           0.144    -0.297    cd/counter_reg[26]
    SLICE_X44Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.186 r  cd/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.186    cd/counter_reg[24]_i_1_n_6
    SLICE_X44Y45         FDRE                                         r  cd/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          0.836    -0.819    cd/clk_out1
    SLICE_X44Y45         FDRE                                         r  cd/counter_reg[26]/C
                         clock pessimism              0.238    -0.581    
    SLICE_X44Y45         FDRE (Hold_fdre_C_D)         0.105    -0.476    cd/counter_reg[26]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 cd/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          0.564    -0.583    cd/clk_out1
    SLICE_X44Y39         FDRE                                         r  cd/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  cd/counter_reg[2]/Q
                         net (fo=2, routed)           0.133    -0.310    cd/counter_reg[2]
    SLICE_X44Y39         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.166 r  cd/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.166    cd/counter_reg[0]_i_2_n_5
    SLICE_X44Y39         FDRE                                         r  cd/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          0.834    -0.821    cd/clk_out1
    SLICE_X44Y39         FDRE                                         r  cd/counter_reg[3]/C
                         clock pessimism              0.238    -0.583    
    SLICE_X44Y39         FDRE (Hold_fdre_C_D)         0.105    -0.478    cd/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 cd/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.085%)  route 0.134ns (31.915%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          0.565    -0.582    cd/clk_out1
    SLICE_X44Y42         FDRE                                         r  cd/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  cd/counter_reg[14]/Q
                         net (fo=3, routed)           0.134    -0.308    cd/counter_reg[14]
    SLICE_X44Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.164 r  cd/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.164    cd/counter_reg[12]_i_1_n_5
    SLICE_X44Y42         FDRE                                         r  cd/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          0.835    -0.820    cd/clk_out1
    SLICE_X44Y42         FDRE                                         r  cd/counter_reg[15]/C
                         clock pessimism              0.238    -0.582    
    SLICE_X44Y42         FDRE (Hold_fdre_C_D)         0.105    -0.477    cd/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 cd/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.085%)  route 0.134ns (31.915%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          0.566    -0.581    cd/clk_out1
    SLICE_X44Y43         FDRE                                         r  cd/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  cd/counter_reg[18]/Q
                         net (fo=3, routed)           0.134    -0.307    cd/counter_reg[18]
    SLICE_X44Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.163 r  cd/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.163    cd/counter_reg[16]_i_1_n_5
    SLICE_X44Y43         FDRE                                         r  cd/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          0.836    -0.819    cd/clk_out1
    SLICE_X44Y43         FDRE                                         r  cd/counter_reg[19]/C
                         clock pessimism              0.238    -0.581    
    SLICE_X44Y43         FDRE (Hold_fdre_C_D)         0.105    -0.476    cd/counter_reg[19]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.314    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16   clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y1  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X45Y43     cd/clock_out_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X44Y39     cd/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X44Y41     cd/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X44Y41     cd/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X44Y42     cd/counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X44Y42     cd/counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X44Y42     cd/counter_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X44Y42     cd/counter_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y1  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X44Y39     cd/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X44Y39     cd/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X44Y39     cd/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X44Y39     cd/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X44Y40     cd/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X44Y40     cd/counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X44Y40     cd/counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X44Y40     cd/counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X45Y43     cd/clock_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X45Y43     cd/clock_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X45Y43     cd/clock_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X44Y43     cd/counter_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X44Y43     cd/counter_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X44Y43     cd/counter_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X44Y43     cd/counter_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X44Y44     cd/counter_reg[20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X44Y44     cd/counter_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X44Y44     cd/counter_reg[22]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X44Y44     cd/counter_reg[23]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X44Y45     cd/counter_reg[24]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       95.410ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.410ns  (required time - arrival time)
  Source:                 cd/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.989ns  (logic 0.704ns (17.649%)  route 3.285ns (82.351%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 98.500 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          1.567    -0.900    cd/clk_out1
    SLICE_X44Y40         FDRE                                         r  cd/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  cd/counter_reg[4]/Q
                         net (fo=3, routed)           1.145     0.702    cd/counter_reg[4]
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124     0.826 r  cd/counter[0]_i_4/O
                         net (fo=1, routed)           0.813     1.639    cd/counter[0]_i_4_n_1
    SLICE_X45Y43         LUT5 (Prop_lut5_I1_O)        0.124     1.763 r  cd/counter[0]_i_1/O
                         net (fo=28, routed)          1.326     3.089    cd/clear
    SLICE_X44Y45         FDRE                                         r  cd/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          1.451    98.500    cd/clk_out1
    SLICE_X44Y45         FDRE                                         r  cd/counter_reg[24]/C
                         clock pessimism              0.578    99.077    
                         clock uncertainty           -0.149    98.928    
    SLICE_X44Y45         FDRE (Setup_fdre_C_R)       -0.429    98.499    cd/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         98.499    
                         arrival time                          -3.089    
  -------------------------------------------------------------------
                         slack                                 95.410    

Slack (MET) :             95.410ns  (required time - arrival time)
  Source:                 cd/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.989ns  (logic 0.704ns (17.649%)  route 3.285ns (82.351%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 98.500 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          1.567    -0.900    cd/clk_out1
    SLICE_X44Y40         FDRE                                         r  cd/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  cd/counter_reg[4]/Q
                         net (fo=3, routed)           1.145     0.702    cd/counter_reg[4]
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124     0.826 r  cd/counter[0]_i_4/O
                         net (fo=1, routed)           0.813     1.639    cd/counter[0]_i_4_n_1
    SLICE_X45Y43         LUT5 (Prop_lut5_I1_O)        0.124     1.763 r  cd/counter[0]_i_1/O
                         net (fo=28, routed)          1.326     3.089    cd/clear
    SLICE_X44Y45         FDRE                                         r  cd/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          1.451    98.500    cd/clk_out1
    SLICE_X44Y45         FDRE                                         r  cd/counter_reg[25]/C
                         clock pessimism              0.578    99.077    
                         clock uncertainty           -0.149    98.928    
    SLICE_X44Y45         FDRE (Setup_fdre_C_R)       -0.429    98.499    cd/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         98.499    
                         arrival time                          -3.089    
  -------------------------------------------------------------------
                         slack                                 95.410    

Slack (MET) :             95.410ns  (required time - arrival time)
  Source:                 cd/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.989ns  (logic 0.704ns (17.649%)  route 3.285ns (82.351%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 98.500 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          1.567    -0.900    cd/clk_out1
    SLICE_X44Y40         FDRE                                         r  cd/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  cd/counter_reg[4]/Q
                         net (fo=3, routed)           1.145     0.702    cd/counter_reg[4]
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124     0.826 r  cd/counter[0]_i_4/O
                         net (fo=1, routed)           0.813     1.639    cd/counter[0]_i_4_n_1
    SLICE_X45Y43         LUT5 (Prop_lut5_I1_O)        0.124     1.763 r  cd/counter[0]_i_1/O
                         net (fo=28, routed)          1.326     3.089    cd/clear
    SLICE_X44Y45         FDRE                                         r  cd/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          1.451    98.500    cd/clk_out1
    SLICE_X44Y45         FDRE                                         r  cd/counter_reg[26]/C
                         clock pessimism              0.578    99.077    
                         clock uncertainty           -0.149    98.928    
    SLICE_X44Y45         FDRE (Setup_fdre_C_R)       -0.429    98.499    cd/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         98.499    
                         arrival time                          -3.089    
  -------------------------------------------------------------------
                         slack                                 95.410    

Slack (MET) :             95.410ns  (required time - arrival time)
  Source:                 cd/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.989ns  (logic 0.704ns (17.649%)  route 3.285ns (82.351%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 98.500 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          1.567    -0.900    cd/clk_out1
    SLICE_X44Y40         FDRE                                         r  cd/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  cd/counter_reg[4]/Q
                         net (fo=3, routed)           1.145     0.702    cd/counter_reg[4]
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124     0.826 r  cd/counter[0]_i_4/O
                         net (fo=1, routed)           0.813     1.639    cd/counter[0]_i_4_n_1
    SLICE_X45Y43         LUT5 (Prop_lut5_I1_O)        0.124     1.763 r  cd/counter[0]_i_1/O
                         net (fo=28, routed)          1.326     3.089    cd/clear
    SLICE_X44Y45         FDRE                                         r  cd/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          1.451    98.500    cd/clk_out1
    SLICE_X44Y45         FDRE                                         r  cd/counter_reg[27]/C
                         clock pessimism              0.578    99.077    
                         clock uncertainty           -0.149    98.928    
    SLICE_X44Y45         FDRE (Setup_fdre_C_R)       -0.429    98.499    cd/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         98.499    
                         arrival time                          -3.089    
  -------------------------------------------------------------------
                         slack                                 95.410    

Slack (MET) :             95.548ns  (required time - arrival time)
  Source:                 cd/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.850ns  (logic 0.704ns (18.284%)  route 3.146ns (81.716%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 98.500 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          1.567    -0.900    cd/clk_out1
    SLICE_X44Y40         FDRE                                         r  cd/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  cd/counter_reg[4]/Q
                         net (fo=3, routed)           1.145     0.702    cd/counter_reg[4]
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124     0.826 r  cd/counter[0]_i_4/O
                         net (fo=1, routed)           0.813     1.639    cd/counter[0]_i_4_n_1
    SLICE_X45Y43         LUT5 (Prop_lut5_I1_O)        0.124     1.763 r  cd/counter[0]_i_1/O
                         net (fo=28, routed)          1.188     2.951    cd/clear
    SLICE_X44Y44         FDRE                                         r  cd/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          1.451    98.500    cd/clk_out1
    SLICE_X44Y44         FDRE                                         r  cd/counter_reg[20]/C
                         clock pessimism              0.578    99.077    
                         clock uncertainty           -0.149    98.928    
    SLICE_X44Y44         FDRE (Setup_fdre_C_R)       -0.429    98.499    cd/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         98.499    
                         arrival time                          -2.951    
  -------------------------------------------------------------------
                         slack                                 95.548    

Slack (MET) :             95.548ns  (required time - arrival time)
  Source:                 cd/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.850ns  (logic 0.704ns (18.284%)  route 3.146ns (81.716%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 98.500 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          1.567    -0.900    cd/clk_out1
    SLICE_X44Y40         FDRE                                         r  cd/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  cd/counter_reg[4]/Q
                         net (fo=3, routed)           1.145     0.702    cd/counter_reg[4]
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124     0.826 r  cd/counter[0]_i_4/O
                         net (fo=1, routed)           0.813     1.639    cd/counter[0]_i_4_n_1
    SLICE_X45Y43         LUT5 (Prop_lut5_I1_O)        0.124     1.763 r  cd/counter[0]_i_1/O
                         net (fo=28, routed)          1.188     2.951    cd/clear
    SLICE_X44Y44         FDRE                                         r  cd/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          1.451    98.500    cd/clk_out1
    SLICE_X44Y44         FDRE                                         r  cd/counter_reg[21]/C
                         clock pessimism              0.578    99.077    
                         clock uncertainty           -0.149    98.928    
    SLICE_X44Y44         FDRE (Setup_fdre_C_R)       -0.429    98.499    cd/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         98.499    
                         arrival time                          -2.951    
  -------------------------------------------------------------------
                         slack                                 95.548    

Slack (MET) :             95.548ns  (required time - arrival time)
  Source:                 cd/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.850ns  (logic 0.704ns (18.284%)  route 3.146ns (81.716%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 98.500 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          1.567    -0.900    cd/clk_out1
    SLICE_X44Y40         FDRE                                         r  cd/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  cd/counter_reg[4]/Q
                         net (fo=3, routed)           1.145     0.702    cd/counter_reg[4]
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124     0.826 r  cd/counter[0]_i_4/O
                         net (fo=1, routed)           0.813     1.639    cd/counter[0]_i_4_n_1
    SLICE_X45Y43         LUT5 (Prop_lut5_I1_O)        0.124     1.763 r  cd/counter[0]_i_1/O
                         net (fo=28, routed)          1.188     2.951    cd/clear
    SLICE_X44Y44         FDRE                                         r  cd/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          1.451    98.500    cd/clk_out1
    SLICE_X44Y44         FDRE                                         r  cd/counter_reg[22]/C
                         clock pessimism              0.578    99.077    
                         clock uncertainty           -0.149    98.928    
    SLICE_X44Y44         FDRE (Setup_fdre_C_R)       -0.429    98.499    cd/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         98.499    
                         arrival time                          -2.951    
  -------------------------------------------------------------------
                         slack                                 95.548    

Slack (MET) :             95.548ns  (required time - arrival time)
  Source:                 cd/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.850ns  (logic 0.704ns (18.284%)  route 3.146ns (81.716%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 98.500 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          1.567    -0.900    cd/clk_out1
    SLICE_X44Y40         FDRE                                         r  cd/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  cd/counter_reg[4]/Q
                         net (fo=3, routed)           1.145     0.702    cd/counter_reg[4]
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124     0.826 r  cd/counter[0]_i_4/O
                         net (fo=1, routed)           0.813     1.639    cd/counter[0]_i_4_n_1
    SLICE_X45Y43         LUT5 (Prop_lut5_I1_O)        0.124     1.763 r  cd/counter[0]_i_1/O
                         net (fo=28, routed)          1.188     2.951    cd/clear
    SLICE_X44Y44         FDRE                                         r  cd/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          1.451    98.500    cd/clk_out1
    SLICE_X44Y44         FDRE                                         r  cd/counter_reg[23]/C
                         clock pessimism              0.578    99.077    
                         clock uncertainty           -0.149    98.928    
    SLICE_X44Y44         FDRE (Setup_fdre_C_R)       -0.429    98.499    cd/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         98.499    
                         arrival time                          -2.951    
  -------------------------------------------------------------------
                         slack                                 95.548    

Slack (MET) :             95.706ns  (required time - arrival time)
  Source:                 cd/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.690ns  (logic 0.704ns (19.078%)  route 2.986ns (80.922%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 98.498 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          1.567    -0.900    cd/clk_out1
    SLICE_X44Y40         FDRE                                         r  cd/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  cd/counter_reg[4]/Q
                         net (fo=3, routed)           1.145     0.702    cd/counter_reg[4]
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124     0.826 r  cd/counter[0]_i_4/O
                         net (fo=1, routed)           0.813     1.639    cd/counter[0]_i_4_n_1
    SLICE_X45Y43         LUT5 (Prop_lut5_I1_O)        0.124     1.763 r  cd/counter[0]_i_1/O
                         net (fo=28, routed)          1.028     2.791    cd/clear
    SLICE_X44Y39         FDRE                                         r  cd/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          1.449    98.498    cd/clk_out1
    SLICE_X44Y39         FDRE                                         r  cd/counter_reg[0]/C
                         clock pessimism              0.578    99.075    
                         clock uncertainty           -0.149    98.926    
    SLICE_X44Y39         FDRE (Setup_fdre_C_R)       -0.429    98.497    cd/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         98.497    
                         arrival time                          -2.791    
  -------------------------------------------------------------------
                         slack                                 95.706    

Slack (MET) :             95.706ns  (required time - arrival time)
  Source:                 cd/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.690ns  (logic 0.704ns (19.078%)  route 2.986ns (80.922%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 98.498 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          1.567    -0.900    cd/clk_out1
    SLICE_X44Y40         FDRE                                         r  cd/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  cd/counter_reg[4]/Q
                         net (fo=3, routed)           1.145     0.702    cd/counter_reg[4]
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124     0.826 r  cd/counter[0]_i_4/O
                         net (fo=1, routed)           0.813     1.639    cd/counter[0]_i_4_n_1
    SLICE_X45Y43         LUT5 (Prop_lut5_I1_O)        0.124     1.763 r  cd/counter[0]_i_1/O
                         net (fo=28, routed)          1.028     2.791    cd/clear
    SLICE_X44Y39         FDRE                                         r  cd/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          1.449    98.498    cd/clk_out1
    SLICE_X44Y39         FDRE                                         r  cd/counter_reg[1]/C
                         clock pessimism              0.578    99.075    
                         clock uncertainty           -0.149    98.926    
    SLICE_X44Y39         FDRE (Setup_fdre_C_R)       -0.429    98.497    cd/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         98.497    
                         arrival time                          -2.791    
  -------------------------------------------------------------------
                         slack                                 95.706    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 cd/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          0.564    -0.583    cd/clk_out1
    SLICE_X44Y39         FDRE                                         r  cd/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  cd/counter_reg[2]/Q
                         net (fo=2, routed)           0.133    -0.310    cd/counter_reg[2]
    SLICE_X44Y39         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.199 r  cd/counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.199    cd/counter_reg[0]_i_2_n_6
    SLICE_X44Y39         FDRE                                         r  cd/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          0.834    -0.821    cd/clk_out1
    SLICE_X44Y39         FDRE                                         r  cd/counter_reg[2]/C
                         clock pessimism              0.238    -0.583    
                         clock uncertainty            0.149    -0.434    
    SLICE_X44Y39         FDRE (Hold_fdre_C_D)         0.105    -0.329    cd/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 cd/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          0.565    -0.582    cd/clk_out1
    SLICE_X44Y42         FDRE                                         r  cd/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  cd/counter_reg[14]/Q
                         net (fo=3, routed)           0.134    -0.308    cd/counter_reg[14]
    SLICE_X44Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.197 r  cd/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.197    cd/counter_reg[12]_i_1_n_6
    SLICE_X44Y42         FDRE                                         r  cd/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          0.835    -0.820    cd/clk_out1
    SLICE_X44Y42         FDRE                                         r  cd/counter_reg[14]/C
                         clock pessimism              0.238    -0.582    
                         clock uncertainty            0.149    -0.433    
    SLICE_X44Y42         FDRE (Hold_fdre_C_D)         0.105    -0.328    cd/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 cd/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          0.566    -0.581    cd/clk_out1
    SLICE_X44Y43         FDRE                                         r  cd/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  cd/counter_reg[18]/Q
                         net (fo=3, routed)           0.134    -0.307    cd/counter_reg[18]
    SLICE_X44Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.196 r  cd/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.196    cd/counter_reg[16]_i_1_n_6
    SLICE_X44Y43         FDRE                                         r  cd/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          0.836    -0.819    cd/clk_out1
    SLICE_X44Y43         FDRE                                         r  cd/counter_reg[18]/C
                         clock pessimism              0.238    -0.581    
                         clock uncertainty            0.149    -0.432    
    SLICE_X44Y43         FDRE (Hold_fdre_C_D)         0.105    -0.327    cd/counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 cd/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          0.566    -0.581    cd/clk_out1
    SLICE_X44Y44         FDRE                                         r  cd/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  cd/counter_reg[22]/Q
                         net (fo=3, routed)           0.134    -0.307    cd/counter_reg[22]
    SLICE_X44Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.196 r  cd/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.196    cd/counter_reg[20]_i_1_n_6
    SLICE_X44Y44         FDRE                                         r  cd/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          0.836    -0.819    cd/clk_out1
    SLICE_X44Y44         FDRE                                         r  cd/counter_reg[22]/C
                         clock pessimism              0.238    -0.581    
                         clock uncertainty            0.149    -0.432    
    SLICE_X44Y44         FDRE (Hold_fdre_C_D)         0.105    -0.327    cd/counter_reg[22]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 cd/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          0.565    -0.582    cd/clk_out1
    SLICE_X44Y40         FDRE                                         r  cd/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  cd/counter_reg[6]/Q
                         net (fo=3, routed)           0.134    -0.308    cd/counter_reg[6]
    SLICE_X44Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.197 r  cd/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.197    cd/counter_reg[4]_i_1_n_6
    SLICE_X44Y40         FDRE                                         r  cd/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          0.835    -0.820    cd/clk_out1
    SLICE_X44Y40         FDRE                                         r  cd/counter_reg[6]/C
                         clock pessimism              0.238    -0.582    
                         clock uncertainty            0.149    -0.433    
    SLICE_X44Y40         FDRE (Hold_fdre_C_D)         0.105    -0.328    cd/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 cd/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          0.565    -0.582    cd/clk_out1
    SLICE_X44Y41         FDRE                                         r  cd/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  cd/counter_reg[10]/Q
                         net (fo=3, routed)           0.134    -0.308    cd/counter_reg[10]
    SLICE_X44Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.197 r  cd/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.197    cd/counter_reg[8]_i_1_n_6
    SLICE_X44Y41         FDRE                                         r  cd/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          0.835    -0.820    cd/clk_out1
    SLICE_X44Y41         FDRE                                         r  cd/counter_reg[10]/C
                         clock pessimism              0.238    -0.582    
                         clock uncertainty            0.149    -0.433    
    SLICE_X44Y41         FDRE (Hold_fdre_C_D)         0.105    -0.328    cd/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 cd/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.252ns (63.690%)  route 0.144ns (36.310%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          0.566    -0.581    cd/clk_out1
    SLICE_X44Y45         FDRE                                         r  cd/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  cd/counter_reg[26]/Q
                         net (fo=3, routed)           0.144    -0.297    cd/counter_reg[26]
    SLICE_X44Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.186 r  cd/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.186    cd/counter_reg[24]_i_1_n_6
    SLICE_X44Y45         FDRE                                         r  cd/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          0.836    -0.819    cd/clk_out1
    SLICE_X44Y45         FDRE                                         r  cd/counter_reg[26]/C
                         clock pessimism              0.238    -0.581    
                         clock uncertainty            0.149    -0.432    
    SLICE_X44Y45         FDRE (Hold_fdre_C_D)         0.105    -0.327    cd/counter_reg[26]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 cd/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          0.564    -0.583    cd/clk_out1
    SLICE_X44Y39         FDRE                                         r  cd/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  cd/counter_reg[2]/Q
                         net (fo=2, routed)           0.133    -0.310    cd/counter_reg[2]
    SLICE_X44Y39         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.166 r  cd/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.166    cd/counter_reg[0]_i_2_n_5
    SLICE_X44Y39         FDRE                                         r  cd/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          0.834    -0.821    cd/clk_out1
    SLICE_X44Y39         FDRE                                         r  cd/counter_reg[3]/C
                         clock pessimism              0.238    -0.583    
                         clock uncertainty            0.149    -0.434    
    SLICE_X44Y39         FDRE (Hold_fdre_C_D)         0.105    -0.329    cd/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 cd/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.085%)  route 0.134ns (31.915%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          0.565    -0.582    cd/clk_out1
    SLICE_X44Y42         FDRE                                         r  cd/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  cd/counter_reg[14]/Q
                         net (fo=3, routed)           0.134    -0.308    cd/counter_reg[14]
    SLICE_X44Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.164 r  cd/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.164    cd/counter_reg[12]_i_1_n_5
    SLICE_X44Y42         FDRE                                         r  cd/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          0.835    -0.820    cd/clk_out1
    SLICE_X44Y42         FDRE                                         r  cd/counter_reg[15]/C
                         clock pessimism              0.238    -0.582    
                         clock uncertainty            0.149    -0.433    
    SLICE_X44Y42         FDRE (Hold_fdre_C_D)         0.105    -0.328    cd/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 cd/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.085%)  route 0.134ns (31.915%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          0.566    -0.581    cd/clk_out1
    SLICE_X44Y43         FDRE                                         r  cd/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  cd/counter_reg[18]/Q
                         net (fo=3, routed)           0.134    -0.307    cd/counter_reg[18]
    SLICE_X44Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.163 r  cd/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.163    cd/counter_reg[16]_i_1_n_5
    SLICE_X44Y43         FDRE                                         r  cd/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          0.836    -0.819    cd/clk_out1
    SLICE_X44Y43         FDRE                                         r  cd/counter_reg[19]/C
                         clock pessimism              0.238    -0.581    
                         clock uncertainty            0.149    -0.432    
    SLICE_X44Y43         FDRE (Hold_fdre_C_D)         0.105    -0.327    cd/counter_reg[19]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.164    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       95.410ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.410ns  (required time - arrival time)
  Source:                 cd/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.989ns  (logic 0.704ns (17.649%)  route 3.285ns (82.351%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 98.500 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          1.567    -0.900    cd/clk_out1
    SLICE_X44Y40         FDRE                                         r  cd/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  cd/counter_reg[4]/Q
                         net (fo=3, routed)           1.145     0.702    cd/counter_reg[4]
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124     0.826 r  cd/counter[0]_i_4/O
                         net (fo=1, routed)           0.813     1.639    cd/counter[0]_i_4_n_1
    SLICE_X45Y43         LUT5 (Prop_lut5_I1_O)        0.124     1.763 r  cd/counter[0]_i_1/O
                         net (fo=28, routed)          1.326     3.089    cd/clear
    SLICE_X44Y45         FDRE                                         r  cd/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          1.451    98.500    cd/clk_out1
    SLICE_X44Y45         FDRE                                         r  cd/counter_reg[24]/C
                         clock pessimism              0.578    99.077    
                         clock uncertainty           -0.149    98.928    
    SLICE_X44Y45         FDRE (Setup_fdre_C_R)       -0.429    98.499    cd/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         98.499    
                         arrival time                          -3.089    
  -------------------------------------------------------------------
                         slack                                 95.410    

Slack (MET) :             95.410ns  (required time - arrival time)
  Source:                 cd/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.989ns  (logic 0.704ns (17.649%)  route 3.285ns (82.351%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 98.500 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          1.567    -0.900    cd/clk_out1
    SLICE_X44Y40         FDRE                                         r  cd/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  cd/counter_reg[4]/Q
                         net (fo=3, routed)           1.145     0.702    cd/counter_reg[4]
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124     0.826 r  cd/counter[0]_i_4/O
                         net (fo=1, routed)           0.813     1.639    cd/counter[0]_i_4_n_1
    SLICE_X45Y43         LUT5 (Prop_lut5_I1_O)        0.124     1.763 r  cd/counter[0]_i_1/O
                         net (fo=28, routed)          1.326     3.089    cd/clear
    SLICE_X44Y45         FDRE                                         r  cd/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          1.451    98.500    cd/clk_out1
    SLICE_X44Y45         FDRE                                         r  cd/counter_reg[25]/C
                         clock pessimism              0.578    99.077    
                         clock uncertainty           -0.149    98.928    
    SLICE_X44Y45         FDRE (Setup_fdre_C_R)       -0.429    98.499    cd/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         98.499    
                         arrival time                          -3.089    
  -------------------------------------------------------------------
                         slack                                 95.410    

Slack (MET) :             95.410ns  (required time - arrival time)
  Source:                 cd/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.989ns  (logic 0.704ns (17.649%)  route 3.285ns (82.351%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 98.500 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          1.567    -0.900    cd/clk_out1
    SLICE_X44Y40         FDRE                                         r  cd/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  cd/counter_reg[4]/Q
                         net (fo=3, routed)           1.145     0.702    cd/counter_reg[4]
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124     0.826 r  cd/counter[0]_i_4/O
                         net (fo=1, routed)           0.813     1.639    cd/counter[0]_i_4_n_1
    SLICE_X45Y43         LUT5 (Prop_lut5_I1_O)        0.124     1.763 r  cd/counter[0]_i_1/O
                         net (fo=28, routed)          1.326     3.089    cd/clear
    SLICE_X44Y45         FDRE                                         r  cd/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          1.451    98.500    cd/clk_out1
    SLICE_X44Y45         FDRE                                         r  cd/counter_reg[26]/C
                         clock pessimism              0.578    99.077    
                         clock uncertainty           -0.149    98.928    
    SLICE_X44Y45         FDRE (Setup_fdre_C_R)       -0.429    98.499    cd/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         98.499    
                         arrival time                          -3.089    
  -------------------------------------------------------------------
                         slack                                 95.410    

Slack (MET) :             95.410ns  (required time - arrival time)
  Source:                 cd/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.989ns  (logic 0.704ns (17.649%)  route 3.285ns (82.351%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 98.500 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          1.567    -0.900    cd/clk_out1
    SLICE_X44Y40         FDRE                                         r  cd/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  cd/counter_reg[4]/Q
                         net (fo=3, routed)           1.145     0.702    cd/counter_reg[4]
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124     0.826 r  cd/counter[0]_i_4/O
                         net (fo=1, routed)           0.813     1.639    cd/counter[0]_i_4_n_1
    SLICE_X45Y43         LUT5 (Prop_lut5_I1_O)        0.124     1.763 r  cd/counter[0]_i_1/O
                         net (fo=28, routed)          1.326     3.089    cd/clear
    SLICE_X44Y45         FDRE                                         r  cd/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          1.451    98.500    cd/clk_out1
    SLICE_X44Y45         FDRE                                         r  cd/counter_reg[27]/C
                         clock pessimism              0.578    99.077    
                         clock uncertainty           -0.149    98.928    
    SLICE_X44Y45         FDRE (Setup_fdre_C_R)       -0.429    98.499    cd/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         98.499    
                         arrival time                          -3.089    
  -------------------------------------------------------------------
                         slack                                 95.410    

Slack (MET) :             95.548ns  (required time - arrival time)
  Source:                 cd/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.850ns  (logic 0.704ns (18.284%)  route 3.146ns (81.716%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 98.500 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          1.567    -0.900    cd/clk_out1
    SLICE_X44Y40         FDRE                                         r  cd/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  cd/counter_reg[4]/Q
                         net (fo=3, routed)           1.145     0.702    cd/counter_reg[4]
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124     0.826 r  cd/counter[0]_i_4/O
                         net (fo=1, routed)           0.813     1.639    cd/counter[0]_i_4_n_1
    SLICE_X45Y43         LUT5 (Prop_lut5_I1_O)        0.124     1.763 r  cd/counter[0]_i_1/O
                         net (fo=28, routed)          1.188     2.951    cd/clear
    SLICE_X44Y44         FDRE                                         r  cd/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          1.451    98.500    cd/clk_out1
    SLICE_X44Y44         FDRE                                         r  cd/counter_reg[20]/C
                         clock pessimism              0.578    99.077    
                         clock uncertainty           -0.149    98.928    
    SLICE_X44Y44         FDRE (Setup_fdre_C_R)       -0.429    98.499    cd/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         98.499    
                         arrival time                          -2.951    
  -------------------------------------------------------------------
                         slack                                 95.548    

Slack (MET) :             95.548ns  (required time - arrival time)
  Source:                 cd/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.850ns  (logic 0.704ns (18.284%)  route 3.146ns (81.716%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 98.500 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          1.567    -0.900    cd/clk_out1
    SLICE_X44Y40         FDRE                                         r  cd/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  cd/counter_reg[4]/Q
                         net (fo=3, routed)           1.145     0.702    cd/counter_reg[4]
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124     0.826 r  cd/counter[0]_i_4/O
                         net (fo=1, routed)           0.813     1.639    cd/counter[0]_i_4_n_1
    SLICE_X45Y43         LUT5 (Prop_lut5_I1_O)        0.124     1.763 r  cd/counter[0]_i_1/O
                         net (fo=28, routed)          1.188     2.951    cd/clear
    SLICE_X44Y44         FDRE                                         r  cd/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          1.451    98.500    cd/clk_out1
    SLICE_X44Y44         FDRE                                         r  cd/counter_reg[21]/C
                         clock pessimism              0.578    99.077    
                         clock uncertainty           -0.149    98.928    
    SLICE_X44Y44         FDRE (Setup_fdre_C_R)       -0.429    98.499    cd/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         98.499    
                         arrival time                          -2.951    
  -------------------------------------------------------------------
                         slack                                 95.548    

Slack (MET) :             95.548ns  (required time - arrival time)
  Source:                 cd/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.850ns  (logic 0.704ns (18.284%)  route 3.146ns (81.716%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 98.500 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          1.567    -0.900    cd/clk_out1
    SLICE_X44Y40         FDRE                                         r  cd/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  cd/counter_reg[4]/Q
                         net (fo=3, routed)           1.145     0.702    cd/counter_reg[4]
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124     0.826 r  cd/counter[0]_i_4/O
                         net (fo=1, routed)           0.813     1.639    cd/counter[0]_i_4_n_1
    SLICE_X45Y43         LUT5 (Prop_lut5_I1_O)        0.124     1.763 r  cd/counter[0]_i_1/O
                         net (fo=28, routed)          1.188     2.951    cd/clear
    SLICE_X44Y44         FDRE                                         r  cd/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          1.451    98.500    cd/clk_out1
    SLICE_X44Y44         FDRE                                         r  cd/counter_reg[22]/C
                         clock pessimism              0.578    99.077    
                         clock uncertainty           -0.149    98.928    
    SLICE_X44Y44         FDRE (Setup_fdre_C_R)       -0.429    98.499    cd/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         98.499    
                         arrival time                          -2.951    
  -------------------------------------------------------------------
                         slack                                 95.548    

Slack (MET) :             95.548ns  (required time - arrival time)
  Source:                 cd/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.850ns  (logic 0.704ns (18.284%)  route 3.146ns (81.716%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 98.500 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          1.567    -0.900    cd/clk_out1
    SLICE_X44Y40         FDRE                                         r  cd/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  cd/counter_reg[4]/Q
                         net (fo=3, routed)           1.145     0.702    cd/counter_reg[4]
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124     0.826 r  cd/counter[0]_i_4/O
                         net (fo=1, routed)           0.813     1.639    cd/counter[0]_i_4_n_1
    SLICE_X45Y43         LUT5 (Prop_lut5_I1_O)        0.124     1.763 r  cd/counter[0]_i_1/O
                         net (fo=28, routed)          1.188     2.951    cd/clear
    SLICE_X44Y44         FDRE                                         r  cd/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          1.451    98.500    cd/clk_out1
    SLICE_X44Y44         FDRE                                         r  cd/counter_reg[23]/C
                         clock pessimism              0.578    99.077    
                         clock uncertainty           -0.149    98.928    
    SLICE_X44Y44         FDRE (Setup_fdre_C_R)       -0.429    98.499    cd/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         98.499    
                         arrival time                          -2.951    
  -------------------------------------------------------------------
                         slack                                 95.548    

Slack (MET) :             95.706ns  (required time - arrival time)
  Source:                 cd/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.690ns  (logic 0.704ns (19.078%)  route 2.986ns (80.922%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 98.498 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          1.567    -0.900    cd/clk_out1
    SLICE_X44Y40         FDRE                                         r  cd/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  cd/counter_reg[4]/Q
                         net (fo=3, routed)           1.145     0.702    cd/counter_reg[4]
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124     0.826 r  cd/counter[0]_i_4/O
                         net (fo=1, routed)           0.813     1.639    cd/counter[0]_i_4_n_1
    SLICE_X45Y43         LUT5 (Prop_lut5_I1_O)        0.124     1.763 r  cd/counter[0]_i_1/O
                         net (fo=28, routed)          1.028     2.791    cd/clear
    SLICE_X44Y39         FDRE                                         r  cd/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          1.449    98.498    cd/clk_out1
    SLICE_X44Y39         FDRE                                         r  cd/counter_reg[0]/C
                         clock pessimism              0.578    99.075    
                         clock uncertainty           -0.149    98.926    
    SLICE_X44Y39         FDRE (Setup_fdre_C_R)       -0.429    98.497    cd/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         98.497    
                         arrival time                          -2.791    
  -------------------------------------------------------------------
                         slack                                 95.706    

Slack (MET) :             95.706ns  (required time - arrival time)
  Source:                 cd/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.690ns  (logic 0.704ns (19.078%)  route 2.986ns (80.922%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 98.498 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          1.567    -0.900    cd/clk_out1
    SLICE_X44Y40         FDRE                                         r  cd/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  cd/counter_reg[4]/Q
                         net (fo=3, routed)           1.145     0.702    cd/counter_reg[4]
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124     0.826 r  cd/counter[0]_i_4/O
                         net (fo=1, routed)           0.813     1.639    cd/counter[0]_i_4_n_1
    SLICE_X45Y43         LUT5 (Prop_lut5_I1_O)        0.124     1.763 r  cd/counter[0]_i_1/O
                         net (fo=28, routed)          1.028     2.791    cd/clear
    SLICE_X44Y39         FDRE                                         r  cd/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          1.449    98.498    cd/clk_out1
    SLICE_X44Y39         FDRE                                         r  cd/counter_reg[1]/C
                         clock pessimism              0.578    99.075    
                         clock uncertainty           -0.149    98.926    
    SLICE_X44Y39         FDRE (Setup_fdre_C_R)       -0.429    98.497    cd/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         98.497    
                         arrival time                          -2.791    
  -------------------------------------------------------------------
                         slack                                 95.706    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 cd/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          0.564    -0.583    cd/clk_out1
    SLICE_X44Y39         FDRE                                         r  cd/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  cd/counter_reg[2]/Q
                         net (fo=2, routed)           0.133    -0.310    cd/counter_reg[2]
    SLICE_X44Y39         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.199 r  cd/counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.199    cd/counter_reg[0]_i_2_n_6
    SLICE_X44Y39         FDRE                                         r  cd/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          0.834    -0.821    cd/clk_out1
    SLICE_X44Y39         FDRE                                         r  cd/counter_reg[2]/C
                         clock pessimism              0.238    -0.583    
                         clock uncertainty            0.149    -0.434    
    SLICE_X44Y39         FDRE (Hold_fdre_C_D)         0.105    -0.329    cd/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 cd/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          0.565    -0.582    cd/clk_out1
    SLICE_X44Y42         FDRE                                         r  cd/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  cd/counter_reg[14]/Q
                         net (fo=3, routed)           0.134    -0.308    cd/counter_reg[14]
    SLICE_X44Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.197 r  cd/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.197    cd/counter_reg[12]_i_1_n_6
    SLICE_X44Y42         FDRE                                         r  cd/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          0.835    -0.820    cd/clk_out1
    SLICE_X44Y42         FDRE                                         r  cd/counter_reg[14]/C
                         clock pessimism              0.238    -0.582    
                         clock uncertainty            0.149    -0.433    
    SLICE_X44Y42         FDRE (Hold_fdre_C_D)         0.105    -0.328    cd/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 cd/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          0.566    -0.581    cd/clk_out1
    SLICE_X44Y43         FDRE                                         r  cd/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  cd/counter_reg[18]/Q
                         net (fo=3, routed)           0.134    -0.307    cd/counter_reg[18]
    SLICE_X44Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.196 r  cd/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.196    cd/counter_reg[16]_i_1_n_6
    SLICE_X44Y43         FDRE                                         r  cd/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          0.836    -0.819    cd/clk_out1
    SLICE_X44Y43         FDRE                                         r  cd/counter_reg[18]/C
                         clock pessimism              0.238    -0.581    
                         clock uncertainty            0.149    -0.432    
    SLICE_X44Y43         FDRE (Hold_fdre_C_D)         0.105    -0.327    cd/counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 cd/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          0.566    -0.581    cd/clk_out1
    SLICE_X44Y44         FDRE                                         r  cd/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  cd/counter_reg[22]/Q
                         net (fo=3, routed)           0.134    -0.307    cd/counter_reg[22]
    SLICE_X44Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.196 r  cd/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.196    cd/counter_reg[20]_i_1_n_6
    SLICE_X44Y44         FDRE                                         r  cd/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          0.836    -0.819    cd/clk_out1
    SLICE_X44Y44         FDRE                                         r  cd/counter_reg[22]/C
                         clock pessimism              0.238    -0.581    
                         clock uncertainty            0.149    -0.432    
    SLICE_X44Y44         FDRE (Hold_fdre_C_D)         0.105    -0.327    cd/counter_reg[22]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 cd/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          0.565    -0.582    cd/clk_out1
    SLICE_X44Y40         FDRE                                         r  cd/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  cd/counter_reg[6]/Q
                         net (fo=3, routed)           0.134    -0.308    cd/counter_reg[6]
    SLICE_X44Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.197 r  cd/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.197    cd/counter_reg[4]_i_1_n_6
    SLICE_X44Y40         FDRE                                         r  cd/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          0.835    -0.820    cd/clk_out1
    SLICE_X44Y40         FDRE                                         r  cd/counter_reg[6]/C
                         clock pessimism              0.238    -0.582    
                         clock uncertainty            0.149    -0.433    
    SLICE_X44Y40         FDRE (Hold_fdre_C_D)         0.105    -0.328    cd/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 cd/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          0.565    -0.582    cd/clk_out1
    SLICE_X44Y41         FDRE                                         r  cd/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  cd/counter_reg[10]/Q
                         net (fo=3, routed)           0.134    -0.308    cd/counter_reg[10]
    SLICE_X44Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.197 r  cd/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.197    cd/counter_reg[8]_i_1_n_6
    SLICE_X44Y41         FDRE                                         r  cd/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          0.835    -0.820    cd/clk_out1
    SLICE_X44Y41         FDRE                                         r  cd/counter_reg[10]/C
                         clock pessimism              0.238    -0.582    
                         clock uncertainty            0.149    -0.433    
    SLICE_X44Y41         FDRE (Hold_fdre_C_D)         0.105    -0.328    cd/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 cd/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.252ns (63.690%)  route 0.144ns (36.310%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          0.566    -0.581    cd/clk_out1
    SLICE_X44Y45         FDRE                                         r  cd/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  cd/counter_reg[26]/Q
                         net (fo=3, routed)           0.144    -0.297    cd/counter_reg[26]
    SLICE_X44Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.186 r  cd/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.186    cd/counter_reg[24]_i_1_n_6
    SLICE_X44Y45         FDRE                                         r  cd/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          0.836    -0.819    cd/clk_out1
    SLICE_X44Y45         FDRE                                         r  cd/counter_reg[26]/C
                         clock pessimism              0.238    -0.581    
                         clock uncertainty            0.149    -0.432    
    SLICE_X44Y45         FDRE (Hold_fdre_C_D)         0.105    -0.327    cd/counter_reg[26]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 cd/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          0.564    -0.583    cd/clk_out1
    SLICE_X44Y39         FDRE                                         r  cd/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  cd/counter_reg[2]/Q
                         net (fo=2, routed)           0.133    -0.310    cd/counter_reg[2]
    SLICE_X44Y39         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.166 r  cd/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.166    cd/counter_reg[0]_i_2_n_5
    SLICE_X44Y39         FDRE                                         r  cd/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          0.834    -0.821    cd/clk_out1
    SLICE_X44Y39         FDRE                                         r  cd/counter_reg[3]/C
                         clock pessimism              0.238    -0.583    
                         clock uncertainty            0.149    -0.434    
    SLICE_X44Y39         FDRE (Hold_fdre_C_D)         0.105    -0.329    cd/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 cd/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.085%)  route 0.134ns (31.915%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          0.565    -0.582    cd/clk_out1
    SLICE_X44Y42         FDRE                                         r  cd/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  cd/counter_reg[14]/Q
                         net (fo=3, routed)           0.134    -0.308    cd/counter_reg[14]
    SLICE_X44Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.164 r  cd/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.164    cd/counter_reg[12]_i_1_n_5
    SLICE_X44Y42         FDRE                                         r  cd/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          0.835    -0.820    cd/clk_out1
    SLICE_X44Y42         FDRE                                         r  cd/counter_reg[15]/C
                         clock pessimism              0.238    -0.582    
                         clock uncertainty            0.149    -0.433    
    SLICE_X44Y42         FDRE (Hold_fdre_C_D)         0.105    -0.328    cd/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 cd/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cd/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.085%)  route 0.134ns (31.915%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          0.566    -0.581    cd/clk_out1
    SLICE_X44Y43         FDRE                                         r  cd/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  cd/counter_reg[18]/Q
                         net (fo=3, routed)           0.134    -0.307    cd/counter_reg[18]
    SLICE_X44Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.163 r  cd/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.163    cd/counter_reg[16]_i_1_n_5
    SLICE_X44Y43         FDRE                                         r  cd/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=29, routed)          0.836    -0.819    cd/clk_out1
    SLICE_X44Y43         FDRE                                         r  cd/counter_reg[19]/C
                         clock pessimism              0.238    -0.581    
                         clock uncertainty            0.149    -0.432    
    SLICE_X44Y43         FDRE (Hold_fdre_C_D)         0.105    -0.327    cd/counter_reg[19]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.164    





