[
 {
  "InstFile" : "D:/Verilog/tang/UART_TX/src/TOP.v",
  "InstLine" : 1,
  "InstName" : "top_UART_TX",
  "ModuleFile" : "D:/Verilog/tang/UART_TX/src/TOP.v",
  "ModuleLine" : 1,
  "ModuleName" : "top_UART_TX",
  "SubInsts" : [
   {
    "InstFile" : "D:/Verilog/tang/UART_TX/src/TOP.v",
    "InstLine" : 24,
    "InstName" : "uart_tx_inst",
    "ModuleFile" : "D:/Verilog/tang/UART_TX/src/UART_TX.v",
    "ModuleLine" : 1,
    "ModuleName" : "UART_TX"
   }
  ]
 }
]