Classic Timing Analyzer report for part3
Sat Dec 08 20:22:50 2018
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                     ;
+------------------------------+-------+---------------+-------------+-------+---------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From  ; To      ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+-------+---------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 8.980 ns    ; SW[8] ; LEDG[4] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;       ;         ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+-------+---------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------+
; tpd                                                           ;
+-------+-------------------+-----------------+-------+---------+
; Slack ; Required P2P Time ; Actual P2P Time ; From  ; To      ;
+-------+-------------------+-----------------+-------+---------+
; N/A   ; None              ; 8.980 ns        ; SW[8] ; LEDG[4] ;
; N/A   ; None              ; 8.944 ns        ; SW[8] ; LEDG[3] ;
; N/A   ; None              ; 8.545 ns        ; SW[8] ; LEDG[2] ;
; N/A   ; None              ; 8.323 ns        ; SW[0] ; LEDG[4] ;
; N/A   ; None              ; 8.287 ns        ; SW[0] ; LEDG[3] ;
; N/A   ; None              ; 8.129 ns        ; SW[4] ; LEDG[4] ;
; N/A   ; None              ; 8.093 ns        ; SW[4] ; LEDG[3] ;
; N/A   ; None              ; 7.888 ns        ; SW[0] ; LEDG[2] ;
; N/A   ; None              ; 7.858 ns        ; SW[8] ; LEDG[1] ;
; N/A   ; None              ; 7.694 ns        ; SW[4] ; LEDG[2] ;
; N/A   ; None              ; 7.406 ns        ; SW[1] ; LEDG[4] ;
; N/A   ; None              ; 7.370 ns        ; SW[1] ; LEDG[3] ;
; N/A   ; None              ; 7.368 ns        ; SW[5] ; LEDG[4] ;
; N/A   ; None              ; 7.332 ns        ; SW[5] ; LEDG[3] ;
; N/A   ; None              ; 7.330 ns        ; SW[7] ; LEDG[4] ;
; N/A   ; None              ; 7.291 ns        ; SW[7] ; LEDG[3] ;
; N/A   ; None              ; 7.201 ns        ; SW[0] ; LEDG[1] ;
; N/A   ; None              ; 7.190 ns        ; SW[8] ; LEDG[0] ;
; N/A   ; None              ; 7.007 ns        ; SW[4] ; LEDG[1] ;
; N/A   ; None              ; 6.971 ns        ; SW[1] ; LEDG[2] ;
; N/A   ; None              ; 6.933 ns        ; SW[5] ; LEDG[2] ;
; N/A   ; None              ; 6.801 ns        ; SW[8] ; LEDR[8] ;
; N/A   ; None              ; 6.624 ns        ; SW[7] ; LEDR[7] ;
; N/A   ; None              ; 6.529 ns        ; SW[0] ; LEDG[0] ;
; N/A   ; None              ; 6.451 ns        ; SW[6] ; LEDG[4] ;
; N/A   ; None              ; 6.447 ns        ; SW[2] ; LEDG[4] ;
; N/A   ; None              ; 6.415 ns        ; SW[6] ; LEDG[3] ;
; N/A   ; None              ; 6.411 ns        ; SW[2] ; LEDG[3] ;
; N/A   ; None              ; 6.335 ns        ; SW[4] ; LEDG[0] ;
; N/A   ; None              ; 6.283 ns        ; SW[1] ; LEDG[1] ;
; N/A   ; None              ; 6.249 ns        ; SW[5] ; LEDG[1] ;
; N/A   ; None              ; 6.025 ns        ; SW[3] ; LEDG[4] ;
; N/A   ; None              ; 6.020 ns        ; SW[6] ; LEDG[2] ;
; N/A   ; None              ; 6.012 ns        ; SW[2] ; LEDG[2] ;
; N/A   ; None              ; 5.990 ns        ; SW[3] ; LEDG[3] ;
; N/A   ; None              ; 5.870 ns        ; SW[1] ; LEDR[1] ;
; N/A   ; None              ; 5.744 ns        ; SW[5] ; LEDR[5] ;
; N/A   ; None              ; 5.721 ns        ; SW[4] ; LEDR[4] ;
; N/A   ; None              ; 5.642 ns        ; SW[2] ; LEDR[2] ;
; N/A   ; None              ; 5.571 ns        ; SW[6] ; LEDR[6] ;
; N/A   ; None              ; 5.472 ns        ; SW[3] ; LEDR[3] ;
; N/A   ; None              ; 5.179 ns        ; SW[0] ; LEDR[0] ;
+-------+-------------------+-----------------+-------+---------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Sat Dec 08 20:22:50 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off part3 -c part3 --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Longest tpd from source pin "SW[8]" to destination pin "LEDG[4]" is 8.980 ns
    Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_B13; Fanout = 3; PIN Node = 'SW[8]'
    Info: 2: + IC(2.535 ns) + CELL(0.275 ns) = 3.809 ns; Loc. = LCCOMB_X59_Y1_N2; Fanout = 2; COMB Node = 'fa:bit0|co~3'
    Info: 3: + IC(0.252 ns) + CELL(0.419 ns) = 4.480 ns; Loc. = LCCOMB_X59_Y1_N6; Fanout = 2; COMB Node = 'fa:bit1|co~3'
    Info: 4: + IC(0.269 ns) + CELL(0.438 ns) = 5.187 ns; Loc. = LCCOMB_X59_Y1_N26; Fanout = 2; COMB Node = 'fa:bit2|co~3'
    Info: 5: + IC(0.245 ns) + CELL(0.150 ns) = 5.582 ns; Loc. = LCCOMB_X59_Y1_N22; Fanout = 1; COMB Node = 'fa:bit3|co~3'
    Info: 6: + IC(0.570 ns) + CELL(2.828 ns) = 8.980 ns; Loc. = PIN_U18; Fanout = 0; PIN Node = 'LEDG[4]'
    Info: Total cell delay = 5.109 ns ( 56.89 % )
    Info: Total interconnect delay = 3.871 ns ( 43.11 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 253 megabytes
    Info: Processing ended: Sat Dec 08 20:22:50 2018
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


