Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "C:/Users/gonzalje/Desktop/CPE142/DatapathTB_isim_beh.exe" -prj "C:/Users/gonzalje/Desktop/CPE142/DatapathTB_beh.prj" "DatapathTB" "work.glbl" 
ISim P.49d (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/gonzalje/Desktop/CPE142/../if_df_buff.v" into library work
Analyzing Verilog file "C:/Users/gonzalje/Desktop/CPE142/pc.v" into library work
Analyzing Verilog file "C:/Users/gonzalje/Desktop/CPE142/muxA.v" into library work
Analyzing Verilog file "C:/Users/gonzalje/Desktop/CPE142/instructionMEM.v" into library work
Analyzing Verilog file "C:/Users/gonzalje/Desktop/CPE142/adder.v" into library work
Analyzing Verilog file "C:/Users/gonzalje/Desktop/CPE142/Datapath.v" into library work
Analyzing Verilog file "C:/Users/gonzalje/Desktop/CPE142/DatapathTB.v" into library work
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "C:/Users/gonzalje/Desktop/CPE142/Datapath.v" Line 33: Size mismatch in connection of port <enable>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/Users/gonzalje/Desktop/CPE142/Datapath.v" Line 40: Size mismatch in connection of port <cin>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/Users/gonzalje/Desktop/CPE142/Datapath.v" Line 42: Size mismatch in connection of port <b>. Formal port size is 16-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/Users/gonzalje/Desktop/CPE142/Datapath.v" Line 59: Size mismatch in connection of port <b>. Formal port size is 16-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/Users/gonzalje/Desktop/CPE142/Datapath.v" Line 61: Size mismatch in connection of port <select>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/Users/gonzalje/Desktop/CPE142/Datapath.v" Line 73: Size mismatch in connection of port <nop_in>. Formal port size is 1-bit while actual signal size is 32-bit.
Completed static elaboration
Compiling module pc
Compiling module adder
Compiling module instructionMEM
Compiling module muxA
Compiling module if_df_buffer
Compiling module Datapath
Compiling module DatapathTB
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 8 Verilog Units
Built simulation executable C:/Users/gonzalje/Desktop/CPE142/DatapathTB_isim_beh.exe
Fuse Memory Usage: 28808 KB
Fuse CPU Usage: 436 ms
