// Seed: 2546439382
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout id_8;
  output id_7;
  input id_6;
  inout id_5;
  input id_4;
  inout id_3;
  input id_2;
  output id_1;
  always @(id_5 or posedge id_8) begin
    id_5 = id_6;
  end
  assign id_3[!1] = id_3;
  assign id_3 = id_5;
endmodule
module module_1 (
    output logic id_0,
    input  logic id_1
);
  assign id_5 = 1;
  assign id_0 = 1;
endmodule
