set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
    {{"Slow Model"} {MemAccess.vho MemAccess_vhd.sdo}}
}
