---------------------------------------------
-                  QUARTUS                  -
---------------------------------------------
Info: *******************************************************************
Info: Running Quartus Prime Shell
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Sat Aug  1 19:27:13 2020
Info: Command: quartus_sh --flow compile miriv
Info: Quartus(args): compile miriv
Info: Using INI file /homes/d11775812/comp_arch/template/quartus/quartus.ini
Info: Project Name = /homes/d11775812/comp_arch/template/quartus/miriv
Info: Revision Name = miriv
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Sat Aug  1 19:27:14 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off miriv -c miriv
Info: Using INI file /homes/d11775812/comp_arch/template/quartus/quartus.ini
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /homes/d11775812/comp_arch/template/vhdl/alu.vhd
    Info (12022): Found design unit 1: alu-rtl File: /homes/d11775812/comp_arch/template/vhdl/alu.vhd Line: 25
    Info (12023): Found entity 1: alu File: /homes/d11775812/comp_arch/template/vhdl/alu.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file /homes/d11775812/comp_arch/template/vhdl/wb.vhd
    Info (12022): Found design unit 1: wb-rtl File: /homes/d11775812/comp_arch/template/vhdl/wb.vhd Line: 29
    Info (12023): Found entity 1: wb File: /homes/d11775812/comp_arch/template/vhdl/wb.vhd Line: 10
Info (12021): Found 2 design units, including 0 entities, in source file /homes/d11775812/comp_arch/template/vhdl/mem_pkg.vhd
    Info (12022): Found design unit 1: mem_pkg File: /homes/d11775812/comp_arch/template/vhdl/mem_pkg.vhd Line: 4
    Info (12022): Found design unit 2: mem_pkg-body File: /homes/d11775812/comp_arch/template/vhdl/mem_pkg.vhd Line: 62
Info (12021): Found 2 design units, including 0 entities, in source file /homes/d11775812/comp_arch/template/vhdl/core_pkg.vhd
    Info (12022): Found design unit 1: core_pkg File: /homes/d11775812/comp_arch/template/vhdl/core_pkg.vhd Line: 7
    Info (12022): Found design unit 2: core_pkg-body File: /homes/d11775812/comp_arch/template/vhdl/core_pkg.vhd Line: 40
Info (12021): Found 2 design units, including 1 entities, in source file /homes/d11775812/comp_arch/template/vhdl/regfile.vhd
    Info (12022): Found design unit 1: regfile-rtl File: /homes/d11775812/comp_arch/template/vhdl/regfile.vhd Line: 21
    Info (12023): Found entity 1: regfile File: /homes/d11775812/comp_arch/template/vhdl/regfile.vhd Line: 8
Info (12021): Found 1 design units, including 0 entities, in source file /homes/d11775812/comp_arch/template/vhdl/op_pkg.vhd
    Info (12022): Found design unit 1: op_pkg File: /homes/d11775812/comp_arch/template/vhdl/op_pkg.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /homes/d11775812/comp_arch/template/vhdl/memu.vhd
    Info (12022): Found design unit 1: memu-rtl File: /homes/d11775812/comp_arch/template/vhdl/memu.vhd Line: 41
    Info (12023): Found entity 1: memu File: /homes/d11775812/comp_arch/template/vhdl/memu.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /homes/d11775812/comp_arch/template/vhdl/mem.vhd
    Info (12022): Found design unit 1: mem-rtl File: /homes/d11775812/comp_arch/template/vhdl/mem.vhd Line: 51
    Info (12023): Found entity 1: mem File: /homes/d11775812/comp_arch/template/vhdl/mem.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /homes/d11775812/comp_arch/template/vhdl/fwd.vhd
    Info (12022): Found design unit 1: fwd-rtl File: /homes/d11775812/comp_arch/template/vhdl/fwd.vhd Line: 23
    Info (12023): Found entity 1: fwd File: /homes/d11775812/comp_arch/template/vhdl/fwd.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /homes/d11775812/comp_arch/template/vhdl/fetch.vhd
    Info (12022): Found design unit 1: fetch-rtl File: /homes/d11775812/comp_arch/template/vhdl/fetch.vhd Line: 31
    Info (12023): Found entity 1: fetch File: /homes/d11775812/comp_arch/template/vhdl/fetch.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /homes/d11775812/comp_arch/template/vhdl/exec.vhd
    Info (12022): Found design unit 1: exec-rtl File: /homes/d11775812/comp_arch/template/vhdl/exec.vhd Line: 38
    Info (12023): Found entity 1: exec File: /homes/d11775812/comp_arch/template/vhdl/exec.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /homes/d11775812/comp_arch/template/vhdl/decode.vhd
    Info (12022): Found design unit 1: decode-rtl File: /homes/d11775812/comp_arch/template/vhdl/decode.vhd Line: 33
    Info (12023): Found entity 1: decode File: /homes/d11775812/comp_arch/template/vhdl/decode.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /homes/d11775812/comp_arch/template/vhdl/ctrl.vhd
    Info (12022): Found design unit 1: ctrl-rtl File: /homes/d11775812/comp_arch/template/vhdl/ctrl.vhd Line: 34
    Info (12023): Found entity 1: ctrl File: /homes/d11775812/comp_arch/template/vhdl/ctrl.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /homes/d11775812/comp_arch/template/vhdl/pipeline.vhd
    Info (12022): Found design unit 1: pipeline-impl File: /homes/d11775812/comp_arch/template/vhdl/pipeline.vhd Line: 24
    Info (12023): Found entity 1: pipeline File: /homes/d11775812/comp_arch/template/vhdl/pipeline.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /homes/d11775812/comp_arch/template/vhdl/core.vhd
    Info (12022): Found design unit 1: core-impl File: /homes/d11775812/comp_arch/template/vhdl/core.vhd Line: 23
    Info (12023): Found entity 1: core File: /homes/d11775812/comp_arch/template/vhdl/core.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file pll_altera.vhd
    Info (12022): Found design unit 1: pll-SYN File: /homes/d11775812/comp_arch/template/quartus/pll_altera.vhd Line: 52
    Info (12023): Found entity 1: pll File: /homes/d11775812/comp_arch/template/quartus/pll_altera.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file top.vhd
    Info (12022): Found design unit 1: top-impl File: /homes/d11775812/comp_arch/template/quartus/top.vhd Line: 15
    Info (12023): Found entity 1: top File: /homes/d11775812/comp_arch/template/quartus/top.vhd Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file bootloader.qxp
    Info (12023): Found entity 1: dev File: /homes/d11775812/comp_arch/template/quartus/bootloader.qxp Line: -1
Info (12021): Found 1 design units, including 0 entities, in source file /homes/d11775812/comp_arch/template/vhdl/pipeline_pkg.vhd
    Info (12022): Found design unit 1: pipeline_pkg File: /homes/d11775812/comp_arch/template/vhdl/pipeline_pkg.vhd Line: 11
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "pll" for hierarchy "pll:pll_inst" File: /homes/d11775812/comp_arch/template/quartus/top.vhd Line: 70
Info (12128): Elaborating entity "altpll" for hierarchy "pll:pll_inst|altpll:altpll_component" File: /homes/d11775812/comp_arch/template/quartus/pll_altera.vhd Line: 137
Info (12130): Elaborated megafunction instantiation "pll:pll_inst|altpll:altpll_component" File: /homes/d11775812/comp_arch/template/quartus/pll_altera.vhd Line: 137
Info (12133): Instantiated megafunction "pll:pll_inst|altpll:altpll_component" with the following parameter: File: /homes/d11775812/comp_arch/template/quartus/pll_altera.vhd Line: 137
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "3"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_altera"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12128): Elaborating entity "core" for hierarchy "core:core_inst" File: /homes/d11775812/comp_arch/template/quartus/top.vhd Line: 77
Info (12128): Elaborating entity "pipeline" for hierarchy "core:core_inst|pipeline:pipeline_inst" File: /homes/d11775812/comp_arch/template/vhdl/core.vhd Line: 26
Warning (10036): Verilog HDL or VHDL warning at pipeline.vhd(54): object "exc_dec" assigned a value but never read File: /homes/d11775812/comp_arch/template/vhdl/pipeline.vhd Line: 54
Warning (10036): Verilog HDL or VHDL warning at pipeline.vhd(61): object "exc_load" assigned a value but never read File: /homes/d11775812/comp_arch/template/vhdl/pipeline.vhd Line: 61
Warning (10036): Verilog HDL or VHDL warning at pipeline.vhd(62): object "exc_store" assigned a value but never read File: /homes/d11775812/comp_arch/template/vhdl/pipeline.vhd Line: 62
Warning (10036): Verilog HDL or VHDL warning at pipeline.vhd(85): object "val1" assigned a value but never read File: /homes/d11775812/comp_arch/template/vhdl/pipeline.vhd Line: 85
Warning (10036): Verilog HDL or VHDL warning at pipeline.vhd(85): object "val2" assigned a value but never read File: /homes/d11775812/comp_arch/template/vhdl/pipeline.vhd Line: 85
Info (12128): Elaborating entity "fwd" for hierarchy "core:core_inst|pipeline:pipeline_inst|fwd:fwd_inst_1" File: /homes/d11775812/comp_arch/template/vhdl/pipeline.vhd Line: 270
Info (12128): Elaborating entity "ctrl" for hierarchy "core:core_inst|pipeline:pipeline_inst|ctrl:ctrl_inst" File: /homes/d11775812/comp_arch/template/vhdl/pipeline.vhd Line: 300
Warning (10036): Verilog HDL or VHDL warning at ctrl.vhd(36): object "int_wb_op_mem" assigned a value but never read File: /homes/d11775812/comp_arch/template/vhdl/ctrl.vhd Line: 36
Warning (10036): Verilog HDL or VHDL warning at ctrl.vhd(37): object "int_exec_op" assigned a value but never read File: /homes/d11775812/comp_arch/template/vhdl/ctrl.vhd Line: 37
Warning (10036): Verilog HDL or VHDL warning at ctrl.vhd(39): object "critical_reg_1" assigned a value but never read File: /homes/d11775812/comp_arch/template/vhdl/ctrl.vhd Line: 39
Warning (10036): Verilog HDL or VHDL warning at ctrl.vhd(40): object "critical_reg_2" assigned a value but never read File: /homes/d11775812/comp_arch/template/vhdl/ctrl.vhd Line: 40
Warning (10036): Verilog HDL or VHDL warning at ctrl.vhd(43): object "fwd_load" assigned a value but never read File: /homes/d11775812/comp_arch/template/vhdl/ctrl.vhd Line: 43
Info (12128): Elaborating entity "fetch" for hierarchy "core:core_inst|pipeline:pipeline_inst|fetch:fetch_inst" File: /homes/d11775812/comp_arch/template/vhdl/pipeline.vhd Line: 322
Info (12128): Elaborating entity "decode" for hierarchy "core:core_inst|pipeline:pipeline_inst|decode:decode_inst" File: /homes/d11775812/comp_arch/template/vhdl/pipeline.vhd Line: 337
Warning (10036): Verilog HDL or VHDL warning at decode.vhd(52): object "help_rdaddr1" assigned a value but never read File: /homes/d11775812/comp_arch/template/vhdl/decode.vhd Line: 52
Warning (10036): Verilog HDL or VHDL warning at decode.vhd(52): object "help_rdaddr2" assigned a value but never read File: /homes/d11775812/comp_arch/template/vhdl/decode.vhd Line: 52
Info (12128): Elaborating entity "regfile" for hierarchy "core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst" File: /homes/d11775812/comp_arch/template/vhdl/decode.vhd Line: 85
Info (12128): Elaborating entity "exec" for hierarchy "core:core_inst|pipeline:pipeline_inst|exec:exec_inst" File: /homes/d11775812/comp_arch/template/vhdl/pipeline.vhd Line: 353
Warning (10036): Verilog HDL or VHDL warning at exec.vhd(59): object "alu_Z_2" assigned a value but never read File: /homes/d11775812/comp_arch/template/vhdl/exec.vhd Line: 59
Warning (10036): Verilog HDL or VHDL warning at exec.vhd(69): object "stall_flag" assigned a value but never read File: /homes/d11775812/comp_arch/template/vhdl/exec.vhd Line: 69
Info (12128): Elaborating entity "alu" for hierarchy "core:core_inst|pipeline:pipeline_inst|exec:exec_inst|alu:alu_inst_1" File: /homes/d11775812/comp_arch/template/vhdl/exec.vhd Line: 77
Info (12128): Elaborating entity "mem" for hierarchy "core:core_inst|pipeline:pipeline_inst|mem:mem_inst" File: /homes/d11775812/comp_arch/template/vhdl/pipeline.vhd Line: 379
Warning (10036): Verilog HDL or VHDL warning at mem.vhd(92): object "int_D" assigned a value but never read File: /homes/d11775812/comp_arch/template/vhdl/mem.vhd Line: 92
Warning (10036): Verilog HDL or VHDL warning at mem.vhd(93): object "int_M" assigned a value but never read File: /homes/d11775812/comp_arch/template/vhdl/mem.vhd Line: 93
Info (12128): Elaborating entity "memu" for hierarchy "core:core_inst|pipeline:pipeline_inst|mem:mem_inst|memu:memu_inst" File: /homes/d11775812/comp_arch/template/vhdl/mem.vhd Line: 96
Info (12128): Elaborating entity "wb" for hierarchy "core:core_inst|pipeline:pipeline_inst|wb:wb_inst" File: /homes/d11775812/comp_arch/template/vhdl/pipeline.vhd Line: 406
Warning (10036): Verilog HDL or VHDL warning at wb.vhd(30): object "int_op" assigned a value but never read File: /homes/d11775812/comp_arch/template/vhdl/wb.vhd Line: 30
Warning (10036): Verilog HDL or VHDL warning at wb.vhd(31): object "int_aluresult" assigned a value but never read File: /homes/d11775812/comp_arch/template/vhdl/wb.vhd Line: 31
Warning (10036): Verilog HDL or VHDL warning at wb.vhd(33): object "int_pc_old_in" assigned a value but never read File: /homes/d11775812/comp_arch/template/vhdl/wb.vhd Line: 33
Warning (10036): Verilog HDL or VHDL warning at wb.vhd(34): object "int_pc_new_in" assigned a value but never read File: /homes/d11775812/comp_arch/template/vhdl/wb.vhd Line: 34
Info (12128): Elaborating entity "dev" for hierarchy "dev:dev_inst" File: /homes/d11775812/comp_arch/template/quartus/top.vhd Line: 89
Info (12206): 2 design partitions require synthesis
    Info (12210): Partition "Top" requires synthesis because its netlist type is Source File
    Info (12213): Partition "sld_hub:auto_hub" requires synthesis because the project database does not contain a post-synthesis netlist for this partition
Info (12207): 1 design partition does not require synthesis
    Info (12227): Partition "dev:dev_inst" does not require synthesis because its netlist was imported from a bottom-up project
Warning (12240): Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis
Info (281037): Using 4 processors to synthesize 2 partitions in parallel
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Sat Aug  1 19:27:27 2020
Info: Command: quartus_map --parallel=1 --helper=0 --helper_type=user_partition --partition=Top miriv -c miriv
Info: Using INI file /homes/d11775812/comp_arch/template/quartus/quartus.ini
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Sat Aug  1 19:27:27 2020
Info: Command: quartus_map --parallel=1 --helper=2 --helper_type=user_partition --partition=sld_hub:auto_hub miriv -c miriv
Info: Using INI file /homes/d11775812/comp_arch/template/quartus/quartus.ini
Info (281019): Starting Logic Optimization and Technology Mapping for Partition sld_hub:auto_hub
Info (13000): Registers with preset signals will power-up high File: /opt/quartus_18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 386
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (21057): Implemented 192 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 33 output pins
    Info (21061): Implemented 143 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 988 megabytes
    Info: Processing ended: Sat Aug  1 19:27:28 2020
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01
Info (281020): Starting Logic Optimization and Technology Mapping for Top Partition
Info (13000): Registers with preset signals will power-up high File: /homes/d11775812/comp_arch/template/vhdl/fetch.vhd Line: 44
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 25 registers lost all their fanouts during netlist optimizations.
Info (21057): Implemented 4541 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 4535 logic cells
    Info (21065): Implemented 1 PLLs
    Info (21071): Implemented 1 partitions
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 1016 megabytes
    Info: Processing ended: Sat Aug  1 19:27:37 2020
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:10
Info (281038): Finished parallel synthesis of all partitions
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings
    Info: Peak virtual memory: 1234 megabytes
    Info: Processing ended: Sat Aug  1 19:27:38 2020
    Info: Elapsed time: 00:00:24
    Info: Total CPU time (on all processors): 00:00:34
Info: *******************************************************************
Info: Running Quartus Prime Partition Merge
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Sat Aug  1 19:27:39 2020
Info: Command: quartus_cdb --read_settings_files=off --write_settings_files=off miriv -c miriv --merge=on
Info: Using INI file /homes/d11775812/comp_arch/template/quartus/quartus.ini
Info (35007): Using synthesis netlist for partition "Top"
Info (35006): Using previously generated Fitter netlist for partition "dev:dev_inst" File: /homes/d11775812/comp_arch/template/quartus/top.vhd Line: 89
Info (35007): Using synthesis netlist for partition "sld_hub:auto_hub"
Info (35002): Resolved and merged 3 partition(s)
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (35048): Found 44 ports with constant drivers. For more information, refer to the Partition Merger report
Info (35047): Found 3 ports with no fan-out. For more information, refer to the Partition Merger report
Warning (35016): Found partition port(s) not driving logic, possibly wasting area
    Warning (35018): Partition port "dev:dev_inst|mem_i_out[50]", driven by node "core:core_inst|pipeline:pipeline_inst|fetch:fetch_inst|mem_out.address[12]~12", does not drive logic File: /homes/d11775812/comp_arch/template/vhdl/fetch.vhd Line: 25
    Warning (35018): Partition port "dev:dev_inst|mem_i_out[51]", driven by node "core:core_inst|pipeline:pipeline_inst|fetch:fetch_inst|mem_out.address[13]~13", does not drive logic File: /homes/d11775812/comp_arch/template/vhdl/fetch.vhd Line: 25
    Warning (35018): Partition port "dev:dev_inst|mem_i_out[4]", driven by node "dev_inst.mem_i_in[32]~_wirecell", does not drive logic File: /homes/d11775812/comp_arch/template/quartus/top.vhd Line: 89
Info (21057): Implemented 5102 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 2 output pins
    Info (21061): Implemented 5056 logic cells
    Info (21064): Implemented 34 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Partition Merge was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 1363 megabytes
    Info: Processing ended: Sat Aug  1 19:27:41 2020
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Sat Aug  1 19:27:42 2020
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off miriv -c miriv
Info: Using INI file /homes/d11775812/comp_arch/template/quartus/quartus.ini
Info: qfit2_default_script.tcl version: #1
Info: Project  = miriv
Info: Revision = miriv
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device EP4CE115F29C7 for design "miriv"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "pll:pll_inst|altpll:altpll_component|pll" as Cyclone IV E PLL type File: /opt/quartus_18.1/quartus/libraries/megafunctions/altpll.tdf Line: 920
    Info (15099): Implementing clock multiplication of 3, clock division of 2, and phase shift of 0 degrees (0 ps) for pll:pll_inst|altpll:altpll_component|_clk0 port File: /opt/quartus_18.1/quartus/libraries/megafunctions/altpll.tdf Line: 920
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (171122): Fitter is preserving placement for 10.41 percent of the design from 1 Post-Fit partition(s) and 0 imported partition(s) of 4 total partition(s)
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE40F29C7 is compatible
    Info (176445): Device EP4CE40F29I7 is compatible
    Info (176445): Device EP4CE30F29C7 is compatible
    Info (176445): Device EP4CE30F29I7 is compatible
    Info (176445): Device EP4CE55F29C7 is compatible
    Info (176445): Device EP4CE55F29I7 is compatible
    Info (176445): Device EP4CE75F29C7 is compatible
    Info (176445): Device EP4CE75F29I7 is compatible
    Info (176445): Device EP4CE115F29I7 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location P3
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location N7
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location P28
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
    Info (332165): Entity top
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Warning (332043): Overwriting existing clock: altera_reserved_tck
Info (332104): Reading SDC File: 'miriv.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|pll|inclk[0]} -divide_by 2 -multiply_by 3 -duty_cycle 50.00 -name {pll_inst|altpll_component|pll|clk[0]} {pll_inst|altpll_component|pll|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 3 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
    Info (332111):   20.000      clk_pin
    Info (332111):   13.333 pll_inst|altpll_component|pll|clk[0]
Info (176352): Promoted node altera_internal_jtag~TCKUTAP 
    Info (176354): Promoted destinations to use location or clock signal Global Clock
Info (176352): Promoted node pll:pll_inst|altpll:altpll_component|_clk0 (placed in counter C0 of PLL_1) File: /opt/quartus_18.1/quartus/libraries/megafunctions/altpll.tdf Line: 539
    Info (176354): Promoted dev:dev_inst|clk~clkctrl to use location or clock signal Global Clock CLKCTRL_G3 File: /homes/d11775812/comp_arch/template/quartus/bootloader.qxp Line: -1
Info (176352): Promoted node res_n~input  File: /homes/d11775812/comp_arch/template/quartus/top.vhd Line: 8
    Info (176354): Promoted res_n~clkctrl0 to use location or clock signal Global Clock File: /homes/d11775812/comp_arch/template/quartus/top.vhd Line: 8
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data_int[0] File: /homes/d11775812/comp_arch/template/quartus/bootloader.qxp Line: -1
        Info (176357): Destination node dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data_int[1] File: /homes/d11775812/comp_arch/template/quartus/bootloader.qxp Line: -1
        Info (176357): Destination node dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data_int[2] File: /homes/d11775812/comp_arch/template/quartus/bootloader.qxp Line: -1
        Info (176357): Destination node dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data_int[3] File: /homes/d11775812/comp_arch/template/quartus/bootloader.qxp Line: -1
        Info (176357): Destination node dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data_int[4] File: /homes/d11775812/comp_arch/template/quartus/bootloader.qxp Line: -1
        Info (176357): Destination node dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data_int[5] File: /homes/d11775812/comp_arch/template/quartus/bootloader.qxp Line: -1
        Info (176357): Destination node dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data_int[6] File: /homes/d11775812/comp_arch/template/quartus/bootloader.qxp Line: -1
        Info (176357): Destination node dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_rx_fsm:rx_fsm_inst|data_int[7] File: /homes/d11775812/comp_arch/template/quartus/bootloader.qxp Line: -1
        Info (176357): Destination node dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|transmit_data[6]~0 File: /homes/d11775812/comp_arch/template/quartus/bootloader.qxp Line: -1
        Info (176357): Destination node dev:dev_inst|devices:inst|serial_port_wrapper:uart|serial_port:sp|serial_port_tx_fsm:tx_fsm_inst|bit_cnt[2] File: /homes/d11775812/comp_arch/template/quartus/bootloader.qxp Line: -1
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176342): Pin res_n~input drives global or regional clock Global Clock, but is not placed in a dedicated clock pin position File: /homes/d11775812/comp_arch/template/quartus/top.vhd Line: 8
Info (176353): Automatically promoted node comb~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|int_wrdata[1] File: /homes/d11775812/comp_arch/template/vhdl/regfile.vhd Line: 37
        Info (176357): Destination node core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|int_wraddr[0] File: /homes/d11775812/comp_arch/template/vhdl/regfile.vhd Line: 37
        Info (176357): Destination node core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|int_wraddr[1] File: /homes/d11775812/comp_arch/template/vhdl/regfile.vhd Line: 37
        Info (176357): Destination node core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|int_wraddr[2] File: /homes/d11775812/comp_arch/template/vhdl/regfile.vhd Line: 37
        Info (176357): Destination node core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|int_wraddr[3] File: /homes/d11775812/comp_arch/template/vhdl/regfile.vhd Line: 37
        Info (176357): Destination node core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|int_wraddr[4] File: /homes/d11775812/comp_arch/template/vhdl/regfile.vhd Line: 37
        Info (176357): Destination node core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|int_wrdata[0] File: /homes/d11775812/comp_arch/template/vhdl/regfile.vhd Line: 37
        Info (176357): Destination node core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|int_wrdata[2] File: /homes/d11775812/comp_arch/template/vhdl/regfile.vhd Line: 37
        Info (176357): Destination node core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|int_wrdata[31] File: /homes/d11775812/comp_arch/template/vhdl/regfile.vhd Line: 37
        Info (176357): Destination node core:core_inst|pipeline:pipeline_inst|decode:decode_inst|regfile:reg_inst|int_wrdata[30] File: /homes/d11775812/comp_arch/template/vhdl/regfile.vhd Line: 37
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node core:core_inst|pipeline:pipeline_inst|exec:exec_inst|int_memop_in.mem.memread~2  File: /homes/d11775812/comp_arch/template/vhdl/exec.vhd Line: 97
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node core:core_inst|pipeline:pipeline_inst|mem:mem_inst|int_mem_op.mem.memread~0  File: /homes/d11775812/comp_arch/template/vhdl/mem.vhd Line: 79
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:05
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:04
Info (170193): Fitter routing operations beginning
Info (170239): Router is attempting to preserve 8.49 percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements.
Info (170195): Router estimated average interconnect usage is 2% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 46% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:06
Info (11888): Total time spent on timing analysis during the Fitter is 1.19 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:02
Warning (169177): 1 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin clk_pin uses I/O standard 3.3-V LVTTL at Y2 File: /homes/d11775812/comp_arch/template/quartus/top.vhd Line: 7
Info (144001): Generated suppressed messages file /homes/d11775812/comp_arch/template/quartus/output_files/miriv.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 1887 megabytes
    Info: Processing ended: Sat Aug  1 19:28:08 2020
    Info: Elapsed time: 00:00:26
    Info: Total CPU time (on all processors): 00:00:38
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Sat Aug  1 19:28:09 2020
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off miriv -c miriv
Info: Using INI file /homes/d11775812/comp_arch/template/quartus/quartus.ini
Info (115031): Writing out detailed assembly data for power analysis
Info (115030): Assembler is generating device programming files
Info: Quartus Prime Assembler was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 943 megabytes
    Info: Processing ended: Sat Aug  1 19:28:12 2020
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03
Info (293026): Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Sat Aug  1 19:28:13 2020
Info: Command: quartus_sta miriv -c miriv
Info: Using INI file /homes/d11775812/comp_arch/template/quartus/quartus.ini
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
    Info (332165): Entity top
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Warning (332043): Overwriting existing clock: altera_reserved_tck
Info (332104): Reading SDC File: 'miriv.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|pll|inclk[0]} -divide_by 2 -multiply_by 3 -duty_cycle 50.00 -name {pll_inst|altpll_component|pll|clk[0]} {pll_inst|altpll_component|pll|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.989
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.989               0.000 pll_inst|altpll_component|pll|clk[0] 
    Info (332119):    45.210               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.344
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.344               0.000 pll_inst|altpll_component|pll|clk[0] 
    Info (332119):     0.359               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 4.199
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.199               0.000 pll_inst|altpll_component|pll|clk[0] 
    Info (332119):    97.449               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.002
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.002               0.000 altera_reserved_tck 
    Info (332119):     2.185               0.000 pll_inst|altpll_component|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 6.373
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.373               0.000 pll_inst|altpll_component|pll|clk[0] 
    Info (332119):     9.819               0.000 clk_pin 
    Info (332119):    49.541               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 13 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 13
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 12.549 ns
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 1.905
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.905               0.000 pll_inst|altpll_component|pll|clk[0] 
    Info (332119):    45.692               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.345
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.345               0.000 pll_inst|altpll_component|pll|clk[0] 
    Info (332119):     0.354               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 4.949
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.949               0.000 pll_inst|altpll_component|pll|clk[0] 
    Info (332119):    97.676               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.906
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.906               0.000 altera_reserved_tck 
    Info (332119):     1.958               0.000 pll_inst|altpll_component|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 6.375
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.375               0.000 pll_inst|altpll_component|pll|clk[0] 
    Info (332119):     9.799               0.000 clk_pin 
    Info (332119):    49.475               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 13 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 13
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 12.592 ns
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 7.125
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.125               0.000 pll_inst|altpll_component|pll|clk[0] 
    Info (332119):    47.758               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.139
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.139               0.000 pll_inst|altpll_component|pll|clk[0] 
    Info (332119):     0.142               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 8.482
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.482               0.000 pll_inst|altpll_component|pll|clk[0] 
    Info (332119):    98.653               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.488
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.488               0.000 altera_reserved_tck 
    Info (332119):     1.030               0.000 pll_inst|altpll_component|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 6.420
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.420               0.000 pll_inst|altpll_component|pll|clk[0] 
    Info (332119):     9.400               0.000 clk_pin 
    Info (332119):    49.449               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 13 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 13
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 12.907 ns
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 1083 megabytes
    Info: Processing ended: Sat Aug  1 19:28:17 2020
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04
Info (293000): Quartus Prime Full Compilation was successful. 0 errors, 29 warnings
Info (23030): Evaluation of Tcl script /opt/quartus_18.1/quartus/common/tcl/internal/qsh_flow.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 29 warnings
    Info: Peak virtual memory: 907 megabytes
    Info: Processing ended: Sat Aug  1 19:28:18 2020
    Info: Elapsed time: 00:01:05
    Info: Total CPU time (on all processors): 00:01:23
