---
layout: post
comments: true
title: "Designing an ISA for our SOC"
---

## Links

 - https://en.wikipedia.org/wiki/Classic_RISC_pipeline
 - https://www.fpga4student.com/2017/06/32-bit-pipelined-mips-processor-in-verilog-1.html
 - https://www.fpga4student.com/2017/06/32-bit-pipelined-mips-processor-in-verilog-2.html
 - https://www.fpga4student.com/2017/06/32-bit-pipelined-mips-processor-in-verilog-3.html
 - https://www.fpga4student.com/2017/04/verilog-code-for-16-bit-risc-processor.html
 - [ZAP](https://github.com/krevanth/ZAP) is a pipelined ARMv4T architecture compatible processor with cache and MMU.
 - [MRISC32](https://mrisc32.bitsnbites.eu/) is a 32-bit RISC/vector ISA
 - [Litex](https://github.com/enjoy-digital/litex) is a Migen/MiSoC based Core/SoC builder that provides the infrastructure to easily create Cores/SoCs (with or without CPU)
