`timescale 1ps / 1ps
module module_0 (
    input logic [id_1[id_1] : id_1] id_2,
    input id_3
);
endmodule
