$date
	Tue Nov 14 19:29:26 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module regfile_tb $end
$var wire 32 ! rdata2 [31:0] $end
$var wire 32 " rdata1 [31:0] $end
$var reg 1 # clk $end
$var reg 5 $ raddr1 [4:0] $end
$var reg 5 % raddr2 [4:0] $end
$var reg 5 & waddr [4:0] $end
$var reg 32 ' wdata [31:0] $end
$var reg 1 ( wref $end
$scope module uut $end
$var wire 1 # clk $end
$var wire 5 ) raddr1 [4:0] $end
$var wire 5 * raddr2 [4:0] $end
$var wire 5 + waddr [4:0] $end
$var wire 32 , wdata [31:0] $end
$var wire 1 ( wref $end
$var wire 32 - rdata2 [31:0] $end
$var wire 32 . rdata1 [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 .
b0 -
b0 ,
b0 +
b0 *
b0 )
0(
b0 '
b0 &
b0 %
b0 $
0#
b0 "
b0 !
$end
#5000
1#
#10000
0#
#15000
1#
#20000
0#
#25000
1#
#30000
0#
#35000
1#
#40000
0#
#45000
1#
#50000
0#
#55000
1#
#60000
0#
#65000
1#
#70000
0#
#75000
1#
#80000
0#
#85000
1#
#90000
0#
#95000
1#
#100000
0#
b10100101101001011010010110100101 '
b10100101101001011010010110100101 ,
b101 &
b101 +
1(
#105000
1#
#110000
b10100101101001011010010110100101 "
b10100101101001011010010110100101 .
0#
b101 $
b101 )
0(
#115000
1#
#120000
0#
