
namespace eval ex_100g {
  proc get_memory_files {QSYS_SIMDIR} {
    set memory_files [list]
    return $memory_files
  }
  
  proc get_common_design_files {QSYS_SIMDIR} {
    set design_files [dict create]
    dict set design_files "altera_common_sv_packages::altera_xcvr_native_s10_functions_h" "$QSYS_SIMDIR/../altera_xcvr_atx_pll_s10_htile_180/sim/altera_xcvr_native_s10_functions_h.sv"
    return $design_files
  }
  
  proc get_design_files {QSYS_SIMDIR} {
    set design_files [dict create]
    dict set design_files "altera_std_synchronizer_nocut.v"                      "$QSYS_SIMDIR/../altera_xcvr_atx_pll_s10_htile_180/sim/altera_std_synchronizer_nocut.v"                     
    dict set design_files "alt_xcvr_resync.sv"                                   "$QSYS_SIMDIR/../altera_xcvr_atx_pll_s10_htile_180/sim/alt_xcvr_resync.sv"                                  
    dict set design_files "alt_xcvr_arbiter.sv"                                  "$QSYS_SIMDIR/../altera_xcvr_atx_pll_s10_htile_180/sim/alt_xcvr_arbiter.sv"                                 
    dict set design_files "s10_avmm_h.sv"                                        "$QSYS_SIMDIR/../altera_xcvr_atx_pll_s10_htile_180/sim/s10_avmm_h.sv"                                       
    dict set design_files "alt_xcvr_native_anlg_reset_seq.sv"                    "$QSYS_SIMDIR/../altera_xcvr_atx_pll_s10_htile_180/sim/alt_xcvr_native_anlg_reset_seq.sv"                   
    dict set design_files "alt_xcvr_pll_rcfg_arb.sv"                             "$QSYS_SIMDIR/../altera_xcvr_atx_pll_s10_htile_180/sim/alt_xcvr_pll_rcfg_arb.sv"                            
    dict set design_files "alt_xcvr_pll_embedded_debug.sv"                       "$QSYS_SIMDIR/../altera_xcvr_atx_pll_s10_htile_180/sim/alt_xcvr_pll_embedded_debug.sv"                      
    dict set design_files "alt_xcvr_pll_avmm_csr.sv"                             "$QSYS_SIMDIR/../altera_xcvr_atx_pll_s10_htile_180/sim/alt_xcvr_pll_avmm_csr.sv"                            
    dict set design_files "ex_100g_altera_xcvr_atx_pll_s10_htile_180_cvcjara.sv" "$QSYS_SIMDIR/../altera_xcvr_atx_pll_s10_htile_180/sim/ex_100g_altera_xcvr_atx_pll_s10_htile_180_cvcjara.sv"
    dict set design_files "alt_xcvr_pll_rcfg_opt_logic_cvcjara.sv"               "$QSYS_SIMDIR/../altera_xcvr_atx_pll_s10_htile_180/sim/alt_xcvr_pll_rcfg_opt_logic_cvcjara.sv"              
    dict set design_files "atx_pll_s100.v"                                       "$QSYS_SIMDIR/../alt_e100s10_180/sim/atx_pll_s100.v"                                                        
    dict set design_files "alt_xcvr_arbiter.sv"                                  "$QSYS_SIMDIR/../altera_xcvr_native_s10_htile_180/sim/alt_xcvr_arbiter.sv"                                  
    dict set design_files "altera_std_synchronizer_nocut.v"                      "$QSYS_SIMDIR/../altera_xcvr_native_s10_htile_180/sim/altera_std_synchronizer_nocut.v"                      
    dict set design_files "alt_xcvr_resync_std.sv"                               "$QSYS_SIMDIR/../altera_xcvr_native_s10_htile_180/sim/alt_xcvr_resync_std.sv"                               
    dict set design_files "alt_xcvr_reset_counter_s10.sv"                        "$QSYS_SIMDIR/../altera_xcvr_native_s10_htile_180/sim/alt_xcvr_reset_counter_s10.sv"                        
    dict set design_files "s10_avmm_h.sv"                                        "$QSYS_SIMDIR/../altera_xcvr_native_s10_htile_180/sim/s10_avmm_h.sv"                                        
    dict set design_files "alt_xcvr_native_avmm_csr.sv"                          "$QSYS_SIMDIR/../altera_xcvr_native_s10_htile_180/sim/alt_xcvr_native_avmm_csr.sv"                          
    dict set design_files "alt_xcvr_native_prbs_accum.sv"                        "$QSYS_SIMDIR/../altera_xcvr_native_s10_htile_180/sim/alt_xcvr_native_prbs_accum.sv"                        
    dict set design_files "alt_xcvr_native_odi_accel.sv"                         "$QSYS_SIMDIR/../altera_xcvr_native_s10_htile_180/sim/alt_xcvr_native_odi_accel.sv"                         
    dict set design_files "alt_xcvr_native_rcfg_arb.sv"                          "$QSYS_SIMDIR/../altera_xcvr_native_s10_htile_180/sim/alt_xcvr_native_rcfg_arb.sv"                          
    dict set design_files "alt_xcvr_native_anlg_reset_seq.sv"                    "$QSYS_SIMDIR/../altera_xcvr_native_s10_htile_180/sim/alt_xcvr_native_anlg_reset_seq.sv"                    
    dict set design_files "alt_xcvr_native_dig_reset_seq.sv"                     "$QSYS_SIMDIR/../altera_xcvr_native_s10_htile_180/sim/alt_xcvr_native_dig_reset_seq.sv"                     
    dict set design_files "alt_xcvr_native_reset_seq.sv"                         "$QSYS_SIMDIR/../altera_xcvr_native_s10_htile_180/sim/alt_xcvr_native_reset_seq.sv"                         
    dict set design_files "alt_xcvr_native_anlg_reset_seq_wrapper.sv"            "$QSYS_SIMDIR/../altera_xcvr_native_s10_htile_180/sim/alt_xcvr_native_anlg_reset_seq_wrapper.sv"            
    dict set design_files "ex_100g_altera_xcvr_native_s10_htile_180_m3pnzmq.sv"  "$QSYS_SIMDIR/../altera_xcvr_native_s10_htile_180/sim/ex_100g_altera_xcvr_native_s10_htile_180_m3pnzmq.sv"  
    dict set design_files "alt_xcvr_native_rcfg_opt_logic_m3pnzmq.sv"            "$QSYS_SIMDIR/../altera_xcvr_native_s10_htile_180/sim/alt_xcvr_native_rcfg_opt_logic_m3pnzmq.sv"            
    dict set design_files "caui4_xcvr_644.v"                                     "$QSYS_SIMDIR/../alt_e100s10_180/sim/caui4_xcvr_644.v"                                                      
    dict set design_files "altera_std_synchronizer_nocut.v"                      "$QSYS_SIMDIR/../altera_xcvr_reset_control_s10_180/sim/altera_std_synchronizer_nocut.v"                     
    dict set design_files "alt_xcvr_resync_std.sv"                               "$QSYS_SIMDIR/../altera_xcvr_reset_control_s10_180/sim/alt_xcvr_resync_std.sv"                              
    dict set design_files "altera_xcvr_reset_control_s10.sv"                     "$QSYS_SIMDIR/../altera_xcvr_reset_control_s10_180/sim/altera_xcvr_reset_control_s10.sv"                    
    dict set design_files "alt_xcvr_reset_counter_s10.sv"                        "$QSYS_SIMDIR/../altera_xcvr_reset_control_s10_180/sim/alt_xcvr_reset_counter_s10.sv"                       
    dict set design_files "s10_xcvr_reset_controller.v"                          "$QSYS_SIMDIR/../alt_e100s10_180/sim/s10_xcvr_reset_controller.v"                                           
    dict set design_files "altera_std_synchronizer_nocut.v"                      "$QSYS_SIMDIR/../altera_xcvr_fpll_s10_htile_180/sim/altera_std_synchronizer_nocut.v"                        
    dict set design_files "s10_avmm_h.sv"                                        "$QSYS_SIMDIR/../altera_xcvr_fpll_s10_htile_180/sim/s10_avmm_h.sv"                                          
    dict set design_files "alt_xcvr_native_anlg_reset_seq.sv"                    "$QSYS_SIMDIR/../altera_xcvr_fpll_s10_htile_180/sim/alt_xcvr_native_anlg_reset_seq.sv"                      
    dict set design_files "alt_xcvr_pll_rcfg_arb.sv"                             "$QSYS_SIMDIR/../altera_xcvr_fpll_s10_htile_180/sim/alt_xcvr_pll_rcfg_arb.sv"                               
    dict set design_files "alt_xcvr_pll_embedded_debug.sv"                       "$QSYS_SIMDIR/../altera_xcvr_fpll_s10_htile_180/sim/alt_xcvr_pll_embedded_debug.sv"                         
    dict set design_files "alt_xcvr_pll_avmm_csr.sv"                             "$QSYS_SIMDIR/../altera_xcvr_fpll_s10_htile_180/sim/alt_xcvr_pll_avmm_csr.sv"                               
    dict set design_files "alt_xcvr_resync.sv"                                   "$QSYS_SIMDIR/../altera_xcvr_fpll_s10_htile_180/sim/alt_xcvr_resync.sv"                                     
    dict set design_files "alt_xcvr_arbiter.sv"                                  "$QSYS_SIMDIR/../altera_xcvr_fpll_s10_htile_180/sim/alt_xcvr_arbiter.sv"                                    
    dict set design_files "ex_100g_altera_xcvr_fpll_s10_htile_180_5guwkiq.sv"    "$QSYS_SIMDIR/../altera_xcvr_fpll_s10_htile_180/sim/ex_100g_altera_xcvr_fpll_s10_htile_180_5guwkiq.sv"      
    dict set design_files "alt_xcvr_pll_rcfg_opt_logic_5guwkiq.sv"               "$QSYS_SIMDIR/../altera_xcvr_fpll_s10_htile_180/sim/alt_xcvr_pll_rcfg_opt_logic_5guwkiq.sv"                 
    dict set design_files "altera_xcvr_fpll_s10_tx_ext.v"                        "$QSYS_SIMDIR/../alt_e100s10_180/sim/altera_xcvr_fpll_s10_tx_ext.v"                                         
    dict set design_files "ex_100g_alt_e100s10_180_sqg2ueq.v"                    "$QSYS_SIMDIR/../alt_e100s10_180/sim/ex_100g_alt_e100s10_180_sqg2ueq.v"                                     
    dict set design_files "ecrc_4.v"                                             "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/ecrc_4.v"                                                     
    dict set design_files "xor_2tick_t.v"                                        "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/xor_2tick_t.v"                                                
    dict set design_files "sync_regs.v"                                          "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/sync_regs.v"                                                  
    dict set design_files "crc32_d64_sig.v"                                      "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/crc32_d64_sig.v"                                              
    dict set design_files "crc32_z64_x2.v"                                       "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/crc32_z64_x2.v"                                               
    dict set design_files "xor_lut.v"                                            "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/xor_lut.v"                                                    
    dict set design_files "sync_regs_m2.v"                                       "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/sync_regs_m2.v"                                               
    dict set design_files "xor_r_t.v"                                            "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/xor_r_t.v"                                                    
    dict set design_files "crc32_rev_1.v"                                        "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/crc32_rev_1.v"                                                
    dict set design_files "xor_r.v"                                              "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/xor_r.v"                                                      
    dict set design_files "alt_e100_sync1r2.v"                                   "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100_sync1r2.v"                                           
    dict set design_files "crc32_z64_xn.v"                                       "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/crc32_z64_xn.v"                                               
    dict set design_files "xor_2tick_b.v"                                        "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/xor_2tick_b.v"                                                
    dict set design_files "agtb_16.v"                                            "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/agtb_16.v"                                                    
    dict set design_files "xor_r_b.v"                                            "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/xor_r_b.v"                                                    
    dict set design_files "crc32_z64_x1.v"                                       "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/crc32_z64_x1.v"                                               
    dict set design_files "scfifo_mlab.v"                                        "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/scfifo_mlab.v"                                                
    dict set design_files "crc32_rev_4.v"                                        "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/crc32_rev_4.v"                                                
    dict set design_files "delay_mlab.v"                                         "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/delay_mlab.v"                                                 
    dict set design_files "eq_5_ena.v"                                           "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/eq_5_ena.v"                                                   
    dict set design_files "aneb_18.v"                                            "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/aneb_18.v"                                                    
    dict set design_files "reverse_bits.v"                                       "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/reverse_bits.v"                                               
    dict set design_files "s5mlab.v"                                             "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/s5mlab.v"                                                     
    dict set design_files "wys_lut.v"                                            "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/wys_lut.v"                                                    
    dict set design_files "reverse_bytes.v"                                      "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/reverse_bytes.v"                                              
    dict set design_files "crc32_byte_roll.v"                                    "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/crc32_byte_roll.v"                                            
    dict set design_files "crc32_z64_x3.v"                                       "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/crc32_z64_x3.v"                                               
    dict set design_files "xor_2tick.v"                                          "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/xor_2tick.v"                                                  
    dict set design_files "aclr_filter.v"                                        "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/aclr_filter.v"                                                
    dict set design_files "mx5r.v"                                               "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/mx5r.v"                                                       
    dict set design_files "delay_regs.v"                                         "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/delay_regs.v"                                                 
    dict set design_files "crc32_z64_x4.v"                                       "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/crc32_z64_x4.v"                                               
    dict set design_files "agtb_8.v"                                             "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/agtb_8.v"                                                     
    dict set design_files "crc32_rev_2.v"                                        "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/crc32_rev_2.v"                                                
    dict set design_files "alt_e100s10_mux4w66t0s0.v"                            "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_mux4w66t0s0.v"                                    
    dict set design_files "alt_e100s10_mux4w1t0s1.v"                             "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_mux4w1t0s1.v"                                     
    dict set design_files "alt_e100s10_eqc9h1fet2.v"                             "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_eqc9h1fet2.v"                                     
    dict set design_files "alt_e100s10_delay4w1.v"                               "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_delay4w1.v"                                       
    dict set design_files "alt_e100s10_delay.v"                                  "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_delay.v"                                          
    dict set design_files "alt_e100s10_mux2w66t0s0.v"                            "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_mux2w66t0s0.v"                                    
    dict set design_files "alt_e100s10_sync4m.v"                                 "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_sync4m.v"                                         
    dict set design_files "alt_e100s10_reset_synchronizer.v"                     "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_reset_synchronizer.v"                             
    dict set design_files "alt_e100s10_mux2w5t1s1.v"                             "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_mux2w5t1s1.v"                                     
    dict set design_files "alt_e100s10_eqc12h9e8t2.v"                            "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_eqc12h9e8t2.v"                                    
    dict set design_files "alt_e100s10_eqc9h1fbt2.v"                             "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_eqc9h1fbt2.v"                                     
    dict set design_files "alt_e100s10_eqc5h1dt1.v"                              "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_eqc5h1dt1.v"                                      
    dict set design_files "alt_e100s10_or16t2.v"                                 "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_or16t2.v"                                         
    dict set design_files "alt_e100s10_and4t0.v"                                 "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_and4t0.v"                                         
    dict set design_files "alt_e100s10_or4t0.v"                                  "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_or4t0.v"                                          
    dict set design_files "alt_e100s10_status_sync.v"                            "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_status_sync.v"                                    
    dict set design_files "alt_e100s10_mux4w128t1s0.v"                           "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_mux4w128t1s0.v"                                   
    dict set design_files "alt_e100s10_mux2w5t0s0.v"                             "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_mux2w5t0s0.v"                                     
    dict set design_files "alt_e100s10_sync20m.v"                                "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_sync20m.v"                                        
    dict set design_files "alt_e100s10_cnt10ic.v"                                "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_cnt10ic.v"                                        
    dict set design_files "alt_e100s10_lut6.v"                                   "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_lut6.v"                                           
    dict set design_files "alt_e100s10_lte.v"                                    "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_lte.v"                                            
    dict set design_files "alt_e100s10_mux4w129t1s0.v"                           "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_mux4w129t1s0.v"                                   
    dict set design_files "alt_e100s10_dip8_32.v"                                "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_dip8_32.v"                                        
    dict set design_files "alt_e100s10_metronome409600.v"                        "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_metronome409600.v"                                
    dict set design_files "alt_e100s10_mlab.sv"                                  "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_mlab.sv"                                          
    dict set design_files "alt_e100s10_eqc17h13fe8t2.v"                          "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_eqc17h13fe8t2.v"                                  
    dict set design_files "alt_e100s10_metronome32000.v"                         "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_metronome32000.v"                                 
    dict set design_files "alt_e100s10_eq3t0.v"                                  "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_eq3t0.v"                                          
    dict set design_files "alt_e100s10_pulse_transfer.v"                         "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_pulse_transfer.v"                                 
    dict set design_files "alt_e100s10_bxor2w4t1.v"                              "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_bxor2w4t1.v"                                      
    dict set design_files "alt_e100s10_and2t0.v"                                 "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_and2t0.v"                                         
    dict set design_files "alt_e100s10_xor6t1.v"                                 "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_xor6t1.v"                                         
    dict set design_files "alt_e100s10_mx16r.v"                                  "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_mx16r.v"                                          
    dict set design_files "alt_e100s10_sync2r2.v"                                "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_sync2r2.v"                                        
    dict set design_files "alt_e100s10_eqc6h3bt1.v"                              "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_eqc6h3bt1.v"                                      
    dict set design_files "alt_e100s10_eqc6h28t1.v"                              "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_eqc6h28t1.v"                                      
    dict set design_files "alt_e100s10_eqc4hft1.v"                               "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_eqc4hft1.v"                                       
    dict set design_files "alt_e100s10_mux4w1t0s0.v"                             "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_mux4w1t0s0.v"                                     
    dict set design_files "alt_e100s10_mlab64a2r1w1.v"                           "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_mlab64a2r1w1.v"                                   
    dict set design_files "alt_e100s10_mlab128a4r1w1.v"                          "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_mlab128a4r1w1.v"                                  
    dict set design_files "alt_e100s10_sync16m.v"                                "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_sync16m.v"                                        
    dict set design_files "alt_e100s10_ungray4t1.v"                              "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_ungray4t1.v"                                      
    dict set design_files "alt_e100s10_mx5t1w.v"                                 "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_mx5t1w.v"                                         
    dict set design_files "alt_e100s10_eqc4h9t1.v"                               "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_eqc4h9t1.v"                                       
    dict set design_files "alt_e100s10_and5t1.v"                                 "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_and5t1.v"                                         
    dict set design_files "alt_e100s10_eq2t0.v"                                  "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_eq2t0.v"                                          
    dict set design_files "alt_e100s10_eqc6h00t1.v"                              "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_eqc6h00t1.v"                                      
    dict set design_files "alt_e100s10_lte_with_const_16b.v"                     "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_lte_with_const_16b.v"                             
    dict set design_files "alt_e100s10_xor1t1.v"                                 "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_xor1t1.v"                                         
    dict set design_files "alt_e100s10_eqc17h0001bt2.v"                          "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_eqc17h0001bt2.v"                                  
    dict set design_files "alt_e100s10_mux4w129t0s0.v"                           "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_mux4w129t0s0.v"                                   
    dict set design_files "alt_e100s10_sync1r1.v"                                "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_sync1r1.v"                                        
    dict set design_files "alt_e100s10_mux4w66t1s1.v"                            "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_mux4w66t1s1.v"                                    
    dict set design_files "alt_e100s10_dcfifo16a4r2w1.v"                         "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_dcfifo16a4r2w1.v"                                 
    dict set design_files "alt_e100s10_delay3w64.v"                              "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_delay3w64.v"                                      
    dict set design_files "alt_e100s10_delay_regs.v"                             "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_delay_regs.v"                                     
    dict set design_files "alt_e100s10_mx5t1.v"                                  "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_mx5t1.v"                                          
    dict set design_files "alt_e100s10_cnt4ic.v"                                 "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_cnt4ic.v"                                         
    dict set design_files "alt_e100s10_metronome320000.v"                        "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_metronome320000.v"                                
    dict set design_files "alt_e100s10_eqc5hxxt1.v"                              "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_eqc5hxxt1.v"                                      
    dict set design_files "alt_e100s10_eq_10_const.v"                            "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_eq_10_const.v"                                    
    dict set design_files "alt_e100s10_and5t0.v"                                 "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_and5t0.v"                                         
    dict set design_files "alt_e100s10_adder.v"                                  "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_adder.v"                                          
    dict set design_files "alt_e100s10_mux2w1t0s1.v"                             "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_mux2w1t0s1.v"                                     
    dict set design_files "alt_e100s10_xor3t1.v"                                 "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_xor3t1.v"                                         
    dict set design_files "alt_e100s10_or4t1.v"                                  "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_or4t1.v"                                          
    dict set design_files "alt_e100s10_alignmon409600e8.v"                       "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_alignmon409600e8.v"                               
    dict set design_files "alt_e100s10_eqc5h1bt1.v"                              "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_eqc5h1bt1.v"                                      
    dict set design_files "alt_e100s10_mux4w66t0s1.v"                            "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_mux4w66t0s1.v"                                    
    dict set design_files "alt_e100s10_mux2w1t0s0.v"                             "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_mux2w1t0s0.v"                                     
    dict set design_files "alt_e100s10_eqc19h63fe8t2.v"                          "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_eqc19h63fe8t2.v"                                  
    dict set design_files "alt_e100s10_xor9t1.v"                                 "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_xor9t1.v"                                         
    dict set design_files "alt_e100s10_pulse4.v"                                 "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_pulse4.v"                                         
    dict set design_files "alt_e100s10_mux2w66t0s1.v"                            "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_mux2w66t0s1.v"                                    
    dict set design_files "alt_e100s10_sync1r2.v"                                "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_sync1r2.v"                                        
    dict set design_files "alt_e100s10_gray4t1.v"                                "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_gray4t1.v"                                        
    dict set design_files "alt_e100s10_dcfifo128a4r2w1.v"                        "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_dcfifo128a4r2w1.v"                                
    dict set design_files "alt_e100s10_and11t2.v"                                "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_and11t2.v"                                        
    dict set design_files "alt_e100s10_compressor_4to3.v"                        "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_compressor_4to3.v"                                
    dict set design_files "alt_e100s10_mux4w128t0s0.v"                           "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_mux4w128t0s0.v"                                   
    dict set design_files "alt_e100s10_mlab4a1r1w1.v"                            "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_mlab4a1r1w1.v"                                    
    dict set design_files "alt_e100s10_xor2t1.v"                                 "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_xor2t1.v"                                         
    dict set design_files "alt_e100s10_eq3t1.v"                                  "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_eq3t1.v"                                          
    dict set design_files "alt_e100s10_eqc5h13t1.v"                              "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_eqc5h13t1.v"                                      
    dict set design_files "alt_e100s10_pulse16.v"                                "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_pulse16.v"                                        
    dict set design_files "alt_e100s10_mux2w66t1s1.v"                            "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_mux2w66t1s1.v"                                    
    dict set design_files "alt_e100s10_eq20t3.v"                                 "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_eq20t3.v"                                         
    dict set design_files "alt_e100s10_or6t1.v"                                  "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_or6t1.v"                                          
    dict set design_files "alt_e100s10_metronome2560.v"                          "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_metronome2560.v"                                  
    dict set design_files "alt_e100s10_and8t2.v"                                 "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_and8t2.v"                                         
    dict set design_files "alt_e100s10_pipeline_adder_16b.v"                     "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_pipeline_adder_16b.v"                             
    dict set design_files "alt_e100s10_or2t0.v"                                  "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_or2t0.v"                                          
    dict set design_files "alt_e100s10_eqc6h3ft1.v"                              "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_eqc6h3ft1.v"                                      
    dict set design_files "alt_e100s10_eqc5h08t1.v"                              "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_eqc5h08t1.v"                                      
    dict set design_files "alt_e100s10_eqc12h9fbt2.v"                            "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_eqc12h9fbt2.v"                                    
    dict set design_files "alt_e100s10_xor14t1.v"                                "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_xor14t1.v"                                        
    dict set design_files "alt_e100s10_cnt4cd.v"                                 "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_cnt4cd.v"                                         
    dict set design_files "alt_e100s10_eqc17h13ffbt2.v"                          "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_eqc17h13ffbt2.v"                                  
    dict set design_files "alt_e100s10_mx4r.v"                                   "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_mx4r.v"                                           
    dict set design_files "alt_e100s10_eqc5h1ft1.v"                              "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_eqc5h1ft1.v"                                      
    dict set design_files "alt_e100s10_and6t0.v"                                 "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_and6t0.v"                                         
    dict set design_files "alt_e100s10_eqc15h7cfbt2.v"                           "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_eqc15h7cfbt2.v"                                   
    dict set design_files "alt_e100s10_cnt6.v"                                   "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_cnt6.v"                                           
    dict set design_files "alt_e100s10_eqc5h1et1.v"                              "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_eqc5h1et1.v"                                      
    dict set design_files "alt_e100s10_metronome81920_3inCtl.v"                  "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_metronome81920_3inCtl.v"                          
    dict set design_files "alt_e100s10_addc2h0t1.v"                              "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_addc2h0t1.v"                                      
    dict set design_files "alt_e100s10_cnt2.v"                                   "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_cnt2.v"                                           
    dict set design_files "alt_e100s10_xor12t1.v"                                "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_xor12t1.v"                                        
    dict set design_files "alt_e100s10_and2t1.v"                                 "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_and2t1.v"                                         
    dict set design_files "alt_e100s10_mux2w1t1s2.v"                             "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_mux2w1t1s2.v"                                     
    dict set design_files "alt_e100s10_xor13t1.v"                                "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_xor13t1.v"                                        
    dict set design_files "alt_e100s10_eq4t1.v"                                  "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_eq4t1.v"                                          
    dict set design_files "alt_e100s10_mux5t2.v"                                 "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_mux5t2.v"                                         
    dict set design_files "alt_e100s10_mux4w1t1s1.v"                             "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_mux4w1t1s1.v"                                     
    dict set design_files "alt_e100s10_xor11t1.v"                                "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_xor11t1.v"                                        
    dict set design_files "alt_e100s10_and3t0.v"                                 "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_and3t0.v"                                         
    dict set design_files "alt_e100s10_cnt6c.v"                                  "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_cnt6c.v"                                          
    dict set design_files "alt_e100s10_cnt4i.v"                                  "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_cnt4i.v"                                          
    dict set design_files "alt_e100s10_or2t1.v"                                  "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_or2t1.v"                                          
    dict set design_files "alt_e100s10_eqc19h4e1fbt2.v"                          "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_eqc19h4e1fbt2.v"                                  
    dict set design_files "alt_e100s10_eqc6h27t1.v"                              "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_eqc6h27t1.v"                                      
    dict set design_files "alt_e100s10_eqc5h0ft1.v"                              "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_eqc5h0ft1.v"                                      
    dict set design_files "alt_e100s10_and6t1.v"                                 "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_and6t1.v"                                         
    dict set design_files "alt_e100s10_alignmon81920e8.v"                        "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_alignmon81920e8.v"                                
    dict set design_files "alt_e100s10_xor4t1.v"                                 "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_xor4t1.v"                                         
    dict set design_files "alt_e100s10_eq2t1.v"                                  "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_eq2t1.v"                                          
    dict set design_files "alt_e100s10_pulse_stretcher.v"                        "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_pulse_stretcher.v"                                
    dict set design_files "alt_e100s10_mux2w1t0s2.v"                             "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_mux2w1t0s2.v"                                     
    dict set design_files "alt_e100s10_xor3t0.v"                                 "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_xor3t0.v"                                         
    dict set design_files "alt_e100s10_xor7t1.v"                                 "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_xor7t1.v"                                         
    dict set design_files "alt_e100s10_alignmon2560e8.v"                         "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_alignmon2560e8.v"                                 
    dict set design_files "alt_e100s10_pulse64.v"                                "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_pulse64.v"                                        
    dict set design_files "alt_e100s10_eqc19h63ffbt2.v"                          "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_eqc19h63ffbt2.v"                                  
    dict set design_files "alt_e100s10_mux8w1t2s1.v"                             "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_mux8w1t2s1.v"                                     
    dict set design_files "alt_e100s10_mlab20a1r1w1.v"                           "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_mlab20a1r1w1.v"                                   
    dict set design_files "alt_e100s10_mlab16a4r1w1.v"                           "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_mlab16a4r1w1.v"                                   
    dict set design_files "alt_e100s10_eq18t2.v"                                 "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_eq18t2.v"                                         
    dict set design_files "alt_e100s10_mux2_t2_w264_s1.v"                        "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_mux2_t2_w264_s1.v"                                
    dict set design_files "alt_e100s10_or6t0.v"                                  "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_or6t0.v"                                          
    dict set design_files "alt_e100s10_synchronizer.v"                           "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_synchronizer.v"                                   
    dict set design_files "alt_e100s10_ohbin8.v"                                 "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_ohbin8.v"                                         
    dict set design_files "alt_e100s10_mlab_32word_32bit.v"                      "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_mlab_32word_32bit.v"                              
    dict set design_files "alt_e100s10_mlab16a1r1w1.v"                           "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_mlab16a1r1w1.v"                                   
    dict set design_files "alt_e100s10_xor1t0.v"                                 "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_xor1t0.v"                                         
    dict set design_files "alt_e100s10_xor2t0.v"                                 "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_xor2t0.v"                                         
    dict set design_files "alt_e100s10_mux2w5t0s1.v"                             "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_mux2w5t0s1.v"                                     
    dict set design_files "alt_e100s10_eqc5h07t1.v"                              "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_eqc5h07t1.v"                                      
    dict set design_files "alt_e100s10_eqc17h0007ft2.v"                          "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_eqc17h0007ft2.v"                                  
    dict set design_files "alt_e100s10_and4t1.v"                                 "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_and4t1.v"                                         
    dict set design_files "alt_e100s10_mx5r.v"                                   "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_mx5r.v"                                           
    dict set design_files "alt_e100s10_gpx4.v"                                   "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_gpx4.v"                                           
    dict set design_files "alt_e100s10_eqc5h18t1.v"                              "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_eqc5h18t1.v"                                      
    dict set design_files "alt_e100s10_subc2h0t1.v"                              "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_subc2h0t1.v"                                      
    dict set design_files "alt_e100s10_xor6t0.v"                                 "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_xor6t0.v"                                         
    dict set design_files "alt_e100s10_xor4t0.v"                                 "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_xor4t0.v"                                         
    dict set design_files "alt_e100s10_gte_with_const_16b.v"                     "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_gte_with_const_16b.v"                             
    dict set design_files "alt_e100s10_ripple16.v"                               "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_ripple16.v"                                       
    dict set design_files "alt_e100s10_fmon8.v"                                  "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_fmon8.v"                                          
    dict set design_files "alt_e100s10_xor5t1.v"                                 "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_xor5t1.v"                                         
    dict set design_files "alt_e100s10_xor8t1.v"                                 "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_xor8t1.v"                                         
    dict set design_files "alt_e100s10_or8t2.v"                                  "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_or8t2.v"                                          
    dict set design_files "alt_e100s10_add4t1.v"                                 "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_add4t1.v"                                         
    dict set design_files "alt_e100s10_and20t2.v"                                "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_and20t2.v"                                        
    dict set design_files "alt_e100s10_eqc4hct1.v"                               "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_eqc4hct1.v"                                       
    dict set design_files "alt_e100s10_metronome81920.v"                         "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_metronome81920.v"                                 
    dict set design_files "alt_e100s10_and3t1.v"                                 "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_and3t1.v"                                         
    dict set design_files "alt_e100s10_or20t2.v"                                 "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_or20t2.v"                                         
    dict set design_files "alt_e100s10_xor5t0.v"                                 "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_xor5t0.v"                                         
    dict set design_files "alt_e100s10_altera_std_synchronizer_nocut.v"          "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_altera_std_synchronizer_nocut.v"                  
    dict set design_files "alt_e100s10_mlab67a5r1w1.v"                           "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_mlab67a5r1w1.v"                                   
    dict set design_files "alt_e100s10_xor10t1.v"                                "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_xor10t1.v"                                        
    dict set design_files "alt_e100s10_eqc9h1fdt2.v"                             "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_eqc9h1fdt2.v"                                     
    dict set design_files "alt_e100s10_tx_fc_frame_muxer.v"                      "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_tx_fc_frame_muxer.v"                              
    dict set design_files "alt_e100s10_tx_fc_pb_timer.v"                         "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_tx_fc_pb_timer.v"                                 
    dict set design_files "alt_e100s10_rx_fc.v"                                  "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_rx_fc.v"                                          
    dict set design_files "alt_e100s10_tx_fc_pb_conv.v"                          "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_tx_fc_pb_conv.v"                                  
    dict set design_files "alt_e100s10_fc_top.v"                                 "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_fc_top.v"                                         
    dict set design_files "alt_e100s10_tx_fc_onoff_ctrl.v"                       "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_tx_fc_onoff_ctrl.v"                               
    dict set design_files "alt_e100s10_tx_fc_ctrl.v"                             "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_tx_fc_ctrl.v"                                     
    dict set design_files "alt_e100s10_tx_fc.v"                                  "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_tx_fc.v"                                          
    dict set design_files "alt_e100s10_tx_fc_arbiter_ctrl.v"                     "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_tx_fc_arbiter_ctrl.v"                             
    dict set design_files "alt_e100s10_reset_controller.v"                       "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_reset_controller.v"                               
    dict set design_files "alt_e100s10_adapt_pma.v"                              "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_adapt_pma.v"                                      
    dict set design_files "alt_e100s10_data_grp_mx_pipe.v"                       "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_data_grp_mx_pipe.v"                               
    dict set design_files "alt_e100s10_rcfg_arb.sv"                              "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_rcfg_arb.sv"                                      
    dict set design_files "alt_e100s10_arbiter.sv"                               "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_arbiter.sv"                                       
    dict set design_files "alt_e100s10_wide_regroup_8.v"                         "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_wide_regroup_8.v"                                 
    dict set design_files "alt_e100s10_wide_word_ram_824.v"                      "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_wide_word_ram_824.v"                              
    dict set design_files "alt_e100s10_wide_l8if_rx428.v"                        "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_wide_l8if_rx428.v"                                
    dict set design_files "alt_e100s10_wide_l8if_tx824.v"                        "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_wide_l8if_tx824.v"                                
    dict set design_files "alt_e100s10_ack_skid_srst.v"                          "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_ack_skid_srst.v"                                  
    dict set design_files "alt_e100s10_wide_word_ram_8.v"                        "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_wide_word_ram_8.v"                                
    dict set design_files "alt_e100s10_ack_skid.v"                               "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_ack_skid.v"                                       
    dict set design_files "alt_e100s10_wide_compact_words_4.v"                   "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_wide_compact_words_4.v"                           
    dict set design_files "alt_e100s10_wide_six_three_comp.v"                    "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_wide_six_three_comp.v"                            
    dict set design_files "alt_e100s10_wide_buffered_read_scheduler.v"           "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_wide_buffered_read_scheduler.v"                   
    dict set design_files "alt_e100s10_adapter_4.v"                              "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_adapter_4.v"                                      
    dict set design_files "alt_e100s10_cgmii_custom_4.v"                         "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_cgmii_custom_4.v"                                 
    dict set design_files "alt_e100s10_stat_ram_16x64b.v"                        "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_stat_ram_16x64b.v"                                
    dict set design_files "alt_e100s10_sv.v"                                     "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_sv.v"                                             
    dict set design_files "alt_e100s10_extended_stats_vector.v"                  "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_extended_stats_vector.v"                          
    dict set design_files "alt_e100s10_sync_read.v"                              "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_sync_read.v"                                      
    dict set design_files "alt_e100s10_rx_fc_config_register_map.v"              "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_rx_fc_config_register_map.v"                      
    dict set design_files "alt_e100s10_fc_csr.v"                                 "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_fc_csr.v"                                         
    dict set design_files "alt_e100s10_csr.v"                                    "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_csr.v"                                            
    dict set design_files "alt_e100s10_phy_config_register_map.v"                "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_phy_config_register_map.v"                        
    dict set design_files "alt_e100s10_tx_fc_config_register_map.v"              "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_tx_fc_config_register_map.v"                      
    dict set design_files "alt_e100s10_scram256.v"                               "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_scram256.v"                                       
    dict set design_files "alt_e100s10_5way_register.v"                          "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_5way_register.v"                                  
    dict set design_files "alt_e100s10_ethenc.v"                                 "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_ethenc.v"                                         
    dict set design_files "alt_e100s10_c4ilv.v"                                  "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_c4ilv.v"                                          
    dict set design_files "alt_e100s10_tx_tagger_5way.v"                         "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_tx_tagger_5way.v"                                 
    dict set design_files "alt_e100s10_bip_xor_5way.v"                           "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_bip_xor_5way.v"                                   
    dict set design_files "alt_e100s10_am.v"                                     "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_am.v"                                             
    dict set design_files "alt_e100s10_pcs_t.v"                                  "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_pcs_t.v"                                          
    dict set design_files "alt_e100s10_clos20_perm.v"                            "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_clos20_perm.v"                                    
    dict set design_files "alt_e100s10_pcs_ber_cnt_ns.v"                         "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_pcs_ber_cnt_ns.v"                                 
    dict set design_files "alt_e100s10_pcs_ber_sm.v"                             "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_pcs_ber_sm.v"                                     
    dict set design_files "alt_e100s10_xbar4.v"                                  "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_xbar4.v"                                          
    dict set design_files "alt_e100s10_wdelay.v"                                 "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_wdelay.v"                                         
    dict set design_files "alt_e100s10_xctrl.v"                                  "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_xctrl.v"                                          
    dict set design_files "alt_e100s10_reframe.v"                                "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_reframe.v"                                        
    dict set design_files "alt_e100s10_etagid.v"                                 "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_etagid.v"                                         
    dict set design_files "alt_e100s10_deskew.v"                                 "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_deskew.v"                                         
    dict set design_files "alt_e100s10_unframe.v"                                "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_unframe.v"                                        
    dict set design_files "alt_e100s10_walign.v"                                 "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_walign.v"                                         
    dict set design_files "alt_e100s10_pctrl.v"                                  "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_pctrl.v"                                          
    dict set design_files "alt_e100s10_alnchk.v"                                 "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_alnchk.v"                                         
    dict set design_files "alt_e100s10_pcs_r.v"                                  "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_pcs_r.v"                                          
    dict set design_files "alt_e100s10_clos20.v"                                 "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_clos20.v"                                         
    dict set design_files "alt_e100s10_pcs_ber.v"                                "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_pcs_ber.v"                                        
    dict set design_files "alt_e100s10_xbar5.v"                                  "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_xbar5.v"                                          
    dict set design_files "alt_e100s10_twodel67.v"                               "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_twodel67.v"                                       
    dict set design_files "alt_e100s10_descram.v"                                "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_descram.v"                                        
    dict set design_files "alt_e100s10_opp3t1.v"                                 "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_opp3t1.v"                                         
    dict set design_files "alt_e100s10_refram.v"                                 "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_refram.v"                                         
    dict set design_files "alt_e100s10_hw_reg.v"                                 "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_hw_reg.v"                                         
    dict set design_files "alt_e100s10_wamon.v"                                  "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_wamon.v"                                          
    dict set design_files "alt_e100s10_shft.v"                                   "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_shft.v"                                           
    dict set design_files "alt_e100s10_shft_w.v"                                 "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_shft_w.v"                                         
    dict set design_files "alt_e100s10_ethdec.v"                                 "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_ethdec.v"                                         
    dict set design_files "alt_e100s10_clos20_unperm.v"                          "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_clos20_unperm.v"                                  
    dict set design_files "alt_e100s10_opp33t3.v"                                "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_opp33t3.v"                                        
    dict set design_files "alt_e100s10_opp3t0.v"                                 "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_opp3t0.v"                                         
    dict set design_files "alt_e100s10_bshft.v"                                  "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_bshft.v"                                          
    dict set design_files "alt_e100s10_deint.v"                                  "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_deint.v"                                          
    dict set design_files "alt_e100s10_dctrl.v"                                  "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_dctrl.v"                                          
    dict set design_files "ectrl_frac_4_8.v"                                     "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/ectrl_frac_4_8.v"                                             
    dict set design_files "alt_e100s10_mac.v"                                    "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_mac.v"                                            
    dict set design_files "alt_e100s10_mac_tx_csr.v"                             "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_mac_tx_csr.v"                                     
    dict set design_files "alt_e100s10_mac_rx_csr.v"                             "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_mac_rx_csr.v"                                     
    dict set design_files "alt_e100s10_mac_link_fault_det.v"                     "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_mac_link_fault_det.v"                             
    dict set design_files "alt_e100s10_readmii4.v"                               "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_readmii4.v"                                       
    dict set design_files "ectrl_gap_4.v"                                        "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/ectrl_gap_4.v"                                                
    dict set design_files "alt_e100s10_mac_link_fault_gen.v"                     "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_mac_link_fault_gen.v"                             
    dict set design_files "alt_e100s10_tx_error.v"                               "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_tx_error.v"                                       
    dict set design_files "ectrl_ins4preamble_4.v"                               "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/ectrl_ins4preamble_4.v"                                       
    dict set design_files "ectrl_tag_4_9.v"                                      "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/ectrl_tag_4_9.v"                                              
    dict set design_files "alt_e100s10_mac_rx_4.v"                               "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_mac_rx_4.v"                                       
    dict set design_files "alt_e100s10_mac_tx_4.v"                               "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/alt_e100s10_mac_tx_4.v"                                       
    dict set design_files "ectrl_dic_4.v"                                        "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/ectrl_dic_4.v"                                                
    dict set design_files "ectrl_frac_4_9.v"                                     "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/ectrl_frac_4_9.v"                                             
    dict set design_files "ectrl_preamble_4.v"                                   "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/ectrl_preamble_4.v"                                           
    dict set design_files "ectrl_ins_4.v"                                        "$QSYS_SIMDIR/../alt_e100s10_180/sim/synopsys/ectrl_ins_4.v"                                                
    dict set design_files "alt_e100s10_fecpll.v"                                 "$QSYS_SIMDIR/../alt_e100s10_180/sim/alt_e100s10_fecpll.v"                                                  
    dict set design_files "alt_e100s10_eth_4.v"                                  "$QSYS_SIMDIR/../alt_e100s10_180/sim/alt_e100s10_eth_4.v"                                                   
    dict set design_files "alt_e100s10_stats_counters.v"                         "$QSYS_SIMDIR/../alt_e100s10_180/sim/alt_e100s10_stats_counters.v"                                          
    dict set design_files "ex_100g.v"                                            "$QSYS_SIMDIR/ex_100g.v"                                                                                    
    return $design_files
  }
  
  proc get_elab_options {SIMULATOR_TOOL_BITNESS} {
    set ELAB_OPTIONS ""
    if ![ string match "bit_64" $SIMULATOR_TOOL_BITNESS ] {
    } else {
    }
    return $ELAB_OPTIONS
  }
  
  
  proc get_sim_options {SIMULATOR_TOOL_BITNESS} {
    set SIM_OPTIONS ""
    if ![ string match "bit_64" $SIMULATOR_TOOL_BITNESS ] {
    } else {
    }
    return $SIM_OPTIONS
  }
  
  
  proc get_env_variables {SIMULATOR_TOOL_BITNESS} {
    set ENV_VARIABLES [dict create]
    set LD_LIBRARY_PATH [dict create]
    dict set ENV_VARIABLES "LD_LIBRARY_PATH" $LD_LIBRARY_PATH
    if ![ string match "bit_64" $SIMULATOR_TOOL_BITNESS ] {
    } else {
    }
    return $ENV_VARIABLES
  }
  
  
}
