

================================================================
== Vivado HLS Report for 'axis2xfMat'
================================================================
* Date:           Thu Apr 23 12:10:45 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        fast
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.802 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+----------+-----------+-----------+-----+----------+---------+
    |  Latency (cycles)  |   Latency (absolute)  |    Interval    | Pipeline|
    |   min   |    max   |    min    |    max    | min |    max   |   Type  |
    +---------+----------+-----------+-----------+-----+----------+---------+
    |        1|  16781311| 10.000 ns | 0.168 sec |    1|  16781311|   none  |
    +---------+----------+-----------+-----------+-----+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+----------+----------+-----------+-----------+----------+----------+
        |             |  Latency (cycles)  | Iteration|  Initiation Interval  |   Trip   |          |
        |  Loop Name  |   min   |    max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-------------+---------+----------+----------+-----------+-----------+----------+----------+
        |- Loop 1     |        0|  16781310| 3 ~ 4098 |          -|          -| 0 ~ 4095 |    no    |
        | + Loop 1.1  |        0|      4095|         2|          1|          1| 0 ~ 4095 |    yes   |
        +-------------+---------+----------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     42|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     37|    -|
|Register         |        -|      -|      77|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      77|     79|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_128_p2                       |     +    |      0|  0|  12|          12|           1|
    |j_fu_139_p2                       |     +    |      0|  0|  12|          12|           1|
    |ap_block_state3_pp0_stage0_iter0  |    and   |      0|  0|   1|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    and   |      0|  0|   1|           1|           1|
    |icmp_ln10_fu_134_p2               |   icmp   |      0|  0|   5|          12|          12|
    |icmp_ln9_fu_123_p2                |   icmp   |      0|  0|   5|          12|          12|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   1|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   1|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  42|          55|          33|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |   4|          5|    1|          5|
    |ap_done                       |   3|          2|    1|          2|
    |ap_enable_reg_pp0_iter1       |   3|          3|    1|          3|
    |i_0_i_i_reg_101               |   3|          2|   12|         24|
    |j_0_i_i_reg_112               |   3|          2|   12|         24|
    |p_src_data_V_blk_n            |   3|          2|    1|          2|
    |real_start                    |   3|          2|    1|          2|
    |src_TDATA_blk_n               |   3|          2|    1|          2|
    |src_cols_cast2_loc_blk_n      |   3|          2|    1|          2|
    |src_cols_cast2_loc_out_blk_n  |   3|          2|    1|          2|
    |src_rows_cast1_loc_blk_n      |   3|          2|    1|          2|
    |src_rows_cast1_loc_out_blk_n  |   3|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  37|         28|   34|         72|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |   4|   0|    4|          0|
    |ap_done_reg                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |   1|   0|    1|          0|
    |i_0_i_i_reg_101               |  12|   0|   12|          0|
    |i_reg_163                     |  12|   0|   12|          0|
    |icmp_ln10_reg_168             |   1|   0|    1|          0|
    |j_0_i_i_reg_112               |  12|   0|   12|          0|
    |src_cols_cast2_loc_r_reg_154  |  12|   0|   12|          0|
    |src_rows_cast1_loc_r_reg_149  |  12|   0|   12|          0|
    |start_once_reg                |   1|   0|    1|          0|
    |trunc_ln209_reg_177           |   8|   0|    8|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         |  77|   0|   77|          0|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs |       axis2xfMat       | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs |       axis2xfMat       | return value |
|ap_start                       |  in |    1| ap_ctrl_hs |       axis2xfMat       | return value |
|start_full_n                   |  in |    1| ap_ctrl_hs |       axis2xfMat       | return value |
|ap_done                        | out |    1| ap_ctrl_hs |       axis2xfMat       | return value |
|ap_continue                    |  in |    1| ap_ctrl_hs |       axis2xfMat       | return value |
|ap_idle                        | out |    1| ap_ctrl_hs |       axis2xfMat       | return value |
|ap_ready                       | out |    1| ap_ctrl_hs |       axis2xfMat       | return value |
|start_out                      | out |    1| ap_ctrl_hs |       axis2xfMat       | return value |
|start_write                    | out |    1| ap_ctrl_hs |       axis2xfMat       | return value |
|src_TDATA                      |  in |   24|    axis    |       src_data_V       |    pointer   |
|src_TVALID                     |  in |    1|    axis    |       src_data_V       |    pointer   |
|src_TREADY                     | out |    1|    axis    |       src_data_V       |    pointer   |
|p_src_data_V_din               | out |    8|   ap_fifo  |      p_src_data_V      |    pointer   |
|p_src_data_V_full_n            |  in |    1|   ap_fifo  |      p_src_data_V      |    pointer   |
|p_src_data_V_write             | out |    1|   ap_fifo  |      p_src_data_V      |    pointer   |
|src_rows_cast1_loc_dout        |  in |   12|   ap_fifo  |   src_rows_cast1_loc   |    pointer   |
|src_rows_cast1_loc_empty_n     |  in |    1|   ap_fifo  |   src_rows_cast1_loc   |    pointer   |
|src_rows_cast1_loc_read        | out |    1|   ap_fifo  |   src_rows_cast1_loc   |    pointer   |
|src_cols_cast2_loc_dout        |  in |   12|   ap_fifo  |   src_cols_cast2_loc   |    pointer   |
|src_cols_cast2_loc_empty_n     |  in |    1|   ap_fifo  |   src_cols_cast2_loc   |    pointer   |
|src_cols_cast2_loc_read        | out |    1|   ap_fifo  |   src_cols_cast2_loc   |    pointer   |
|src_rows_cast1_loc_out_din     | out |   12|   ap_fifo  | src_rows_cast1_loc_out |    pointer   |
|src_rows_cast1_loc_out_full_n  |  in |    1|   ap_fifo  | src_rows_cast1_loc_out |    pointer   |
|src_rows_cast1_loc_out_write   | out |    1|   ap_fifo  | src_rows_cast1_loc_out |    pointer   |
|src_cols_cast2_loc_out_din     | out |   12|   ap_fifo  | src_cols_cast2_loc_out |    pointer   |
|src_cols_cast2_loc_out_full_n  |  in |    1|   ap_fifo  | src_cols_cast2_loc_out |    pointer   |
|src_cols_cast2_loc_out_write   | out |    1|   ap_fifo  | src_cols_cast2_loc_out |    pointer   |
+-------------------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 5 4 
4 --> 3 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.80>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %src_data_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %src_data_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %src_cols_cast2_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %src_rows_cast1_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (3.40ns)   --->   "%src_rows_cast1_loc_r = call i12 @_ssdm_op_Read.ap_fifo.i12P(i12* %src_rows_cast1_loc)" [xf_fast_accel.cpp:65]   --->   Operation 11 'read' 'src_rows_cast1_loc_r' <Predicate = true> <Delay = 3.40> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 0> <FIFO>
ST_1 : Operation 12 [1/1] (3.40ns)   --->   "%src_cols_cast2_loc_r = call i12 @_ssdm_op_Read.ap_fifo.i12P(i12* %src_cols_cast2_loc)" [xf_fast_accel.cpp:65]   --->   Operation 12 'read' 'src_cols_cast2_loc_r' <Predicate = true> <Delay = 3.40> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 0> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %src_rows_cast1_loc_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (3.40ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i12P(i12* %src_rows_cast1_loc_out, i12 %src_rows_cast1_loc_r)" [xf_fast_accel.cpp:40]   --->   Operation 14 'write' <Predicate = true> <Delay = 3.40> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 0> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %src_cols_cast2_loc_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (3.40ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i12P(i12* %src_cols_cast2_loc_out, i12 %src_cols_cast2_loc_r)" [xf_fast_accel.cpp:40]   --->   Operation 16 'write' <Predicate = true> <Delay = 3.40> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 0> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %src_data_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.46ns)   --->   "br label %.loopexit" [xf_fast_accel.cpp:9->xf_fast_accel.cpp:65->xf_fast_accel.cpp:40]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 2.62>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%i_0_i_i = phi i12 [ 0, %entry ], [ %i, %.loopexit.loopexit ]"   --->   Operation 19 'phi' 'i_0_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 4095, i64 0)"   --->   Operation 20 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.82ns)   --->   "%icmp_ln9 = icmp eq i12 %i_0_i_i, %src_rows_cast1_loc_r" [xf_fast_accel.cpp:9->xf_fast_accel.cpp:65->xf_fast_accel.cpp:40]   --->   Operation 21 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 1.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (1.54ns)   --->   "%i = add i12 %i_0_i_i, 1" [xf_fast_accel.cpp:9->xf_fast_accel.cpp:65->xf_fast_accel.cpp:40]   --->   Operation 22 'add' 'i' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9, label %.exit, label %.preheader.i.i.preheader" [xf_fast_accel.cpp:9->xf_fast_accel.cpp:65->xf_fast_accel.cpp:40]   --->   Operation 23 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.46ns)   --->   "br label %.preheader.i.i"   --->   Operation 24 'br' <Predicate = (!icmp_ln9)> <Delay = 0.46>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "ret void" [xf_fast_accel.cpp:40]   --->   Operation 25 'ret' <Predicate = (icmp_ln9)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.82>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%j_0_i_i = phi i12 [ %j, %hls_label_0 ], [ 0, %.preheader.i.i.preheader ]"   --->   Operation 26 'phi' 'j_0_i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 4095, i64 0)"   --->   Operation 27 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (1.82ns)   --->   "%icmp_ln10 = icmp eq i12 %j_0_i_i, %src_cols_cast2_loc_r" [xf_fast_accel.cpp:10->xf_fast_accel.cpp:65->xf_fast_accel.cpp:40]   --->   Operation 28 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (1.54ns)   --->   "%j = add i12 %j_0_i_i, 1" [xf_fast_accel.cpp:10->xf_fast_accel.cpp:65->xf_fast_accel.cpp:40]   --->   Operation 29 'add' 'j' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %.loopexit.loopexit, label %hls_label_0" [xf_fast_accel.cpp:10->xf_fast_accel.cpp:65->xf_fast_accel.cpp:40]   --->   Operation 30 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%src_data_V_read = call i24 @_ssdm_op_Read.axis.volatile.i24P(i24* %src_data_V)" [xf_fast_accel.cpp:13->xf_fast_accel.cpp:65->xf_fast_accel.cpp:40]   --->   Operation 31 'read' 'src_data_V_read' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln209 = trunc i24 %src_data_V_read to i8" [xf_fast_accel.cpp:13->xf_fast_accel.cpp:65->xf_fast_accel.cpp:40]   --->   Operation 32 'trunc' 'trunc_ln209' <Predicate = (!icmp_ln10)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.40>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1)" [xf_fast_accel.cpp:10->xf_fast_accel.cpp:65->xf_fast_accel.cpp:40]   --->   Operation 33 'specregionbegin' 'tmp_i_i' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [xf_fast_accel.cpp:11->xf_fast_accel.cpp:65->xf_fast_accel.cpp:40]   --->   Operation 34 'specpipeline' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (3.40ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_src_data_V, i8 %trunc_ln209)" [xf_fast_accel.cpp:13->xf_fast_accel.cpp:65->xf_fast_accel.cpp:40]   --->   Operation 35 'write' <Predicate = (!icmp_ln10)> <Delay = 3.40> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 0> <FIFO>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1, i32 %tmp_i_i)" [xf_fast_accel.cpp:14->xf_fast_accel.cpp:65->xf_fast_accel.cpp:40]   --->   Operation 36 'specregionend' 'empty' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "br label %.preheader.i.i" [xf_fast_accel.cpp:10->xf_fast_accel.cpp:65->xf_fast_accel.cpp:40]   --->   Operation 37 'br' <Predicate = (!icmp_ln10)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 38 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ src_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ p_src_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ src_rows_cast1_loc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ src_cols_cast2_loc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ src_rows_cast1_loc_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ src_cols_cast2_loc_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0     (specinterface    ) [ 000000]
specinterface_ln0     (specinterface    ) [ 000000]
specinterface_ln0     (specinterface    ) [ 000000]
specinterface_ln0     (specinterface    ) [ 000000]
specinterface_ln0     (specinterface    ) [ 000000]
src_rows_cast1_loc_r  (read             ) [ 001111]
src_cols_cast2_loc_r  (read             ) [ 001111]
specinterface_ln0     (specinterface    ) [ 000000]
write_ln40            (write            ) [ 000000]
specinterface_ln0     (specinterface    ) [ 000000]
write_ln40            (write            ) [ 000000]
specinterface_ln0     (specinterface    ) [ 000000]
br_ln9                (br               ) [ 011111]
i_0_i_i               (phi              ) [ 001000]
speclooptripcount_ln0 (speclooptripcount) [ 000000]
icmp_ln9              (icmp             ) [ 001111]
i                     (add              ) [ 011111]
br_ln9                (br               ) [ 000000]
br_ln0                (br               ) [ 001111]
ret_ln40              (ret              ) [ 000000]
j_0_i_i               (phi              ) [ 000100]
speclooptripcount_ln0 (speclooptripcount) [ 000000]
icmp_ln10             (icmp             ) [ 001111]
j                     (add              ) [ 001111]
br_ln10               (br               ) [ 000000]
src_data_V_read       (read             ) [ 000000]
trunc_ln209           (trunc            ) [ 000110]
tmp_i_i               (specregionbegin  ) [ 000000]
specpipeline_ln11     (specpipeline     ) [ 000000]
write_ln13            (write            ) [ 000000]
empty                 (specregionend    ) [ 000000]
br_ln10               (br               ) [ 001111]
br_ln0                (br               ) [ 011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="src_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_src_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="src_rows_cast1_loc">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_rows_cast1_loc"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="src_cols_cast2_loc">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_cols_cast2_loc"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="src_rows_cast1_loc_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_rows_cast1_loc_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="src_cols_cast2_loc_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_cols_cast2_loc_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i12P"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i12P"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i24P"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="src_rows_cast1_loc_r_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="12" slack="0"/>
<pin id="62" dir="0" index="1" bw="12" slack="0"/>
<pin id="63" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_rows_cast1_loc_r/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="src_cols_cast2_loc_r_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="12" slack="0"/>
<pin id="68" dir="0" index="1" bw="12" slack="0"/>
<pin id="69" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_cols_cast2_loc_r/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="write_ln40_write_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="0" slack="0"/>
<pin id="74" dir="0" index="1" bw="12" slack="0"/>
<pin id="75" dir="0" index="2" bw="12" slack="0"/>
<pin id="76" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln40/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="write_ln40_write_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="0" slack="0"/>
<pin id="82" dir="0" index="1" bw="12" slack="0"/>
<pin id="83" dir="0" index="2" bw="12" slack="0"/>
<pin id="84" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln40/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="src_data_V_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="24" slack="0"/>
<pin id="90" dir="0" index="1" bw="24" slack="0"/>
<pin id="91" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_data_V_read/3 "/>
</bind>
</comp>

<comp id="94" class="1004" name="write_ln13_write_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="0" slack="0"/>
<pin id="96" dir="0" index="1" bw="8" slack="0"/>
<pin id="97" dir="0" index="2" bw="8" slack="1"/>
<pin id="98" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln13/4 "/>
</bind>
</comp>

<comp id="101" class="1005" name="i_0_i_i_reg_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="12" slack="1"/>
<pin id="103" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="105" class="1004" name="i_0_i_i_phi_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="1"/>
<pin id="107" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="12" slack="0"/>
<pin id="109" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i_i/2 "/>
</bind>
</comp>

<comp id="112" class="1005" name="j_0_i_i_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="12" slack="1"/>
<pin id="114" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="j_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="116" class="1004" name="j_0_i_i_phi_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="12" slack="0"/>
<pin id="118" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="1" slack="1"/>
<pin id="120" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_i_i/3 "/>
</bind>
</comp>

<comp id="123" class="1004" name="icmp_ln9_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="12" slack="0"/>
<pin id="125" dir="0" index="1" bw="12" slack="1"/>
<pin id="126" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="i_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="12" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="icmp_ln10_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="12" slack="0"/>
<pin id="136" dir="0" index="1" bw="12" slack="2"/>
<pin id="137" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/3 "/>
</bind>
</comp>

<comp id="139" class="1004" name="j_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="12" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="145" class="1004" name="trunc_ln209_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="24" slack="0"/>
<pin id="147" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln209/3 "/>
</bind>
</comp>

<comp id="149" class="1005" name="src_rows_cast1_loc_r_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="12" slack="1"/>
<pin id="151" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="src_rows_cast1_loc_r "/>
</bind>
</comp>

<comp id="154" class="1005" name="src_cols_cast2_loc_r_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="12" slack="2"/>
<pin id="156" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="src_cols_cast2_loc_r "/>
</bind>
</comp>

<comp id="159" class="1005" name="icmp_ln9_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="1"/>
<pin id="161" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln9 "/>
</bind>
</comp>

<comp id="163" class="1005" name="i_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="12" slack="0"/>
<pin id="165" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="168" class="1005" name="icmp_ln10_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="1"/>
<pin id="170" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln10 "/>
</bind>
</comp>

<comp id="172" class="1005" name="j_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="12" slack="0"/>
<pin id="174" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="177" class="1005" name="trunc_ln209_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="8" slack="1"/>
<pin id="179" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln209 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="64"><net_src comp="32" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="32" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="6" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="34" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="8" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="79"><net_src comp="60" pin="2"/><net_sink comp="72" pin=2"/></net>

<net id="85"><net_src comp="34" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="10" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="87"><net_src comp="66" pin="2"/><net_sink comp="80" pin=2"/></net>

<net id="92"><net_src comp="46" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="99"><net_src comp="56" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="2" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="36" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="111"><net_src comp="101" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="115"><net_src comp="36" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="122"><net_src comp="112" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="127"><net_src comp="105" pin="4"/><net_sink comp="123" pin=0"/></net>

<net id="132"><net_src comp="105" pin="4"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="44" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="116" pin="4"/><net_sink comp="134" pin=0"/></net>

<net id="143"><net_src comp="116" pin="4"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="44" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="148"><net_src comp="88" pin="2"/><net_sink comp="145" pin=0"/></net>

<net id="152"><net_src comp="60" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="153"><net_src comp="149" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="157"><net_src comp="66" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="162"><net_src comp="123" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="166"><net_src comp="128" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="171"><net_src comp="134" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="139" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="180"><net_src comp="145" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="94" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: src_data_V | {}
	Port: p_src_data_V | {4 }
	Port: src_rows_cast1_loc_out | {1 }
	Port: src_cols_cast2_loc_out | {1 }
 - Input state : 
	Port: axis2xfMat : src_data_V | {3 }
	Port: axis2xfMat : src_rows_cast1_loc | {1 }
	Port: axis2xfMat : src_cols_cast2_loc | {1 }
  - Chain level:
	State 1
	State 2
		icmp_ln9 : 1
		i : 1
		br_ln9 : 2
	State 3
		icmp_ln10 : 1
		j : 1
		br_ln10 : 2
	State 4
		empty : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|    add   |             i_fu_128            |    0    |    12   |
|          |             j_fu_139            |    0    |    12   |
|----------|---------------------------------|---------|---------|
|   icmp   |         icmp_ln9_fu_123         |    0    |    5    |
|          |         icmp_ln10_fu_134        |    0    |    5    |
|----------|---------------------------------|---------|---------|
|          | src_rows_cast1_loc_r_read_fu_60 |    0    |    0    |
|   read   | src_cols_cast2_loc_r_read_fu_66 |    0    |    0    |
|          |    src_data_V_read_read_fu_88   |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |      write_ln40_write_fu_72     |    0    |    0    |
|   write  |      write_ln40_write_fu_80     |    0    |    0    |
|          |      write_ln13_write_fu_94     |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   trunc  |        trunc_ln209_fu_145       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |    0    |    34   |
|----------|---------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|       i_0_i_i_reg_101      |   12   |
|          i_reg_163         |   12   |
|      icmp_ln10_reg_168     |    1   |
|      icmp_ln9_reg_159      |    1   |
|       j_0_i_i_reg_112      |   12   |
|          j_reg_172         |   12   |
|src_cols_cast2_loc_r_reg_154|   12   |
|src_rows_cast1_loc_r_reg_149|   12   |
|     trunc_ln209_reg_177    |    8   |
+----------------------------+--------+
|            Total           |   82   |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   34   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   82   |    -   |
+-----------+--------+--------+
|   Total   |   82   |   34   |
+-----------+--------+--------+
