<stg><name>ed25519_sign</name>


<trans_list>

<trans id="329" from="1" to="2">
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="2" to="3">
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="331" from="3" to="4">
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="332" from="4" to="5">
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="5" to="6">
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="6" to="7">
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="7" to="8">
<condition id="77">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="336" from="7" to="17">
<condition id="78">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="8" to="9">
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="9" to="10">
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="340" from="10" to="11">
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="11" to="12">
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="12" to="13">
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="13" to="14">
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="14" to="15">
<condition id="88">
<or_exp><and_exp><literal name="tmp_1678" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="345" from="14" to="16">
<condition id="87">
<or_exp><and_exp><literal name="tmp_1678" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="15" to="14">
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="16" to="7">
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="17" to="18">
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="18" to="19">
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="19" to="20">
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="20" to="21">
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="355" from="21" to="22">
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="22" to="23">
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="357" from="23" to="24">
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="358" from="24" to="25">
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="359" from="25" to="26">
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="26" to="27">
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="27" to="28">
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="362" from="28" to="29">
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="29" to="30">
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="30" to="31">
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="31" to="32">
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="32" to="33">
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="33" to="34">
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="34" to="35">
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="35" to="36">
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="36" to="37">
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="37" to="38">
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="38" to="39">
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="39" to="40">
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="40" to="41">
<condition id="120">
<or_exp><and_exp><literal name="tmp_1680" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="40" to="50">
<condition id="121">
<or_exp><and_exp><literal name="tmp_1680" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="41" to="42">
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="42" to="43">
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="43" to="44">
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="44" to="45">
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="45" to="46">
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="46" to="47">
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="47" to="48">
<condition id="131">
<or_exp><and_exp><literal name="tmp_1682" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="47" to="49">
<condition id="130">
<or_exp><and_exp><literal name="tmp_1682" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="386" from="48" to="47">
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="49" to="40">
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="50" to="51">
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="51" to="52">
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="52" to="53">
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="53" to="54">
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="64">
<![CDATA[
:7  %hash_length = alloca i64, align 8

]]></Node>
<StgValue><ssdm name="hash_length"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="64">
<![CDATA[
:8  %hash_state = alloca [8 x i64], align 8

]]></Node>
<StgValue><ssdm name="hash_state"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64">
<![CDATA[
:9  %hash_curlen = alloca i64, align 8

]]></Node>
<StgValue><ssdm name="hash_curlen"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="64">
<![CDATA[
:10  %hash_buf = alloca [128 x i8], align 1

]]></Node>
<StgValue><ssdm name="hash_buf"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="64">
<![CDATA[
:11  %hram = alloca [64 x i8], align 16

]]></Node>
<StgValue><ssdm name="hram"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="64">
<![CDATA[
:12  %r = alloca [64 x i8], align 16

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="64">
<![CDATA[
:13  %temp_data = alloca [128 x i8], align 16

]]></Node>
<StgValue><ssdm name="temp_data"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:34  store i64 0, i64* %hash_curlen, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:35  store i64 0, i64* %hash_length, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36  %hash_state_addr = getelementptr [8 x i64]* %hash_state, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="hash_state_addr"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
:37  store i64 7640891576956012808, i64* %hash_state_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38  %hash_state_addr_1 = getelementptr [8 x i64]* %hash_state, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="hash_state_addr_1"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
:39  store i64 -4942790177534073029, i64* %hash_state_addr_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40  %hash_state_addr_2 = getelementptr [8 x i64]* %hash_state, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="hash_state_addr_2"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
:41  store i64 4354685564936845355, i64* %hash_state_addr_2, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:42  %hash_state_addr_3 = getelementptr [8 x i64]* %hash_state, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="hash_state_addr_3"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
:43  store i64 -6534734903238641935, i64* %hash_state_addr_3, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:44  %hash_state_addr_4 = getelementptr [8 x i64]* %hash_state, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="hash_state_addr_4"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
:45  store i64 5840696475078001361, i64* %hash_state_addr_4, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:46  %hash_state_addr_5 = getelementptr [8 x i64]* %hash_state, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="hash_state_addr_5"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
:47  store i64 -7276294671716946913, i64* %hash_state_addr_5, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:48  %hash_state_addr_6 = getelementptr [8 x i64]* %hash_state, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="hash_state_addr_6"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
:49  store i64 2270897969802886507, i64* %hash_state_addr_6, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:50  %hash_state_addr_7 = getelementptr [8 x i64]* %hash_state, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="hash_state_addr_7"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
:51  store i64 6620516959819538809, i64* %hash_state_addr_7, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="80" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="8" op_5_bw="8">
<![CDATA[
:52  call fastcc void @sha512_update_32.2(i64* nocapture %hash_length, [8 x i64]* nocapture %hash_state, i64* nocapture %hash_curlen, [128 x i8]* nocapture %hash_buf, [64 x i8]* nocapture %private_key)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="81" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([64 x i8]* %signature) nounwind, !map !155

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i8* %microblaze_mem), !map !161

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i64 %blocks_in) nounwind, !map !167

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap([32 x i8]* %public_key) nounwind, !map !173

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap([64 x i8]* %private_key) nounwind, !map !179

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @ed25519_sign_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %blocks_in_read = call i64 @_ssdm_op_Read.ap_vld.i64(i64 %blocks_in)

]]></Node>
<StgValue><ssdm name="blocks_in_read"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str64, i32 0, i32 0, [1 x i8]* @p_str165, i32 0, i32 0, [1 x i8]* @p_str165, [1 x i8]* @p_str165, [1 x i8]* @p_str165, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str165, [1 x i8]* @p_str165) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:15  call void (...)* @_ssdm_op_SpecInterface(i64 %blocks_in, [7 x i8]* @p_str266, i32 0, i32 0, [1 x i8]* @p_str165, i32 0, i32 0, [1 x i8]* @p_str165, [1 x i8]* @p_str165, [1 x i8]* @p_str165, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str165, [1 x i8]* @p_str165) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:16  call void (...)* @_ssdm_op_SpecInterface(i64 %blocks_in, [10 x i8]* @p_str64, i32 0, i32 0, [1 x i8]* @p_str165, i32 0, i32 0, [1 x i8]* @p_str165, [1 x i8]* @p_str165, [1 x i8]* @p_str165, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str165, [1 x i8]* @p_str165) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:17  call void (...)* @_ssdm_op_SpecInterface(i8* %microblaze_mem, [6 x i8]* @p_str367, i32 0, i32 0, [1 x i8]* @p_str165, i32 0, i32 32768, [1 x i8]* @p_str165, [1 x i8]* @p_str165, [1 x i8]* @p_str165, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str165, [1 x i8]* @p_str165)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:18  %empty = call i32 (...)* @_ssdm_op_SpecMemCore([64 x i8]* %signature, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:19  call void (...)* @_ssdm_op_SpecInterface([64 x i8]* %signature, [10 x i8]* @p_str64, i32 0, i32 0, [1 x i8]* @p_str165, i32 0, i32 0, [1 x i8]* @p_str165, [1 x i8]* @p_str165, [1 x i8]* @p_str165, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str165, [1 x i8]* @p_str165) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:20  %empty_204 = call i32 (...)* @_ssdm_op_SpecMemCore([32 x i8]* %public_key, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_204"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:21  call void (...)* @_ssdm_op_SpecInterface([32 x i8]* %public_key, [10 x i8]* @p_str64, i32 0, i32 0, [1 x i8]* @p_str165, i32 0, i32 0, [1 x i8]* @p_str165, [1 x i8]* @p_str165, [1 x i8]* @p_str165, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str165, [1 x i8]* @p_str165) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:22  %empty_205 = call i32 (...)* @_ssdm_op_SpecMemCore([64 x i8]* %private_key, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_205"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:23  call void (...)* @_ssdm_op_SpecInterface([64 x i8]* %private_key, [10 x i8]* @p_str64, i32 0, i32 0, [1 x i8]* @p_str165, i32 0, i32 0, [1 x i8]* @p_str165, [1 x i8]* @p_str165, [1 x i8]* @p_str165, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str165, [1 x i8]* @p_str165) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:24  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [1 x i8]* @p_str165, [1 x i8]* @p_str165, [19 x i8]* @p_str468, [1 x i8]* @p_str165) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:25  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [1 x i8]* @p_str165, [1 x i8]* @p_str165, [10 x i8]* @p_str569, [1 x i8]* @p_str165) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:26  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [1 x i8]* @p_str165, [1 x i8]* @p_str165, [14 x i8]* @p_str670, [1 x i8]* @p_str165) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:27  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [1 x i8]* @p_str165, [1 x i8]* @p_str165, [14 x i8]* @p_str771, [1 x i8]* @p_str165) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:28  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [1 x i8]* @p_str165, [1 x i8]* @p_str165, [10 x i8]* @p_str872, [1 x i8]* @p_str165) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:29  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [1 x i8]* @p_str165, [1 x i8]* @p_str165, [8 x i8]* @p_str973, [1 x i8]* @p_str165) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:30  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [1 x i8]* @p_str165, [1 x i8]* @p_str165, [7 x i8]* @p_str1074, [1 x i8]* @p_str165) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:31  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [1 x i8]* @p_str165, [1 x i8]* @p_str165, [17 x i8]* @p_str1175, [1 x i8]* @p_str165) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:32  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [1 x i8]* @p_str165, [1 x i8]* @p_str165, [18 x i8]* @p_str1276, [1 x i8]* @p_str165) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:33  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [1 x i8]* @p_str165, [1 x i8]* @p_str165, [13 x i8]* @p_str1377, [1 x i8]* @p_str165) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="8" op_5_bw="8">
<![CDATA[
:52  call fastcc void @sha512_update_32.2(i64* nocapture %hash_length, [8 x i64]* nocapture %hash_state, i64* nocapture %hash_curlen, [128 x i8]* nocapture %hash_buf, [64 x i8]* nocapture %private_key)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:53  %empty_206 = call i32 (...)* @_ssdm_op_SpecMemCore([64 x i8]* %hram, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_206"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:54  %empty_207 = call i32 (...)* @_ssdm_op_SpecMemCore([64 x i8]* %r, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_207"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
:55  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="112" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %current_block = phi i32 [ 0, %0 ], [ %current_block_2, %3 ]

]]></Node>
<StgValue><ssdm name="current_block"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp = zext i32 %current_block to i64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %tmp_s = icmp ult i64 %tmp, %blocks_in_read

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %current_block_2 = add i32 %current_block, 1

]]></Node>
<StgValue><ssdm name="current_block_2"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_s, label %.preheader1.preheader, label %_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="117" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:0  %tmp_1723 = shl i32 %current_block, 7

]]></Node>
<StgValue><ssdm name="tmp_1723"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="32">
<![CDATA[
.preheader1.preheader:1  %tmp_1240 = zext i32 %tmp_1723 to i64

]]></Node>
<StgValue><ssdm name="tmp_1240"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
.preheader1.preheader:2  %microblaze_mem_addr = getelementptr i8* %microblaze_mem, i64 %tmp_1240

]]></Node>
<StgValue><ssdm name="microblaze_mem_addr"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader1.preheader:3  %microblaze_mem_addr_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %microblaze_mem_addr, i32 128)

]]></Node>
<StgValue><ssdm name="microblaze_mem_addr_s"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="8" op_5_bw="8">
<![CDATA[
_ifconv:0  call fastcc void @sha512_final(i64* nocapture %hash_length, [8 x i64]* nocapture %hash_state, i64* nocapture %hash_curlen, [128 x i8]* nocapture %hash_buf, [64 x i8]* nocapture %r)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="122" st_id="8" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader1.preheader:3  %microblaze_mem_addr_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %microblaze_mem_addr, i32 128)

]]></Node>
<StgValue><ssdm name="microblaze_mem_addr_s"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="123" st_id="9" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader1.preheader:3  %microblaze_mem_addr_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %microblaze_mem_addr, i32 128)

]]></Node>
<StgValue><ssdm name="microblaze_mem_addr_s"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="124" st_id="10" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader1.preheader:3  %microblaze_mem_addr_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %microblaze_mem_addr, i32 128)

]]></Node>
<StgValue><ssdm name="microblaze_mem_addr_s"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="125" st_id="11" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader1.preheader:3  %microblaze_mem_addr_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %microblaze_mem_addr, i32 128)

]]></Node>
<StgValue><ssdm name="microblaze_mem_addr_s"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="126" st_id="12" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader1.preheader:3  %microblaze_mem_addr_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %microblaze_mem_addr, i32 128)

]]></Node>
<StgValue><ssdm name="microblaze_mem_addr_s"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="127" st_id="13" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader1.preheader:3  %microblaze_mem_addr_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %microblaze_mem_addr, i32 128)

]]></Node>
<StgValue><ssdm name="microblaze_mem_addr_s"/></StgValue>
</operation>

<operation id="128" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:4  br label %.preheader1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="129" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader1:0  %current_byte = phi i8 [ %current_byte_2, %2 ], [ 0, %.preheader1.preheader ]

]]></Node>
<StgValue><ssdm name="current_byte"/></StgValue>
</operation>

<operation id="130" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader1:1  %tmp_1678 = icmp eq i8 %current_byte, -128

]]></Node>
<StgValue><ssdm name="tmp_1678"/></StgValue>
</operation>

<operation id="131" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:2  %empty_208 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128) nounwind

]]></Node>
<StgValue><ssdm name="empty_208"/></StgValue>
</operation>

<operation id="132" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader1:3  %current_byte_2 = add i8 %current_byte, 1

]]></Node>
<StgValue><ssdm name="current_byte_2"/></StgValue>
</operation>

<operation id="133" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:4  br i1 %tmp_1678, label %3, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="134" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp_1678" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %microblaze_mem_addr_1 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %microblaze_mem_addr)

]]></Node>
<StgValue><ssdm name="microblaze_mem_addr_1"/></StgValue>
</operation>

<operation id="135" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp_1678" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="8" op_5_bw="8">
<![CDATA[
:0  call fastcc void @sha512_update_128(i64* nocapture %hash_length, [8 x i64]* nocapture %hash_state, i64* nocapture %hash_curlen, [128 x i8]* nocapture %hash_buf, [128 x i8]* nocapture %temp_data)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="136" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="8">
<![CDATA[
:1  %tmp_1681 = zext i8 %current_byte to i64

]]></Node>
<StgValue><ssdm name="tmp_1681"/></StgValue>
</operation>

<operation id="137" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %temp_data_addr = getelementptr inbounds [128 x i8]* %temp_data, i64 0, i64 %tmp_1681

]]></Node>
<StgValue><ssdm name="temp_data_addr"/></StgValue>
</operation>

<operation id="138" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:3  store i8 %microblaze_mem_addr_1, i8* %temp_data_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="139" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="140" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="8" op_5_bw="8">
<![CDATA[
:0  call fastcc void @sha512_update_128(i64* nocapture %hash_length, [8 x i64]* nocapture %hash_state, i64* nocapture %hash_curlen, [128 x i8]* nocapture %hash_buf, [128 x i8]* nocapture %temp_data)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="141" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="142" st_id="17" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="8" op_5_bw="8">
<![CDATA[
_ifconv:0  call fastcc void @sha512_final(i64* nocapture %hash_length, [8 x i64]* nocapture %hash_state, i64* nocapture %hash_curlen, [128 x i8]* nocapture %hash_buf, [64 x i8]* nocapture %r)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="143" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
_ifconv:1  call fastcc void @sc_reduce([64 x i8]* %r) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:129  store i64 0, i64* %hash_curlen, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:130  store i64 0, i64* %hash_length, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="146" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
_ifconv:131  store i64 7640891576956012808, i64* %hash_state_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="147" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
_ifconv:132  store i64 -4942790177534073029, i64* %hash_state_addr_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="148" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
_ifconv:1  call fastcc void @sc_reduce([64 x i8]* %r) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="149" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
_ifconv:133  store i64 4354685564936845355, i64* %hash_state_addr_2, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="150" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
_ifconv:134  store i64 -6534734903238641935, i64* %hash_state_addr_3, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="151" st_id="20" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="960" op_0_bw="960" op_1_bw="8">
<![CDATA[
_ifconv:2  %call_ret = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } @ge_scalarmult_base([64 x i8]* %r) nounwind

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="152" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
_ifconv:135  store i64 5840696475078001361, i64* %hash_state_addr_4, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="153" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
_ifconv:136  store i64 -7276294671716946913, i64* %hash_state_addr_5, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="154" st_id="21" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="960" op_0_bw="960" op_1_bw="8">
<![CDATA[
_ifconv:2  %call_ret = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } @ge_scalarmult_base([64 x i8]* %r) nounwind

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="155" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="960">
<![CDATA[
_ifconv:3  %R_X_0 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 0

]]></Node>
<StgValue><ssdm name="R_X_0"/></StgValue>
</operation>

<operation id="156" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="960">
<![CDATA[
_ifconv:4  %R_X_1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 1

]]></Node>
<StgValue><ssdm name="R_X_1"/></StgValue>
</operation>

<operation id="157" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="960">
<![CDATA[
_ifconv:5  %R_X_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 2

]]></Node>
<StgValue><ssdm name="R_X_2"/></StgValue>
</operation>

<operation id="158" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="960">
<![CDATA[
_ifconv:6  %R_X_3 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 3

]]></Node>
<StgValue><ssdm name="R_X_3"/></StgValue>
</operation>

<operation id="159" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="960">
<![CDATA[
_ifconv:7  %R_X_4 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 4

]]></Node>
<StgValue><ssdm name="R_X_4"/></StgValue>
</operation>

<operation id="160" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="960">
<![CDATA[
_ifconv:8  %R_X_5 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 5

]]></Node>
<StgValue><ssdm name="R_X_5"/></StgValue>
</operation>

<operation id="161" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="960">
<![CDATA[
_ifconv:9  %R_X_6 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 6

]]></Node>
<StgValue><ssdm name="R_X_6"/></StgValue>
</operation>

<operation id="162" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="960">
<![CDATA[
_ifconv:10  %R_X_7 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 7

]]></Node>
<StgValue><ssdm name="R_X_7"/></StgValue>
</operation>

<operation id="163" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="960">
<![CDATA[
_ifconv:11  %R_X_8 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 8

]]></Node>
<StgValue><ssdm name="R_X_8"/></StgValue>
</operation>

<operation id="164" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="960">
<![CDATA[
_ifconv:12  %R_X_9 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 9

]]></Node>
<StgValue><ssdm name="R_X_9"/></StgValue>
</operation>

<operation id="165" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="960">
<![CDATA[
_ifconv:13  %R_Y_0 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 10

]]></Node>
<StgValue><ssdm name="R_Y_0"/></StgValue>
</operation>

<operation id="166" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="960">
<![CDATA[
_ifconv:14  %R_Y_1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 11

]]></Node>
<StgValue><ssdm name="R_Y_1"/></StgValue>
</operation>

<operation id="167" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="960">
<![CDATA[
_ifconv:15  %R_Y_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 12

]]></Node>
<StgValue><ssdm name="R_Y_2"/></StgValue>
</operation>

<operation id="168" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="960">
<![CDATA[
_ifconv:16  %R_Y_3 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 13

]]></Node>
<StgValue><ssdm name="R_Y_3"/></StgValue>
</operation>

<operation id="169" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="960">
<![CDATA[
_ifconv:17  %R_Y_4 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 14

]]></Node>
<StgValue><ssdm name="R_Y_4"/></StgValue>
</operation>

<operation id="170" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="960">
<![CDATA[
_ifconv:18  %R_Y_5 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 15

]]></Node>
<StgValue><ssdm name="R_Y_5"/></StgValue>
</operation>

<operation id="171" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="960">
<![CDATA[
_ifconv:19  %R_Y_6 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 16

]]></Node>
<StgValue><ssdm name="R_Y_6"/></StgValue>
</operation>

<operation id="172" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="960">
<![CDATA[
_ifconv:20  %R_Y_7 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 17

]]></Node>
<StgValue><ssdm name="R_Y_7"/></StgValue>
</operation>

<operation id="173" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="960">
<![CDATA[
_ifconv:21  %R_Y_8 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 18

]]></Node>
<StgValue><ssdm name="R_Y_8"/></StgValue>
</operation>

<operation id="174" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="960">
<![CDATA[
_ifconv:22  %R_Y_9 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 19

]]></Node>
<StgValue><ssdm name="R_Y_9"/></StgValue>
</operation>

<operation id="175" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="960">
<![CDATA[
_ifconv:23  %R_Z_0 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 20

]]></Node>
<StgValue><ssdm name="R_Z_0"/></StgValue>
</operation>

<operation id="176" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="960">
<![CDATA[
_ifconv:24  %R_Z_1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 21

]]></Node>
<StgValue><ssdm name="R_Z_1"/></StgValue>
</operation>

<operation id="177" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="960">
<![CDATA[
_ifconv:25  %R_Z_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 22

]]></Node>
<StgValue><ssdm name="R_Z_2"/></StgValue>
</operation>

<operation id="178" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="960">
<![CDATA[
_ifconv:26  %R_Z_3 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 23

]]></Node>
<StgValue><ssdm name="R_Z_3"/></StgValue>
</operation>

<operation id="179" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="960">
<![CDATA[
_ifconv:27  %R_Z_4 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 24

]]></Node>
<StgValue><ssdm name="R_Z_4"/></StgValue>
</operation>

<operation id="180" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="960">
<![CDATA[
_ifconv:28  %R_Z_5 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 25

]]></Node>
<StgValue><ssdm name="R_Z_5"/></StgValue>
</operation>

<operation id="181" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="960">
<![CDATA[
_ifconv:29  %R_Z_6 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 26

]]></Node>
<StgValue><ssdm name="R_Z_6"/></StgValue>
</operation>

<operation id="182" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="960">
<![CDATA[
_ifconv:30  %R_Z_7 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 27

]]></Node>
<StgValue><ssdm name="R_Z_7"/></StgValue>
</operation>

<operation id="183" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="960">
<![CDATA[
_ifconv:31  %R_Z_8 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 28

]]></Node>
<StgValue><ssdm name="R_Z_8"/></StgValue>
</operation>

<operation id="184" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="960">
<![CDATA[
_ifconv:32  %R_Z_9 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 29

]]></Node>
<StgValue><ssdm name="R_Z_9"/></StgValue>
</operation>

<operation id="185" st_id="21" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="320" op_0_bw="320" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32">
<![CDATA[
_ifconv:41  %call_ret_i = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } @fe_invert(i32 %R_Z_0, i32 %R_Z_1, i32 %R_Z_2, i32 %R_Z_3, i32 %R_Z_4, i32 %R_Z_5, i32 %R_Z_6, i32 %R_Z_7, i32 %R_Z_8, i32 %R_Z_9) nounwind

]]></Node>
<StgValue><ssdm name="call_ret_i"/></StgValue>
</operation>

<operation id="186" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
_ifconv:137  store i64 2270897969802886507, i64* %hash_state_addr_6, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="187" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
_ifconv:138  store i64 6620516959819538809, i64* %hash_state_addr_7, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="188" st_id="22" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="320" op_0_bw="320" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32">
<![CDATA[
_ifconv:41  %call_ret_i = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } @fe_invert(i32 %R_Z_0, i32 %R_Z_1, i32 %R_Z_2, i32 %R_Z_3, i32 %R_Z_4, i32 %R_Z_5, i32 %R_Z_6, i32 %R_Z_7, i32 %R_Z_8, i32 %R_Z_9) nounwind

]]></Node>
<StgValue><ssdm name="call_ret_i"/></StgValue>
</operation>

<operation id="189" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="320">
<![CDATA[
_ifconv:42  %recip_0 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret_i, 0

]]></Node>
<StgValue><ssdm name="recip_0"/></StgValue>
</operation>

<operation id="190" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="320">
<![CDATA[
_ifconv:43  %recip_1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret_i, 1

]]></Node>
<StgValue><ssdm name="recip_1"/></StgValue>
</operation>

<operation id="191" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="320">
<![CDATA[
_ifconv:44  %recip_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret_i, 2

]]></Node>
<StgValue><ssdm name="recip_2"/></StgValue>
</operation>

<operation id="192" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="320">
<![CDATA[
_ifconv:45  %recip_3 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret_i, 3

]]></Node>
<StgValue><ssdm name="recip_3"/></StgValue>
</operation>

<operation id="193" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="320">
<![CDATA[
_ifconv:46  %recip_4 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret_i, 4

]]></Node>
<StgValue><ssdm name="recip_4"/></StgValue>
</operation>

<operation id="194" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="320">
<![CDATA[
_ifconv:47  %recip_5 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret_i, 5

]]></Node>
<StgValue><ssdm name="recip_5"/></StgValue>
</operation>

<operation id="195" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="320">
<![CDATA[
_ifconv:48  %recip_6 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret_i, 6

]]></Node>
<StgValue><ssdm name="recip_6"/></StgValue>
</operation>

<operation id="196" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="320">
<![CDATA[
_ifconv:49  %recip_7 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret_i, 7

]]></Node>
<StgValue><ssdm name="recip_7"/></StgValue>
</operation>

<operation id="197" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="320">
<![CDATA[
_ifconv:50  %recip_8 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret_i, 8

]]></Node>
<StgValue><ssdm name="recip_8"/></StgValue>
</operation>

<operation id="198" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="320">
<![CDATA[
_ifconv:51  %recip_9 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret_i, 9

]]></Node>
<StgValue><ssdm name="recip_9"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="199" st_id="23" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="320" op_0_bw="320" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
_ifconv:63  %fe_mul_ret_i = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } @fe_mul(i32 %R_Y_0, i32 %R_Y_1, i32 %R_Y_2, i32 %R_Y_3, i32 %R_Y_4, i32 %R_Y_5, i32 %R_Y_6, i32 %R_Y_7, i32 %R_Y_8, i32 %R_Y_9, i32 %recip_0, i32 %recip_1, i32 %recip_2, i32 %recip_3, i32 %recip_4, i32 %recip_5, i32 %recip_6, i32 %recip_7, i32 %recip_8, i32 %recip_9) nounwind

]]></Node>
<StgValue><ssdm name="fe_mul_ret_i"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="200" st_id="24" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="320" op_0_bw="320" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
_ifconv:52  %fe_mul_ret1_i = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } @fe_mul(i32 %R_X_0, i32 %R_X_1, i32 %R_X_2, i32 %R_X_3, i32 %R_X_4, i32 %R_X_5, i32 %R_X_6, i32 %R_X_7, i32 %R_X_8, i32 %R_X_9, i32 %recip_0, i32 %recip_1, i32 %recip_2, i32 %recip_3, i32 %recip_4, i32 %recip_5, i32 %recip_6, i32 %recip_7, i32 %recip_8, i32 %recip_9) nounwind

]]></Node>
<StgValue><ssdm name="fe_mul_ret1_i"/></StgValue>
</operation>

<operation id="201" st_id="24" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="320" op_0_bw="320" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
_ifconv:63  %fe_mul_ret_i = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } @fe_mul(i32 %R_Y_0, i32 %R_Y_1, i32 %R_Y_2, i32 %R_Y_3, i32 %R_Y_4, i32 %R_Y_5, i32 %R_Y_6, i32 %R_Y_7, i32 %R_Y_8, i32 %R_Y_9, i32 %recip_0, i32 %recip_1, i32 %recip_2, i32 %recip_3, i32 %recip_4, i32 %recip_5, i32 %recip_6, i32 %recip_7, i32 %recip_8, i32 %recip_9) nounwind

]]></Node>
<StgValue><ssdm name="fe_mul_ret_i"/></StgValue>
</operation>

<operation id="202" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="320">
<![CDATA[
_ifconv:64  %y_0 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %fe_mul_ret_i, 0

]]></Node>
<StgValue><ssdm name="y_0"/></StgValue>
</operation>

<operation id="203" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="320">
<![CDATA[
_ifconv:65  %y_1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %fe_mul_ret_i, 1

]]></Node>
<StgValue><ssdm name="y_1"/></StgValue>
</operation>

<operation id="204" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="320">
<![CDATA[
_ifconv:66  %y_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %fe_mul_ret_i, 2

]]></Node>
<StgValue><ssdm name="y_2"/></StgValue>
</operation>

<operation id="205" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="320">
<![CDATA[
_ifconv:67  %y_3 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %fe_mul_ret_i, 3

]]></Node>
<StgValue><ssdm name="y_3"/></StgValue>
</operation>

<operation id="206" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="320">
<![CDATA[
_ifconv:68  %y_4 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %fe_mul_ret_i, 4

]]></Node>
<StgValue><ssdm name="y_4"/></StgValue>
</operation>

<operation id="207" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="320">
<![CDATA[
_ifconv:69  %y_5 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %fe_mul_ret_i, 5

]]></Node>
<StgValue><ssdm name="y_5"/></StgValue>
</operation>

<operation id="208" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="320">
<![CDATA[
_ifconv:70  %y_6 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %fe_mul_ret_i, 6

]]></Node>
<StgValue><ssdm name="y_6"/></StgValue>
</operation>

<operation id="209" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="320">
<![CDATA[
_ifconv:71  %y_7 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %fe_mul_ret_i, 7

]]></Node>
<StgValue><ssdm name="y_7"/></StgValue>
</operation>

<operation id="210" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="320">
<![CDATA[
_ifconv:72  %y_8 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %fe_mul_ret_i, 8

]]></Node>
<StgValue><ssdm name="y_8"/></StgValue>
</operation>

<operation id="211" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="320">
<![CDATA[
_ifconv:73  %y_9 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %fe_mul_ret_i, 9

]]></Node>
<StgValue><ssdm name="y_9"/></StgValue>
</operation>

<operation id="212" st_id="24" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32">
<![CDATA[
_ifconv:74  call fastcc void @fe_tobytes.1([64 x i8]* %signature, i32 %y_0, i32 %y_1, i32 %y_2, i32 %y_3, i32 %y_4, i32 %y_5, i32 %y_6, i32 %y_7, i32 %y_8, i32 %y_9) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="213" st_id="25" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="320" op_0_bw="320" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
_ifconv:52  %fe_mul_ret1_i = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } @fe_mul(i32 %R_X_0, i32 %R_X_1, i32 %R_X_2, i32 %R_X_3, i32 %R_X_4, i32 %R_X_5, i32 %R_X_6, i32 %R_X_7, i32 %R_X_8, i32 %R_X_9, i32 %recip_0, i32 %recip_1, i32 %recip_2, i32 %recip_3, i32 %recip_4, i32 %recip_5, i32 %recip_6, i32 %recip_7, i32 %recip_8, i32 %recip_9) nounwind

]]></Node>
<StgValue><ssdm name="fe_mul_ret1_i"/></StgValue>
</operation>

<operation id="214" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="320">
<![CDATA[
_ifconv:53  %x_0 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %fe_mul_ret1_i, 0

]]></Node>
<StgValue><ssdm name="x_0"/></StgValue>
</operation>

<operation id="215" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="320">
<![CDATA[
_ifconv:62  %x_9 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %fe_mul_ret1_i, 9

]]></Node>
<StgValue><ssdm name="x_9"/></StgValue>
</operation>

<operation id="216" st_id="25" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32">
<![CDATA[
_ifconv:74  call fastcc void @fe_tobytes.1([64 x i8]* %signature, i32 %y_0, i32 %y_1, i32 %y_2, i32 %y_3, i32 %y_4, i32 %y_5, i32 %y_6, i32 %y_7, i32 %y_8, i32 %y_9) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="217" st_id="25" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:89  %tmp_i_i_i = mul nsw i32 19, %x_9

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>

<operation id="218" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:90  %tmp_i_i_i_209 = add nsw i32 16777216, %tmp_i_i_i

]]></Node>
<StgValue><ssdm name="tmp_i_i_i_209"/></StgValue>
</operation>

<operation id="219" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:91  %tmp_561_i_i_i = call i7 @_ssdm_op_PartSelect.i7.i32.i32.i32(i32 %tmp_i_i_i_209, i32 25, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_561_i_i_i"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="220" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="7">
<![CDATA[
_ifconv:92  %q = sext i7 %tmp_561_i_i_i to i32

]]></Node>
<StgValue><ssdm name="q"/></StgValue>
</operation>

<operation id="221" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:93  %tmp_1554_i_i_i = add nsw i32 %q, %x_0

]]></Node>
<StgValue><ssdm name="tmp_1554_i_i_i"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="222" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="320">
<![CDATA[
_ifconv:54  %x_1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %fe_mul_ret1_i, 1

]]></Node>
<StgValue><ssdm name="x_1"/></StgValue>
</operation>

<operation id="223" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:94  %tmp_563_i_i_i = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %tmp_1554_i_i_i, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_563_i_i_i"/></StgValue>
</operation>

<operation id="224" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="6">
<![CDATA[
_ifconv:95  %q_10 = sext i6 %tmp_563_i_i_i to i32

]]></Node>
<StgValue><ssdm name="q_10"/></StgValue>
</operation>

<operation id="225" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:96  %tmp_1555_i_i_i = add nsw i32 %q_10, %x_1

]]></Node>
<StgValue><ssdm name="tmp_1555_i_i_i"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="226" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="320">
<![CDATA[
_ifconv:55  %x_2 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %fe_mul_ret1_i, 2

]]></Node>
<StgValue><ssdm name="x_2"/></StgValue>
</operation>

<operation id="227" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:97  %tmp_565_i_i_i = call i7 @_ssdm_op_PartSelect.i7.i32.i32.i32(i32 %tmp_1555_i_i_i, i32 25, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_565_i_i_i"/></StgValue>
</operation>

<operation id="228" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="7">
<![CDATA[
_ifconv:98  %q_11 = sext i7 %tmp_565_i_i_i to i32

]]></Node>
<StgValue><ssdm name="q_11"/></StgValue>
</operation>

<operation id="229" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:99  %tmp_1556_i_i_i = add nsw i32 %q_11, %x_2

]]></Node>
<StgValue><ssdm name="tmp_1556_i_i_i"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="230" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="320">
<![CDATA[
_ifconv:56  %x_3 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %fe_mul_ret1_i, 3

]]></Node>
<StgValue><ssdm name="x_3"/></StgValue>
</operation>

<operation id="231" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:100  %tmp_567_i_i_i = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %tmp_1556_i_i_i, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_567_i_i_i"/></StgValue>
</operation>

<operation id="232" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="6">
<![CDATA[
_ifconv:101  %q_12 = sext i6 %tmp_567_i_i_i to i32

]]></Node>
<StgValue><ssdm name="q_12"/></StgValue>
</operation>

<operation id="233" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:102  %tmp_1557_i_i_i = add nsw i32 %q_12, %x_3

]]></Node>
<StgValue><ssdm name="tmp_1557_i_i_i"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="234" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="320">
<![CDATA[
_ifconv:57  %x_4 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %fe_mul_ret1_i, 4

]]></Node>
<StgValue><ssdm name="x_4"/></StgValue>
</operation>

<operation id="235" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:103  %tmp_569_i_i_i = call i7 @_ssdm_op_PartSelect.i7.i32.i32.i32(i32 %tmp_1557_i_i_i, i32 25, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_569_i_i_i"/></StgValue>
</operation>

<operation id="236" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="7">
<![CDATA[
_ifconv:104  %q_13 = sext i7 %tmp_569_i_i_i to i32

]]></Node>
<StgValue><ssdm name="q_13"/></StgValue>
</operation>

<operation id="237" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:105  %tmp_1558_i_i_i = add nsw i32 %q_13, %x_4

]]></Node>
<StgValue><ssdm name="tmp_1558_i_i_i"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="238" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="320">
<![CDATA[
_ifconv:58  %x_5 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %fe_mul_ret1_i, 5

]]></Node>
<StgValue><ssdm name="x_5"/></StgValue>
</operation>

<operation id="239" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:106  %tmp_571_i_i_i = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %tmp_1558_i_i_i, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_571_i_i_i"/></StgValue>
</operation>

<operation id="240" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="6">
<![CDATA[
_ifconv:107  %q_14 = sext i6 %tmp_571_i_i_i to i32

]]></Node>
<StgValue><ssdm name="q_14"/></StgValue>
</operation>

<operation id="241" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:108  %tmp_1559_i_i_i = add nsw i32 %q_14, %x_5

]]></Node>
<StgValue><ssdm name="tmp_1559_i_i_i"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="242" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="320">
<![CDATA[
_ifconv:59  %x_6 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %fe_mul_ret1_i, 6

]]></Node>
<StgValue><ssdm name="x_6"/></StgValue>
</operation>

<operation id="243" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:109  %tmp_573_i_i_i = call i7 @_ssdm_op_PartSelect.i7.i32.i32.i32(i32 %tmp_1559_i_i_i, i32 25, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_573_i_i_i"/></StgValue>
</operation>

<operation id="244" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="7">
<![CDATA[
_ifconv:110  %q_15 = sext i7 %tmp_573_i_i_i to i32

]]></Node>
<StgValue><ssdm name="q_15"/></StgValue>
</operation>

<operation id="245" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:111  %tmp_1560_i_i_i = add nsw i32 %q_15, %x_6

]]></Node>
<StgValue><ssdm name="tmp_1560_i_i_i"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="246" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="320">
<![CDATA[
_ifconv:60  %x_7 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %fe_mul_ret1_i, 7

]]></Node>
<StgValue><ssdm name="x_7"/></StgValue>
</operation>

<operation id="247" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:112  %tmp_575_i_i_i = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %tmp_1560_i_i_i, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_575_i_i_i"/></StgValue>
</operation>

<operation id="248" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="6">
<![CDATA[
_ifconv:113  %q_16 = sext i6 %tmp_575_i_i_i to i32

]]></Node>
<StgValue><ssdm name="q_16"/></StgValue>
</operation>

<operation id="249" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:114  %tmp_1561_i_i_i = add nsw i32 %q_16, %x_7

]]></Node>
<StgValue><ssdm name="tmp_1561_i_i_i"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="250" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="320">
<![CDATA[
_ifconv:61  %x_8 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %fe_mul_ret1_i, 8

]]></Node>
<StgValue><ssdm name="x_8"/></StgValue>
</operation>

<operation id="251" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:115  %tmp_577_i_i_i = call i7 @_ssdm_op_PartSelect.i7.i32.i32.i32(i32 %tmp_1561_i_i_i, i32 25, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_577_i_i_i"/></StgValue>
</operation>

<operation id="252" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="7">
<![CDATA[
_ifconv:116  %q_17 = sext i7 %tmp_577_i_i_i to i32

]]></Node>
<StgValue><ssdm name="q_17"/></StgValue>
</operation>

<operation id="253" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:117  %tmp_1562_i_i_i = add nsw i32 %q_17, %x_8

]]></Node>
<StgValue><ssdm name="tmp_1562_i_i_i"/></StgValue>
</operation>

<operation id="254" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:118  %tmp_579_i_i_i = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %tmp_1562_i_i_i, i32 26, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_579_i_i_i"/></StgValue>
</operation>

<operation id="255" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:124  %signature_addr = getelementptr [64 x i8]* %signature, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="signature_addr"/></StgValue>
</operation>

<operation id="256" st_id="34" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="6">
<![CDATA[
_ifconv:125  %signature_load = load i8* %signature_addr, align 1

]]></Node>
<StgValue><ssdm name="signature_load"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="257" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="6">
<![CDATA[
_ifconv:119  %q_18 = sext i6 %tmp_579_i_i_i to i32

]]></Node>
<StgValue><ssdm name="q_18"/></StgValue>
</operation>

<operation id="258" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:120  %tmp_1563_i_i_i = add nsw i32 %q_18, %x_9

]]></Node>
<StgValue><ssdm name="tmp_1563_i_i_i"/></StgValue>
</operation>

<operation id="259" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:121  %tmp_1724 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_1563_i_i_i, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_1724"/></StgValue>
</operation>

<operation id="260" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="32">
<![CDATA[
_ifconv:122  %tmp_1725 = trunc i32 %x_0 to i1

]]></Node>
<StgValue><ssdm name="tmp_1725"/></StgValue>
</operation>

<operation id="261" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:123  %s_0_i_i_i = xor i1 %tmp_1724, %tmp_1725

]]></Node>
<StgValue><ssdm name="s_0_i_i_i"/></StgValue>
</operation>

<operation id="262" st_id="35" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="6">
<![CDATA[
_ifconv:125  %signature_load = load i8* %signature_addr, align 1

]]></Node>
<StgValue><ssdm name="signature_load"/></StgValue>
</operation>

<operation id="263" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
_ifconv:126  %tmp_1489_i = call i8 @_ssdm_op_BitConcatenate.i8.i1.i7(i1 %s_0_i_i_i, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_1489_i"/></StgValue>
</operation>

<operation id="264" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:127  %tmp_1490_i = xor i8 %signature_load, %tmp_1489_i

]]></Node>
<StgValue><ssdm name="tmp_1490_i"/></StgValue>
</operation>

<operation id="265" st_id="35" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
_ifconv:128  store i8 %tmp_1490_i, i8* %signature_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="266" st_id="36" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="8" op_5_bw="8">
<![CDATA[
_ifconv:139  call fastcc void @sha512_update_32.1(i64* nocapture %hash_length, [8 x i64]* nocapture %hash_state, i64* nocapture %hash_curlen, [128 x i8]* nocapture %hash_buf, [64 x i8]* nocapture %signature)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="267" st_id="37" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="8" op_5_bw="8">
<![CDATA[
_ifconv:139  call fastcc void @sha512_update_32.1(i64* nocapture %hash_length, [8 x i64]* nocapture %hash_state, i64* nocapture %hash_curlen, [128 x i8]* nocapture %hash_buf, [64 x i8]* nocapture %signature)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="268" st_id="38" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="8" op_5_bw="8">
<![CDATA[
_ifconv:140  call fastcc void @sha512_update_32(i64* nocapture %hash_length, [8 x i64]* nocapture %hash_state, i64* nocapture %hash_curlen, [128 x i8]* nocapture %hash_buf, [32 x i8]* nocapture %public_key)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="269" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
_ifconv:33  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [4 x i8]* @p_str10, [1 x i8]* @p_str111, [1 x i8]* @p_str111, [1 x i8]* @p_str111) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="270" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
_ifconv:34  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [4 x i8]* @p_str212, [1 x i8]* @p_str111, [1 x i8]* @p_str111, [1 x i8]* @p_str111) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="271" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
_ifconv:35  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [4 x i8]* @p_str313, [1 x i8]* @p_str111, [1 x i8]* @p_str111, [1 x i8]* @p_str111) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="272" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
_ifconv:36  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [5 x i8]* @p_str414, [1 x i8]* @p_str111, [1 x i8]* @p_str111, [1 x i8]* @p_str111) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="273" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
_ifconv:37  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [5 x i8]* @p_str515, [1 x i8]* @p_str111, [1 x i8]* @p_str111, [1 x i8]* @p_str111) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="274" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
_ifconv:38  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [5 x i8]* @p_str616, [1 x i8]* @p_str111, [1 x i8]* @p_str111, [1 x i8]* @p_str111) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="275" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
_ifconv:39  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [4 x i8]* @p_str717, [1 x i8]* @p_str111, [1 x i8]* @p_str111, [1 x i8]* @p_str111) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="276" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
_ifconv:40  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [1 x i8]* @p_str111, [1 x i8]* @p_str111, [7 x i8]* @p_str818, [1 x i8]* @p_str111) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="277" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
_ifconv:75  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [4 x i8]* @p_str3, [1 x i8]* @p_str14, [1 x i8]* @p_str14, [1 x i8]* @p_str14) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="278" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
_ifconv:76  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [4 x i8]* @p_str25, [1 x i8]* @p_str14, [1 x i8]* @p_str14, [1 x i8]* @p_str14) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="279" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
_ifconv:77  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [4 x i8]* @p_str36, [1 x i8]* @p_str14, [1 x i8]* @p_str14, [1 x i8]* @p_str14) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="280" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
_ifconv:78  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [5 x i8]* @p_str4, [1 x i8]* @p_str14, [1 x i8]* @p_str14, [1 x i8]* @p_str14) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="281" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
_ifconv:79  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [5 x i8]* @p_str5, [1 x i8]* @p_str14, [1 x i8]* @p_str14, [1 x i8]* @p_str14) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="282" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
_ifconv:80  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [5 x i8]* @p_str6, [1 x i8]* @p_str14, [1 x i8]* @p_str14, [1 x i8]* @p_str14) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="283" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
_ifconv:81  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [4 x i8]* @p_str7, [1 x i8]* @p_str14, [1 x i8]* @p_str14, [1 x i8]* @p_str14) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="284" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
_ifconv:82  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [4 x i8]* @p_str3, [1 x i8]* @p_str14, [1 x i8]* @p_str14, [1 x i8]* @p_str14) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="285" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
_ifconv:83  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [4 x i8]* @p_str25, [1 x i8]* @p_str14, [1 x i8]* @p_str14, [1 x i8]* @p_str14) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="286" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
_ifconv:84  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [4 x i8]* @p_str36, [1 x i8]* @p_str14, [1 x i8]* @p_str14, [1 x i8]* @p_str14) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="287" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
_ifconv:85  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [5 x i8]* @p_str4, [1 x i8]* @p_str14, [1 x i8]* @p_str14, [1 x i8]* @p_str14) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="288" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
_ifconv:86  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [5 x i8]* @p_str5, [1 x i8]* @p_str14, [1 x i8]* @p_str14, [1 x i8]* @p_str14) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="289" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
_ifconv:87  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [5 x i8]* @p_str6, [1 x i8]* @p_str14, [1 x i8]* @p_str14, [1 x i8]* @p_str14) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="290" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
_ifconv:88  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [4 x i8]* @p_str7, [1 x i8]* @p_str14, [1 x i8]* @p_str14, [1 x i8]* @p_str14) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="291" st_id="39" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="8" op_5_bw="8">
<![CDATA[
_ifconv:140  call fastcc void @sha512_update_32(i64* nocapture %hash_length, [8 x i64]* nocapture %hash_state, i64* nocapture %hash_curlen, [128 x i8]* nocapture %hash_buf, [32 x i8]* nocapture %public_key)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="292" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:141  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="293" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %current_block_1 = phi i32 [ 0, %_ifconv ], [ %current_block_3, %6 ]

]]></Node>
<StgValue><ssdm name="current_block_1"/></StgValue>
</operation>

<operation id="294" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_1679 = zext i32 %current_block_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_1679"/></StgValue>
</operation>

<operation id="295" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %tmp_1680 = icmp ult i64 %tmp_1679, %blocks_in_read

]]></Node>
<StgValue><ssdm name="tmp_1680"/></StgValue>
</operation>

<operation id="296" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %current_block_3 = add i32 %current_block_1, 1

]]></Node>
<StgValue><ssdm name="current_block_3"/></StgValue>
</operation>

<operation id="297" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_1680, label %.preheader.preheader, label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="298" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="tmp_1680" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:0  %tmp_1726 = shl i32 %current_block_1, 7

]]></Node>
<StgValue><ssdm name="tmp_1726"/></StgValue>
</operation>

<operation id="299" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="tmp_1680" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader:1  %tmp_1727 = zext i32 %tmp_1726 to i64

]]></Node>
<StgValue><ssdm name="tmp_1727"/></StgValue>
</operation>

<operation id="300" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="tmp_1680" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
.preheader.preheader:2  %microblaze_mem_addr_1_210 = getelementptr i8* %microblaze_mem, i64 %tmp_1727

]]></Node>
<StgValue><ssdm name="microblaze_mem_addr_1_210"/></StgValue>
</operation>

<operation id="301" st_id="40" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="tmp_1680" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.preheader:3  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %microblaze_mem_addr_1_210, i32 128)

]]></Node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>

<operation id="302" st_id="40" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="tmp_1680" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="8" op_5_bw="8">
<![CDATA[
:0  call fastcc void @sha512_final(i64* nocapture %hash_length, [8 x i64]* nocapture %hash_state, i64* nocapture %hash_curlen, [128 x i8]* nocapture %hash_buf, [64 x i8]* nocapture %hram)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="303" st_id="41" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.preheader:3  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %microblaze_mem_addr_1_210, i32 128)

]]></Node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="304" st_id="42" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.preheader:3  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %microblaze_mem_addr_1_210, i32 128)

]]></Node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="305" st_id="43" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.preheader:3  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %microblaze_mem_addr_1_210, i32 128)

]]></Node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="306" st_id="44" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.preheader:3  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %microblaze_mem_addr_1_210, i32 128)

]]></Node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="307" st_id="45" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.preheader:3  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %microblaze_mem_addr_1_210, i32 128)

]]></Node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="308" st_id="46" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.preheader:3  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %microblaze_mem_addr_1_210, i32 128)

]]></Node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>

<operation id="309" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:4  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="310" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader:0  %current_byte_1 = phi i8 [ %current_byte_3, %5 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="current_byte_1"/></StgValue>
</operation>

<operation id="311" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:1  %tmp_1682 = icmp eq i8 %current_byte_1, -128

]]></Node>
<StgValue><ssdm name="tmp_1682"/></StgValue>
</operation>

<operation id="312" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_211 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128) nounwind

]]></Node>
<StgValue><ssdm name="empty_211"/></StgValue>
</operation>

<operation id="313" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:3  %current_byte_3 = add i8 %current_byte_1, 1

]]></Node>
<StgValue><ssdm name="current_byte_3"/></StgValue>
</operation>

<operation id="314" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %tmp_1682, label %6, label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="315" st_id="47" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="tmp_1682" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %microblaze_mem_addr_2 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %microblaze_mem_addr_1_210)

]]></Node>
<StgValue><ssdm name="microblaze_mem_addr_2"/></StgValue>
</operation>

<operation id="316" st_id="47" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="tmp_1682" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="8" op_5_bw="8">
<![CDATA[
:0  call fastcc void @sha512_update_128(i64* nocapture %hash_length, [8 x i64]* nocapture %hash_state, i64* nocapture %hash_curlen, [128 x i8]* nocapture %hash_buf, [128 x i8]* nocapture %temp_data)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="317" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="8">
<![CDATA[
:1  %tmp_1683 = zext i8 %current_byte_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_1683"/></StgValue>
</operation>

<operation id="318" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %temp_data_addr_1 = getelementptr inbounds [128 x i8]* %temp_data, i64 0, i64 %tmp_1683

]]></Node>
<StgValue><ssdm name="temp_data_addr_1"/></StgValue>
</operation>

<operation id="319" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:3  store i8 %microblaze_mem_addr_2, i8* %temp_data_addr_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="320" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="321" st_id="49" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="8" op_5_bw="8">
<![CDATA[
:0  call fastcc void @sha512_update_128(i64* nocapture %hash_length, [8 x i64]* nocapture %hash_state, i64* nocapture %hash_curlen, [128 x i8]* nocapture %hash_buf, [128 x i8]* nocapture %temp_data)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="322" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="323" st_id="50" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="8" op_5_bw="8">
<![CDATA[
:0  call fastcc void @sha512_final(i64* nocapture %hash_length, [8 x i64]* nocapture %hash_state, i64* nocapture %hash_curlen, [128 x i8]* nocapture %hash_buf, [64 x i8]* nocapture %hram)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="324" st_id="51" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:1  call fastcc void @sc_reduce([64 x i8]* %hram) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="325" st_id="52" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:1  call fastcc void @sc_reduce([64 x i8]* %hram) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="326" st_id="53" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
:2  call fastcc void @sc_muladd([64 x i8]* %signature, [64 x i8]* %hram, [64 x i8]* %private_key, [64 x i8]* %r) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="327" st_id="54" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
:2  call fastcc void @sc_muladd([64 x i8]* %signature, [64 x i8]* %hram, [64 x i8]* %private_key, [64 x i8]* %r) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="328" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="0">
<![CDATA[
:3  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
