{
	"author": ["Di Chen", "Hai Jin 0001", "Xiaofei Liao", "Haikun Liu", "Rentong Guo", "Dong Liu"],
	"booktitle": "DATE",
	"crossref": "conf/date/2017",
	"dblpkey": "conf/date/ChenJLLGL17",
	"ee": ["https://doi.org/10.23919/DATE.2017.7927151", "http://dl.acm.org/citation.cfm?id=3130637"],
	"pages": "1086-1091",
	"title": "MALRU: Miss-penalty aware LRU-based cache replacement for hybrid memory systems",
	"type": "inproceedings",
	"url": "db/conf/date/date2017.html#ChenJLLGL17",
	"year": "2017"
}
