

================================================================
== Vivado HLS Report for 'frameSIPO'
================================================================
* Date:           Thu Sep  1 12:30:46 2016

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        pie_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      7.88|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 1
  Pipeline-0: II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
* FSM state operations: 

 <State 1>: 7.88ns
ST_1: tmp [1/1] 0.00ns
:7  %tmp = call i1 @_ssdm_op_NbReadReq.axis.i8P.i2P(i8* %inData_V_data_V, i2* %inData_V_user_V, i32 1)

ST_1: stg_4 [1/1] 0.00ns
:8  br i1 %tmp, label %1, label %._crit_edge

ST_1: CNT_STATE_load [1/1] 0.00ns
:0  %CNT_STATE_load = load i1* @CNT_STATE, align 1

ST_1: byte_cnt_load [1/1] 0.00ns
:1  %byte_cnt_load = load i32* @byte_cnt, align 4

ST_1: empty [1/1] 0.00ns
:2  %empty = call { i8, i2 } @_ssdm_op_Read.axis.volatile.i8P.i2P(i8* %inData_V_data_V, i2* %inData_V_user_V)

ST_1: stg_8 [1/1] 0.00ns
:3  br i1 %CNT_STATE_load, label %5, label %2

ST_1: tmp_data_V [1/1] 0.00ns (grouped into LUT with out node tmp_3)
:0  %tmp_data_V = extractvalue { i8, i2 } %empty, 0

ST_1: tmp_3 [1/1] 2.00ns (out node of the LUT)
:2  %tmp_3 = icmp eq i8 %tmp_data_V, -43

ST_1: stg_11 [1/1] 1.57ns
:3  br i1 %tmp_3, label %4, label %3

ST_1: stg_12 [1/1] 1.57ns
:0  store i32 0, i32* @byte_cnt, align 4

ST_1: stg_13 [1/1] 1.57ns
:1  br label %4

ST_1: storemerge [1/1] 0.00ns
:1  %storemerge = phi i1 [ false, %3 ], [ true, %2 ]

ST_1: stg_15 [1/1] 1.57ns
:2  store i1 %storemerge, i1* @CNT_STATE, align 1

ST_1: tmp_5 [1/1] 2.44ns
:0  %tmp_5 = add nsw i32 %byte_cnt_load, 1

ST_1: stg_17 [1/1] 1.57ns
:1  store i32 %tmp_5, i32* @byte_cnt, align 4

ST_1: tmp_6 [1/1] 2.52ns
:3  %tmp_6 = icmp slt i32 %tmp_5, 7

ST_1: stg_19 [1/1] 0.00ns
:4  br i1 %tmp_6, label %6, label %7

ST_1: tmp_7 [1/1] 2.52ns
:0  %tmp_7 = icmp slt i32 %tmp_5, 13

ST_1: stg_21 [1/1] 0.00ns
:1  br i1 %tmp_7, label %8, label %9

ST_1: tmp_8 [1/1] 2.52ns
:0  %tmp_8 = icmp eq i32 %tmp_5, 13

ST_1: stg_23 [1/1] 0.00ns
:1  br i1 %tmp_8, label %10, label %11

ST_1: tmp_9 [1/1] 2.52ns
:0  %tmp_9 = icmp eq i32 %tmp_5, 14

ST_1: stg_25 [1/1] 0.00ns
:1  br i1 %tmp_9, label %12, label %13

ST_1: tmp_s [1/1] 2.52ns
:0  %tmp_s = icmp slt i32 %tmp_5, 17

ST_1: stg_27 [1/1] 1.94ns
:1  br i1 %tmp_s, label %mergeST, label %_ifconv

ST_1: p_off [1/1] 2.44ns
_ifconv:0  %p_off = add i32 %byte_cnt_load, -16

ST_1: tmp_2 [1/1] 0.00ns
_ifconv:1  %tmp_2 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %p_off, i32 1, i32 31)

ST_1: icmp [1/1] 2.50ns
_ifconv:2  %icmp = icmp eq i31 %tmp_2, 0

ST_1: tmp_4 [1/1] 0.00ns
_ifconv:3  %tmp_4 = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %tmp_5, i32 6, i32 31)

ST_1: icmp5 [1/1] 2.43ns
_ifconv:4  %icmp5 = icmp slt i26 %tmp_4, 1

ST_1: tmp_1 [1/1] 1.37ns
_ifconv:6  %tmp_1 = or i1 %icmp, %icmp5

ST_1: stg_34 [1/1] 1.57ns
_ifconv:9  store i1 %tmp_1, i1* @CNT_STATE, align 1

ST_1: stg_35 [1/1] 1.57ns
:0  store i1 true, i1* @CNT_STATE, align 1

ST_1: stg_36 [1/1] 1.94ns
:1  br label %mergeST

ST_1: stg_37 [1/1] 1.57ns
:0  store i1 true, i1* @CNT_STATE, align 1

ST_1: stg_38 [1/1] 1.94ns
:1  br label %mergeST

ST_1: stg_39 [1/1] 1.57ns
:0  store i1 true, i1* @CNT_STATE, align 1

ST_1: stg_40 [1/1] 1.94ns
:1  br label %mergeST

ST_1: stg_41 [1/1] 1.57ns
:0  store i1 true, i1* @CNT_STATE, align 1

ST_1: stg_42 [1/1] 1.94ns
:1  br label %mergeST


 <State 2>: 3.31ns
ST_2: stg_43 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i8* %inData_V_data_V), !map !47

ST_2: stg_44 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i2* %inData_V_user_V), !map !51

ST_2: stg_45 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i8* %header), !map !55

ST_2: stg_46 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %livewire), !map !59

ST_2: stg_47 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @frameSIPO_str) nounwind

ST_2: stg_48 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecInterface(i8* %inData_V_data_V, i2* %inData_V_user_V, [5 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_2: stg_49 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 2, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_2: stg_50 [1/1] 0.00ns
:1  call void @_ssdm_op_Write.ap_auto.i1P(i1* %livewire, i1 false)

ST_2: header_new [1/1] 0.00ns
:0  %header_new = phi i8 [ 0, %3 ], [ -128, %2 ]

ST_2: stg_52 [1/1] 1.94ns
:3  br label %mergeST

ST_2: stg_53 [1/1] 0.00ns
:2  call void @_ssdm_op_Write.ap_auto.i1P(i1* %livewire, i1 true)

ST_2: storemerge1_cast [1/1] 0.00ns (grouped into LUT with out node storemerge2)
_ifconv:5  %storemerge1_cast = select i1 %icmp, i3 -1, i3 2

ST_2: storemerge2 [1/1] 1.37ns (out node of the LUT)
_ifconv:7  %storemerge2 = select i1 %tmp_1, i3 %storemerge1_cast, i3 1

ST_2: storemerge2_cast [1/1] 0.00ns
_ifconv:8  %storemerge2_cast = sext i3 %storemerge2 to i8

ST_2: stg_57 [1/1] 1.94ns
_ifconv:10  br label %mergeST

ST_2: header_new_6 [1/1] 0.00ns
mergeST:0  %header_new_6 = phi i8 [ %header_new, %4 ], [ 32, %8 ], [ 8, %12 ], [ 4, %13 ], [ %storemerge2_cast, %_ifconv ], [ 16, %10 ], [ 64, %6 ]

ST_2: stg_59 [1/1] 0.00ns
mergeST:1  call void @_ssdm_op_Write.ap_auto.i8P(i8* %header, i8 %header_new_6)

ST_2: stg_60 [1/1] 0.00ns
mergeST:2  br label %._crit_edge

ST_2: stg_61 [1/1] 0.00ns
._crit_edge:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inData_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inData_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ header]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ livewire]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ CNT_STATE]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ byte_cnt]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp              (nbreadreq    ) [ 011]
stg_4            (br           ) [ 000]
CNT_STATE_load   (load         ) [ 011]
byte_cnt_load    (load         ) [ 000]
empty            (read         ) [ 000]
stg_8            (br           ) [ 000]
tmp_data_V       (extractvalue ) [ 000]
tmp_3            (icmp         ) [ 010]
stg_11           (br           ) [ 011]
stg_12           (store        ) [ 000]
stg_13           (br           ) [ 011]
storemerge       (phi          ) [ 000]
stg_15           (store        ) [ 000]
tmp_5            (add          ) [ 000]
stg_17           (store        ) [ 000]
tmp_6            (icmp         ) [ 011]
stg_19           (br           ) [ 000]
tmp_7            (icmp         ) [ 011]
stg_21           (br           ) [ 000]
tmp_8            (icmp         ) [ 011]
stg_23           (br           ) [ 000]
tmp_9            (icmp         ) [ 011]
stg_25           (br           ) [ 000]
tmp_s            (icmp         ) [ 011]
stg_27           (br           ) [ 011]
p_off            (add          ) [ 000]
tmp_2            (partselect   ) [ 000]
icmp             (icmp         ) [ 011]
tmp_4            (partselect   ) [ 000]
icmp5            (icmp         ) [ 000]
tmp_1            (or           ) [ 011]
stg_34           (store        ) [ 000]
stg_35           (store        ) [ 000]
stg_36           (br           ) [ 011]
stg_37           (store        ) [ 000]
stg_38           (br           ) [ 011]
stg_39           (store        ) [ 000]
stg_40           (br           ) [ 011]
stg_41           (store        ) [ 000]
stg_42           (br           ) [ 011]
stg_43           (specbitsmap  ) [ 000]
stg_44           (specbitsmap  ) [ 000]
stg_45           (specbitsmap  ) [ 000]
stg_46           (specbitsmap  ) [ 000]
stg_47           (spectopmodule) [ 000]
stg_48           (specinterface) [ 000]
stg_49           (specpipeline ) [ 000]
stg_50           (write        ) [ 000]
header_new       (phi          ) [ 011]
stg_52           (br           ) [ 000]
stg_53           (write        ) [ 000]
storemerge1_cast (select       ) [ 000]
storemerge2      (select       ) [ 000]
storemerge2_cast (sext         ) [ 000]
stg_57           (br           ) [ 000]
header_new_6     (phi          ) [ 011]
stg_59           (write        ) [ 000]
stg_60           (br           ) [ 000]
stg_61           (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inData_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inData_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inData_V_user_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inData_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="header">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="header"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="livewire">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="livewire"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="CNT_STATE">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CNT_STATE"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="byte_cnt">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="byte_cnt"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i8P.i2P"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i8P.i2P"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i26.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="frameSIPO_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8P"/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="tmp_nbreadreq_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="0" index="1" bw="8" slack="0"/>
<pin id="91" dir="0" index="2" bw="2" slack="0"/>
<pin id="92" dir="0" index="3" bw="1" slack="0"/>
<pin id="93" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="empty_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="10" slack="0"/>
<pin id="100" dir="0" index="1" bw="8" slack="0"/>
<pin id="101" dir="0" index="2" bw="2" slack="0"/>
<pin id="102" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_write_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="0" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="1" slack="0"/>
<pin id="110" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_50/2 stg_53/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="stg_59_write_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="0" slack="0"/>
<pin id="117" dir="0" index="1" bw="8" slack="0"/>
<pin id="118" dir="0" index="2" bw="8" slack="0"/>
<pin id="119" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_59/2 "/>
</bind>
</comp>

<comp id="122" class="1005" name="storemerge_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="124" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="125" class="1004" name="storemerge_phi_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="0"/>
<pin id="127" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="1" slack="0"/>
<pin id="129" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/1 "/>
</bind>
</comp>

<comp id="133" class="1005" name="header_new_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="8" slack="1"/>
<pin id="135" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="header_new (phireg) "/>
</bind>
</comp>

<comp id="138" class="1004" name="header_new_phi_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="1"/>
<pin id="140" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="8" slack="1"/>
<pin id="142" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="header_new/2 "/>
</bind>
</comp>

<comp id="146" class="1005" name="header_new_6_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="8" slack="1"/>
<pin id="148" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="header_new_6 (phireg) "/>
</bind>
</comp>

<comp id="154" class="1004" name="header_new_6_phi_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8" slack="0"/>
<pin id="156" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="7" slack="1"/>
<pin id="158" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="159" dir="0" index="4" bw="5" slack="1"/>
<pin id="160" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="161" dir="0" index="6" bw="4" slack="1"/>
<pin id="162" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="163" dir="0" index="8" bw="3" slack="0"/>
<pin id="164" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="165" dir="0" index="10" bw="6" slack="1"/>
<pin id="166" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="12" bw="8" slack="1"/>
<pin id="168" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="14" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="header_new_6/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_store_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_35/1 stg_37/1 stg_39/1 stg_41/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="CNT_STATE_load_load_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="0"/>
<pin id="185" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="CNT_STATE_load/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="byte_cnt_load_load_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="byte_cnt_load/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="tmp_data_V_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="10" slack="0"/>
<pin id="193" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="tmp_3_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="8" slack="0"/>
<pin id="197" dir="0" index="1" bw="7" slack="0"/>
<pin id="198" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="stg_12_store_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="0"/>
<pin id="203" dir="0" index="1" bw="32" slack="0"/>
<pin id="204" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_12/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="stg_15_store_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_15/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="tmp_5_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="stg_17_store_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="0" index="1" bw="32" slack="0"/>
<pin id="222" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_17/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="tmp_6_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="0" index="1" bw="4" slack="0"/>
<pin id="228" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="tmp_7_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="0"/>
<pin id="233" dir="0" index="1" bw="5" slack="0"/>
<pin id="234" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="tmp_8_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="0"/>
<pin id="239" dir="0" index="1" bw="5" slack="0"/>
<pin id="240" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="tmp_9_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="0"/>
<pin id="245" dir="0" index="1" bw="5" slack="0"/>
<pin id="246" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="tmp_s_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="0"/>
<pin id="251" dir="0" index="1" bw="6" slack="0"/>
<pin id="252" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="p_off_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="0"/>
<pin id="257" dir="0" index="1" bw="5" slack="0"/>
<pin id="258" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_off/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="tmp_2_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="31" slack="0"/>
<pin id="263" dir="0" index="1" bw="32" slack="0"/>
<pin id="264" dir="0" index="2" bw="1" slack="0"/>
<pin id="265" dir="0" index="3" bw="6" slack="0"/>
<pin id="266" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="icmp_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="31" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="tmp_4_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="26" slack="0"/>
<pin id="279" dir="0" index="1" bw="32" slack="0"/>
<pin id="280" dir="0" index="2" bw="4" slack="0"/>
<pin id="281" dir="0" index="3" bw="6" slack="0"/>
<pin id="282" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="icmp5_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="26" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp5/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="tmp_1_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="stg_34_store_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_34/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="storemerge1_cast_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="1"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="0" index="2" bw="3" slack="0"/>
<pin id="309" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge1_cast/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="storemerge2_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="1"/>
<pin id="314" dir="0" index="1" bw="3" slack="0"/>
<pin id="315" dir="0" index="2" bw="1" slack="0"/>
<pin id="316" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge2/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="storemerge2_cast_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="3" slack="0"/>
<pin id="321" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="storemerge2_cast/2 "/>
</bind>
</comp>

<comp id="324" class="1005" name="tmp_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="1"/>
<pin id="326" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="328" class="1005" name="CNT_STATE_load_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="1"/>
<pin id="330" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="CNT_STATE_load "/>
</bind>
</comp>

<comp id="335" class="1005" name="tmp_6_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="1"/>
<pin id="337" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="339" class="1005" name="tmp_7_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="1"/>
<pin id="341" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="343" class="1005" name="tmp_8_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="1"/>
<pin id="345" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="347" class="1005" name="tmp_9_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="1"/>
<pin id="349" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="351" class="1005" name="tmp_s_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="1"/>
<pin id="353" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="355" class="1005" name="icmp_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="1"/>
<pin id="357" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="360" class="1005" name="tmp_1_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="1"/>
<pin id="362" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="94"><net_src comp="12" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="96"><net_src comp="2" pin="0"/><net_sink comp="88" pin=2"/></net>

<net id="97"><net_src comp="14" pin="0"/><net_sink comp="88" pin=3"/></net>

<net id="103"><net_src comp="16" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="0" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="105"><net_src comp="2" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="111"><net_src comp="64" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="6" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="113"><net_src comp="22" pin="0"/><net_sink comp="106" pin=2"/></net>

<net id="114"><net_src comp="24" pin="0"/><net_sink comp="106" pin=2"/></net>

<net id="120"><net_src comp="86" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="4" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="131"><net_src comp="22" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="132"><net_src comp="24" pin="0"/><net_sink comp="125" pin=2"/></net>

<net id="136"><net_src comp="66" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="137"><net_src comp="68" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="144"><net_src comp="133" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="133" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="149"><net_src comp="76" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="78" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="80" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="82" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="84" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="170"><net_src comp="138" pin="4"/><net_sink comp="154" pin=0"/></net>

<net id="171"><net_src comp="146" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="172"><net_src comp="146" pin="1"/><net_sink comp="154" pin=4"/></net>

<net id="173"><net_src comp="146" pin="1"/><net_sink comp="154" pin=6"/></net>

<net id="174"><net_src comp="146" pin="1"/><net_sink comp="154" pin=10"/></net>

<net id="175"><net_src comp="146" pin="1"/><net_sink comp="154" pin=12"/></net>

<net id="176"><net_src comp="154" pin="14"/><net_sink comp="115" pin=2"/></net>

<net id="181"><net_src comp="24" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="8" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="186"><net_src comp="8" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="190"><net_src comp="10" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="194"><net_src comp="98" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="199"><net_src comp="191" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="18" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="205"><net_src comp="20" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="10" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="211"><net_src comp="125" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="8" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="217"><net_src comp="187" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="14" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="223"><net_src comp="213" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="10" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="229"><net_src comp="213" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="26" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="235"><net_src comp="213" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="28" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="241"><net_src comp="213" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="28" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="247"><net_src comp="213" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="30" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="253"><net_src comp="213" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="32" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="259"><net_src comp="187" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="34" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="267"><net_src comp="36" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="268"><net_src comp="255" pin="2"/><net_sink comp="261" pin=1"/></net>

<net id="269"><net_src comp="14" pin="0"/><net_sink comp="261" pin=2"/></net>

<net id="270"><net_src comp="38" pin="0"/><net_sink comp="261" pin=3"/></net>

<net id="275"><net_src comp="261" pin="4"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="40" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="283"><net_src comp="42" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="284"><net_src comp="213" pin="2"/><net_sink comp="277" pin=1"/></net>

<net id="285"><net_src comp="44" pin="0"/><net_sink comp="277" pin=2"/></net>

<net id="286"><net_src comp="38" pin="0"/><net_sink comp="277" pin=3"/></net>

<net id="291"><net_src comp="277" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="46" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="297"><net_src comp="271" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="287" pin="2"/><net_sink comp="293" pin=1"/></net>

<net id="303"><net_src comp="293" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="8" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="310"><net_src comp="70" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="311"><net_src comp="72" pin="0"/><net_sink comp="305" pin=2"/></net>

<net id="317"><net_src comp="305" pin="3"/><net_sink comp="312" pin=1"/></net>

<net id="318"><net_src comp="74" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="322"><net_src comp="312" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="154" pin=8"/></net>

<net id="327"><net_src comp="88" pin="4"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="183" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="338"><net_src comp="225" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="342"><net_src comp="231" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="346"><net_src comp="237" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="350"><net_src comp="243" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="354"><net_src comp="249" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="358"><net_src comp="271" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="363"><net_src comp="293" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="312" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: header | {2 }
	Port: livewire | {2 }
	Port: CNT_STATE | {1 }
	Port: byte_cnt | {1 }
 - Input state : 
	Port: frameSIPO : inData_V_data_V | {1 }
	Port: frameSIPO : inData_V_user_V | {1 }
	Port: frameSIPO : CNT_STATE | {1 }
	Port: frameSIPO : byte_cnt | {1 }
  - Chain level:
	State 1
		stg_8 : 1
		tmp_3 : 1
		stg_11 : 2
		storemerge : 3
		stg_15 : 4
		tmp_5 : 1
		stg_17 : 2
		tmp_6 : 2
		stg_19 : 3
		tmp_7 : 2
		stg_21 : 3
		tmp_8 : 2
		stg_23 : 3
		tmp_9 : 2
		stg_25 : 3
		tmp_s : 2
		stg_27 : 3
		p_off : 1
		tmp_2 : 2
		icmp : 3
		tmp_4 : 2
		icmp5 : 3
		tmp_1 : 4
		stg_34 : 4
	State 2
		storemerge2 : 1
		storemerge2_cast : 2
		header_new_6 : 3
		stg_59 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |       tmp_3_fu_195      |    0    |    3    |
|          |       tmp_6_fu_225      |    0    |    11   |
|          |       tmp_7_fu_231      |    0    |    11   |
|   icmp   |       tmp_8_fu_237      |    0    |    11   |
|          |       tmp_9_fu_243      |    0    |    11   |
|          |       tmp_s_fu_249      |    0    |    11   |
|          |       icmp_fu_271       |    0    |    11   |
|          |       icmp5_fu_287      |    0    |    9    |
|----------|-------------------------|---------|---------|
|    add   |       tmp_5_fu_213      |    0    |    32   |
|          |       p_off_fu_255      |    0    |    32   |
|----------|-------------------------|---------|---------|
|  select  | storemerge1_cast_fu_305 |    0    |    3    |
|          |    storemerge2_fu_312   |    0    |    3    |
|----------|-------------------------|---------|---------|
|    or    |       tmp_1_fu_293      |    0    |    1    |
|----------|-------------------------|---------|---------|
| nbreadreq|   tmp_nbreadreq_fu_88   |    0    |    0    |
|----------|-------------------------|---------|---------|
|   read   |     empty_read_fu_98    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  |     grp_write_fu_106    |    0    |    0    |
|          |   stg_59_write_fu_115   |    0    |    0    |
|----------|-------------------------|---------|---------|
|extractvalue|    tmp_data_V_fu_191    |    0    |    0    |
|----------|-------------------------|---------|---------|
|partselect|       tmp_2_fu_261      |    0    |    0    |
|          |       tmp_4_fu_277      |    0    |    0    |
|----------|-------------------------|---------|---------|
|   sext   | storemerge2_cast_fu_319 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   149   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|CNT_STATE_load_reg_328|    1   |
| header_new_6_reg_146 |    8   |
|  header_new_reg_133  |    8   |
|     icmp_reg_355     |    1   |
|  storemerge_reg_122  |    1   |
|     tmp_1_reg_360    |    1   |
|     tmp_6_reg_335    |    1   |
|     tmp_7_reg_339    |    1   |
|     tmp_8_reg_343    |    1   |
|     tmp_9_reg_347    |    1   |
|      tmp_reg_324     |    1   |
|     tmp_s_reg_351    |    1   |
+----------------------+--------+
|         Total        |   26   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|   grp_write_fu_106   |  p2  |   2  |   1  |    2   |
|  header_new_reg_133  |  p0  |   2  |   8  |   16   |
| header_new_6_reg_146 |  p0  |   5  |   8  |   40   ||    8    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   58   ||  5.081  ||    8    |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   149  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    5   |    -   |    8   |
|  Register |    -   |   26   |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |   26   |   157  |
+-----------+--------+--------+--------+
