// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module myproject_normalize_ap_ufixed_15_0_4_0_0_ap_fixed_16_6_5_3_0_config9_s (
        ap_ready,
        data_0_val,
        data_1_val,
        data_2_val,
        data_3_val,
        data_4_val,
        data_5_val,
        data_6_val,
        data_7_val,
        data_8_val,
        data_9_val,
        data_10_val,
        data_11_val,
        data_12_val,
        data_13_val,
        data_14_val,
        data_15_val,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_return_12,
        ap_return_13,
        ap_return_14,
        ap_return_15
);


output   ap_ready;
input  [14:0] data_0_val;
input  [14:0] data_1_val;
input  [14:0] data_2_val;
input  [14:0] data_3_val;
input  [14:0] data_4_val;
input  [14:0] data_5_val;
input  [14:0] data_6_val;
input  [14:0] data_7_val;
input  [14:0] data_8_val;
input  [14:0] data_9_val;
input  [14:0] data_10_val;
input  [14:0] data_11_val;
input  [14:0] data_12_val;
input  [14:0] data_13_val;
input  [14:0] data_14_val;
input  [14:0] data_15_val;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;
output  [15:0] ap_return_3;
output  [15:0] ap_return_4;
output  [15:0] ap_return_5;
output  [15:0] ap_return_6;
output  [15:0] ap_return_7;
output  [15:0] ap_return_8;
output  [15:0] ap_return_9;
output  [15:0] ap_return_10;
output  [15:0] ap_return_11;
output  [15:0] ap_return_12;
output  [15:0] ap_return_13;
output  [15:0] ap_return_14;
output  [15:0] ap_return_15;

wire   [14:0] mul_ln73_15_fu_228_p0;
wire   [13:0] mul_ln73_15_fu_228_p1;
wire   [14:0] mul_ln73_fu_229_p0;
wire   [12:0] mul_ln73_fu_229_p1;
wire   [14:0] mul_ln73_9_fu_230_p0;
wire   [11:0] mul_ln73_9_fu_230_p1;
wire   [14:0] mul_ln73_4_fu_231_p0;
wire   [12:0] mul_ln73_4_fu_231_p1;
wire   [14:0] mul_ln73_5_fu_232_p0;
wire   [13:0] mul_ln73_5_fu_232_p1;
wire   [14:0] mul_ln73_1_fu_233_p0;
wire   [12:0] mul_ln73_1_fu_233_p1;
wire   [14:0] mul_ln73_6_fu_234_p0;
wire   [12:0] mul_ln73_6_fu_234_p1;
wire   [14:0] mul_ln73_11_fu_235_p0;
wire   [13:0] mul_ln73_11_fu_235_p1;
wire   [14:0] mul_ln73_3_fu_236_p0;
wire   [11:0] mul_ln73_3_fu_236_p1;
wire   [14:0] mul_ln73_8_fu_237_p0;
wire   [12:0] mul_ln73_8_fu_237_p1;
wire   [14:0] mul_ln73_10_fu_238_p0;
wire   [13:0] mul_ln73_10_fu_238_p1;
wire   [14:0] mul_ln73_12_fu_239_p0;
wire   [13:0] mul_ln73_12_fu_239_p1;
wire   [14:0] mul_ln73_7_fu_240_p0;
wire   [13:0] mul_ln73_7_fu_240_p1;
wire   [14:0] mul_ln73_13_fu_241_p0;
wire   [13:0] mul_ln73_13_fu_241_p1;
wire   [14:0] mul_ln73_14_fu_242_p0;
wire   [12:0] mul_ln73_14_fu_242_p1;
wire   [14:0] mul_ln73_2_fu_243_p0;
wire   [12:0] mul_ln73_2_fu_243_p1;
wire   [26:0] mul_ln73_fu_229_p2;
wire   [26:0] add_ln54_fu_1386_p2;
wire   [11:0] trunc_ln_fu_1392_p4;
wire   [26:0] mul_ln73_1_fu_233_p2;
wire   [26:0] add_ln54_1_fu_1411_p2;
wire   [11:0] trunc_ln54_1_fu_1417_p4;
wire   [26:0] mul_ln73_2_fu_243_p2;
wire   [27:0] zext_ln54_fu_1436_p1;
wire   [27:0] add_ln54_2_fu_1440_p2;
wire   [12:0] trunc_ln54_2_fu_1446_p4;
wire   [25:0] mul_ln73_3_fu_236_p2;
wire   [25:0] add_ln54_3_fu_1465_p2;
wire   [10:0] tmp_fu_1471_p4;
wire   [26:0] mul_ln73_4_fu_231_p2;
wire   [26:0] add_ln54_4_fu_1490_p2;
wire   [11:0] tmp_s_fu_1496_p4;
wire   [27:0] mul_ln73_5_fu_232_p2;
wire   [27:0] add_ln54_5_fu_1515_p2;
wire   [12:0] trunc_ln54_5_fu_1521_p4;
wire   [26:0] mul_ln73_6_fu_234_p2;
wire   [27:0] zext_ln54_1_fu_1540_p1;
wire   [27:0] add_ln54_6_fu_1544_p2;
wire   [12:0] trunc_ln54_6_fu_1550_p4;
wire   [27:0] mul_ln73_7_fu_240_p2;
wire   [28:0] zext_ln54_2_fu_1569_p1;
wire   [28:0] add_ln54_7_fu_1573_p2;
wire   [13:0] trunc_ln54_7_fu_1579_p4;
wire   [26:0] mul_ln73_8_fu_237_p2;
wire   [26:0] add_ln54_8_fu_1598_p2;
wire   [11:0] trunc_ln54_8_fu_1604_p4;
wire   [25:0] mul_ln73_9_fu_230_p2;
wire   [26:0] zext_ln54_3_fu_1623_p1;
wire   [26:0] add_ln54_9_fu_1627_p2;
wire   [11:0] trunc_ln54_9_fu_1633_p4;
wire   [27:0] mul_ln73_10_fu_238_p2;
wire   [28:0] zext_ln54_4_fu_1652_p1;
wire   [28:0] add_ln54_10_fu_1656_p2;
wire   [13:0] trunc_ln54_s_fu_1662_p4;
wire   [27:0] mul_ln73_11_fu_235_p2;
wire   [27:0] add_ln54_11_fu_1681_p2;
wire   [12:0] trunc_ln54_3_fu_1687_p4;
wire   [27:0] mul_ln73_12_fu_239_p2;
wire   [27:0] add_ln54_12_fu_1706_p2;
wire   [12:0] trunc_ln54_4_fu_1712_p4;
wire   [27:0] mul_ln73_13_fu_241_p2;
wire   [27:0] add_ln54_13_fu_1731_p2;
wire   [12:0] trunc_ln54_10_fu_1737_p4;
wire   [26:0] mul_ln73_14_fu_242_p2;
wire   [27:0] zext_ln54_5_fu_1756_p1;
wire   [27:0] add_ln54_14_fu_1760_p2;
wire   [12:0] trunc_ln54_11_fu_1766_p4;
wire   [27:0] mul_ln73_15_fu_228_p2;
wire   [27:0] add_ln54_15_fu_1785_p2;
wire   [12:0] trunc_ln54_12_fu_1791_p4;
wire  signed [15:0] sext_ln54_fu_1402_p1;
wire  signed [15:0] sext_ln54_1_fu_1427_p1;
wire  signed [15:0] sext_ln54_2_fu_1456_p1;
wire   [15:0] zext_ln54_6_fu_1481_p1;
wire   [15:0] zext_ln54_7_fu_1506_p1;
wire  signed [15:0] sext_ln54_3_fu_1531_p1;
wire  signed [15:0] sext_ln54_4_fu_1560_p1;
wire  signed [15:0] sext_ln54_5_fu_1589_p1;
wire  signed [15:0] sext_ln54_6_fu_1614_p1;
wire  signed [15:0] sext_ln54_7_fu_1643_p1;
wire  signed [15:0] sext_ln54_8_fu_1672_p1;
wire  signed [15:0] sext_ln54_9_fu_1697_p1;
wire  signed [15:0] sext_ln54_10_fu_1722_p1;
wire  signed [15:0] sext_ln54_11_fu_1747_p1;
wire  signed [15:0] sext_ln54_12_fu_1776_p1;
wire  signed [15:0] sext_ln54_13_fu_1801_p1;
wire   [27:0] mul_ln73_10_fu_238_p00;
wire   [27:0] mul_ln73_11_fu_235_p00;
wire   [27:0] mul_ln73_12_fu_239_p00;
wire   [27:0] mul_ln73_13_fu_241_p00;
wire   [26:0] mul_ln73_14_fu_242_p00;
wire   [27:0] mul_ln73_15_fu_228_p00;
wire   [26:0] mul_ln73_1_fu_233_p00;
wire   [26:0] mul_ln73_2_fu_243_p00;
wire   [25:0] mul_ln73_3_fu_236_p00;
wire   [26:0] mul_ln73_4_fu_231_p00;
wire   [27:0] mul_ln73_5_fu_232_p00;
wire   [26:0] mul_ln73_6_fu_234_p00;
wire   [27:0] mul_ln73_7_fu_240_p00;
wire   [26:0] mul_ln73_8_fu_237_p00;
wire   [25:0] mul_ln73_9_fu_230_p00;
wire   [26:0] mul_ln73_fu_229_p00;

myproject_mul_15ns_14ns_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_15ns_14ns_28_1_1_U2047(
    .din0(mul_ln73_15_fu_228_p0),
    .din1(mul_ln73_15_fu_228_p1),
    .dout(mul_ln73_15_fu_228_p2)
);

myproject_mul_15ns_13ns_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 27 ))
mul_15ns_13ns_27_1_1_U2048(
    .din0(mul_ln73_fu_229_p0),
    .din1(mul_ln73_fu_229_p1),
    .dout(mul_ln73_fu_229_p2)
);

myproject_mul_15ns_12ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 26 ))
mul_15ns_12ns_26_1_1_U2049(
    .din0(mul_ln73_9_fu_230_p0),
    .din1(mul_ln73_9_fu_230_p1),
    .dout(mul_ln73_9_fu_230_p2)
);

myproject_mul_15ns_13ns_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 27 ))
mul_15ns_13ns_27_1_1_U2050(
    .din0(mul_ln73_4_fu_231_p0),
    .din1(mul_ln73_4_fu_231_p1),
    .dout(mul_ln73_4_fu_231_p2)
);

myproject_mul_15ns_14ns_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_15ns_14ns_28_1_1_U2051(
    .din0(mul_ln73_5_fu_232_p0),
    .din1(mul_ln73_5_fu_232_p1),
    .dout(mul_ln73_5_fu_232_p2)
);

myproject_mul_15ns_13ns_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 27 ))
mul_15ns_13ns_27_1_1_U2052(
    .din0(mul_ln73_1_fu_233_p0),
    .din1(mul_ln73_1_fu_233_p1),
    .dout(mul_ln73_1_fu_233_p2)
);

myproject_mul_15ns_13ns_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 27 ))
mul_15ns_13ns_27_1_1_U2053(
    .din0(mul_ln73_6_fu_234_p0),
    .din1(mul_ln73_6_fu_234_p1),
    .dout(mul_ln73_6_fu_234_p2)
);

myproject_mul_15ns_14ns_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_15ns_14ns_28_1_1_U2054(
    .din0(mul_ln73_11_fu_235_p0),
    .din1(mul_ln73_11_fu_235_p1),
    .dout(mul_ln73_11_fu_235_p2)
);

myproject_mul_15ns_12ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 26 ))
mul_15ns_12ns_26_1_1_U2055(
    .din0(mul_ln73_3_fu_236_p0),
    .din1(mul_ln73_3_fu_236_p1),
    .dout(mul_ln73_3_fu_236_p2)
);

myproject_mul_15ns_13ns_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 27 ))
mul_15ns_13ns_27_1_1_U2056(
    .din0(mul_ln73_8_fu_237_p0),
    .din1(mul_ln73_8_fu_237_p1),
    .dout(mul_ln73_8_fu_237_p2)
);

myproject_mul_15ns_14ns_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_15ns_14ns_28_1_1_U2057(
    .din0(mul_ln73_10_fu_238_p0),
    .din1(mul_ln73_10_fu_238_p1),
    .dout(mul_ln73_10_fu_238_p2)
);

myproject_mul_15ns_14ns_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_15ns_14ns_28_1_1_U2058(
    .din0(mul_ln73_12_fu_239_p0),
    .din1(mul_ln73_12_fu_239_p1),
    .dout(mul_ln73_12_fu_239_p2)
);

myproject_mul_15ns_14ns_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_15ns_14ns_28_1_1_U2059(
    .din0(mul_ln73_7_fu_240_p0),
    .din1(mul_ln73_7_fu_240_p1),
    .dout(mul_ln73_7_fu_240_p2)
);

myproject_mul_15ns_14ns_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_15ns_14ns_28_1_1_U2060(
    .din0(mul_ln73_13_fu_241_p0),
    .din1(mul_ln73_13_fu_241_p1),
    .dout(mul_ln73_13_fu_241_p2)
);

myproject_mul_15ns_13ns_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 27 ))
mul_15ns_13ns_27_1_1_U2061(
    .din0(mul_ln73_14_fu_242_p0),
    .din1(mul_ln73_14_fu_242_p1),
    .dout(mul_ln73_14_fu_242_p2)
);

myproject_mul_15ns_13ns_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 27 ))
mul_15ns_13ns_27_1_1_U2062(
    .din0(mul_ln73_2_fu_243_p0),
    .din1(mul_ln73_2_fu_243_p1),
    .dout(mul_ln73_2_fu_243_p2)
);

assign add_ln54_10_fu_1656_p2 = ($signed(zext_ln54_4_fu_1652_p1) + $signed(29'd510754816));

assign add_ln54_11_fu_1681_p2 = ($signed(mul_ln73_11_fu_235_p2) + $signed(28'd246710272));

assign add_ln54_12_fu_1706_p2 = ($signed(mul_ln73_12_fu_239_p2) + $signed(28'd203620352));

assign add_ln54_13_fu_1731_p2 = ($signed(mul_ln73_13_fu_241_p2) + $signed(28'd257130496));

assign add_ln54_14_fu_1760_p2 = ($signed(zext_ln54_5_fu_1756_p1) + $signed(28'd239403008));

assign add_ln54_15_fu_1785_p2 = ($signed(mul_ln73_15_fu_228_p2) + $signed(28'd238878720));

assign add_ln54_1_fu_1411_p2 = ($signed(mul_ln73_1_fu_233_p2) + $signed(27'd99155968));

assign add_ln54_2_fu_1440_p2 = ($signed(zext_ln54_fu_1436_p1) + $signed(28'd249102336));

assign add_ln54_3_fu_1465_p2 = (mul_ln73_3_fu_236_p2 + 26'd12779520);

assign add_ln54_4_fu_1490_p2 = (mul_ln73_4_fu_231_p2 + 27'd4096000);

assign add_ln54_5_fu_1515_p2 = ($signed(mul_ln73_5_fu_232_p2) + $signed(28'd201228288));

assign add_ln54_6_fu_1544_p2 = ($signed(zext_ln54_1_fu_1540_p1) + $signed(28'd259653632));

assign add_ln54_7_fu_1573_p2 = ($signed(zext_ln54_2_fu_1569_p1) + $signed(29'd514457600));

assign add_ln54_8_fu_1598_p2 = ($signed(mul_ln73_8_fu_237_p2) + $signed(27'd109084672));

assign add_ln54_9_fu_1627_p2 = ($signed(zext_ln54_3_fu_1623_p1) + $signed(27'd128024576));

assign add_ln54_fu_1386_p2 = ($signed(mul_ln73_fu_229_p2) + $signed(27'd67600384));

assign ap_ready = 1'b1;

assign mul_ln73_10_fu_238_p00 = data_10_val;

assign mul_ln73_11_fu_235_p00 = data_11_val;

assign mul_ln73_12_fu_239_p00 = data_12_val;

assign mul_ln73_13_fu_241_p00 = data_13_val;

assign mul_ln73_14_fu_242_p00 = data_14_val;

assign mul_ln73_15_fu_228_p00 = data_15_val;

assign mul_ln73_1_fu_233_p00 = data_1_val;

assign mul_ln73_2_fu_243_p00 = data_2_val;

assign mul_ln73_3_fu_236_p00 = data_3_val;

assign mul_ln73_4_fu_231_p00 = data_4_val;

assign mul_ln73_5_fu_232_p00 = data_5_val;

assign mul_ln73_6_fu_234_p00 = data_6_val;

assign mul_ln73_7_fu_240_p00 = data_7_val;

assign mul_ln73_8_fu_237_p00 = data_8_val;

assign mul_ln73_9_fu_230_p00 = data_9_val;

assign mul_ln73_fu_229_p00 = data_0_val;

assign sext_ln54_10_fu_1722_p1 = $signed(trunc_ln54_4_fu_1712_p4);

assign sext_ln54_11_fu_1747_p1 = $signed(trunc_ln54_10_fu_1737_p4);

assign sext_ln54_12_fu_1776_p1 = $signed(trunc_ln54_11_fu_1766_p4);

assign sext_ln54_13_fu_1801_p1 = $signed(trunc_ln54_12_fu_1791_p4);

assign sext_ln54_1_fu_1427_p1 = $signed(trunc_ln54_1_fu_1417_p4);

assign sext_ln54_2_fu_1456_p1 = $signed(trunc_ln54_2_fu_1446_p4);

assign sext_ln54_3_fu_1531_p1 = $signed(trunc_ln54_5_fu_1521_p4);

assign sext_ln54_4_fu_1560_p1 = $signed(trunc_ln54_6_fu_1550_p4);

assign sext_ln54_5_fu_1589_p1 = $signed(trunc_ln54_7_fu_1579_p4);

assign sext_ln54_6_fu_1614_p1 = $signed(trunc_ln54_8_fu_1604_p4);

assign sext_ln54_7_fu_1643_p1 = $signed(trunc_ln54_9_fu_1633_p4);

assign sext_ln54_8_fu_1672_p1 = $signed(trunc_ln54_s_fu_1662_p4);

assign sext_ln54_9_fu_1697_p1 = $signed(trunc_ln54_3_fu_1687_p4);

assign sext_ln54_fu_1402_p1 = $signed(trunc_ln_fu_1392_p4);

assign tmp_fu_1471_p4 = {{add_ln54_3_fu_1465_p2[25:15]}};

assign tmp_s_fu_1496_p4 = {{add_ln54_4_fu_1490_p2[26:15]}};

assign trunc_ln54_10_fu_1737_p4 = {{add_ln54_13_fu_1731_p2[27:15]}};

assign trunc_ln54_11_fu_1766_p4 = {{add_ln54_14_fu_1760_p2[27:15]}};

assign trunc_ln54_12_fu_1791_p4 = {{add_ln54_15_fu_1785_p2[27:15]}};

assign trunc_ln54_1_fu_1417_p4 = {{add_ln54_1_fu_1411_p2[26:15]}};

assign trunc_ln54_2_fu_1446_p4 = {{add_ln54_2_fu_1440_p2[27:15]}};

assign trunc_ln54_3_fu_1687_p4 = {{add_ln54_11_fu_1681_p2[27:15]}};

assign trunc_ln54_4_fu_1712_p4 = {{add_ln54_12_fu_1706_p2[27:15]}};

assign trunc_ln54_5_fu_1521_p4 = {{add_ln54_5_fu_1515_p2[27:15]}};

assign trunc_ln54_6_fu_1550_p4 = {{add_ln54_6_fu_1544_p2[27:15]}};

assign trunc_ln54_7_fu_1579_p4 = {{add_ln54_7_fu_1573_p2[28:15]}};

assign trunc_ln54_8_fu_1604_p4 = {{add_ln54_8_fu_1598_p2[26:15]}};

assign trunc_ln54_9_fu_1633_p4 = {{add_ln54_9_fu_1627_p2[26:15]}};

assign trunc_ln54_s_fu_1662_p4 = {{add_ln54_10_fu_1656_p2[28:15]}};

assign trunc_ln_fu_1392_p4 = {{add_ln54_fu_1386_p2[26:15]}};

assign zext_ln54_1_fu_1540_p1 = mul_ln73_6_fu_234_p2;

assign zext_ln54_2_fu_1569_p1 = mul_ln73_7_fu_240_p2;

assign zext_ln54_3_fu_1623_p1 = mul_ln73_9_fu_230_p2;

assign zext_ln54_4_fu_1652_p1 = mul_ln73_10_fu_238_p2;

assign zext_ln54_5_fu_1756_p1 = mul_ln73_14_fu_242_p2;

assign zext_ln54_6_fu_1481_p1 = tmp_fu_1471_p4;

assign zext_ln54_7_fu_1506_p1 = tmp_s_fu_1496_p4;

assign zext_ln54_fu_1436_p1 = mul_ln73_2_fu_243_p2;

assign ap_return_0 = sext_ln54_fu_1402_p1;

assign ap_return_1 = sext_ln54_1_fu_1427_p1;

assign ap_return_10 = sext_ln54_8_fu_1672_p1;

assign ap_return_11 = sext_ln54_9_fu_1697_p1;

assign ap_return_12 = sext_ln54_10_fu_1722_p1;

assign ap_return_13 = sext_ln54_11_fu_1747_p1;

assign ap_return_14 = sext_ln54_12_fu_1776_p1;

assign ap_return_15 = sext_ln54_13_fu_1801_p1;

assign ap_return_2 = sext_ln54_2_fu_1456_p1;

assign ap_return_3 = zext_ln54_6_fu_1481_p1;

assign ap_return_4 = zext_ln54_7_fu_1506_p1;

assign ap_return_5 = sext_ln54_3_fu_1531_p1;

assign ap_return_6 = sext_ln54_4_fu_1560_p1;

assign ap_return_7 = sext_ln54_5_fu_1589_p1;

assign ap_return_8 = sext_ln54_6_fu_1614_p1;

assign ap_return_9 = sext_ln54_7_fu_1643_p1;

assign mul_ln73_10_fu_238_p0 = mul_ln73_10_fu_238_p00;

assign mul_ln73_10_fu_238_p1 = 28'd6983;

assign mul_ln73_11_fu_235_p0 = mul_ln73_11_fu_235_p00;

assign mul_ln73_11_fu_235_p1 = 28'd4107;

assign mul_ln73_12_fu_239_p0 = mul_ln73_12_fu_239_p00;

assign mul_ln73_12_fu_239_p1 = 28'd4118;

assign mul_ln73_13_fu_241_p0 = mul_ln73_13_fu_241_p00;

assign mul_ln73_13_fu_241_p1 = 28'd4200;

assign mul_ln73_14_fu_242_p0 = mul_ln73_14_fu_242_p00;

assign mul_ln73_14_fu_242_p1 = 27'd3281;

assign mul_ln73_15_fu_228_p0 = mul_ln73_15_fu_228_p00;

assign mul_ln73_15_fu_228_p1 = 28'd4554;

assign mul_ln73_1_fu_233_p0 = mul_ln73_1_fu_233_p00;

assign mul_ln73_1_fu_233_p1 = 27'd2110;

assign mul_ln73_2_fu_243_p0 = mul_ln73_2_fu_243_p00;

assign mul_ln73_2_fu_243_p1 = 27'd2805;

assign mul_ln73_3_fu_236_p0 = mul_ln73_3_fu_236_p00;

assign mul_ln73_3_fu_236_p1 = 26'd1069;

assign mul_ln73_4_fu_231_p0 = mul_ln73_4_fu_231_p00;

assign mul_ln73_4_fu_231_p1 = 27'd2193;

assign mul_ln73_5_fu_232_p0 = mul_ln73_5_fu_232_p00;

assign mul_ln73_5_fu_232_p1 = 28'd4331;

assign mul_ln73_6_fu_234_p0 = mul_ln73_6_fu_234_p00;

assign mul_ln73_6_fu_234_p1 = 27'd3436;

assign mul_ln73_7_fu_240_p0 = mul_ln73_7_fu_240_p00;

assign mul_ln73_7_fu_240_p1 = 28'd5819;

assign mul_ln73_8_fu_237_p0 = mul_ln73_8_fu_237_p00;

assign mul_ln73_8_fu_237_p1 = 27'd2807;

assign mul_ln73_9_fu_230_p0 = mul_ln73_9_fu_230_p00;

assign mul_ln73_9_fu_230_p1 = 26'd1830;

assign mul_ln73_fu_229_p0 = mul_ln73_fu_229_p00;

assign mul_ln73_fu_229_p1 = 27'd3879;

endmodule //myproject_normalize_ap_ufixed_15_0_4_0_0_ap_fixed_16_6_5_3_0_config9_s
