Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Thu Aug 30 02:29:21 2018
| Host         : DESKTOP-6F3MM83 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_timing_summary_routed.rpt -pb vga_timing_summary_routed.pb -rpx vga_timing_summary_routed.rpx -warn_on_violation
| Design       : vga
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 18 register/latch pins with no clock driven by root clock pin: my_gremlins/vsync_out_reg/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: my_timing/vsync_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 198 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.222        0.000                      0                  345        0.122        0.000                      0                  345        3.000        0.000                       0                   223  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk                   {0.000 5.000}      10.000          100.000         
  clk_out2_clk_wiz_0  {0.000 12.500}     25.000          40.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out2_clk_wiz_0        9.222        0.000                      0                  345        0.122        0.000                      0                  345       11.520        0.000                       0                   219  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        9.222ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.222ns  (required time - arrival time)
  Source:                 MyCar2/xpos_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_collisions/rgb_out_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.053ns  (logic 3.044ns (20.223%)  route 12.009ns (79.777%))
  Logic Levels:           13  (CARRY4=2 LUT3=1 LUT4=2 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 23.447 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  myClk/inst/clkout2_buf/O
                         net (fo=208, routed)         1.564    -0.948    MyCar2/clk_out2
    SLICE_X50Y34         FDPE                                         r  MyCar2/xpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y34         FDPE (Prop_fdpe_C_Q)         0.518    -0.430 r  MyCar2/xpos_reg[2]/Q
                         net (fo=29, routed)          1.608     1.178    MyCar2/car1_address[13]
    SLICE_X44Y35         LUT4 (Prop_lut4_I0_O)        0.124     1.302 r  MyCar2/g48_b0__0_i_38/O
                         net (fo=1, routed)           0.000     1.302    my_gremlins/xpos_reg[2]_0[0]
    SLICE_X44Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.852 r  my_gremlins/g48_b0__0_i_23/CO[3]
                         net (fo=1, routed)           0.000     1.852    my_gremlins/g48_b0__0_i_23_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.009 r  my_gremlins/g48_b0__0_i_14/CO[1]
                         net (fo=1, routed)           0.782     2.792    my_gremlins/MyCar2/rgb_out52_in
    SLICE_X47Y38         LUT4 (Prop_lut4_I1_O)        0.329     3.121 r  my_gremlins/g48_b0__0_i_9/O
                         net (fo=3, routed)           0.738     3.859    my_gremlins/g48_b0__0_i_9_n_0
    SLICE_X45Y35         LUT5 (Prop_lut5_I1_O)        0.124     3.983 r  my_gremlins/g48_b0__0_i_3/O
                         net (fo=788, routed)         3.190     7.173    my_gremlins/rgb_out_reg[11]_20[1]
    SLICE_X33Y15         LUT5 (Prop_lut5_I2_O)        0.124     7.297 r  my_gremlins/g0_b3__7/O
                         net (fo=1, routed)           0.647     7.944    MyCar2/mycar/ypos_reg[0]_191
    SLICE_X33Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.068 r  MyCar2/mycar/p_0_out_inferred__8/i_/rgb_out[11]_i_85/O
                         net (fo=1, routed)           0.734     8.802    MyCar2/mycar/p_0_out_inferred__8/i_/rgb_out[11]_i_85_n_0
    SLICE_X34Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.926 r  MyCar2/mycar/p_0_out_inferred__8/i_/rgb_out[11]_i_32/O
                         net (fo=4, routed)           1.626    10.552    MyCar2/mycar/rgb9[3]
    SLICE_X40Y26         LUT6 (Prop_lut6_I5_O)        0.124    10.676 r  MyCar2/mycar//rgb_out[8]_i_10/O
                         net (fo=1, routed)           0.000    10.676    MyCar2/mycar//rgb_out[8]_i_10_n_0
    SLICE_X40Y26         MUXF7 (Prop_muxf7_I0_O)      0.212    10.888 r  MyCar2/mycar//rgb_out_reg[8]_i_5/O
                         net (fo=1, routed)           0.000    10.888    MyCar2/mycar//rgb_out_reg[8]_i_5_n_0
    SLICE_X40Y26         MUXF8 (Prop_muxf8_I1_O)      0.094    10.982 r  MyCar2/mycar//rgb_out_reg[8]_i_2/O
                         net (fo=2, routed)           1.599    12.581    my_gremlins/p_0_in[0]
    SLICE_X32Y38         LUT6 (Prop_lut6_I1_O)        0.316    12.897 f  my_gremlins/rgb_out[11]_i_6/O
                         net (fo=5, routed)           0.608    13.505    my_gremlins/rgb_out[11]_i_6_n_0
    SLICE_X30Y37         LUT3 (Prop_lut3_I2_O)        0.124    13.629 r  my_gremlins/rgb_out[7]_i_1/O
                         net (fo=5, routed)           0.476    14.105    my_collisions/vblnk_out_reg_0
    SLICE_X30Y38         FDRE                                         r  my_collisions/rgb_out_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  myClk/inst/clkout2_buf/O
                         net (fo=208, routed)         1.442    23.447    my_collisions/clk_out2
    SLICE_X30Y38         FDRE                                         r  my_collisions/rgb_out_reg[3]/C
                         clock pessimism              0.492    23.938    
                         clock uncertainty           -0.087    23.851    
    SLICE_X30Y38         FDRE (Setup_fdre_C_R)       -0.524    23.327    my_collisions/rgb_out_reg[3]
  -------------------------------------------------------------------
                         required time                         23.327    
                         arrival time                         -14.105    
  -------------------------------------------------------------------
                         slack                                  9.222    

Slack (MET) :             9.222ns  (required time - arrival time)
  Source:                 MyCar2/xpos_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_collisions/rgb_out_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.053ns  (logic 3.044ns (20.223%)  route 12.009ns (79.777%))
  Logic Levels:           13  (CARRY4=2 LUT3=1 LUT4=2 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 23.447 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  myClk/inst/clkout2_buf/O
                         net (fo=208, routed)         1.564    -0.948    MyCar2/clk_out2
    SLICE_X50Y34         FDPE                                         r  MyCar2/xpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y34         FDPE (Prop_fdpe_C_Q)         0.518    -0.430 r  MyCar2/xpos_reg[2]/Q
                         net (fo=29, routed)          1.608     1.178    MyCar2/car1_address[13]
    SLICE_X44Y35         LUT4 (Prop_lut4_I0_O)        0.124     1.302 r  MyCar2/g48_b0__0_i_38/O
                         net (fo=1, routed)           0.000     1.302    my_gremlins/xpos_reg[2]_0[0]
    SLICE_X44Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.852 r  my_gremlins/g48_b0__0_i_23/CO[3]
                         net (fo=1, routed)           0.000     1.852    my_gremlins/g48_b0__0_i_23_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.009 r  my_gremlins/g48_b0__0_i_14/CO[1]
                         net (fo=1, routed)           0.782     2.792    my_gremlins/MyCar2/rgb_out52_in
    SLICE_X47Y38         LUT4 (Prop_lut4_I1_O)        0.329     3.121 r  my_gremlins/g48_b0__0_i_9/O
                         net (fo=3, routed)           0.738     3.859    my_gremlins/g48_b0__0_i_9_n_0
    SLICE_X45Y35         LUT5 (Prop_lut5_I1_O)        0.124     3.983 r  my_gremlins/g48_b0__0_i_3/O
                         net (fo=788, routed)         3.190     7.173    my_gremlins/rgb_out_reg[11]_20[1]
    SLICE_X33Y15         LUT5 (Prop_lut5_I2_O)        0.124     7.297 r  my_gremlins/g0_b3__7/O
                         net (fo=1, routed)           0.647     7.944    MyCar2/mycar/ypos_reg[0]_191
    SLICE_X33Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.068 r  MyCar2/mycar/p_0_out_inferred__8/i_/rgb_out[11]_i_85/O
                         net (fo=1, routed)           0.734     8.802    MyCar2/mycar/p_0_out_inferred__8/i_/rgb_out[11]_i_85_n_0
    SLICE_X34Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.926 r  MyCar2/mycar/p_0_out_inferred__8/i_/rgb_out[11]_i_32/O
                         net (fo=4, routed)           1.626    10.552    MyCar2/mycar/rgb9[3]
    SLICE_X40Y26         LUT6 (Prop_lut6_I5_O)        0.124    10.676 r  MyCar2/mycar//rgb_out[8]_i_10/O
                         net (fo=1, routed)           0.000    10.676    MyCar2/mycar//rgb_out[8]_i_10_n_0
    SLICE_X40Y26         MUXF7 (Prop_muxf7_I0_O)      0.212    10.888 r  MyCar2/mycar//rgb_out_reg[8]_i_5/O
                         net (fo=1, routed)           0.000    10.888    MyCar2/mycar//rgb_out_reg[8]_i_5_n_0
    SLICE_X40Y26         MUXF8 (Prop_muxf8_I1_O)      0.094    10.982 r  MyCar2/mycar//rgb_out_reg[8]_i_2/O
                         net (fo=2, routed)           1.599    12.581    my_gremlins/p_0_in[0]
    SLICE_X32Y38         LUT6 (Prop_lut6_I1_O)        0.316    12.897 f  my_gremlins/rgb_out[11]_i_6/O
                         net (fo=5, routed)           0.608    13.505    my_gremlins/rgb_out[11]_i_6_n_0
    SLICE_X30Y37         LUT3 (Prop_lut3_I2_O)        0.124    13.629 r  my_gremlins/rgb_out[7]_i_1/O
                         net (fo=5, routed)           0.476    14.105    my_collisions/vblnk_out_reg_0
    SLICE_X30Y38         FDRE                                         r  my_collisions/rgb_out_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  myClk/inst/clkout2_buf/O
                         net (fo=208, routed)         1.442    23.447    my_collisions/clk_out2
    SLICE_X30Y38         FDRE                                         r  my_collisions/rgb_out_reg[4]/C
                         clock pessimism              0.492    23.938    
                         clock uncertainty           -0.087    23.851    
    SLICE_X30Y38         FDRE (Setup_fdre_C_R)       -0.524    23.327    my_collisions/rgb_out_reg[4]
  -------------------------------------------------------------------
                         required time                         23.327    
                         arrival time                         -14.105    
  -------------------------------------------------------------------
                         slack                                  9.222    

Slack (MET) :             9.222ns  (required time - arrival time)
  Source:                 MyCar2/xpos_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_collisions/rgb_out_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.053ns  (logic 3.044ns (20.223%)  route 12.009ns (79.777%))
  Logic Levels:           13  (CARRY4=2 LUT3=1 LUT4=2 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 23.447 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  myClk/inst/clkout2_buf/O
                         net (fo=208, routed)         1.564    -0.948    MyCar2/clk_out2
    SLICE_X50Y34         FDPE                                         r  MyCar2/xpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y34         FDPE (Prop_fdpe_C_Q)         0.518    -0.430 r  MyCar2/xpos_reg[2]/Q
                         net (fo=29, routed)          1.608     1.178    MyCar2/car1_address[13]
    SLICE_X44Y35         LUT4 (Prop_lut4_I0_O)        0.124     1.302 r  MyCar2/g48_b0__0_i_38/O
                         net (fo=1, routed)           0.000     1.302    my_gremlins/xpos_reg[2]_0[0]
    SLICE_X44Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.852 r  my_gremlins/g48_b0__0_i_23/CO[3]
                         net (fo=1, routed)           0.000     1.852    my_gremlins/g48_b0__0_i_23_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.009 r  my_gremlins/g48_b0__0_i_14/CO[1]
                         net (fo=1, routed)           0.782     2.792    my_gremlins/MyCar2/rgb_out52_in
    SLICE_X47Y38         LUT4 (Prop_lut4_I1_O)        0.329     3.121 r  my_gremlins/g48_b0__0_i_9/O
                         net (fo=3, routed)           0.738     3.859    my_gremlins/g48_b0__0_i_9_n_0
    SLICE_X45Y35         LUT5 (Prop_lut5_I1_O)        0.124     3.983 r  my_gremlins/g48_b0__0_i_3/O
                         net (fo=788, routed)         3.190     7.173    my_gremlins/rgb_out_reg[11]_20[1]
    SLICE_X33Y15         LUT5 (Prop_lut5_I2_O)        0.124     7.297 r  my_gremlins/g0_b3__7/O
                         net (fo=1, routed)           0.647     7.944    MyCar2/mycar/ypos_reg[0]_191
    SLICE_X33Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.068 r  MyCar2/mycar/p_0_out_inferred__8/i_/rgb_out[11]_i_85/O
                         net (fo=1, routed)           0.734     8.802    MyCar2/mycar/p_0_out_inferred__8/i_/rgb_out[11]_i_85_n_0
    SLICE_X34Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.926 r  MyCar2/mycar/p_0_out_inferred__8/i_/rgb_out[11]_i_32/O
                         net (fo=4, routed)           1.626    10.552    MyCar2/mycar/rgb9[3]
    SLICE_X40Y26         LUT6 (Prop_lut6_I5_O)        0.124    10.676 r  MyCar2/mycar//rgb_out[8]_i_10/O
                         net (fo=1, routed)           0.000    10.676    MyCar2/mycar//rgb_out[8]_i_10_n_0
    SLICE_X40Y26         MUXF7 (Prop_muxf7_I0_O)      0.212    10.888 r  MyCar2/mycar//rgb_out_reg[8]_i_5/O
                         net (fo=1, routed)           0.000    10.888    MyCar2/mycar//rgb_out_reg[8]_i_5_n_0
    SLICE_X40Y26         MUXF8 (Prop_muxf8_I1_O)      0.094    10.982 r  MyCar2/mycar//rgb_out_reg[8]_i_2/O
                         net (fo=2, routed)           1.599    12.581    my_gremlins/p_0_in[0]
    SLICE_X32Y38         LUT6 (Prop_lut6_I1_O)        0.316    12.897 f  my_gremlins/rgb_out[11]_i_6/O
                         net (fo=5, routed)           0.608    13.505    my_gremlins/rgb_out[11]_i_6_n_0
    SLICE_X30Y37         LUT3 (Prop_lut3_I2_O)        0.124    13.629 r  my_gremlins/rgb_out[7]_i_1/O
                         net (fo=5, routed)           0.476    14.105    my_collisions/vblnk_out_reg_0
    SLICE_X30Y38         FDRE                                         r  my_collisions/rgb_out_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  myClk/inst/clkout2_buf/O
                         net (fo=208, routed)         1.442    23.447    my_collisions/clk_out2
    SLICE_X30Y38         FDRE                                         r  my_collisions/rgb_out_reg[5]/C
                         clock pessimism              0.492    23.938    
                         clock uncertainty           -0.087    23.851    
    SLICE_X30Y38         FDRE (Setup_fdre_C_R)       -0.524    23.327    my_collisions/rgb_out_reg[5]
  -------------------------------------------------------------------
                         required time                         23.327    
                         arrival time                         -14.105    
  -------------------------------------------------------------------
                         slack                                  9.222    

Slack (MET) :             9.222ns  (required time - arrival time)
  Source:                 MyCar2/xpos_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_collisions/rgb_out_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.053ns  (logic 3.044ns (20.223%)  route 12.009ns (79.777%))
  Logic Levels:           13  (CARRY4=2 LUT3=1 LUT4=2 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 23.447 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  myClk/inst/clkout2_buf/O
                         net (fo=208, routed)         1.564    -0.948    MyCar2/clk_out2
    SLICE_X50Y34         FDPE                                         r  MyCar2/xpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y34         FDPE (Prop_fdpe_C_Q)         0.518    -0.430 r  MyCar2/xpos_reg[2]/Q
                         net (fo=29, routed)          1.608     1.178    MyCar2/car1_address[13]
    SLICE_X44Y35         LUT4 (Prop_lut4_I0_O)        0.124     1.302 r  MyCar2/g48_b0__0_i_38/O
                         net (fo=1, routed)           0.000     1.302    my_gremlins/xpos_reg[2]_0[0]
    SLICE_X44Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.852 r  my_gremlins/g48_b0__0_i_23/CO[3]
                         net (fo=1, routed)           0.000     1.852    my_gremlins/g48_b0__0_i_23_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.009 r  my_gremlins/g48_b0__0_i_14/CO[1]
                         net (fo=1, routed)           0.782     2.792    my_gremlins/MyCar2/rgb_out52_in
    SLICE_X47Y38         LUT4 (Prop_lut4_I1_O)        0.329     3.121 r  my_gremlins/g48_b0__0_i_9/O
                         net (fo=3, routed)           0.738     3.859    my_gremlins/g48_b0__0_i_9_n_0
    SLICE_X45Y35         LUT5 (Prop_lut5_I1_O)        0.124     3.983 r  my_gremlins/g48_b0__0_i_3/O
                         net (fo=788, routed)         3.190     7.173    my_gremlins/rgb_out_reg[11]_20[1]
    SLICE_X33Y15         LUT5 (Prop_lut5_I2_O)        0.124     7.297 r  my_gremlins/g0_b3__7/O
                         net (fo=1, routed)           0.647     7.944    MyCar2/mycar/ypos_reg[0]_191
    SLICE_X33Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.068 r  MyCar2/mycar/p_0_out_inferred__8/i_/rgb_out[11]_i_85/O
                         net (fo=1, routed)           0.734     8.802    MyCar2/mycar/p_0_out_inferred__8/i_/rgb_out[11]_i_85_n_0
    SLICE_X34Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.926 r  MyCar2/mycar/p_0_out_inferred__8/i_/rgb_out[11]_i_32/O
                         net (fo=4, routed)           1.626    10.552    MyCar2/mycar/rgb9[3]
    SLICE_X40Y26         LUT6 (Prop_lut6_I5_O)        0.124    10.676 r  MyCar2/mycar//rgb_out[8]_i_10/O
                         net (fo=1, routed)           0.000    10.676    MyCar2/mycar//rgb_out[8]_i_10_n_0
    SLICE_X40Y26         MUXF7 (Prop_muxf7_I0_O)      0.212    10.888 r  MyCar2/mycar//rgb_out_reg[8]_i_5/O
                         net (fo=1, routed)           0.000    10.888    MyCar2/mycar//rgb_out_reg[8]_i_5_n_0
    SLICE_X40Y26         MUXF8 (Prop_muxf8_I1_O)      0.094    10.982 r  MyCar2/mycar//rgb_out_reg[8]_i_2/O
                         net (fo=2, routed)           1.599    12.581    my_gremlins/p_0_in[0]
    SLICE_X32Y38         LUT6 (Prop_lut6_I1_O)        0.316    12.897 f  my_gremlins/rgb_out[11]_i_6/O
                         net (fo=5, routed)           0.608    13.505    my_gremlins/rgb_out[11]_i_6_n_0
    SLICE_X30Y37         LUT3 (Prop_lut3_I2_O)        0.124    13.629 r  my_gremlins/rgb_out[7]_i_1/O
                         net (fo=5, routed)           0.476    14.105    my_collisions/vblnk_out_reg_0
    SLICE_X30Y38         FDRE                                         r  my_collisions/rgb_out_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  myClk/inst/clkout2_buf/O
                         net (fo=208, routed)         1.442    23.447    my_collisions/clk_out2
    SLICE_X30Y38         FDRE                                         r  my_collisions/rgb_out_reg[6]/C
                         clock pessimism              0.492    23.938    
                         clock uncertainty           -0.087    23.851    
    SLICE_X30Y38         FDRE (Setup_fdre_C_R)       -0.524    23.327    my_collisions/rgb_out_reg[6]
  -------------------------------------------------------------------
                         required time                         23.327    
                         arrival time                         -14.105    
  -------------------------------------------------------------------
                         slack                                  9.222    

Slack (MET) :             9.222ns  (required time - arrival time)
  Source:                 MyCar2/xpos_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_collisions/rgb_out_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.053ns  (logic 3.044ns (20.223%)  route 12.009ns (79.777%))
  Logic Levels:           13  (CARRY4=2 LUT3=1 LUT4=2 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 23.447 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  myClk/inst/clkout2_buf/O
                         net (fo=208, routed)         1.564    -0.948    MyCar2/clk_out2
    SLICE_X50Y34         FDPE                                         r  MyCar2/xpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y34         FDPE (Prop_fdpe_C_Q)         0.518    -0.430 r  MyCar2/xpos_reg[2]/Q
                         net (fo=29, routed)          1.608     1.178    MyCar2/car1_address[13]
    SLICE_X44Y35         LUT4 (Prop_lut4_I0_O)        0.124     1.302 r  MyCar2/g48_b0__0_i_38/O
                         net (fo=1, routed)           0.000     1.302    my_gremlins/xpos_reg[2]_0[0]
    SLICE_X44Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.852 r  my_gremlins/g48_b0__0_i_23/CO[3]
                         net (fo=1, routed)           0.000     1.852    my_gremlins/g48_b0__0_i_23_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.009 r  my_gremlins/g48_b0__0_i_14/CO[1]
                         net (fo=1, routed)           0.782     2.792    my_gremlins/MyCar2/rgb_out52_in
    SLICE_X47Y38         LUT4 (Prop_lut4_I1_O)        0.329     3.121 r  my_gremlins/g48_b0__0_i_9/O
                         net (fo=3, routed)           0.738     3.859    my_gremlins/g48_b0__0_i_9_n_0
    SLICE_X45Y35         LUT5 (Prop_lut5_I1_O)        0.124     3.983 r  my_gremlins/g48_b0__0_i_3/O
                         net (fo=788, routed)         3.190     7.173    my_gremlins/rgb_out_reg[11]_20[1]
    SLICE_X33Y15         LUT5 (Prop_lut5_I2_O)        0.124     7.297 r  my_gremlins/g0_b3__7/O
                         net (fo=1, routed)           0.647     7.944    MyCar2/mycar/ypos_reg[0]_191
    SLICE_X33Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.068 r  MyCar2/mycar/p_0_out_inferred__8/i_/rgb_out[11]_i_85/O
                         net (fo=1, routed)           0.734     8.802    MyCar2/mycar/p_0_out_inferred__8/i_/rgb_out[11]_i_85_n_0
    SLICE_X34Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.926 r  MyCar2/mycar/p_0_out_inferred__8/i_/rgb_out[11]_i_32/O
                         net (fo=4, routed)           1.626    10.552    MyCar2/mycar/rgb9[3]
    SLICE_X40Y26         LUT6 (Prop_lut6_I5_O)        0.124    10.676 r  MyCar2/mycar//rgb_out[8]_i_10/O
                         net (fo=1, routed)           0.000    10.676    MyCar2/mycar//rgb_out[8]_i_10_n_0
    SLICE_X40Y26         MUXF7 (Prop_muxf7_I0_O)      0.212    10.888 r  MyCar2/mycar//rgb_out_reg[8]_i_5/O
                         net (fo=1, routed)           0.000    10.888    MyCar2/mycar//rgb_out_reg[8]_i_5_n_0
    SLICE_X40Y26         MUXF8 (Prop_muxf8_I1_O)      0.094    10.982 r  MyCar2/mycar//rgb_out_reg[8]_i_2/O
                         net (fo=2, routed)           1.599    12.581    my_gremlins/p_0_in[0]
    SLICE_X32Y38         LUT6 (Prop_lut6_I1_O)        0.316    12.897 f  my_gremlins/rgb_out[11]_i_6/O
                         net (fo=5, routed)           0.608    13.505    my_gremlins/rgb_out[11]_i_6_n_0
    SLICE_X30Y37         LUT3 (Prop_lut3_I2_O)        0.124    13.629 r  my_gremlins/rgb_out[7]_i_1/O
                         net (fo=5, routed)           0.476    14.105    my_collisions/vblnk_out_reg_0
    SLICE_X30Y38         FDRE                                         r  my_collisions/rgb_out_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  myClk/inst/clkout2_buf/O
                         net (fo=208, routed)         1.442    23.447    my_collisions/clk_out2
    SLICE_X30Y38         FDRE                                         r  my_collisions/rgb_out_reg[7]/C
                         clock pessimism              0.492    23.938    
                         clock uncertainty           -0.087    23.851    
    SLICE_X30Y38         FDRE (Setup_fdre_C_R)       -0.524    23.327    my_collisions/rgb_out_reg[7]
  -------------------------------------------------------------------
                         required time                         23.327    
                         arrival time                         -14.105    
  -------------------------------------------------------------------
                         slack                                  9.222    

Slack (MET) :             10.162ns  (required time - arrival time)
  Source:                 MyCar2/xpos_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_collisions/rgb_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.666ns  (logic 3.044ns (20.756%)  route 11.622ns (79.244%))
  Logic Levels:           13  (CARRY4=2 LUT4=2 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 23.447 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  myClk/inst/clkout2_buf/O
                         net (fo=208, routed)         1.564    -0.948    MyCar2/clk_out2
    SLICE_X50Y34         FDPE                                         r  MyCar2/xpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y34         FDPE (Prop_fdpe_C_Q)         0.518    -0.430 r  MyCar2/xpos_reg[2]/Q
                         net (fo=29, routed)          1.608     1.178    MyCar2/car1_address[13]
    SLICE_X44Y35         LUT4 (Prop_lut4_I0_O)        0.124     1.302 r  MyCar2/g48_b0__0_i_38/O
                         net (fo=1, routed)           0.000     1.302    my_gremlins/xpos_reg[2]_0[0]
    SLICE_X44Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.852 r  my_gremlins/g48_b0__0_i_23/CO[3]
                         net (fo=1, routed)           0.000     1.852    my_gremlins/g48_b0__0_i_23_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.009 r  my_gremlins/g48_b0__0_i_14/CO[1]
                         net (fo=1, routed)           0.782     2.792    my_gremlins/MyCar2/rgb_out52_in
    SLICE_X47Y38         LUT4 (Prop_lut4_I1_O)        0.329     3.121 r  my_gremlins/g48_b0__0_i_9/O
                         net (fo=3, routed)           0.738     3.859    my_gremlins/g48_b0__0_i_9_n_0
    SLICE_X45Y35         LUT5 (Prop_lut5_I1_O)        0.124     3.983 r  my_gremlins/g48_b0__0_i_3/O
                         net (fo=788, routed)         3.190     7.173    my_gremlins/rgb_out_reg[11]_20[1]
    SLICE_X33Y15         LUT5 (Prop_lut5_I2_O)        0.124     7.297 f  my_gremlins/g0_b3__7/O
                         net (fo=1, routed)           0.647     7.944    MyCar2/mycar/ypos_reg[0]_191
    SLICE_X33Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.068 f  MyCar2/mycar/p_0_out_inferred__8/i_/rgb_out[11]_i_85/O
                         net (fo=1, routed)           0.734     8.802    MyCar2/mycar/p_0_out_inferred__8/i_/rgb_out[11]_i_85_n_0
    SLICE_X34Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.926 f  MyCar2/mycar/p_0_out_inferred__8/i_/rgb_out[11]_i_32/O
                         net (fo=4, routed)           1.626    10.552    MyCar2/mycar/rgb9[3]
    SLICE_X40Y26         LUT6 (Prop_lut6_I5_O)        0.124    10.676 f  MyCar2/mycar//rgb_out[8]_i_10/O
                         net (fo=1, routed)           0.000    10.676    MyCar2/mycar//rgb_out[8]_i_10_n_0
    SLICE_X40Y26         MUXF7 (Prop_muxf7_I0_O)      0.212    10.888 f  MyCar2/mycar//rgb_out_reg[8]_i_5/O
                         net (fo=1, routed)           0.000    10.888    MyCar2/mycar//rgb_out_reg[8]_i_5_n_0
    SLICE_X40Y26         MUXF8 (Prop_muxf8_I1_O)      0.094    10.982 f  MyCar2/mycar//rgb_out_reg[8]_i_2/O
                         net (fo=2, routed)           1.599    12.581    my_gremlins/p_0_in[0]
    SLICE_X32Y38         LUT6 (Prop_lut6_I1_O)        0.316    12.897 r  my_gremlins/rgb_out[11]_i_6/O
                         net (fo=5, routed)           0.697    13.594    my_gremlins/rgb_out[11]_i_6_n_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I5_O)        0.124    13.718 r  my_gremlins/rgb_out[11]_i_1/O
                         net (fo=1, routed)           0.000    13.718    my_collisions/vga_bus[1][3]
    SLICE_X32Y38         FDRE                                         r  my_collisions/rgb_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  myClk/inst/clkout2_buf/O
                         net (fo=208, routed)         1.442    23.447    my_collisions/clk_out2
    SLICE_X32Y38         FDRE                                         r  my_collisions/rgb_out_reg[11]/C
                         clock pessimism              0.492    23.938    
                         clock uncertainty           -0.087    23.851    
    SLICE_X32Y38         FDRE (Setup_fdre_C_D)        0.029    23.880    my_collisions/rgb_out_reg[11]
  -------------------------------------------------------------------
                         required time                         23.880    
                         arrival time                         -13.718    
  -------------------------------------------------------------------
                         slack                                 10.162    

Slack (MET) :             10.187ns  (required time - arrival time)
  Source:                 MyCar2/xpos_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_collisions/rgb_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.643ns  (logic 3.044ns (20.788%)  route 11.599ns (79.212%))
  Logic Levels:           13  (CARRY4=2 LUT4=2 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 23.447 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  myClk/inst/clkout2_buf/O
                         net (fo=208, routed)         1.564    -0.948    MyCar2/clk_out2
    SLICE_X50Y34         FDPE                                         r  MyCar2/xpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y34         FDPE (Prop_fdpe_C_Q)         0.518    -0.430 r  MyCar2/xpos_reg[2]/Q
                         net (fo=29, routed)          1.608     1.178    MyCar2/car1_address[13]
    SLICE_X44Y35         LUT4 (Prop_lut4_I0_O)        0.124     1.302 r  MyCar2/g48_b0__0_i_38/O
                         net (fo=1, routed)           0.000     1.302    my_gremlins/xpos_reg[2]_0[0]
    SLICE_X44Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.852 r  my_gremlins/g48_b0__0_i_23/CO[3]
                         net (fo=1, routed)           0.000     1.852    my_gremlins/g48_b0__0_i_23_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.009 r  my_gremlins/g48_b0__0_i_14/CO[1]
                         net (fo=1, routed)           0.782     2.792    my_gremlins/MyCar2/rgb_out52_in
    SLICE_X47Y38         LUT4 (Prop_lut4_I1_O)        0.329     3.121 r  my_gremlins/g48_b0__0_i_9/O
                         net (fo=3, routed)           0.738     3.859    my_gremlins/g48_b0__0_i_9_n_0
    SLICE_X45Y35         LUT5 (Prop_lut5_I1_O)        0.124     3.983 r  my_gremlins/g48_b0__0_i_3/O
                         net (fo=788, routed)         3.190     7.173    my_gremlins/rgb_out_reg[11]_20[1]
    SLICE_X33Y15         LUT5 (Prop_lut5_I2_O)        0.124     7.297 f  my_gremlins/g0_b3__7/O
                         net (fo=1, routed)           0.647     7.944    MyCar2/mycar/ypos_reg[0]_191
    SLICE_X33Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.068 f  MyCar2/mycar/p_0_out_inferred__8/i_/rgb_out[11]_i_85/O
                         net (fo=1, routed)           0.734     8.802    MyCar2/mycar/p_0_out_inferred__8/i_/rgb_out[11]_i_85_n_0
    SLICE_X34Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.926 f  MyCar2/mycar/p_0_out_inferred__8/i_/rgb_out[11]_i_32/O
                         net (fo=4, routed)           1.626    10.552    MyCar2/mycar/rgb9[3]
    SLICE_X40Y26         LUT6 (Prop_lut6_I5_O)        0.124    10.676 f  MyCar2/mycar//rgb_out[8]_i_10/O
                         net (fo=1, routed)           0.000    10.676    MyCar2/mycar//rgb_out[8]_i_10_n_0
    SLICE_X40Y26         MUXF7 (Prop_muxf7_I0_O)      0.212    10.888 f  MyCar2/mycar//rgb_out_reg[8]_i_5/O
                         net (fo=1, routed)           0.000    10.888    MyCar2/mycar//rgb_out_reg[8]_i_5_n_0
    SLICE_X40Y26         MUXF8 (Prop_muxf8_I1_O)      0.094    10.982 f  MyCar2/mycar//rgb_out_reg[8]_i_2/O
                         net (fo=2, routed)           1.599    12.581    my_gremlins/p_0_in[0]
    SLICE_X32Y38         LUT6 (Prop_lut6_I1_O)        0.316    12.897 r  my_gremlins/rgb_out[11]_i_6/O
                         net (fo=5, routed)           0.674    13.571    my_gremlins/rgb_out[11]_i_6_n_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I5_O)        0.124    13.695 r  my_gremlins/rgb_out[8]_i_1/O
                         net (fo=1, routed)           0.000    13.695    my_collisions/vga_bus[1][0]
    SLICE_X32Y38         FDRE                                         r  my_collisions/rgb_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  myClk/inst/clkout2_buf/O
                         net (fo=208, routed)         1.442    23.447    my_collisions/clk_out2
    SLICE_X32Y38         FDRE                                         r  my_collisions/rgb_out_reg[8]/C
                         clock pessimism              0.492    23.938    
                         clock uncertainty           -0.087    23.851    
    SLICE_X32Y38         FDRE (Setup_fdre_C_D)        0.031    23.882    my_collisions/rgb_out_reg[8]
  -------------------------------------------------------------------
                         required time                         23.882    
                         arrival time                         -13.695    
  -------------------------------------------------------------------
                         slack                                 10.187    

Slack (MET) :             10.319ns  (required time - arrival time)
  Source:                 MyCar2/xpos_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_collisions/rgb_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.556ns  (logic 3.044ns (20.912%)  route 11.512ns (79.088%))
  Logic Levels:           13  (CARRY4=2 LUT4=2 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 23.446 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  myClk/inst/clkout2_buf/O
                         net (fo=208, routed)         1.564    -0.948    MyCar2/clk_out2
    SLICE_X50Y34         FDPE                                         r  MyCar2/xpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y34         FDPE (Prop_fdpe_C_Q)         0.518    -0.430 r  MyCar2/xpos_reg[2]/Q
                         net (fo=29, routed)          1.608     1.178    MyCar2/car1_address[13]
    SLICE_X44Y35         LUT4 (Prop_lut4_I0_O)        0.124     1.302 r  MyCar2/g48_b0__0_i_38/O
                         net (fo=1, routed)           0.000     1.302    my_gremlins/xpos_reg[2]_0[0]
    SLICE_X44Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.852 r  my_gremlins/g48_b0__0_i_23/CO[3]
                         net (fo=1, routed)           0.000     1.852    my_gremlins/g48_b0__0_i_23_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.009 r  my_gremlins/g48_b0__0_i_14/CO[1]
                         net (fo=1, routed)           0.782     2.792    my_gremlins/MyCar2/rgb_out52_in
    SLICE_X47Y38         LUT4 (Prop_lut4_I1_O)        0.329     3.121 r  my_gremlins/g48_b0__0_i_9/O
                         net (fo=3, routed)           0.738     3.859    my_gremlins/g48_b0__0_i_9_n_0
    SLICE_X45Y35         LUT5 (Prop_lut5_I1_O)        0.124     3.983 r  my_gremlins/g48_b0__0_i_3/O
                         net (fo=788, routed)         3.190     7.173    my_gremlins/rgb_out_reg[11]_20[1]
    SLICE_X33Y15         LUT5 (Prop_lut5_I2_O)        0.124     7.297 f  my_gremlins/g0_b3__7/O
                         net (fo=1, routed)           0.647     7.944    MyCar2/mycar/ypos_reg[0]_191
    SLICE_X33Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.068 f  MyCar2/mycar/p_0_out_inferred__8/i_/rgb_out[11]_i_85/O
                         net (fo=1, routed)           0.734     8.802    MyCar2/mycar/p_0_out_inferred__8/i_/rgb_out[11]_i_85_n_0
    SLICE_X34Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.926 f  MyCar2/mycar/p_0_out_inferred__8/i_/rgb_out[11]_i_32/O
                         net (fo=4, routed)           1.626    10.552    MyCar2/mycar/rgb9[3]
    SLICE_X40Y26         LUT6 (Prop_lut6_I5_O)        0.124    10.676 f  MyCar2/mycar//rgb_out[8]_i_10/O
                         net (fo=1, routed)           0.000    10.676    MyCar2/mycar//rgb_out[8]_i_10_n_0
    SLICE_X40Y26         MUXF7 (Prop_muxf7_I0_O)      0.212    10.888 f  MyCar2/mycar//rgb_out_reg[8]_i_5/O
                         net (fo=1, routed)           0.000    10.888    MyCar2/mycar//rgb_out_reg[8]_i_5_n_0
    SLICE_X40Y26         MUXF8 (Prop_muxf8_I1_O)      0.094    10.982 f  MyCar2/mycar//rgb_out_reg[8]_i_2/O
                         net (fo=2, routed)           1.599    12.581    my_gremlins/p_0_in[0]
    SLICE_X32Y38         LUT6 (Prop_lut6_I1_O)        0.316    12.897 r  my_gremlins/rgb_out[11]_i_6/O
                         net (fo=5, routed)           0.587    13.484    my_gremlins/rgb_out[11]_i_6_n_0
    SLICE_X30Y37         LUT6 (Prop_lut6_I5_O)        0.124    13.608 r  my_gremlins/rgb_out[10]_i_1/O
                         net (fo=1, routed)           0.000    13.608    my_collisions/vga_bus[1][2]
    SLICE_X30Y37         FDRE                                         r  my_collisions/rgb_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  myClk/inst/clkout2_buf/O
                         net (fo=208, routed)         1.441    23.446    my_collisions/clk_out2
    SLICE_X30Y37         FDRE                                         r  my_collisions/rgb_out_reg[10]/C
                         clock pessimism              0.492    23.937    
                         clock uncertainty           -0.087    23.850    
    SLICE_X30Y37         FDRE (Setup_fdre_C_D)        0.077    23.927    my_collisions/rgb_out_reg[10]
  -------------------------------------------------------------------
                         required time                         23.927    
                         arrival time                         -13.608    
  -------------------------------------------------------------------
                         slack                                 10.319    

Slack (MET) :             10.452ns  (required time - arrival time)
  Source:                 MyCar/xpos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_collisions/rgb_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.497ns  (logic 4.205ns (29.007%)  route 10.292ns (70.993%))
  Logic Levels:           15  (CARRY4=2 LUT3=2 LUT4=2 LUT5=1 LUT6=4 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 23.447 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  myClk/inst/clkout2_buf/O
                         net (fo=208, routed)         1.565    -0.947    MyCar/clk_out2
    SLICE_X29Y41         FDCE                                         r  MyCar/xpos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDCE (Prop_fdce_C_Q)         0.419    -0.528 r  MyCar/xpos_reg[3]/Q
                         net (fo=27, routed)          1.534     1.007    MyCar/car0_address[14]
    SLICE_X46Y40         LUT4 (Prop_lut4_I1_O)        0.299     1.306 r  MyCar/g48_b0_i_38/O
                         net (fo=1, routed)           0.000     1.306    my_gremlins/xpos_reg[2][0]
    SLICE_X46Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.839 r  my_gremlins/g48_b0_i_23/CO[3]
                         net (fo=1, routed)           0.000     1.839    my_gremlins/g48_b0_i_23_n_0
    SLICE_X46Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.996 r  my_gremlins/g48_b0_i_14/CO[1]
                         net (fo=1, routed)           0.558     2.554    my_gremlins/MyCar/rgb_out52_in
    SLICE_X45Y40         LUT4 (Prop_lut4_I1_O)        0.332     2.886 r  my_gremlins/g48_b0_i_9/O
                         net (fo=3, routed)           0.815     3.701    my_gremlins/g48_b0_i_9_n_0
    SLICE_X46Y42         LUT5 (Prop_lut5_I4_O)        0.150     3.851 r  my_gremlins/g48_b0_i_7/O
                         net (fo=4, routed)           0.605     4.456    my_gremlins/p_4_in
    SLICE_X40Y43         LUT3 (Prop_lut3_I0_O)        0.348     4.804 r  my_gremlins/g48_b0_i_1/O
                         net (fo=789, routed)         3.078     7.883    my_gremlins/MyCar/Car_xpixel[0]
    SLICE_X33Y61         LUT6 (Prop_lut6_I1_O)        0.124     8.007 f  my_gremlins/g58_b2__3/O
                         net (fo=1, routed)           0.000     8.007    MyCar/mycar/ypos_reg[0]_369
    SLICE_X33Y61         MUXF7 (Prop_muxf7_I1_O)      0.245     8.252 f  MyCar/mycar/p_0_out_inferred__11/i_/rgb_out_reg[10]_i_225/O
                         net (fo=1, routed)           0.801     9.052    MyCar/mycar/p_0_out_inferred__11/i_/rgb_out_reg[10]_i_225_n_0
    SLICE_X33Y60         LUT6 (Prop_lut6_I1_O)        0.298     9.350 f  MyCar/mycar/p_0_out_inferred__11/i_/rgb_out[10]_i_74/O
                         net (fo=1, routed)           0.000     9.350    MyCar/mycar/p_0_out_inferred__11/i_/rgb_out[10]_i_74_n_0
    SLICE_X33Y60         MUXF7 (Prop_muxf7_I0_O)      0.212     9.562 f  MyCar/mycar/p_0_out_inferred__11/i_/rgb_out_reg[10]_i_33/O
                         net (fo=1, routed)           0.679    10.241    MyCar/mycar/rgb6[2]
    SLICE_X37Y52         LUT6 (Prop_lut6_I3_O)        0.299    10.540 f  MyCar/mycar//rgb_out[10]_i_13/O
                         net (fo=1, routed)           0.000    10.540    MyCar/mycar//rgb_out[10]_i_13_n_0
    SLICE_X37Y52         MUXF7 (Prop_muxf7_I1_O)      0.245    10.785 f  MyCar/mycar//rgb_out_reg[10]_i_6/O
                         net (fo=1, routed)           0.000    10.785    MyCar/mycar//rgb_out_reg[10]_i_6_n_0
    SLICE_X37Y52         MUXF8 (Prop_muxf8_I0_O)      0.104    10.889 f  MyCar/mycar//rgb_out_reg[10]_i_3/O
                         net (fo=3, routed)           1.564    12.452    my_gremlins/vcount_out_reg[3]_1
    SLICE_X32Y38         LUT6 (Prop_lut6_I0_O)        0.316    12.768 r  my_gremlins/rgb_out[11]_i_5/O
                         net (fo=9, routed)           0.658    13.426    my_gremlins/rgb_out[11]_i_5_n_0
    SLICE_X30Y38         LUT3 (Prop_lut3_I2_O)        0.124    13.550 r  my_gremlins/rgb_out[6]_i_1/O
                         net (fo=1, routed)           0.000    13.550    my_collisions/vga_bus[0][3]
    SLICE_X30Y38         FDRE                                         r  my_collisions/rgb_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  myClk/inst/clkout2_buf/O
                         net (fo=208, routed)         1.442    23.447    my_collisions/clk_out2
    SLICE_X30Y38         FDRE                                         r  my_collisions/rgb_out_reg[6]/C
                         clock pessimism              0.564    24.010    
                         clock uncertainty           -0.087    23.923    
    SLICE_X30Y38         FDRE (Setup_fdre_C_D)        0.079    24.002    my_collisions/rgb_out_reg[6]
  -------------------------------------------------------------------
                         required time                         24.002    
                         arrival time                         -13.550    
  -------------------------------------------------------------------
                         slack                                 10.452    

Slack (MET) :             10.455ns  (required time - arrival time)
  Source:                 MyCar2/xpos_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_collisions/rgb_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.422ns  (logic 3.044ns (21.107%)  route 11.378ns (78.893%))
  Logic Levels:           13  (CARRY4=2 LUT4=2 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 23.446 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  myClk/inst/clkout2_buf/O
                         net (fo=208, routed)         1.564    -0.948    MyCar2/clk_out2
    SLICE_X50Y34         FDPE                                         r  MyCar2/xpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y34         FDPE (Prop_fdpe_C_Q)         0.518    -0.430 r  MyCar2/xpos_reg[2]/Q
                         net (fo=29, routed)          1.608     1.178    MyCar2/car1_address[13]
    SLICE_X44Y35         LUT4 (Prop_lut4_I0_O)        0.124     1.302 r  MyCar2/g48_b0__0_i_38/O
                         net (fo=1, routed)           0.000     1.302    my_gremlins/xpos_reg[2]_0[0]
    SLICE_X44Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.852 r  my_gremlins/g48_b0__0_i_23/CO[3]
                         net (fo=1, routed)           0.000     1.852    my_gremlins/g48_b0__0_i_23_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.009 r  my_gremlins/g48_b0__0_i_14/CO[1]
                         net (fo=1, routed)           0.782     2.792    my_gremlins/MyCar2/rgb_out52_in
    SLICE_X47Y38         LUT4 (Prop_lut4_I1_O)        0.329     3.121 r  my_gremlins/g48_b0__0_i_9/O
                         net (fo=3, routed)           0.738     3.859    my_gremlins/g48_b0__0_i_9_n_0
    SLICE_X45Y35         LUT5 (Prop_lut5_I1_O)        0.124     3.983 r  my_gremlins/g48_b0__0_i_3/O
                         net (fo=788, routed)         3.190     7.173    my_gremlins/rgb_out_reg[11]_20[1]
    SLICE_X33Y15         LUT5 (Prop_lut5_I2_O)        0.124     7.297 f  my_gremlins/g0_b3__7/O
                         net (fo=1, routed)           0.647     7.944    MyCar2/mycar/ypos_reg[0]_191
    SLICE_X33Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.068 f  MyCar2/mycar/p_0_out_inferred__8/i_/rgb_out[11]_i_85/O
                         net (fo=1, routed)           0.734     8.802    MyCar2/mycar/p_0_out_inferred__8/i_/rgb_out[11]_i_85_n_0
    SLICE_X34Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.926 f  MyCar2/mycar/p_0_out_inferred__8/i_/rgb_out[11]_i_32/O
                         net (fo=4, routed)           1.626    10.552    MyCar2/mycar/rgb9[3]
    SLICE_X40Y26         LUT6 (Prop_lut6_I5_O)        0.124    10.676 f  MyCar2/mycar//rgb_out[8]_i_10/O
                         net (fo=1, routed)           0.000    10.676    MyCar2/mycar//rgb_out[8]_i_10_n_0
    SLICE_X40Y26         MUXF7 (Prop_muxf7_I0_O)      0.212    10.888 f  MyCar2/mycar//rgb_out_reg[8]_i_5/O
                         net (fo=1, routed)           0.000    10.888    MyCar2/mycar//rgb_out_reg[8]_i_5_n_0
    SLICE_X40Y26         MUXF8 (Prop_muxf8_I1_O)      0.094    10.982 f  MyCar2/mycar//rgb_out_reg[8]_i_2/O
                         net (fo=2, routed)           1.599    12.581    my_gremlins/p_0_in[0]
    SLICE_X32Y38         LUT6 (Prop_lut6_I1_O)        0.316    12.897 r  my_gremlins/rgb_out[11]_i_6/O
                         net (fo=5, routed)           0.453    13.351    my_gremlins/rgb_out[11]_i_6_n_0
    SLICE_X30Y37         LUT6 (Prop_lut6_I5_O)        0.124    13.475 r  my_gremlins/rgb_out[9]_i_1/O
                         net (fo=1, routed)           0.000    13.475    my_collisions/vga_bus[1][1]
    SLICE_X30Y37         FDRE                                         r  my_collisions/rgb_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  myClk/inst/clkout2_buf/O
                         net (fo=208, routed)         1.441    23.446    my_collisions/clk_out2
    SLICE_X30Y37         FDRE                                         r  my_collisions/rgb_out_reg[9]/C
                         clock pessimism              0.492    23.937    
                         clock uncertainty           -0.087    23.850    
    SLICE_X30Y37         FDRE (Setup_fdre_C_D)        0.079    23.929    my_collisions/rgb_out_reg[9]
  -------------------------------------------------------------------
                         required time                         23.929    
                         arrival time                         -13.475    
  -------------------------------------------------------------------
                         slack                                 10.455    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 myClk/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            myClk/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.327    myClk/inst/clk_out2_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  myClk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    myClk/inst/clk_out2_clk_wiz_0_en_clk
    SLICE_X35Y46         FDCE                                         r  myClk/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.894 r  myClk/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.838    myClk/inst/seq_reg2[0]
    SLICE_X35Y46         FDCE                                         r  myClk/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.841    myClk/inst/clk_out2_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  myClk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    myClk/inst/clk_out2_clk_wiz_0_en_clk
    SLICE_X35Y46         FDCE                                         r  myClk/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X35Y46         FDCE (Hold_fdce_C_D)         0.075    -0.960    myClk/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.960    
                         arrival time                          -0.838    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 my_timing/hcount_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_timing/hsync_out_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.254ns (52.584%)  route 0.229ns (47.416%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  myClk/inst/clkout2_buf/O
                         net (fo=208, routed)         0.558    -0.623    my_timing/clk_out2
    SLICE_X34Y35         FDCE                                         r  my_timing/hcount_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDCE (Prop_fdce_C_Q)         0.164    -0.459 r  my_timing/hcount_out_reg[6]/Q
                         net (fo=15, routed)          0.171    -0.288    my_timing/vga_bus[-2][17]
    SLICE_X36Y35         LUT6 (Prop_lut6_I3_O)        0.045    -0.243 r  my_timing/hsync_out_i_2/O
                         net (fo=1, routed)           0.058    -0.185    my_timing/hsync_out_i_2_n_0
    SLICE_X36Y35         LUT6 (Prop_lut6_I2_O)        0.045    -0.140 r  my_timing/hsync_out_i_1/O
                         net (fo=1, routed)           0.000    -0.140    my_timing/hsync_out_i_1_n_0
    SLICE_X36Y35         FDCE                                         r  my_timing/hsync_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  myClk/inst/clkout2_buf/O
                         net (fo=208, routed)         0.827    -0.863    my_timing/clk_out2
    SLICE_X36Y35         FDCE                                         r  my_timing/hsync_out_reg/C
                         clock pessimism              0.503    -0.359    
    SLICE_X36Y35         FDCE (Hold_fdce_C_D)         0.092    -0.267    my_timing/hsync_out_reg
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 my_timing/vcount_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_gremlins/vcount_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.141ns (28.629%)  route 0.352ns (71.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  myClk/inst/clkout2_buf/O
                         net (fo=208, routed)         0.559    -0.622    my_timing/clk_out2
    SLICE_X32Y36         FDCE                                         r  my_timing/vcount_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  my_timing/vcount_out_reg[7]/Q
                         net (fo=13, routed)          0.352    -0.130    my_gremlins/vga_bus[-2][7]
    SLICE_X38Y36         FDRE                                         r  my_gremlins/vcount_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  myClk/inst/clkout2_buf/O
                         net (fo=208, routed)         0.827    -0.863    my_gremlins/clk_out2
    SLICE_X38Y36         FDRE                                         r  my_gremlins/vcount_out_reg[7]/C
                         clock pessimism              0.503    -0.359    
    SLICE_X38Y36         FDRE (Hold_fdre_C_D)         0.085    -0.274    my_gremlins/vcount_out_reg[7]
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 my_timing/hsync_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_collisions/hsync_out_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.141ns (26.629%)  route 0.388ns (73.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  myClk/inst/clkout2_buf/O
                         net (fo=208, routed)         0.559    -0.622    my_timing/clk_out2
    SLICE_X36Y35         FDCE                                         r  my_timing/hsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  my_timing/hsync_out_reg/Q
                         net (fo=2, routed)           0.388    -0.093    my_collisions/vga_bus[-2][0]
    SLICE_X30Y34         SRL16E                                       r  my_collisions/hsync_out_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  myClk/inst/clkout2_buf/O
                         net (fo=208, routed)         0.826    -0.864    my_collisions/clk_out2
    SLICE_X30Y34         SRL16E                                       r  my_collisions/hsync_out_reg_srl2/CLK
                         clock pessimism              0.503    -0.360    
    SLICE_X30Y34         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.243    my_collisions/hsync_out_reg_srl2
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 my_timing/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_gremlins/vcount_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.128ns (29.132%)  route 0.311ns (70.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  myClk/inst/clkout2_buf/O
                         net (fo=208, routed)         0.559    -0.622    my_timing/clk_out2
    SLICE_X33Y34         FDCE                                         r  my_timing/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDCE (Prop_fdce_C_Q)         0.128    -0.494 r  my_timing/vcount_out_reg[1]/Q
                         net (fo=13, routed)          0.311    -0.183    my_gremlins/vga_bus[-2][1]
    SLICE_X37Y36         FDRE                                         r  my_gremlins/vcount_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  myClk/inst/clkout2_buf/O
                         net (fo=208, routed)         0.827    -0.863    my_gremlins/clk_out2
    SLICE_X37Y36         FDRE                                         r  my_gremlins/vcount_out_reg[1]/C
                         clock pessimism              0.503    -0.359    
    SLICE_X37Y36         FDRE (Hold_fdre_C_D)         0.017    -0.342    my_gremlins/vcount_out_reg[1]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 my_gremlins/my_gremlin0/n_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_gremlins/my_gremlin0/n_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.618%)  route 0.085ns (31.382%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  myClk/inst/clkout2_buf/O
                         net (fo=208, routed)         0.562    -0.619    my_gremlins/my_gremlin0/clk_out2
    SLICE_X48Y36         FDSE                                         r  my_gremlins/my_gremlin0/n_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y36         FDSE (Prop_fdse_C_Q)         0.141    -0.478 r  my_gremlins/my_gremlin0/n_reg[2]/Q
                         net (fo=8, routed)           0.085    -0.393    my_gremlins/my_gremlin0/n[2]
    SLICE_X49Y36         LUT6 (Prop_lut6_I3_O)        0.045    -0.348 r  my_gremlins/my_gremlin0/n[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.348    my_gremlins/my_gremlin0/p_1_in[6]
    SLICE_X49Y36         FDRE                                         r  my_gremlins/my_gremlin0/n_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  myClk/inst/clkout2_buf/O
                         net (fo=208, routed)         0.831    -0.859    my_gremlins/my_gremlin0/clk_out2
    SLICE_X49Y36         FDRE                                         r  my_gremlins/my_gremlin0/n_reg[6]/C
                         clock pessimism              0.252    -0.606    
    SLICE_X49Y36         FDRE (Hold_fdre_C_D)         0.092    -0.514    my_gremlins/my_gremlin0/n_reg[6]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 my_timing/vcount_out_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_gremlins/vcount_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.128ns (28.108%)  route 0.327ns (71.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  myClk/inst/clkout2_buf/O
                         net (fo=208, routed)         0.559    -0.622    my_timing/clk_out2
    SLICE_X32Y36         FDCE                                         r  my_timing/vcount_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDCE (Prop_fdce_C_Q)         0.128    -0.494 r  my_timing/vcount_out_reg[8]/Q
                         net (fo=12, routed)          0.327    -0.167    my_gremlins/vga_bus[-2][8]
    SLICE_X37Y36         FDRE                                         r  my_gremlins/vcount_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  myClk/inst/clkout2_buf/O
                         net (fo=208, routed)         0.827    -0.863    my_gremlins/clk_out2
    SLICE_X37Y36         FDRE                                         r  my_gremlins/vcount_out_reg[8]/C
                         clock pessimism              0.503    -0.359    
    SLICE_X37Y36         FDRE (Hold_fdre_C_D)         0.016    -0.343    my_gremlins/vcount_out_reg[8]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 myClk/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            myClk/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.327    myClk/inst/clk_out2_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  myClk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    myClk/inst/clk_out2_clk_wiz_0_en_clk
    SLICE_X35Y46         FDCE                                         r  myClk/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.907 r  myClk/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.852    myClk/inst/seq_reg2[6]
    SLICE_X35Y46         FDCE                                         r  myClk/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.841    myClk/inst/clk_out2_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  myClk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    myClk/inst/clk_out2_clk_wiz_0_en_clk
    SLICE_X35Y46         FDCE                                         r  myClk/inst/seq_reg2_reg[7]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X35Y46         FDCE (Hold_fdce_C_D)        -0.006    -1.041    myClk/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                          1.041    
                         arrival time                          -0.852    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 my_timing/vcount_out_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_gremlins/vcount_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.141ns (26.095%)  route 0.399ns (73.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  myClk/inst/clkout2_buf/O
                         net (fo=208, routed)         0.560    -0.621    my_timing/clk_out2
    SLICE_X33Y37         FDCE                                         r  my_timing/vcount_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.480 r  my_timing/vcount_out_reg[10]/Q
                         net (fo=7, routed)           0.399    -0.081    my_gremlins/vga_bus[-2][10]
    SLICE_X38Y36         FDRE                                         r  my_gremlins/vcount_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  myClk/inst/clkout2_buf/O
                         net (fo=208, routed)         0.827    -0.863    my_gremlins/clk_out2
    SLICE_X38Y36         FDRE                                         r  my_gremlins/vcount_out_reg[10]/C
                         clock pessimism              0.503    -0.359    
    SLICE_X38Y36         FDRE (Hold_fdre_C_D)         0.089    -0.270    my_gremlins/vcount_out_reg[10]
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 my_gremlins/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_collisions/vsync_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.141ns (27.734%)  route 0.367ns (72.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  myClk/inst/clkout2_buf/O
                         net (fo=208, routed)         0.563    -0.618    my_gremlins/clk_out2
    SLICE_X37Y43         FDRE                                         r  my_gremlins/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  my_gremlins/vsync_out_reg/Q
                         net (fo=23, routed)          0.367    -0.110    my_collisions/vga_bus[-1][22]
    SLICE_X30Y39         FDRE                                         r  my_collisions/vsync_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  myClk/inst/clkout2_buf/O
                         net (fo=208, routed)         0.830    -0.860    my_collisions/clk_out2
    SLICE_X30Y39         FDRE                                         r  my_collisions/vsync_out_reg/C
                         clock pessimism              0.503    -0.356    
    SLICE_X30Y39         FDRE (Hold_fdre_C_D)         0.052    -0.304    my_collisions/vsync_out_reg
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.194    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { myClk/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         25.000      22.845     BUFGCTRL_X0Y0    myClk/inst/clkout2_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         25.000      22.845     BUFHCE_X0Y0      myClk/inst/clkout2_buf_en/I
Min Period        n/a     ODDR/C              n/a            1.474         25.000      23.526     OLOGIC_X1Y93     pclk_oddr/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDSE/C              n/a            1.000         25.000      24.000     SLICE_X43Y31     my_gremlins/my_gremlin0/m_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X44Y32     my_gremlins/my_gremlin0/m_reg[4]/C
Min Period        n/a     FDSE/C              n/a            1.000         25.000      24.000     SLICE_X44Y32     my_gremlins/my_gremlin0/m_reg[5]/C
Min Period        n/a     FDSE/C              n/a            1.000         25.000      24.000     SLICE_X44Y32     my_gremlins/my_gremlin0/m_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X42Y32     my_gremlins/my_gremlin0/m_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X42Y31     my_gremlins/my_gremlin0/m_reg[8]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X30Y34     my_collisions/hsync_out_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X30Y34     my_collisions/hsync_out_reg_srl2/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y35      b_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y35      b_reg[3]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y35      b_reg[3]_lopt_replica_2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y35      b_reg[3]_lopt_replica_3/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         12.500      12.000     SLICE_X43Y31     my_gremlins/my_gremlin0/m_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X44Y32     my_gremlins/my_gremlin0/m_reg[4]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         12.500      12.000     SLICE_X44Y32     my_gremlins/my_gremlin0/m_reg[5]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         12.500      12.000     SLICE_X44Y32     my_gremlins/my_gremlin0/m_reg[6]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X30Y34     my_collisions/hsync_out_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X30Y34     my_collisions/hsync_out_reg_srl2/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X44Y32     my_gremlins/my_gremlin0/m_reg[4]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         12.500      12.000     SLICE_X44Y32     my_gremlins/my_gremlin0/m_reg[5]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         12.500      12.000     SLICE_X44Y32     my_gremlins/my_gremlin0/m_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X42Y32     my_gremlins/my_gremlin0/m_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X31Y37     my_collisions/hblnk_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X47Y43     my_collisions/hcount_out_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X46Y43     my_collisions/hcount_out_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X46Y43     my_collisions/hcount_out_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { myClk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    myClk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKFBOUT



