
RobonAUT-control.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e0f4  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006b0  0800e2c8  0800e2c8  0001e2c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e978  0800e978  00020230  2**0
                  CONTENTS
  4 .ARM          00000008  0800e978  0800e978  0001e978  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e980  0800e980  00020230  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e980  0800e980  0001e980  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800e984  0800e984  0001e984  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000230  20000000  0800e988  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000778  20000230  0800ebb8  00020230  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200009a8  0800ebb8  000209a8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020230  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017be6  00000000  00000000  00020260  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000037ae  00000000  00000000  00037e46  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001280  00000000  00000000  0003b5f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001118  00000000  00000000  0003c878  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002625c  00000000  00000000  0003d990  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018876  00000000  00000000  00063bec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e1204  00000000  00000000  0007c462  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0015d666  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005ff0  00000000  00000000  0015d6b8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000230 	.word	0x20000230
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800e2ac 	.word	0x0800e2ac

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000234 	.word	0x20000234
 800020c:	0800e2ac 	.word	0x0800e2ac

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b974 	b.w	8000f88 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9d08      	ldr	r5, [sp, #32]
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	468e      	mov	lr, r1
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d14d      	bne.n	8000d62 <__udivmoddi4+0xaa>
 8000cc6:	428a      	cmp	r2, r1
 8000cc8:	4694      	mov	ip, r2
 8000cca:	d969      	bls.n	8000da0 <__udivmoddi4+0xe8>
 8000ccc:	fab2 f282 	clz	r2, r2
 8000cd0:	b152      	cbz	r2, 8000ce8 <__udivmoddi4+0x30>
 8000cd2:	fa01 f302 	lsl.w	r3, r1, r2
 8000cd6:	f1c2 0120 	rsb	r1, r2, #32
 8000cda:	fa20 f101 	lsr.w	r1, r0, r1
 8000cde:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ce2:	ea41 0e03 	orr.w	lr, r1, r3
 8000ce6:	4094      	lsls	r4, r2
 8000ce8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cec:	0c21      	lsrs	r1, r4, #16
 8000cee:	fbbe f6f8 	udiv	r6, lr, r8
 8000cf2:	fa1f f78c 	uxth.w	r7, ip
 8000cf6:	fb08 e316 	mls	r3, r8, r6, lr
 8000cfa:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000cfe:	fb06 f107 	mul.w	r1, r6, r7
 8000d02:	4299      	cmp	r1, r3
 8000d04:	d90a      	bls.n	8000d1c <__udivmoddi4+0x64>
 8000d06:	eb1c 0303 	adds.w	r3, ip, r3
 8000d0a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d0e:	f080 811f 	bcs.w	8000f50 <__udivmoddi4+0x298>
 8000d12:	4299      	cmp	r1, r3
 8000d14:	f240 811c 	bls.w	8000f50 <__udivmoddi4+0x298>
 8000d18:	3e02      	subs	r6, #2
 8000d1a:	4463      	add	r3, ip
 8000d1c:	1a5b      	subs	r3, r3, r1
 8000d1e:	b2a4      	uxth	r4, r4
 8000d20:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d24:	fb08 3310 	mls	r3, r8, r0, r3
 8000d28:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d2c:	fb00 f707 	mul.w	r7, r0, r7
 8000d30:	42a7      	cmp	r7, r4
 8000d32:	d90a      	bls.n	8000d4a <__udivmoddi4+0x92>
 8000d34:	eb1c 0404 	adds.w	r4, ip, r4
 8000d38:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d3c:	f080 810a 	bcs.w	8000f54 <__udivmoddi4+0x29c>
 8000d40:	42a7      	cmp	r7, r4
 8000d42:	f240 8107 	bls.w	8000f54 <__udivmoddi4+0x29c>
 8000d46:	4464      	add	r4, ip
 8000d48:	3802      	subs	r0, #2
 8000d4a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d4e:	1be4      	subs	r4, r4, r7
 8000d50:	2600      	movs	r6, #0
 8000d52:	b11d      	cbz	r5, 8000d5c <__udivmoddi4+0xa4>
 8000d54:	40d4      	lsrs	r4, r2
 8000d56:	2300      	movs	r3, #0
 8000d58:	e9c5 4300 	strd	r4, r3, [r5]
 8000d5c:	4631      	mov	r1, r6
 8000d5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d62:	428b      	cmp	r3, r1
 8000d64:	d909      	bls.n	8000d7a <__udivmoddi4+0xc2>
 8000d66:	2d00      	cmp	r5, #0
 8000d68:	f000 80ef 	beq.w	8000f4a <__udivmoddi4+0x292>
 8000d6c:	2600      	movs	r6, #0
 8000d6e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d72:	4630      	mov	r0, r6
 8000d74:	4631      	mov	r1, r6
 8000d76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d7a:	fab3 f683 	clz	r6, r3
 8000d7e:	2e00      	cmp	r6, #0
 8000d80:	d14a      	bne.n	8000e18 <__udivmoddi4+0x160>
 8000d82:	428b      	cmp	r3, r1
 8000d84:	d302      	bcc.n	8000d8c <__udivmoddi4+0xd4>
 8000d86:	4282      	cmp	r2, r0
 8000d88:	f200 80f9 	bhi.w	8000f7e <__udivmoddi4+0x2c6>
 8000d8c:	1a84      	subs	r4, r0, r2
 8000d8e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d92:	2001      	movs	r0, #1
 8000d94:	469e      	mov	lr, r3
 8000d96:	2d00      	cmp	r5, #0
 8000d98:	d0e0      	beq.n	8000d5c <__udivmoddi4+0xa4>
 8000d9a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d9e:	e7dd      	b.n	8000d5c <__udivmoddi4+0xa4>
 8000da0:	b902      	cbnz	r2, 8000da4 <__udivmoddi4+0xec>
 8000da2:	deff      	udf	#255	; 0xff
 8000da4:	fab2 f282 	clz	r2, r2
 8000da8:	2a00      	cmp	r2, #0
 8000daa:	f040 8092 	bne.w	8000ed2 <__udivmoddi4+0x21a>
 8000dae:	eba1 010c 	sub.w	r1, r1, ip
 8000db2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000db6:	fa1f fe8c 	uxth.w	lr, ip
 8000dba:	2601      	movs	r6, #1
 8000dbc:	0c20      	lsrs	r0, r4, #16
 8000dbe:	fbb1 f3f7 	udiv	r3, r1, r7
 8000dc2:	fb07 1113 	mls	r1, r7, r3, r1
 8000dc6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dca:	fb0e f003 	mul.w	r0, lr, r3
 8000dce:	4288      	cmp	r0, r1
 8000dd0:	d908      	bls.n	8000de4 <__udivmoddi4+0x12c>
 8000dd2:	eb1c 0101 	adds.w	r1, ip, r1
 8000dd6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000dda:	d202      	bcs.n	8000de2 <__udivmoddi4+0x12a>
 8000ddc:	4288      	cmp	r0, r1
 8000dde:	f200 80cb 	bhi.w	8000f78 <__udivmoddi4+0x2c0>
 8000de2:	4643      	mov	r3, r8
 8000de4:	1a09      	subs	r1, r1, r0
 8000de6:	b2a4      	uxth	r4, r4
 8000de8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dec:	fb07 1110 	mls	r1, r7, r0, r1
 8000df0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000df4:	fb0e fe00 	mul.w	lr, lr, r0
 8000df8:	45a6      	cmp	lr, r4
 8000dfa:	d908      	bls.n	8000e0e <__udivmoddi4+0x156>
 8000dfc:	eb1c 0404 	adds.w	r4, ip, r4
 8000e00:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e04:	d202      	bcs.n	8000e0c <__udivmoddi4+0x154>
 8000e06:	45a6      	cmp	lr, r4
 8000e08:	f200 80bb 	bhi.w	8000f82 <__udivmoddi4+0x2ca>
 8000e0c:	4608      	mov	r0, r1
 8000e0e:	eba4 040e 	sub.w	r4, r4, lr
 8000e12:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e16:	e79c      	b.n	8000d52 <__udivmoddi4+0x9a>
 8000e18:	f1c6 0720 	rsb	r7, r6, #32
 8000e1c:	40b3      	lsls	r3, r6
 8000e1e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e22:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e26:	fa20 f407 	lsr.w	r4, r0, r7
 8000e2a:	fa01 f306 	lsl.w	r3, r1, r6
 8000e2e:	431c      	orrs	r4, r3
 8000e30:	40f9      	lsrs	r1, r7
 8000e32:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e36:	fa00 f306 	lsl.w	r3, r0, r6
 8000e3a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e3e:	0c20      	lsrs	r0, r4, #16
 8000e40:	fa1f fe8c 	uxth.w	lr, ip
 8000e44:	fb09 1118 	mls	r1, r9, r8, r1
 8000e48:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e4c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e50:	4288      	cmp	r0, r1
 8000e52:	fa02 f206 	lsl.w	r2, r2, r6
 8000e56:	d90b      	bls.n	8000e70 <__udivmoddi4+0x1b8>
 8000e58:	eb1c 0101 	adds.w	r1, ip, r1
 8000e5c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e60:	f080 8088 	bcs.w	8000f74 <__udivmoddi4+0x2bc>
 8000e64:	4288      	cmp	r0, r1
 8000e66:	f240 8085 	bls.w	8000f74 <__udivmoddi4+0x2bc>
 8000e6a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e6e:	4461      	add	r1, ip
 8000e70:	1a09      	subs	r1, r1, r0
 8000e72:	b2a4      	uxth	r4, r4
 8000e74:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e78:	fb09 1110 	mls	r1, r9, r0, r1
 8000e7c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e80:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e84:	458e      	cmp	lr, r1
 8000e86:	d908      	bls.n	8000e9a <__udivmoddi4+0x1e2>
 8000e88:	eb1c 0101 	adds.w	r1, ip, r1
 8000e8c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e90:	d26c      	bcs.n	8000f6c <__udivmoddi4+0x2b4>
 8000e92:	458e      	cmp	lr, r1
 8000e94:	d96a      	bls.n	8000f6c <__udivmoddi4+0x2b4>
 8000e96:	3802      	subs	r0, #2
 8000e98:	4461      	add	r1, ip
 8000e9a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e9e:	fba0 9402 	umull	r9, r4, r0, r2
 8000ea2:	eba1 010e 	sub.w	r1, r1, lr
 8000ea6:	42a1      	cmp	r1, r4
 8000ea8:	46c8      	mov	r8, r9
 8000eaa:	46a6      	mov	lr, r4
 8000eac:	d356      	bcc.n	8000f5c <__udivmoddi4+0x2a4>
 8000eae:	d053      	beq.n	8000f58 <__udivmoddi4+0x2a0>
 8000eb0:	b15d      	cbz	r5, 8000eca <__udivmoddi4+0x212>
 8000eb2:	ebb3 0208 	subs.w	r2, r3, r8
 8000eb6:	eb61 010e 	sbc.w	r1, r1, lr
 8000eba:	fa01 f707 	lsl.w	r7, r1, r7
 8000ebe:	fa22 f306 	lsr.w	r3, r2, r6
 8000ec2:	40f1      	lsrs	r1, r6
 8000ec4:	431f      	orrs	r7, r3
 8000ec6:	e9c5 7100 	strd	r7, r1, [r5]
 8000eca:	2600      	movs	r6, #0
 8000ecc:	4631      	mov	r1, r6
 8000ece:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ed2:	f1c2 0320 	rsb	r3, r2, #32
 8000ed6:	40d8      	lsrs	r0, r3
 8000ed8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000edc:	fa21 f303 	lsr.w	r3, r1, r3
 8000ee0:	4091      	lsls	r1, r2
 8000ee2:	4301      	orrs	r1, r0
 8000ee4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ee8:	fa1f fe8c 	uxth.w	lr, ip
 8000eec:	fbb3 f0f7 	udiv	r0, r3, r7
 8000ef0:	fb07 3610 	mls	r6, r7, r0, r3
 8000ef4:	0c0b      	lsrs	r3, r1, #16
 8000ef6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000efa:	fb00 f60e 	mul.w	r6, r0, lr
 8000efe:	429e      	cmp	r6, r3
 8000f00:	fa04 f402 	lsl.w	r4, r4, r2
 8000f04:	d908      	bls.n	8000f18 <__udivmoddi4+0x260>
 8000f06:	eb1c 0303 	adds.w	r3, ip, r3
 8000f0a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f0e:	d22f      	bcs.n	8000f70 <__udivmoddi4+0x2b8>
 8000f10:	429e      	cmp	r6, r3
 8000f12:	d92d      	bls.n	8000f70 <__udivmoddi4+0x2b8>
 8000f14:	3802      	subs	r0, #2
 8000f16:	4463      	add	r3, ip
 8000f18:	1b9b      	subs	r3, r3, r6
 8000f1a:	b289      	uxth	r1, r1
 8000f1c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f20:	fb07 3316 	mls	r3, r7, r6, r3
 8000f24:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f28:	fb06 f30e 	mul.w	r3, r6, lr
 8000f2c:	428b      	cmp	r3, r1
 8000f2e:	d908      	bls.n	8000f42 <__udivmoddi4+0x28a>
 8000f30:	eb1c 0101 	adds.w	r1, ip, r1
 8000f34:	f106 38ff 	add.w	r8, r6, #4294967295
 8000f38:	d216      	bcs.n	8000f68 <__udivmoddi4+0x2b0>
 8000f3a:	428b      	cmp	r3, r1
 8000f3c:	d914      	bls.n	8000f68 <__udivmoddi4+0x2b0>
 8000f3e:	3e02      	subs	r6, #2
 8000f40:	4461      	add	r1, ip
 8000f42:	1ac9      	subs	r1, r1, r3
 8000f44:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f48:	e738      	b.n	8000dbc <__udivmoddi4+0x104>
 8000f4a:	462e      	mov	r6, r5
 8000f4c:	4628      	mov	r0, r5
 8000f4e:	e705      	b.n	8000d5c <__udivmoddi4+0xa4>
 8000f50:	4606      	mov	r6, r0
 8000f52:	e6e3      	b.n	8000d1c <__udivmoddi4+0x64>
 8000f54:	4618      	mov	r0, r3
 8000f56:	e6f8      	b.n	8000d4a <__udivmoddi4+0x92>
 8000f58:	454b      	cmp	r3, r9
 8000f5a:	d2a9      	bcs.n	8000eb0 <__udivmoddi4+0x1f8>
 8000f5c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f60:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f64:	3801      	subs	r0, #1
 8000f66:	e7a3      	b.n	8000eb0 <__udivmoddi4+0x1f8>
 8000f68:	4646      	mov	r6, r8
 8000f6a:	e7ea      	b.n	8000f42 <__udivmoddi4+0x28a>
 8000f6c:	4620      	mov	r0, r4
 8000f6e:	e794      	b.n	8000e9a <__udivmoddi4+0x1e2>
 8000f70:	4640      	mov	r0, r8
 8000f72:	e7d1      	b.n	8000f18 <__udivmoddi4+0x260>
 8000f74:	46d0      	mov	r8, sl
 8000f76:	e77b      	b.n	8000e70 <__udivmoddi4+0x1b8>
 8000f78:	3b02      	subs	r3, #2
 8000f7a:	4461      	add	r1, ip
 8000f7c:	e732      	b.n	8000de4 <__udivmoddi4+0x12c>
 8000f7e:	4630      	mov	r0, r6
 8000f80:	e709      	b.n	8000d96 <__udivmoddi4+0xde>
 8000f82:	4464      	add	r4, ip
 8000f84:	3802      	subs	r0, #2
 8000f86:	e742      	b.n	8000e0e <__udivmoddi4+0x156>

08000f88 <__aeabi_idiv0>:
 8000f88:	4770      	bx	lr
 8000f8a:	bf00      	nop

08000f8c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f8c:	b480      	push	{r7}
 8000f8e:	b083      	sub	sp, #12
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	4603      	mov	r3, r0
 8000f94:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	db0b      	blt.n	8000fb6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f9e:	79fb      	ldrb	r3, [r7, #7]
 8000fa0:	f003 021f 	and.w	r2, r3, #31
 8000fa4:	4907      	ldr	r1, [pc, #28]	; (8000fc4 <__NVIC_EnableIRQ+0x38>)
 8000fa6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000faa:	095b      	lsrs	r3, r3, #5
 8000fac:	2001      	movs	r0, #1
 8000fae:	fa00 f202 	lsl.w	r2, r0, r2
 8000fb2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000fb6:	bf00      	nop
 8000fb8:	370c      	adds	r7, #12
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc0:	4770      	bx	lr
 8000fc2:	bf00      	nop
 8000fc4:	e000e100 	.word	0xe000e100

08000fc8 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8000fc8:	b480      	push	{r7}
 8000fca:	b083      	sub	sp, #12
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	4603      	mov	r3, r0
 8000fd0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000fd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	db12      	blt.n	8001000 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000fda:	79fb      	ldrb	r3, [r7, #7]
 8000fdc:	f003 021f 	and.w	r2, r3, #31
 8000fe0:	490a      	ldr	r1, [pc, #40]	; (800100c <__NVIC_DisableIRQ+0x44>)
 8000fe2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fe6:	095b      	lsrs	r3, r3, #5
 8000fe8:	2001      	movs	r0, #1
 8000fea:	fa00 f202 	lsl.w	r2, r0, r2
 8000fee:	3320      	adds	r3, #32
 8000ff0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000ff4:	f3bf 8f4f 	dsb	sy
}
 8000ff8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000ffa:	f3bf 8f6f 	isb	sy
}
 8000ffe:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8001000:	bf00      	nop
 8001002:	370c      	adds	r7, #12
 8001004:	46bd      	mov	sp, r7
 8001006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100a:	4770      	bx	lr
 800100c:	e000e100 	.word	0xe000e100

08001010 <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8001010:	b480      	push	{r7}
 8001012:	b083      	sub	sp, #12
 8001014:	af00      	add	r7, sp, #0
 8001016:	4603      	mov	r3, r0
 8001018:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800101a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800101e:	2b00      	cmp	r3, #0
 8001020:	db0c      	blt.n	800103c <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001022:	79fb      	ldrb	r3, [r7, #7]
 8001024:	f003 021f 	and.w	r2, r3, #31
 8001028:	4907      	ldr	r1, [pc, #28]	; (8001048 <__NVIC_ClearPendingIRQ+0x38>)
 800102a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800102e:	095b      	lsrs	r3, r3, #5
 8001030:	2001      	movs	r0, #1
 8001032:	fa00 f202 	lsl.w	r2, r0, r2
 8001036:	3360      	adds	r3, #96	; 0x60
 8001038:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800103c:	bf00      	nop
 800103e:	370c      	adds	r7, #12
 8001040:	46bd      	mov	sp, r7
 8001042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001046:	4770      	bx	lr
 8001048:	e000e100 	.word	0xe000e100

0800104c <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 800104c:	b480      	push	{r7}
 800104e:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8001050:	f3bf 8f4f 	dsb	sy
}
 8001054:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8001056:	4b06      	ldr	r3, [pc, #24]	; (8001070 <__NVIC_SystemReset+0x24>)
 8001058:	68db      	ldr	r3, [r3, #12]
 800105a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800105e:	4904      	ldr	r1, [pc, #16]	; (8001070 <__NVIC_SystemReset+0x24>)
 8001060:	4b04      	ldr	r3, [pc, #16]	; (8001074 <__NVIC_SystemReset+0x28>)
 8001062:	4313      	orrs	r3, r2
 8001064:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8001066:	f3bf 8f4f 	dsb	sy
}
 800106a:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 800106c:	bf00      	nop
 800106e:	e7fd      	b.n	800106c <__NVIC_SystemReset+0x20>
 8001070:	e000ed00 	.word	0xe000ed00
 8001074:	05fa0004 	.word	0x05fa0004

08001078 <F4_Basic_Init>:
volatile uint8_t fromPC[1];
uint8_t mode;
float v_ref; //mm/s

void F4_Basic_Init(UART_HandleTypeDef *huart_debugg,TIM_HandleTypeDef *htim_scheduler,TIM_HandleTypeDef *htim_motor,TIM_HandleTypeDef *htim_servo1,TIM_HandleTypeDef *htim_servo2, TIM_HandleTypeDef *htim_encoder)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	b08e      	sub	sp, #56	; 0x38
 800107c:	af00      	add	r7, sp, #0
 800107e:	60f8      	str	r0, [r7, #12]
 8001080:	60b9      	str	r1, [r7, #8]
 8001082:	607a      	str	r2, [r7, #4]
 8001084:	603b      	str	r3, [r7, #0]
	char buf[40];
	LED_R(0);
 8001086:	2201      	movs	r2, #1
 8001088:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800108c:	4842      	ldr	r0, [pc, #264]	; (8001198 <F4_Basic_Init+0x120>)
 800108e:	f005 f91b 	bl	80062c8 <HAL_GPIO_WritePin>
	LED_B(0);
 8001092:	2201      	movs	r2, #1
 8001094:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001098:	483f      	ldr	r0, [pc, #252]	; (8001198 <F4_Basic_Init+0x120>)
 800109a:	f005 f915 	bl	80062c8 <HAL_GPIO_WritePin>
	LED_G(0);
 800109e:	2201      	movs	r2, #1
 80010a0:	2102      	movs	r1, #2
 80010a2:	483d      	ldr	r0, [pc, #244]	; (8001198 <F4_Basic_Init+0x120>)
 80010a4:	f005 f910 	bl	80062c8 <HAL_GPIO_WritePin>
	LED_Y(0);
 80010a8:	2201      	movs	r2, #1
 80010aa:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80010ae:	483a      	ldr	r0, [pc, #232]	; (8001198 <F4_Basic_Init+0x120>)
 80010b0:	f005 f90a 	bl	80062c8 <HAL_GPIO_WritePin>
	LED_NUCLEO(0);
 80010b4:	2200      	movs	r2, #0
 80010b6:	2120      	movs	r1, #32
 80010b8:	4838      	ldr	r0, [pc, #224]	; (800119c <F4_Basic_Init+0x124>)
 80010ba:	f005 f905 	bl	80062c8 <HAL_GPIO_WritePin>
	sprintf(buf,"\r\nRobonAUT 2023 Bit Bangers F4\r\n");// a buff tmb-be belerom (stringprint) a string-emet. 1 karakter = 1 byte = 1 tmbelem
 80010be:	f107 0310 	add.w	r3, r7, #16
 80010c2:	4937      	ldr	r1, [pc, #220]	; (80011a0 <F4_Basic_Init+0x128>)
 80010c4:	4618      	mov	r0, r3
 80010c6:	f009 fc2b 	bl	800a920 <siprintf>
	HAL_UART_Transmit(huart_debugg,(uint8_t*) buf, strlen(buf), 100);// A UART2-n (ide van ktve a programoz) kikldm a buf karaktertmbt (string) s maximum 10-ms -ot vrok hogy ezt elvgezze a perifria
 80010ca:	f107 0310 	add.w	r3, r7, #16
 80010ce:	4618      	mov	r0, r3
 80010d0:	f7ff f89e 	bl	8000210 <strlen>
 80010d4:	4603      	mov	r3, r0
 80010d6:	b29a      	uxth	r2, r3
 80010d8:	f107 0110 	add.w	r1, r7, #16
 80010dc:	2364      	movs	r3, #100	; 0x64
 80010de:	68f8      	ldr	r0, [r7, #12]
 80010e0:	f007 feb5 	bl	8008e4e <HAL_UART_Transmit>

	//MotorEnable engedlyezse
	motorEnRemote=0;//csak akkor ha megnyomtuk a ravaszt
 80010e4:	4b2f      	ldr	r3, [pc, #188]	; (80011a4 <F4_Basic_Init+0x12c>)
 80010e6:	2200      	movs	r2, #0
 80010e8:	701a      	strb	r2, [r3, #0]
	motorEnLineOk=1;
 80010ea:	4b2f      	ldr	r3, [pc, #188]	; (80011a8 <F4_Basic_Init+0x130>)
 80010ec:	2201      	movs	r2, #1
 80010ee:	701a      	strb	r2, [r3, #0]

	NVIC_ClearPendingIRQ(On_Board_Button_EXTI_IRQn);
 80010f0:	2028      	movs	r0, #40	; 0x28
 80010f2:	f7ff ff8d 	bl	8001010 <__NVIC_ClearPendingIRQ>
	swState[0] = swState[1] = 0;
 80010f6:	4b2d      	ldr	r3, [pc, #180]	; (80011ac <F4_Basic_Init+0x134>)
 80010f8:	2200      	movs	r2, #0
 80010fa:	705a      	strb	r2, [r3, #1]
 80010fc:	4b2b      	ldr	r3, [pc, #172]	; (80011ac <F4_Basic_Init+0x134>)
 80010fe:	785a      	ldrb	r2, [r3, #1]
 8001100:	4b2a      	ldr	r3, [pc, #168]	; (80011ac <F4_Basic_Init+0x134>)
 8001102:	701a      	strb	r2, [r3, #0]
	bFlag[0] = bFlag[1] = bFlag[2] = 0;
 8001104:	2200      	movs	r2, #0
 8001106:	4b2a      	ldr	r3, [pc, #168]	; (80011b0 <F4_Basic_Init+0x138>)
 8001108:	4611      	mov	r1, r2
 800110a:	7099      	strb	r1, [r3, #2]
 800110c:	4b28      	ldr	r3, [pc, #160]	; (80011b0 <F4_Basic_Init+0x138>)
 800110e:	4611      	mov	r1, r2
 8001110:	7059      	strb	r1, [r3, #1]
 8001112:	4b27      	ldr	r3, [pc, #156]	; (80011b0 <F4_Basic_Init+0x138>)
 8001114:	701a      	strb	r2, [r3, #0]
	fromPC[1]=150;
 8001116:	4b27      	ldr	r3, [pc, #156]	; (80011b4 <F4_Basic_Init+0x13c>)
 8001118:	2296      	movs	r2, #150	; 0x96
 800111a:	705a      	strb	r2, [r3, #1]
	mode=SKILL;
 800111c:	4b26      	ldr	r3, [pc, #152]	; (80011b8 <F4_Basic_Init+0x140>)
 800111e:	2252      	movs	r2, #82	; 0x52
 8001120:	701a      	strb	r2, [r3, #0]
	v_ref = 500;
 8001122:	4b26      	ldr	r3, [pc, #152]	; (80011bc <F4_Basic_Init+0x144>)
 8001124:	4a26      	ldr	r2, [pc, #152]	; (80011c0 <F4_Basic_Init+0x148>)
 8001126:	601a      	str	r2, [r3, #0]
	v=0;
 8001128:	4b26      	ldr	r3, [pc, #152]	; (80011c4 <F4_Basic_Init+0x14c>)
 800112a:	f04f 0200 	mov.w	r2, #0
 800112e:	601a      	str	r2, [r3, #0]

	//timerek elindtsa
	TIM1->CCR4=680;
 8001130:	4b25      	ldr	r3, [pc, #148]	; (80011c8 <F4_Basic_Init+0x150>)
 8001132:	f44f 722a 	mov.w	r2, #680	; 0x2a8
 8001136:	641a      	str	r2, [r3, #64]	; 0x40
	TIM2->CCR1=684;
 8001138:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800113c:	f44f 722b 	mov.w	r2, #684	; 0x2ac
 8001140:	635a      	str	r2, [r3, #52]	; 0x34
	//TIM2->CCR1=684; //servot kzpre
	TIM3->CCR1=499; //0 kitltsi tnyez a motorra
 8001142:	4b22      	ldr	r3, [pc, #136]	; (80011cc <F4_Basic_Init+0x154>)
 8001144:	f240 12f3 	movw	r2, #499	; 0x1f3
 8001148:	635a      	str	r2, [r3, #52]	; 0x34
	TIM3->CCR2=499;
 800114a:	4b20      	ldr	r3, [pc, #128]	; (80011cc <F4_Basic_Init+0x154>)
 800114c:	f240 12f3 	movw	r2, #499	; 0x1f3
 8001150:	639a      	str	r2, [r3, #56]	; 0x38
	HAL_TIM_Base_Start(htim_scheduler);//heart beat timer tick start
 8001152:	68b8      	ldr	r0, [r7, #8]
 8001154:	f005 ff8c 	bl	8007070 <HAL_TIM_Base_Start>
	HAL_TIM_PWM_Start(htim_motor, TIM_CHANNEL_1);//motor PWM-ek elindtsa
 8001158:	2100      	movs	r1, #0
 800115a:	6878      	ldr	r0, [r7, #4]
 800115c:	f006 f84a 	bl	80071f4 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(htim_motor, TIM_CHANNEL_2);
 8001160:	2104      	movs	r1, #4
 8001162:	6878      	ldr	r0, [r7, #4]
 8001164:	f006 f846 	bl	80071f4 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(htim_servo1, TIM_CHANNEL_1); //servo RC pwm elindtsa
 8001168:	2100      	movs	r1, #0
 800116a:	6838      	ldr	r0, [r7, #0]
 800116c:	f006 f842 	bl	80071f4 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(htim_servo2, TIM_CHANNEL_4); //servo RC pwm elindtsa
 8001170:	210c      	movs	r1, #12
 8001172:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8001174:	f006 f83e 	bl	80071f4 <HAL_TIM_PWM_Start>
	HAL_TIM_Encoder_Start(htim_encoder,TIM_CHANNEL_ALL);
 8001178:	213c      	movs	r1, #60	; 0x3c
 800117a:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800117c:	f006 fc1c 	bl	80079b8 <HAL_TIM_Encoder_Start>

	//Ha a PC-rl kldnk vmit azt fogadjuk
	HAL_UART_Receive_IT(huart_debugg, fromPC, 1);
 8001180:	2201      	movs	r2, #1
 8001182:	490c      	ldr	r1, [pc, #48]	; (80011b4 <F4_Basic_Init+0x13c>)
 8001184:	68f8      	ldr	r0, [r7, #12]
 8001186:	f007 ff96 	bl	80090b6 <HAL_UART_Receive_IT>
	NVIC_DisableIRQ(B1_EXTI_IRQn);
 800118a:	200a      	movs	r0, #10
 800118c:	f7ff ff1c 	bl	8000fc8 <__NVIC_DisableIRQ>
}
 8001190:	bf00      	nop
 8001192:	3738      	adds	r7, #56	; 0x38
 8001194:	46bd      	mov	sp, r7
 8001196:	bd80      	pop	{r7, pc}
 8001198:	40020400 	.word	0x40020400
 800119c:	40020000 	.word	0x40020000
 80011a0:	0800e2c8 	.word	0x0800e2c8
 80011a4:	2000095c 	.word	0x2000095c
 80011a8:	2000095d 	.word	0x2000095d
 80011ac:	2000024c 	.word	0x2000024c
 80011b0:	20000250 	.word	0x20000250
 80011b4:	20000254 	.word	0x20000254
 80011b8:	20000255 	.word	0x20000255
 80011bc:	20000258 	.word	0x20000258
 80011c0:	43fa0000 	.word	0x43fa0000
 80011c4:	20000550 	.word	0x20000550
 80011c8:	40010000 	.word	0x40010000
 80011cc:	40000400 	.word	0x40000400

080011d0 <HDI_Read_Task>:


void HDI_Read_Task(TIM_HandleTypeDef *htim_servo,uint32_t tick, uint32_t period)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b084      	sub	sp, #16
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	60f8      	str	r0, [r7, #12]
 80011d8:	60b9      	str	r1, [r7, #8]
 80011da:	607a      	str	r2, [r7, #4]
	static uint32_t hdi_read_task_tick=0;
	static uint8_t b1_state=0;

	if(hdi_read_task_tick>tick) return;
 80011dc:	4b50      	ldr	r3, [pc, #320]	; (8001320 <HDI_Read_Task+0x150>)
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	68ba      	ldr	r2, [r7, #8]
 80011e2:	429a      	cmp	r2, r3
 80011e4:	f0c0 8097 	bcc.w	8001316 <HDI_Read_Task+0x146>
	hdi_read_task_tick = tick + period;
 80011e8:	68ba      	ldr	r2, [r7, #8]
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	4413      	add	r3, r2
 80011ee:	4a4c      	ldr	r2, [pc, #304]	; (8001320 <HDI_Read_Task+0x150>)
 80011f0:	6013      	str	r3, [r2, #0]

	swState[0]=SW1;
 80011f2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80011f6:	484b      	ldr	r0, [pc, #300]	; (8001324 <HDI_Read_Task+0x154>)
 80011f8:	f005 f84e 	bl	8006298 <HAL_GPIO_ReadPin>
 80011fc:	4603      	mov	r3, r0
 80011fe:	461a      	mov	r2, r3
 8001200:	4b49      	ldr	r3, [pc, #292]	; (8001328 <HDI_Read_Task+0x158>)
 8001202:	701a      	strb	r2, [r3, #0]
	swState[1]=SW2;
 8001204:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001208:	4848      	ldr	r0, [pc, #288]	; (800132c <HDI_Read_Task+0x15c>)
 800120a:	f005 f845 	bl	8006298 <HAL_GPIO_ReadPin>
 800120e:	4603      	mov	r3, r0
 8001210:	461a      	mov	r2, r3
 8001212:	4b45      	ldr	r3, [pc, #276]	; (8001328 <HDI_Read_Task+0x158>)
 8001214:	705a      	strb	r2, [r3, #1]

	if(swState[0] && mode==FAST) LED_G(1);
 8001216:	4b44      	ldr	r3, [pc, #272]	; (8001328 <HDI_Read_Task+0x158>)
 8001218:	781b      	ldrb	r3, [r3, #0]
 800121a:	2b00      	cmp	r3, #0
 800121c:	d008      	beq.n	8001230 <HDI_Read_Task+0x60>
 800121e:	4b44      	ldr	r3, [pc, #272]	; (8001330 <HDI_Read_Task+0x160>)
 8001220:	781b      	ldrb	r3, [r3, #0]
 8001222:	2b3f      	cmp	r3, #63	; 0x3f
 8001224:	d104      	bne.n	8001230 <HDI_Read_Task+0x60>
 8001226:	2200      	movs	r2, #0
 8001228:	2102      	movs	r1, #2
 800122a:	4840      	ldr	r0, [pc, #256]	; (800132c <HDI_Read_Task+0x15c>)
 800122c:	f005 f84c 	bl	80062c8 <HAL_GPIO_WritePin>
	if(!swState[0] && mode==FAST) LED_G(0);
 8001230:	4b3d      	ldr	r3, [pc, #244]	; (8001328 <HDI_Read_Task+0x158>)
 8001232:	781b      	ldrb	r3, [r3, #0]
 8001234:	2b00      	cmp	r3, #0
 8001236:	d108      	bne.n	800124a <HDI_Read_Task+0x7a>
 8001238:	4b3d      	ldr	r3, [pc, #244]	; (8001330 <HDI_Read_Task+0x160>)
 800123a:	781b      	ldrb	r3, [r3, #0]
 800123c:	2b3f      	cmp	r3, #63	; 0x3f
 800123e:	d104      	bne.n	800124a <HDI_Read_Task+0x7a>
 8001240:	2201      	movs	r2, #1
 8001242:	2102      	movs	r1, #2
 8001244:	4839      	ldr	r0, [pc, #228]	; (800132c <HDI_Read_Task+0x15c>)
 8001246:	f005 f83f 	bl	80062c8 <HAL_GPIO_WritePin>
	/*if(swState[1]) LED_B(1);
	else LED_B(0);*/

	if(bFlag[0])
 800124a:	4b3a      	ldr	r3, [pc, #232]	; (8001334 <HDI_Read_Task+0x164>)
 800124c:	781b      	ldrb	r3, [r3, #0]
 800124e:	b2db      	uxtb	r3, r3
 8001250:	2b00      	cmp	r3, #0
 8001252:	d031      	beq.n	80012b8 <HDI_Read_Task+0xe8>
	{
		bFlag[0]=0;
 8001254:	4b37      	ldr	r3, [pc, #220]	; (8001334 <HDI_Read_Task+0x164>)
 8001256:	2200      	movs	r2, #0
 8001258:	701a      	strb	r2, [r3, #0]
		//Milyen mdban voltunk eddig?
		HAL_FLASH_Unlock();
 800125a:	f004 fccf 	bl	8005bfc <HAL_FLASH_Unlock>
		mode= *(__IO uint32_t *) FLASH_ADDRESS_SECTOR7;
 800125e:	4b36      	ldr	r3, [pc, #216]	; (8001338 <HDI_Read_Task+0x168>)
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	b2da      	uxtb	r2, r3
 8001264:	4b32      	ldr	r3, [pc, #200]	; (8001330 <HDI_Read_Task+0x160>)
 8001266:	701a      	strb	r2, [r3, #0]
		HAL_FLASH_Lock();
 8001268:	f004 fcea 	bl	8005c40 <HAL_FLASH_Lock>

		//section 7 trlse, hogy jrarhassuk a mdot jelz bytot
		HAL_FLASH_Unlock();
 800126c:	f004 fcc6 	bl	8005bfc <HAL_FLASH_Unlock>
		FLASH_Erase_Sector(7, FLASH_VOLTAGE_RANGE_3);
 8001270:	2102      	movs	r1, #2
 8001272:	2007      	movs	r0, #7
 8001274:	f004 fe34 	bl	8005ee0 <FLASH_Erase_Sector>
		HAL_FLASH_Lock();
 8001278:	f004 fce2 	bl	8005c40 <HAL_FLASH_Lock>
		HAL_Delay(200);
 800127c:	20c8      	movs	r0, #200	; 0xc8
 800127e:	f003 f989 	bl	8004594 <HAL_Delay>

		//lltsuk t a mdot
		HAL_FLASH_Unlock();
 8001282:	f004 fcbb 	bl	8005bfc <HAL_FLASH_Unlock>
		if(mode==SKILL) HAL_FLASH_Program(FLASH_TYPEPROGRAM_BYTE, FLASH_ADDRESS_SECTOR7, FAST);
 8001286:	4b2a      	ldr	r3, [pc, #168]	; (8001330 <HDI_Read_Task+0x160>)
 8001288:	781b      	ldrb	r3, [r3, #0]
 800128a:	2b52      	cmp	r3, #82	; 0x52
 800128c:	d108      	bne.n	80012a0 <HDI_Read_Task+0xd0>
 800128e:	f04f 023f 	mov.w	r2, #63	; 0x3f
 8001292:	f04f 0300 	mov.w	r3, #0
 8001296:	4928      	ldr	r1, [pc, #160]	; (8001338 <HDI_Read_Task+0x168>)
 8001298:	2000      	movs	r0, #0
 800129a:	f004 fc5b 	bl	8005b54 <HAL_FLASH_Program>
 800129e:	e007      	b.n	80012b0 <HDI_Read_Task+0xe0>
		else HAL_FLASH_Program(FLASH_TYPEPROGRAM_BYTE, FLASH_ADDRESS_SECTOR7, SKILL);
 80012a0:	f04f 0252 	mov.w	r2, #82	; 0x52
 80012a4:	f04f 0300 	mov.w	r3, #0
 80012a8:	4923      	ldr	r1, [pc, #140]	; (8001338 <HDI_Read_Task+0x168>)
 80012aa:	2000      	movs	r0, #0
 80012ac:	f004 fc52 	bl	8005b54 <HAL_FLASH_Program>
		HAL_FLASH_Lock();
 80012b0:	f004 fcc6 	bl	8005c40 <HAL_FLASH_Lock>

		NVIC_SystemReset(); //SW reseteljk a mikorvezrlt
 80012b4:	f7ff feca 	bl	800104c <__NVIC_SystemReset>
	}

	if(bFlag[1])
 80012b8:	4b1e      	ldr	r3, [pc, #120]	; (8001334 <HDI_Read_Task+0x164>)
 80012ba:	785b      	ldrb	r3, [r3, #1]
 80012bc:	b2db      	uxtb	r3, r3
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d02a      	beq.n	8001318 <HDI_Read_Task+0x148>
	{
		if(b1_state)HAL_TIM_PWM_Start(htim_servo, TIM_CHANNEL_1);
 80012c2:	4b1e      	ldr	r3, [pc, #120]	; (800133c <HDI_Read_Task+0x16c>)
 80012c4:	781b      	ldrb	r3, [r3, #0]
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d004      	beq.n	80012d4 <HDI_Read_Task+0x104>
 80012ca:	2100      	movs	r1, #0
 80012cc:	68f8      	ldr	r0, [r7, #12]
 80012ce:	f005 ff91 	bl	80071f4 <HAL_TIM_PWM_Start>
 80012d2:	e003      	b.n	80012dc <HDI_Read_Task+0x10c>
		else HAL_TIM_PWM_Stop(htim_servo, TIM_CHANNEL_1);
 80012d4:	2100      	movs	r1, #0
 80012d6:	68f8      	ldr	r0, [r7, #12]
 80012d8:	f006 f854 	bl	8007384 <HAL_TIM_PWM_Stop>
		LED_Y_TOGGLE;
 80012dc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80012e0:	4812      	ldr	r0, [pc, #72]	; (800132c <HDI_Read_Task+0x15c>)
 80012e2:	f005 f80a 	bl	80062fa <HAL_GPIO_TogglePin>
		b1_state = !b1_state;
 80012e6:	4b15      	ldr	r3, [pc, #84]	; (800133c <HDI_Read_Task+0x16c>)
 80012e8:	781b      	ldrb	r3, [r3, #0]
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	bf0c      	ite	eq
 80012ee:	2301      	moveq	r3, #1
 80012f0:	2300      	movne	r3, #0
 80012f2:	b2db      	uxtb	r3, r3
 80012f4:	461a      	mov	r2, r3
 80012f6:	4b11      	ldr	r3, [pc, #68]	; (800133c <HDI_Read_Task+0x16c>)
 80012f8:	701a      	strb	r2, [r3, #0]
		bFlag[1]=0;
 80012fa:	4b0e      	ldr	r3, [pc, #56]	; (8001334 <HDI_Read_Task+0x164>)
 80012fc:	2200      	movs	r2, #0
 80012fe:	705a      	strb	r2, [r3, #1]
		HAL_Delay(800);
 8001300:	f44f 7048 	mov.w	r0, #800	; 0x320
 8001304:	f003 f946 	bl	8004594 <HAL_Delay>
		NVIC_ClearPendingIRQ(B1_EXTI_IRQn);
 8001308:	200a      	movs	r0, #10
 800130a:	f7ff fe81 	bl	8001010 <__NVIC_ClearPendingIRQ>
		NVIC_EnableIRQ(B1_EXTI_IRQn);
 800130e:	200a      	movs	r0, #10
 8001310:	f7ff fe3c 	bl	8000f8c <__NVIC_EnableIRQ>
 8001314:	e000      	b.n	8001318 <HDI_Read_Task+0x148>
	if(hdi_read_task_tick>tick) return;
 8001316:	bf00      	nop
	}

}
 8001318:	3710      	adds	r7, #16
 800131a:	46bd      	mov	sp, r7
 800131c:	bd80      	pop	{r7, pc}
 800131e:	bf00      	nop
 8001320:	2000025c 	.word	0x2000025c
 8001324:	40020000 	.word	0x40020000
 8001328:	2000024c 	.word	0x2000024c
 800132c:	40020400 	.word	0x40020400
 8001330:	20000255 	.word	0x20000255
 8001334:	20000250 	.word	0x20000250
 8001338:	08060000 	.word	0x08060000
 800133c:	20000260 	.word	0x20000260

08001340 <Uart_Receive_From_PC_ISR>:

void Uart_Receive_From_PC_ISR(UART_HandleTypeDef *huart)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	b082      	sub	sp, #8
 8001344:	af00      	add	r7, sp, #0
 8001346:	6078      	str	r0, [r7, #4]
	LED_Y_TOGGLE;
 8001348:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800134c:	4808      	ldr	r0, [pc, #32]	; (8001370 <Uart_Receive_From_PC_ISR+0x30>)
 800134e:	f004 ffd4 	bl	80062fa <HAL_GPIO_TogglePin>
	HAL_UART_Receive_IT(huart, (uint8_t*)fromPC, 1);
 8001352:	2201      	movs	r2, #1
 8001354:	4907      	ldr	r1, [pc, #28]	; (8001374 <Uart_Receive_From_PC_ISR+0x34>)
 8001356:	6878      	ldr	r0, [r7, #4]
 8001358:	f007 fead 	bl	80090b6 <HAL_UART_Receive_IT>
	TIM1->CCR4 = 4*fromPC[0];
 800135c:	4b05      	ldr	r3, [pc, #20]	; (8001374 <Uart_Receive_From_PC_ISR+0x34>)
 800135e:	781b      	ldrb	r3, [r3, #0]
 8001360:	b2db      	uxtb	r3, r3
 8001362:	009a      	lsls	r2, r3, #2
 8001364:	4b04      	ldr	r3, [pc, #16]	; (8001378 <Uart_Receive_From_PC_ISR+0x38>)
 8001366:	641a      	str	r2, [r3, #64]	; 0x40
}
 8001368:	bf00      	nop
 800136a:	3708      	adds	r7, #8
 800136c:	46bd      	mov	sp, r7
 800136e:	bd80      	pop	{r7, pc}
 8001370:	40020400 	.word	0x40020400
 8001374:	20000254 	.word	0x20000254
 8001378:	40010000 	.word	0x40010000

0800137c <Control_Task>:
	VALUE(N[ID('X')].distance,371,0,0,189);
}


void Control_Task(uint32_t tick, uint32_t period)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	b086      	sub	sp, #24
 8001380:	af00      	add	r7, sp, #0
 8001382:	6078      	str	r0, [r7, #4]
 8001384:	6039      	str	r1, [r7, #0]
	static uint8_t nextDirection=2;
	static uint8_t nextPath=RIGHT;
	static uint32_t t_prev=0;
	static uint32_t node_detection_time=0;
	static float fitness[4]={0,0,0,0};
	uint8_t i=0;
 8001386:	2300      	movs	r3, #0
 8001388:	75fb      	strb	r3, [r7, #23]

	float bestFitness=0;
 800138a:	f04f 0300 	mov.w	r3, #0
 800138e:	613b      	str	r3, [r7, #16]
	static uint8_t bestPath=0;
	uint8_t nID=0;
 8001390:	2300      	movs	r3, #0
 8001392:	73fb      	strb	r3, [r7, #15]

	static uint32_t control_task_tick = 0;

	if(mode!=SKILL)return;
 8001394:	4ba8      	ldr	r3, [pc, #672]	; (8001638 <Control_Task+0x2bc>)
 8001396:	781b      	ldrb	r3, [r3, #0]
 8001398:	2b52      	cmp	r3, #82	; 0x52
 800139a:	f040 81ba 	bne.w	8001712 <Control_Task+0x396>
	if(control_task_tick>tick)return;
 800139e:	4ba7      	ldr	r3, [pc, #668]	; (800163c <Control_Task+0x2c0>)
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	687a      	ldr	r2, [r7, #4]
 80013a4:	429a      	cmp	r2, r3
 80013a6:	f0c0 81b6 	bcc.w	8001716 <Control_Task+0x39a>
	control_task_tick=tick+period;
 80013aa:	687a      	ldr	r2, [r7, #4]
 80013ac:	683b      	ldr	r3, [r7, #0]
 80013ae:	4413      	add	r3, r2
 80013b0:	4aa2      	ldr	r2, [pc, #648]	; (800163c <Control_Task+0x2c0>)
 80013b2:	6013      	str	r3, [r2, #0]
	//ha a nextPosition, be csak gy tudok eljutni, hogy a myDirectionnel ellenttes irnyba kne indulnom,
	//akkor orientcit kell vltoztatni
	//a pathirny megahtrzsa az orientation ismeretben mr egyszer

	//ha odartnk a myPositionbe, akkor indulhat a mozgs a nextPosition fel
	if(nodeDetected)
 80013b4:	4ba2      	ldr	r3, [pc, #648]	; (8001640 <Control_Task+0x2c4>)
 80013b6:	781b      	ldrb	r3, [r3, #0]
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d06c      	beq.n	8001496 <Control_Task+0x11a>
	{
		LED_B_TOGGLE;
 80013bc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80013c0:	48a0      	ldr	r0, [pc, #640]	; (8001644 <Control_Task+0x2c8>)
 80013c2:	f004 ff9a 	bl	80062fa <HAL_GPIO_TogglePin>
		nodeDetected=0;
 80013c6:	4b9e      	ldr	r3, [pc, #632]	; (8001640 <Control_Task+0x2c4>)
 80013c8:	2200      	movs	r2, #0
 80013ca:	701a      	strb	r2, [r3, #0]
		N[ID(myPosition)].worth=0;//ez a kapu mr nem r pontot
 80013cc:	4b9e      	ldr	r3, [pc, #632]	; (8001648 <Control_Task+0x2cc>)
 80013ce:	781b      	ldrb	r3, [r3, #0]
 80013d0:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80013d4:	499d      	ldr	r1, [pc, #628]	; (800164c <Control_Task+0x2d0>)
 80013d6:	4613      	mov	r3, r2
 80013d8:	00db      	lsls	r3, r3, #3
 80013da:	1a9b      	subs	r3, r3, r2
 80013dc:	009b      	lsls	r3, r3, #2
 80013de:	440b      	add	r3, r1
 80013e0:	3304      	adds	r3, #4
 80013e2:	2200      	movs	r2, #0
 80013e4:	601a      	str	r2, [r3, #0]
		if(N[ID(nextPosition)].type>2)//ha a kvi node-on nincs kapu
 80013e6:	4b9a      	ldr	r3, [pc, #616]	; (8001650 <Control_Task+0x2d4>)
 80013e8:	781b      	ldrb	r3, [r3, #0]
 80013ea:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80013ee:	4997      	ldr	r1, [pc, #604]	; (800164c <Control_Task+0x2d0>)
 80013f0:	4613      	mov	r3, r2
 80013f2:	00db      	lsls	r3, r3, #3
 80013f4:	1a9b      	subs	r3, r3, r2
 80013f6:	009b      	lsls	r3, r3, #2
 80013f8:	440b      	add	r3, r1
 80013fa:	3308      	adds	r3, #8
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	2b02      	cmp	r3, #2
 8001400:	d939      	bls.n	8001476 <Control_Task+0xfa>
		{
			t_prev=tick;//mostantl mrjk az idt
 8001402:	4a94      	ldr	r2, [pc, #592]	; (8001654 <Control_Task+0x2d8>)
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	6013      	str	r3, [r2, #0]
			if(v>100|| v<-100)node_detection_time=1000*N[ID(myPosition)].distance[bestPath]/1100;//ennyi ms-nek kell eltelnie, amg odarnk
 8001408:	4b93      	ldr	r3, [pc, #588]	; (8001658 <Control_Task+0x2dc>)
 800140a:	edd3 7a00 	vldr	s15, [r3]
 800140e:	ed9f 7a93 	vldr	s14, [pc, #588]	; 800165c <Control_Task+0x2e0>
 8001412:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001416:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800141a:	dc09      	bgt.n	8001430 <Control_Task+0xb4>
 800141c:	4b8e      	ldr	r3, [pc, #568]	; (8001658 <Control_Task+0x2dc>)
 800141e:	edd3 7a00 	vldr	s15, [r3]
 8001422:	ed9f 7a8f 	vldr	s14, [pc, #572]	; 8001660 <Control_Task+0x2e4>
 8001426:	eef4 7ac7 	vcmpe.f32	s15, s14
 800142a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800142e:	d51f      	bpl.n	8001470 <Control_Task+0xf4>
 8001430:	4b85      	ldr	r3, [pc, #532]	; (8001648 <Control_Task+0x2cc>)
 8001432:	781b      	ldrb	r3, [r3, #0]
 8001434:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8001438:	4b8a      	ldr	r3, [pc, #552]	; (8001664 <Control_Task+0x2e8>)
 800143a:	781b      	ldrb	r3, [r3, #0]
 800143c:	4618      	mov	r0, r3
 800143e:	4983      	ldr	r1, [pc, #524]	; (800164c <Control_Task+0x2d0>)
 8001440:	4613      	mov	r3, r2
 8001442:	00db      	lsls	r3, r3, #3
 8001444:	1a9b      	subs	r3, r3, r2
 8001446:	005b      	lsls	r3, r3, #1
 8001448:	4403      	add	r3, r0
 800144a:	3308      	adds	r3, #8
 800144c:	005b      	lsls	r3, r3, #1
 800144e:	440b      	add	r3, r1
 8001450:	889b      	ldrh	r3, [r3, #4]
 8001452:	461a      	mov	r2, r3
 8001454:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001458:	fb02 f303 	mul.w	r3, r2, r3
 800145c:	4a82      	ldr	r2, [pc, #520]	; (8001668 <Control_Task+0x2ec>)
 800145e:	fb82 1203 	smull	r1, r2, r2, r3
 8001462:	1252      	asrs	r2, r2, #9
 8001464:	17db      	asrs	r3, r3, #31
 8001466:	1ad3      	subs	r3, r2, r3
 8001468:	461a      	mov	r2, r3
 800146a:	4b80      	ldr	r3, [pc, #512]	; (800166c <Control_Task+0x2f0>)
 800146c:	601a      	str	r2, [r3, #0]
 800146e:	e002      	b.n	8001476 <Control_Task+0xfa>
			else nodeDetected=1;
 8001470:	4b73      	ldr	r3, [pc, #460]	; (8001640 <Control_Task+0x2c4>)
 8001472:	2201      	movs	r2, #1
 8001474:	701a      	strb	r2, [r3, #0]
		}
		myPosition=nextPosition;
 8001476:	4b76      	ldr	r3, [pc, #472]	; (8001650 <Control_Task+0x2d4>)
 8001478:	781a      	ldrb	r2, [r3, #0]
 800147a:	4b73      	ldr	r3, [pc, #460]	; (8001648 <Control_Task+0x2cc>)
 800147c:	701a      	strb	r2, [r3, #0]
		path=nextPath;
 800147e:	4b7c      	ldr	r3, [pc, #496]	; (8001670 <Control_Task+0x2f4>)
 8001480:	781a      	ldrb	r2, [r3, #0]
 8001482:	4b7c      	ldr	r3, [pc, #496]	; (8001674 <Control_Task+0x2f8>)
 8001484:	701a      	strb	r2, [r3, #0]
		myDirection=nextDirection;
 8001486:	4b7c      	ldr	r3, [pc, #496]	; (8001678 <Control_Task+0x2fc>)
 8001488:	781a      	ldrb	r2, [r3, #0]
 800148a:	4b7c      	ldr	r3, [pc, #496]	; (800167c <Control_Task+0x300>)
 800148c:	701a      	strb	r2, [r3, #0]
		orientation=nextOrientation;
 800148e:	4b7c      	ldr	r3, [pc, #496]	; (8001680 <Control_Task+0x304>)
 8001490:	781a      	ldrb	r2, [r3, #0]
 8001492:	4b7c      	ldr	r3, [pc, #496]	; (8001684 <Control_Task+0x308>)
 8001494:	701a      	strb	r2, [r3, #0]

	}

	//legjobb szomszd kivlasztsa
	bestFitness=0;
 8001496:	f04f 0300 	mov.w	r3, #0
 800149a:	613b      	str	r3, [r7, #16]
	for(i=0;i<4;i++)
 800149c:	2300      	movs	r3, #0
 800149e:	75fb      	strb	r3, [r7, #23]
 80014a0:	e068      	b.n	8001574 <Control_Task+0x1f8>
	{
		if(N[ID(myPosition)].neighbours[i]>0) //ha ltezik a szomszd
 80014a2:	4b69      	ldr	r3, [pc, #420]	; (8001648 <Control_Task+0x2cc>)
 80014a4:	781b      	ldrb	r3, [r3, #0]
 80014a6:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80014aa:	7df9      	ldrb	r1, [r7, #23]
 80014ac:	4867      	ldr	r0, [pc, #412]	; (800164c <Control_Task+0x2d0>)
 80014ae:	4613      	mov	r3, r2
 80014b0:	00db      	lsls	r3, r3, #3
 80014b2:	1a9b      	subs	r3, r3, r2
 80014b4:	009b      	lsls	r3, r3, #2
 80014b6:	4403      	add	r3, r0
 80014b8:	440b      	add	r3, r1
 80014ba:	330c      	adds	r3, #12
 80014bc:	781b      	ldrb	r3, [r3, #0]
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d039      	beq.n	8001536 <Control_Task+0x1ba>
		{
			nID=N[ID(myPosition)].neighbours[i]; //a vizsglt szomszd azonostja
 80014c2:	4b61      	ldr	r3, [pc, #388]	; (8001648 <Control_Task+0x2cc>)
 80014c4:	781b      	ldrb	r3, [r3, #0]
 80014c6:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80014ca:	7df9      	ldrb	r1, [r7, #23]
 80014cc:	485f      	ldr	r0, [pc, #380]	; (800164c <Control_Task+0x2d0>)
 80014ce:	4613      	mov	r3, r2
 80014d0:	00db      	lsls	r3, r3, #3
 80014d2:	1a9b      	subs	r3, r3, r2
 80014d4:	009b      	lsls	r3, r3, #2
 80014d6:	4403      	add	r3, r0
 80014d8:	440b      	add	r3, r1
 80014da:	330c      	adds	r3, #12
 80014dc:	781b      	ldrb	r3, [r3, #0]
 80014de:	73fb      	strb	r3, [r7, #15]
			fitness[i]=(float)N[ID(nID)].worth/(N[ID(myPosition)].distance[i]); //a fitneszrtke
 80014e0:	7bfb      	ldrb	r3, [r7, #15]
 80014e2:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80014e6:	4959      	ldr	r1, [pc, #356]	; (800164c <Control_Task+0x2d0>)
 80014e8:	4613      	mov	r3, r2
 80014ea:	00db      	lsls	r3, r3, #3
 80014ec:	1a9b      	subs	r3, r3, r2
 80014ee:	009b      	lsls	r3, r3, #2
 80014f0:	440b      	add	r3, r1
 80014f2:	3304      	adds	r3, #4
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	ee07 3a90 	vmov	s15, r3
 80014fa:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80014fe:	4b52      	ldr	r3, [pc, #328]	; (8001648 <Control_Task+0x2cc>)
 8001500:	781b      	ldrb	r3, [r3, #0]
 8001502:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8001506:	7df9      	ldrb	r1, [r7, #23]
 8001508:	4850      	ldr	r0, [pc, #320]	; (800164c <Control_Task+0x2d0>)
 800150a:	4613      	mov	r3, r2
 800150c:	00db      	lsls	r3, r3, #3
 800150e:	1a9b      	subs	r3, r3, r2
 8001510:	005b      	lsls	r3, r3, #1
 8001512:	440b      	add	r3, r1
 8001514:	3308      	adds	r3, #8
 8001516:	005b      	lsls	r3, r3, #1
 8001518:	4403      	add	r3, r0
 800151a:	889b      	ldrh	r3, [r3, #4]
 800151c:	ee07 3a90 	vmov	s15, r3
 8001520:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001524:	7dfb      	ldrb	r3, [r7, #23]
 8001526:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800152a:	4a57      	ldr	r2, [pc, #348]	; (8001688 <Control_Task+0x30c>)
 800152c:	009b      	lsls	r3, r3, #2
 800152e:	4413      	add	r3, r2
 8001530:	edc3 7a00 	vstr	s15, [r3]
 8001534:	e005      	b.n	8001542 <Control_Task+0x1c6>
		}
		else fitness[i]=-100.0;//ha nem ltezik a szomszd erre tuti ne menjnk
 8001536:	7dfb      	ldrb	r3, [r7, #23]
 8001538:	4a53      	ldr	r2, [pc, #332]	; (8001688 <Control_Task+0x30c>)
 800153a:	009b      	lsls	r3, r3, #2
 800153c:	4413      	add	r3, r2
 800153e:	4a53      	ldr	r2, [pc, #332]	; (800168c <Control_Task+0x310>)
 8001540:	601a      	str	r2, [r3, #0]
		if(fitness[i]>bestFitness)
 8001542:	7dfb      	ldrb	r3, [r7, #23]
 8001544:	4a50      	ldr	r2, [pc, #320]	; (8001688 <Control_Task+0x30c>)
 8001546:	009b      	lsls	r3, r3, #2
 8001548:	4413      	add	r3, r2
 800154a:	edd3 7a00 	vldr	s15, [r3]
 800154e:	ed97 7a04 	vldr	s14, [r7, #16]
 8001552:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001556:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800155a:	d508      	bpl.n	800156e <Control_Task+0x1f2>
		{
			bestFitness=fitness[i];
 800155c:	7dfb      	ldrb	r3, [r7, #23]
 800155e:	4a4a      	ldr	r2, [pc, #296]	; (8001688 <Control_Task+0x30c>)
 8001560:	009b      	lsls	r3, r3, #2
 8001562:	4413      	add	r3, r2
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	613b      	str	r3, [r7, #16]
			bestPath = i;
 8001568:	4a3e      	ldr	r2, [pc, #248]	; (8001664 <Control_Task+0x2e8>)
 800156a:	7dfb      	ldrb	r3, [r7, #23]
 800156c:	7013      	strb	r3, [r2, #0]
	for(i=0;i<4;i++)
 800156e:	7dfb      	ldrb	r3, [r7, #23]
 8001570:	3301      	adds	r3, #1
 8001572:	75fb      	strb	r3, [r7, #23]
 8001574:	7dfb      	ldrb	r3, [r7, #23]
 8001576:	2b03      	cmp	r3, #3
 8001578:	d993      	bls.n	80014a2 <Control_Task+0x126>
		}
	}
	//a kvetkez pozicink a legjobb szomszd lesz
	nextPosition=N[ID(myPosition)].neighbours[bestPath];
 800157a:	4b33      	ldr	r3, [pc, #204]	; (8001648 <Control_Task+0x2cc>)
 800157c:	781b      	ldrb	r3, [r3, #0]
 800157e:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8001582:	4b38      	ldr	r3, [pc, #224]	; (8001664 <Control_Task+0x2e8>)
 8001584:	781b      	ldrb	r3, [r3, #0]
 8001586:	4618      	mov	r0, r3
 8001588:	4930      	ldr	r1, [pc, #192]	; (800164c <Control_Task+0x2d0>)
 800158a:	4613      	mov	r3, r2
 800158c:	00db      	lsls	r3, r3, #3
 800158e:	1a9b      	subs	r3, r3, r2
 8001590:	009b      	lsls	r3, r3, #2
 8001592:	440b      	add	r3, r1
 8001594:	4403      	add	r3, r0
 8001596:	330c      	adds	r3, #12
 8001598:	781a      	ldrb	r2, [r3, #0]
 800159a:	4b2d      	ldr	r3, [pc, #180]	; (8001650 <Control_Task+0x2d4>)
 800159c:	701a      	strb	r2, [r3, #0]
	nextDirection=N[ID(myPosition)].directions[bestPath];//mr most tudjuk, mi lesz az irnyunk, ha odartnk
 800159e:	4b2a      	ldr	r3, [pc, #168]	; (8001648 <Control_Task+0x2cc>)
 80015a0:	781b      	ldrb	r3, [r3, #0]
 80015a2:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80015a6:	4b2f      	ldr	r3, [pc, #188]	; (8001664 <Control_Task+0x2e8>)
 80015a8:	781b      	ldrb	r3, [r3, #0]
 80015aa:	4618      	mov	r0, r3
 80015ac:	4927      	ldr	r1, [pc, #156]	; (800164c <Control_Task+0x2d0>)
 80015ae:	4613      	mov	r3, r2
 80015b0:	00db      	lsls	r3, r3, #3
 80015b2:	1a9b      	subs	r3, r3, r2
 80015b4:	009b      	lsls	r3, r3, #2
 80015b6:	440b      	add	r3, r1
 80015b8:	4403      	add	r3, r0
 80015ba:	3310      	adds	r3, #16
 80015bc:	781a      	ldrb	r2, [r3, #0]
 80015be:	4b2e      	ldr	r3, [pc, #184]	; (8001678 <Control_Task+0x2fc>)
 80015c0:	701a      	strb	r2, [r3, #0]

	//a kocsi az egyik node-bl tmegy egy msikba-> az irnyok segtsgvel meghatrozzu az j orientationt
	if(bestPath<3) //ha balra/le kell majd mennnk a nextPosition -hz
 80015c2:	4b28      	ldr	r3, [pc, #160]	; (8001664 <Control_Task+0x2e8>)
 80015c4:	781b      	ldrb	r3, [r3, #0]
 80015c6:	2b02      	cmp	r3, #2
 80015c8:	d813      	bhi.n	80015f2 <Control_Task+0x276>
	{
		if(nextDirection==2)//s eddig jobbra/fel mentnk,
 80015ca:	4b2b      	ldr	r3, [pc, #172]	; (8001678 <Control_Task+0x2fc>)
 80015cc:	781b      	ldrb	r3, [r3, #0]
 80015ce:	2b02      	cmp	r3, #2
 80015d0:	d10a      	bne.n	80015e8 <Control_Task+0x26c>
			nextOrientation = !orientation;//akkor most orientcit kell vltanunk
 80015d2:	4b2c      	ldr	r3, [pc, #176]	; (8001684 <Control_Task+0x308>)
 80015d4:	781b      	ldrb	r3, [r3, #0]
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	bf0c      	ite	eq
 80015da:	2301      	moveq	r3, #1
 80015dc:	2300      	movne	r3, #0
 80015de:	b2db      	uxtb	r3, r3
 80015e0:	461a      	mov	r2, r3
 80015e2:	4b27      	ldr	r3, [pc, #156]	; (8001680 <Control_Task+0x304>)
 80015e4:	701a      	strb	r2, [r3, #0]
 80015e6:	e017      	b.n	8001618 <Control_Task+0x29c>
		else nextOrientation=orientation; //klnben nem kell
 80015e8:	4b26      	ldr	r3, [pc, #152]	; (8001684 <Control_Task+0x308>)
 80015ea:	781a      	ldrb	r2, [r3, #0]
 80015ec:	4b24      	ldr	r3, [pc, #144]	; (8001680 <Control_Task+0x304>)
 80015ee:	701a      	strb	r2, [r3, #0]
 80015f0:	e012      	b.n	8001618 <Control_Task+0x29c>
	}
	else //ha jobbra kell majd mennnk
	{
		if(myDirection==1)//s eddig jobbra/fel mentnk,
 80015f2:	4b22      	ldr	r3, [pc, #136]	; (800167c <Control_Task+0x300>)
 80015f4:	781b      	ldrb	r3, [r3, #0]
 80015f6:	2b01      	cmp	r3, #1
 80015f8:	d10a      	bne.n	8001610 <Control_Task+0x294>
			nextOrientation = !orientation;//akkor most irnyt kell vltanunk
 80015fa:	4b22      	ldr	r3, [pc, #136]	; (8001684 <Control_Task+0x308>)
 80015fc:	781b      	ldrb	r3, [r3, #0]
 80015fe:	2b00      	cmp	r3, #0
 8001600:	bf0c      	ite	eq
 8001602:	2301      	moveq	r3, #1
 8001604:	2300      	movne	r3, #0
 8001606:	b2db      	uxtb	r3, r3
 8001608:	461a      	mov	r2, r3
 800160a:	4b1d      	ldr	r3, [pc, #116]	; (8001680 <Control_Task+0x304>)
 800160c:	701a      	strb	r2, [r3, #0]
 800160e:	e003      	b.n	8001618 <Control_Task+0x29c>
		else nextOrientation=orientation; //klnben nem kell
 8001610:	4b1c      	ldr	r3, [pc, #112]	; (8001684 <Control_Task+0x308>)
 8001612:	781a      	ldrb	r2, [r3, #0]
 8001614:	4b1a      	ldr	r3, [pc, #104]	; (8001680 <Control_Task+0x304>)
 8001616:	701a      	strb	r2, [r3, #0]
	}

	//path kivlaszts -> az orientcit mostmr tudjuk (tolats/elre), mr csak az svny kell kivkasztani, hogy a megfelel szomszdhoz jussunk
	if(nextOrientation==FORWARD)
 8001618:	4b19      	ldr	r3, [pc, #100]	; (8001680 <Control_Task+0x304>)
 800161a:	781b      	ldrb	r3, [r3, #0]
 800161c:	2b00      	cmp	r3, #0
 800161e:	d143      	bne.n	80016a8 <Control_Task+0x32c>
	{
		if(bestPath==1 || bestPath==3)nextPath=LEFT;
 8001620:	4b10      	ldr	r3, [pc, #64]	; (8001664 <Control_Task+0x2e8>)
 8001622:	781b      	ldrb	r3, [r3, #0]
 8001624:	2b01      	cmp	r3, #1
 8001626:	d003      	beq.n	8001630 <Control_Task+0x2b4>
 8001628:	4b0e      	ldr	r3, [pc, #56]	; (8001664 <Control_Task+0x2e8>)
 800162a:	781b      	ldrb	r3, [r3, #0]
 800162c:	2b03      	cmp	r3, #3
 800162e:	d12f      	bne.n	8001690 <Control_Task+0x314>
 8001630:	4b0f      	ldr	r3, [pc, #60]	; (8001670 <Control_Task+0x2f4>)
 8001632:	2200      	movs	r2, #0
 8001634:	701a      	strb	r2, [r3, #0]
 8001636:	e052      	b.n	80016de <Control_Task+0x362>
 8001638:	20000255 	.word	0x20000255
 800163c:	20000508 	.word	0x20000508
 8001640:	20000262 	.word	0x20000262
 8001644:	40020400 	.word	0x40020400
 8001648:	20000000 	.word	0x20000000
 800164c:	20000268 	.word	0x20000268
 8001650:	20000001 	.word	0x20000001
 8001654:	2000050c 	.word	0x2000050c
 8001658:	20000550 	.word	0x20000550
 800165c:	42c80000 	.word	0x42c80000
 8001660:	c2c80000 	.word	0xc2c80000
 8001664:	20000510 	.word	0x20000510
 8001668:	77280773 	.word	0x77280773
 800166c:	20000514 	.word	0x20000514
 8001670:	20000002 	.word	0x20000002
 8001674:	20000263 	.word	0x20000263
 8001678:	20000003 	.word	0x20000003
 800167c:	20000004 	.word	0x20000004
 8001680:	20000518 	.word	0x20000518
 8001684:	20000261 	.word	0x20000261
 8001688:	2000051c 	.word	0x2000051c
 800168c:	c2c80000 	.word	0xc2c80000
		else if(bestPath==2 || bestPath==4)nextPath=RIGHT;
 8001690:	4b23      	ldr	r3, [pc, #140]	; (8001720 <Control_Task+0x3a4>)
 8001692:	781b      	ldrb	r3, [r3, #0]
 8001694:	2b02      	cmp	r3, #2
 8001696:	d003      	beq.n	80016a0 <Control_Task+0x324>
 8001698:	4b21      	ldr	r3, [pc, #132]	; (8001720 <Control_Task+0x3a4>)
 800169a:	781b      	ldrb	r3, [r3, #0]
 800169c:	2b04      	cmp	r3, #4
 800169e:	d11e      	bne.n	80016de <Control_Task+0x362>
 80016a0:	4b20      	ldr	r3, [pc, #128]	; (8001724 <Control_Task+0x3a8>)
 80016a2:	2202      	movs	r2, #2
 80016a4:	701a      	strb	r2, [r3, #0]
 80016a6:	e01a      	b.n	80016de <Control_Task+0x362>
	}
	else if(nextOrientation==REVERSE) //tolatsnl pont forditva vannak a pathirnyok
 80016a8:	4b1f      	ldr	r3, [pc, #124]	; (8001728 <Control_Task+0x3ac>)
 80016aa:	781b      	ldrb	r3, [r3, #0]
 80016ac:	2b01      	cmp	r3, #1
 80016ae:	d116      	bne.n	80016de <Control_Task+0x362>
	{
		if(bestPath==1 || bestPath==3)nextPath=RIGHT;
 80016b0:	4b1b      	ldr	r3, [pc, #108]	; (8001720 <Control_Task+0x3a4>)
 80016b2:	781b      	ldrb	r3, [r3, #0]
 80016b4:	2b01      	cmp	r3, #1
 80016b6:	d003      	beq.n	80016c0 <Control_Task+0x344>
 80016b8:	4b19      	ldr	r3, [pc, #100]	; (8001720 <Control_Task+0x3a4>)
 80016ba:	781b      	ldrb	r3, [r3, #0]
 80016bc:	2b03      	cmp	r3, #3
 80016be:	d103      	bne.n	80016c8 <Control_Task+0x34c>
 80016c0:	4b18      	ldr	r3, [pc, #96]	; (8001724 <Control_Task+0x3a8>)
 80016c2:	2202      	movs	r2, #2
 80016c4:	701a      	strb	r2, [r3, #0]
 80016c6:	e00a      	b.n	80016de <Control_Task+0x362>
		else if(bestPath==2 || bestPath==4)nextPath=LEFT;
 80016c8:	4b15      	ldr	r3, [pc, #84]	; (8001720 <Control_Task+0x3a4>)
 80016ca:	781b      	ldrb	r3, [r3, #0]
 80016cc:	2b02      	cmp	r3, #2
 80016ce:	d003      	beq.n	80016d8 <Control_Task+0x35c>
 80016d0:	4b13      	ldr	r3, [pc, #76]	; (8001720 <Control_Task+0x3a4>)
 80016d2:	781b      	ldrb	r3, [r3, #0]
 80016d4:	2b04      	cmp	r3, #4
 80016d6:	d102      	bne.n	80016de <Control_Task+0x362>
 80016d8:	4b12      	ldr	r3, [pc, #72]	; (8001724 <Control_Task+0x3a8>)
 80016da:	2200      	movs	r2, #0
 80016dc:	701a      	strb	r2, [r3, #0]
	}

	//ha kapu nlkli nodeba tartunk ppen, akkor idztssel "detektljuk" a nodot
	if(N[ID(myPosition)].type>2 && (tick-t_prev)>node_detection_time)
 80016de:	4b13      	ldr	r3, [pc, #76]	; (800172c <Control_Task+0x3b0>)
 80016e0:	781b      	ldrb	r3, [r3, #0]
 80016e2:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80016e6:	4912      	ldr	r1, [pc, #72]	; (8001730 <Control_Task+0x3b4>)
 80016e8:	4613      	mov	r3, r2
 80016ea:	00db      	lsls	r3, r3, #3
 80016ec:	1a9b      	subs	r3, r3, r2
 80016ee:	009b      	lsls	r3, r3, #2
 80016f0:	440b      	add	r3, r1
 80016f2:	3308      	adds	r3, #8
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	2b02      	cmp	r3, #2
 80016f8:	d90e      	bls.n	8001718 <Control_Task+0x39c>
 80016fa:	4b0e      	ldr	r3, [pc, #56]	; (8001734 <Control_Task+0x3b8>)
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	687a      	ldr	r2, [r7, #4]
 8001700:	1ad2      	subs	r2, r2, r3
 8001702:	4b0d      	ldr	r3, [pc, #52]	; (8001738 <Control_Task+0x3bc>)
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	429a      	cmp	r2, r3
 8001708:	d906      	bls.n	8001718 <Control_Task+0x39c>
	{
		nodeDetected=1;
 800170a:	4b0c      	ldr	r3, [pc, #48]	; (800173c <Control_Task+0x3c0>)
 800170c:	2201      	movs	r2, #1
 800170e:	701a      	strb	r2, [r3, #0]
 8001710:	e002      	b.n	8001718 <Control_Task+0x39c>
	if(mode!=SKILL)return;
 8001712:	bf00      	nop
 8001714:	e000      	b.n	8001718 <Control_Task+0x39c>
	if(control_task_tick>tick)return;
 8001716:	bf00      	nop
	}

}
 8001718:	3718      	adds	r7, #24
 800171a:	46bd      	mov	sp, r7
 800171c:	bd80      	pop	{r7, pc}
 800171e:	bf00      	nop
 8001720:	20000510 	.word	0x20000510
 8001724:	20000002 	.word	0x20000002
 8001728:	20000518 	.word	0x20000518
 800172c:	20000000 	.word	0x20000000
 8001730:	20000268 	.word	0x20000268
 8001734:	2000050c 	.word	0x2000050c
 8001738:	20000514 	.word	0x20000514
 800173c:	20000262 	.word	0x20000262

08001740 <Mode_Selector>:


void Mode_Selector(UART_HandleTypeDef *huart_debugg, UART_HandleTypeDef *huart_stm)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	b08e      	sub	sp, #56	; 0x38
 8001744:	af00      	add	r7, sp, #0
 8001746:	6078      	str	r0, [r7, #4]
 8001748:	6039      	str	r1, [r7, #0]
	//Milyen mdban kell mkdni?
	uint8_t buffer[40];
	uint32_t tmp=0;
 800174a:	2300      	movs	r3, #0
 800174c:	637b      	str	r3, [r7, #52]	; 0x34

	//HAL_FLASH_Unlock();
	tmp= *(__IO uint32_t *) FLASH_ADDRESS_SECTOR7; //FLASH-bl kiolvassuk, hogy milyen mdban vagyunk
 800174e:	4b49      	ldr	r3, [pc, #292]	; (8001874 <Mode_Selector+0x134>)
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	637b      	str	r3, [r7, #52]	; 0x34
	//HAL_FLASH_Lock();
	mode = (uint8_t)tmp;
 8001754:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001756:	b2da      	uxtb	r2, r3
 8001758:	4b47      	ldr	r3, [pc, #284]	; (8001878 <Mode_Selector+0x138>)
 800175a:	701a      	strb	r2, [r3, #0]

	if(mode==SKILL)
 800175c:	4b46      	ldr	r3, [pc, #280]	; (8001878 <Mode_Selector+0x138>)
 800175e:	781b      	ldrb	r3, [r3, #0]
 8001760:	2b52      	cmp	r3, #82	; 0x52
 8001762:	d135      	bne.n	80017d0 <Mode_Selector+0x90>
	{
		buffer[0] = CMD_MODE_SKILL; //szlunk a g0-nak, hogy gyessgi mdban vagyunk
 8001764:	2352      	movs	r3, #82	; 0x52
 8001766:	733b      	strb	r3, [r7, #12]
		HAL_UART_Transmit(huart_stm, buffer,1, 10);
 8001768:	f107 010c 	add.w	r1, r7, #12
 800176c:	230a      	movs	r3, #10
 800176e:	2201      	movs	r2, #1
 8001770:	6838      	ldr	r0, [r7, #0]
 8001772:	f007 fb6c 	bl	8008e4e <HAL_UART_Transmit>
		HAL_Delay(10);
 8001776:	200a      	movs	r0, #10
 8001778:	f002 ff0c 	bl	8004594 <HAL_Delay>
		HAL_UART_Transmit(huart_stm, buffer,1, 10);//3 szr is szlunk neki, hogy tuti megkapja a mdvltsrl az zenetet
 800177c:	f107 010c 	add.w	r1, r7, #12
 8001780:	230a      	movs	r3, #10
 8001782:	2201      	movs	r2, #1
 8001784:	6838      	ldr	r0, [r7, #0]
 8001786:	f007 fb62 	bl	8008e4e <HAL_UART_Transmit>
		HAL_Delay(10);
 800178a:	200a      	movs	r0, #10
 800178c:	f002 ff02 	bl	8004594 <HAL_Delay>
		HAL_UART_Transmit(huart_stm, buffer,1, 10);
 8001790:	f107 010c 	add.w	r1, r7, #12
 8001794:	230a      	movs	r3, #10
 8001796:	2201      	movs	r2, #1
 8001798:	6838      	ldr	r0, [r7, #0]
 800179a:	f007 fb58 	bl	8008e4e <HAL_UART_Transmit>

		sprintf((char*)buffer,"Skill mode!\n\r"); //Debugg uart-ra is kikldjk, hogy milyen mdban vagyunk
 800179e:	f107 030c 	add.w	r3, r7, #12
 80017a2:	4936      	ldr	r1, [pc, #216]	; (800187c <Mode_Selector+0x13c>)
 80017a4:	4618      	mov	r0, r3
 80017a6:	f009 f8bb 	bl	800a920 <siprintf>
		HAL_UART_Transmit(huart_debugg, buffer, strlen((char*)buffer), 100);
 80017aa:	f107 030c 	add.w	r3, r7, #12
 80017ae:	4618      	mov	r0, r3
 80017b0:	f7fe fd2e 	bl	8000210 <strlen>
 80017b4:	4603      	mov	r3, r0
 80017b6:	b29a      	uxth	r2, r3
 80017b8:	f107 010c 	add.w	r1, r7, #12
 80017bc:	2364      	movs	r3, #100	; 0x64
 80017be:	6878      	ldr	r0, [r7, #4]
 80017c0:	f007 fb45 	bl	8008e4e <HAL_UART_Transmit>
		LED_NUCLEO(1); //A NUCLEO zld LED-je vilgt, ha gyesgi zemmdban vagyunk
 80017c4:	2201      	movs	r2, #1
 80017c6:	2120      	movs	r1, #32
 80017c8:	482d      	ldr	r0, [pc, #180]	; (8001880 <Mode_Selector+0x140>)
 80017ca:	f004 fd7d 	bl	80062c8 <HAL_GPIO_WritePin>
	else
	{
		sprintf((char*)buffer,"Flash error! Press blue button!\n\r");
		HAL_UART_Transmit(huart_debugg, buffer, strlen((char*)buffer), 100);
	}
}
 80017ce:	e04c      	b.n	800186a <Mode_Selector+0x12a>
	else if(mode==FAST)
 80017d0:	4b29      	ldr	r3, [pc, #164]	; (8001878 <Mode_Selector+0x138>)
 80017d2:	781b      	ldrb	r3, [r3, #0]
 80017d4:	2b3f      	cmp	r3, #63	; 0x3f
 80017d6:	d135      	bne.n	8001844 <Mode_Selector+0x104>
		buffer[0] = CMD_MODE_FAST;
 80017d8:	233f      	movs	r3, #63	; 0x3f
 80017da:	733b      	strb	r3, [r7, #12]
		HAL_UART_Transmit(huart_stm, buffer,1, 10);
 80017dc:	f107 010c 	add.w	r1, r7, #12
 80017e0:	230a      	movs	r3, #10
 80017e2:	2201      	movs	r2, #1
 80017e4:	6838      	ldr	r0, [r7, #0]
 80017e6:	f007 fb32 	bl	8008e4e <HAL_UART_Transmit>
		HAL_Delay(10);
 80017ea:	200a      	movs	r0, #10
 80017ec:	f002 fed2 	bl	8004594 <HAL_Delay>
		HAL_UART_Transmit(huart_stm, buffer,1, 10);
 80017f0:	f107 010c 	add.w	r1, r7, #12
 80017f4:	230a      	movs	r3, #10
 80017f6:	2201      	movs	r2, #1
 80017f8:	6838      	ldr	r0, [r7, #0]
 80017fa:	f007 fb28 	bl	8008e4e <HAL_UART_Transmit>
		HAL_Delay(10);
 80017fe:	200a      	movs	r0, #10
 8001800:	f002 fec8 	bl	8004594 <HAL_Delay>
		HAL_UART_Transmit(huart_stm, buffer,1, 10);
 8001804:	f107 010c 	add.w	r1, r7, #12
 8001808:	230a      	movs	r3, #10
 800180a:	2201      	movs	r2, #1
 800180c:	6838      	ldr	r0, [r7, #0]
 800180e:	f007 fb1e 	bl	8008e4e <HAL_UART_Transmit>
		sprintf((char*)buffer,"Fast mode!\n\r");
 8001812:	f107 030c 	add.w	r3, r7, #12
 8001816:	491b      	ldr	r1, [pc, #108]	; (8001884 <Mode_Selector+0x144>)
 8001818:	4618      	mov	r0, r3
 800181a:	f009 f881 	bl	800a920 <siprintf>
		HAL_UART_Transmit(huart_debugg, buffer, strlen((char*)buffer), 100);
 800181e:	f107 030c 	add.w	r3, r7, #12
 8001822:	4618      	mov	r0, r3
 8001824:	f7fe fcf4 	bl	8000210 <strlen>
 8001828:	4603      	mov	r3, r0
 800182a:	b29a      	uxth	r2, r3
 800182c:	f107 010c 	add.w	r1, r7, #12
 8001830:	2364      	movs	r3, #100	; 0x64
 8001832:	6878      	ldr	r0, [r7, #4]
 8001834:	f007 fb0b 	bl	8008e4e <HAL_UART_Transmit>
		LED_NUCLEO(0);
 8001838:	2200      	movs	r2, #0
 800183a:	2120      	movs	r1, #32
 800183c:	4810      	ldr	r0, [pc, #64]	; (8001880 <Mode_Selector+0x140>)
 800183e:	f004 fd43 	bl	80062c8 <HAL_GPIO_WritePin>
}
 8001842:	e012      	b.n	800186a <Mode_Selector+0x12a>
		sprintf((char*)buffer,"Flash error! Press blue button!\n\r");
 8001844:	f107 030c 	add.w	r3, r7, #12
 8001848:	490f      	ldr	r1, [pc, #60]	; (8001888 <Mode_Selector+0x148>)
 800184a:	4618      	mov	r0, r3
 800184c:	f009 f868 	bl	800a920 <siprintf>
		HAL_UART_Transmit(huart_debugg, buffer, strlen((char*)buffer), 100);
 8001850:	f107 030c 	add.w	r3, r7, #12
 8001854:	4618      	mov	r0, r3
 8001856:	f7fe fcdb 	bl	8000210 <strlen>
 800185a:	4603      	mov	r3, r0
 800185c:	b29a      	uxth	r2, r3
 800185e:	f107 010c 	add.w	r1, r7, #12
 8001862:	2364      	movs	r3, #100	; 0x64
 8001864:	6878      	ldr	r0, [r7, #4]
 8001866:	f007 faf2 	bl	8008e4e <HAL_UART_Transmit>
}
 800186a:	bf00      	nop
 800186c:	3738      	adds	r7, #56	; 0x38
 800186e:	46bd      	mov	sp, r7
 8001870:	bd80      	pop	{r7, pc}
 8001872:	bf00      	nop
 8001874:	08060000 	.word	0x08060000
 8001878:	20000255 	.word	0x20000255
 800187c:	0800e2ec 	.word	0x0800e2ec
 8001880:	40020000 	.word	0x40020000
 8001884:	0800e2fc 	.word	0x0800e2fc
 8001888:	0800e30c 	.word	0x0800e30c
 800188c:	00000000 	.word	0x00000000

08001890 <Skill_Mode>:

//bemenet detect, kalozrobpoz; kimenet direction
float Skill_Mode(UART_HandleTypeDef *huart_debugg, float kP, float kD, uint32_t t)
{
 8001890:	b580      	push	{r7, lr}
 8001892:	b088      	sub	sp, #32
 8001894:	af00      	add	r7, sp, #0
 8001896:	60f8      	str	r0, [r7, #12]
 8001898:	ed87 0a02 	vstr	s0, [r7, #8]
 800189c:	edc7 0a01 	vstr	s1, [r7, #4]
 80018a0:	6039      	str	r1, [r7, #0]
	static uint32_t t_prev=0;
	int byte=0;
 80018a2:	2300      	movs	r3, #0
 80018a4:	61fb      	str	r3, [r7, #28]
	static int byte_prev=0;
	uint8_t delta_byte;
	float p=0;
 80018a6:	f04f 0300 	mov.w	r3, #0
 80018aa:	617b      	str	r3, [r7, #20]
/*	uint8_t str[40];
	sprintf(str,"%d,  %d,  %d,  %d,  %d\n\r",rxBuf[1],rxBuf[2],rxBuf[3],rxBuf[4],rxBuf[5]);
	HAL_UART_Transmit(huart_debugg, str, strlen(str), 10);
*/

	if(LINE_CNT>3 || ignore)//ha ppen node-on vagyunk, akkor az tlagot kvetjk
 80018ac:	4b8c      	ldr	r3, [pc, #560]	; (8001ae0 <Skill_Mode+0x250>)
 80018ae:	785b      	ldrb	r3, [r3, #1]
 80018b0:	2b03      	cmp	r3, #3
 80018b2:	d803      	bhi.n	80018bc <Skill_Mode+0x2c>
 80018b4:	4b8b      	ldr	r3, [pc, #556]	; (8001ae4 <Skill_Mode+0x254>)
 80018b6:	781b      	ldrb	r3, [r3, #0]
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d022      	beq.n	8001902 <Skill_Mode+0x72>
	{
		byte=0;
 80018bc:	2300      	movs	r3, #0
 80018be:	61fb      	str	r3, [r7, #28]
		for(i=0;i<LINE_CNT;i++)
 80018c0:	2300      	movs	r3, #0
 80018c2:	61bb      	str	r3, [r7, #24]
 80018c4:	e00a      	b.n	80018dc <Skill_Mode+0x4c>
		{
			byte += rxBuf[i+2];
 80018c6:	69bb      	ldr	r3, [r7, #24]
 80018c8:	3302      	adds	r3, #2
 80018ca:	4a85      	ldr	r2, [pc, #532]	; (8001ae0 <Skill_Mode+0x250>)
 80018cc:	5cd3      	ldrb	r3, [r2, r3]
 80018ce:	461a      	mov	r2, r3
 80018d0:	69fb      	ldr	r3, [r7, #28]
 80018d2:	4413      	add	r3, r2
 80018d4:	61fb      	str	r3, [r7, #28]
		for(i=0;i<LINE_CNT;i++)
 80018d6:	69bb      	ldr	r3, [r7, #24]
 80018d8:	3301      	adds	r3, #1
 80018da:	61bb      	str	r3, [r7, #24]
 80018dc:	4b80      	ldr	r3, [pc, #512]	; (8001ae0 <Skill_Mode+0x250>)
 80018de:	785b      	ldrb	r3, [r3, #1]
 80018e0:	461a      	mov	r2, r3
 80018e2:	69bb      	ldr	r3, [r7, #24]
 80018e4:	4293      	cmp	r3, r2
 80018e6:	dbee      	blt.n	80018c6 <Skill_Mode+0x36>
		}

		if(LINE_CNT) byte /= LINE_CNT;
 80018e8:	4b7d      	ldr	r3, [pc, #500]	; (8001ae0 <Skill_Mode+0x250>)
 80018ea:	785b      	ldrb	r3, [r3, #1]
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	f000 810c 	beq.w	8001b0a <Skill_Mode+0x27a>
 80018f2:	4b7b      	ldr	r3, [pc, #492]	; (8001ae0 <Skill_Mode+0x250>)
 80018f4:	785b      	ldrb	r3, [r3, #1]
 80018f6:	461a      	mov	r2, r3
 80018f8:	69fb      	ldr	r3, [r7, #28]
 80018fa:	fb93 f3f2 	sdiv	r3, r3, r2
 80018fe:	61fb      	str	r3, [r7, #28]
 8001900:	e103      	b.n	8001b0a <Skill_Mode+0x27a>
	}
	else if(path==LEFT)
 8001902:	4b79      	ldr	r3, [pc, #484]	; (8001ae8 <Skill_Mode+0x258>)
 8001904:	781b      	ldrb	r3, [r3, #0]
 8001906:	2b00      	cmp	r3, #0
 8001908:	d15a      	bne.n	80019c0 <Skill_Mode+0x130>
	{
		byte = LINE1; //az els vonalt kell kvetni
 800190a:	4b75      	ldr	r3, [pc, #468]	; (8001ae0 <Skill_Mode+0x250>)
 800190c:	789b      	ldrb	r3, [r3, #2]
 800190e:	61fb      	str	r3, [r7, #28]
		delta_byte=abs((int)byte-byte_prev);
 8001910:	4b76      	ldr	r3, [pc, #472]	; (8001aec <Skill_Mode+0x25c>)
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	69fa      	ldr	r2, [r7, #28]
 8001916:	1ad3      	subs	r3, r2, r3
 8001918:	2b00      	cmp	r3, #0
 800191a:	bfb8      	it	lt
 800191c:	425b      	neglt	r3, r3
 800191e:	74fb      	strb	r3, [r7, #19]
		/**/
		if((delta_byte>ESTUARY_TH && estuary!=ESTUARY_MODE_INIT)|| estuary==ESTUARY_MODE_ON) //torkolatkompenzls
 8001920:	7cfb      	ldrb	r3, [r7, #19]
 8001922:	2b4b      	cmp	r3, #75	; 0x4b
 8001924:	d903      	bls.n	800192e <Skill_Mode+0x9e>
 8001926:	4b72      	ldr	r3, [pc, #456]	; (8001af0 <Skill_Mode+0x260>)
 8001928:	781b      	ldrb	r3, [r3, #0]
 800192a:	2b00      	cmp	r3, #0
 800192c:	d103      	bne.n	8001936 <Skill_Mode+0xa6>
 800192e:	4b70      	ldr	r3, [pc, #448]	; (8001af0 <Skill_Mode+0x260>)
 8001930:	781b      	ldrb	r3, [r3, #0]
 8001932:	2b02      	cmp	r3, #2
 8001934:	d132      	bne.n	800199c <Skill_Mode+0x10c>
		{
			if(LINE_CNT>1)//torkolatkompenzls csak akkor van ha legalbb 2 vonalat ltunk
 8001936:	4b6a      	ldr	r3, [pc, #424]	; (8001ae0 <Skill_Mode+0x250>)
 8001938:	785b      	ldrb	r3, [r3, #1]
 800193a:	2b01      	cmp	r3, #1
 800193c:	d925      	bls.n	800198a <Skill_Mode+0xfa>
			{
				if(estuary==ESTUARY_MODE_OFF)t_prev=t;//ha most kapcsoltuk be a torkolatkompenzlst, akkor mostantl mrjk az eltelt idt
 800193e:	4b6c      	ldr	r3, [pc, #432]	; (8001af0 <Skill_Mode+0x260>)
 8001940:	781b      	ldrb	r3, [r3, #0]
 8001942:	2b01      	cmp	r3, #1
 8001944:	d102      	bne.n	800194c <Skill_Mode+0xbc>
 8001946:	4a6b      	ldr	r2, [pc, #428]	; (8001af4 <Skill_Mode+0x264>)
 8001948:	683b      	ldr	r3, [r7, #0]
 800194a:	6013      	str	r3, [r2, #0]
				if((t-t_prev)>ESTURAY_TIMEOUT)//400ms utn mindenkppen kilpnk a kompenzlsbl
 800194c:	4b69      	ldr	r3, [pc, #420]	; (8001af4 <Skill_Mode+0x264>)
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	683a      	ldr	r2, [r7, #0]
 8001952:	1ad3      	subs	r3, r2, r3
 8001954:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 8001958:	d908      	bls.n	800196c <Skill_Mode+0xdc>
				{
					estuary=ESTUARY_MODE_OFF; //ha letelt a timeout kilpnk a kompenzlsbl
 800195a:	4b65      	ldr	r3, [pc, #404]	; (8001af0 <Skill_Mode+0x260>)
 800195c:	2201      	movs	r2, #1
 800195e:	701a      	strb	r2, [r3, #0]
					LED_G(0);
 8001960:	2201      	movs	r2, #1
 8001962:	2102      	movs	r1, #2
 8001964:	4864      	ldr	r0, [pc, #400]	; (8001af8 <Skill_Mode+0x268>)
 8001966:	f004 fcaf 	bl	80062c8 <HAL_GPIO_WritePin>
			if(LINE_CNT>1)//torkolatkompenzls csak akkor van ha legalbb 2 vonalat ltunk
 800196a:	e0ce      	b.n	8001b0a <Skill_Mode+0x27a>
				}
				else //ha mg nem telt le az timout id
				{
					byte = rxBuf[1+LINE_CNT]; //ilyenkor az utols vonalat nzzk az els helyett
 800196c:	4b5c      	ldr	r3, [pc, #368]	; (8001ae0 <Skill_Mode+0x250>)
 800196e:	785b      	ldrb	r3, [r3, #1]
 8001970:	3301      	adds	r3, #1
 8001972:	4a5b      	ldr	r2, [pc, #364]	; (8001ae0 <Skill_Mode+0x250>)
 8001974:	5cd3      	ldrb	r3, [r2, r3]
 8001976:	61fb      	str	r3, [r7, #28]
					estuary=ESTUARY_MODE_ON; //ntarts
 8001978:	4b5d      	ldr	r3, [pc, #372]	; (8001af0 <Skill_Mode+0x260>)
 800197a:	2202      	movs	r2, #2
 800197c:	701a      	strb	r2, [r3, #0]
					LED_G(1);
 800197e:	2200      	movs	r2, #0
 8001980:	2102      	movs	r1, #2
 8001982:	485d      	ldr	r0, [pc, #372]	; (8001af8 <Skill_Mode+0x268>)
 8001984:	f004 fca0 	bl	80062c8 <HAL_GPIO_WritePin>
			if(LINE_CNT>1)//torkolatkompenzls csak akkor van ha legalbb 2 vonalat ltunk
 8001988:	e0bf      	b.n	8001b0a <Skill_Mode+0x27a>
				}

			}
			else
			{
				estuary=ESTUARY_MODE_OFF; //ha nincs elg vonal kikapcsoljuk az ntartst (legalbb2 vonal esetn beszlhetnk torkolatrl)
 800198a:	4b59      	ldr	r3, [pc, #356]	; (8001af0 <Skill_Mode+0x260>)
 800198c:	2201      	movs	r2, #1
 800198e:	701a      	strb	r2, [r3, #0]
				LED_G(0);
 8001990:	2201      	movs	r2, #1
 8001992:	2102      	movs	r1, #2
 8001994:	4858      	ldr	r0, [pc, #352]	; (8001af8 <Skill_Mode+0x268>)
 8001996:	f004 fc97 	bl	80062c8 <HAL_GPIO_WritePin>
			if(LINE_CNT>1)//torkolatkompenzls csak akkor van ha legalbb 2 vonalat ltunk
 800199a:	e0b6      	b.n	8001b0a <Skill_Mode+0x27a>
			}
		}
		else if(delta_byte<ESTUARY_EXIT && estuary==ESTUARY_MODE_ON) //ha mr elgg sszeszklt a torkolat, akkor nem kell kompenzlni
 800199c:	7cfb      	ldrb	r3, [r7, #19]
 800199e:	2b2c      	cmp	r3, #44	; 0x2c
 80019a0:	f200 80b3 	bhi.w	8001b0a <Skill_Mode+0x27a>
 80019a4:	4b52      	ldr	r3, [pc, #328]	; (8001af0 <Skill_Mode+0x260>)
 80019a6:	781b      	ldrb	r3, [r3, #0]
 80019a8:	2b02      	cmp	r3, #2
 80019aa:	f040 80ae 	bne.w	8001b0a <Skill_Mode+0x27a>
		{
			estuary=ESTUARY_MODE_OFF;
 80019ae:	4b50      	ldr	r3, [pc, #320]	; (8001af0 <Skill_Mode+0x260>)
 80019b0:	2201      	movs	r2, #1
 80019b2:	701a      	strb	r2, [r3, #0]
			LED_G(0);
 80019b4:	2201      	movs	r2, #1
 80019b6:	2102      	movs	r1, #2
 80019b8:	484f      	ldr	r0, [pc, #316]	; (8001af8 <Skill_Mode+0x268>)
 80019ba:	f004 fc85 	bl	80062c8 <HAL_GPIO_WritePin>
 80019be:	e0a4      	b.n	8001b0a <Skill_Mode+0x27a>
		}

	}
	else if(path==RIGHT)
 80019c0:	4b49      	ldr	r3, [pc, #292]	; (8001ae8 <Skill_Mode+0x258>)
 80019c2:	781b      	ldrb	r3, [r3, #0]
 80019c4:	2b02      	cmp	r3, #2
 80019c6:	d158      	bne.n	8001a7a <Skill_Mode+0x1ea>
	{
		byte = rxBuf[1+LINE_CNT];//az utols vonalat kell kvetni
 80019c8:	4b45      	ldr	r3, [pc, #276]	; (8001ae0 <Skill_Mode+0x250>)
 80019ca:	785b      	ldrb	r3, [r3, #1]
 80019cc:	3301      	adds	r3, #1
 80019ce:	4a44      	ldr	r2, [pc, #272]	; (8001ae0 <Skill_Mode+0x250>)
 80019d0:	5cd3      	ldrb	r3, [r2, r3]
 80019d2:	61fb      	str	r3, [r7, #28]
		delta_byte=abs((int)byte-byte_prev);
 80019d4:	4b45      	ldr	r3, [pc, #276]	; (8001aec <Skill_Mode+0x25c>)
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	69fa      	ldr	r2, [r7, #28]
 80019da:	1ad3      	subs	r3, r2, r3
 80019dc:	2b00      	cmp	r3, #0
 80019de:	bfb8      	it	lt
 80019e0:	425b      	neglt	r3, r3
 80019e2:	74fb      	strb	r3, [r7, #19]
		/**/
		if((delta_byte>ESTUARY_TH && estuary!=ESTUARY_MODE_INIT)|| estuary==ESTUARY_MODE_ON) //torkolatkompenzls
 80019e4:	7cfb      	ldrb	r3, [r7, #19]
 80019e6:	2b4b      	cmp	r3, #75	; 0x4b
 80019e8:	d903      	bls.n	80019f2 <Skill_Mode+0x162>
 80019ea:	4b41      	ldr	r3, [pc, #260]	; (8001af0 <Skill_Mode+0x260>)
 80019ec:	781b      	ldrb	r3, [r3, #0]
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d103      	bne.n	80019fa <Skill_Mode+0x16a>
 80019f2:	4b3f      	ldr	r3, [pc, #252]	; (8001af0 <Skill_Mode+0x260>)
 80019f4:	781b      	ldrb	r3, [r3, #0]
 80019f6:	2b02      	cmp	r3, #2
 80019f8:	d12f      	bne.n	8001a5a <Skill_Mode+0x1ca>
		{
			if(LINE_CNT>1)//torkolatkompenzls csak akkor van ha legalbb 2 vonalat ltunk
 80019fa:	4b39      	ldr	r3, [pc, #228]	; (8001ae0 <Skill_Mode+0x250>)
 80019fc:	785b      	ldrb	r3, [r3, #1]
 80019fe:	2b01      	cmp	r3, #1
 8001a00:	d922      	bls.n	8001a48 <Skill_Mode+0x1b8>
			{
				if(estuary==ESTUARY_MODE_OFF)t_prev=t;//ha most kapcsoltuk be a torkolatkompenzlst, akkor mostantl mrjk az eltelt idt
 8001a02:	4b3b      	ldr	r3, [pc, #236]	; (8001af0 <Skill_Mode+0x260>)
 8001a04:	781b      	ldrb	r3, [r3, #0]
 8001a06:	2b01      	cmp	r3, #1
 8001a08:	d102      	bne.n	8001a10 <Skill_Mode+0x180>
 8001a0a:	4a3a      	ldr	r2, [pc, #232]	; (8001af4 <Skill_Mode+0x264>)
 8001a0c:	683b      	ldr	r3, [r7, #0]
 8001a0e:	6013      	str	r3, [r2, #0]
				if((t-t_prev)>ESTURAY_TIMEOUT)//400ms utn mindenkppen kilpnk a kompenzlsbl
 8001a10:	4b38      	ldr	r3, [pc, #224]	; (8001af4 <Skill_Mode+0x264>)
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	683a      	ldr	r2, [r7, #0]
 8001a16:	1ad3      	subs	r3, r2, r3
 8001a18:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 8001a1c:	d908      	bls.n	8001a30 <Skill_Mode+0x1a0>
				{
					estuary=ESTUARY_MODE_OFF; //ha letelt a timeout kilpnk a kompenzlsbl
 8001a1e:	4b34      	ldr	r3, [pc, #208]	; (8001af0 <Skill_Mode+0x260>)
 8001a20:	2201      	movs	r2, #1
 8001a22:	701a      	strb	r2, [r3, #0]
					LED_G(0);
 8001a24:	2201      	movs	r2, #1
 8001a26:	2102      	movs	r1, #2
 8001a28:	4833      	ldr	r0, [pc, #204]	; (8001af8 <Skill_Mode+0x268>)
 8001a2a:	f004 fc4d 	bl	80062c8 <HAL_GPIO_WritePin>
			if(LINE_CNT>1)//torkolatkompenzls csak akkor van ha legalbb 2 vonalat ltunk
 8001a2e:	e06c      	b.n	8001b0a <Skill_Mode+0x27a>
				}
				else //ha mg nem telt le az id
				{
					byte = rxBuf[2]; //ilyenkor az els vonalat nzzk az utols helyett
 8001a30:	4b2b      	ldr	r3, [pc, #172]	; (8001ae0 <Skill_Mode+0x250>)
 8001a32:	789b      	ldrb	r3, [r3, #2]
 8001a34:	61fb      	str	r3, [r7, #28]
					estuary=ESTUARY_MODE_ON; //ntarts
 8001a36:	4b2e      	ldr	r3, [pc, #184]	; (8001af0 <Skill_Mode+0x260>)
 8001a38:	2202      	movs	r2, #2
 8001a3a:	701a      	strb	r2, [r3, #0]
					LED_G(1);
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	2102      	movs	r1, #2
 8001a40:	482d      	ldr	r0, [pc, #180]	; (8001af8 <Skill_Mode+0x268>)
 8001a42:	f004 fc41 	bl	80062c8 <HAL_GPIO_WritePin>
			if(LINE_CNT>1)//torkolatkompenzls csak akkor van ha legalbb 2 vonalat ltunk
 8001a46:	e060      	b.n	8001b0a <Skill_Mode+0x27a>
				}

			}
			else
			{
				estuary=ESTUARY_MODE_OFF; //ha nincs elg vonal kikapcsoljuk az ntartst
 8001a48:	4b29      	ldr	r3, [pc, #164]	; (8001af0 <Skill_Mode+0x260>)
 8001a4a:	2201      	movs	r2, #1
 8001a4c:	701a      	strb	r2, [r3, #0]
				LED_G(0);
 8001a4e:	2201      	movs	r2, #1
 8001a50:	2102      	movs	r1, #2
 8001a52:	4829      	ldr	r0, [pc, #164]	; (8001af8 <Skill_Mode+0x268>)
 8001a54:	f004 fc38 	bl	80062c8 <HAL_GPIO_WritePin>
			if(LINE_CNT>1)//torkolatkompenzls csak akkor van ha legalbb 2 vonalat ltunk
 8001a58:	e057      	b.n	8001b0a <Skill_Mode+0x27a>
			}
		}
		else if(delta_byte<ESTUARY_EXIT && estuary==ESTUARY_MODE_ON) //ha mr elgg sszeszklt a torkolat, akkor nem kell kompenzlni
 8001a5a:	7cfb      	ldrb	r3, [r7, #19]
 8001a5c:	2b2c      	cmp	r3, #44	; 0x2c
 8001a5e:	d854      	bhi.n	8001b0a <Skill_Mode+0x27a>
 8001a60:	4b23      	ldr	r3, [pc, #140]	; (8001af0 <Skill_Mode+0x260>)
 8001a62:	781b      	ldrb	r3, [r3, #0]
 8001a64:	2b02      	cmp	r3, #2
 8001a66:	d150      	bne.n	8001b0a <Skill_Mode+0x27a>
		{
			estuary=ESTUARY_MODE_OFF;
 8001a68:	4b21      	ldr	r3, [pc, #132]	; (8001af0 <Skill_Mode+0x260>)
 8001a6a:	2201      	movs	r2, #1
 8001a6c:	701a      	strb	r2, [r3, #0]
			LED_G(0);
 8001a6e:	2201      	movs	r2, #1
 8001a70:	2102      	movs	r1, #2
 8001a72:	4821      	ldr	r0, [pc, #132]	; (8001af8 <Skill_Mode+0x268>)
 8001a74:	f004 fc28 	bl	80062c8 <HAL_GPIO_WritePin>
 8001a78:	e047      	b.n	8001b0a <Skill_Mode+0x27a>
		}

	}

	else if(path==MIDDLE)
 8001a7a:	4b1b      	ldr	r3, [pc, #108]	; (8001ae8 <Skill_Mode+0x258>)
 8001a7c:	781b      	ldrb	r3, [r3, #0]
 8001a7e:	2b01      	cmp	r3, #1
 8001a80:	d143      	bne.n	8001b0a <Skill_Mode+0x27a>
	{
		if(LINE_CNT==1)byte = LINE1;//ha csak 1 vonal van, akkor azt kvetjk
 8001a82:	4b17      	ldr	r3, [pc, #92]	; (8001ae0 <Skill_Mode+0x250>)
 8001a84:	785b      	ldrb	r3, [r3, #1]
 8001a86:	2b01      	cmp	r3, #1
 8001a88:	d103      	bne.n	8001a92 <Skill_Mode+0x202>
 8001a8a:	4b15      	ldr	r3, [pc, #84]	; (8001ae0 <Skill_Mode+0x250>)
 8001a8c:	789b      	ldrb	r3, [r3, #2]
 8001a8e:	61fb      	str	r3, [r7, #28]
 8001a90:	e03b      	b.n	8001b0a <Skill_Mode+0x27a>
		else if(LINE_CNT==3)//ha 3 vonal van
 8001a92:	4b13      	ldr	r3, [pc, #76]	; (8001ae0 <Skill_Mode+0x250>)
 8001a94:	785b      	ldrb	r3, [r3, #1]
 8001a96:	2b03      	cmp	r3, #3
 8001a98:	d113      	bne.n	8001ac2 <Skill_Mode+0x232>
		{
			byte = rxBuf[3];//a kzpst kvetjk
 8001a9a:	4b11      	ldr	r3, [pc, #68]	; (8001ae0 <Skill_Mode+0x250>)
 8001a9c:	78db      	ldrb	r3, [r3, #3]
 8001a9e:	61fb      	str	r3, [r7, #28]
			//folyamatosan nzzk, hogy az 1. s 3.vonal milyen messze van a vonalszenor kzpontjtl
			tmp1=abs((int)LINE1-123);
 8001aa0:	4b0f      	ldr	r3, [pc, #60]	; (8001ae0 <Skill_Mode+0x250>)
 8001aa2:	789b      	ldrb	r3, [r3, #2]
 8001aa4:	3b7b      	subs	r3, #123	; 0x7b
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	bfb8      	it	lt
 8001aaa:	425b      	neglt	r3, r3
 8001aac:	4a13      	ldr	r2, [pc, #76]	; (8001afc <Skill_Mode+0x26c>)
 8001aae:	6013      	str	r3, [r2, #0]
			tmp2=abs((int)LINE3-123);
 8001ab0:	4b0b      	ldr	r3, [pc, #44]	; (8001ae0 <Skill_Mode+0x250>)
 8001ab2:	791b      	ldrb	r3, [r3, #4]
 8001ab4:	3b7b      	subs	r3, #123	; 0x7b
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	bfb8      	it	lt
 8001aba:	425b      	neglt	r3, r3
 8001abc:	4a10      	ldr	r2, [pc, #64]	; (8001b00 <Skill_Mode+0x270>)
 8001abe:	6013      	str	r3, [r2, #0]
 8001ac0:	e023      	b.n	8001b0a <Skill_Mode+0x27a>
		}
		else if(LINE_CNT==2)//ha 2 vonal van, az azt jelenti, hogy az elgazs mr annyira sztgazott, hogy csak 2-t ltunk a 3 vonalbl
 8001ac2:	4b07      	ldr	r3, [pc, #28]	; (8001ae0 <Skill_Mode+0x250>)
 8001ac4:	785b      	ldrb	r3, [r3, #1]
 8001ac6:	2b02      	cmp	r3, #2
 8001ac8:	d11f      	bne.n	8001b0a <Skill_Mode+0x27a>
		{
			if(tmp1<tmp2) byte = LINE1; //ha a jobboldali vonalat vesztettk el
 8001aca:	4b0c      	ldr	r3, [pc, #48]	; (8001afc <Skill_Mode+0x26c>)
 8001acc:	681a      	ldr	r2, [r3, #0]
 8001ace:	4b0c      	ldr	r3, [pc, #48]	; (8001b00 <Skill_Mode+0x270>)
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	429a      	cmp	r2, r3
 8001ad4:	da16      	bge.n	8001b04 <Skill_Mode+0x274>
 8001ad6:	4b02      	ldr	r3, [pc, #8]	; (8001ae0 <Skill_Mode+0x250>)
 8001ad8:	789b      	ldrb	r3, [r3, #2]
 8001ada:	61fb      	str	r3, [r7, #28]
 8001adc:	e015      	b.n	8001b0a <Skill_Mode+0x27a>
 8001ade:	bf00      	nop
 8001ae0:	20000568 	.word	0x20000568
 8001ae4:	20000264 	.word	0x20000264
 8001ae8:	20000263 	.word	0x20000263
 8001aec:	2000052c 	.word	0x2000052c
 8001af0:	20000530 	.word	0x20000530
 8001af4:	20000534 	.word	0x20000534
 8001af8:	40020400 	.word	0x40020400
 8001afc:	20000538 	.word	0x20000538
 8001b00:	2000053c 	.word	0x2000053c
			else byte = LINE2; //ha a baloldali vonalat vesztettk el
 8001b04:	4b2c      	ldr	r3, [pc, #176]	; (8001bb8 <Skill_Mode+0x328>)
 8001b06:	78db      	ldrb	r3, [r3, #3]
 8001b08:	61fb      	str	r3, [r7, #28]
		}
	}
	if(estuary==ESTUARY_MODE_INIT)estuary=ESTUARY_MODE_OFF;
 8001b0a:	4b2c      	ldr	r3, [pc, #176]	; (8001bbc <Skill_Mode+0x32c>)
 8001b0c:	781b      	ldrb	r3, [r3, #0]
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d102      	bne.n	8001b18 <Skill_Mode+0x288>
 8001b12:	4b2a      	ldr	r3, [pc, #168]	; (8001bbc <Skill_Mode+0x32c>)
 8001b14:	2201      	movs	r2, #1
 8001b16:	701a      	strb	r2, [r3, #0]
	//p = (float)byte * 204/248.0-102;
	p = (float)byte * 204/255.0-102;
 8001b18:	69fb      	ldr	r3, [r7, #28]
 8001b1a:	ee07 3a90 	vmov	s15, r3
 8001b1e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b22:	ed9f 7a27 	vldr	s14, [pc, #156]	; 8001bc0 <Skill_Mode+0x330>
 8001b26:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001b2a:	ee17 0a90 	vmov	r0, s15
 8001b2e:	f7fe fd2b 	bl	8000588 <__aeabi_f2d>
 8001b32:	a31f      	add	r3, pc, #124	; (adr r3, 8001bb0 <Skill_Mode+0x320>)
 8001b34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b38:	f7fe fea8 	bl	800088c <__aeabi_ddiv>
 8001b3c:	4602      	mov	r2, r0
 8001b3e:	460b      	mov	r3, r1
 8001b40:	4610      	mov	r0, r2
 8001b42:	4619      	mov	r1, r3
 8001b44:	f04f 0200 	mov.w	r2, #0
 8001b48:	4b1e      	ldr	r3, [pc, #120]	; (8001bc4 <Skill_Mode+0x334>)
 8001b4a:	f7fe fbbd 	bl	80002c8 <__aeabi_dsub>
 8001b4e:	4602      	mov	r2, r0
 8001b50:	460b      	mov	r3, r1
 8001b52:	4610      	mov	r0, r2
 8001b54:	4619      	mov	r1, r3
 8001b56:	f7ff f847 	bl	8000be8 <__aeabi_d2f>
 8001b5a:	4603      	mov	r3, r0
 8001b5c:	617b      	str	r3, [r7, #20]
	gamma = -kP * p  - kD*(p-p_prev);
 8001b5e:	edd7 7a02 	vldr	s15, [r7, #8]
 8001b62:	eeb1 7a67 	vneg.f32	s14, s15
 8001b66:	edd7 7a05 	vldr	s15, [r7, #20]
 8001b6a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001b6e:	4b16      	ldr	r3, [pc, #88]	; (8001bc8 <Skill_Mode+0x338>)
 8001b70:	edd3 7a00 	vldr	s15, [r3]
 8001b74:	edd7 6a05 	vldr	s13, [r7, #20]
 8001b78:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001b7c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001b80:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001b84:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b88:	4b10      	ldr	r3, [pc, #64]	; (8001bcc <Skill_Mode+0x33c>)
 8001b8a:	edc3 7a00 	vstr	s15, [r3]
	p_prev = p;
 8001b8e:	4a0e      	ldr	r2, [pc, #56]	; (8001bc8 <Skill_Mode+0x338>)
 8001b90:	697b      	ldr	r3, [r7, #20]
 8001b92:	6013      	str	r3, [r2, #0]
	byte_prev=byte;
 8001b94:	4a0e      	ldr	r2, [pc, #56]	; (8001bd0 <Skill_Mode+0x340>)
 8001b96:	69fb      	ldr	r3, [r7, #28]
 8001b98:	6013      	str	r3, [r2, #0]

	return gamma;
 8001b9a:	4b0c      	ldr	r3, [pc, #48]	; (8001bcc <Skill_Mode+0x33c>)
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	ee07 3a90 	vmov	s15, r3
}
 8001ba2:	eeb0 0a67 	vmov.f32	s0, s15
 8001ba6:	3720      	adds	r7, #32
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	bd80      	pop	{r7, pc}
 8001bac:	f3af 8000 	nop.w
 8001bb0:	00000000 	.word	0x00000000
 8001bb4:	406fe000 	.word	0x406fe000
 8001bb8:	20000568 	.word	0x20000568
 8001bbc:	20000530 	.word	0x20000530
 8001bc0:	434c0000 	.word	0x434c0000
 8001bc4:	40598000 	.word	0x40598000
 8001bc8:	20000540 	.word	0x20000540
 8001bcc:	20000544 	.word	0x20000544
 8001bd0:	2000052c 	.word	0x2000052c

08001bd4 <Detect_Node3>:
	}

}

void Detect_Node3(UART_HandleTypeDef *huart_debugg, uint32_t t)
{
 8001bd4:	b480      	push	{r7}
 8001bd6:	b083      	sub	sp, #12
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]
 8001bdc:	6039      	str	r1, [r7, #0]
	static uint32_t dt=0;
	static uint32_t t_prev=0;

	dt=t-t_prev;
 8001bde:	4b15      	ldr	r3, [pc, #84]	; (8001c34 <Detect_Node3+0x60>)
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	683a      	ldr	r2, [r7, #0]
 8001be4:	1ad3      	subs	r3, r2, r3
 8001be6:	4a14      	ldr	r2, [pc, #80]	; (8001c38 <Detect_Node3+0x64>)
 8001be8:	6013      	str	r3, [r2, #0]
	if(LINE_CNT==4 && dt> 1500)
 8001bea:	4b14      	ldr	r3, [pc, #80]	; (8001c3c <Detect_Node3+0x68>)
 8001bec:	785b      	ldrb	r3, [r3, #1]
 8001bee:	2b04      	cmp	r3, #4
 8001bf0:	d10e      	bne.n	8001c10 <Detect_Node3+0x3c>
 8001bf2:	4b11      	ldr	r3, [pc, #68]	; (8001c38 <Detect_Node3+0x64>)
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8001bfa:	4293      	cmp	r3, r2
 8001bfc:	d908      	bls.n	8001c10 <Detect_Node3+0x3c>
	{
		nodeDetected=1;
 8001bfe:	4b10      	ldr	r3, [pc, #64]	; (8001c40 <Detect_Node3+0x6c>)
 8001c00:	2201      	movs	r2, #1
 8001c02:	701a      	strb	r2, [r3, #0]
		/*
		if(path==0)path=2;
		else if(path==2)path=0;*/
		ignore=1;
 8001c04:	4b0f      	ldr	r3, [pc, #60]	; (8001c44 <Detect_Node3+0x70>)
 8001c06:	2201      	movs	r2, #1
 8001c08:	701a      	strb	r2, [r3, #0]

		t_prev=t;
 8001c0a:	4a0a      	ldr	r2, [pc, #40]	; (8001c34 <Detect_Node3+0x60>)
 8001c0c:	683b      	ldr	r3, [r7, #0]
 8001c0e:	6013      	str	r3, [r2, #0]
	}

	if(ignore && dt>200)
 8001c10:	4b0c      	ldr	r3, [pc, #48]	; (8001c44 <Detect_Node3+0x70>)
 8001c12:	781b      	ldrb	r3, [r3, #0]
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d006      	beq.n	8001c26 <Detect_Node3+0x52>
 8001c18:	4b07      	ldr	r3, [pc, #28]	; (8001c38 <Detect_Node3+0x64>)
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	2bc8      	cmp	r3, #200	; 0xc8
 8001c1e:	d902      	bls.n	8001c26 <Detect_Node3+0x52>
	{
		ignore=0;
 8001c20:	4b08      	ldr	r3, [pc, #32]	; (8001c44 <Detect_Node3+0x70>)
 8001c22:	2200      	movs	r2, #0
 8001c24:	701a      	strb	r2, [r3, #0]
	}
}
 8001c26:	bf00      	nop
 8001c28:	370c      	adds	r7, #12
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c30:	4770      	bx	lr
 8001c32:	bf00      	nop
 8001c34:	20000548 	.word	0x20000548
 8001c38:	2000054c 	.word	0x2000054c
 8001c3c:	20000568 	.word	0x20000568
 8001c40:	20000262 	.word	0x20000262
 8001c44:	20000264 	.word	0x20000264

08001c48 <Battery_Voltage_Compensate>:
float v=0;
//ha 1000 akkor a motor full csutkn megy elre
//ha -1000 akkor a motor full csutkn megy htra

void Battery_Voltage_Compensate(ADC_HandleTypeDef *hadc_UNiMh,ADC_HandleTypeDef *hadc_ULiPo,UART_HandleTypeDef *huart_debugg)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b090      	sub	sp, #64	; 0x40
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	60f8      	str	r0, [r7, #12]
 8001c50:	60b9      	str	r1, [r7, #8]
 8001c52:	607a      	str	r2, [r7, #4]
	char msg[30];
	uint32_t raw=0;
 8001c54:	2300      	movs	r3, #0
 8001c56:	63fb      	str	r3, [r7, #60]	; 0x3c
	float bat;
	int i;

	//NiMh akku mrse
	for(i=0;i<20;i++)
 8001c58:	2300      	movs	r3, #0
 8001c5a:	63bb      	str	r3, [r7, #56]	; 0x38
 8001c5c:	e016      	b.n	8001c8c <Battery_Voltage_Compensate+0x44>
	{
		HAL_ADC_Start(hadc_UNiMh);
 8001c5e:	68f8      	ldr	r0, [r7, #12]
 8001c60:	f002 fd00 	bl	8004664 <HAL_ADC_Start>
		HAL_Delay(10);
 8001c64:	200a      	movs	r0, #10
 8001c66:	f002 fc95 	bl	8004594 <HAL_Delay>
		HAL_ADC_PollForConversion(hadc_UNiMh,20);
 8001c6a:	2114      	movs	r1, #20
 8001c6c:	68f8      	ldr	r0, [r7, #12]
 8001c6e:	f002 fdcb 	bl	8004808 <HAL_ADC_PollForConversion>
		HAL_Delay(10);
 8001c72:	200a      	movs	r0, #10
 8001c74:	f002 fc8e 	bl	8004594 <HAL_Delay>
		raw += HAL_ADC_GetValue(hadc_UNiMh);
 8001c78:	68f8      	ldr	r0, [r7, #12]
 8001c7a:	f002 fe50 	bl	800491e <HAL_ADC_GetValue>
 8001c7e:	4602      	mov	r2, r0
 8001c80:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001c82:	4413      	add	r3, r2
 8001c84:	63fb      	str	r3, [r7, #60]	; 0x3c
	for(i=0;i<20;i++)
 8001c86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001c88:	3301      	adds	r3, #1
 8001c8a:	63bb      	str	r3, [r7, #56]	; 0x38
 8001c8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001c8e:	2b13      	cmp	r3, #19
 8001c90:	dde5      	ble.n	8001c5e <Battery_Voltage_Compensate+0x16>
	}
	bat=(float)raw * 0.00460575 / 20.0;//ez a mi feszltsgnk V-ban
 8001c92:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001c94:	ee07 3a90 	vmov	s15, r3
 8001c98:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001c9c:	ee17 0a90 	vmov	r0, s15
 8001ca0:	f7fe fc72 	bl	8000588 <__aeabi_f2d>
 8001ca4:	a37b      	add	r3, pc, #492	; (adr r3, 8001e94 <Battery_Voltage_Compensate+0x24c>)
 8001ca6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001caa:	f7fe fcc5 	bl	8000638 <__aeabi_dmul>
 8001cae:	4602      	mov	r2, r0
 8001cb0:	460b      	mov	r3, r1
 8001cb2:	4610      	mov	r0, r2
 8001cb4:	4619      	mov	r1, r3
 8001cb6:	f04f 0200 	mov.w	r2, #0
 8001cba:	4b71      	ldr	r3, [pc, #452]	; (8001e80 <Battery_Voltage_Compensate+0x238>)
 8001cbc:	f7fe fde6 	bl	800088c <__aeabi_ddiv>
 8001cc0:	4602      	mov	r2, r0
 8001cc2:	460b      	mov	r3, r1
 8001cc4:	4610      	mov	r0, r2
 8001cc6:	4619      	mov	r1, r3
 8001cc8:	f7fe ff8e 	bl	8000be8 <__aeabi_d2f>
 8001ccc:	4603      	mov	r3, r0
 8001cce:	637b      	str	r3, [r7, #52]	; 0x34
	sprintf(msg,"NiMh charge: %2.2f V \r\n", bat);
 8001cd0:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8001cd2:	f7fe fc59 	bl	8000588 <__aeabi_f2d>
 8001cd6:	4602      	mov	r2, r0
 8001cd8:	460b      	mov	r3, r1
 8001cda:	f107 0014 	add.w	r0, r7, #20
 8001cde:	4969      	ldr	r1, [pc, #420]	; (8001e84 <Battery_Voltage_Compensate+0x23c>)
 8001ce0:	f008 fe1e 	bl	800a920 <siprintf>
	HAL_UART_Transmit(huart_debugg, (uint8_t*) msg, strlen(msg),10);
 8001ce4:	f107 0314 	add.w	r3, r7, #20
 8001ce8:	4618      	mov	r0, r3
 8001cea:	f7fe fa91 	bl	8000210 <strlen>
 8001cee:	4603      	mov	r3, r0
 8001cf0:	b29a      	uxth	r2, r3
 8001cf2:	f107 0114 	add.w	r1, r7, #20
 8001cf6:	230a      	movs	r3, #10
 8001cf8:	6878      	ldr	r0, [r7, #4]
 8001cfa:	f007 f8a8 	bl	8008e4e <HAL_UART_Transmit>

	if(bat)compensation=7.75/bat;
 8001cfe:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8001d02:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001d06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d0a:	d009      	beq.n	8001d20 <Battery_Voltage_Compensate+0xd8>
 8001d0c:	eef1 6a0f 	vmov.f32	s13, #31	; 0x40f80000  7.750
 8001d10:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8001d14:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001d18:	4b5b      	ldr	r3, [pc, #364]	; (8001e88 <Battery_Voltage_Compensate+0x240>)
 8001d1a:	edc3 7a00 	vstr	s15, [r3]
 8001d1e:	e003      	b.n	8001d28 <Battery_Voltage_Compensate+0xe0>
	else compensation=1;
 8001d20:	4b59      	ldr	r3, [pc, #356]	; (8001e88 <Battery_Voltage_Compensate+0x240>)
 8001d22:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001d26:	601a      	str	r2, [r3, #0]

	if(bat < 7.2)
 8001d28:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8001d2a:	f7fe fc2d 	bl	8000588 <__aeabi_f2d>
 8001d2e:	a34e      	add	r3, pc, #312	; (adr r3, 8001e68 <Battery_Voltage_Compensate+0x220>)
 8001d30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d34:	f7fe fef2 	bl	8000b1c <__aeabi_dcmplt>
 8001d38:	4603      	mov	r3, r0
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d010      	beq.n	8001d60 <Battery_Voltage_Compensate+0x118>
	{
		for(i=0;i<10;i++)
 8001d3e:	2300      	movs	r3, #0
 8001d40:	63bb      	str	r3, [r7, #56]	; 0x38
 8001d42:	e00a      	b.n	8001d5a <Battery_Voltage_Compensate+0x112>
		{
			LED_Y_TOGGLE;
 8001d44:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001d48:	4850      	ldr	r0, [pc, #320]	; (8001e8c <Battery_Voltage_Compensate+0x244>)
 8001d4a:	f004 fad6 	bl	80062fa <HAL_GPIO_TogglePin>
			HAL_Delay(200);
 8001d4e:	20c8      	movs	r0, #200	; 0xc8
 8001d50:	f002 fc20 	bl	8004594 <HAL_Delay>
		for(i=0;i<10;i++)
 8001d54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001d56:	3301      	adds	r3, #1
 8001d58:	63bb      	str	r3, [r7, #56]	; 0x38
 8001d5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001d5c:	2b09      	cmp	r3, #9
 8001d5e:	ddf1      	ble.n	8001d44 <Battery_Voltage_Compensate+0xfc>
		}
	}

	//LiPo akku mrse
	raw=0;
 8001d60:	2300      	movs	r3, #0
 8001d62:	63fb      	str	r3, [r7, #60]	; 0x3c
	for(i=0;i<20;i++)
 8001d64:	2300      	movs	r3, #0
 8001d66:	63bb      	str	r3, [r7, #56]	; 0x38
 8001d68:	e016      	b.n	8001d98 <Battery_Voltage_Compensate+0x150>
	{
		HAL_ADC_Start(hadc_ULiPo);
 8001d6a:	68b8      	ldr	r0, [r7, #8]
 8001d6c:	f002 fc7a 	bl	8004664 <HAL_ADC_Start>
		HAL_Delay(10);
 8001d70:	200a      	movs	r0, #10
 8001d72:	f002 fc0f 	bl	8004594 <HAL_Delay>
		HAL_ADC_PollForConversion(hadc_ULiPo,20);
 8001d76:	2114      	movs	r1, #20
 8001d78:	68b8      	ldr	r0, [r7, #8]
 8001d7a:	f002 fd45 	bl	8004808 <HAL_ADC_PollForConversion>
		HAL_Delay(10);
 8001d7e:	200a      	movs	r0, #10
 8001d80:	f002 fc08 	bl	8004594 <HAL_Delay>
		raw += HAL_ADC_GetValue(hadc_ULiPo);
 8001d84:	68b8      	ldr	r0, [r7, #8]
 8001d86:	f002 fdca 	bl	800491e <HAL_ADC_GetValue>
 8001d8a:	4602      	mov	r2, r0
 8001d8c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001d8e:	4413      	add	r3, r2
 8001d90:	63fb      	str	r3, [r7, #60]	; 0x3c
	for(i=0;i<20;i++)
 8001d92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001d94:	3301      	adds	r3, #1
 8001d96:	63bb      	str	r3, [r7, #56]	; 0x38
 8001d98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001d9a:	2b13      	cmp	r3, #19
 8001d9c:	dde5      	ble.n	8001d6a <Battery_Voltage_Compensate+0x122>

	}
	bat = (float)raw * 0.003241242 / 20.0 + 0.02;//ez a mi feszltsgnk V-ban
 8001d9e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001da0:	ee07 3a90 	vmov	s15, r3
 8001da4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001da8:	ee17 0a90 	vmov	r0, s15
 8001dac:	f7fe fbec 	bl	8000588 <__aeabi_f2d>
 8001db0:	a32f      	add	r3, pc, #188	; (adr r3, 8001e70 <Battery_Voltage_Compensate+0x228>)
 8001db2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001db6:	f7fe fc3f 	bl	8000638 <__aeabi_dmul>
 8001dba:	4602      	mov	r2, r0
 8001dbc:	460b      	mov	r3, r1
 8001dbe:	4610      	mov	r0, r2
 8001dc0:	4619      	mov	r1, r3
 8001dc2:	f04f 0200 	mov.w	r2, #0
 8001dc6:	4b2e      	ldr	r3, [pc, #184]	; (8001e80 <Battery_Voltage_Compensate+0x238>)
 8001dc8:	f7fe fd60 	bl	800088c <__aeabi_ddiv>
 8001dcc:	4602      	mov	r2, r0
 8001dce:	460b      	mov	r3, r1
 8001dd0:	4610      	mov	r0, r2
 8001dd2:	4619      	mov	r1, r3
 8001dd4:	a328      	add	r3, pc, #160	; (adr r3, 8001e78 <Battery_Voltage_Compensate+0x230>)
 8001dd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001dda:	f7fe fa77 	bl	80002cc <__adddf3>
 8001dde:	4602      	mov	r2, r0
 8001de0:	460b      	mov	r3, r1
 8001de2:	4610      	mov	r0, r2
 8001de4:	4619      	mov	r1, r3
 8001de6:	f7fe feff 	bl	8000be8 <__aeabi_d2f>
 8001dea:	4603      	mov	r3, r0
 8001dec:	637b      	str	r3, [r7, #52]	; 0x34
	sprintf(msg,"LiPo charge: %2.2f V \r\n", bat);
 8001dee:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8001df0:	f7fe fbca 	bl	8000588 <__aeabi_f2d>
 8001df4:	4602      	mov	r2, r0
 8001df6:	460b      	mov	r3, r1
 8001df8:	f107 0014 	add.w	r0, r7, #20
 8001dfc:	4924      	ldr	r1, [pc, #144]	; (8001e90 <Battery_Voltage_Compensate+0x248>)
 8001dfe:	f008 fd8f 	bl	800a920 <siprintf>
	HAL_UART_Transmit(huart_debugg, (uint8_t*)msg, strlen(msg),10);
 8001e02:	f107 0314 	add.w	r3, r7, #20
 8001e06:	4618      	mov	r0, r3
 8001e08:	f7fe fa02 	bl	8000210 <strlen>
 8001e0c:	4603      	mov	r3, r0
 8001e0e:	b29a      	uxth	r2, r3
 8001e10:	f107 0114 	add.w	r1, r7, #20
 8001e14:	230a      	movs	r3, #10
 8001e16:	6878      	ldr	r0, [r7, #4]
 8001e18:	f007 f819 	bl	8008e4e <HAL_UART_Transmit>

	/**/
	if(bat < 10)
 8001e1c:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8001e20:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001e24:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001e28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e2c:	d510      	bpl.n	8001e50 <Battery_Voltage_Compensate+0x208>
	{
		for(i=0;i<20;i++)
 8001e2e:	2300      	movs	r3, #0
 8001e30:	63bb      	str	r3, [r7, #56]	; 0x38
 8001e32:	e00a      	b.n	8001e4a <Battery_Voltage_Compensate+0x202>
		{
			LED_Y_TOGGLE;
 8001e34:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001e38:	4814      	ldr	r0, [pc, #80]	; (8001e8c <Battery_Voltage_Compensate+0x244>)
 8001e3a:	f004 fa5e 	bl	80062fa <HAL_GPIO_TogglePin>
			HAL_Delay(200);
 8001e3e:	20c8      	movs	r0, #200	; 0xc8
 8001e40:	f002 fba8 	bl	8004594 <HAL_Delay>
		for(i=0;i<20;i++)
 8001e44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001e46:	3301      	adds	r3, #1
 8001e48:	63bb      	str	r3, [r7, #56]	; 0x38
 8001e4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001e4c:	2b13      	cmp	r3, #19
 8001e4e:	ddf1      	ble.n	8001e34 <Battery_Voltage_Compensate+0x1ec>
		}
	}

	LED_Y(0);
 8001e50:	2201      	movs	r2, #1
 8001e52:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001e56:	480d      	ldr	r0, [pc, #52]	; (8001e8c <Battery_Voltage_Compensate+0x244>)
 8001e58:	f004 fa36 	bl	80062c8 <HAL_GPIO_WritePin>

}
 8001e5c:	bf00      	nop
 8001e5e:	3740      	adds	r7, #64	; 0x40
 8001e60:	46bd      	mov	sp, r7
 8001e62:	bd80      	pop	{r7, pc}
 8001e64:	f3af 8000 	nop.w
 8001e68:	cccccccd 	.word	0xcccccccd
 8001e6c:	401ccccc 	.word	0x401ccccc
 8001e70:	8c6df334 	.word	0x8c6df334
 8001e74:	3f6a8d60 	.word	0x3f6a8d60
 8001e78:	47ae147b 	.word	0x47ae147b
 8001e7c:	3f947ae1 	.word	0x3f947ae1
 8001e80:	40340000 	.word	0x40340000
 8001e84:	0800e330 	.word	0x0800e330
 8001e88:	20000008 	.word	0x20000008
 8001e8c:	40020400 	.word	0x40020400
 8001e90:	0800e348 	.word	0x0800e348
 8001e94:	99fa11a9 	.word	0x99fa11a9
 8001e98:	3f72dd7a 	.word	0x3f72dd7a
 8001e9c:	00000000 	.word	0x00000000

08001ea0 <Measure_Velocity_Task>:

void Measure_Velocity_Task(TIM_HandleTypeDef *htim_encoder,uint32_t tick, uint32_t period)
{
 8001ea0:	b5b0      	push	{r4, r5, r7, lr}
 8001ea2:	b086      	sub	sp, #24
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	60f8      	str	r0, [r7, #12]
 8001ea8:	60b9      	str	r1, [r7, #8]
 8001eaa:	607a      	str	r2, [r7, #4]
	static uint32_t tick_prev=0;
	static uint32_t measure_v_task_tick=4;
	static float alpha=0.3;
	static float invalpha=0.7;
	float v_uj=0;
 8001eac:	f04f 0300 	mov.w	r3, #0
 8001eb0:	617b      	str	r3, [r7, #20]

	if(measure_v_task_tick>tick) return;
 8001eb2:	4b31      	ldr	r3, [pc, #196]	; (8001f78 <Measure_Velocity_Task+0xd8>)
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	68ba      	ldr	r2, [r7, #8]
 8001eb8:	429a      	cmp	r2, r3
 8001eba:	d354      	bcc.n	8001f66 <Measure_Velocity_Task+0xc6>
	measure_v_task_tick= tick + period;
 8001ebc:	68ba      	ldr	r2, [r7, #8]
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	4413      	add	r3, r2
 8001ec2:	4a2d      	ldr	r2, [pc, #180]	; (8001f78 <Measure_Velocity_Task+0xd8>)
 8001ec4:	6013      	str	r3, [r2, #0]
	if(!tick_prev)
 8001ec6:	4b2d      	ldr	r3, [pc, #180]	; (8001f7c <Measure_Velocity_Task+0xdc>)
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d103      	bne.n	8001ed6 <Measure_Velocity_Task+0x36>
	{
		tick_prev=tick;
 8001ece:	4a2b      	ldr	r2, [pc, #172]	; (8001f7c <Measure_Velocity_Task+0xdc>)
 8001ed0:	68bb      	ldr	r3, [r7, #8]
 8001ed2:	6013      	str	r3, [r2, #0]
		return;
 8001ed4:	e048      	b.n	8001f68 <Measure_Velocity_Task+0xc8>
	}
	v_uj =((float) 0x8000 - (float) __HAL_TIM_GET_COUNTER(htim_encoder))*7.49/(float)period; //mm/s dimenzi
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001edc:	ee07 3a90 	vmov	s15, r3
 8001ee0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001ee4:	ed9f 7a26 	vldr	s14, [pc, #152]	; 8001f80 <Measure_Velocity_Task+0xe0>
 8001ee8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001eec:	ee17 0a90 	vmov	r0, s15
 8001ef0:	f7fe fb4a 	bl	8000588 <__aeabi_f2d>
 8001ef4:	a31e      	add	r3, pc, #120	; (adr r3, 8001f70 <Measure_Velocity_Task+0xd0>)
 8001ef6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001efa:	f7fe fb9d 	bl	8000638 <__aeabi_dmul>
 8001efe:	4602      	mov	r2, r0
 8001f00:	460b      	mov	r3, r1
 8001f02:	4614      	mov	r4, r2
 8001f04:	461d      	mov	r5, r3
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	ee07 3a90 	vmov	s15, r3
 8001f0c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001f10:	ee17 0a90 	vmov	r0, s15
 8001f14:	f7fe fb38 	bl	8000588 <__aeabi_f2d>
 8001f18:	4602      	mov	r2, r0
 8001f1a:	460b      	mov	r3, r1
 8001f1c:	4620      	mov	r0, r4
 8001f1e:	4629      	mov	r1, r5
 8001f20:	f7fe fcb4 	bl	800088c <__aeabi_ddiv>
 8001f24:	4602      	mov	r2, r0
 8001f26:	460b      	mov	r3, r1
 8001f28:	4610      	mov	r0, r2
 8001f2a:	4619      	mov	r1, r3
 8001f2c:	f7fe fe5c 	bl	8000be8 <__aeabi_d2f>
 8001f30:	4603      	mov	r3, r0
 8001f32:	617b      	str	r3, [r7, #20]
	TIM8->CNT=0x8000;
 8001f34:	4b13      	ldr	r3, [pc, #76]	; (8001f84 <Measure_Velocity_Task+0xe4>)
 8001f36:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001f3a:	625a      	str	r2, [r3, #36]	; 0x24
	//tick_prev=tick;
	//exponencilis szrs
	v = alpha*(float)v_uj + invalpha*v;
 8001f3c:	4b12      	ldr	r3, [pc, #72]	; (8001f88 <Measure_Velocity_Task+0xe8>)
 8001f3e:	ed93 7a00 	vldr	s14, [r3]
 8001f42:	edd7 7a05 	vldr	s15, [r7, #20]
 8001f46:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001f4a:	4b10      	ldr	r3, [pc, #64]	; (8001f8c <Measure_Velocity_Task+0xec>)
 8001f4c:	edd3 6a00 	vldr	s13, [r3]
 8001f50:	4b0f      	ldr	r3, [pc, #60]	; (8001f90 <Measure_Velocity_Task+0xf0>)
 8001f52:	edd3 7a00 	vldr	s15, [r3]
 8001f56:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001f5a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f5e:	4b0c      	ldr	r3, [pc, #48]	; (8001f90 <Measure_Velocity_Task+0xf0>)
 8001f60:	edc3 7a00 	vstr	s15, [r3]
 8001f64:	e000      	b.n	8001f68 <Measure_Velocity_Task+0xc8>
	if(measure_v_task_tick>tick) return;
 8001f66:	bf00      	nop
}
 8001f68:	3718      	adds	r7, #24
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	bdb0      	pop	{r4, r5, r7, pc}
 8001f6e:	bf00      	nop
 8001f70:	8f5c28f6 	.word	0x8f5c28f6
 8001f74:	401df5c2 	.word	0x401df5c2
 8001f78:	2000000c 	.word	0x2000000c
 8001f7c:	20000554 	.word	0x20000554
 8001f80:	47000000 	.word	0x47000000
 8001f84:	40010400 	.word	0x40010400
 8001f88:	20000010 	.word	0x20000010
 8001f8c:	20000014 	.word	0x20000014
 8001f90:	20000550 	.word	0x20000550
 8001f94:	00000000 	.word	0x00000000

08001f98 <Motor_Drive_Task>:

void Motor_Drive_Task(TIM_HandleTypeDef *htim_motor, UART_HandleTypeDef *huart, uint32_t tick, uint32_t period) //DUTY paramtert kiszedtem -> vltoztassuk a globlis vltozt
{
 8001f98:	b5b0      	push	{r4, r5, r7, lr}
 8001f9a:	b086      	sub	sp, #24
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	60f8      	str	r0, [r7, #12]
 8001fa0:	60b9      	str	r1, [r7, #8]
 8001fa2:	607a      	str	r2, [r7, #4]
 8001fa4:	603b      	str	r3, [r7, #0]
	static uint32_t motor_drive_task_tick=5;
	static float f,u=0;

	int32_t ccr1;
	int32_t ccr2;
	if(motor_drive_task_tick>tick) return;
 8001fa6:	4b88      	ldr	r3, [pc, #544]	; (80021c8 <Motor_Drive_Task+0x230>)
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	687a      	ldr	r2, [r7, #4]
 8001fac:	429a      	cmp	r2, r3
 8001fae:	f0c0 80f8 	bcc.w	80021a2 <Motor_Drive_Task+0x20a>
	motor_drive_task_tick= tick + period;
 8001fb2:	687a      	ldr	r2, [r7, #4]
 8001fb4:	683b      	ldr	r3, [r7, #0]
 8001fb6:	4413      	add	r3, r2
 8001fb8:	4a83      	ldr	r2, [pc, #524]	; (80021c8 <Motor_Drive_Task+0x230>)
 8001fba:	6013      	str	r3, [r2, #0]

	if(motorEnRemote && motorEnLineOk) //ha nem nyomtunk vszstopot s az akkuk is rendben vannak akkor prghet a motor
 8001fbc:	4b83      	ldr	r3, [pc, #524]	; (80021cc <Motor_Drive_Task+0x234>)
 8001fbe:	781b      	ldrb	r3, [r3, #0]
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	f000 80b4 	beq.w	800212e <Motor_Drive_Task+0x196>
 8001fc6:	4b82      	ldr	r3, [pc, #520]	; (80021d0 <Motor_Drive_Task+0x238>)
 8001fc8:	781b      	ldrb	r3, [r3, #0]
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	f000 80af 	beq.w	800212e <Motor_Drive_Task+0x196>
	{
		//az u paramter a bevatkoz jel minusz holtsvot adja meg
		u= KC * (v_ref - v) * compensation + f;
 8001fd0:	4b80      	ldr	r3, [pc, #512]	; (80021d4 <Motor_Drive_Task+0x23c>)
 8001fd2:	ed93 7a00 	vldr	s14, [r3]
 8001fd6:	4b80      	ldr	r3, [pc, #512]	; (80021d8 <Motor_Drive_Task+0x240>)
 8001fd8:	edd3 7a00 	vldr	s15, [r3]
 8001fdc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001fe0:	ee17 0a90 	vmov	r0, s15
 8001fe4:	f7fe fad0 	bl	8000588 <__aeabi_f2d>
 8001fe8:	a371      	add	r3, pc, #452	; (adr r3, 80021b0 <Motor_Drive_Task+0x218>)
 8001fea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fee:	f7fe fb23 	bl	8000638 <__aeabi_dmul>
 8001ff2:	4602      	mov	r2, r0
 8001ff4:	460b      	mov	r3, r1
 8001ff6:	4614      	mov	r4, r2
 8001ff8:	461d      	mov	r5, r3
 8001ffa:	4b78      	ldr	r3, [pc, #480]	; (80021dc <Motor_Drive_Task+0x244>)
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	4618      	mov	r0, r3
 8002000:	f7fe fac2 	bl	8000588 <__aeabi_f2d>
 8002004:	4602      	mov	r2, r0
 8002006:	460b      	mov	r3, r1
 8002008:	4620      	mov	r0, r4
 800200a:	4629      	mov	r1, r5
 800200c:	f7fe fb14 	bl	8000638 <__aeabi_dmul>
 8002010:	4602      	mov	r2, r0
 8002012:	460b      	mov	r3, r1
 8002014:	4614      	mov	r4, r2
 8002016:	461d      	mov	r5, r3
 8002018:	4b71      	ldr	r3, [pc, #452]	; (80021e0 <Motor_Drive_Task+0x248>)
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	4618      	mov	r0, r3
 800201e:	f7fe fab3 	bl	8000588 <__aeabi_f2d>
 8002022:	4602      	mov	r2, r0
 8002024:	460b      	mov	r3, r1
 8002026:	4620      	mov	r0, r4
 8002028:	4629      	mov	r1, r5
 800202a:	f7fe f94f 	bl	80002cc <__adddf3>
 800202e:	4602      	mov	r2, r0
 8002030:	460b      	mov	r3, r1
 8002032:	4610      	mov	r0, r2
 8002034:	4619      	mov	r1, r3
 8002036:	f7fe fdd7 	bl	8000be8 <__aeabi_d2f>
 800203a:	4603      	mov	r3, r0
 800203c:	4a69      	ldr	r2, [pc, #420]	; (80021e4 <Motor_Drive_Task+0x24c>)
 800203e:	6013      	str	r3, [r2, #0]
		if(u>880) u=880;
 8002040:	4b68      	ldr	r3, [pc, #416]	; (80021e4 <Motor_Drive_Task+0x24c>)
 8002042:	edd3 7a00 	vldr	s15, [r3]
 8002046:	ed9f 7a68 	vldr	s14, [pc, #416]	; 80021e8 <Motor_Drive_Task+0x250>
 800204a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800204e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002052:	dd03      	ble.n	800205c <Motor_Drive_Task+0xc4>
 8002054:	4b63      	ldr	r3, [pc, #396]	; (80021e4 <Motor_Drive_Task+0x24c>)
 8002056:	4a65      	ldr	r2, [pc, #404]	; (80021ec <Motor_Drive_Task+0x254>)
 8002058:	601a      	str	r2, [r3, #0]
 800205a:	e00c      	b.n	8002076 <Motor_Drive_Task+0xde>
		else if(u<-200)u=-200;
 800205c:	4b61      	ldr	r3, [pc, #388]	; (80021e4 <Motor_Drive_Task+0x24c>)
 800205e:	edd3 7a00 	vldr	s15, [r3]
 8002062:	ed9f 7a63 	vldr	s14, [pc, #396]	; 80021f0 <Motor_Drive_Task+0x258>
 8002066:	eef4 7ac7 	vcmpe.f32	s15, s14
 800206a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800206e:	d502      	bpl.n	8002076 <Motor_Drive_Task+0xde>
 8002070:	4b5c      	ldr	r3, [pc, #368]	; (80021e4 <Motor_Drive_Task+0x24c>)
 8002072:	4a60      	ldr	r2, [pc, #384]	; (80021f4 <Motor_Drive_Task+0x25c>)
 8002074:	601a      	str	r2, [r3, #0]
		f = ZD*f + (1-ZD)*u;
 8002076:	4b5a      	ldr	r3, [pc, #360]	; (80021e0 <Motor_Drive_Task+0x248>)
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	4618      	mov	r0, r3
 800207c:	f7fe fa84 	bl	8000588 <__aeabi_f2d>
 8002080:	a34d      	add	r3, pc, #308	; (adr r3, 80021b8 <Motor_Drive_Task+0x220>)
 8002082:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002086:	f7fe fad7 	bl	8000638 <__aeabi_dmul>
 800208a:	4602      	mov	r2, r0
 800208c:	460b      	mov	r3, r1
 800208e:	4614      	mov	r4, r2
 8002090:	461d      	mov	r5, r3
 8002092:	4b54      	ldr	r3, [pc, #336]	; (80021e4 <Motor_Drive_Task+0x24c>)
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	4618      	mov	r0, r3
 8002098:	f7fe fa76 	bl	8000588 <__aeabi_f2d>
 800209c:	a348      	add	r3, pc, #288	; (adr r3, 80021c0 <Motor_Drive_Task+0x228>)
 800209e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020a2:	f7fe fac9 	bl	8000638 <__aeabi_dmul>
 80020a6:	4602      	mov	r2, r0
 80020a8:	460b      	mov	r3, r1
 80020aa:	4620      	mov	r0, r4
 80020ac:	4629      	mov	r1, r5
 80020ae:	f7fe f90d 	bl	80002cc <__adddf3>
 80020b2:	4602      	mov	r2, r0
 80020b4:	460b      	mov	r3, r1
 80020b6:	4610      	mov	r0, r2
 80020b8:	4619      	mov	r1, r3
 80020ba:	f7fe fd95 	bl	8000be8 <__aeabi_d2f>
 80020be:	4603      	mov	r3, r0
 80020c0:	4a47      	ldr	r2, [pc, #284]	; (80021e0 <Motor_Drive_Task+0x248>)
 80020c2:	6013      	str	r3, [r2, #0]
		//ez alapjn a kiadand kitltsi tnyez
		if(u>0) motorDuty=(int)u+70;
 80020c4:	4b47      	ldr	r3, [pc, #284]	; (80021e4 <Motor_Drive_Task+0x24c>)
 80020c6:	edd3 7a00 	vldr	s15, [r3]
 80020ca:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80020ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020d2:	dd0a      	ble.n	80020ea <Motor_Drive_Task+0x152>
 80020d4:	4b43      	ldr	r3, [pc, #268]	; (80021e4 <Motor_Drive_Task+0x24c>)
 80020d6:	edd3 7a00 	vldr	s15, [r3]
 80020da:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80020de:	ee17 3a90 	vmov	r3, s15
 80020e2:	3346      	adds	r3, #70	; 0x46
 80020e4:	4a44      	ldr	r2, [pc, #272]	; (80021f8 <Motor_Drive_Task+0x260>)
 80020e6:	6013      	str	r3, [r2, #0]
 80020e8:	e01b      	b.n	8002122 <Motor_Drive_Task+0x18a>
		else if(u<0) motorDuty=(int)u-70;
 80020ea:	4b3e      	ldr	r3, [pc, #248]	; (80021e4 <Motor_Drive_Task+0x24c>)
 80020ec:	edd3 7a00 	vldr	s15, [r3]
 80020f0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80020f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020f8:	d50a      	bpl.n	8002110 <Motor_Drive_Task+0x178>
 80020fa:	4b3a      	ldr	r3, [pc, #232]	; (80021e4 <Motor_Drive_Task+0x24c>)
 80020fc:	edd3 7a00 	vldr	s15, [r3]
 8002100:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002104:	ee17 3a90 	vmov	r3, s15
 8002108:	3b46      	subs	r3, #70	; 0x46
 800210a:	4a3b      	ldr	r2, [pc, #236]	; (80021f8 <Motor_Drive_Task+0x260>)
 800210c:	6013      	str	r3, [r2, #0]
 800210e:	e008      	b.n	8002122 <Motor_Drive_Task+0x18a>
		else motorDuty=(int)u;
 8002110:	4b34      	ldr	r3, [pc, #208]	; (80021e4 <Motor_Drive_Task+0x24c>)
 8002112:	edd3 7a00 	vldr	s15, [r3]
 8002116:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800211a:	ee17 2a90 	vmov	r2, s15
 800211e:	4b36      	ldr	r3, [pc, #216]	; (80021f8 <Motor_Drive_Task+0x260>)
 8002120:	601a      	str	r2, [r3, #0]


		MOTOR_EN(1);
 8002122:	2201      	movs	r2, #1
 8002124:	2140      	movs	r1, #64	; 0x40
 8002126:	4835      	ldr	r0, [pc, #212]	; (80021fc <Motor_Drive_Task+0x264>)
 8002128:	f004 f8ce 	bl	80062c8 <HAL_GPIO_WritePin>
 800212c:	e00c      	b.n	8002148 <Motor_Drive_Task+0x1b0>
	}
	else
	{	f=u=0;
 800212e:	4b2d      	ldr	r3, [pc, #180]	; (80021e4 <Motor_Drive_Task+0x24c>)
 8002130:	f04f 0200 	mov.w	r2, #0
 8002134:	601a      	str	r2, [r3, #0]
 8002136:	4b2b      	ldr	r3, [pc, #172]	; (80021e4 <Motor_Drive_Task+0x24c>)
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	4a29      	ldr	r2, [pc, #164]	; (80021e0 <Motor_Drive_Task+0x248>)
 800213c:	6013      	str	r3, [r2, #0]
		MOTOR_EN(0); //amugy stop
 800213e:	2200      	movs	r2, #0
 8002140:	2140      	movs	r1, #64	; 0x40
 8002142:	482e      	ldr	r0, [pc, #184]	; (80021fc <Motor_Drive_Task+0x264>)
 8002144:	f004 f8c0 	bl	80062c8 <HAL_GPIO_WritePin>
	}
	//A kt rtk amit irogatsz (TIM3->CCR1,CCR2) konkrt timer perifria regiszterek, nem felttlen j ket folyamatosan jrarni 10ms enknt
	if(motorDuty!=motorDutyPrev)//csak akkor rjuk t ket ha tnyleg muszj (ha vltoztak az elz taskhvs ta)
 8002148:	4b2b      	ldr	r3, [pc, #172]	; (80021f8 <Motor_Drive_Task+0x260>)
 800214a:	681a      	ldr	r2, [r3, #0]
 800214c:	4b2c      	ldr	r3, [pc, #176]	; (8002200 <Motor_Drive_Task+0x268>)
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	429a      	cmp	r2, r3
 8002152:	d021      	beq.n	8002198 <Motor_Drive_Task+0x200>
	{
		ccr2 = (motorDuty + 1000)/2-1;
 8002154:	4b28      	ldr	r3, [pc, #160]	; (80021f8 <Motor_Drive_Task+0x260>)
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 800215c:	0fda      	lsrs	r2, r3, #31
 800215e:	4413      	add	r3, r2
 8002160:	105b      	asrs	r3, r3, #1
 8002162:	3b01      	subs	r3, #1
 8002164:	617b      	str	r3, [r7, #20]
		if(ccr2>950)ccr2=950;
 8002166:	697b      	ldr	r3, [r7, #20]
 8002168:	f240 32b6 	movw	r2, #950	; 0x3b6
 800216c:	4293      	cmp	r3, r2
 800216e:	dd02      	ble.n	8002176 <Motor_Drive_Task+0x1de>
 8002170:	f240 33b6 	movw	r3, #950	; 0x3b6
 8002174:	617b      	str	r3, [r7, #20]
		if(ccr2<-950)ccr2=-950;
 8002176:	697b      	ldr	r3, [r7, #20]
 8002178:	4a22      	ldr	r2, [pc, #136]	; (8002204 <Motor_Drive_Task+0x26c>)
 800217a:	4293      	cmp	r3, r2
 800217c:	da01      	bge.n	8002182 <Motor_Drive_Task+0x1ea>
 800217e:	4b21      	ldr	r3, [pc, #132]	; (8002204 <Motor_Drive_Task+0x26c>)
 8002180:	617b      	str	r3, [r7, #20]
		ccr1= 998-ccr2;
 8002182:	697b      	ldr	r3, [r7, #20]
 8002184:	f5c3 7379 	rsb	r3, r3, #996	; 0x3e4
 8002188:	3302      	adds	r3, #2
 800218a:	613b      	str	r3, [r7, #16]

		//2 Referencia megadsa
		//Ezeket a loopba kne vltoztatni folyamatosan, pwm-elinditas mashova kell majd
		TIM3->CCR1=ccr1;
 800218c:	4a1e      	ldr	r2, [pc, #120]	; (8002208 <Motor_Drive_Task+0x270>)
 800218e:	693b      	ldr	r3, [r7, #16]
 8002190:	6353      	str	r3, [r2, #52]	; 0x34
		TIM3->CCR2=ccr2;
 8002192:	4a1d      	ldr	r2, [pc, #116]	; (8002208 <Motor_Drive_Task+0x270>)
 8002194:	697b      	ldr	r3, [r7, #20]
 8002196:	6393      	str	r3, [r2, #56]	; 0x38
	}
	motorDutyPrev=motorDuty;
 8002198:	4b17      	ldr	r3, [pc, #92]	; (80021f8 <Motor_Drive_Task+0x260>)
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	4a18      	ldr	r2, [pc, #96]	; (8002200 <Motor_Drive_Task+0x268>)
 800219e:	6013      	str	r3, [r2, #0]
 80021a0:	e000      	b.n	80021a4 <Motor_Drive_Task+0x20c>
	if(motor_drive_task_tick>tick) return;
 80021a2:	bf00      	nop
}
 80021a4:	3718      	adds	r7, #24
 80021a6:	46bd      	mov	sp, r7
 80021a8:	bdb0      	pop	{r4, r5, r7, pc}
 80021aa:	bf00      	nop
 80021ac:	f3af 8000 	nop.w
 80021b0:	30be0ded 	.word	0x30be0ded
 80021b4:	3fd02a99 	.word	0x3fd02a99
 80021b8:	9b3d07c8 	.word	0x9b3d07c8
 80021bc:	3fef9f55 	.word	0x3fef9f55
 80021c0:	30be0e00 	.word	0x30be0e00
 80021c4:	3f882a99 	.word	0x3f882a99
 80021c8:	20000018 	.word	0x20000018
 80021cc:	2000095c 	.word	0x2000095c
 80021d0:	2000095d 	.word	0x2000095d
 80021d4:	20000258 	.word	0x20000258
 80021d8:	20000550 	.word	0x20000550
 80021dc:	20000008 	.word	0x20000008
 80021e0:	20000558 	.word	0x20000558
 80021e4:	2000055c 	.word	0x2000055c
 80021e8:	445c0000 	.word	0x445c0000
 80021ec:	445c0000 	.word	0x445c0000
 80021f0:	c3480000 	.word	0xc3480000
 80021f4:	c3480000 	.word	0xc3480000
 80021f8:	20000560 	.word	0x20000560
 80021fc:	40020400 	.word	0x40020400
 8002200:	20000564 	.word	0x20000564
 8002204:	fffffc4a 	.word	0xfffffc4a
 8002208:	40000400 	.word	0x40000400

0800220c <G0_Read_Fast>:
uint8_t txBuf[]={CMD_READ_SKILL_FORWARD};
uint8_t rxBuf[10];


uint8_t G0_Read_Fast(UART_HandleTypeDef *huart_stm,UART_HandleTypeDef *huart_debugg)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b084      	sub	sp, #16
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
 8002214:	6039      	str	r1, [r7, #0]

	uint8_t state=0;
 8002216:	2300      	movs	r3, #0
 8002218:	73fb      	strb	r3, [r7, #15]
	txBuf[0]=CMD_READ_FAST;
 800221a:	4b13      	ldr	r3, [pc, #76]	; (8002268 <G0_Read_Fast+0x5c>)
 800221c:	222a      	movs	r2, #42	; 0x2a
 800221e:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit(huart_stm, txBuf,1, 1);
 8002220:	2301      	movs	r3, #1
 8002222:	2201      	movs	r2, #1
 8002224:	4910      	ldr	r1, [pc, #64]	; (8002268 <G0_Read_Fast+0x5c>)
 8002226:	6878      	ldr	r0, [r7, #4]
 8002228:	f006 fe11 	bl	8008e4e <HAL_UART_Transmit>
	state=HAL_UART_Receive(huart_stm, rxBuf, 8, 2);
 800222c:	2302      	movs	r3, #2
 800222e:	2208      	movs	r2, #8
 8002230:	490e      	ldr	r1, [pc, #56]	; (800226c <G0_Read_Fast+0x60>)
 8002232:	6878      	ldr	r0, [r7, #4]
 8002234:	f006 fe9d 	bl	8008f72 <HAL_UART_Receive>
 8002238:	4603      	mov	r3, r0
 800223a:	73fb      	strb	r3, [r7, #15]
	motorEnLineOk=1; //ha van akkor mehet a szablyozs
 800223c:	4b0c      	ldr	r3, [pc, #48]	; (8002270 <G0_Read_Fast+0x64>)
 800223e:	2201      	movs	r2, #1
 8002240:	701a      	strb	r2, [r3, #0]
	if((state==0)&&(rxBuf[0]==START_BYTE) && (rxBuf[7]==STOP_BYTE))//jt adat a G0 tl s a keret is megfelel
 8002242:	7bfb      	ldrb	r3, [r7, #15]
 8002244:	2b00      	cmp	r3, #0
 8002246:	d109      	bne.n	800225c <G0_Read_Fast+0x50>
 8002248:	4b08      	ldr	r3, [pc, #32]	; (800226c <G0_Read_Fast+0x60>)
 800224a:	781b      	ldrb	r3, [r3, #0]
 800224c:	2b17      	cmp	r3, #23
 800224e:	d105      	bne.n	800225c <G0_Read_Fast+0x50>
 8002250:	4b06      	ldr	r3, [pc, #24]	; (800226c <G0_Read_Fast+0x60>)
 8002252:	79db      	ldrb	r3, [r3, #7]
 8002254:	2b12      	cmp	r3, #18
 8002256:	d101      	bne.n	800225c <G0_Read_Fast+0x50>
	{
		return 0;
 8002258:	2300      	movs	r3, #0
 800225a:	e000      	b.n	800225e <G0_Read_Fast+0x52>
	}
	else //nem jtt szablyos adat a G0-tl
	{
		return 1;
 800225c:	2301      	movs	r3, #1
	}
}
 800225e:	4618      	mov	r0, r3
 8002260:	3710      	adds	r7, #16
 8002262:	46bd      	mov	sp, r7
 8002264:	bd80      	pop	{r7, pc}
 8002266:	bf00      	nop
 8002268:	2000001c 	.word	0x2000001c
 800226c:	20000568 	.word	0x20000568
 8002270:	2000095d 	.word	0x2000095d

08002274 <G0_Read_Skill>:

uint8_t G0_Read_Skill(UART_HandleTypeDef *huart_stm,UART_HandleTypeDef *huart_debugg, uint8_t command)
{
 8002274:	b580      	push	{r7, lr}
 8002276:	b086      	sub	sp, #24
 8002278:	af00      	add	r7, sp, #0
 800227a:	60f8      	str	r0, [r7, #12]
 800227c:	60b9      	str	r1, [r7, #8]
 800227e:	4613      	mov	r3, r2
 8002280:	71fb      	strb	r3, [r7, #7]
	uint8_t state=1;
 8002282:	2301      	movs	r3, #1
 8002284:	75fb      	strb	r3, [r7, #23]
	txBuf[0]=command;
 8002286:	4a13      	ldr	r2, [pc, #76]	; (80022d4 <G0_Read_Skill+0x60>)
 8002288:	79fb      	ldrb	r3, [r7, #7]
 800228a:	7013      	strb	r3, [r2, #0]
	HAL_UART_Transmit(huart_stm, txBuf,1, 1);
 800228c:	2301      	movs	r3, #1
 800228e:	2201      	movs	r2, #1
 8002290:	4910      	ldr	r1, [pc, #64]	; (80022d4 <G0_Read_Skill+0x60>)
 8002292:	68f8      	ldr	r0, [r7, #12]
 8002294:	f006 fddb 	bl	8008e4e <HAL_UART_Transmit>
	state=HAL_UART_Receive(huart_stm, rxBuf, 10, 2);
 8002298:	2302      	movs	r3, #2
 800229a:	220a      	movs	r2, #10
 800229c:	490e      	ldr	r1, [pc, #56]	; (80022d8 <G0_Read_Skill+0x64>)
 800229e:	68f8      	ldr	r0, [r7, #12]
 80022a0:	f006 fe67 	bl	8008f72 <HAL_UART_Receive>
 80022a4:	4603      	mov	r3, r0
 80022a6:	75fb      	strb	r3, [r7, #23]
	motorEnLineOk=1; //ha van akkor mehet a szablyozs
 80022a8:	4b0c      	ldr	r3, [pc, #48]	; (80022dc <G0_Read_Skill+0x68>)
 80022aa:	2201      	movs	r2, #1
 80022ac:	701a      	strb	r2, [r3, #0]
	if((state==0)&&(rxBuf[0]==START_BYTE) && (rxBuf[9]==STOP_BYTE))//jt adat a G0 tl s a keret is megfelel
 80022ae:	7dfb      	ldrb	r3, [r7, #23]
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d109      	bne.n	80022c8 <G0_Read_Skill+0x54>
 80022b4:	4b08      	ldr	r3, [pc, #32]	; (80022d8 <G0_Read_Skill+0x64>)
 80022b6:	781b      	ldrb	r3, [r3, #0]
 80022b8:	2b17      	cmp	r3, #23
 80022ba:	d105      	bne.n	80022c8 <G0_Read_Skill+0x54>
 80022bc:	4b06      	ldr	r3, [pc, #24]	; (80022d8 <G0_Read_Skill+0x64>)
 80022be:	7a5b      	ldrb	r3, [r3, #9]
 80022c0:	2b12      	cmp	r3, #18
 80022c2:	d101      	bne.n	80022c8 <G0_Read_Skill+0x54>
	{
		return 0;
 80022c4:	2300      	movs	r3, #0
 80022c6:	e000      	b.n	80022ca <G0_Read_Skill+0x56>
	}
	else //nem jtt szablyos adat a G0-tl
	{
		return 1;
 80022c8:	2301      	movs	r3, #1
	}
}
 80022ca:	4618      	mov	r0, r3
 80022cc:	3718      	adds	r7, #24
 80022ce:	46bd      	mov	sp, r7
 80022d0:	bd80      	pop	{r7, pc}
 80022d2:	bf00      	nop
 80022d4:	2000001c 	.word	0x2000001c
 80022d8:	20000568 	.word	0x20000568
 80022dc:	2000095d 	.word	0x2000095d

080022e0 <Line_Track_Task>:

void Line_Track_Task(UART_HandleTypeDef *huart_stm,UART_HandleTypeDef *huart_debugg, uint32_t tick, uint32_t period)
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	b084      	sub	sp, #16
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	60f8      	str	r0, [r7, #12]
 80022e8:	60b9      	str	r1, [r7, #8]
 80022ea:	607a      	str	r2, [r7, #4]
 80022ec:	603b      	str	r3, [r7, #0]
	static float PHI;
	static float gamma=0;
	static uint32_t ccr_rear_prev=0;
	static uint32_t ccr_front_prev=0;

	if(line_track_task_tick>tick) return;
 80022ee:	4baa      	ldr	r3, [pc, #680]	; (8002598 <Line_Track_Task+0x2b8>)
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	687a      	ldr	r2, [r7, #4]
 80022f4:	429a      	cmp	r2, r3
 80022f6:	f0c0 81fb 	bcc.w	80026f0 <Line_Track_Task+0x410>
	line_track_task_tick = tick + period;
 80022fa:	687a      	ldr	r2, [r7, #4]
 80022fc:	683b      	ldr	r3, [r7, #0]
 80022fe:	4413      	add	r3, r2
 8002300:	4aa5      	ldr	r2, [pc, #660]	; (8002598 <Line_Track_Task+0x2b8>)
 8002302:	6013      	str	r3, [r2, #0]

	if(mode == SKILL)
 8002304:	4ba5      	ldr	r3, [pc, #660]	; (800259c <Line_Track_Task+0x2bc>)
 8002306:	781b      	ldrb	r3, [r3, #0]
 8002308:	2b52      	cmp	r3, #82	; 0x52
 800230a:	f040 8171 	bne.w	80025f0 <Line_Track_Task+0x310>
	{
		//if(orientation==FORWARD) //ELREMENET
		if(orientation==FORWARD)
 800230e:	4ba4      	ldr	r3, [pc, #656]	; (80025a0 <Line_Track_Task+0x2c0>)
 8002310:	781b      	ldrb	r3, [r3, #0]
 8002312:	2b00      	cmp	r3, #0
 8002314:	f040 808a 	bne.w	800242c <Line_Track_Task+0x14c>
		{
			if(G0_Read_Skill(huart_stm, huart_debugg,CMD_READ_SKILL_FORWARD)) return;
 8002318:	2239      	movs	r2, #57	; 0x39
 800231a:	68b9      	ldr	r1, [r7, #8]
 800231c:	68f8      	ldr	r0, [r7, #12]
 800231e:	f7ff ffa9 	bl	8002274 <G0_Read_Skill>
 8002322:	4603      	mov	r3, r0
 8002324:	2b00      	cmp	r3, #0
 8002326:	f040 81e5 	bne.w	80026f4 <Line_Track_Task+0x414>
			v_ref=1100;
 800232a:	4b9e      	ldr	r3, [pc, #632]	; (80025a4 <Line_Track_Task+0x2c4>)
 800232c:	4a9e      	ldr	r2, [pc, #632]	; (80025a8 <Line_Track_Task+0x2c8>)
 800232e:	601a      	str	r2, [r3, #0]
			Detect_Node3(huart_debugg, tick);
 8002330:	6879      	ldr	r1, [r7, #4]
 8002332:	68b8      	ldr	r0, [r7, #8]
 8002334:	f7ff fc4e 	bl	8001bd4 <Detect_Node3>
			if (LINE_CNT<1 || LINE_CNT > 4) return;//ha nincs vonal a kocsi alatt
 8002338:	4b9c      	ldr	r3, [pc, #624]	; (80025ac <Line_Track_Task+0x2cc>)
 800233a:	785b      	ldrb	r3, [r3, #1]
 800233c:	2b00      	cmp	r3, #0
 800233e:	f000 81db 	beq.w	80026f8 <Line_Track_Task+0x418>
 8002342:	4b9a      	ldr	r3, [pc, #616]	; (80025ac <Line_Track_Task+0x2cc>)
 8002344:	785b      	ldrb	r3, [r3, #1]
 8002346:	2b04      	cmp	r3, #4
 8002348:	f200 81d6 	bhi.w	80026f8 <Line_Track_Task+0x418>

			gamma = Skill_Mode(huart_debugg, -0.004, -0.05, tick);
 800234c:	6879      	ldr	r1, [r7, #4]
 800234e:	eddf 0a98 	vldr	s1, [pc, #608]	; 80025b0 <Line_Track_Task+0x2d0>
 8002352:	ed9f 0a98 	vldr	s0, [pc, #608]	; 80025b4 <Line_Track_Task+0x2d4>
 8002356:	68b8      	ldr	r0, [r7, #8]
 8002358:	f7ff fa9a 	bl	8001890 <Skill_Mode>
 800235c:	eef0 7a40 	vmov.f32	s15, s0
 8002360:	4b95      	ldr	r3, [pc, #596]	; (80025b8 <Line_Track_Task+0x2d8>)
 8002362:	edc3 7a00 	vstr	s15, [r3]
			PHI = atan((L/(L+D_FRONT))*tan(gamma));
 8002366:	4b94      	ldr	r3, [pc, #592]	; (80025b8 <Line_Track_Task+0x2d8>)
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	4618      	mov	r0, r3
 800236c:	f7fe f90c 	bl	8000588 <__aeabi_f2d>
 8002370:	4602      	mov	r2, r0
 8002372:	460b      	mov	r3, r1
 8002374:	ec43 2b10 	vmov	d0, r2, r3
 8002378:	f00a fef6 	bl	800d168 <tan>
 800237c:	ec51 0b10 	vmov	r0, r1, d0
 8002380:	a381      	add	r3, pc, #516	; (adr r3, 8002588 <Line_Track_Task+0x2a8>)
 8002382:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002386:	f7fe f957 	bl	8000638 <__aeabi_dmul>
 800238a:	4602      	mov	r2, r0
 800238c:	460b      	mov	r3, r1
 800238e:	ec43 2b17 	vmov	d7, r2, r3
 8002392:	eeb0 0a47 	vmov.f32	s0, s14
 8002396:	eef0 0a67 	vmov.f32	s1, s15
 800239a:	f00a fd39 	bl	800ce10 <atan>
 800239e:	ec53 2b10 	vmov	r2, r3, d0
 80023a2:	4610      	mov	r0, r2
 80023a4:	4619      	mov	r1, r3
 80023a6:	f7fe fc1f 	bl	8000be8 <__aeabi_d2f>
 80023aa:	4603      	mov	r3, r0
 80023ac:	4a83      	ldr	r2, [pc, #524]	; (80025bc <Line_Track_Task+0x2dc>)
 80023ae:	6013      	str	r3, [r2, #0]
			ccr = (uint16_t)(-1470 * PHI + SERVO_FRONT_CCR_MIDDLE);//balra kanyarods
 80023b0:	4b82      	ldr	r3, [pc, #520]	; (80025bc <Line_Track_Task+0x2dc>)
 80023b2:	edd3 7a00 	vldr	s15, [r3]
 80023b6:	ed9f 7a82 	vldr	s14, [pc, #520]	; 80025c0 <Line_Track_Task+0x2e0>
 80023ba:	ee67 7a87 	vmul.f32	s15, s15, s14
 80023be:	ed9f 7a81 	vldr	s14, [pc, #516]	; 80025c4 <Line_Track_Task+0x2e4>
 80023c2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80023c6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80023ca:	ee17 3a90 	vmov	r3, s15
 80023ce:	b29b      	uxth	r3, r3
 80023d0:	461a      	mov	r2, r3
 80023d2:	4b7d      	ldr	r3, [pc, #500]	; (80025c8 <Line_Track_Task+0x2e8>)
 80023d4:	601a      	str	r2, [r3, #0]
			if(ccr > CCR_FRONT_MAX)//ne fesztsk neki a mechanikai hatrnak a szervt
 80023d6:	4b7c      	ldr	r3, [pc, #496]	; (80025c8 <Line_Track_Task+0x2e8>)
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	f5b3 7f61 	cmp.w	r3, #900	; 0x384
 80023de:	dd04      	ble.n	80023ea <Line_Track_Task+0x10a>
			{
				ccr = CCR_FRONT_MAX;
 80023e0:	4b79      	ldr	r3, [pc, #484]	; (80025c8 <Line_Track_Task+0x2e8>)
 80023e2:	f44f 7261 	mov.w	r2, #900	; 0x384
 80023e6:	601a      	str	r2, [r3, #0]
 80023e8:	e008      	b.n	80023fc <Line_Track_Task+0x11c>
			}
			else if(ccr < CCR_FRONT_MIN)//egyik irnyba se
 80023ea:	4b77      	ldr	r3, [pc, #476]	; (80025c8 <Line_Track_Task+0x2e8>)
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	f5b3 7ff0 	cmp.w	r3, #480	; 0x1e0
 80023f2:	da03      	bge.n	80023fc <Line_Track_Task+0x11c>
			{
				ccr = CCR_FRONT_MIN;
 80023f4:	4b74      	ldr	r3, [pc, #464]	; (80025c8 <Line_Track_Task+0x2e8>)
 80023f6:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 80023fa:	601a      	str	r2, [r3, #0]
			}
			TIM2->CCR1 = ccr;
 80023fc:	4b72      	ldr	r3, [pc, #456]	; (80025c8 <Line_Track_Task+0x2e8>)
 80023fe:	681a      	ldr	r2, [r3, #0]
 8002400:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002404:	635a      	str	r2, [r3, #52]	; 0x34
			ccr_front_prev= ccr;
 8002406:	4b70      	ldr	r3, [pc, #448]	; (80025c8 <Line_Track_Task+0x2e8>)
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	461a      	mov	r2, r3
 800240c:	4b6f      	ldr	r3, [pc, #444]	; (80025cc <Line_Track_Task+0x2ec>)
 800240e:	601a      	str	r2, [r3, #0]
			if(ccr_rear_prev!=SERVO_REAR_CCR_MIDDLE) TIM1->CCR4 = SERVO_REAR_CCR_MIDDLE;
 8002410:	4b6f      	ldr	r3, [pc, #444]	; (80025d0 <Line_Track_Task+0x2f0>)
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	f5b3 7f2c 	cmp.w	r3, #688	; 0x2b0
 8002418:	d003      	beq.n	8002422 <Line_Track_Task+0x142>
 800241a:	4b6e      	ldr	r3, [pc, #440]	; (80025d4 <Line_Track_Task+0x2f4>)
 800241c:	f44f 722c 	mov.w	r2, #688	; 0x2b0
 8002420:	641a      	str	r2, [r3, #64]	; 0x40
			ccr_rear_prev=SERVO_REAR_CCR_MIDDLE;
 8002422:	4b6b      	ldr	r3, [pc, #428]	; (80025d0 <Line_Track_Task+0x2f0>)
 8002424:	f44f 722c 	mov.w	r2, #688	; 0x2b0
 8002428:	601a      	str	r2, [r3, #0]
 800242a:	e16e      	b.n	800270a <Line_Track_Task+0x42a>
		}
		else if(orientation==REVERSE)//TOLATS
 800242c:	4b5c      	ldr	r3, [pc, #368]	; (80025a0 <Line_Track_Task+0x2c0>)
 800242e:	781b      	ldrb	r3, [r3, #0]
 8002430:	2b01      	cmp	r3, #1
 8002432:	f040 816a 	bne.w	800270a <Line_Track_Task+0x42a>
		{
			if(G0_Read_Skill(huart_stm, huart_debugg,CMD_READ_SKILL_REVERSE)) return;
 8002436:	2291      	movs	r2, #145	; 0x91
 8002438:	68b9      	ldr	r1, [r7, #8]
 800243a:	68f8      	ldr	r0, [r7, #12]
 800243c:	f7ff ff1a 	bl	8002274 <G0_Read_Skill>
 8002440:	4603      	mov	r3, r0
 8002442:	2b00      	cmp	r3, #0
 8002444:	f040 815a 	bne.w	80026fc <Line_Track_Task+0x41c>
			v_ref=-1100;
 8002448:	4b56      	ldr	r3, [pc, #344]	; (80025a4 <Line_Track_Task+0x2c4>)
 800244a:	4a63      	ldr	r2, [pc, #396]	; (80025d8 <Line_Track_Task+0x2f8>)
 800244c:	601a      	str	r2, [r3, #0]
			Detect_Node3(huart_debugg, tick);
 800244e:	6879      	ldr	r1, [r7, #4]
 8002450:	68b8      	ldr	r0, [r7, #8]
 8002452:	f7ff fbbf 	bl	8001bd4 <Detect_Node3>
			if (LINE_CNT<1 || LINE_CNT > 4) return;//ha nincs vonal a kocsi alatt
 8002456:	4b55      	ldr	r3, [pc, #340]	; (80025ac <Line_Track_Task+0x2cc>)
 8002458:	785b      	ldrb	r3, [r3, #1]
 800245a:	2b00      	cmp	r3, #0
 800245c:	f000 8150 	beq.w	8002700 <Line_Track_Task+0x420>
 8002460:	4b52      	ldr	r3, [pc, #328]	; (80025ac <Line_Track_Task+0x2cc>)
 8002462:	785b      	ldrb	r3, [r3, #1]
 8002464:	2b04      	cmp	r3, #4
 8002466:	f200 814b 	bhi.w	8002700 <Line_Track_Task+0x420>

			gamma = Skill_Mode(huart_debugg, 0.005, 0.12, tick);
 800246a:	6879      	ldr	r1, [r7, #4]
 800246c:	eddf 0a5b 	vldr	s1, [pc, #364]	; 80025dc <Line_Track_Task+0x2fc>
 8002470:	ed9f 0a5b 	vldr	s0, [pc, #364]	; 80025e0 <Line_Track_Task+0x300>
 8002474:	68b8      	ldr	r0, [r7, #8]
 8002476:	f7ff fa0b 	bl	8001890 <Skill_Mode>
 800247a:	eef0 7a40 	vmov.f32	s15, s0
 800247e:	4b4e      	ldr	r3, [pc, #312]	; (80025b8 <Line_Track_Task+0x2d8>)
 8002480:	edc3 7a00 	vstr	s15, [r3]
			PHI = atan((L/(L+D_REAR))*tan(gamma));////////////////////kiszmolni kzzel
 8002484:	4b4c      	ldr	r3, [pc, #304]	; (80025b8 <Line_Track_Task+0x2d8>)
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	4618      	mov	r0, r3
 800248a:	f7fe f87d 	bl	8000588 <__aeabi_f2d>
 800248e:	4602      	mov	r2, r0
 8002490:	460b      	mov	r3, r1
 8002492:	ec43 2b10 	vmov	d0, r2, r3
 8002496:	f00a fe67 	bl	800d168 <tan>
 800249a:	ec51 0b10 	vmov	r0, r1, d0
 800249e:	a33c      	add	r3, pc, #240	; (adr r3, 8002590 <Line_Track_Task+0x2b0>)
 80024a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024a4:	f7fe f8c8 	bl	8000638 <__aeabi_dmul>
 80024a8:	4602      	mov	r2, r0
 80024aa:	460b      	mov	r3, r1
 80024ac:	ec43 2b17 	vmov	d7, r2, r3
 80024b0:	eeb0 0a47 	vmov.f32	s0, s14
 80024b4:	eef0 0a67 	vmov.f32	s1, s15
 80024b8:	f00a fcaa 	bl	800ce10 <atan>
 80024bc:	ec53 2b10 	vmov	r2, r3, d0
 80024c0:	4610      	mov	r0, r2
 80024c2:	4619      	mov	r1, r3
 80024c4:	f7fe fb90 	bl	8000be8 <__aeabi_d2f>
 80024c8:	4603      	mov	r3, r0
 80024ca:	4a3c      	ldr	r2, [pc, #240]	; (80025bc <Line_Track_Task+0x2dc>)
 80024cc:	6013      	str	r3, [r2, #0]
			if(PHI>0)ccr = (uint16_t)(1100 * PHI + SERVO_REAR_CCR_MIDDLE);
 80024ce:	4b3b      	ldr	r3, [pc, #236]	; (80025bc <Line_Track_Task+0x2dc>)
 80024d0:	edd3 7a00 	vldr	s15, [r3]
 80024d4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80024d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024dc:	dd13      	ble.n	8002506 <Line_Track_Task+0x226>
 80024de:	4b37      	ldr	r3, [pc, #220]	; (80025bc <Line_Track_Task+0x2dc>)
 80024e0:	edd3 7a00 	vldr	s15, [r3]
 80024e4:	ed9f 7a3f 	vldr	s14, [pc, #252]	; 80025e4 <Line_Track_Task+0x304>
 80024e8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80024ec:	ed9f 7a3e 	vldr	s14, [pc, #248]	; 80025e8 <Line_Track_Task+0x308>
 80024f0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80024f4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80024f8:	ee17 3a90 	vmov	r3, s15
 80024fc:	b29b      	uxth	r3, r3
 80024fe:	461a      	mov	r2, r3
 8002500:	4b31      	ldr	r3, [pc, #196]	; (80025c8 <Line_Track_Task+0x2e8>)
 8002502:	601a      	str	r2, [r3, #0]
 8002504:	e012      	b.n	800252c <Line_Track_Task+0x24c>
			else ccr = (uint16_t)(1250 * PHI + SERVO_REAR_CCR_MIDDLE);
 8002506:	4b2d      	ldr	r3, [pc, #180]	; (80025bc <Line_Track_Task+0x2dc>)
 8002508:	edd3 7a00 	vldr	s15, [r3]
 800250c:	ed9f 7a37 	vldr	s14, [pc, #220]	; 80025ec <Line_Track_Task+0x30c>
 8002510:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002514:	ed9f 7a34 	vldr	s14, [pc, #208]	; 80025e8 <Line_Track_Task+0x308>
 8002518:	ee77 7a87 	vadd.f32	s15, s15, s14
 800251c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002520:	ee17 3a90 	vmov	r3, s15
 8002524:	b29b      	uxth	r3, r3
 8002526:	461a      	mov	r2, r3
 8002528:	4b27      	ldr	r3, [pc, #156]	; (80025c8 <Line_Track_Task+0x2e8>)
 800252a:	601a      	str	r2, [r3, #0]
			//HTS SZERV
			if(ccr > CCR_REAR_MAX)//ne fesztsk neki a mechanikai hatrnak a szervt
 800252c:	4b26      	ldr	r3, [pc, #152]	; (80025c8 <Line_Track_Task+0x2e8>)
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	f5b3 7f57 	cmp.w	r3, #860	; 0x35c
 8002534:	dd04      	ble.n	8002540 <Line_Track_Task+0x260>
			{
				ccr = CCR_REAR_MAX;
 8002536:	4b24      	ldr	r3, [pc, #144]	; (80025c8 <Line_Track_Task+0x2e8>)
 8002538:	f44f 7257 	mov.w	r2, #860	; 0x35c
 800253c:	601a      	str	r2, [r3, #0]
 800253e:	e008      	b.n	8002552 <Line_Track_Task+0x272>
			}
			else if(ccr < CCR_REAR_MIN)//egyik irnyba se
 8002540:	4b21      	ldr	r3, [pc, #132]	; (80025c8 <Line_Track_Task+0x2e8>)
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	f5b3 7fff 	cmp.w	r3, #510	; 0x1fe
 8002548:	da03      	bge.n	8002552 <Line_Track_Task+0x272>
			{
				ccr = CCR_REAR_MIN;
 800254a:	4b1f      	ldr	r3, [pc, #124]	; (80025c8 <Line_Track_Task+0x2e8>)
 800254c:	f44f 72ff 	mov.w	r2, #510	; 0x1fe
 8002550:	601a      	str	r2, [r3, #0]
			}
			TIM1->CCR4 = ccr;
 8002552:	4b1d      	ldr	r3, [pc, #116]	; (80025c8 <Line_Track_Task+0x2e8>)
 8002554:	681a      	ldr	r2, [r3, #0]
 8002556:	4b1f      	ldr	r3, [pc, #124]	; (80025d4 <Line_Track_Task+0x2f4>)
 8002558:	641a      	str	r2, [r3, #64]	; 0x40
			ccr_rear_prev=ccr;
 800255a:	4b1b      	ldr	r3, [pc, #108]	; (80025c8 <Line_Track_Task+0x2e8>)
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	461a      	mov	r2, r3
 8002560:	4b1b      	ldr	r3, [pc, #108]	; (80025d0 <Line_Track_Task+0x2f0>)
 8002562:	601a      	str	r2, [r3, #0]
			if(ccr_front_prev!=SERVO_FRONT_CCR_MIDDLE) TIM2->CCR1 = SERVO_FRONT_CCR_MIDDLE;
 8002564:	4b19      	ldr	r3, [pc, #100]	; (80025cc <Line_Track_Task+0x2ec>)
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	f5b3 7f30 	cmp.w	r3, #704	; 0x2c0
 800256c:	d004      	beq.n	8002578 <Line_Track_Task+0x298>
 800256e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002572:	f44f 7230 	mov.w	r2, #704	; 0x2c0
 8002576:	635a      	str	r2, [r3, #52]	; 0x34
			ccr_front_prev=SERVO_FRONT_CCR_MIDDLE;
 8002578:	4b14      	ldr	r3, [pc, #80]	; (80025cc <Line_Track_Task+0x2ec>)
 800257a:	f44f 7230 	mov.w	r2, #704	; 0x2c0
 800257e:	601a      	str	r2, [r3, #0]
 8002580:	e0c3      	b.n	800270a <Line_Track_Task+0x42a>
 8002582:	bf00      	nop
 8002584:	f3af 8000 	nop.w
 8002588:	c4830201 	.word	0xc4830201
 800258c:	3fe73a26 	.word	0x3fe73a26
 8002590:	a3f47e90 	.word	0xa3f47e90
 8002594:	3fe8fd1f 	.word	0x3fe8fd1f
 8002598:	20000574 	.word	0x20000574
 800259c:	20000255 	.word	0x20000255
 80025a0:	20000261 	.word	0x20000261
 80025a4:	20000258 	.word	0x20000258
 80025a8:	44898000 	.word	0x44898000
 80025ac:	20000568 	.word	0x20000568
 80025b0:	bd4ccccd 	.word	0xbd4ccccd
 80025b4:	bb83126f 	.word	0xbb83126f
 80025b8:	20000578 	.word	0x20000578
 80025bc:	2000057c 	.word	0x2000057c
 80025c0:	c4b7c000 	.word	0xc4b7c000
 80025c4:	44300000 	.word	0x44300000
 80025c8:	20000020 	.word	0x20000020
 80025cc:	20000580 	.word	0x20000580
 80025d0:	20000584 	.word	0x20000584
 80025d4:	40010000 	.word	0x40010000
 80025d8:	c4898000 	.word	0xc4898000
 80025dc:	3df5c28f 	.word	0x3df5c28f
 80025e0:	3ba3d70a 	.word	0x3ba3d70a
 80025e4:	44898000 	.word	0x44898000
 80025e8:	442c0000 	.word	0x442c0000
 80025ec:	449c4000 	.word	0x449c4000
		}

	}
	/*****Gyorsasgi plya zemmd******/
	else if(mode == FAST)
 80025f0:	4b49      	ldr	r3, [pc, #292]	; (8002718 <Line_Track_Task+0x438>)
 80025f2:	781b      	ldrb	r3, [r3, #0]
 80025f4:	2b3f      	cmp	r3, #63	; 0x3f
 80025f6:	f040 8088 	bne.w	800270a <Line_Track_Task+0x42a>
	{
		if(G0_Read_Fast(huart_stm, huart_debugg)) return; //ha sikertelen az olvass a G0 bl akkor nincs rtelme az egsznek
 80025fa:	68b9      	ldr	r1, [r7, #8]
 80025fc:	68f8      	ldr	r0, [r7, #12]
 80025fe:	f7ff fe05 	bl	800220c <G0_Read_Fast>
 8002602:	4603      	mov	r3, r0
 8002604:	2b00      	cmp	r3, #0
 8002606:	d17d      	bne.n	8002704 <Line_Track_Task+0x424>
		if (LINE_CNT<1 || LINE_CNT > 4) return;//ha nincs vonal a kocsi alatt
 8002608:	4b44      	ldr	r3, [pc, #272]	; (800271c <Line_Track_Task+0x43c>)
 800260a:	785b      	ldrb	r3, [r3, #1]
 800260c:	2b00      	cmp	r3, #0
 800260e:	d07b      	beq.n	8002708 <Line_Track_Task+0x428>
 8002610:	4b42      	ldr	r3, [pc, #264]	; (800271c <Line_Track_Task+0x43c>)
 8002612:	785b      	ldrb	r3, [r3, #1]
 8002614:	2b04      	cmp	r3, #4
 8002616:	d877      	bhi.n	8002708 <Line_Track_Task+0x428>
		gamma = Fast_Mode(huart_debugg,tick);
 8002618:	6879      	ldr	r1, [r7, #4]
 800261a:	68b8      	ldr	r0, [r7, #8]
 800261c:	f000 f890 	bl	8002740 <Fast_Mode>
 8002620:	eef0 7a40 	vmov.f32	s15, s0
 8002624:	4b3e      	ldr	r3, [pc, #248]	; (8002720 <Line_Track_Task+0x440>)
 8002626:	edc3 7a00 	vstr	s15, [r3]
		PHI = atan((L/(L+D_FRONT))*tan(gamma));
 800262a:	4b3d      	ldr	r3, [pc, #244]	; (8002720 <Line_Track_Task+0x440>)
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	4618      	mov	r0, r3
 8002630:	f7fd ffaa 	bl	8000588 <__aeabi_f2d>
 8002634:	4602      	mov	r2, r0
 8002636:	460b      	mov	r3, r1
 8002638:	ec43 2b10 	vmov	d0, r2, r3
 800263c:	f00a fd94 	bl	800d168 <tan>
 8002640:	ec51 0b10 	vmov	r0, r1, d0
 8002644:	a332      	add	r3, pc, #200	; (adr r3, 8002710 <Line_Track_Task+0x430>)
 8002646:	e9d3 2300 	ldrd	r2, r3, [r3]
 800264a:	f7fd fff5 	bl	8000638 <__aeabi_dmul>
 800264e:	4602      	mov	r2, r0
 8002650:	460b      	mov	r3, r1
 8002652:	ec43 2b17 	vmov	d7, r2, r3
 8002656:	eeb0 0a47 	vmov.f32	s0, s14
 800265a:	eef0 0a67 	vmov.f32	s1, s15
 800265e:	f00a fbd7 	bl	800ce10 <atan>
 8002662:	ec53 2b10 	vmov	r2, r3, d0
 8002666:	4610      	mov	r0, r2
 8002668:	4619      	mov	r1, r3
 800266a:	f7fe fabd 	bl	8000be8 <__aeabi_d2f>
 800266e:	4603      	mov	r3, r0
 8002670:	4a2c      	ldr	r2, [pc, #176]	; (8002724 <Line_Track_Task+0x444>)
 8002672:	6013      	str	r3, [r2, #0]
		ccr = (uint16_t)(-SERVO_M * PHI + SERVO_FRONT_CCR_MIDDLE);
 8002674:	4b2b      	ldr	r3, [pc, #172]	; (8002724 <Line_Track_Task+0x444>)
 8002676:	edd3 7a00 	vldr	s15, [r3]
 800267a:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 8002728 <Line_Track_Task+0x448>
 800267e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002682:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 800272c <Line_Track_Task+0x44c>
 8002686:	ee77 7a87 	vadd.f32	s15, s15, s14
 800268a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800268e:	ee17 3a90 	vmov	r3, s15
 8002692:	b29b      	uxth	r3, r3
 8002694:	461a      	mov	r2, r3
 8002696:	4b26      	ldr	r3, [pc, #152]	; (8002730 <Line_Track_Task+0x450>)
 8002698:	601a      	str	r2, [r3, #0]

		if(ccr > CCR_FRONT_MAX)//ne fesztsk neki a mechanikai hatrnak a szervt
 800269a:	4b25      	ldr	r3, [pc, #148]	; (8002730 <Line_Track_Task+0x450>)
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	f5b3 7f61 	cmp.w	r3, #900	; 0x384
 80026a2:	dd04      	ble.n	80026ae <Line_Track_Task+0x3ce>
		{
			ccr = CCR_FRONT_MAX;
 80026a4:	4b22      	ldr	r3, [pc, #136]	; (8002730 <Line_Track_Task+0x450>)
 80026a6:	f44f 7261 	mov.w	r2, #900	; 0x384
 80026aa:	601a      	str	r2, [r3, #0]
 80026ac:	e008      	b.n	80026c0 <Line_Track_Task+0x3e0>
		}
		else if(ccr < CCR_FRONT_MIN)//egyik irnyba se
 80026ae:	4b20      	ldr	r3, [pc, #128]	; (8002730 <Line_Track_Task+0x450>)
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	f5b3 7ff0 	cmp.w	r3, #480	; 0x1e0
 80026b6:	da03      	bge.n	80026c0 <Line_Track_Task+0x3e0>
		{
			ccr = CCR_FRONT_MIN;
 80026b8:	4b1d      	ldr	r3, [pc, #116]	; (8002730 <Line_Track_Task+0x450>)
 80026ba:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 80026be:	601a      	str	r2, [r3, #0]
		}
		TIM2->CCR1 = ccr;
 80026c0:	4b1b      	ldr	r3, [pc, #108]	; (8002730 <Line_Track_Task+0x450>)
 80026c2:	681a      	ldr	r2, [r3, #0]
 80026c4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80026c8:	635a      	str	r2, [r3, #52]	; 0x34
		ccr_front_prev= ccr;
 80026ca:	4b19      	ldr	r3, [pc, #100]	; (8002730 <Line_Track_Task+0x450>)
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	461a      	mov	r2, r3
 80026d0:	4b18      	ldr	r3, [pc, #96]	; (8002734 <Line_Track_Task+0x454>)
 80026d2:	601a      	str	r2, [r3, #0]
		if(ccr_rear_prev!=SERVO_REAR_CCR_MIDDLE) TIM1->CCR4 = SERVO_REAR_CCR_MIDDLE;
 80026d4:	4b18      	ldr	r3, [pc, #96]	; (8002738 <Line_Track_Task+0x458>)
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	f5b3 7f2c 	cmp.w	r3, #688	; 0x2b0
 80026dc:	d003      	beq.n	80026e6 <Line_Track_Task+0x406>
 80026de:	4b17      	ldr	r3, [pc, #92]	; (800273c <Line_Track_Task+0x45c>)
 80026e0:	f44f 722c 	mov.w	r2, #688	; 0x2b0
 80026e4:	641a      	str	r2, [r3, #64]	; 0x40
		ccr_rear_prev=SERVO_REAR_CCR_MIDDLE;
 80026e6:	4b14      	ldr	r3, [pc, #80]	; (8002738 <Line_Track_Task+0x458>)
 80026e8:	f44f 722c 	mov.w	r2, #688	; 0x2b0
 80026ec:	601a      	str	r2, [r3, #0]
 80026ee:	e00c      	b.n	800270a <Line_Track_Task+0x42a>
	if(line_track_task_tick>tick) return;
 80026f0:	bf00      	nop
 80026f2:	e00a      	b.n	800270a <Line_Track_Task+0x42a>
			if(G0_Read_Skill(huart_stm, huart_debugg,CMD_READ_SKILL_FORWARD)) return;
 80026f4:	bf00      	nop
 80026f6:	e008      	b.n	800270a <Line_Track_Task+0x42a>
			if (LINE_CNT<1 || LINE_CNT > 4) return;//ha nincs vonal a kocsi alatt
 80026f8:	bf00      	nop
 80026fa:	e006      	b.n	800270a <Line_Track_Task+0x42a>
			if(G0_Read_Skill(huart_stm, huart_debugg,CMD_READ_SKILL_REVERSE)) return;
 80026fc:	bf00      	nop
 80026fe:	e004      	b.n	800270a <Line_Track_Task+0x42a>
			if (LINE_CNT<1 || LINE_CNT > 4) return;//ha nincs vonal a kocsi alatt
 8002700:	bf00      	nop
 8002702:	e002      	b.n	800270a <Line_Track_Task+0x42a>
		if(G0_Read_Fast(huart_stm, huart_debugg)) return; //ha sikertelen az olvass a G0 bl akkor nincs rtelme az egsznek
 8002704:	bf00      	nop
 8002706:	e000      	b.n	800270a <Line_Track_Task+0x42a>
		if (LINE_CNT<1 || LINE_CNT > 4) return;//ha nincs vonal a kocsi alatt
 8002708:	bf00      	nop
	}
}
 800270a:	3710      	adds	r7, #16
 800270c:	46bd      	mov	sp, r7
 800270e:	bd80      	pop	{r7, pc}
 8002710:	c4830201 	.word	0xc4830201
 8002714:	3fe73a26 	.word	0x3fe73a26
 8002718:	20000255 	.word	0x20000255
 800271c:	20000568 	.word	0x20000568
 8002720:	20000578 	.word	0x20000578
 8002724:	2000057c 	.word	0x2000057c
 8002728:	c4af0000 	.word	0xc4af0000
 800272c:	44300000 	.word	0x44300000
 8002730:	20000020 	.word	0x20000020
 8002734:	20000580 	.word	0x20000580
 8002738:	20000584 	.word	0x20000584
 800273c:	40010000 	.word	0x40010000

08002740 <Fast_Mode>:

float Fast_Mode(UART_HandleTypeDef *huart_debugg, uint32_t t)
{
 8002740:	b5b0      	push	{r4, r5, r7, lr}
 8002742:	b084      	sub	sp, #16
 8002744:	af00      	add	r7, sp, #0
 8002746:	6078      	str	r0, [r7, #4]
 8002748:	6039      	str	r1, [r7, #0]
	static float x_elso_prev=0;
	static float x_hatso;
	static float delta;
	static float gamma;

	uint32_t sum=0;
 800274a:	2300      	movs	r3, #0
 800274c:	60fb      	str	r3, [r7, #12]
	uint32_t dist=0;
 800274e:	2300      	movs	r3, #0
 8002750:	60bb      	str	r3, [r7, #8]


	if(swState[0] == FREERUN_MODE)
 8002752:	4b46      	ldr	r3, [pc, #280]	; (800286c <Fast_Mode+0x12c>)
 8002754:	781b      	ldrb	r3, [r3, #0]
 8002756:	2b01      	cmp	r3, #1
 8002758:	d171      	bne.n	800283e <Fast_Mode+0xfe>
	{
		/*****Gyorst jells figyelse (szaggatott 3 vonal)*****/
		if(LINE_CNT != lineCnt_prev && (!Free_Run_State || Free_Run_State==2)) //ha vltozik az alattunk lv vonalak szma
 800275a:	4b45      	ldr	r3, [pc, #276]	; (8002870 <Fast_Mode+0x130>)
 800275c:	785a      	ldrb	r2, [r3, #1]
 800275e:	4b45      	ldr	r3, [pc, #276]	; (8002874 <Fast_Mode+0x134>)
 8002760:	781b      	ldrb	r3, [r3, #0]
 8002762:	429a      	cmp	r2, r3
 8002764:	d044      	beq.n	80027f0 <Fast_Mode+0xb0>
 8002766:	4b44      	ldr	r3, [pc, #272]	; (8002878 <Fast_Mode+0x138>)
 8002768:	781b      	ldrb	r3, [r3, #0]
 800276a:	2b00      	cmp	r3, #0
 800276c:	d003      	beq.n	8002776 <Fast_Mode+0x36>
 800276e:	4b42      	ldr	r3, [pc, #264]	; (8002878 <Fast_Mode+0x138>)
 8002770:	781b      	ldrb	r3, [r3, #0]
 8002772:	2b02      	cmp	r3, #2
 8002774:	d13c      	bne.n	80027f0 <Fast_Mode+0xb0>
		{
			dt[index] = t - t_prev;
 8002776:	4b41      	ldr	r3, [pc, #260]	; (800287c <Fast_Mode+0x13c>)
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	4a41      	ldr	r2, [pc, #260]	; (8002880 <Fast_Mode+0x140>)
 800277c:	7812      	ldrb	r2, [r2, #0]
 800277e:	4611      	mov	r1, r2
 8002780:	683a      	ldr	r2, [r7, #0]
 8002782:	1ad3      	subs	r3, r2, r3
 8002784:	4a3f      	ldr	r2, [pc, #252]	; (8002884 <Fast_Mode+0x144>)
 8002786:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
			sum=dt[0] + dt[1] + dt[2] + dt[3]+ dt[4];
 800278a:	4b3e      	ldr	r3, [pc, #248]	; (8002884 <Fast_Mode+0x144>)
 800278c:	681a      	ldr	r2, [r3, #0]
 800278e:	4b3d      	ldr	r3, [pc, #244]	; (8002884 <Fast_Mode+0x144>)
 8002790:	685b      	ldr	r3, [r3, #4]
 8002792:	441a      	add	r2, r3
 8002794:	4b3b      	ldr	r3, [pc, #236]	; (8002884 <Fast_Mode+0x144>)
 8002796:	689b      	ldr	r3, [r3, #8]
 8002798:	441a      	add	r2, r3
 800279a:	4b3a      	ldr	r3, [pc, #232]	; (8002884 <Fast_Mode+0x144>)
 800279c:	68db      	ldr	r3, [r3, #12]
 800279e:	441a      	add	r2, r3
 80027a0:	4b38      	ldr	r3, [pc, #224]	; (8002884 <Fast_Mode+0x144>)
 80027a2:	691b      	ldr	r3, [r3, #16]
 80027a4:	4413      	add	r3, r2
 80027a6:	60fb      	str	r3, [r7, #12]
			if((sum > 300) && (sum < 700))
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 80027ae:	d90f      	bls.n	80027d0 <Fast_Mode+0x90>
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	f5b3 7f2f 	cmp.w	r3, #700	; 0x2bc
 80027b6:	d20b      	bcs.n	80027d0 <Fast_Mode+0x90>
			{
				v_ref=4200;
 80027b8:	4b33      	ldr	r3, [pc, #204]	; (8002888 <Fast_Mode+0x148>)
 80027ba:	4a34      	ldr	r2, [pc, #208]	; (800288c <Fast_Mode+0x14c>)
 80027bc:	601a      	str	r2, [r3, #0]
				LED_B(1);
 80027be:	2200      	movs	r2, #0
 80027c0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80027c4:	4832      	ldr	r0, [pc, #200]	; (8002890 <Fast_Mode+0x150>)
 80027c6:	f003 fd7f 	bl	80062c8 <HAL_GPIO_WritePin>
				Free_Run_State=1;
 80027ca:	4b2b      	ldr	r3, [pc, #172]	; (8002878 <Fast_Mode+0x138>)
 80027cc:	2201      	movs	r2, #1
 80027ce:	701a      	strb	r2, [r3, #0]
			}
			index++;
 80027d0:	4b2b      	ldr	r3, [pc, #172]	; (8002880 <Fast_Mode+0x140>)
 80027d2:	781b      	ldrb	r3, [r3, #0]
 80027d4:	3301      	adds	r3, #1
 80027d6:	b2da      	uxtb	r2, r3
 80027d8:	4b29      	ldr	r3, [pc, #164]	; (8002880 <Fast_Mode+0x140>)
 80027da:	701a      	strb	r2, [r3, #0]
			if(index>4) index=0;
 80027dc:	4b28      	ldr	r3, [pc, #160]	; (8002880 <Fast_Mode+0x140>)
 80027de:	781b      	ldrb	r3, [r3, #0]
 80027e0:	2b04      	cmp	r3, #4
 80027e2:	d902      	bls.n	80027ea <Fast_Mode+0xaa>
 80027e4:	4b26      	ldr	r3, [pc, #152]	; (8002880 <Fast_Mode+0x140>)
 80027e6:	2200      	movs	r2, #0
 80027e8:	701a      	strb	r2, [r3, #0]
			t_prev = t;
 80027ea:	4a24      	ldr	r2, [pc, #144]	; (800287c <Fast_Mode+0x13c>)
 80027ec:	683b      	ldr	r3, [r7, #0]
 80027ee:	6013      	str	r3, [r2, #0]
		}
		/* A memriajelleg statikus vltozk segtsgvel vizsgljuk a szaggatott vonalat*/
		lineCnt_prev = LINE_CNT; //az elz rtket a jelenlegihez hangoljuk
 80027f0:	4b1f      	ldr	r3, [pc, #124]	; (8002870 <Fast_Mode+0x130>)
 80027f2:	785a      	ldrb	r2, [r3, #1]
 80027f4:	4b1f      	ldr	r3, [pc, #124]	; (8002874 <Fast_Mode+0x134>)
 80027f6:	701a      	strb	r2, [r3, #0]

		/*****Lasst jells figyelse (folytonos 3 vonal)*****/
		if(LINE_CNT > 1 && (!Free_Run_State || Free_Run_State==1)) //ha 3 vonalat rzkelnk
 80027f8:	4b1d      	ldr	r3, [pc, #116]	; (8002870 <Fast_Mode+0x130>)
 80027fa:	785b      	ldrb	r3, [r3, #1]
 80027fc:	2b01      	cmp	r3, #1
 80027fe:	d91a      	bls.n	8002836 <Fast_Mode+0xf6>
 8002800:	4b1d      	ldr	r3, [pc, #116]	; (8002878 <Fast_Mode+0x138>)
 8002802:	781b      	ldrb	r3, [r3, #0]
 8002804:	2b00      	cmp	r3, #0
 8002806:	d003      	beq.n	8002810 <Fast_Mode+0xd0>
 8002808:	4b1b      	ldr	r3, [pc, #108]	; (8002878 <Fast_Mode+0x138>)
 800280a:	781b      	ldrb	r3, [r3, #0]
 800280c:	2b01      	cmp	r3, #1
 800280e:	d112      	bne.n	8002836 <Fast_Mode+0xf6>
		{
			if(t > (start3time + BREAK_TIME_MS)) //ha mr legalbb BREAK_TIME_MS -id ta folyamatosan 3 vonal van alattunk
 8002810:	4b20      	ldr	r3, [pc, #128]	; (8002894 <Fast_Mode+0x154>)
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	338c      	adds	r3, #140	; 0x8c
 8002816:	683a      	ldr	r2, [r7, #0]
 8002818:	429a      	cmp	r2, r3
 800281a:	d951      	bls.n	80028c0 <Fast_Mode+0x180>
			{
				v_ref = 1100;
 800281c:	4b1a      	ldr	r3, [pc, #104]	; (8002888 <Fast_Mode+0x148>)
 800281e:	4a1e      	ldr	r2, [pc, #120]	; (8002898 <Fast_Mode+0x158>)
 8002820:	601a      	str	r2, [r3, #0]
				Free_Run_State=2;
 8002822:	4b15      	ldr	r3, [pc, #84]	; (8002878 <Fast_Mode+0x138>)
 8002824:	2202      	movs	r2, #2
 8002826:	701a      	strb	r2, [r3, #0]
				LED_B(0);
 8002828:	2201      	movs	r2, #1
 800282a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800282e:	4818      	ldr	r0, [pc, #96]	; (8002890 <Fast_Mode+0x150>)
 8002830:	f003 fd4a 	bl	80062c8 <HAL_GPIO_WritePin>
			if(t > (start3time + BREAK_TIME_MS)) //ha mr legalbb BREAK_TIME_MS -id ta folyamatosan 3 vonal van alattunk
 8002834:	e044      	b.n	80028c0 <Fast_Mode+0x180>
			}
		}
		else //ha 1 vonalat rzkelnk
		{
			start3time = t;
 8002836:	4a17      	ldr	r2, [pc, #92]	; (8002894 <Fast_Mode+0x154>)
 8002838:	683b      	ldr	r3, [r7, #0]
 800283a:	6013      	str	r3, [r2, #0]
 800283c:	e040      	b.n	80028c0 <Fast_Mode+0x180>
		}
		/*****FKEZS NEGATV PWM-EL*******/
	}

	/*****SC zemmd******/
	else if(swState[0]==SC_MODE)
 800283e:	4b0b      	ldr	r3, [pc, #44]	; (800286c <Fast_Mode+0x12c>)
 8002840:	781b      	ldrb	r3, [r3, #0]
 8002842:	2b00      	cmp	r3, #0
 8002844:	d13c      	bne.n	80028c0 <Fast_Mode+0x180>
	{
		dist=(((uint16_t)rxBuf[5])<<8) | ((uint16_t)rxBuf[6]);
 8002846:	4b0a      	ldr	r3, [pc, #40]	; (8002870 <Fast_Mode+0x130>)
 8002848:	795b      	ldrb	r3, [r3, #5]
 800284a:	021b      	lsls	r3, r3, #8
 800284c:	4a08      	ldr	r2, [pc, #32]	; (8002870 <Fast_Mode+0x130>)
 800284e:	7992      	ldrb	r2, [r2, #6]
 8002850:	4313      	orrs	r3, r2
 8002852:	60bb      	str	r3, [r7, #8]
		if(dist>1000 || rxBuf[4]) v_ref=1500; //ha tul messze vana  SC vagy rvnytelen az olvass
 8002854:	68bb      	ldr	r3, [r7, #8]
 8002856:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800285a:	d803      	bhi.n	8002864 <Fast_Mode+0x124>
 800285c:	4b04      	ldr	r3, [pc, #16]	; (8002870 <Fast_Mode+0x130>)
 800285e:	791b      	ldrb	r3, [r3, #4]
 8002860:	2b00      	cmp	r3, #0
 8002862:	d01f      	beq.n	80028a4 <Fast_Mode+0x164>
 8002864:	4b08      	ldr	r3, [pc, #32]	; (8002888 <Fast_Mode+0x148>)
 8002866:	4a0d      	ldr	r2, [pc, #52]	; (800289c <Fast_Mode+0x15c>)
 8002868:	601a      	str	r2, [r3, #0]
 800286a:	e029      	b.n	80028c0 <Fast_Mode+0x180>
 800286c:	2000024c 	.word	0x2000024c
 8002870:	20000568 	.word	0x20000568
 8002874:	20000024 	.word	0x20000024
 8002878:	20000588 	.word	0x20000588
 800287c:	2000058c 	.word	0x2000058c
 8002880:	20000590 	.word	0x20000590
 8002884:	20000028 	.word	0x20000028
 8002888:	20000258 	.word	0x20000258
 800288c:	45834000 	.word	0x45834000
 8002890:	40020400 	.word	0x40020400
 8002894:	20000594 	.word	0x20000594
 8002898:	44898000 	.word	0x44898000
 800289c:	44bb8000 	.word	0x44bb8000
 80028a0:	43fa0000 	.word	0x43fa0000
		else v_ref = 2*(float)dist-500;
 80028a4:	68bb      	ldr	r3, [r7, #8]
 80028a6:	ee07 3a90 	vmov	s15, r3
 80028aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80028ae:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80028b2:	ed1f 7a05 	vldr	s14, [pc, #-20]	; 80028a0 <Fast_Mode+0x160>
 80028b6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80028ba:	4bc9      	ldr	r3, [pc, #804]	; (8002be0 <Fast_Mode+0x4a0>)
 80028bc:	edc3 7a00 	vstr	s15, [r3]
	}

	x_elso=(float)rxBuf[2]*204/248.0-102;;
 80028c0:	4bc8      	ldr	r3, [pc, #800]	; (8002be4 <Fast_Mode+0x4a4>)
 80028c2:	789b      	ldrb	r3, [r3, #2]
 80028c4:	ee07 3a90 	vmov	s15, r3
 80028c8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80028cc:	ed9f 7ac6 	vldr	s14, [pc, #792]	; 8002be8 <Fast_Mode+0x4a8>
 80028d0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80028d4:	ee17 0a90 	vmov	r0, s15
 80028d8:	f7fd fe56 	bl	8000588 <__aeabi_f2d>
 80028dc:	f04f 0200 	mov.w	r2, #0
 80028e0:	4bc2      	ldr	r3, [pc, #776]	; (8002bec <Fast_Mode+0x4ac>)
 80028e2:	f7fd ffd3 	bl	800088c <__aeabi_ddiv>
 80028e6:	4602      	mov	r2, r0
 80028e8:	460b      	mov	r3, r1
 80028ea:	4610      	mov	r0, r2
 80028ec:	4619      	mov	r1, r3
 80028ee:	f04f 0200 	mov.w	r2, #0
 80028f2:	4bbf      	ldr	r3, [pc, #764]	; (8002bf0 <Fast_Mode+0x4b0>)
 80028f4:	f7fd fce8 	bl	80002c8 <__aeabi_dsub>
 80028f8:	4602      	mov	r2, r0
 80028fa:	460b      	mov	r3, r1
 80028fc:	4610      	mov	r0, r2
 80028fe:	4619      	mov	r1, r3
 8002900:	f7fe f972 	bl	8000be8 <__aeabi_d2f>
 8002904:	4603      	mov	r3, r0
 8002906:	4abb      	ldr	r2, [pc, #748]	; (8002bf4 <Fast_Mode+0x4b4>)
 8002908:	6013      	str	r3, [r2, #0]
	x_hatso=(float)rxBuf[3]*204/244.0-102;
 800290a:	4bb6      	ldr	r3, [pc, #728]	; (8002be4 <Fast_Mode+0x4a4>)
 800290c:	78db      	ldrb	r3, [r3, #3]
 800290e:	ee07 3a90 	vmov	s15, r3
 8002912:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002916:	ed9f 7ab4 	vldr	s14, [pc, #720]	; 8002be8 <Fast_Mode+0x4a8>
 800291a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800291e:	ee17 0a90 	vmov	r0, s15
 8002922:	f7fd fe31 	bl	8000588 <__aeabi_f2d>
 8002926:	f04f 0200 	mov.w	r2, #0
 800292a:	4bb3      	ldr	r3, [pc, #716]	; (8002bf8 <Fast_Mode+0x4b8>)
 800292c:	f7fd ffae 	bl	800088c <__aeabi_ddiv>
 8002930:	4602      	mov	r2, r0
 8002932:	460b      	mov	r3, r1
 8002934:	4610      	mov	r0, r2
 8002936:	4619      	mov	r1, r3
 8002938:	f04f 0200 	mov.w	r2, #0
 800293c:	4bac      	ldr	r3, [pc, #688]	; (8002bf0 <Fast_Mode+0x4b0>)
 800293e:	f7fd fcc3 	bl	80002c8 <__aeabi_dsub>
 8002942:	4602      	mov	r2, r0
 8002944:	460b      	mov	r3, r1
 8002946:	4610      	mov	r0, r2
 8002948:	4619      	mov	r1, r3
 800294a:	f7fe f94d 	bl	8000be8 <__aeabi_d2f>
 800294e:	4603      	mov	r3, r0
 8002950:	4aaa      	ldr	r2, [pc, #680]	; (8002bfc <Fast_Mode+0x4bc>)
 8002952:	6013      	str	r3, [r2, #0]
	delta=atan((float)(x_elso-x_hatso)/L_SENSOR);
 8002954:	4ba7      	ldr	r3, [pc, #668]	; (8002bf4 <Fast_Mode+0x4b4>)
 8002956:	ed93 7a00 	vldr	s14, [r3]
 800295a:	4ba8      	ldr	r3, [pc, #672]	; (8002bfc <Fast_Mode+0x4bc>)
 800295c:	edd3 7a00 	vldr	s15, [r3]
 8002960:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002964:	ee17 0a90 	vmov	r0, s15
 8002968:	f7fd fe0e 	bl	8000588 <__aeabi_f2d>
 800296c:	f04f 0200 	mov.w	r2, #0
 8002970:	4ba3      	ldr	r3, [pc, #652]	; (8002c00 <Fast_Mode+0x4c0>)
 8002972:	f7fd ff8b 	bl	800088c <__aeabi_ddiv>
 8002976:	4602      	mov	r2, r0
 8002978:	460b      	mov	r3, r1
 800297a:	ec43 2b17 	vmov	d7, r2, r3
 800297e:	eeb0 0a47 	vmov.f32	s0, s14
 8002982:	eef0 0a67 	vmov.f32	s1, s15
 8002986:	f00a fa43 	bl	800ce10 <atan>
 800298a:	ec53 2b10 	vmov	r2, r3, d0
 800298e:	4610      	mov	r0, r2
 8002990:	4619      	mov	r1, r3
 8002992:	f7fe f929 	bl	8000be8 <__aeabi_d2f>
 8002996:	4603      	mov	r3, r0
 8002998:	4a9a      	ldr	r2, [pc, #616]	; (8002c04 <Fast_Mode+0x4c4>)
 800299a:	6013      	str	r3, [r2, #0]
	/**/
	//szablyozparamterek ujraszmolsa az aktulis sebessg alapjn
	if(v>100)
 800299c:	4b9a      	ldr	r3, [pc, #616]	; (8002c08 <Fast_Mode+0x4c8>)
 800299e:	edd3 7a00 	vldr	s15, [r3]
 80029a2:	ed9f 7a9a 	vldr	s14, [pc, #616]	; 8002c0c <Fast_Mode+0x4cc>
 80029a6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80029aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029ae:	f340 80b6 	ble.w	8002b1e <Fast_Mode+0x3de>
	{
		if(v<2000)
 80029b2:	4b95      	ldr	r3, [pc, #596]	; (8002c08 <Fast_Mode+0x4c8>)
 80029b4:	edd3 7a00 	vldr	s15, [r3]
 80029b8:	ed9f 7a95 	vldr	s14, [pc, #596]	; 8002c10 <Fast_Mode+0x4d0>
 80029bc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80029c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029c4:	d554      	bpl.n	8002a70 <Fast_Mode+0x330>
		{
			k_p = -L/(v*v)*S1MULTS2_SLOW;
 80029c6:	4b90      	ldr	r3, [pc, #576]	; (8002c08 <Fast_Mode+0x4c8>)
 80029c8:	ed93 7a00 	vldr	s14, [r3]
 80029cc:	4b8e      	ldr	r3, [pc, #568]	; (8002c08 <Fast_Mode+0x4c8>)
 80029ce:	edd3 7a00 	vldr	s15, [r3]
 80029d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80029d6:	ee17 0a90 	vmov	r0, s15
 80029da:	f7fd fdd5 	bl	8000588 <__aeabi_f2d>
 80029de:	4602      	mov	r2, r0
 80029e0:	460b      	mov	r3, r1
 80029e2:	a173      	add	r1, pc, #460	; (adr r1, 8002bb0 <Fast_Mode+0x470>)
 80029e4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80029e8:	f7fd ff50 	bl	800088c <__aeabi_ddiv>
 80029ec:	4602      	mov	r2, r0
 80029ee:	460b      	mov	r3, r1
 80029f0:	4610      	mov	r0, r2
 80029f2:	4619      	mov	r1, r3
 80029f4:	a370      	add	r3, pc, #448	; (adr r3, 8002bb8 <Fast_Mode+0x478>)
 80029f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029fa:	f7fd fe1d 	bl	8000638 <__aeabi_dmul>
 80029fe:	4602      	mov	r2, r0
 8002a00:	460b      	mov	r3, r1
 8002a02:	4610      	mov	r0, r2
 8002a04:	4619      	mov	r1, r3
 8002a06:	f7fe f8ef 	bl	8000be8 <__aeabi_d2f>
 8002a0a:	4603      	mov	r3, r0
 8002a0c:	4a81      	ldr	r2, [pc, #516]	; (8002c14 <Fast_Mode+0x4d4>)
 8002a0e:	6013      	str	r3, [r2, #0]
			k_delta = L/v*(S1ADDS2_SLOW-v*k_p);
 8002a10:	4b7d      	ldr	r3, [pc, #500]	; (8002c08 <Fast_Mode+0x4c8>)
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	4618      	mov	r0, r3
 8002a16:	f7fd fdb7 	bl	8000588 <__aeabi_f2d>
 8002a1a:	4602      	mov	r2, r0
 8002a1c:	460b      	mov	r3, r1
 8002a1e:	a168      	add	r1, pc, #416	; (adr r1, 8002bc0 <Fast_Mode+0x480>)
 8002a20:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002a24:	f7fd ff32 	bl	800088c <__aeabi_ddiv>
 8002a28:	4602      	mov	r2, r0
 8002a2a:	460b      	mov	r3, r1
 8002a2c:	4614      	mov	r4, r2
 8002a2e:	461d      	mov	r5, r3
 8002a30:	4b75      	ldr	r3, [pc, #468]	; (8002c08 <Fast_Mode+0x4c8>)
 8002a32:	ed93 7a00 	vldr	s14, [r3]
 8002a36:	4b77      	ldr	r3, [pc, #476]	; (8002c14 <Fast_Mode+0x4d4>)
 8002a38:	edd3 7a00 	vldr	s15, [r3]
 8002a3c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a40:	eeb9 7a08 	vmov.f32	s14, #152	; 0xc0c00000 -6.0
 8002a44:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002a48:	ee17 0a90 	vmov	r0, s15
 8002a4c:	f7fd fd9c 	bl	8000588 <__aeabi_f2d>
 8002a50:	4602      	mov	r2, r0
 8002a52:	460b      	mov	r3, r1
 8002a54:	4620      	mov	r0, r4
 8002a56:	4629      	mov	r1, r5
 8002a58:	f7fd fdee 	bl	8000638 <__aeabi_dmul>
 8002a5c:	4602      	mov	r2, r0
 8002a5e:	460b      	mov	r3, r1
 8002a60:	4610      	mov	r0, r2
 8002a62:	4619      	mov	r1, r3
 8002a64:	f7fe f8c0 	bl	8000be8 <__aeabi_d2f>
 8002a68:	4603      	mov	r3, r0
 8002a6a:	4a6b      	ldr	r2, [pc, #428]	; (8002c18 <Fast_Mode+0x4d8>)
 8002a6c:	6013      	str	r3, [r2, #0]
 8002a6e:	e056      	b.n	8002b1e <Fast_Mode+0x3de>
		}
		else
		{
			k_p = -L/(v*v)*S1MULTS2_FAST;
 8002a70:	4b65      	ldr	r3, [pc, #404]	; (8002c08 <Fast_Mode+0x4c8>)
 8002a72:	ed93 7a00 	vldr	s14, [r3]
 8002a76:	4b64      	ldr	r3, [pc, #400]	; (8002c08 <Fast_Mode+0x4c8>)
 8002a78:	edd3 7a00 	vldr	s15, [r3]
 8002a7c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a80:	ee17 0a90 	vmov	r0, s15
 8002a84:	f7fd fd80 	bl	8000588 <__aeabi_f2d>
 8002a88:	4602      	mov	r2, r0
 8002a8a:	460b      	mov	r3, r1
 8002a8c:	a148      	add	r1, pc, #288	; (adr r1, 8002bb0 <Fast_Mode+0x470>)
 8002a8e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002a92:	f7fd fefb 	bl	800088c <__aeabi_ddiv>
 8002a96:	4602      	mov	r2, r0
 8002a98:	460b      	mov	r3, r1
 8002a9a:	4610      	mov	r0, r2
 8002a9c:	4619      	mov	r1, r3
 8002a9e:	a34a      	add	r3, pc, #296	; (adr r3, 8002bc8 <Fast_Mode+0x488>)
 8002aa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002aa4:	f7fd fdc8 	bl	8000638 <__aeabi_dmul>
 8002aa8:	4602      	mov	r2, r0
 8002aaa:	460b      	mov	r3, r1
 8002aac:	4610      	mov	r0, r2
 8002aae:	4619      	mov	r1, r3
 8002ab0:	f7fe f89a 	bl	8000be8 <__aeabi_d2f>
 8002ab4:	4603      	mov	r3, r0
 8002ab6:	4a57      	ldr	r2, [pc, #348]	; (8002c14 <Fast_Mode+0x4d4>)
 8002ab8:	6013      	str	r3, [r2, #0]
			k_delta = L/v*(S1ADDS2_FAST-v*k_p);
 8002aba:	4b53      	ldr	r3, [pc, #332]	; (8002c08 <Fast_Mode+0x4c8>)
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	4618      	mov	r0, r3
 8002ac0:	f7fd fd62 	bl	8000588 <__aeabi_f2d>
 8002ac4:	4602      	mov	r2, r0
 8002ac6:	460b      	mov	r3, r1
 8002ac8:	a13d      	add	r1, pc, #244	; (adr r1, 8002bc0 <Fast_Mode+0x480>)
 8002aca:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002ace:	f7fd fedd 	bl	800088c <__aeabi_ddiv>
 8002ad2:	4602      	mov	r2, r0
 8002ad4:	460b      	mov	r3, r1
 8002ad6:	4614      	mov	r4, r2
 8002ad8:	461d      	mov	r5, r3
 8002ada:	4b4b      	ldr	r3, [pc, #300]	; (8002c08 <Fast_Mode+0x4c8>)
 8002adc:	ed93 7a00 	vldr	s14, [r3]
 8002ae0:	4b4c      	ldr	r3, [pc, #304]	; (8002c14 <Fast_Mode+0x4d4>)
 8002ae2:	edd3 7a00 	vldr	s15, [r3]
 8002ae6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002aea:	ee17 0a90 	vmov	r0, s15
 8002aee:	f7fd fd4b 	bl	8000588 <__aeabi_f2d>
 8002af2:	4602      	mov	r2, r0
 8002af4:	460b      	mov	r3, r1
 8002af6:	a136      	add	r1, pc, #216	; (adr r1, 8002bd0 <Fast_Mode+0x490>)
 8002af8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002afc:	f7fd fbe4 	bl	80002c8 <__aeabi_dsub>
 8002b00:	4602      	mov	r2, r0
 8002b02:	460b      	mov	r3, r1
 8002b04:	4620      	mov	r0, r4
 8002b06:	4629      	mov	r1, r5
 8002b08:	f7fd fd96 	bl	8000638 <__aeabi_dmul>
 8002b0c:	4602      	mov	r2, r0
 8002b0e:	460b      	mov	r3, r1
 8002b10:	4610      	mov	r0, r2
 8002b12:	4619      	mov	r1, r3
 8002b14:	f7fe f868 	bl	8000be8 <__aeabi_d2f>
 8002b18:	4603      	mov	r3, r0
 8002b1a:	4a3f      	ldr	r2, [pc, #252]	; (8002c18 <Fast_Mode+0x4d8>)
 8002b1c:	6013      	str	r3, [r2, #0]
		}
	}

	gamma = -k_p * x_elso -k_delta * delta - K_D * (x_elso-x_elso_prev);
 8002b1e:	4b3d      	ldr	r3, [pc, #244]	; (8002c14 <Fast_Mode+0x4d4>)
 8002b20:	edd3 7a00 	vldr	s15, [r3]
 8002b24:	eeb1 7a67 	vneg.f32	s14, s15
 8002b28:	4b32      	ldr	r3, [pc, #200]	; (8002bf4 <Fast_Mode+0x4b4>)
 8002b2a:	edd3 7a00 	vldr	s15, [r3]
 8002b2e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002b32:	4b39      	ldr	r3, [pc, #228]	; (8002c18 <Fast_Mode+0x4d8>)
 8002b34:	edd3 6a00 	vldr	s13, [r3]
 8002b38:	4b32      	ldr	r3, [pc, #200]	; (8002c04 <Fast_Mode+0x4c4>)
 8002b3a:	edd3 7a00 	vldr	s15, [r3]
 8002b3e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002b42:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002b46:	ee17 0a90 	vmov	r0, s15
 8002b4a:	f7fd fd1d 	bl	8000588 <__aeabi_f2d>
 8002b4e:	4604      	mov	r4, r0
 8002b50:	460d      	mov	r5, r1
 8002b52:	4b28      	ldr	r3, [pc, #160]	; (8002bf4 <Fast_Mode+0x4b4>)
 8002b54:	ed93 7a00 	vldr	s14, [r3]
 8002b58:	4b30      	ldr	r3, [pc, #192]	; (8002c1c <Fast_Mode+0x4dc>)
 8002b5a:	edd3 7a00 	vldr	s15, [r3]
 8002b5e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002b62:	ee17 0a90 	vmov	r0, s15
 8002b66:	f7fd fd0f 	bl	8000588 <__aeabi_f2d>
 8002b6a:	a31b      	add	r3, pc, #108	; (adr r3, 8002bd8 <Fast_Mode+0x498>)
 8002b6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b70:	f7fd fd62 	bl	8000638 <__aeabi_dmul>
 8002b74:	4602      	mov	r2, r0
 8002b76:	460b      	mov	r3, r1
 8002b78:	4620      	mov	r0, r4
 8002b7a:	4629      	mov	r1, r5
 8002b7c:	f7fd fba6 	bl	80002cc <__adddf3>
 8002b80:	4602      	mov	r2, r0
 8002b82:	460b      	mov	r3, r1
 8002b84:	4610      	mov	r0, r2
 8002b86:	4619      	mov	r1, r3
 8002b88:	f7fe f82e 	bl	8000be8 <__aeabi_d2f>
 8002b8c:	4603      	mov	r3, r0
 8002b8e:	4a24      	ldr	r2, [pc, #144]	; (8002c20 <Fast_Mode+0x4e0>)
 8002b90:	6013      	str	r3, [r2, #0]
	x_elso_prev = x_elso;
 8002b92:	4b18      	ldr	r3, [pc, #96]	; (8002bf4 <Fast_Mode+0x4b4>)
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	4a21      	ldr	r2, [pc, #132]	; (8002c1c <Fast_Mode+0x4dc>)
 8002b98:	6013      	str	r3, [r2, #0]

	return gamma;
 8002b9a:	4b21      	ldr	r3, [pc, #132]	; (8002c20 <Fast_Mode+0x4e0>)
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	ee07 3a90 	vmov	s15, r3
}
 8002ba2:	eeb0 0a67 	vmov.f32	s0, s15
 8002ba6:	3710      	adds	r7, #16
 8002ba8:	46bd      	mov	sp, r7
 8002baa:	bdb0      	pop	{r4, r5, r7, pc}
 8002bac:	f3af 8000 	nop.w
 8002bb0:	00000000 	.word	0x00000000
 8002bb4:	c0716000 	.word	0xc0716000
 8002bb8:	fd21ff2e 	.word	0xfd21ff2e
 8002bbc:	402275f6 	.word	0x402275f6
 8002bc0:	00000000 	.word	0x00000000
 8002bc4:	40716000 	.word	0x40716000
 8002bc8:	ab367a10 	.word	0xab367a10
 8002bcc:	402d573e 	.word	0x402d573e
 8002bd0:	66666666 	.word	0x66666666
 8002bd4:	c01e6666 	.word	0xc01e6666
 8002bd8:	9999999a 	.word	0x9999999a
 8002bdc:	3f999999 	.word	0x3f999999
 8002be0:	20000258 	.word	0x20000258
 8002be4:	20000568 	.word	0x20000568
 8002be8:	434c0000 	.word	0x434c0000
 8002bec:	406f0000 	.word	0x406f0000
 8002bf0:	40598000 	.word	0x40598000
 8002bf4:	20000598 	.word	0x20000598
 8002bf8:	406e8000 	.word	0x406e8000
 8002bfc:	2000059c 	.word	0x2000059c
 8002c00:	407c4000 	.word	0x407c4000
 8002c04:	200005a0 	.word	0x200005a0
 8002c08:	20000550 	.word	0x20000550
 8002c0c:	42c80000 	.word	0x42c80000
 8002c10:	44fa0000 	.word	0x44fa0000
 8002c14:	2000003c 	.word	0x2000003c
 8002c18:	20000040 	.word	0x20000040
 8002c1c:	200005a4 	.word	0x200005a4
 8002c20:	200005a8 	.word	0x200005a8

08002c24 <__NVIC_DisableIRQ>:
{
 8002c24:	b480      	push	{r7}
 8002c26:	b083      	sub	sp, #12
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	4603      	mov	r3, r0
 8002c2c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	db12      	blt.n	8002c5c <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002c36:	79fb      	ldrb	r3, [r7, #7]
 8002c38:	f003 021f 	and.w	r2, r3, #31
 8002c3c:	490a      	ldr	r1, [pc, #40]	; (8002c68 <__NVIC_DisableIRQ+0x44>)
 8002c3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c42:	095b      	lsrs	r3, r3, #5
 8002c44:	2001      	movs	r0, #1
 8002c46:	fa00 f202 	lsl.w	r2, r0, r2
 8002c4a:	3320      	adds	r3, #32
 8002c4c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8002c50:	f3bf 8f4f 	dsb	sy
}
 8002c54:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002c56:	f3bf 8f6f 	isb	sy
}
 8002c5a:	bf00      	nop
}
 8002c5c:	bf00      	nop
 8002c5e:	370c      	adds	r7, #12
 8002c60:	46bd      	mov	sp, r7
 8002c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c66:	4770      	bx	lr
 8002c68:	e000e100 	.word	0xe000e100

08002c6c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002c6c:	b580      	push	{r7, lr}
 8002c6e:	b082      	sub	sp, #8
 8002c70:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002c72:	f001 fc1d 	bl	80044b0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002c76:	f000 f88b 	bl	8002d90 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002c7a:	f000 fd61 	bl	8003740 <MX_GPIO_Init>
  MX_DMA_Init();
 8002c7e:	f000 fd3f 	bl	8003700 <MX_DMA_Init>
  MX_TIM2_Init();
 8002c82:	f000 fa7b 	bl	800317c <MX_TIM2_Init>
  MX_USART1_UART_Init();
 8002c86:	f000 fcbd 	bl	8003604 <MX_USART1_UART_Init>
  MX_TIM4_Init();
 8002c8a:	f000 fb6f 	bl	800336c <MX_TIM4_Init>
  MX_ADC2_Init();
 8002c8e:	f000 f983 	bl	8002f98 <MX_ADC2_Init>
  MX_TIM3_Init();
 8002c92:	f000 fae9 	bl	8003268 <MX_TIM3_Init>
  MX_UART5_Init();
 8002c96:	f000 fc8b 	bl	80035b0 <MX_UART5_Init>
  MX_USART2_UART_Init();
 8002c9a:	f000 fcdd 	bl	8003658 <MX_USART2_UART_Init>
  MX_TIM8_Init();
 8002c9e:	f000 fc2f 	bl	8003500 <MX_TIM8_Init>
  MX_ADC1_Init();
 8002ca2:	f000 f8e7 	bl	8002e74 <MX_ADC1_Init>
  MX_USART3_UART_Init();
 8002ca6:	f000 fd01 	bl	80036ac <MX_USART3_UART_Init>
  MX_TIM5_Init();
 8002caa:	f000 fbdb 	bl	8003464 <MX_TIM5_Init>
  MX_TIM1_Init();
 8002cae:	f000 f9c5 	bl	800303c <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  F4_Basic_Init(&huart1, &htim5, &htim3, &htim2, &htim1, &htim8);
 8002cb2:	4b2a      	ldr	r3, [pc, #168]	; (8002d5c <main+0xf0>)
 8002cb4:	9301      	str	r3, [sp, #4]
 8002cb6:	4b2a      	ldr	r3, [pc, #168]	; (8002d60 <main+0xf4>)
 8002cb8:	9300      	str	r3, [sp, #0]
 8002cba:	4b2a      	ldr	r3, [pc, #168]	; (8002d64 <main+0xf8>)
 8002cbc:	4a2a      	ldr	r2, [pc, #168]	; (8002d68 <main+0xfc>)
 8002cbe:	492b      	ldr	r1, [pc, #172]	; (8002d6c <main+0x100>)
 8002cc0:	482b      	ldr	r0, [pc, #172]	; (8002d70 <main+0x104>)
 8002cc2:	f7fe f9d9 	bl	8001078 <F4_Basic_Init>
  Remote_Control_Init(&htim4, TIM_CHANNEL_3);
 8002cc6:	2108      	movs	r1, #8
 8002cc8:	482a      	ldr	r0, [pc, #168]	; (8002d74 <main+0x108>)
 8002cca:	f000 fe4d 	bl	8003968 <Remote_Control_Init>
  Battery_Voltage_Compensate(&hadc2, &hadc1, &huart1);
 8002cce:	4a28      	ldr	r2, [pc, #160]	; (8002d70 <main+0x104>)
 8002cd0:	4929      	ldr	r1, [pc, #164]	; (8002d78 <main+0x10c>)
 8002cd2:	482a      	ldr	r0, [pc, #168]	; (8002d7c <main+0x110>)
 8002cd4:	f7fe ffb8 	bl	8001c48 <Battery_Voltage_Compensate>
  Mode_Selector(&huart1, &huart5);
 8002cd8:	4929      	ldr	r1, [pc, #164]	; (8002d80 <main+0x114>)
 8002cda:	4825      	ldr	r0, [pc, #148]	; (8002d70 <main+0x104>)
 8002cdc:	f7fe fd30 	bl	8001740 <Mode_Selector>
  v_ref=500;
 8002ce0:	4b28      	ldr	r3, [pc, #160]	; (8002d84 <main+0x118>)
 8002ce2:	4a29      	ldr	r2, [pc, #164]	; (8002d88 <main+0x11c>)
 8002ce4:	601a      	str	r2, [r3, #0]
  TIM1->CCR4=SERVO_REAR_CCR_MIDDLE;
 8002ce6:	4b29      	ldr	r3, [pc, #164]	; (8002d8c <main+0x120>)
 8002ce8:	f44f 722c 	mov.w	r2, #688	; 0x2b0
 8002cec:	641a      	str	r2, [r3, #64]	; 0x40
  TIM2->CCR1=SERVO_FRONT_CCR_MIDDLE;
 8002cee:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002cf2:	f44f 7230 	mov.w	r2, #704	; 0x2c0
 8002cf6:	635a      	str	r2, [r3, #52]	; 0x34

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  Measure_Velocity_Task(&htim8,TICK, 4);
 8002cf8:	4b1c      	ldr	r3, [pc, #112]	; (8002d6c <main+0x100>)
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cfe:	2204      	movs	r2, #4
 8002d00:	4619      	mov	r1, r3
 8002d02:	4816      	ldr	r0, [pc, #88]	; (8002d5c <main+0xf0>)
 8002d04:	f7ff f8cc 	bl	8001ea0 <Measure_Velocity_Task>
	  Motor_Drive_Task(&htim3, &huart1, TICK, 10);
 8002d08:	4b18      	ldr	r3, [pc, #96]	; (8002d6c <main+0x100>)
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002d0e:	230a      	movs	r3, #10
 8002d10:	4917      	ldr	r1, [pc, #92]	; (8002d70 <main+0x104>)
 8002d12:	4815      	ldr	r0, [pc, #84]	; (8002d68 <main+0xfc>)
 8002d14:	f7ff f940 	bl	8001f98 <Motor_Drive_Task>
	  Line_Track_Task(&huart5, &huart1, TICK, 8);
 8002d18:	4b14      	ldr	r3, [pc, #80]	; (8002d6c <main+0x100>)
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002d1e:	2308      	movs	r3, #8
 8002d20:	4913      	ldr	r1, [pc, #76]	; (8002d70 <main+0x104>)
 8002d22:	4817      	ldr	r0, [pc, #92]	; (8002d80 <main+0x114>)
 8002d24:	f7ff fadc 	bl	80022e0 <Line_Track_Task>
	  Remote_Control_Task(&htim4, TIM_CHANNEL_3, &huart1, TICK, 29);
 8002d28:	4b10      	ldr	r3, [pc, #64]	; (8002d6c <main+0x100>)
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d2e:	221d      	movs	r2, #29
 8002d30:	9200      	str	r2, [sp, #0]
 8002d32:	4a0f      	ldr	r2, [pc, #60]	; (8002d70 <main+0x104>)
 8002d34:	2108      	movs	r1, #8
 8002d36:	480f      	ldr	r0, [pc, #60]	; (8002d74 <main+0x108>)
 8002d38:	f000 fe32 	bl	80039a0 <Remote_Control_Task>
	  HDI_Read_Task(&htim2,TICK, 200);
 8002d3c:	4b0b      	ldr	r3, [pc, #44]	; (8002d6c <main+0x100>)
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d42:	22c8      	movs	r2, #200	; 0xc8
 8002d44:	4619      	mov	r1, r3
 8002d46:	4807      	ldr	r0, [pc, #28]	; (8002d64 <main+0xf8>)
 8002d48:	f7fe fa42 	bl	80011d0 <HDI_Read_Task>
	  //Monitoring_Task(&huart1, (int16_t)v , rxBuf[1], TIM2->CCR1, 1000, TICK, 201);
	  Control_Task(TICK, 53);
 8002d4c:	4b07      	ldr	r3, [pc, #28]	; (8002d6c <main+0x100>)
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d52:	2135      	movs	r1, #53	; 0x35
 8002d54:	4618      	mov	r0, r3
 8002d56:	f7fe fb11 	bl	800137c <Control_Task>
	  Measure_Velocity_Task(&htim8,TICK, 4);
 8002d5a:	e7cd      	b.n	8002cf8 <main+0x8c>
 8002d5c:	200007a4 	.word	0x200007a4
 8002d60:	2000063c 	.word	0x2000063c
 8002d64:	20000684 	.word	0x20000684
 8002d68:	200006cc 	.word	0x200006cc
 8002d6c:	2000075c 	.word	0x2000075c
 8002d70:	20000890 	.word	0x20000890
 8002d74:	20000714 	.word	0x20000714
 8002d78:	200005ac 	.word	0x200005ac
 8002d7c:	200005f4 	.word	0x200005f4
 8002d80:	2000084c 	.word	0x2000084c
 8002d84:	20000258 	.word	0x20000258
 8002d88:	43fa0000 	.word	0x43fa0000
 8002d8c:	40010000 	.word	0x40010000

08002d90 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002d90:	b580      	push	{r7, lr}
 8002d92:	b094      	sub	sp, #80	; 0x50
 8002d94:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002d96:	f107 031c 	add.w	r3, r7, #28
 8002d9a:	2234      	movs	r2, #52	; 0x34
 8002d9c:	2100      	movs	r1, #0
 8002d9e:	4618      	mov	r0, r3
 8002da0:	f007 f94c 	bl	800a03c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002da4:	f107 0308 	add.w	r3, r7, #8
 8002da8:	2200      	movs	r2, #0
 8002daa:	601a      	str	r2, [r3, #0]
 8002dac:	605a      	str	r2, [r3, #4]
 8002dae:	609a      	str	r2, [r3, #8]
 8002db0:	60da      	str	r2, [r3, #12]
 8002db2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002db4:	2300      	movs	r3, #0
 8002db6:	607b      	str	r3, [r7, #4]
 8002db8:	4b2c      	ldr	r3, [pc, #176]	; (8002e6c <SystemClock_Config+0xdc>)
 8002dba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dbc:	4a2b      	ldr	r2, [pc, #172]	; (8002e6c <SystemClock_Config+0xdc>)
 8002dbe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002dc2:	6413      	str	r3, [r2, #64]	; 0x40
 8002dc4:	4b29      	ldr	r3, [pc, #164]	; (8002e6c <SystemClock_Config+0xdc>)
 8002dc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dc8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002dcc:	607b      	str	r3, [r7, #4]
 8002dce:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002dd0:	2300      	movs	r3, #0
 8002dd2:	603b      	str	r3, [r7, #0]
 8002dd4:	4b26      	ldr	r3, [pc, #152]	; (8002e70 <SystemClock_Config+0xe0>)
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	4a25      	ldr	r2, [pc, #148]	; (8002e70 <SystemClock_Config+0xe0>)
 8002dda:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002dde:	6013      	str	r3, [r2, #0]
 8002de0:	4b23      	ldr	r3, [pc, #140]	; (8002e70 <SystemClock_Config+0xe0>)
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002de8:	603b      	str	r3, [r7, #0]
 8002dea:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002dec:	2301      	movs	r3, #1
 8002dee:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002df0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002df4:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002df6:	2302      	movs	r3, #2
 8002df8:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002dfa:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002dfe:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8002e00:	2304      	movs	r3, #4
 8002e02:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8002e04:	23b4      	movs	r3, #180	; 0xb4
 8002e06:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002e08:	2302      	movs	r3, #2
 8002e0a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8002e0c:	2302      	movs	r3, #2
 8002e0e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8002e10:	2302      	movs	r3, #2
 8002e12:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002e14:	f107 031c 	add.w	r3, r7, #28
 8002e18:	4618      	mov	r0, r3
 8002e1a:	f003 fe3b 	bl	8006a94 <HAL_RCC_OscConfig>
 8002e1e:	4603      	mov	r3, r0
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d001      	beq.n	8002e28 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8002e24:	f000 fd9a 	bl	800395c <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8002e28:	f003 fa9a 	bl	8006360 <HAL_PWREx_EnableOverDrive>
 8002e2c:	4603      	mov	r3, r0
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d001      	beq.n	8002e36 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8002e32:	f000 fd93 	bl	800395c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002e36:	230f      	movs	r3, #15
 8002e38:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002e3a:	2302      	movs	r3, #2
 8002e3c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002e3e:	2300      	movs	r3, #0
 8002e40:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV8;
 8002e42:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8002e46:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002e48:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002e4c:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002e4e:	f107 0308 	add.w	r3, r7, #8
 8002e52:	2105      	movs	r1, #5
 8002e54:	4618      	mov	r0, r3
 8002e56:	f003 fad3 	bl	8006400 <HAL_RCC_ClockConfig>
 8002e5a:	4603      	mov	r3, r0
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d001      	beq.n	8002e64 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8002e60:	f000 fd7c 	bl	800395c <Error_Handler>
  }
}
 8002e64:	bf00      	nop
 8002e66:	3750      	adds	r7, #80	; 0x50
 8002e68:	46bd      	mov	sp, r7
 8002e6a:	bd80      	pop	{r7, pc}
 8002e6c:	40023800 	.word	0x40023800
 8002e70:	40007000 	.word	0x40007000

08002e74 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002e74:	b580      	push	{r7, lr}
 8002e76:	b08c      	sub	sp, #48	; 0x30
 8002e78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002e7a:	f107 0320 	add.w	r3, r7, #32
 8002e7e:	2200      	movs	r2, #0
 8002e80:	601a      	str	r2, [r3, #0]
 8002e82:	605a      	str	r2, [r3, #4]
 8002e84:	609a      	str	r2, [r3, #8]
 8002e86:	60da      	str	r2, [r3, #12]
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8002e88:	463b      	mov	r3, r7
 8002e8a:	2220      	movs	r2, #32
 8002e8c:	2100      	movs	r1, #0
 8002e8e:	4618      	mov	r0, r3
 8002e90:	f007 f8d4 	bl	800a03c <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8002e94:	4b3c      	ldr	r3, [pc, #240]	; (8002f88 <MX_ADC1_Init+0x114>)
 8002e96:	4a3d      	ldr	r2, [pc, #244]	; (8002f8c <MX_ADC1_Init+0x118>)
 8002e98:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV6;
 8002e9a:	4b3b      	ldr	r3, [pc, #236]	; (8002f88 <MX_ADC1_Init+0x114>)
 8002e9c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002ea0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002ea2:	4b39      	ldr	r3, [pc, #228]	; (8002f88 <MX_ADC1_Init+0x114>)
 8002ea4:	2200      	movs	r2, #0
 8002ea6:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8002ea8:	4b37      	ldr	r3, [pc, #220]	; (8002f88 <MX_ADC1_Init+0x114>)
 8002eaa:	2201      	movs	r2, #1
 8002eac:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002eae:	4b36      	ldr	r3, [pc, #216]	; (8002f88 <MX_ADC1_Init+0x114>)
 8002eb0:	2200      	movs	r2, #0
 8002eb2:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002eb4:	4b34      	ldr	r3, [pc, #208]	; (8002f88 <MX_ADC1_Init+0x114>)
 8002eb6:	2200      	movs	r2, #0
 8002eb8:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002ebc:	4b32      	ldr	r3, [pc, #200]	; (8002f88 <MX_ADC1_Init+0x114>)
 8002ebe:	2200      	movs	r2, #0
 8002ec0:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002ec2:	4b31      	ldr	r3, [pc, #196]	; (8002f88 <MX_ADC1_Init+0x114>)
 8002ec4:	4a32      	ldr	r2, [pc, #200]	; (8002f90 <MX_ADC1_Init+0x11c>)
 8002ec6:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002ec8:	4b2f      	ldr	r3, [pc, #188]	; (8002f88 <MX_ADC1_Init+0x114>)
 8002eca:	2200      	movs	r2, #0
 8002ecc:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 3;
 8002ece:	4b2e      	ldr	r3, [pc, #184]	; (8002f88 <MX_ADC1_Init+0x114>)
 8002ed0:	2203      	movs	r2, #3
 8002ed2:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002ed4:	4b2c      	ldr	r3, [pc, #176]	; (8002f88 <MX_ADC1_Init+0x114>)
 8002ed6:	2200      	movs	r2, #0
 8002ed8:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002edc:	4b2a      	ldr	r3, [pc, #168]	; (8002f88 <MX_ADC1_Init+0x114>)
 8002ede:	2201      	movs	r2, #1
 8002ee0:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002ee2:	4829      	ldr	r0, [pc, #164]	; (8002f88 <MX_ADC1_Init+0x114>)
 8002ee4:	f001 fb7a 	bl	80045dc <HAL_ADC_Init>
 8002ee8:	4603      	mov	r3, r0
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d001      	beq.n	8002ef2 <MX_ADC1_Init+0x7e>
  {
    Error_Handler();
 8002eee:	f000 fd35 	bl	800395c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8002ef2:	2308      	movs	r3, #8
 8002ef4:	623b      	str	r3, [r7, #32]
  sConfig.Rank = 1;
 8002ef6:	2301      	movs	r3, #1
 8002ef8:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8002efa:	2307      	movs	r3, #7
 8002efc:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002efe:	f107 0320 	add.w	r3, r7, #32
 8002f02:	4619      	mov	r1, r3
 8002f04:	4820      	ldr	r0, [pc, #128]	; (8002f88 <MX_ADC1_Init+0x114>)
 8002f06:	f001 fd17 	bl	8004938 <HAL_ADC_ConfigChannel>
 8002f0a:	4603      	mov	r3, r0
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d001      	beq.n	8002f14 <MX_ADC1_Init+0xa0>
  {
    Error_Handler();
 8002f10:	f000 fd24 	bl	800395c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Rank = 2;
 8002f14:	2302      	movs	r3, #2
 8002f16:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002f18:	f107 0320 	add.w	r3, r7, #32
 8002f1c:	4619      	mov	r1, r3
 8002f1e:	481a      	ldr	r0, [pc, #104]	; (8002f88 <MX_ADC1_Init+0x114>)
 8002f20:	f001 fd0a 	bl	8004938 <HAL_ADC_ConfigChannel>
 8002f24:	4603      	mov	r3, r0
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d001      	beq.n	8002f2e <MX_ADC1_Init+0xba>
  {
    Error_Handler();
 8002f2a:	f000 fd17 	bl	800395c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Rank = 3;
 8002f2e:	2303      	movs	r3, #3
 8002f30:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002f32:	f107 0320 	add.w	r3, r7, #32
 8002f36:	4619      	mov	r1, r3
 8002f38:	4813      	ldr	r0, [pc, #76]	; (8002f88 <MX_ADC1_Init+0x114>)
 8002f3a:	f001 fcfd 	bl	8004938 <HAL_ADC_ConfigChannel>
 8002f3e:	4603      	mov	r3, r0
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d001      	beq.n	8002f48 <MX_ADC1_Init+0xd4>
  {
    Error_Handler();
 8002f44:	f000 fd0a 	bl	800395c <Error_Handler>
  }

  /** Configures for the selected ADC injected channel its corresponding rank in the sequencer and its sample time
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_8;
 8002f48:	2308      	movs	r3, #8
 8002f4a:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = 1;
 8002f4c:	2301      	movs	r3, #1
 8002f4e:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedNbrOfConversion = 1;
 8002f50:	2301      	movs	r3, #1
 8002f52:	613b      	str	r3, [r7, #16]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_3CYCLES;
 8002f54:	2300      	movs	r3, #0
 8002f56:	60bb      	str	r3, [r7, #8]
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONVEDGE_NONE;
 8002f58:	2300      	movs	r3, #0
 8002f5a:	61fb      	str	r3, [r7, #28]
  sConfigInjected.ExternalTrigInjecConv = ADC_INJECTED_SOFTWARE_START;
 8002f5c:	4b0d      	ldr	r3, [pc, #52]	; (8002f94 <MX_ADC1_Init+0x120>)
 8002f5e:	61bb      	str	r3, [r7, #24]
  sConfigInjected.AutoInjectedConv = DISABLE;
 8002f60:	2300      	movs	r3, #0
 8002f62:	757b      	strb	r3, [r7, #21]
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8002f64:	2300      	movs	r3, #0
 8002f66:	753b      	strb	r3, [r7, #20]
  sConfigInjected.InjectedOffset = 0;
 8002f68:	2300      	movs	r3, #0
 8002f6a:	60fb      	str	r3, [r7, #12]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8002f6c:	463b      	mov	r3, r7
 8002f6e:	4619      	mov	r1, r3
 8002f70:	4805      	ldr	r0, [pc, #20]	; (8002f88 <MX_ADC1_Init+0x114>)
 8002f72:	f001 ff0f 	bl	8004d94 <HAL_ADCEx_InjectedConfigChannel>
 8002f76:	4603      	mov	r3, r0
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d001      	beq.n	8002f80 <MX_ADC1_Init+0x10c>
  {
    Error_Handler();
 8002f7c:	f000 fcee 	bl	800395c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002f80:	bf00      	nop
 8002f82:	3730      	adds	r7, #48	; 0x30
 8002f84:	46bd      	mov	sp, r7
 8002f86:	bd80      	pop	{r7, pc}
 8002f88:	200005ac 	.word	0x200005ac
 8002f8c:	40012000 	.word	0x40012000
 8002f90:	0f000001 	.word	0x0f000001
 8002f94:	000f0001 	.word	0x000f0001

08002f98 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8002f98:	b580      	push	{r7, lr}
 8002f9a:	b084      	sub	sp, #16
 8002f9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002f9e:	463b      	mov	r3, r7
 8002fa0:	2200      	movs	r2, #0
 8002fa2:	601a      	str	r2, [r3, #0]
 8002fa4:	605a      	str	r2, [r3, #4]
 8002fa6:	609a      	str	r2, [r3, #8]
 8002fa8:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC2_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 8002faa:	4b21      	ldr	r3, [pc, #132]	; (8003030 <MX_ADC2_Init+0x98>)
 8002fac:	4a21      	ldr	r2, [pc, #132]	; (8003034 <MX_ADC2_Init+0x9c>)
 8002fae:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV6;
 8002fb0:	4b1f      	ldr	r3, [pc, #124]	; (8003030 <MX_ADC2_Init+0x98>)
 8002fb2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002fb6:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8002fb8:	4b1d      	ldr	r3, [pc, #116]	; (8003030 <MX_ADC2_Init+0x98>)
 8002fba:	2200      	movs	r2, #0
 8002fbc:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 8002fbe:	4b1c      	ldr	r3, [pc, #112]	; (8003030 <MX_ADC2_Init+0x98>)
 8002fc0:	2200      	movs	r2, #0
 8002fc2:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8002fc4:	4b1a      	ldr	r3, [pc, #104]	; (8003030 <MX_ADC2_Init+0x98>)
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8002fca:	4b19      	ldr	r3, [pc, #100]	; (8003030 <MX_ADC2_Init+0x98>)
 8002fcc:	2200      	movs	r2, #0
 8002fce:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002fd2:	4b17      	ldr	r3, [pc, #92]	; (8003030 <MX_ADC2_Init+0x98>)
 8002fd4:	2200      	movs	r2, #0
 8002fd6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002fd8:	4b15      	ldr	r3, [pc, #84]	; (8003030 <MX_ADC2_Init+0x98>)
 8002fda:	4a17      	ldr	r2, [pc, #92]	; (8003038 <MX_ADC2_Init+0xa0>)
 8002fdc:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002fde:	4b14      	ldr	r3, [pc, #80]	; (8003030 <MX_ADC2_Init+0x98>)
 8002fe0:	2200      	movs	r2, #0
 8002fe2:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 8002fe4:	4b12      	ldr	r3, [pc, #72]	; (8003030 <MX_ADC2_Init+0x98>)
 8002fe6:	2201      	movs	r2, #1
 8002fe8:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8002fea:	4b11      	ldr	r3, [pc, #68]	; (8003030 <MX_ADC2_Init+0x98>)
 8002fec:	2200      	movs	r2, #0
 8002fee:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002ff2:	4b0f      	ldr	r3, [pc, #60]	; (8003030 <MX_ADC2_Init+0x98>)
 8002ff4:	2201      	movs	r2, #1
 8002ff6:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8002ff8:	480d      	ldr	r0, [pc, #52]	; (8003030 <MX_ADC2_Init+0x98>)
 8002ffa:	f001 faef 	bl	80045dc <HAL_ADC_Init>
 8002ffe:	4603      	mov	r3, r0
 8003000:	2b00      	cmp	r3, #0
 8003002:	d001      	beq.n	8003008 <MX_ADC2_Init+0x70>
  {
    Error_Handler();
 8003004:	f000 fcaa 	bl	800395c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8003008:	230d      	movs	r3, #13
 800300a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800300c:	2301      	movs	r3, #1
 800300e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8003010:	2307      	movs	r3, #7
 8003012:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8003014:	463b      	mov	r3, r7
 8003016:	4619      	mov	r1, r3
 8003018:	4805      	ldr	r0, [pc, #20]	; (8003030 <MX_ADC2_Init+0x98>)
 800301a:	f001 fc8d 	bl	8004938 <HAL_ADC_ConfigChannel>
 800301e:	4603      	mov	r3, r0
 8003020:	2b00      	cmp	r3, #0
 8003022:	d001      	beq.n	8003028 <MX_ADC2_Init+0x90>
  {
    Error_Handler();
 8003024:	f000 fc9a 	bl	800395c <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8003028:	bf00      	nop
 800302a:	3710      	adds	r7, #16
 800302c:	46bd      	mov	sp, r7
 800302e:	bd80      	pop	{r7, pc}
 8003030:	200005f4 	.word	0x200005f4
 8003034:	40012100 	.word	0x40012100
 8003038:	0f000001 	.word	0x0f000001

0800303c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800303c:	b580      	push	{r7, lr}
 800303e:	b096      	sub	sp, #88	; 0x58
 8003040:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003042:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003046:	2200      	movs	r2, #0
 8003048:	601a      	str	r2, [r3, #0]
 800304a:	605a      	str	r2, [r3, #4]
 800304c:	609a      	str	r2, [r3, #8]
 800304e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003050:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003054:	2200      	movs	r2, #0
 8003056:	601a      	str	r2, [r3, #0]
 8003058:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800305a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800305e:	2200      	movs	r2, #0
 8003060:	601a      	str	r2, [r3, #0]
 8003062:	605a      	str	r2, [r3, #4]
 8003064:	609a      	str	r2, [r3, #8]
 8003066:	60da      	str	r2, [r3, #12]
 8003068:	611a      	str	r2, [r3, #16]
 800306a:	615a      	str	r2, [r3, #20]
 800306c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800306e:	1d3b      	adds	r3, r7, #4
 8003070:	2220      	movs	r2, #32
 8003072:	2100      	movs	r1, #0
 8003074:	4618      	mov	r0, r3
 8003076:	f006 ffe1 	bl	800a03c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800307a:	4b3e      	ldr	r3, [pc, #248]	; (8003174 <MX_TIM1_Init+0x138>)
 800307c:	4a3e      	ldr	r2, [pc, #248]	; (8003178 <MX_TIM1_Init+0x13c>)
 800307e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 360-1;
 8003080:	4b3c      	ldr	r3, [pc, #240]	; (8003174 <MX_TIM1_Init+0x138>)
 8003082:	f240 1267 	movw	r2, #359	; 0x167
 8003086:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003088:	4b3a      	ldr	r3, [pc, #232]	; (8003174 <MX_TIM1_Init+0x138>)
 800308a:	2200      	movs	r2, #0
 800308c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 10000-1;
 800308e:	4b39      	ldr	r3, [pc, #228]	; (8003174 <MX_TIM1_Init+0x138>)
 8003090:	f242 720f 	movw	r2, #9999	; 0x270f
 8003094:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003096:	4b37      	ldr	r3, [pc, #220]	; (8003174 <MX_TIM1_Init+0x138>)
 8003098:	2200      	movs	r2, #0
 800309a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800309c:	4b35      	ldr	r3, [pc, #212]	; (8003174 <MX_TIM1_Init+0x138>)
 800309e:	2200      	movs	r2, #0
 80030a0:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80030a2:	4b34      	ldr	r3, [pc, #208]	; (8003174 <MX_TIM1_Init+0x138>)
 80030a4:	2280      	movs	r2, #128	; 0x80
 80030a6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80030a8:	4832      	ldr	r0, [pc, #200]	; (8003174 <MX_TIM1_Init+0x138>)
 80030aa:	f003 ff91 	bl	8006fd0 <HAL_TIM_Base_Init>
 80030ae:	4603      	mov	r3, r0
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d001      	beq.n	80030b8 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 80030b4:	f000 fc52 	bl	800395c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80030b8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80030bc:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80030be:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80030c2:	4619      	mov	r1, r3
 80030c4:	482b      	ldr	r0, [pc, #172]	; (8003174 <MX_TIM1_Init+0x138>)
 80030c6:	f004 ff6b 	bl	8007fa0 <HAL_TIM_ConfigClockSource>
 80030ca:	4603      	mov	r3, r0
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d001      	beq.n	80030d4 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 80030d0:	f000 fc44 	bl	800395c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80030d4:	4827      	ldr	r0, [pc, #156]	; (8003174 <MX_TIM1_Init+0x138>)
 80030d6:	f004 f833 	bl	8007140 <HAL_TIM_PWM_Init>
 80030da:	4603      	mov	r3, r0
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d001      	beq.n	80030e4 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 80030e0:	f000 fc3c 	bl	800395c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80030e4:	2300      	movs	r3, #0
 80030e6:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80030e8:	2300      	movs	r3, #0
 80030ea:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80030ec:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80030f0:	4619      	mov	r1, r3
 80030f2:	4820      	ldr	r0, [pc, #128]	; (8003174 <MX_TIM1_Init+0x138>)
 80030f4:	f005 fd7c 	bl	8008bf0 <HAL_TIMEx_MasterConfigSynchronization>
 80030f8:	4603      	mov	r3, r0
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d001      	beq.n	8003102 <MX_TIM1_Init+0xc6>
  {
    Error_Handler();
 80030fe:	f000 fc2d 	bl	800395c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003102:	2360      	movs	r3, #96	; 0x60
 8003104:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 750-1;
 8003106:	f240 23ed 	movw	r3, #749	; 0x2ed
 800310a:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800310c:	2300      	movs	r3, #0
 800310e:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003110:	2300      	movs	r3, #0
 8003112:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8003114:	2300      	movs	r3, #0
 8003116:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8003118:	2300      	movs	r3, #0
 800311a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800311c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003120:	220c      	movs	r2, #12
 8003122:	4619      	mov	r1, r3
 8003124:	4813      	ldr	r0, [pc, #76]	; (8003174 <MX_TIM1_Init+0x138>)
 8003126:	f004 fe79 	bl	8007e1c <HAL_TIM_PWM_ConfigChannel>
 800312a:	4603      	mov	r3, r0
 800312c:	2b00      	cmp	r3, #0
 800312e:	d001      	beq.n	8003134 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8003130:	f000 fc14 	bl	800395c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8003134:	2300      	movs	r3, #0
 8003136:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8003138:	2300      	movs	r3, #0
 800313a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800313c:	2300      	movs	r3, #0
 800313e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8003140:	2300      	movs	r3, #0
 8003142:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8003144:	2300      	movs	r3, #0
 8003146:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003148:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800314c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800314e:	2300      	movs	r3, #0
 8003150:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8003152:	1d3b      	adds	r3, r7, #4
 8003154:	4619      	mov	r1, r3
 8003156:	4807      	ldr	r0, [pc, #28]	; (8003174 <MX_TIM1_Init+0x138>)
 8003158:	f005 fdc6 	bl	8008ce8 <HAL_TIMEx_ConfigBreakDeadTime>
 800315c:	4603      	mov	r3, r0
 800315e:	2b00      	cmp	r3, #0
 8003160:	d001      	beq.n	8003166 <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 8003162:	f000 fbfb 	bl	800395c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8003166:	4803      	ldr	r0, [pc, #12]	; (8003174 <MX_TIM1_Init+0x138>)
 8003168:	f000 fea0 	bl	8003eac <HAL_TIM_MspPostInit>

}
 800316c:	bf00      	nop
 800316e:	3758      	adds	r7, #88	; 0x58
 8003170:	46bd      	mov	sp, r7
 8003172:	bd80      	pop	{r7, pc}
 8003174:	2000063c 	.word	0x2000063c
 8003178:	40010000 	.word	0x40010000

0800317c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800317c:	b580      	push	{r7, lr}
 800317e:	b08e      	sub	sp, #56	; 0x38
 8003180:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003182:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003186:	2200      	movs	r2, #0
 8003188:	601a      	str	r2, [r3, #0]
 800318a:	605a      	str	r2, [r3, #4]
 800318c:	609a      	str	r2, [r3, #8]
 800318e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003190:	f107 0320 	add.w	r3, r7, #32
 8003194:	2200      	movs	r2, #0
 8003196:	601a      	str	r2, [r3, #0]
 8003198:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800319a:	1d3b      	adds	r3, r7, #4
 800319c:	2200      	movs	r2, #0
 800319e:	601a      	str	r2, [r3, #0]
 80031a0:	605a      	str	r2, [r3, #4]
 80031a2:	609a      	str	r2, [r3, #8]
 80031a4:	60da      	str	r2, [r3, #12]
 80031a6:	611a      	str	r2, [r3, #16]
 80031a8:	615a      	str	r2, [r3, #20]
 80031aa:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80031ac:	4b2d      	ldr	r3, [pc, #180]	; (8003264 <MX_TIM2_Init+0xe8>)
 80031ae:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80031b2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 90-1;
 80031b4:	4b2b      	ldr	r3, [pc, #172]	; (8003264 <MX_TIM2_Init+0xe8>)
 80031b6:	2259      	movs	r2, #89	; 0x59
 80031b8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80031ba:	4b2a      	ldr	r3, [pc, #168]	; (8003264 <MX_TIM2_Init+0xe8>)
 80031bc:	2200      	movs	r2, #0
 80031be:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10000-1;
 80031c0:	4b28      	ldr	r3, [pc, #160]	; (8003264 <MX_TIM2_Init+0xe8>)
 80031c2:	f242 720f 	movw	r2, #9999	; 0x270f
 80031c6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80031c8:	4b26      	ldr	r3, [pc, #152]	; (8003264 <MX_TIM2_Init+0xe8>)
 80031ca:	2200      	movs	r2, #0
 80031cc:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80031ce:	4b25      	ldr	r3, [pc, #148]	; (8003264 <MX_TIM2_Init+0xe8>)
 80031d0:	2280      	movs	r2, #128	; 0x80
 80031d2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80031d4:	4823      	ldr	r0, [pc, #140]	; (8003264 <MX_TIM2_Init+0xe8>)
 80031d6:	f003 fefb 	bl	8006fd0 <HAL_TIM_Base_Init>
 80031da:	4603      	mov	r3, r0
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d001      	beq.n	80031e4 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 80031e0:	f000 fbbc 	bl	800395c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80031e4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80031e8:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80031ea:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80031ee:	4619      	mov	r1, r3
 80031f0:	481c      	ldr	r0, [pc, #112]	; (8003264 <MX_TIM2_Init+0xe8>)
 80031f2:	f004 fed5 	bl	8007fa0 <HAL_TIM_ConfigClockSource>
 80031f6:	4603      	mov	r3, r0
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d001      	beq.n	8003200 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 80031fc:	f000 fbae 	bl	800395c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8003200:	4818      	ldr	r0, [pc, #96]	; (8003264 <MX_TIM2_Init+0xe8>)
 8003202:	f003 ff9d 	bl	8007140 <HAL_TIM_PWM_Init>
 8003206:	4603      	mov	r3, r0
 8003208:	2b00      	cmp	r3, #0
 800320a:	d001      	beq.n	8003210 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 800320c:	f000 fba6 	bl	800395c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003210:	2300      	movs	r3, #0
 8003212:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003214:	2300      	movs	r3, #0
 8003216:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003218:	f107 0320 	add.w	r3, r7, #32
 800321c:	4619      	mov	r1, r3
 800321e:	4811      	ldr	r0, [pc, #68]	; (8003264 <MX_TIM2_Init+0xe8>)
 8003220:	f005 fce6 	bl	8008bf0 <HAL_TIMEx_MasterConfigSynchronization>
 8003224:	4603      	mov	r3, r0
 8003226:	2b00      	cmp	r3, #0
 8003228:	d001      	beq.n	800322e <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 800322a:	f000 fb97 	bl	800395c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800322e:	2360      	movs	r3, #96	; 0x60
 8003230:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 750-1;
 8003232:	f240 23ed 	movw	r3, #749	; 0x2ed
 8003236:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003238:	2300      	movs	r3, #0
 800323a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800323c:	2300      	movs	r3, #0
 800323e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003240:	1d3b      	adds	r3, r7, #4
 8003242:	2200      	movs	r2, #0
 8003244:	4619      	mov	r1, r3
 8003246:	4807      	ldr	r0, [pc, #28]	; (8003264 <MX_TIM2_Init+0xe8>)
 8003248:	f004 fde8 	bl	8007e1c <HAL_TIM_PWM_ConfigChannel>
 800324c:	4603      	mov	r3, r0
 800324e:	2b00      	cmp	r3, #0
 8003250:	d001      	beq.n	8003256 <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8003252:	f000 fb83 	bl	800395c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8003256:	4803      	ldr	r0, [pc, #12]	; (8003264 <MX_TIM2_Init+0xe8>)
 8003258:	f000 fe28 	bl	8003eac <HAL_TIM_MspPostInit>

}
 800325c:	bf00      	nop
 800325e:	3738      	adds	r7, #56	; 0x38
 8003260:	46bd      	mov	sp, r7
 8003262:	bd80      	pop	{r7, pc}
 8003264:	20000684 	.word	0x20000684

08003268 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8003268:	b580      	push	{r7, lr}
 800326a:	b08e      	sub	sp, #56	; 0x38
 800326c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800326e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003272:	2200      	movs	r2, #0
 8003274:	601a      	str	r2, [r3, #0]
 8003276:	605a      	str	r2, [r3, #4]
 8003278:	609a      	str	r2, [r3, #8]
 800327a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800327c:	f107 0320 	add.w	r3, r7, #32
 8003280:	2200      	movs	r2, #0
 8003282:	601a      	str	r2, [r3, #0]
 8003284:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003286:	1d3b      	adds	r3, r7, #4
 8003288:	2200      	movs	r2, #0
 800328a:	601a      	str	r2, [r3, #0]
 800328c:	605a      	str	r2, [r3, #4]
 800328e:	609a      	str	r2, [r3, #8]
 8003290:	60da      	str	r2, [r3, #12]
 8003292:	611a      	str	r2, [r3, #16]
 8003294:	615a      	str	r2, [r3, #20]
 8003296:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003298:	4b32      	ldr	r3, [pc, #200]	; (8003364 <MX_TIM3_Init+0xfc>)
 800329a:	4a33      	ldr	r2, [pc, #204]	; (8003368 <MX_TIM3_Init+0x100>)
 800329c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 2-1;
 800329e:	4b31      	ldr	r3, [pc, #196]	; (8003364 <MX_TIM3_Init+0xfc>)
 80032a0:	2201      	movs	r2, #1
 80032a2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED3;
 80032a4:	4b2f      	ldr	r3, [pc, #188]	; (8003364 <MX_TIM3_Init+0xfc>)
 80032a6:	2260      	movs	r2, #96	; 0x60
 80032a8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 80032aa:	4b2e      	ldr	r3, [pc, #184]	; (8003364 <MX_TIM3_Init+0xfc>)
 80032ac:	f240 32e7 	movw	r2, #999	; 0x3e7
 80032b0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80032b2:	4b2c      	ldr	r3, [pc, #176]	; (8003364 <MX_TIM3_Init+0xfc>)
 80032b4:	2200      	movs	r2, #0
 80032b6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80032b8:	4b2a      	ldr	r3, [pc, #168]	; (8003364 <MX_TIM3_Init+0xfc>)
 80032ba:	2200      	movs	r2, #0
 80032bc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80032be:	4829      	ldr	r0, [pc, #164]	; (8003364 <MX_TIM3_Init+0xfc>)
 80032c0:	f003 fe86 	bl	8006fd0 <HAL_TIM_Base_Init>
 80032c4:	4603      	mov	r3, r0
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d001      	beq.n	80032ce <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 80032ca:	f000 fb47 	bl	800395c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80032ce:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80032d2:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80032d4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80032d8:	4619      	mov	r1, r3
 80032da:	4822      	ldr	r0, [pc, #136]	; (8003364 <MX_TIM3_Init+0xfc>)
 80032dc:	f004 fe60 	bl	8007fa0 <HAL_TIM_ConfigClockSource>
 80032e0:	4603      	mov	r3, r0
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d001      	beq.n	80032ea <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 80032e6:	f000 fb39 	bl	800395c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80032ea:	481e      	ldr	r0, [pc, #120]	; (8003364 <MX_TIM3_Init+0xfc>)
 80032ec:	f003 ff28 	bl	8007140 <HAL_TIM_PWM_Init>
 80032f0:	4603      	mov	r3, r0
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d001      	beq.n	80032fa <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 80032f6:	f000 fb31 	bl	800395c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80032fa:	2300      	movs	r3, #0
 80032fc:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80032fe:	2300      	movs	r3, #0
 8003300:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003302:	f107 0320 	add.w	r3, r7, #32
 8003306:	4619      	mov	r1, r3
 8003308:	4816      	ldr	r0, [pc, #88]	; (8003364 <MX_TIM3_Init+0xfc>)
 800330a:	f005 fc71 	bl	8008bf0 <HAL_TIMEx_MasterConfigSynchronization>
 800330e:	4603      	mov	r3, r0
 8003310:	2b00      	cmp	r3, #0
 8003312:	d001      	beq.n	8003318 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8003314:	f000 fb22 	bl	800395c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003318:	2360      	movs	r3, #96	; 0x60
 800331a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800331c:	2300      	movs	r3, #0
 800331e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003320:	2300      	movs	r3, #0
 8003322:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003324:	2300      	movs	r3, #0
 8003326:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003328:	1d3b      	adds	r3, r7, #4
 800332a:	2200      	movs	r2, #0
 800332c:	4619      	mov	r1, r3
 800332e:	480d      	ldr	r0, [pc, #52]	; (8003364 <MX_TIM3_Init+0xfc>)
 8003330:	f004 fd74 	bl	8007e1c <HAL_TIM_PWM_ConfigChannel>
 8003334:	4603      	mov	r3, r0
 8003336:	2b00      	cmp	r3, #0
 8003338:	d001      	beq.n	800333e <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 800333a:	f000 fb0f 	bl	800395c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800333e:	1d3b      	adds	r3, r7, #4
 8003340:	2204      	movs	r2, #4
 8003342:	4619      	mov	r1, r3
 8003344:	4807      	ldr	r0, [pc, #28]	; (8003364 <MX_TIM3_Init+0xfc>)
 8003346:	f004 fd69 	bl	8007e1c <HAL_TIM_PWM_ConfigChannel>
 800334a:	4603      	mov	r3, r0
 800334c:	2b00      	cmp	r3, #0
 800334e:	d001      	beq.n	8003354 <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 8003350:	f000 fb04 	bl	800395c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8003354:	4803      	ldr	r0, [pc, #12]	; (8003364 <MX_TIM3_Init+0xfc>)
 8003356:	f000 fda9 	bl	8003eac <HAL_TIM_MspPostInit>

}
 800335a:	bf00      	nop
 800335c:	3738      	adds	r7, #56	; 0x38
 800335e:	46bd      	mov	sp, r7
 8003360:	bd80      	pop	{r7, pc}
 8003362:	bf00      	nop
 8003364:	200006cc 	.word	0x200006cc
 8003368:	40000400 	.word	0x40000400

0800336c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800336c:	b580      	push	{r7, lr}
 800336e:	b08a      	sub	sp, #40	; 0x28
 8003370:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003372:	f107 0318 	add.w	r3, r7, #24
 8003376:	2200      	movs	r2, #0
 8003378:	601a      	str	r2, [r3, #0]
 800337a:	605a      	str	r2, [r3, #4]
 800337c:	609a      	str	r2, [r3, #8]
 800337e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003380:	f107 0310 	add.w	r3, r7, #16
 8003384:	2200      	movs	r2, #0
 8003386:	601a      	str	r2, [r3, #0]
 8003388:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800338a:	463b      	mov	r3, r7
 800338c:	2200      	movs	r2, #0
 800338e:	601a      	str	r2, [r3, #0]
 8003390:	605a      	str	r2, [r3, #4]
 8003392:	609a      	str	r2, [r3, #8]
 8003394:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8003396:	4b31      	ldr	r3, [pc, #196]	; (800345c <MX_TIM4_Init+0xf0>)
 8003398:	4a31      	ldr	r2, [pc, #196]	; (8003460 <MX_TIM4_Init+0xf4>)
 800339a:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 800-1;
 800339c:	4b2f      	ldr	r3, [pc, #188]	; (800345c <MX_TIM4_Init+0xf0>)
 800339e:	f240 321f 	movw	r2, #799	; 0x31f
 80033a2:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80033a4:	4b2d      	ldr	r3, [pc, #180]	; (800345c <MX_TIM4_Init+0xf0>)
 80033a6:	2200      	movs	r2, #0
 80033a8:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65536-1;
 80033aa:	4b2c      	ldr	r3, [pc, #176]	; (800345c <MX_TIM4_Init+0xf0>)
 80033ac:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80033b0:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80033b2:	4b2a      	ldr	r3, [pc, #168]	; (800345c <MX_TIM4_Init+0xf0>)
 80033b4:	2200      	movs	r2, #0
 80033b6:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80033b8:	4b28      	ldr	r3, [pc, #160]	; (800345c <MX_TIM4_Init+0xf0>)
 80033ba:	2280      	movs	r2, #128	; 0x80
 80033bc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80033be:	4827      	ldr	r0, [pc, #156]	; (800345c <MX_TIM4_Init+0xf0>)
 80033c0:	f003 fe06 	bl	8006fd0 <HAL_TIM_Base_Init>
 80033c4:	4603      	mov	r3, r0
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d001      	beq.n	80033ce <MX_TIM4_Init+0x62>
  {
    Error_Handler();
 80033ca:	f000 fac7 	bl	800395c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80033ce:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80033d2:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80033d4:	f107 0318 	add.w	r3, r7, #24
 80033d8:	4619      	mov	r1, r3
 80033da:	4820      	ldr	r0, [pc, #128]	; (800345c <MX_TIM4_Init+0xf0>)
 80033dc:	f004 fde0 	bl	8007fa0 <HAL_TIM_ConfigClockSource>
 80033e0:	4603      	mov	r3, r0
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d001      	beq.n	80033ea <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 80033e6:	f000 fab9 	bl	800395c <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim4) != HAL_OK)
 80033ea:	481c      	ldr	r0, [pc, #112]	; (800345c <MX_TIM4_Init+0xf0>)
 80033ec:	f004 f83a 	bl	8007464 <HAL_TIM_IC_Init>
 80033f0:	4603      	mov	r3, r0
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d001      	beq.n	80033fa <MX_TIM4_Init+0x8e>
  {
    Error_Handler();
 80033f6:	f000 fab1 	bl	800395c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80033fa:	2300      	movs	r3, #0
 80033fc:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80033fe:	2300      	movs	r3, #0
 8003400:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8003402:	f107 0310 	add.w	r3, r7, #16
 8003406:	4619      	mov	r1, r3
 8003408:	4814      	ldr	r0, [pc, #80]	; (800345c <MX_TIM4_Init+0xf0>)
 800340a:	f005 fbf1 	bl	8008bf0 <HAL_TIMEx_MasterConfigSynchronization>
 800340e:	4603      	mov	r3, r0
 8003410:	2b00      	cmp	r3, #0
 8003412:	d001      	beq.n	8003418 <MX_TIM4_Init+0xac>
  {
    Error_Handler();
 8003414:	f000 faa2 	bl	800395c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 8003418:	230a      	movs	r3, #10
 800341a:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800341c:	2301      	movs	r3, #1
 800341e:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8003420:	2300      	movs	r3, #0
 8003422:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8003424:	2300      	movs	r3, #0
 8003426:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8003428:	463b      	mov	r3, r7
 800342a:	2208      	movs	r2, #8
 800342c:	4619      	mov	r1, r3
 800342e:	480b      	ldr	r0, [pc, #44]	; (800345c <MX_TIM4_Init+0xf0>)
 8003430:	f004 fc58 	bl	8007ce4 <HAL_TIM_IC_ConfigChannel>
 8003434:	4603      	mov	r3, r0
 8003436:	2b00      	cmp	r3, #0
 8003438:	d001      	beq.n	800343e <MX_TIM4_Init+0xd2>
  {
    Error_Handler();
 800343a:	f000 fa8f 	bl	800395c <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 800343e:	463b      	mov	r3, r7
 8003440:	220c      	movs	r2, #12
 8003442:	4619      	mov	r1, r3
 8003444:	4805      	ldr	r0, [pc, #20]	; (800345c <MX_TIM4_Init+0xf0>)
 8003446:	f004 fc4d 	bl	8007ce4 <HAL_TIM_IC_ConfigChannel>
 800344a:	4603      	mov	r3, r0
 800344c:	2b00      	cmp	r3, #0
 800344e:	d001      	beq.n	8003454 <MX_TIM4_Init+0xe8>
  {
    Error_Handler();
 8003450:	f000 fa84 	bl	800395c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8003454:	bf00      	nop
 8003456:	3728      	adds	r7, #40	; 0x28
 8003458:	46bd      	mov	sp, r7
 800345a:	bd80      	pop	{r7, pc}
 800345c:	20000714 	.word	0x20000714
 8003460:	40000800 	.word	0x40000800

08003464 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8003464:	b580      	push	{r7, lr}
 8003466:	b086      	sub	sp, #24
 8003468:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800346a:	f107 0308 	add.w	r3, r7, #8
 800346e:	2200      	movs	r2, #0
 8003470:	601a      	str	r2, [r3, #0]
 8003472:	605a      	str	r2, [r3, #4]
 8003474:	609a      	str	r2, [r3, #8]
 8003476:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003478:	463b      	mov	r3, r7
 800347a:	2200      	movs	r2, #0
 800347c:	601a      	str	r2, [r3, #0]
 800347e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8003480:	4b1d      	ldr	r3, [pc, #116]	; (80034f8 <MX_TIM5_Init+0x94>)
 8003482:	4a1e      	ldr	r2, [pc, #120]	; (80034fc <MX_TIM5_Init+0x98>)
 8003484:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 45000-1;
 8003486:	4b1c      	ldr	r3, [pc, #112]	; (80034f8 <MX_TIM5_Init+0x94>)
 8003488:	f64a 72c7 	movw	r2, #44999	; 0xafc7
 800348c:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800348e:	4b1a      	ldr	r3, [pc, #104]	; (80034f8 <MX_TIM5_Init+0x94>)
 8003490:	2200      	movs	r2, #0
 8003492:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8003494:	4b18      	ldr	r3, [pc, #96]	; (80034f8 <MX_TIM5_Init+0x94>)
 8003496:	f04f 32ff 	mov.w	r2, #4294967295
 800349a:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800349c:	4b16      	ldr	r3, [pc, #88]	; (80034f8 <MX_TIM5_Init+0x94>)
 800349e:	2200      	movs	r2, #0
 80034a0:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80034a2:	4b15      	ldr	r3, [pc, #84]	; (80034f8 <MX_TIM5_Init+0x94>)
 80034a4:	2280      	movs	r2, #128	; 0x80
 80034a6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80034a8:	4813      	ldr	r0, [pc, #76]	; (80034f8 <MX_TIM5_Init+0x94>)
 80034aa:	f003 fd91 	bl	8006fd0 <HAL_TIM_Base_Init>
 80034ae:	4603      	mov	r3, r0
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d001      	beq.n	80034b8 <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 80034b4:	f000 fa52 	bl	800395c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80034b8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80034bc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 80034be:	f107 0308 	add.w	r3, r7, #8
 80034c2:	4619      	mov	r1, r3
 80034c4:	480c      	ldr	r0, [pc, #48]	; (80034f8 <MX_TIM5_Init+0x94>)
 80034c6:	f004 fd6b 	bl	8007fa0 <HAL_TIM_ConfigClockSource>
 80034ca:	4603      	mov	r3, r0
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d001      	beq.n	80034d4 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 80034d0:	f000 fa44 	bl	800395c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80034d4:	2300      	movs	r3, #0
 80034d6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80034d8:	2300      	movs	r3, #0
 80034da:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80034dc:	463b      	mov	r3, r7
 80034de:	4619      	mov	r1, r3
 80034e0:	4805      	ldr	r0, [pc, #20]	; (80034f8 <MX_TIM5_Init+0x94>)
 80034e2:	f005 fb85 	bl	8008bf0 <HAL_TIMEx_MasterConfigSynchronization>
 80034e6:	4603      	mov	r3, r0
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d001      	beq.n	80034f0 <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 80034ec:	f000 fa36 	bl	800395c <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 80034f0:	bf00      	nop
 80034f2:	3718      	adds	r7, #24
 80034f4:	46bd      	mov	sp, r7
 80034f6:	bd80      	pop	{r7, pc}
 80034f8:	2000075c 	.word	0x2000075c
 80034fc:	40000c00 	.word	0x40000c00

08003500 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8003500:	b580      	push	{r7, lr}
 8003502:	b08c      	sub	sp, #48	; 0x30
 8003504:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8003506:	f107 030c 	add.w	r3, r7, #12
 800350a:	2224      	movs	r2, #36	; 0x24
 800350c:	2100      	movs	r1, #0
 800350e:	4618      	mov	r0, r3
 8003510:	f006 fd94 	bl	800a03c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003514:	1d3b      	adds	r3, r7, #4
 8003516:	2200      	movs	r2, #0
 8003518:	601a      	str	r2, [r3, #0]
 800351a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 800351c:	4b22      	ldr	r3, [pc, #136]	; (80035a8 <MX_TIM8_Init+0xa8>)
 800351e:	4a23      	ldr	r2, [pc, #140]	; (80035ac <MX_TIM8_Init+0xac>)
 8003520:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8003522:	4b21      	ldr	r3, [pc, #132]	; (80035a8 <MX_TIM8_Init+0xa8>)
 8003524:	2200      	movs	r2, #0
 8003526:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003528:	4b1f      	ldr	r3, [pc, #124]	; (80035a8 <MX_TIM8_Init+0xa8>)
 800352a:	2200      	movs	r2, #0
 800352c:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 800352e:	4b1e      	ldr	r3, [pc, #120]	; (80035a8 <MX_TIM8_Init+0xa8>)
 8003530:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003534:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003536:	4b1c      	ldr	r3, [pc, #112]	; (80035a8 <MX_TIM8_Init+0xa8>)
 8003538:	2200      	movs	r2, #0
 800353a:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 800353c:	4b1a      	ldr	r3, [pc, #104]	; (80035a8 <MX_TIM8_Init+0xa8>)
 800353e:	2200      	movs	r2, #0
 8003540:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003542:	4b19      	ldr	r3, [pc, #100]	; (80035a8 <MX_TIM8_Init+0xa8>)
 8003544:	2280      	movs	r2, #128	; 0x80
 8003546:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8003548:	2303      	movs	r3, #3
 800354a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800354c:	2300      	movs	r3, #0
 800354e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8003550:	2301      	movs	r3, #1
 8003552:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8003554:	2300      	movs	r3, #0
 8003556:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 12;
 8003558:	230c      	movs	r3, #12
 800355a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800355c:	2300      	movs	r3, #0
 800355e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8003560:	2301      	movs	r3, #1
 8003562:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8003564:	2300      	movs	r3, #0
 8003566:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 12;
 8003568:	230c      	movs	r3, #12
 800356a:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 800356c:	f107 030c 	add.w	r3, r7, #12
 8003570:	4619      	mov	r1, r3
 8003572:	480d      	ldr	r0, [pc, #52]	; (80035a8 <MX_TIM8_Init+0xa8>)
 8003574:	f004 f97a 	bl	800786c <HAL_TIM_Encoder_Init>
 8003578:	4603      	mov	r3, r0
 800357a:	2b00      	cmp	r3, #0
 800357c:	d001      	beq.n	8003582 <MX_TIM8_Init+0x82>
  {
    Error_Handler();
 800357e:	f000 f9ed 	bl	800395c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003582:	2300      	movs	r3, #0
 8003584:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003586:	2300      	movs	r3, #0
 8003588:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800358a:	1d3b      	adds	r3, r7, #4
 800358c:	4619      	mov	r1, r3
 800358e:	4806      	ldr	r0, [pc, #24]	; (80035a8 <MX_TIM8_Init+0xa8>)
 8003590:	f005 fb2e 	bl	8008bf0 <HAL_TIMEx_MasterConfigSynchronization>
 8003594:	4603      	mov	r3, r0
 8003596:	2b00      	cmp	r3, #0
 8003598:	d001      	beq.n	800359e <MX_TIM8_Init+0x9e>
  {
    Error_Handler();
 800359a:	f000 f9df 	bl	800395c <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 800359e:	bf00      	nop
 80035a0:	3730      	adds	r7, #48	; 0x30
 80035a2:	46bd      	mov	sp, r7
 80035a4:	bd80      	pop	{r7, pc}
 80035a6:	bf00      	nop
 80035a8:	200007a4 	.word	0x200007a4
 80035ac:	40010400 	.word	0x40010400

080035b0 <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 80035b0:	b580      	push	{r7, lr}
 80035b2:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 80035b4:	4b11      	ldr	r3, [pc, #68]	; (80035fc <MX_UART5_Init+0x4c>)
 80035b6:	4a12      	ldr	r2, [pc, #72]	; (8003600 <MX_UART5_Init+0x50>)
 80035b8:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 460800;
 80035ba:	4b10      	ldr	r3, [pc, #64]	; (80035fc <MX_UART5_Init+0x4c>)
 80035bc:	f44f 22e1 	mov.w	r2, #460800	; 0x70800
 80035c0:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 80035c2:	4b0e      	ldr	r3, [pc, #56]	; (80035fc <MX_UART5_Init+0x4c>)
 80035c4:	2200      	movs	r2, #0
 80035c6:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 80035c8:	4b0c      	ldr	r3, [pc, #48]	; (80035fc <MX_UART5_Init+0x4c>)
 80035ca:	2200      	movs	r2, #0
 80035cc:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 80035ce:	4b0b      	ldr	r3, [pc, #44]	; (80035fc <MX_UART5_Init+0x4c>)
 80035d0:	2200      	movs	r2, #0
 80035d2:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 80035d4:	4b09      	ldr	r3, [pc, #36]	; (80035fc <MX_UART5_Init+0x4c>)
 80035d6:	220c      	movs	r2, #12
 80035d8:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80035da:	4b08      	ldr	r3, [pc, #32]	; (80035fc <MX_UART5_Init+0x4c>)
 80035dc:	2200      	movs	r2, #0
 80035de:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 80035e0:	4b06      	ldr	r3, [pc, #24]	; (80035fc <MX_UART5_Init+0x4c>)
 80035e2:	2200      	movs	r2, #0
 80035e4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 80035e6:	4805      	ldr	r0, [pc, #20]	; (80035fc <MX_UART5_Init+0x4c>)
 80035e8:	f005 fbe4 	bl	8008db4 <HAL_UART_Init>
 80035ec:	4603      	mov	r3, r0
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d001      	beq.n	80035f6 <MX_UART5_Init+0x46>
  {
    Error_Handler();
 80035f2:	f000 f9b3 	bl	800395c <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 80035f6:	bf00      	nop
 80035f8:	bd80      	pop	{r7, pc}
 80035fa:	bf00      	nop
 80035fc:	2000084c 	.word	0x2000084c
 8003600:	40005000 	.word	0x40005000

08003604 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8003604:	b580      	push	{r7, lr}
 8003606:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003608:	4b11      	ldr	r3, [pc, #68]	; (8003650 <MX_USART1_UART_Init+0x4c>)
 800360a:	4a12      	ldr	r2, [pc, #72]	; (8003654 <MX_USART1_UART_Init+0x50>)
 800360c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800360e:	4b10      	ldr	r3, [pc, #64]	; (8003650 <MX_USART1_UART_Init+0x4c>)
 8003610:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003614:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003616:	4b0e      	ldr	r3, [pc, #56]	; (8003650 <MX_USART1_UART_Init+0x4c>)
 8003618:	2200      	movs	r2, #0
 800361a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800361c:	4b0c      	ldr	r3, [pc, #48]	; (8003650 <MX_USART1_UART_Init+0x4c>)
 800361e:	2200      	movs	r2, #0
 8003620:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003622:	4b0b      	ldr	r3, [pc, #44]	; (8003650 <MX_USART1_UART_Init+0x4c>)
 8003624:	2200      	movs	r2, #0
 8003626:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003628:	4b09      	ldr	r3, [pc, #36]	; (8003650 <MX_USART1_UART_Init+0x4c>)
 800362a:	220c      	movs	r2, #12
 800362c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800362e:	4b08      	ldr	r3, [pc, #32]	; (8003650 <MX_USART1_UART_Init+0x4c>)
 8003630:	2200      	movs	r2, #0
 8003632:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003634:	4b06      	ldr	r3, [pc, #24]	; (8003650 <MX_USART1_UART_Init+0x4c>)
 8003636:	2200      	movs	r2, #0
 8003638:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800363a:	4805      	ldr	r0, [pc, #20]	; (8003650 <MX_USART1_UART_Init+0x4c>)
 800363c:	f005 fbba 	bl	8008db4 <HAL_UART_Init>
 8003640:	4603      	mov	r3, r0
 8003642:	2b00      	cmp	r3, #0
 8003644:	d001      	beq.n	800364a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8003646:	f000 f989 	bl	800395c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800364a:	bf00      	nop
 800364c:	bd80      	pop	{r7, pc}
 800364e:	bf00      	nop
 8003650:	20000890 	.word	0x20000890
 8003654:	40011000 	.word	0x40011000

08003658 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8003658:	b580      	push	{r7, lr}
 800365a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800365c:	4b11      	ldr	r3, [pc, #68]	; (80036a4 <MX_USART2_UART_Init+0x4c>)
 800365e:	4a12      	ldr	r2, [pc, #72]	; (80036a8 <MX_USART2_UART_Init+0x50>)
 8003660:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8003662:	4b10      	ldr	r3, [pc, #64]	; (80036a4 <MX_USART2_UART_Init+0x4c>)
 8003664:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003668:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800366a:	4b0e      	ldr	r3, [pc, #56]	; (80036a4 <MX_USART2_UART_Init+0x4c>)
 800366c:	2200      	movs	r2, #0
 800366e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003670:	4b0c      	ldr	r3, [pc, #48]	; (80036a4 <MX_USART2_UART_Init+0x4c>)
 8003672:	2200      	movs	r2, #0
 8003674:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003676:	4b0b      	ldr	r3, [pc, #44]	; (80036a4 <MX_USART2_UART_Init+0x4c>)
 8003678:	2200      	movs	r2, #0
 800367a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800367c:	4b09      	ldr	r3, [pc, #36]	; (80036a4 <MX_USART2_UART_Init+0x4c>)
 800367e:	220c      	movs	r2, #12
 8003680:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003682:	4b08      	ldr	r3, [pc, #32]	; (80036a4 <MX_USART2_UART_Init+0x4c>)
 8003684:	2200      	movs	r2, #0
 8003686:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003688:	4b06      	ldr	r3, [pc, #24]	; (80036a4 <MX_USART2_UART_Init+0x4c>)
 800368a:	2200      	movs	r2, #0
 800368c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800368e:	4805      	ldr	r0, [pc, #20]	; (80036a4 <MX_USART2_UART_Init+0x4c>)
 8003690:	f005 fb90 	bl	8008db4 <HAL_UART_Init>
 8003694:	4603      	mov	r3, r0
 8003696:	2b00      	cmp	r3, #0
 8003698:	d001      	beq.n	800369e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800369a:	f000 f95f 	bl	800395c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800369e:	bf00      	nop
 80036a0:	bd80      	pop	{r7, pc}
 80036a2:	bf00      	nop
 80036a4:	200008d4 	.word	0x200008d4
 80036a8:	40004400 	.word	0x40004400

080036ac <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80036ac:	b580      	push	{r7, lr}
 80036ae:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80036b0:	4b11      	ldr	r3, [pc, #68]	; (80036f8 <MX_USART3_UART_Init+0x4c>)
 80036b2:	4a12      	ldr	r2, [pc, #72]	; (80036fc <MX_USART3_UART_Init+0x50>)
 80036b4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80036b6:	4b10      	ldr	r3, [pc, #64]	; (80036f8 <MX_USART3_UART_Init+0x4c>)
 80036b8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80036bc:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80036be:	4b0e      	ldr	r3, [pc, #56]	; (80036f8 <MX_USART3_UART_Init+0x4c>)
 80036c0:	2200      	movs	r2, #0
 80036c2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80036c4:	4b0c      	ldr	r3, [pc, #48]	; (80036f8 <MX_USART3_UART_Init+0x4c>)
 80036c6:	2200      	movs	r2, #0
 80036c8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80036ca:	4b0b      	ldr	r3, [pc, #44]	; (80036f8 <MX_USART3_UART_Init+0x4c>)
 80036cc:	2200      	movs	r2, #0
 80036ce:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80036d0:	4b09      	ldr	r3, [pc, #36]	; (80036f8 <MX_USART3_UART_Init+0x4c>)
 80036d2:	220c      	movs	r2, #12
 80036d4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80036d6:	4b08      	ldr	r3, [pc, #32]	; (80036f8 <MX_USART3_UART_Init+0x4c>)
 80036d8:	2200      	movs	r2, #0
 80036da:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80036dc:	4b06      	ldr	r3, [pc, #24]	; (80036f8 <MX_USART3_UART_Init+0x4c>)
 80036de:	2200      	movs	r2, #0
 80036e0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80036e2:	4805      	ldr	r0, [pc, #20]	; (80036f8 <MX_USART3_UART_Init+0x4c>)
 80036e4:	f005 fb66 	bl	8008db4 <HAL_UART_Init>
 80036e8:	4603      	mov	r3, r0
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d001      	beq.n	80036f2 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80036ee:	f000 f935 	bl	800395c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80036f2:	bf00      	nop
 80036f4:	bd80      	pop	{r7, pc}
 80036f6:	bf00      	nop
 80036f8:	20000918 	.word	0x20000918
 80036fc:	40004800 	.word	0x40004800

08003700 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8003700:	b580      	push	{r7, lr}
 8003702:	b082      	sub	sp, #8
 8003704:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003706:	2300      	movs	r3, #0
 8003708:	607b      	str	r3, [r7, #4]
 800370a:	4b0c      	ldr	r3, [pc, #48]	; (800373c <MX_DMA_Init+0x3c>)
 800370c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800370e:	4a0b      	ldr	r2, [pc, #44]	; (800373c <MX_DMA_Init+0x3c>)
 8003710:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003714:	6313      	str	r3, [r2, #48]	; 0x30
 8003716:	4b09      	ldr	r3, [pc, #36]	; (800373c <MX_DMA_Init+0x3c>)
 8003718:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800371a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800371e:	607b      	str	r3, [r7, #4]
 8003720:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream7_IRQn, 0, 0);
 8003722:	2200      	movs	r2, #0
 8003724:	2100      	movs	r1, #0
 8003726:	202f      	movs	r0, #47	; 0x2f
 8003728:	f001 fdcd 	bl	80052c6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 800372c:	202f      	movs	r0, #47	; 0x2f
 800372e:	f001 fde6 	bl	80052fe <HAL_NVIC_EnableIRQ>

}
 8003732:	bf00      	nop
 8003734:	3708      	adds	r7, #8
 8003736:	46bd      	mov	sp, r7
 8003738:	bd80      	pop	{r7, pc}
 800373a:	bf00      	nop
 800373c:	40023800 	.word	0x40023800

08003740 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003740:	b580      	push	{r7, lr}
 8003742:	b08a      	sub	sp, #40	; 0x28
 8003744:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003746:	f107 0314 	add.w	r3, r7, #20
 800374a:	2200      	movs	r2, #0
 800374c:	601a      	str	r2, [r3, #0]
 800374e:	605a      	str	r2, [r3, #4]
 8003750:	609a      	str	r2, [r3, #8]
 8003752:	60da      	str	r2, [r3, #12]
 8003754:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003756:	2300      	movs	r3, #0
 8003758:	613b      	str	r3, [r7, #16]
 800375a:	4b64      	ldr	r3, [pc, #400]	; (80038ec <MX_GPIO_Init+0x1ac>)
 800375c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800375e:	4a63      	ldr	r2, [pc, #396]	; (80038ec <MX_GPIO_Init+0x1ac>)
 8003760:	f043 0304 	orr.w	r3, r3, #4
 8003764:	6313      	str	r3, [r2, #48]	; 0x30
 8003766:	4b61      	ldr	r3, [pc, #388]	; (80038ec <MX_GPIO_Init+0x1ac>)
 8003768:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800376a:	f003 0304 	and.w	r3, r3, #4
 800376e:	613b      	str	r3, [r7, #16]
 8003770:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003772:	2300      	movs	r3, #0
 8003774:	60fb      	str	r3, [r7, #12]
 8003776:	4b5d      	ldr	r3, [pc, #372]	; (80038ec <MX_GPIO_Init+0x1ac>)
 8003778:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800377a:	4a5c      	ldr	r2, [pc, #368]	; (80038ec <MX_GPIO_Init+0x1ac>)
 800377c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003780:	6313      	str	r3, [r2, #48]	; 0x30
 8003782:	4b5a      	ldr	r3, [pc, #360]	; (80038ec <MX_GPIO_Init+0x1ac>)
 8003784:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003786:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800378a:	60fb      	str	r3, [r7, #12]
 800378c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800378e:	2300      	movs	r3, #0
 8003790:	60bb      	str	r3, [r7, #8]
 8003792:	4b56      	ldr	r3, [pc, #344]	; (80038ec <MX_GPIO_Init+0x1ac>)
 8003794:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003796:	4a55      	ldr	r2, [pc, #340]	; (80038ec <MX_GPIO_Init+0x1ac>)
 8003798:	f043 0301 	orr.w	r3, r3, #1
 800379c:	6313      	str	r3, [r2, #48]	; 0x30
 800379e:	4b53      	ldr	r3, [pc, #332]	; (80038ec <MX_GPIO_Init+0x1ac>)
 80037a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037a2:	f003 0301 	and.w	r3, r3, #1
 80037a6:	60bb      	str	r3, [r7, #8]
 80037a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80037aa:	2300      	movs	r3, #0
 80037ac:	607b      	str	r3, [r7, #4]
 80037ae:	4b4f      	ldr	r3, [pc, #316]	; (80038ec <MX_GPIO_Init+0x1ac>)
 80037b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037b2:	4a4e      	ldr	r2, [pc, #312]	; (80038ec <MX_GPIO_Init+0x1ac>)
 80037b4:	f043 0302 	orr.w	r3, r3, #2
 80037b8:	6313      	str	r3, [r2, #48]	; 0x30
 80037ba:	4b4c      	ldr	r3, [pc, #304]	; (80038ec <MX_GPIO_Init+0x1ac>)
 80037bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037be:	f003 0302 	and.w	r3, r3, #2
 80037c2:	607b      	str	r3, [r7, #4]
 80037c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80037c6:	2300      	movs	r3, #0
 80037c8:	603b      	str	r3, [r7, #0]
 80037ca:	4b48      	ldr	r3, [pc, #288]	; (80038ec <MX_GPIO_Init+0x1ac>)
 80037cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037ce:	4a47      	ldr	r2, [pc, #284]	; (80038ec <MX_GPIO_Init+0x1ac>)
 80037d0:	f043 0308 	orr.w	r3, r3, #8
 80037d4:	6313      	str	r3, [r2, #48]	; 0x30
 80037d6:	4b45      	ldr	r3, [pc, #276]	; (80038ec <MX_GPIO_Init+0x1ac>)
 80037d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037da:	f003 0308 	and.w	r3, r3, #8
 80037de:	603b      	str	r3, [r7, #0]
 80037e0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TEL_GPIO4_GPIO_Port, TEL_GPIO4_Pin, GPIO_PIN_RESET);
 80037e2:	2200      	movs	r2, #0
 80037e4:	2102      	movs	r1, #2
 80037e6:	4842      	ldr	r0, [pc, #264]	; (80038f0 <MX_GPIO_Init+0x1b0>)
 80037e8:	f002 fd6e 	bl	80062c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, TEL_GPIO7_Pin|On_Board_LED_Pin, GPIO_PIN_RESET);
 80037ec:	2200      	movs	r2, #0
 80037ee:	2122      	movs	r1, #34	; 0x22
 80037f0:	4840      	ldr	r0, [pc, #256]	; (80038f4 <MX_GPIO_Init+0x1b4>)
 80037f2:	f002 fd69 	bl	80062c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED4_Pin|LED1_Pin|LED2_Pin|LED3_Pin
 80037f6:	2200      	movs	r2, #0
 80037f8:	f24e 0142 	movw	r1, #57410	; 0xe042
 80037fc:	483e      	ldr	r0, [pc, #248]	; (80038f8 <MX_GPIO_Init+0x1b8>)
 80037fe:	f002 fd63 	bl	80062c8 <HAL_GPIO_WritePin>
                          |Motor_EN_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : On_Board_Button_Pin */
  GPIO_InitStruct.Pin = On_Board_Button_Pin;
 8003802:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003806:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003808:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800380c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800380e:	2300      	movs	r3, #0
 8003810:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(On_Board_Button_GPIO_Port, &GPIO_InitStruct);
 8003812:	f107 0314 	add.w	r3, r7, #20
 8003816:	4619      	mov	r1, r3
 8003818:	4835      	ldr	r0, [pc, #212]	; (80038f0 <MX_GPIO_Init+0x1b0>)
 800381a:	f002 fba9 	bl	8005f70 <HAL_GPIO_Init>

  /*Configure GPIO pin : TEL_GPIO4_Pin */
  GPIO_InitStruct.Pin = TEL_GPIO4_Pin;
 800381e:	2302      	movs	r3, #2
 8003820:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003822:	2301      	movs	r3, #1
 8003824:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003826:	2300      	movs	r3, #0
 8003828:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800382a:	2300      	movs	r3, #0
 800382c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(TEL_GPIO4_GPIO_Port, &GPIO_InitStruct);
 800382e:	f107 0314 	add.w	r3, r7, #20
 8003832:	4619      	mov	r1, r3
 8003834:	482e      	ldr	r0, [pc, #184]	; (80038f0 <MX_GPIO_Init+0x1b0>)
 8003836:	f002 fb9b 	bl	8005f70 <HAL_GPIO_Init>

  /*Configure GPIO pins : TEL_GPIO7_Pin On_Board_LED_Pin */
  GPIO_InitStruct.Pin = TEL_GPIO7_Pin|On_Board_LED_Pin;
 800383a:	2322      	movs	r3, #34	; 0x22
 800383c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800383e:	2301      	movs	r3, #1
 8003840:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003842:	2300      	movs	r3, #0
 8003844:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003846:	2300      	movs	r3, #0
 8003848:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800384a:	f107 0314 	add.w	r3, r7, #20
 800384e:	4619      	mov	r1, r3
 8003850:	4828      	ldr	r0, [pc, #160]	; (80038f4 <MX_GPIO_Init+0x1b4>)
 8003852:	f002 fb8d 	bl	8005f70 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED4_Pin LED1_Pin LED2_Pin LED3_Pin
                           Motor_EN_Pin */
  GPIO_InitStruct.Pin = LED4_Pin|LED1_Pin|LED2_Pin|LED3_Pin
 8003856:	f24e 0342 	movw	r3, #57410	; 0xe042
 800385a:	617b      	str	r3, [r7, #20]
                          |Motor_EN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800385c:	2301      	movs	r3, #1
 800385e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003860:	2300      	movs	r3, #0
 8003862:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003864:	2300      	movs	r3, #0
 8003866:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003868:	f107 0314 	add.w	r3, r7, #20
 800386c:	4619      	mov	r1, r3
 800386e:	4822      	ldr	r0, [pc, #136]	; (80038f8 <MX_GPIO_Init+0x1b8>)
 8003870:	f002 fb7e 	bl	8005f70 <HAL_GPIO_Init>

  /*Configure GPIO pins : SW2_Pin B2_Pin Motor_Feedback_Pin */
  GPIO_InitStruct.Pin = SW2_Pin|B2_Pin|Motor_Feedback_Pin;
 8003874:	f44f 6394 	mov.w	r3, #1184	; 0x4a0
 8003878:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800387a:	2300      	movs	r3, #0
 800387c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800387e:	2300      	movs	r3, #0
 8003880:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003882:	f107 0314 	add.w	r3, r7, #20
 8003886:	4619      	mov	r1, r3
 8003888:	481b      	ldr	r0, [pc, #108]	; (80038f8 <MX_GPIO_Init+0x1b8>)
 800388a:	f002 fb71 	bl	8005f70 <HAL_GPIO_Init>

  /*Configure GPIO pin : SW1_Pin */
  GPIO_InitStruct.Pin = SW1_Pin;
 800388e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003892:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003894:	2300      	movs	r3, #0
 8003896:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003898:	2300      	movs	r3, #0
 800389a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SW1_GPIO_Port, &GPIO_InitStruct);
 800389c:	f107 0314 	add.w	r3, r7, #20
 80038a0:	4619      	mov	r1, r3
 80038a2:	4814      	ldr	r0, [pc, #80]	; (80038f4 <MX_GPIO_Init+0x1b4>)
 80038a4:	f002 fb64 	bl	8005f70 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80038a8:	2310      	movs	r3, #16
 80038aa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80038ac:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80038b0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038b2:	2300      	movs	r3, #0
 80038b4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80038b6:	f107 0314 	add.w	r3, r7, #20
 80038ba:	4619      	mov	r1, r3
 80038bc:	480e      	ldr	r0, [pc, #56]	; (80038f8 <MX_GPIO_Init+0x1b8>)
 80038be:	f002 fb57 	bl	8005f70 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 80038c2:	2200      	movs	r2, #0
 80038c4:	2100      	movs	r1, #0
 80038c6:	200a      	movs	r0, #10
 80038c8:	f001 fcfd 	bl	80052c6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 80038cc:	200a      	movs	r0, #10
 80038ce:	f001 fd16 	bl	80052fe <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80038d2:	2200      	movs	r2, #0
 80038d4:	2100      	movs	r1, #0
 80038d6:	2028      	movs	r0, #40	; 0x28
 80038d8:	f001 fcf5 	bl	80052c6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80038dc:	2028      	movs	r0, #40	; 0x28
 80038de:	f001 fd0e 	bl	80052fe <HAL_NVIC_EnableIRQ>

}
 80038e2:	bf00      	nop
 80038e4:	3728      	adds	r7, #40	; 0x28
 80038e6:	46bd      	mov	sp, r7
 80038e8:	bd80      	pop	{r7, pc}
 80038ea:	bf00      	nop
 80038ec:	40023800 	.word	0x40023800
 80038f0:	40020800 	.word	0x40020800
 80038f4:	40020000 	.word	0x40020000
 80038f8:	40020400 	.word	0x40020400

080038fc <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80038fc:	b580      	push	{r7, lr}
 80038fe:	b082      	sub	sp, #8
 8003900:	af00      	add	r7, sp, #0
 8003902:	4603      	mov	r3, r0
 8003904:	80fb      	strh	r3, [r7, #6]
	//ha meg lett nyomva a nucleon a kk gomb
	if(GPIO_Pin == On_Board_Button_Pin)
 8003906:	88fb      	ldrh	r3, [r7, #6]
 8003908:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800390c:	d105      	bne.n	800391a <HAL_GPIO_EXTI_Callback+0x1e>
	{
		bFlag[0]=1;
 800390e:	4b09      	ldr	r3, [pc, #36]	; (8003934 <HAL_GPIO_EXTI_Callback+0x38>)
 8003910:	2201      	movs	r2, #1
 8003912:	701a      	strb	r2, [r3, #0]
		NVIC_DisableIRQ(On_Board_Button_EXTI_IRQn);
 8003914:	2028      	movs	r0, #40	; 0x28
 8003916:	f7ff f985 	bl	8002c24 <__NVIC_DisableIRQ>
	}
	if(GPIO_Pin == B1_Pin)
 800391a:	88fb      	ldrh	r3, [r7, #6]
 800391c:	2b10      	cmp	r3, #16
 800391e:	d105      	bne.n	800392c <HAL_GPIO_EXTI_Callback+0x30>
	{
		bFlag[1]=1;
 8003920:	4b04      	ldr	r3, [pc, #16]	; (8003934 <HAL_GPIO_EXTI_Callback+0x38>)
 8003922:	2201      	movs	r2, #1
 8003924:	705a      	strb	r2, [r3, #1]
		NVIC_DisableIRQ(B1_EXTI_IRQn);
 8003926:	200a      	movs	r0, #10
 8003928:	f7ff f97c 	bl	8002c24 <__NVIC_DisableIRQ>
	}
}
 800392c:	bf00      	nop
 800392e:	3708      	adds	r7, #8
 8003930:	46bd      	mov	sp, r7
 8003932:	bd80      	pop	{r7, pc}
 8003934:	20000250 	.word	0x20000250

08003938 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003938:	b580      	push	{r7, lr}
 800393a:	b082      	sub	sp, #8
 800393c:	af00      	add	r7, sp, #0
 800393e:	6078      	str	r0, [r7, #4]
	if(huart == &huart1)Uart_Receive_From_PC_ISR(huart);
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	4a05      	ldr	r2, [pc, #20]	; (8003958 <HAL_UART_RxCpltCallback+0x20>)
 8003944:	4293      	cmp	r3, r2
 8003946:	d102      	bne.n	800394e <HAL_UART_RxCpltCallback+0x16>
 8003948:	6878      	ldr	r0, [r7, #4]
 800394a:	f7fd fcf9 	bl	8001340 <Uart_Receive_From_PC_ISR>
	//else if(huart==&huart3)Uart_Receive_Thunderboard_ISR(huart);
}
 800394e:	bf00      	nop
 8003950:	3708      	adds	r7, #8
 8003952:	46bd      	mov	sp, r7
 8003954:	bd80      	pop	{r7, pc}
 8003956:	bf00      	nop
 8003958:	20000890 	.word	0x20000890

0800395c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800395c:	b480      	push	{r7}
 800395e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8003960:	b672      	cpsid	i
}
 8003962:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003964:	e7fe      	b.n	8003964 <Error_Handler+0x8>
	...

08003968 <Remote_Control_Init>:
#include <math.h>

uint32_t tEdge[3];

void Remote_Control_Init(TIM_HandleTypeDef *htim, uint32_t channel)
{
 8003968:	b580      	push	{r7, lr}
 800396a:	b082      	sub	sp, #8
 800396c:	af00      	add	r7, sp, #0
 800396e:	6078      	str	r0, [r7, #4]
 8003970:	6039      	str	r1, [r7, #0]
	tEdge[0] = 1000;
 8003972:	4b0a      	ldr	r3, [pc, #40]	; (800399c <Remote_Control_Init+0x34>)
 8003974:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003978:	601a      	str	r2, [r3, #0]
	tEdge[1] = 500;
 800397a:	4b08      	ldr	r3, [pc, #32]	; (800399c <Remote_Control_Init+0x34>)
 800397c:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8003980:	605a      	str	r2, [r3, #4]
	tEdge[2] = 0;
 8003982:	4b06      	ldr	r3, [pc, #24]	; (800399c <Remote_Control_Init+0x34>)
 8003984:	2200      	movs	r2, #0
 8003986:	609a      	str	r2, [r3, #8]
	HAL_TIM_IC_Start_DMA(htim, channel, tEdge, 3);
 8003988:	2303      	movs	r3, #3
 800398a:	4a04      	ldr	r2, [pc, #16]	; (800399c <Remote_Control_Init+0x34>)
 800398c:	6839      	ldr	r1, [r7, #0]
 800398e:	6878      	ldr	r0, [r7, #4]
 8003990:	f003 fdc2 	bl	8007518 <HAL_TIM_IC_Start_DMA>
}
 8003994:	bf00      	nop
 8003996:	3708      	adds	r7, #8
 8003998:	46bd      	mov	sp, r7
 800399a:	bd80      	pop	{r7, pc}
 800399c:	20000960 	.word	0x20000960

080039a0 <Remote_Control_Task>:
void Remote_Control_Task(TIM_HandleTypeDef *htim, uint32_t channel,UART_HandleTypeDef *huart, uint32_t tick, uint32_t period)
{
 80039a0:	b580      	push	{r7, lr}
 80039a2:	b084      	sub	sp, #16
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	60f8      	str	r0, [r7, #12]
 80039a8:	60b9      	str	r1, [r7, #8]
 80039aa:	607a      	str	r2, [r7, #4]
 80039ac:	603b      	str	r3, [r7, #0]
	static int32_t dt1=85;
	static int32_t dt2=85;
	static uint32_t tLow=85;
	static uint32_t remote_control_tick=0;

	if(remote_control_tick>tick) return;
 80039ae:	4b56      	ldr	r3, [pc, #344]	; (8003b08 <Remote_Control_Task+0x168>)
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	683a      	ldr	r2, [r7, #0]
 80039b4:	429a      	cmp	r2, r3
 80039b6:	f0c0 80a2 	bcc.w	8003afe <Remote_Control_Task+0x15e>
	remote_control_tick = tick + period;
 80039ba:	683a      	ldr	r2, [r7, #0]
 80039bc:	69bb      	ldr	r3, [r7, #24]
 80039be:	4413      	add	r3, r2
 80039c0:	4a51      	ldr	r2, [pc, #324]	; (8003b08 <Remote_Control_Task+0x168>)
 80039c2:	6013      	str	r3, [r2, #0]

	//a hrom idklnbsgbl egy a T_s, egy a D*T_s s egy az (1-D)*T_s, de nem tudjuk melyik melyik a cirkulris buffer miatt
	HAL_NVIC_DisableIRQ(TIM4_IRQn);  //atomiv tesszk ezt a kt mveletet
 80039c4:	201e      	movs	r0, #30
 80039c6:	f001 fca8 	bl	800531a <HAL_NVIC_DisableIRQ>
	dt0=abs(tEdge[1]-tEdge[0]);
 80039ca:	4b50      	ldr	r3, [pc, #320]	; (8003b0c <Remote_Control_Task+0x16c>)
 80039cc:	685a      	ldr	r2, [r3, #4]
 80039ce:	4b4f      	ldr	r3, [pc, #316]	; (8003b0c <Remote_Control_Task+0x16c>)
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	1ad3      	subs	r3, r2, r3
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	bfb8      	it	lt
 80039d8:	425b      	neglt	r3, r3
 80039da:	4a4d      	ldr	r2, [pc, #308]	; (8003b10 <Remote_Control_Task+0x170>)
 80039dc:	6013      	str	r3, [r2, #0]
	dt1=abs(tEdge[2]-tEdge[1]);
 80039de:	4b4b      	ldr	r3, [pc, #300]	; (8003b0c <Remote_Control_Task+0x16c>)
 80039e0:	689a      	ldr	r2, [r3, #8]
 80039e2:	4b4a      	ldr	r3, [pc, #296]	; (8003b0c <Remote_Control_Task+0x16c>)
 80039e4:	685b      	ldr	r3, [r3, #4]
 80039e6:	1ad3      	subs	r3, r2, r3
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	bfb8      	it	lt
 80039ec:	425b      	neglt	r3, r3
 80039ee:	4a49      	ldr	r2, [pc, #292]	; (8003b14 <Remote_Control_Task+0x174>)
 80039f0:	6013      	str	r3, [r2, #0]
	dt2=abs(tEdge[0]-tEdge[2]);
 80039f2:	4b46      	ldr	r3, [pc, #280]	; (8003b0c <Remote_Control_Task+0x16c>)
 80039f4:	681a      	ldr	r2, [r3, #0]
 80039f6:	4b45      	ldr	r3, [pc, #276]	; (8003b0c <Remote_Control_Task+0x16c>)
 80039f8:	689b      	ldr	r3, [r3, #8]
 80039fa:	1ad3      	subs	r3, r2, r3
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	bfb8      	it	lt
 8003a00:	425b      	neglt	r3, r3
 8003a02:	4a45      	ldr	r2, [pc, #276]	; (8003b18 <Remote_Control_Task+0x178>)
 8003a04:	6013      	str	r3, [r2, #0]
	HAL_NVIC_EnableIRQ(TIM4_IRQn);   // mostmr fogadhatjuk az j pwm periodusokat
 8003a06:	201e      	movs	r0, #30
 8003a08:	f001 fc79 	bl	80052fe <HAL_NVIC_EnableIRQ>

	//lehet hogy a kvi frszjelen vagyunk, ezt ki kell kompenzlni
	if(dt0>5000)dt0=0xffff-dt0;
 8003a0c:	4b40      	ldr	r3, [pc, #256]	; (8003b10 <Remote_Control_Task+0x170>)
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a14:	4293      	cmp	r3, r2
 8003a16:	dd06      	ble.n	8003a26 <Remote_Control_Task+0x86>
 8003a18:	4b3d      	ldr	r3, [pc, #244]	; (8003b10 <Remote_Control_Task+0x170>)
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	f5c3 437f 	rsb	r3, r3, #65280	; 0xff00
 8003a20:	33ff      	adds	r3, #255	; 0xff
 8003a22:	4a3b      	ldr	r2, [pc, #236]	; (8003b10 <Remote_Control_Task+0x170>)
 8003a24:	6013      	str	r3, [r2, #0]
	if(dt1>5000)dt1=0xffff-dt1;
 8003a26:	4b3b      	ldr	r3, [pc, #236]	; (8003b14 <Remote_Control_Task+0x174>)
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a2e:	4293      	cmp	r3, r2
 8003a30:	dd06      	ble.n	8003a40 <Remote_Control_Task+0xa0>
 8003a32:	4b38      	ldr	r3, [pc, #224]	; (8003b14 <Remote_Control_Task+0x174>)
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	f5c3 437f 	rsb	r3, r3, #65280	; 0xff00
 8003a3a:	33ff      	adds	r3, #255	; 0xff
 8003a3c:	4a35      	ldr	r2, [pc, #212]	; (8003b14 <Remote_Control_Task+0x174>)
 8003a3e:	6013      	str	r3, [r2, #0]
	if(dt2>5000)dt2=0xffff-dt2;
 8003a40:	4b35      	ldr	r3, [pc, #212]	; (8003b18 <Remote_Control_Task+0x178>)
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a48:	4293      	cmp	r3, r2
 8003a4a:	dd06      	ble.n	8003a5a <Remote_Control_Task+0xba>
 8003a4c:	4b32      	ldr	r3, [pc, #200]	; (8003b18 <Remote_Control_Task+0x178>)
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	f5c3 437f 	rsb	r3, r3, #65280	; 0xff00
 8003a54:	33ff      	adds	r3, #255	; 0xff
 8003a56:	4a30      	ldr	r2, [pc, #192]	; (8003b18 <Remote_Control_Task+0x178>)
 8003a58:	6013      	str	r3, [r2, #0]

	//mostmr tnyleges idklnbsgeink vannak
	//a hrom klnbsg kzl a legkisebb kell neknk ->
	if(dt0<dt1 && dt0<dt2) //a 4 klnbsg kzl a legkisebb adja a magasan tlttt idt
 8003a5a:	4b2d      	ldr	r3, [pc, #180]	; (8003b10 <Remote_Control_Task+0x170>)
 8003a5c:	681a      	ldr	r2, [r3, #0]
 8003a5e:	4b2d      	ldr	r3, [pc, #180]	; (8003b14 <Remote_Control_Task+0x174>)
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	429a      	cmp	r2, r3
 8003a64:	da0b      	bge.n	8003a7e <Remote_Control_Task+0xde>
 8003a66:	4b2a      	ldr	r3, [pc, #168]	; (8003b10 <Remote_Control_Task+0x170>)
 8003a68:	681a      	ldr	r2, [r3, #0]
 8003a6a:	4b2b      	ldr	r3, [pc, #172]	; (8003b18 <Remote_Control_Task+0x178>)
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	429a      	cmp	r2, r3
 8003a70:	da05      	bge.n	8003a7e <Remote_Control_Task+0xde>
	{
		tLow=dt0;
 8003a72:	4b27      	ldr	r3, [pc, #156]	; (8003b10 <Remote_Control_Task+0x170>)
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	461a      	mov	r2, r3
 8003a78:	4b28      	ldr	r3, [pc, #160]	; (8003b1c <Remote_Control_Task+0x17c>)
 8003a7a:	601a      	str	r2, [r3, #0]
 8003a7c:	e016      	b.n	8003aac <Remote_Control_Task+0x10c>
	}
	else if(dt1<dt0 && dt1<dt2)
 8003a7e:	4b25      	ldr	r3, [pc, #148]	; (8003b14 <Remote_Control_Task+0x174>)
 8003a80:	681a      	ldr	r2, [r3, #0]
 8003a82:	4b23      	ldr	r3, [pc, #140]	; (8003b10 <Remote_Control_Task+0x170>)
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	429a      	cmp	r2, r3
 8003a88:	da0b      	bge.n	8003aa2 <Remote_Control_Task+0x102>
 8003a8a:	4b22      	ldr	r3, [pc, #136]	; (8003b14 <Remote_Control_Task+0x174>)
 8003a8c:	681a      	ldr	r2, [r3, #0]
 8003a8e:	4b22      	ldr	r3, [pc, #136]	; (8003b18 <Remote_Control_Task+0x178>)
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	429a      	cmp	r2, r3
 8003a94:	da05      	bge.n	8003aa2 <Remote_Control_Task+0x102>
	{
		tLow=dt1;
 8003a96:	4b1f      	ldr	r3, [pc, #124]	; (8003b14 <Remote_Control_Task+0x174>)
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	461a      	mov	r2, r3
 8003a9c:	4b1f      	ldr	r3, [pc, #124]	; (8003b1c <Remote_Control_Task+0x17c>)
 8003a9e:	601a      	str	r2, [r3, #0]
 8003aa0:	e004      	b.n	8003aac <Remote_Control_Task+0x10c>
	}
	else
	{
		tLow=dt2;
 8003aa2:	4b1d      	ldr	r3, [pc, #116]	; (8003b18 <Remote_Control_Task+0x178>)
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	461a      	mov	r2, r3
 8003aa8:	4b1c      	ldr	r3, [pc, #112]	; (8003b1c <Remote_Control_Task+0x17c>)
 8003aaa:	601a      	str	r2, [r3, #0]
	sprintf(string,"%d\n\r",tLow);
	HAL_UART_Transmit(huart, string, strlen(string), 10);
	remote_control_tick = tick + 1000;
#endif

	if((tLow>70 && tLow<100) || tLow==1000)
 8003aac:	4b1b      	ldr	r3, [pc, #108]	; (8003b1c <Remote_Control_Task+0x17c>)
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	2b46      	cmp	r3, #70	; 0x46
 8003ab2:	d903      	bls.n	8003abc <Remote_Control_Task+0x11c>
 8003ab4:	4b19      	ldr	r3, [pc, #100]	; (8003b1c <Remote_Control_Task+0x17c>)
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	2b63      	cmp	r3, #99	; 0x63
 8003aba:	d904      	bls.n	8003ac6 <Remote_Control_Task+0x126>
 8003abc:	4b17      	ldr	r3, [pc, #92]	; (8003b1c <Remote_Control_Task+0x17c>)
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003ac4:	d109      	bne.n	8003ada <Remote_Control_Task+0x13a>
	{
		LED_R(1); //ha nincs meghuzva a ravasz tLow kb 87, ha meg van huzva kb 55, ha elre van nyomva kb 118
 8003ac6:	2200      	movs	r2, #0
 8003ac8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003acc:	4814      	ldr	r0, [pc, #80]	; (8003b20 <Remote_Control_Task+0x180>)
 8003ace:	f002 fbfb 	bl	80062c8 <HAL_GPIO_WritePin>
		motorEnRemote=0;//lltsuk le a motort ha meghuzzuk a ravaszt
 8003ad2:	4b14      	ldr	r3, [pc, #80]	; (8003b24 <Remote_Control_Task+0x184>)
 8003ad4:	2200      	movs	r2, #0
 8003ad6:	701a      	strb	r2, [r3, #0]
 8003ad8:	e012      	b.n	8003b00 <Remote_Control_Task+0x160>
	}
	else
	{
		LED_R(0);
 8003ada:	2201      	movs	r2, #1
 8003adc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003ae0:	480f      	ldr	r0, [pc, #60]	; (8003b20 <Remote_Control_Task+0x180>)
 8003ae2:	f002 fbf1 	bl	80062c8 <HAL_GPIO_WritePin>
		if(tLow <= 70) motorEnRemote=1;
 8003ae6:	4b0d      	ldr	r3, [pc, #52]	; (8003b1c <Remote_Control_Task+0x17c>)
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	2b46      	cmp	r3, #70	; 0x46
 8003aec:	d803      	bhi.n	8003af6 <Remote_Control_Task+0x156>
 8003aee:	4b0d      	ldr	r3, [pc, #52]	; (8003b24 <Remote_Control_Task+0x184>)
 8003af0:	2201      	movs	r2, #1
 8003af2:	701a      	strb	r2, [r3, #0]
 8003af4:	e004      	b.n	8003b00 <Remote_Control_Task+0x160>
		else motorEnRemote=2;
 8003af6:	4b0b      	ldr	r3, [pc, #44]	; (8003b24 <Remote_Control_Task+0x184>)
 8003af8:	2202      	movs	r2, #2
 8003afa:	701a      	strb	r2, [r3, #0]
 8003afc:	e000      	b.n	8003b00 <Remote_Control_Task+0x160>
	if(remote_control_tick>tick) return;
 8003afe:	bf00      	nop

	}
}
 8003b00:	3710      	adds	r7, #16
 8003b02:	46bd      	mov	sp, r7
 8003b04:	bd80      	pop	{r7, pc}
 8003b06:	bf00      	nop
 8003b08:	2000096c 	.word	0x2000096c
 8003b0c:	20000960 	.word	0x20000960
 8003b10:	20000044 	.word	0x20000044
 8003b14:	20000048 	.word	0x20000048
 8003b18:	2000004c 	.word	0x2000004c
 8003b1c:	20000050 	.word	0x20000050
 8003b20:	40020400 	.word	0x40020400
 8003b24:	2000095c 	.word	0x2000095c

08003b28 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003b28:	b580      	push	{r7, lr}
 8003b2a:	b082      	sub	sp, #8
 8003b2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003b2e:	2300      	movs	r3, #0
 8003b30:	607b      	str	r3, [r7, #4]
 8003b32:	4b10      	ldr	r3, [pc, #64]	; (8003b74 <HAL_MspInit+0x4c>)
 8003b34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b36:	4a0f      	ldr	r2, [pc, #60]	; (8003b74 <HAL_MspInit+0x4c>)
 8003b38:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003b3c:	6453      	str	r3, [r2, #68]	; 0x44
 8003b3e:	4b0d      	ldr	r3, [pc, #52]	; (8003b74 <HAL_MspInit+0x4c>)
 8003b40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b42:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003b46:	607b      	str	r3, [r7, #4]
 8003b48:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003b4a:	2300      	movs	r3, #0
 8003b4c:	603b      	str	r3, [r7, #0]
 8003b4e:	4b09      	ldr	r3, [pc, #36]	; (8003b74 <HAL_MspInit+0x4c>)
 8003b50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b52:	4a08      	ldr	r2, [pc, #32]	; (8003b74 <HAL_MspInit+0x4c>)
 8003b54:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003b58:	6413      	str	r3, [r2, #64]	; 0x40
 8003b5a:	4b06      	ldr	r3, [pc, #24]	; (8003b74 <HAL_MspInit+0x4c>)
 8003b5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b5e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b62:	603b      	str	r3, [r7, #0]
 8003b64:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8003b66:	2007      	movs	r0, #7
 8003b68:	f001 fba2 	bl	80052b0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003b6c:	bf00      	nop
 8003b6e:	3708      	adds	r7, #8
 8003b70:	46bd      	mov	sp, r7
 8003b72:	bd80      	pop	{r7, pc}
 8003b74:	40023800 	.word	0x40023800

08003b78 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003b78:	b580      	push	{r7, lr}
 8003b7a:	b08c      	sub	sp, #48	; 0x30
 8003b7c:	af00      	add	r7, sp, #0
 8003b7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b80:	f107 031c 	add.w	r3, r7, #28
 8003b84:	2200      	movs	r2, #0
 8003b86:	601a      	str	r2, [r3, #0]
 8003b88:	605a      	str	r2, [r3, #4]
 8003b8a:	609a      	str	r2, [r3, #8]
 8003b8c:	60da      	str	r2, [r3, #12]
 8003b8e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	4a2e      	ldr	r2, [pc, #184]	; (8003c50 <HAL_ADC_MspInit+0xd8>)
 8003b96:	4293      	cmp	r3, r2
 8003b98:	d128      	bne.n	8003bec <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003b9a:	2300      	movs	r3, #0
 8003b9c:	61bb      	str	r3, [r7, #24]
 8003b9e:	4b2d      	ldr	r3, [pc, #180]	; (8003c54 <HAL_ADC_MspInit+0xdc>)
 8003ba0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ba2:	4a2c      	ldr	r2, [pc, #176]	; (8003c54 <HAL_ADC_MspInit+0xdc>)
 8003ba4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ba8:	6453      	str	r3, [r2, #68]	; 0x44
 8003baa:	4b2a      	ldr	r3, [pc, #168]	; (8003c54 <HAL_ADC_MspInit+0xdc>)
 8003bac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003bb2:	61bb      	str	r3, [r7, #24]
 8003bb4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003bb6:	2300      	movs	r3, #0
 8003bb8:	617b      	str	r3, [r7, #20]
 8003bba:	4b26      	ldr	r3, [pc, #152]	; (8003c54 <HAL_ADC_MspInit+0xdc>)
 8003bbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bbe:	4a25      	ldr	r2, [pc, #148]	; (8003c54 <HAL_ADC_MspInit+0xdc>)
 8003bc0:	f043 0302 	orr.w	r3, r3, #2
 8003bc4:	6313      	str	r3, [r2, #48]	; 0x30
 8003bc6:	4b23      	ldr	r3, [pc, #140]	; (8003c54 <HAL_ADC_MspInit+0xdc>)
 8003bc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bca:	f003 0302 	and.w	r3, r3, #2
 8003bce:	617b      	str	r3, [r7, #20]
 8003bd0:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PB0     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = Bat_Meas_Pin;
 8003bd2:	2301      	movs	r3, #1
 8003bd4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003bd6:	2303      	movs	r3, #3
 8003bd8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bda:	2300      	movs	r3, #0
 8003bdc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(Bat_Meas_GPIO_Port, &GPIO_InitStruct);
 8003bde:	f107 031c 	add.w	r3, r7, #28
 8003be2:	4619      	mov	r1, r3
 8003be4:	481c      	ldr	r0, [pc, #112]	; (8003c58 <HAL_ADC_MspInit+0xe0>)
 8003be6:	f002 f9c3 	bl	8005f70 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8003bea:	e02c      	b.n	8003c46 <HAL_ADC_MspInit+0xce>
  else if(hadc->Instance==ADC2)
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	4a1a      	ldr	r2, [pc, #104]	; (8003c5c <HAL_ADC_MspInit+0xe4>)
 8003bf2:	4293      	cmp	r3, r2
 8003bf4:	d127      	bne.n	8003c46 <HAL_ADC_MspInit+0xce>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8003bf6:	2300      	movs	r3, #0
 8003bf8:	613b      	str	r3, [r7, #16]
 8003bfa:	4b16      	ldr	r3, [pc, #88]	; (8003c54 <HAL_ADC_MspInit+0xdc>)
 8003bfc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bfe:	4a15      	ldr	r2, [pc, #84]	; (8003c54 <HAL_ADC_MspInit+0xdc>)
 8003c00:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003c04:	6453      	str	r3, [r2, #68]	; 0x44
 8003c06:	4b13      	ldr	r3, [pc, #76]	; (8003c54 <HAL_ADC_MspInit+0xdc>)
 8003c08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c0a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003c0e:	613b      	str	r3, [r7, #16]
 8003c10:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003c12:	2300      	movs	r3, #0
 8003c14:	60fb      	str	r3, [r7, #12]
 8003c16:	4b0f      	ldr	r3, [pc, #60]	; (8003c54 <HAL_ADC_MspInit+0xdc>)
 8003c18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c1a:	4a0e      	ldr	r2, [pc, #56]	; (8003c54 <HAL_ADC_MspInit+0xdc>)
 8003c1c:	f043 0304 	orr.w	r3, r3, #4
 8003c20:	6313      	str	r3, [r2, #48]	; 0x30
 8003c22:	4b0c      	ldr	r3, [pc, #48]	; (8003c54 <HAL_ADC_MspInit+0xdc>)
 8003c24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c26:	f003 0304 	and.w	r3, r3, #4
 8003c2a:	60fb      	str	r3, [r7, #12]
 8003c2c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = Motor_Bat_Pin;
 8003c2e:	2308      	movs	r3, #8
 8003c30:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003c32:	2303      	movs	r3, #3
 8003c34:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c36:	2300      	movs	r3, #0
 8003c38:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(Motor_Bat_GPIO_Port, &GPIO_InitStruct);
 8003c3a:	f107 031c 	add.w	r3, r7, #28
 8003c3e:	4619      	mov	r1, r3
 8003c40:	4807      	ldr	r0, [pc, #28]	; (8003c60 <HAL_ADC_MspInit+0xe8>)
 8003c42:	f002 f995 	bl	8005f70 <HAL_GPIO_Init>
}
 8003c46:	bf00      	nop
 8003c48:	3730      	adds	r7, #48	; 0x30
 8003c4a:	46bd      	mov	sp, r7
 8003c4c:	bd80      	pop	{r7, pc}
 8003c4e:	bf00      	nop
 8003c50:	40012000 	.word	0x40012000
 8003c54:	40023800 	.word	0x40023800
 8003c58:	40020400 	.word	0x40020400
 8003c5c:	40012100 	.word	0x40012100
 8003c60:	40020800 	.word	0x40020800

08003c64 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003c64:	b580      	push	{r7, lr}
 8003c66:	b08e      	sub	sp, #56	; 0x38
 8003c68:	af00      	add	r7, sp, #0
 8003c6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c6c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003c70:	2200      	movs	r2, #0
 8003c72:	601a      	str	r2, [r3, #0]
 8003c74:	605a      	str	r2, [r3, #4]
 8003c76:	609a      	str	r2, [r3, #8]
 8003c78:	60da      	str	r2, [r3, #12]
 8003c7a:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	4a5e      	ldr	r2, [pc, #376]	; (8003dfc <HAL_TIM_Base_MspInit+0x198>)
 8003c82:	4293      	cmp	r3, r2
 8003c84:	d10e      	bne.n	8003ca4 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003c86:	2300      	movs	r3, #0
 8003c88:	623b      	str	r3, [r7, #32]
 8003c8a:	4b5d      	ldr	r3, [pc, #372]	; (8003e00 <HAL_TIM_Base_MspInit+0x19c>)
 8003c8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c8e:	4a5c      	ldr	r2, [pc, #368]	; (8003e00 <HAL_TIM_Base_MspInit+0x19c>)
 8003c90:	f043 0301 	orr.w	r3, r3, #1
 8003c94:	6453      	str	r3, [r2, #68]	; 0x44
 8003c96:	4b5a      	ldr	r3, [pc, #360]	; (8003e00 <HAL_TIM_Base_MspInit+0x19c>)
 8003c98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c9a:	f003 0301 	and.w	r3, r3, #1
 8003c9e:	623b      	str	r3, [r7, #32]
 8003ca0:	6a3b      	ldr	r3, [r7, #32]
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 8003ca2:	e0a7      	b.n	8003df4 <HAL_TIM_Base_MspInit+0x190>
  else if(htim_base->Instance==TIM2)
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003cac:	d116      	bne.n	8003cdc <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003cae:	2300      	movs	r3, #0
 8003cb0:	61fb      	str	r3, [r7, #28]
 8003cb2:	4b53      	ldr	r3, [pc, #332]	; (8003e00 <HAL_TIM_Base_MspInit+0x19c>)
 8003cb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cb6:	4a52      	ldr	r2, [pc, #328]	; (8003e00 <HAL_TIM_Base_MspInit+0x19c>)
 8003cb8:	f043 0301 	orr.w	r3, r3, #1
 8003cbc:	6413      	str	r3, [r2, #64]	; 0x40
 8003cbe:	4b50      	ldr	r3, [pc, #320]	; (8003e00 <HAL_TIM_Base_MspInit+0x19c>)
 8003cc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cc2:	f003 0301 	and.w	r3, r3, #1
 8003cc6:	61fb      	str	r3, [r7, #28]
 8003cc8:	69fb      	ldr	r3, [r7, #28]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8003cca:	2200      	movs	r2, #0
 8003ccc:	2100      	movs	r1, #0
 8003cce:	201c      	movs	r0, #28
 8003cd0:	f001 faf9 	bl	80052c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003cd4:	201c      	movs	r0, #28
 8003cd6:	f001 fb12 	bl	80052fe <HAL_NVIC_EnableIRQ>
}
 8003cda:	e08b      	b.n	8003df4 <HAL_TIM_Base_MspInit+0x190>
  else if(htim_base->Instance==TIM3)
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	4a48      	ldr	r2, [pc, #288]	; (8003e04 <HAL_TIM_Base_MspInit+0x1a0>)
 8003ce2:	4293      	cmp	r3, r2
 8003ce4:	d10e      	bne.n	8003d04 <HAL_TIM_Base_MspInit+0xa0>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003ce6:	2300      	movs	r3, #0
 8003ce8:	61bb      	str	r3, [r7, #24]
 8003cea:	4b45      	ldr	r3, [pc, #276]	; (8003e00 <HAL_TIM_Base_MspInit+0x19c>)
 8003cec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cee:	4a44      	ldr	r2, [pc, #272]	; (8003e00 <HAL_TIM_Base_MspInit+0x19c>)
 8003cf0:	f043 0302 	orr.w	r3, r3, #2
 8003cf4:	6413      	str	r3, [r2, #64]	; 0x40
 8003cf6:	4b42      	ldr	r3, [pc, #264]	; (8003e00 <HAL_TIM_Base_MspInit+0x19c>)
 8003cf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cfa:	f003 0302 	and.w	r3, r3, #2
 8003cfe:	61bb      	str	r3, [r7, #24]
 8003d00:	69bb      	ldr	r3, [r7, #24]
}
 8003d02:	e077      	b.n	8003df4 <HAL_TIM_Base_MspInit+0x190>
  else if(htim_base->Instance==TIM4)
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	4a3f      	ldr	r2, [pc, #252]	; (8003e08 <HAL_TIM_Base_MspInit+0x1a4>)
 8003d0a:	4293      	cmp	r3, r2
 8003d0c:	d15f      	bne.n	8003dce <HAL_TIM_Base_MspInit+0x16a>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003d0e:	2300      	movs	r3, #0
 8003d10:	617b      	str	r3, [r7, #20]
 8003d12:	4b3b      	ldr	r3, [pc, #236]	; (8003e00 <HAL_TIM_Base_MspInit+0x19c>)
 8003d14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d16:	4a3a      	ldr	r2, [pc, #232]	; (8003e00 <HAL_TIM_Base_MspInit+0x19c>)
 8003d18:	f043 0304 	orr.w	r3, r3, #4
 8003d1c:	6413      	str	r3, [r2, #64]	; 0x40
 8003d1e:	4b38      	ldr	r3, [pc, #224]	; (8003e00 <HAL_TIM_Base_MspInit+0x19c>)
 8003d20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d22:	f003 0304 	and.w	r3, r3, #4
 8003d26:	617b      	str	r3, [r7, #20]
 8003d28:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003d2a:	2300      	movs	r3, #0
 8003d2c:	613b      	str	r3, [r7, #16]
 8003d2e:	4b34      	ldr	r3, [pc, #208]	; (8003e00 <HAL_TIM_Base_MspInit+0x19c>)
 8003d30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d32:	4a33      	ldr	r2, [pc, #204]	; (8003e00 <HAL_TIM_Base_MspInit+0x19c>)
 8003d34:	f043 0302 	orr.w	r3, r3, #2
 8003d38:	6313      	str	r3, [r2, #48]	; 0x30
 8003d3a:	4b31      	ldr	r3, [pc, #196]	; (8003e00 <HAL_TIM_Base_MspInit+0x19c>)
 8003d3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d3e:	f003 0302 	and.w	r3, r3, #2
 8003d42:	613b      	str	r3, [r7, #16]
 8003d44:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = RC_PWM1_Pin|GPIO_PIN_9;
 8003d46:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003d4a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d4c:	2302      	movs	r3, #2
 8003d4e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d50:	2300      	movs	r3, #0
 8003d52:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d54:	2300      	movs	r3, #0
 8003d56:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8003d58:	2302      	movs	r3, #2
 8003d5a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003d5c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003d60:	4619      	mov	r1, r3
 8003d62:	482a      	ldr	r0, [pc, #168]	; (8003e0c <HAL_TIM_Base_MspInit+0x1a8>)
 8003d64:	f002 f904 	bl	8005f70 <HAL_GPIO_Init>
    hdma_tim4_ch3.Instance = DMA1_Stream7;
 8003d68:	4b29      	ldr	r3, [pc, #164]	; (8003e10 <HAL_TIM_Base_MspInit+0x1ac>)
 8003d6a:	4a2a      	ldr	r2, [pc, #168]	; (8003e14 <HAL_TIM_Base_MspInit+0x1b0>)
 8003d6c:	601a      	str	r2, [r3, #0]
    hdma_tim4_ch3.Init.Channel = DMA_CHANNEL_2;
 8003d6e:	4b28      	ldr	r3, [pc, #160]	; (8003e10 <HAL_TIM_Base_MspInit+0x1ac>)
 8003d70:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8003d74:	605a      	str	r2, [r3, #4]
    hdma_tim4_ch3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003d76:	4b26      	ldr	r3, [pc, #152]	; (8003e10 <HAL_TIM_Base_MspInit+0x1ac>)
 8003d78:	2200      	movs	r2, #0
 8003d7a:	609a      	str	r2, [r3, #8]
    hdma_tim4_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 8003d7c:	4b24      	ldr	r3, [pc, #144]	; (8003e10 <HAL_TIM_Base_MspInit+0x1ac>)
 8003d7e:	2200      	movs	r2, #0
 8003d80:	60da      	str	r2, [r3, #12]
    hdma_tim4_ch3.Init.MemInc = DMA_MINC_ENABLE;
 8003d82:	4b23      	ldr	r3, [pc, #140]	; (8003e10 <HAL_TIM_Base_MspInit+0x1ac>)
 8003d84:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003d88:	611a      	str	r2, [r3, #16]
    hdma_tim4_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003d8a:	4b21      	ldr	r3, [pc, #132]	; (8003e10 <HAL_TIM_Base_MspInit+0x1ac>)
 8003d8c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003d90:	615a      	str	r2, [r3, #20]
    hdma_tim4_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8003d92:	4b1f      	ldr	r3, [pc, #124]	; (8003e10 <HAL_TIM_Base_MspInit+0x1ac>)
 8003d94:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003d98:	619a      	str	r2, [r3, #24]
    hdma_tim4_ch3.Init.Mode = DMA_CIRCULAR;
 8003d9a:	4b1d      	ldr	r3, [pc, #116]	; (8003e10 <HAL_TIM_Base_MspInit+0x1ac>)
 8003d9c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003da0:	61da      	str	r2, [r3, #28]
    hdma_tim4_ch3.Init.Priority = DMA_PRIORITY_MEDIUM;
 8003da2:	4b1b      	ldr	r3, [pc, #108]	; (8003e10 <HAL_TIM_Base_MspInit+0x1ac>)
 8003da4:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003da8:	621a      	str	r2, [r3, #32]
    hdma_tim4_ch3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003daa:	4b19      	ldr	r3, [pc, #100]	; (8003e10 <HAL_TIM_Base_MspInit+0x1ac>)
 8003dac:	2200      	movs	r2, #0
 8003dae:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim4_ch3) != HAL_OK)
 8003db0:	4817      	ldr	r0, [pc, #92]	; (8003e10 <HAL_TIM_Base_MspInit+0x1ac>)
 8003db2:	f001 facd 	bl	8005350 <HAL_DMA_Init>
 8003db6:	4603      	mov	r3, r0
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d001      	beq.n	8003dc0 <HAL_TIM_Base_MspInit+0x15c>
      Error_Handler();
 8003dbc:	f7ff fdce 	bl	800395c <Error_Handler>
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC3],hdma_tim4_ch3);
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	4a13      	ldr	r2, [pc, #76]	; (8003e10 <HAL_TIM_Base_MspInit+0x1ac>)
 8003dc4:	62da      	str	r2, [r3, #44]	; 0x2c
 8003dc6:	4a12      	ldr	r2, [pc, #72]	; (8003e10 <HAL_TIM_Base_MspInit+0x1ac>)
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	6393      	str	r3, [r2, #56]	; 0x38
}
 8003dcc:	e012      	b.n	8003df4 <HAL_TIM_Base_MspInit+0x190>
  else if(htim_base->Instance==TIM5)
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	4a11      	ldr	r2, [pc, #68]	; (8003e18 <HAL_TIM_Base_MspInit+0x1b4>)
 8003dd4:	4293      	cmp	r3, r2
 8003dd6:	d10d      	bne.n	8003df4 <HAL_TIM_Base_MspInit+0x190>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8003dd8:	2300      	movs	r3, #0
 8003dda:	60fb      	str	r3, [r7, #12]
 8003ddc:	4b08      	ldr	r3, [pc, #32]	; (8003e00 <HAL_TIM_Base_MspInit+0x19c>)
 8003dde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003de0:	4a07      	ldr	r2, [pc, #28]	; (8003e00 <HAL_TIM_Base_MspInit+0x19c>)
 8003de2:	f043 0308 	orr.w	r3, r3, #8
 8003de6:	6413      	str	r3, [r2, #64]	; 0x40
 8003de8:	4b05      	ldr	r3, [pc, #20]	; (8003e00 <HAL_TIM_Base_MspInit+0x19c>)
 8003dea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dec:	f003 0308 	and.w	r3, r3, #8
 8003df0:	60fb      	str	r3, [r7, #12]
 8003df2:	68fb      	ldr	r3, [r7, #12]
}
 8003df4:	bf00      	nop
 8003df6:	3738      	adds	r7, #56	; 0x38
 8003df8:	46bd      	mov	sp, r7
 8003dfa:	bd80      	pop	{r7, pc}
 8003dfc:	40010000 	.word	0x40010000
 8003e00:	40023800 	.word	0x40023800
 8003e04:	40000400 	.word	0x40000400
 8003e08:	40000800 	.word	0x40000800
 8003e0c:	40020400 	.word	0x40020400
 8003e10:	200007ec 	.word	0x200007ec
 8003e14:	400260b8 	.word	0x400260b8
 8003e18:	40000c00 	.word	0x40000c00

08003e1c <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8003e1c:	b580      	push	{r7, lr}
 8003e1e:	b08a      	sub	sp, #40	; 0x28
 8003e20:	af00      	add	r7, sp, #0
 8003e22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e24:	f107 0314 	add.w	r3, r7, #20
 8003e28:	2200      	movs	r2, #0
 8003e2a:	601a      	str	r2, [r3, #0]
 8003e2c:	605a      	str	r2, [r3, #4]
 8003e2e:	609a      	str	r2, [r3, #8]
 8003e30:	60da      	str	r2, [r3, #12]
 8003e32:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM8)
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	4a19      	ldr	r2, [pc, #100]	; (8003ea0 <HAL_TIM_Encoder_MspInit+0x84>)
 8003e3a:	4293      	cmp	r3, r2
 8003e3c:	d12b      	bne.n	8003e96 <HAL_TIM_Encoder_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 8003e3e:	2300      	movs	r3, #0
 8003e40:	613b      	str	r3, [r7, #16]
 8003e42:	4b18      	ldr	r3, [pc, #96]	; (8003ea4 <HAL_TIM_Encoder_MspInit+0x88>)
 8003e44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e46:	4a17      	ldr	r2, [pc, #92]	; (8003ea4 <HAL_TIM_Encoder_MspInit+0x88>)
 8003e48:	f043 0302 	orr.w	r3, r3, #2
 8003e4c:	6453      	str	r3, [r2, #68]	; 0x44
 8003e4e:	4b15      	ldr	r3, [pc, #84]	; (8003ea4 <HAL_TIM_Encoder_MspInit+0x88>)
 8003e50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e52:	f003 0302 	and.w	r3, r3, #2
 8003e56:	613b      	str	r3, [r7, #16]
 8003e58:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003e5a:	2300      	movs	r3, #0
 8003e5c:	60fb      	str	r3, [r7, #12]
 8003e5e:	4b11      	ldr	r3, [pc, #68]	; (8003ea4 <HAL_TIM_Encoder_MspInit+0x88>)
 8003e60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e62:	4a10      	ldr	r2, [pc, #64]	; (8003ea4 <HAL_TIM_Encoder_MspInit+0x88>)
 8003e64:	f043 0304 	orr.w	r3, r3, #4
 8003e68:	6313      	str	r3, [r2, #48]	; 0x30
 8003e6a:	4b0e      	ldr	r3, [pc, #56]	; (8003ea4 <HAL_TIM_Encoder_MspInit+0x88>)
 8003e6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e6e:	f003 0304 	and.w	r3, r3, #4
 8003e72:	60fb      	str	r3, [r7, #12]
 8003e74:	68fb      	ldr	r3, [r7, #12]
    /**TIM8 GPIO Configuration
    PC6     ------> TIM8_CH1
    PC7     ------> TIM8_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003e76:	23c0      	movs	r3, #192	; 0xc0
 8003e78:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e7a:	2302      	movs	r3, #2
 8003e7c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e7e:	2300      	movs	r3, #0
 8003e80:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e82:	2300      	movs	r3, #0
 8003e84:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8003e86:	2303      	movs	r3, #3
 8003e88:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003e8a:	f107 0314 	add.w	r3, r7, #20
 8003e8e:	4619      	mov	r1, r3
 8003e90:	4805      	ldr	r0, [pc, #20]	; (8003ea8 <HAL_TIM_Encoder_MspInit+0x8c>)
 8003e92:	f002 f86d 	bl	8005f70 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8003e96:	bf00      	nop
 8003e98:	3728      	adds	r7, #40	; 0x28
 8003e9a:	46bd      	mov	sp, r7
 8003e9c:	bd80      	pop	{r7, pc}
 8003e9e:	bf00      	nop
 8003ea0:	40010400 	.word	0x40010400
 8003ea4:	40023800 	.word	0x40023800
 8003ea8:	40020800 	.word	0x40020800

08003eac <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003eac:	b580      	push	{r7, lr}
 8003eae:	b08a      	sub	sp, #40	; 0x28
 8003eb0:	af00      	add	r7, sp, #0
 8003eb2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003eb4:	f107 0314 	add.w	r3, r7, #20
 8003eb8:	2200      	movs	r2, #0
 8003eba:	601a      	str	r2, [r3, #0]
 8003ebc:	605a      	str	r2, [r3, #4]
 8003ebe:	609a      	str	r2, [r3, #8]
 8003ec0:	60da      	str	r2, [r3, #12]
 8003ec2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	4a37      	ldr	r2, [pc, #220]	; (8003fa8 <HAL_TIM_MspPostInit+0xfc>)
 8003eca:	4293      	cmp	r3, r2
 8003ecc:	d11f      	bne.n	8003f0e <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003ece:	2300      	movs	r3, #0
 8003ed0:	613b      	str	r3, [r7, #16]
 8003ed2:	4b36      	ldr	r3, [pc, #216]	; (8003fac <HAL_TIM_MspPostInit+0x100>)
 8003ed4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ed6:	4a35      	ldr	r2, [pc, #212]	; (8003fac <HAL_TIM_MspPostInit+0x100>)
 8003ed8:	f043 0301 	orr.w	r3, r3, #1
 8003edc:	6313      	str	r3, [r2, #48]	; 0x30
 8003ede:	4b33      	ldr	r3, [pc, #204]	; (8003fac <HAL_TIM_MspPostInit+0x100>)
 8003ee0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ee2:	f003 0301 	and.w	r3, r3, #1
 8003ee6:	613b      	str	r3, [r7, #16]
 8003ee8:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = Servo2_PWM_Pin;
 8003eea:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003eee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ef0:	2302      	movs	r3, #2
 8003ef2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ef4:	2300      	movs	r3, #0
 8003ef6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ef8:	2300      	movs	r3, #0
 8003efa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003efc:	2301      	movs	r3, #1
 8003efe:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(Servo2_PWM_GPIO_Port, &GPIO_InitStruct);
 8003f00:	f107 0314 	add.w	r3, r7, #20
 8003f04:	4619      	mov	r1, r3
 8003f06:	482a      	ldr	r0, [pc, #168]	; (8003fb0 <HAL_TIM_MspPostInit+0x104>)
 8003f08:	f002 f832 	bl	8005f70 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8003f0c:	e047      	b.n	8003f9e <HAL_TIM_MspPostInit+0xf2>
  else if(htim->Instance==TIM2)
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003f16:	d11f      	bne.n	8003f58 <HAL_TIM_MspPostInit+0xac>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003f18:	2300      	movs	r3, #0
 8003f1a:	60fb      	str	r3, [r7, #12]
 8003f1c:	4b23      	ldr	r3, [pc, #140]	; (8003fac <HAL_TIM_MspPostInit+0x100>)
 8003f1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f20:	4a22      	ldr	r2, [pc, #136]	; (8003fac <HAL_TIM_MspPostInit+0x100>)
 8003f22:	f043 0301 	orr.w	r3, r3, #1
 8003f26:	6313      	str	r3, [r2, #48]	; 0x30
 8003f28:	4b20      	ldr	r3, [pc, #128]	; (8003fac <HAL_TIM_MspPostInit+0x100>)
 8003f2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f2c:	f003 0301 	and.w	r3, r3, #1
 8003f30:	60fb      	str	r3, [r7, #12]
 8003f32:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = Servo1_PWM_Pin;
 8003f34:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003f38:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f3a:	2302      	movs	r3, #2
 8003f3c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f3e:	2300      	movs	r3, #0
 8003f40:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f42:	2300      	movs	r3, #0
 8003f44:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003f46:	2301      	movs	r3, #1
 8003f48:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(Servo1_PWM_GPIO_Port, &GPIO_InitStruct);
 8003f4a:	f107 0314 	add.w	r3, r7, #20
 8003f4e:	4619      	mov	r1, r3
 8003f50:	4817      	ldr	r0, [pc, #92]	; (8003fb0 <HAL_TIM_MspPostInit+0x104>)
 8003f52:	f002 f80d 	bl	8005f70 <HAL_GPIO_Init>
}
 8003f56:	e022      	b.n	8003f9e <HAL_TIM_MspPostInit+0xf2>
  else if(htim->Instance==TIM3)
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	4a15      	ldr	r2, [pc, #84]	; (8003fb4 <HAL_TIM_MspPostInit+0x108>)
 8003f5e:	4293      	cmp	r3, r2
 8003f60:	d11d      	bne.n	8003f9e <HAL_TIM_MspPostInit+0xf2>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003f62:	2300      	movs	r3, #0
 8003f64:	60bb      	str	r3, [r7, #8]
 8003f66:	4b11      	ldr	r3, [pc, #68]	; (8003fac <HAL_TIM_MspPostInit+0x100>)
 8003f68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f6a:	4a10      	ldr	r2, [pc, #64]	; (8003fac <HAL_TIM_MspPostInit+0x100>)
 8003f6c:	f043 0301 	orr.w	r3, r3, #1
 8003f70:	6313      	str	r3, [r2, #48]	; 0x30
 8003f72:	4b0e      	ldr	r3, [pc, #56]	; (8003fac <HAL_TIM_MspPostInit+0x100>)
 8003f74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f76:	f003 0301 	and.w	r3, r3, #1
 8003f7a:	60bb      	str	r3, [r7, #8]
 8003f7c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = MotorPWM1_Pin|MotorPWM2_Pin;
 8003f7e:	23c0      	movs	r3, #192	; 0xc0
 8003f80:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f82:	2302      	movs	r3, #2
 8003f84:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f86:	2300      	movs	r3, #0
 8003f88:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f8a:	2300      	movs	r3, #0
 8003f8c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003f8e:	2302      	movs	r3, #2
 8003f90:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003f92:	f107 0314 	add.w	r3, r7, #20
 8003f96:	4619      	mov	r1, r3
 8003f98:	4805      	ldr	r0, [pc, #20]	; (8003fb0 <HAL_TIM_MspPostInit+0x104>)
 8003f9a:	f001 ffe9 	bl	8005f70 <HAL_GPIO_Init>
}
 8003f9e:	bf00      	nop
 8003fa0:	3728      	adds	r7, #40	; 0x28
 8003fa2:	46bd      	mov	sp, r7
 8003fa4:	bd80      	pop	{r7, pc}
 8003fa6:	bf00      	nop
 8003fa8:	40010000 	.word	0x40010000
 8003fac:	40023800 	.word	0x40023800
 8003fb0:	40020000 	.word	0x40020000
 8003fb4:	40000400 	.word	0x40000400

08003fb8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003fb8:	b580      	push	{r7, lr}
 8003fba:	b090      	sub	sp, #64	; 0x40
 8003fbc:	af00      	add	r7, sp, #0
 8003fbe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003fc0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003fc4:	2200      	movs	r2, #0
 8003fc6:	601a      	str	r2, [r3, #0]
 8003fc8:	605a      	str	r2, [r3, #4]
 8003fca:	609a      	str	r2, [r3, #8]
 8003fcc:	60da      	str	r2, [r3, #12]
 8003fce:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART5)
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	4a7c      	ldr	r2, [pc, #496]	; (80041c8 <HAL_UART_MspInit+0x210>)
 8003fd6:	4293      	cmp	r3, r2
 8003fd8:	d153      	bne.n	8004082 <HAL_UART_MspInit+0xca>
  {
  /* USER CODE BEGIN UART5_MspInit 0 */

  /* USER CODE END UART5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 8003fda:	2300      	movs	r3, #0
 8003fdc:	62bb      	str	r3, [r7, #40]	; 0x28
 8003fde:	4b7b      	ldr	r3, [pc, #492]	; (80041cc <HAL_UART_MspInit+0x214>)
 8003fe0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fe2:	4a7a      	ldr	r2, [pc, #488]	; (80041cc <HAL_UART_MspInit+0x214>)
 8003fe4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003fe8:	6413      	str	r3, [r2, #64]	; 0x40
 8003fea:	4b78      	ldr	r3, [pc, #480]	; (80041cc <HAL_UART_MspInit+0x214>)
 8003fec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fee:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003ff2:	62bb      	str	r3, [r7, #40]	; 0x28
 8003ff4:	6abb      	ldr	r3, [r7, #40]	; 0x28

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003ff6:	2300      	movs	r3, #0
 8003ff8:	627b      	str	r3, [r7, #36]	; 0x24
 8003ffa:	4b74      	ldr	r3, [pc, #464]	; (80041cc <HAL_UART_MspInit+0x214>)
 8003ffc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ffe:	4a73      	ldr	r2, [pc, #460]	; (80041cc <HAL_UART_MspInit+0x214>)
 8004000:	f043 0304 	orr.w	r3, r3, #4
 8004004:	6313      	str	r3, [r2, #48]	; 0x30
 8004006:	4b71      	ldr	r3, [pc, #452]	; (80041cc <HAL_UART_MspInit+0x214>)
 8004008:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800400a:	f003 0304 	and.w	r3, r3, #4
 800400e:	627b      	str	r3, [r7, #36]	; 0x24
 8004010:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004012:	2300      	movs	r3, #0
 8004014:	623b      	str	r3, [r7, #32]
 8004016:	4b6d      	ldr	r3, [pc, #436]	; (80041cc <HAL_UART_MspInit+0x214>)
 8004018:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800401a:	4a6c      	ldr	r2, [pc, #432]	; (80041cc <HAL_UART_MspInit+0x214>)
 800401c:	f043 0308 	orr.w	r3, r3, #8
 8004020:	6313      	str	r3, [r2, #48]	; 0x30
 8004022:	4b6a      	ldr	r3, [pc, #424]	; (80041cc <HAL_UART_MspInit+0x214>)
 8004024:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004026:	f003 0308 	and.w	r3, r3, #8
 800402a:	623b      	str	r3, [r7, #32]
 800402c:	6a3b      	ldr	r3, [r7, #32]
    /**UART5 GPIO Configuration
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX
    */
    GPIO_InitStruct.Pin = NUCLEO_TX_Pin;
 800402e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004032:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004034:	2302      	movs	r3, #2
 8004036:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004038:	2300      	movs	r3, #0
 800403a:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800403c:	2303      	movs	r3, #3
 800403e:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8004040:	2308      	movs	r3, #8
 8004042:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(NUCLEO_TX_GPIO_Port, &GPIO_InitStruct);
 8004044:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004048:	4619      	mov	r1, r3
 800404a:	4861      	ldr	r0, [pc, #388]	; (80041d0 <HAL_UART_MspInit+0x218>)
 800404c:	f001 ff90 	bl	8005f70 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = NUCLEO_RX_Pin;
 8004050:	2304      	movs	r3, #4
 8004052:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004054:	2302      	movs	r3, #2
 8004056:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004058:	2300      	movs	r3, #0
 800405a:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800405c:	2303      	movs	r3, #3
 800405e:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8004060:	2308      	movs	r3, #8
 8004062:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(NUCLEO_RX_GPIO_Port, &GPIO_InitStruct);
 8004064:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004068:	4619      	mov	r1, r3
 800406a:	485a      	ldr	r0, [pc, #360]	; (80041d4 <HAL_UART_MspInit+0x21c>)
 800406c:	f001 ff80 	bl	8005f70 <HAL_GPIO_Init>

    /* UART5 interrupt Init */
    HAL_NVIC_SetPriority(UART5_IRQn, 0, 0);
 8004070:	2200      	movs	r2, #0
 8004072:	2100      	movs	r1, #0
 8004074:	2035      	movs	r0, #53	; 0x35
 8004076:	f001 f926 	bl	80052c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 800407a:	2035      	movs	r0, #53	; 0x35
 800407c:	f001 f93f 	bl	80052fe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8004080:	e09e      	b.n	80041c0 <HAL_UART_MspInit+0x208>
  else if(huart->Instance==USART1)
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	4a54      	ldr	r2, [pc, #336]	; (80041d8 <HAL_UART_MspInit+0x220>)
 8004088:	4293      	cmp	r3, r2
 800408a:	d135      	bne.n	80040f8 <HAL_UART_MspInit+0x140>
    __HAL_RCC_USART1_CLK_ENABLE();
 800408c:	2300      	movs	r3, #0
 800408e:	61fb      	str	r3, [r7, #28]
 8004090:	4b4e      	ldr	r3, [pc, #312]	; (80041cc <HAL_UART_MspInit+0x214>)
 8004092:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004094:	4a4d      	ldr	r2, [pc, #308]	; (80041cc <HAL_UART_MspInit+0x214>)
 8004096:	f043 0310 	orr.w	r3, r3, #16
 800409a:	6453      	str	r3, [r2, #68]	; 0x44
 800409c:	4b4b      	ldr	r3, [pc, #300]	; (80041cc <HAL_UART_MspInit+0x214>)
 800409e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040a0:	f003 0310 	and.w	r3, r3, #16
 80040a4:	61fb      	str	r3, [r7, #28]
 80040a6:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80040a8:	2300      	movs	r3, #0
 80040aa:	61bb      	str	r3, [r7, #24]
 80040ac:	4b47      	ldr	r3, [pc, #284]	; (80041cc <HAL_UART_MspInit+0x214>)
 80040ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040b0:	4a46      	ldr	r2, [pc, #280]	; (80041cc <HAL_UART_MspInit+0x214>)
 80040b2:	f043 0301 	orr.w	r3, r3, #1
 80040b6:	6313      	str	r3, [r2, #48]	; 0x30
 80040b8:	4b44      	ldr	r3, [pc, #272]	; (80041cc <HAL_UART_MspInit+0x214>)
 80040ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040bc:	f003 0301 	and.w	r3, r3, #1
 80040c0:	61bb      	str	r3, [r7, #24]
 80040c2:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = TEL_TX_Pin|TEL_RX_Pin;
 80040c4:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80040c8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80040ca:	2302      	movs	r3, #2
 80040cc:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040ce:	2300      	movs	r3, #0
 80040d0:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80040d2:	2303      	movs	r3, #3
 80040d4:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80040d6:	2307      	movs	r3, #7
 80040d8:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80040da:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80040de:	4619      	mov	r1, r3
 80040e0:	483e      	ldr	r0, [pc, #248]	; (80041dc <HAL_UART_MspInit+0x224>)
 80040e2:	f001 ff45 	bl	8005f70 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80040e6:	2200      	movs	r2, #0
 80040e8:	2100      	movs	r1, #0
 80040ea:	2025      	movs	r0, #37	; 0x25
 80040ec:	f001 f8eb 	bl	80052c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80040f0:	2025      	movs	r0, #37	; 0x25
 80040f2:	f001 f904 	bl	80052fe <HAL_NVIC_EnableIRQ>
}
 80040f6:	e063      	b.n	80041c0 <HAL_UART_MspInit+0x208>
  else if(huart->Instance==USART2)
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	4a38      	ldr	r2, [pc, #224]	; (80041e0 <HAL_UART_MspInit+0x228>)
 80040fe:	4293      	cmp	r3, r2
 8004100:	d12c      	bne.n	800415c <HAL_UART_MspInit+0x1a4>
    __HAL_RCC_USART2_CLK_ENABLE();
 8004102:	2300      	movs	r3, #0
 8004104:	617b      	str	r3, [r7, #20]
 8004106:	4b31      	ldr	r3, [pc, #196]	; (80041cc <HAL_UART_MspInit+0x214>)
 8004108:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800410a:	4a30      	ldr	r2, [pc, #192]	; (80041cc <HAL_UART_MspInit+0x214>)
 800410c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004110:	6413      	str	r3, [r2, #64]	; 0x40
 8004112:	4b2e      	ldr	r3, [pc, #184]	; (80041cc <HAL_UART_MspInit+0x214>)
 8004114:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004116:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800411a:	617b      	str	r3, [r7, #20]
 800411c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800411e:	2300      	movs	r3, #0
 8004120:	613b      	str	r3, [r7, #16]
 8004122:	4b2a      	ldr	r3, [pc, #168]	; (80041cc <HAL_UART_MspInit+0x214>)
 8004124:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004126:	4a29      	ldr	r2, [pc, #164]	; (80041cc <HAL_UART_MspInit+0x214>)
 8004128:	f043 0301 	orr.w	r3, r3, #1
 800412c:	6313      	str	r3, [r2, #48]	; 0x30
 800412e:	4b27      	ldr	r3, [pc, #156]	; (80041cc <HAL_UART_MspInit+0x214>)
 8004130:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004132:	f003 0301 	and.w	r3, r3, #1
 8004136:	613b      	str	r3, [r7, #16]
 8004138:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = STLINK_TX_Pin|STLINK_RX_Pin;
 800413a:	230c      	movs	r3, #12
 800413c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800413e:	2302      	movs	r3, #2
 8004140:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004142:	2300      	movs	r3, #0
 8004144:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004146:	2303      	movs	r3, #3
 8004148:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800414a:	2307      	movs	r3, #7
 800414c:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800414e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004152:	4619      	mov	r1, r3
 8004154:	4821      	ldr	r0, [pc, #132]	; (80041dc <HAL_UART_MspInit+0x224>)
 8004156:	f001 ff0b 	bl	8005f70 <HAL_GPIO_Init>
}
 800415a:	e031      	b.n	80041c0 <HAL_UART_MspInit+0x208>
  else if(huart->Instance==USART3)
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	4a20      	ldr	r2, [pc, #128]	; (80041e4 <HAL_UART_MspInit+0x22c>)
 8004162:	4293      	cmp	r3, r2
 8004164:	d12c      	bne.n	80041c0 <HAL_UART_MspInit+0x208>
    __HAL_RCC_USART3_CLK_ENABLE();
 8004166:	2300      	movs	r3, #0
 8004168:	60fb      	str	r3, [r7, #12]
 800416a:	4b18      	ldr	r3, [pc, #96]	; (80041cc <HAL_UART_MspInit+0x214>)
 800416c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800416e:	4a17      	ldr	r2, [pc, #92]	; (80041cc <HAL_UART_MspInit+0x214>)
 8004170:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004174:	6413      	str	r3, [r2, #64]	; 0x40
 8004176:	4b15      	ldr	r3, [pc, #84]	; (80041cc <HAL_UART_MspInit+0x214>)
 8004178:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800417a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800417e:	60fb      	str	r3, [r7, #12]
 8004180:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004182:	2300      	movs	r3, #0
 8004184:	60bb      	str	r3, [r7, #8]
 8004186:	4b11      	ldr	r3, [pc, #68]	; (80041cc <HAL_UART_MspInit+0x214>)
 8004188:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800418a:	4a10      	ldr	r2, [pc, #64]	; (80041cc <HAL_UART_MspInit+0x214>)
 800418c:	f043 0304 	orr.w	r3, r3, #4
 8004190:	6313      	str	r3, [r2, #48]	; 0x30
 8004192:	4b0e      	ldr	r3, [pc, #56]	; (80041cc <HAL_UART_MspInit+0x214>)
 8004194:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004196:	f003 0304 	and.w	r3, r3, #4
 800419a:	60bb      	str	r3, [r7, #8]
 800419c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = TB_TX_Pin|TB_RX_Pin;
 800419e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80041a2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80041a4:	2302      	movs	r3, #2
 80041a6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041a8:	2300      	movs	r3, #0
 80041aa:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80041ac:	2303      	movs	r3, #3
 80041ae:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80041b0:	2307      	movs	r3, #7
 80041b2:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80041b4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80041b8:	4619      	mov	r1, r3
 80041ba:	4805      	ldr	r0, [pc, #20]	; (80041d0 <HAL_UART_MspInit+0x218>)
 80041bc:	f001 fed8 	bl	8005f70 <HAL_GPIO_Init>
}
 80041c0:	bf00      	nop
 80041c2:	3740      	adds	r7, #64	; 0x40
 80041c4:	46bd      	mov	sp, r7
 80041c6:	bd80      	pop	{r7, pc}
 80041c8:	40005000 	.word	0x40005000
 80041cc:	40023800 	.word	0x40023800
 80041d0:	40020800 	.word	0x40020800
 80041d4:	40020c00 	.word	0x40020c00
 80041d8:	40011000 	.word	0x40011000
 80041dc:	40020000 	.word	0x40020000
 80041e0:	40004400 	.word	0x40004400
 80041e4:	40004800 	.word	0x40004800

080041e8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80041e8:	b480      	push	{r7}
 80041ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80041ec:	e7fe      	b.n	80041ec <NMI_Handler+0x4>

080041ee <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80041ee:	b480      	push	{r7}
 80041f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80041f2:	e7fe      	b.n	80041f2 <HardFault_Handler+0x4>

080041f4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80041f4:	b480      	push	{r7}
 80041f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80041f8:	e7fe      	b.n	80041f8 <MemManage_Handler+0x4>

080041fa <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80041fa:	b480      	push	{r7}
 80041fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80041fe:	e7fe      	b.n	80041fe <BusFault_Handler+0x4>

08004200 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004200:	b480      	push	{r7}
 8004202:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004204:	e7fe      	b.n	8004204 <UsageFault_Handler+0x4>

08004206 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004206:	b480      	push	{r7}
 8004208:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800420a:	bf00      	nop
 800420c:	46bd      	mov	sp, r7
 800420e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004212:	4770      	bx	lr

08004214 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004214:	b480      	push	{r7}
 8004216:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004218:	bf00      	nop
 800421a:	46bd      	mov	sp, r7
 800421c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004220:	4770      	bx	lr

08004222 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004222:	b480      	push	{r7}
 8004224:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004226:	bf00      	nop
 8004228:	46bd      	mov	sp, r7
 800422a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800422e:	4770      	bx	lr

08004230 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004230:	b580      	push	{r7, lr}
 8004232:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004234:	f000 f98e 	bl	8004554 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004238:	bf00      	nop
 800423a:	bd80      	pop	{r7, pc}

0800423c <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 800423c:	b580      	push	{r7, lr}
 800423e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8004240:	2010      	movs	r0, #16
 8004242:	f002 f875 	bl	8006330 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8004246:	bf00      	nop
 8004248:	bd80      	pop	{r7, pc}
	...

0800424c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800424c:	b580      	push	{r7, lr}
 800424e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8004250:	4802      	ldr	r0, [pc, #8]	; (800425c <TIM2_IRQHandler+0x10>)
 8004252:	f003 fc3f 	bl	8007ad4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8004256:	bf00      	nop
 8004258:	bd80      	pop	{r7, pc}
 800425a:	bf00      	nop
 800425c:	20000684 	.word	0x20000684

08004260 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8004260:	b580      	push	{r7, lr}
 8004262:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8004264:	4802      	ldr	r0, [pc, #8]	; (8004270 <USART1_IRQHandler+0x10>)
 8004266:	f004 ff57 	bl	8009118 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800426a:	bf00      	nop
 800426c:	bd80      	pop	{r7, pc}
 800426e:	bf00      	nop
 8004270:	20000890 	.word	0x20000890

08004274 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8004274:	b580      	push	{r7, lr}
 8004276:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(On_Board_Button_Pin);
 8004278:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800427c:	f002 f858 	bl	8006330 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8004280:	bf00      	nop
 8004282:	bd80      	pop	{r7, pc}

08004284 <DMA1_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA1 stream7 global interrupt.
  */
void DMA1_Stream7_IRQHandler(void)
{
 8004284:	b580      	push	{r7, lr}
 8004286:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream7_IRQn 0 */

  /* USER CODE END DMA1_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim4_ch3);
 8004288:	4802      	ldr	r0, [pc, #8]	; (8004294 <DMA1_Stream7_IRQHandler+0x10>)
 800428a:	f001 f9f9 	bl	8005680 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream7_IRQn 1 */

  /* USER CODE END DMA1_Stream7_IRQn 1 */
}
 800428e:	bf00      	nop
 8004290:	bd80      	pop	{r7, pc}
 8004292:	bf00      	nop
 8004294:	200007ec 	.word	0x200007ec

08004298 <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 8004298:	b580      	push	{r7, lr}
 800429a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 800429c:	4802      	ldr	r0, [pc, #8]	; (80042a8 <UART5_IRQHandler+0x10>)
 800429e:	f004 ff3b 	bl	8009118 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 80042a2:	bf00      	nop
 80042a4:	bd80      	pop	{r7, pc}
 80042a6:	bf00      	nop
 80042a8:	2000084c 	.word	0x2000084c

080042ac <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80042ac:	b480      	push	{r7}
 80042ae:	af00      	add	r7, sp, #0
	return 1;
 80042b0:	2301      	movs	r3, #1
}
 80042b2:	4618      	mov	r0, r3
 80042b4:	46bd      	mov	sp, r7
 80042b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ba:	4770      	bx	lr

080042bc <_kill>:

int _kill(int pid, int sig)
{
 80042bc:	b580      	push	{r7, lr}
 80042be:	b082      	sub	sp, #8
 80042c0:	af00      	add	r7, sp, #0
 80042c2:	6078      	str	r0, [r7, #4]
 80042c4:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80042c6:	f005 fe8f 	bl	8009fe8 <__errno>
 80042ca:	4603      	mov	r3, r0
 80042cc:	2216      	movs	r2, #22
 80042ce:	601a      	str	r2, [r3, #0]
	return -1;
 80042d0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80042d4:	4618      	mov	r0, r3
 80042d6:	3708      	adds	r7, #8
 80042d8:	46bd      	mov	sp, r7
 80042da:	bd80      	pop	{r7, pc}

080042dc <_exit>:

void _exit (int status)
{
 80042dc:	b580      	push	{r7, lr}
 80042de:	b082      	sub	sp, #8
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80042e4:	f04f 31ff 	mov.w	r1, #4294967295
 80042e8:	6878      	ldr	r0, [r7, #4]
 80042ea:	f7ff ffe7 	bl	80042bc <_kill>
	while (1) {}		/* Make sure we hang here */
 80042ee:	e7fe      	b.n	80042ee <_exit+0x12>

080042f0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80042f0:	b580      	push	{r7, lr}
 80042f2:	b086      	sub	sp, #24
 80042f4:	af00      	add	r7, sp, #0
 80042f6:	60f8      	str	r0, [r7, #12]
 80042f8:	60b9      	str	r1, [r7, #8]
 80042fa:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80042fc:	2300      	movs	r3, #0
 80042fe:	617b      	str	r3, [r7, #20]
 8004300:	e00a      	b.n	8004318 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8004302:	f3af 8000 	nop.w
 8004306:	4601      	mov	r1, r0
 8004308:	68bb      	ldr	r3, [r7, #8]
 800430a:	1c5a      	adds	r2, r3, #1
 800430c:	60ba      	str	r2, [r7, #8]
 800430e:	b2ca      	uxtb	r2, r1
 8004310:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004312:	697b      	ldr	r3, [r7, #20]
 8004314:	3301      	adds	r3, #1
 8004316:	617b      	str	r3, [r7, #20]
 8004318:	697a      	ldr	r2, [r7, #20]
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	429a      	cmp	r2, r3
 800431e:	dbf0      	blt.n	8004302 <_read+0x12>
	}

return len;
 8004320:	687b      	ldr	r3, [r7, #4]
}
 8004322:	4618      	mov	r0, r3
 8004324:	3718      	adds	r7, #24
 8004326:	46bd      	mov	sp, r7
 8004328:	bd80      	pop	{r7, pc}

0800432a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800432a:	b580      	push	{r7, lr}
 800432c:	b086      	sub	sp, #24
 800432e:	af00      	add	r7, sp, #0
 8004330:	60f8      	str	r0, [r7, #12]
 8004332:	60b9      	str	r1, [r7, #8]
 8004334:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004336:	2300      	movs	r3, #0
 8004338:	617b      	str	r3, [r7, #20]
 800433a:	e009      	b.n	8004350 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800433c:	68bb      	ldr	r3, [r7, #8]
 800433e:	1c5a      	adds	r2, r3, #1
 8004340:	60ba      	str	r2, [r7, #8]
 8004342:	781b      	ldrb	r3, [r3, #0]
 8004344:	4618      	mov	r0, r3
 8004346:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800434a:	697b      	ldr	r3, [r7, #20]
 800434c:	3301      	adds	r3, #1
 800434e:	617b      	str	r3, [r7, #20]
 8004350:	697a      	ldr	r2, [r7, #20]
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	429a      	cmp	r2, r3
 8004356:	dbf1      	blt.n	800433c <_write+0x12>
	}
	return len;
 8004358:	687b      	ldr	r3, [r7, #4]
}
 800435a:	4618      	mov	r0, r3
 800435c:	3718      	adds	r7, #24
 800435e:	46bd      	mov	sp, r7
 8004360:	bd80      	pop	{r7, pc}

08004362 <_close>:

int _close(int file)
{
 8004362:	b480      	push	{r7}
 8004364:	b083      	sub	sp, #12
 8004366:	af00      	add	r7, sp, #0
 8004368:	6078      	str	r0, [r7, #4]
	return -1;
 800436a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800436e:	4618      	mov	r0, r3
 8004370:	370c      	adds	r7, #12
 8004372:	46bd      	mov	sp, r7
 8004374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004378:	4770      	bx	lr

0800437a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800437a:	b480      	push	{r7}
 800437c:	b083      	sub	sp, #12
 800437e:	af00      	add	r7, sp, #0
 8004380:	6078      	str	r0, [r7, #4]
 8004382:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8004384:	683b      	ldr	r3, [r7, #0]
 8004386:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800438a:	605a      	str	r2, [r3, #4]
	return 0;
 800438c:	2300      	movs	r3, #0
}
 800438e:	4618      	mov	r0, r3
 8004390:	370c      	adds	r7, #12
 8004392:	46bd      	mov	sp, r7
 8004394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004398:	4770      	bx	lr

0800439a <_isatty>:

int _isatty(int file)
{
 800439a:	b480      	push	{r7}
 800439c:	b083      	sub	sp, #12
 800439e:	af00      	add	r7, sp, #0
 80043a0:	6078      	str	r0, [r7, #4]
	return 1;
 80043a2:	2301      	movs	r3, #1
}
 80043a4:	4618      	mov	r0, r3
 80043a6:	370c      	adds	r7, #12
 80043a8:	46bd      	mov	sp, r7
 80043aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ae:	4770      	bx	lr

080043b0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80043b0:	b480      	push	{r7}
 80043b2:	b085      	sub	sp, #20
 80043b4:	af00      	add	r7, sp, #0
 80043b6:	60f8      	str	r0, [r7, #12]
 80043b8:	60b9      	str	r1, [r7, #8]
 80043ba:	607a      	str	r2, [r7, #4]
	return 0;
 80043bc:	2300      	movs	r3, #0
}
 80043be:	4618      	mov	r0, r3
 80043c0:	3714      	adds	r7, #20
 80043c2:	46bd      	mov	sp, r7
 80043c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c8:	4770      	bx	lr
	...

080043cc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80043cc:	b580      	push	{r7, lr}
 80043ce:	b086      	sub	sp, #24
 80043d0:	af00      	add	r7, sp, #0
 80043d2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80043d4:	4a14      	ldr	r2, [pc, #80]	; (8004428 <_sbrk+0x5c>)
 80043d6:	4b15      	ldr	r3, [pc, #84]	; (800442c <_sbrk+0x60>)
 80043d8:	1ad3      	subs	r3, r2, r3
 80043da:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80043dc:	697b      	ldr	r3, [r7, #20]
 80043de:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80043e0:	4b13      	ldr	r3, [pc, #76]	; (8004430 <_sbrk+0x64>)
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d102      	bne.n	80043ee <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80043e8:	4b11      	ldr	r3, [pc, #68]	; (8004430 <_sbrk+0x64>)
 80043ea:	4a12      	ldr	r2, [pc, #72]	; (8004434 <_sbrk+0x68>)
 80043ec:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80043ee:	4b10      	ldr	r3, [pc, #64]	; (8004430 <_sbrk+0x64>)
 80043f0:	681a      	ldr	r2, [r3, #0]
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	4413      	add	r3, r2
 80043f6:	693a      	ldr	r2, [r7, #16]
 80043f8:	429a      	cmp	r2, r3
 80043fa:	d207      	bcs.n	800440c <_sbrk+0x40>
  {
    errno = ENOMEM;
 80043fc:	f005 fdf4 	bl	8009fe8 <__errno>
 8004400:	4603      	mov	r3, r0
 8004402:	220c      	movs	r2, #12
 8004404:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004406:	f04f 33ff 	mov.w	r3, #4294967295
 800440a:	e009      	b.n	8004420 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800440c:	4b08      	ldr	r3, [pc, #32]	; (8004430 <_sbrk+0x64>)
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004412:	4b07      	ldr	r3, [pc, #28]	; (8004430 <_sbrk+0x64>)
 8004414:	681a      	ldr	r2, [r3, #0]
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	4413      	add	r3, r2
 800441a:	4a05      	ldr	r2, [pc, #20]	; (8004430 <_sbrk+0x64>)
 800441c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800441e:	68fb      	ldr	r3, [r7, #12]
}
 8004420:	4618      	mov	r0, r3
 8004422:	3718      	adds	r7, #24
 8004424:	46bd      	mov	sp, r7
 8004426:	bd80      	pop	{r7, pc}
 8004428:	20020000 	.word	0x20020000
 800442c:	00000400 	.word	0x00000400
 8004430:	20000970 	.word	0x20000970
 8004434:	200009a8 	.word	0x200009a8

08004438 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004438:	b480      	push	{r7}
 800443a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800443c:	4b06      	ldr	r3, [pc, #24]	; (8004458 <SystemInit+0x20>)
 800443e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004442:	4a05      	ldr	r2, [pc, #20]	; (8004458 <SystemInit+0x20>)
 8004444:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004448:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800444c:	bf00      	nop
 800444e:	46bd      	mov	sp, r7
 8004450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004454:	4770      	bx	lr
 8004456:	bf00      	nop
 8004458:	e000ed00 	.word	0xe000ed00

0800445c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
	  ldr   sp, =_estack      /* set stack pointer */
 800445c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004494 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004460:	480d      	ldr	r0, [pc, #52]	; (8004498 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8004462:	490e      	ldr	r1, [pc, #56]	; (800449c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8004464:	4a0e      	ldr	r2, [pc, #56]	; (80044a0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8004466:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004468:	e002      	b.n	8004470 <LoopCopyDataInit>

0800446a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800446a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800446c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800446e:	3304      	adds	r3, #4

08004470 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004470:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004472:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004474:	d3f9      	bcc.n	800446a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004476:	4a0b      	ldr	r2, [pc, #44]	; (80044a4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8004478:	4c0b      	ldr	r4, [pc, #44]	; (80044a8 <LoopFillZerobss+0x26>)
  movs r3, #0
 800447a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800447c:	e001      	b.n	8004482 <LoopFillZerobss>

0800447e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800447e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004480:	3204      	adds	r2, #4

08004482 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004482:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004484:	d3fb      	bcc.n	800447e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8004486:	f7ff ffd7 	bl	8004438 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800448a:	f005 fdb3 	bl	8009ff4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800448e:	f7fe fbed 	bl	8002c6c <main>
  bx  lr    
 8004492:	4770      	bx	lr
	  ldr   sp, =_estack      /* set stack pointer */
 8004494:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8004498:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800449c:	20000230 	.word	0x20000230
  ldr r2, =_sidata
 80044a0:	0800e988 	.word	0x0800e988
  ldr r2, =_sbss
 80044a4:	20000230 	.word	0x20000230
  ldr r4, =_ebss
 80044a8:	200009a8 	.word	0x200009a8

080044ac <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80044ac:	e7fe      	b.n	80044ac <ADC_IRQHandler>
	...

080044b0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80044b0:	b580      	push	{r7, lr}
 80044b2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80044b4:	4b0e      	ldr	r3, [pc, #56]	; (80044f0 <HAL_Init+0x40>)
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	4a0d      	ldr	r2, [pc, #52]	; (80044f0 <HAL_Init+0x40>)
 80044ba:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80044be:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80044c0:	4b0b      	ldr	r3, [pc, #44]	; (80044f0 <HAL_Init+0x40>)
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	4a0a      	ldr	r2, [pc, #40]	; (80044f0 <HAL_Init+0x40>)
 80044c6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80044ca:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80044cc:	4b08      	ldr	r3, [pc, #32]	; (80044f0 <HAL_Init+0x40>)
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	4a07      	ldr	r2, [pc, #28]	; (80044f0 <HAL_Init+0x40>)
 80044d2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80044d6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80044d8:	2003      	movs	r0, #3
 80044da:	f000 fee9 	bl	80052b0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80044de:	2000      	movs	r0, #0
 80044e0:	f000 f808 	bl	80044f4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80044e4:	f7ff fb20 	bl	8003b28 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80044e8:	2300      	movs	r3, #0
}
 80044ea:	4618      	mov	r0, r3
 80044ec:	bd80      	pop	{r7, pc}
 80044ee:	bf00      	nop
 80044f0:	40023c00 	.word	0x40023c00

080044f4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80044f4:	b580      	push	{r7, lr}
 80044f6:	b082      	sub	sp, #8
 80044f8:	af00      	add	r7, sp, #0
 80044fa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80044fc:	4b12      	ldr	r3, [pc, #72]	; (8004548 <HAL_InitTick+0x54>)
 80044fe:	681a      	ldr	r2, [r3, #0]
 8004500:	4b12      	ldr	r3, [pc, #72]	; (800454c <HAL_InitTick+0x58>)
 8004502:	781b      	ldrb	r3, [r3, #0]
 8004504:	4619      	mov	r1, r3
 8004506:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800450a:	fbb3 f3f1 	udiv	r3, r3, r1
 800450e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004512:	4618      	mov	r0, r3
 8004514:	f000 ff0f 	bl	8005336 <HAL_SYSTICK_Config>
 8004518:	4603      	mov	r3, r0
 800451a:	2b00      	cmp	r3, #0
 800451c:	d001      	beq.n	8004522 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800451e:	2301      	movs	r3, #1
 8004520:	e00e      	b.n	8004540 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	2b0f      	cmp	r3, #15
 8004526:	d80a      	bhi.n	800453e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004528:	2200      	movs	r2, #0
 800452a:	6879      	ldr	r1, [r7, #4]
 800452c:	f04f 30ff 	mov.w	r0, #4294967295
 8004530:	f000 fec9 	bl	80052c6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004534:	4a06      	ldr	r2, [pc, #24]	; (8004550 <HAL_InitTick+0x5c>)
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800453a:	2300      	movs	r3, #0
 800453c:	e000      	b.n	8004540 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800453e:	2301      	movs	r3, #1
}
 8004540:	4618      	mov	r0, r3
 8004542:	3708      	adds	r7, #8
 8004544:	46bd      	mov	sp, r7
 8004546:	bd80      	pop	{r7, pc}
 8004548:	20000054 	.word	0x20000054
 800454c:	2000005c 	.word	0x2000005c
 8004550:	20000058 	.word	0x20000058

08004554 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004554:	b480      	push	{r7}
 8004556:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004558:	4b06      	ldr	r3, [pc, #24]	; (8004574 <HAL_IncTick+0x20>)
 800455a:	781b      	ldrb	r3, [r3, #0]
 800455c:	461a      	mov	r2, r3
 800455e:	4b06      	ldr	r3, [pc, #24]	; (8004578 <HAL_IncTick+0x24>)
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	4413      	add	r3, r2
 8004564:	4a04      	ldr	r2, [pc, #16]	; (8004578 <HAL_IncTick+0x24>)
 8004566:	6013      	str	r3, [r2, #0]
}
 8004568:	bf00      	nop
 800456a:	46bd      	mov	sp, r7
 800456c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004570:	4770      	bx	lr
 8004572:	bf00      	nop
 8004574:	2000005c 	.word	0x2000005c
 8004578:	20000974 	.word	0x20000974

0800457c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800457c:	b480      	push	{r7}
 800457e:	af00      	add	r7, sp, #0
  return uwTick;
 8004580:	4b03      	ldr	r3, [pc, #12]	; (8004590 <HAL_GetTick+0x14>)
 8004582:	681b      	ldr	r3, [r3, #0]
}
 8004584:	4618      	mov	r0, r3
 8004586:	46bd      	mov	sp, r7
 8004588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800458c:	4770      	bx	lr
 800458e:	bf00      	nop
 8004590:	20000974 	.word	0x20000974

08004594 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004594:	b580      	push	{r7, lr}
 8004596:	b084      	sub	sp, #16
 8004598:	af00      	add	r7, sp, #0
 800459a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800459c:	f7ff ffee 	bl	800457c <HAL_GetTick>
 80045a0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045ac:	d005      	beq.n	80045ba <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80045ae:	4b0a      	ldr	r3, [pc, #40]	; (80045d8 <HAL_Delay+0x44>)
 80045b0:	781b      	ldrb	r3, [r3, #0]
 80045b2:	461a      	mov	r2, r3
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	4413      	add	r3, r2
 80045b8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80045ba:	bf00      	nop
 80045bc:	f7ff ffde 	bl	800457c <HAL_GetTick>
 80045c0:	4602      	mov	r2, r0
 80045c2:	68bb      	ldr	r3, [r7, #8]
 80045c4:	1ad3      	subs	r3, r2, r3
 80045c6:	68fa      	ldr	r2, [r7, #12]
 80045c8:	429a      	cmp	r2, r3
 80045ca:	d8f7      	bhi.n	80045bc <HAL_Delay+0x28>
  {
  }
}
 80045cc:	bf00      	nop
 80045ce:	bf00      	nop
 80045d0:	3710      	adds	r7, #16
 80045d2:	46bd      	mov	sp, r7
 80045d4:	bd80      	pop	{r7, pc}
 80045d6:	bf00      	nop
 80045d8:	2000005c 	.word	0x2000005c

080045dc <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80045dc:	b580      	push	{r7, lr}
 80045de:	b084      	sub	sp, #16
 80045e0:	af00      	add	r7, sp, #0
 80045e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80045e4:	2300      	movs	r3, #0
 80045e6:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d101      	bne.n	80045f2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80045ee:	2301      	movs	r3, #1
 80045f0:	e033      	b.n	800465a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d109      	bne.n	800460e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80045fa:	6878      	ldr	r0, [r7, #4]
 80045fc:	f7ff fabc 	bl	8003b78 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	2200      	movs	r2, #0
 8004604:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	2200      	movs	r2, #0
 800460a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004612:	f003 0310 	and.w	r3, r3, #16
 8004616:	2b00      	cmp	r3, #0
 8004618:	d118      	bne.n	800464c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800461e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8004622:	f023 0302 	bic.w	r3, r3, #2
 8004626:	f043 0202 	orr.w	r2, r3, #2
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800462e:	6878      	ldr	r0, [r7, #4]
 8004630:	f000 fab4 	bl	8004b9c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	2200      	movs	r2, #0
 8004638:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800463e:	f023 0303 	bic.w	r3, r3, #3
 8004642:	f043 0201 	orr.w	r2, r3, #1
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	641a      	str	r2, [r3, #64]	; 0x40
 800464a:	e001      	b.n	8004650 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800464c:	2301      	movs	r3, #1
 800464e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	2200      	movs	r2, #0
 8004654:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8004658:	7bfb      	ldrb	r3, [r7, #15]
}
 800465a:	4618      	mov	r0, r3
 800465c:	3710      	adds	r7, #16
 800465e:	46bd      	mov	sp, r7
 8004660:	bd80      	pop	{r7, pc}
	...

08004664 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8004664:	b480      	push	{r7}
 8004666:	b085      	sub	sp, #20
 8004668:	af00      	add	r7, sp, #0
 800466a:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 800466c:	2300      	movs	r3, #0
 800466e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004676:	2b01      	cmp	r3, #1
 8004678:	d101      	bne.n	800467e <HAL_ADC_Start+0x1a>
 800467a:	2302      	movs	r3, #2
 800467c:	e0b2      	b.n	80047e4 <HAL_ADC_Start+0x180>
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	2201      	movs	r2, #1
 8004682:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	689b      	ldr	r3, [r3, #8]
 800468c:	f003 0301 	and.w	r3, r3, #1
 8004690:	2b01      	cmp	r3, #1
 8004692:	d018      	beq.n	80046c6 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	689a      	ldr	r2, [r3, #8]
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	f042 0201 	orr.w	r2, r2, #1
 80046a2:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80046a4:	4b52      	ldr	r3, [pc, #328]	; (80047f0 <HAL_ADC_Start+0x18c>)
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	4a52      	ldr	r2, [pc, #328]	; (80047f4 <HAL_ADC_Start+0x190>)
 80046aa:	fba2 2303 	umull	r2, r3, r2, r3
 80046ae:	0c9a      	lsrs	r2, r3, #18
 80046b0:	4613      	mov	r3, r2
 80046b2:	005b      	lsls	r3, r3, #1
 80046b4:	4413      	add	r3, r2
 80046b6:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80046b8:	e002      	b.n	80046c0 <HAL_ADC_Start+0x5c>
    {
      counter--;
 80046ba:	68bb      	ldr	r3, [r7, #8]
 80046bc:	3b01      	subs	r3, #1
 80046be:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80046c0:	68bb      	ldr	r3, [r7, #8]
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d1f9      	bne.n	80046ba <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	689b      	ldr	r3, [r3, #8]
 80046cc:	f003 0301 	and.w	r3, r3, #1
 80046d0:	2b01      	cmp	r3, #1
 80046d2:	d17a      	bne.n	80047ca <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046d8:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80046dc:	f023 0301 	bic.w	r3, r3, #1
 80046e0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	685b      	ldr	r3, [r3, #4]
 80046ee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d007      	beq.n	8004706 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046fa:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80046fe:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800470a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800470e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004712:	d106      	bne.n	8004722 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004718:	f023 0206 	bic.w	r2, r3, #6
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	645a      	str	r2, [r3, #68]	; 0x44
 8004720:	e002      	b.n	8004728 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	2200      	movs	r2, #0
 8004726:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	2200      	movs	r2, #0
 800472c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004730:	4b31      	ldr	r3, [pc, #196]	; (80047f8 <HAL_ADC_Start+0x194>)
 8004732:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800473c:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	685b      	ldr	r3, [r3, #4]
 8004742:	f003 031f 	and.w	r3, r3, #31
 8004746:	2b00      	cmp	r3, #0
 8004748:	d12a      	bne.n	80047a0 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	4a2b      	ldr	r2, [pc, #172]	; (80047fc <HAL_ADC_Start+0x198>)
 8004750:	4293      	cmp	r3, r2
 8004752:	d015      	beq.n	8004780 <HAL_ADC_Start+0x11c>
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	4a29      	ldr	r2, [pc, #164]	; (8004800 <HAL_ADC_Start+0x19c>)
 800475a:	4293      	cmp	r3, r2
 800475c:	d105      	bne.n	800476a <HAL_ADC_Start+0x106>
 800475e:	4b26      	ldr	r3, [pc, #152]	; (80047f8 <HAL_ADC_Start+0x194>)
 8004760:	685b      	ldr	r3, [r3, #4]
 8004762:	f003 031f 	and.w	r3, r3, #31
 8004766:	2b00      	cmp	r3, #0
 8004768:	d00a      	beq.n	8004780 <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	4a25      	ldr	r2, [pc, #148]	; (8004804 <HAL_ADC_Start+0x1a0>)
 8004770:	4293      	cmp	r3, r2
 8004772:	d136      	bne.n	80047e2 <HAL_ADC_Start+0x17e>
 8004774:	4b20      	ldr	r3, [pc, #128]	; (80047f8 <HAL_ADC_Start+0x194>)
 8004776:	685b      	ldr	r3, [r3, #4]
 8004778:	f003 0310 	and.w	r3, r3, #16
 800477c:	2b00      	cmp	r3, #0
 800477e:	d130      	bne.n	80047e2 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	689b      	ldr	r3, [r3, #8]
 8004786:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800478a:	2b00      	cmp	r3, #0
 800478c:	d129      	bne.n	80047e2 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	689a      	ldr	r2, [r3, #8]
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800479c:	609a      	str	r2, [r3, #8]
 800479e:	e020      	b.n	80047e2 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	4a15      	ldr	r2, [pc, #84]	; (80047fc <HAL_ADC_Start+0x198>)
 80047a6:	4293      	cmp	r3, r2
 80047a8:	d11b      	bne.n	80047e2 <HAL_ADC_Start+0x17e>
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	689b      	ldr	r3, [r3, #8]
 80047b0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d114      	bne.n	80047e2 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	689a      	ldr	r2, [r3, #8]
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80047c6:	609a      	str	r2, [r3, #8]
 80047c8:	e00b      	b.n	80047e2 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047ce:	f043 0210 	orr.w	r2, r3, #16
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047da:	f043 0201 	orr.w	r2, r3, #1
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 80047e2:	2300      	movs	r3, #0
}
 80047e4:	4618      	mov	r0, r3
 80047e6:	3714      	adds	r7, #20
 80047e8:	46bd      	mov	sp, r7
 80047ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ee:	4770      	bx	lr
 80047f0:	20000054 	.word	0x20000054
 80047f4:	431bde83 	.word	0x431bde83
 80047f8:	40012300 	.word	0x40012300
 80047fc:	40012000 	.word	0x40012000
 8004800:	40012100 	.word	0x40012100
 8004804:	40012200 	.word	0x40012200

08004808 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8004808:	b580      	push	{r7, lr}
 800480a:	b084      	sub	sp, #16
 800480c:	af00      	add	r7, sp, #0
 800480e:	6078      	str	r0, [r7, #4]
 8004810:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8004812:	2300      	movs	r3, #0
 8004814:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	689b      	ldr	r3, [r3, #8]
 800481c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004820:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004824:	d113      	bne.n	800484e <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	689b      	ldr	r3, [r3, #8]
 800482c:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8004830:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004834:	d10b      	bne.n	800484e <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800483a:	f043 0220 	orr.w	r2, r3, #32
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	2200      	movs	r2, #0
 8004846:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 800484a:	2301      	movs	r3, #1
 800484c:	e063      	b.n	8004916 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 800484e:	f7ff fe95 	bl	800457c <HAL_GetTick>
 8004852:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8004854:	e021      	b.n	800489a <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8004856:	683b      	ldr	r3, [r7, #0]
 8004858:	f1b3 3fff 	cmp.w	r3, #4294967295
 800485c:	d01d      	beq.n	800489a <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 800485e:	683b      	ldr	r3, [r7, #0]
 8004860:	2b00      	cmp	r3, #0
 8004862:	d007      	beq.n	8004874 <HAL_ADC_PollForConversion+0x6c>
 8004864:	f7ff fe8a 	bl	800457c <HAL_GetTick>
 8004868:	4602      	mov	r2, r0
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	1ad3      	subs	r3, r2, r3
 800486e:	683a      	ldr	r2, [r7, #0]
 8004870:	429a      	cmp	r2, r3
 8004872:	d212      	bcs.n	800489a <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	f003 0302 	and.w	r3, r3, #2
 800487e:	2b02      	cmp	r3, #2
 8004880:	d00b      	beq.n	800489a <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004886:	f043 0204 	orr.w	r2, r3, #4
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	2200      	movs	r2, #0
 8004892:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 8004896:	2303      	movs	r3, #3
 8004898:	e03d      	b.n	8004916 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	f003 0302 	and.w	r3, r3, #2
 80048a4:	2b02      	cmp	r3, #2
 80048a6:	d1d6      	bne.n	8004856 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	f06f 0212 	mvn.w	r2, #18
 80048b0:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048b6:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	689b      	ldr	r3, [r3, #8]
 80048c4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d123      	bne.n	8004914 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d11f      	bne.n	8004914 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048da:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d006      	beq.n	80048f0 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	689b      	ldr	r3, [r3, #8]
 80048e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d111      	bne.n	8004914 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048f4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004900:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004904:	2b00      	cmp	r3, #0
 8004906:	d105      	bne.n	8004914 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800490c:	f043 0201 	orr.w	r2, r3, #1
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8004914:	2300      	movs	r3, #0
}
 8004916:	4618      	mov	r0, r3
 8004918:	3710      	adds	r7, #16
 800491a:	46bd      	mov	sp, r7
 800491c:	bd80      	pop	{r7, pc}

0800491e <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 800491e:	b480      	push	{r7}
 8004920:	b083      	sub	sp, #12
 8004922:	af00      	add	r7, sp, #0
 8004924:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 800492c:	4618      	mov	r0, r3
 800492e:	370c      	adds	r7, #12
 8004930:	46bd      	mov	sp, r7
 8004932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004936:	4770      	bx	lr

08004938 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8004938:	b480      	push	{r7}
 800493a:	b085      	sub	sp, #20
 800493c:	af00      	add	r7, sp, #0
 800493e:	6078      	str	r0, [r7, #4]
 8004940:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8004942:	2300      	movs	r3, #0
 8004944:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800494c:	2b01      	cmp	r3, #1
 800494e:	d101      	bne.n	8004954 <HAL_ADC_ConfigChannel+0x1c>
 8004950:	2302      	movs	r3, #2
 8004952:	e113      	b.n	8004b7c <HAL_ADC_ConfigChannel+0x244>
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	2201      	movs	r2, #1
 8004958:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800495c:	683b      	ldr	r3, [r7, #0]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	2b09      	cmp	r3, #9
 8004962:	d925      	bls.n	80049b0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	68d9      	ldr	r1, [r3, #12]
 800496a:	683b      	ldr	r3, [r7, #0]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	b29b      	uxth	r3, r3
 8004970:	461a      	mov	r2, r3
 8004972:	4613      	mov	r3, r2
 8004974:	005b      	lsls	r3, r3, #1
 8004976:	4413      	add	r3, r2
 8004978:	3b1e      	subs	r3, #30
 800497a:	2207      	movs	r2, #7
 800497c:	fa02 f303 	lsl.w	r3, r2, r3
 8004980:	43da      	mvns	r2, r3
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	400a      	ands	r2, r1
 8004988:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	68d9      	ldr	r1, [r3, #12]
 8004990:	683b      	ldr	r3, [r7, #0]
 8004992:	689a      	ldr	r2, [r3, #8]
 8004994:	683b      	ldr	r3, [r7, #0]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	b29b      	uxth	r3, r3
 800499a:	4618      	mov	r0, r3
 800499c:	4603      	mov	r3, r0
 800499e:	005b      	lsls	r3, r3, #1
 80049a0:	4403      	add	r3, r0
 80049a2:	3b1e      	subs	r3, #30
 80049a4:	409a      	lsls	r2, r3
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	430a      	orrs	r2, r1
 80049ac:	60da      	str	r2, [r3, #12]
 80049ae:	e022      	b.n	80049f6 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	6919      	ldr	r1, [r3, #16]
 80049b6:	683b      	ldr	r3, [r7, #0]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	b29b      	uxth	r3, r3
 80049bc:	461a      	mov	r2, r3
 80049be:	4613      	mov	r3, r2
 80049c0:	005b      	lsls	r3, r3, #1
 80049c2:	4413      	add	r3, r2
 80049c4:	2207      	movs	r2, #7
 80049c6:	fa02 f303 	lsl.w	r3, r2, r3
 80049ca:	43da      	mvns	r2, r3
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	400a      	ands	r2, r1
 80049d2:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	6919      	ldr	r1, [r3, #16]
 80049da:	683b      	ldr	r3, [r7, #0]
 80049dc:	689a      	ldr	r2, [r3, #8]
 80049de:	683b      	ldr	r3, [r7, #0]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	b29b      	uxth	r3, r3
 80049e4:	4618      	mov	r0, r3
 80049e6:	4603      	mov	r3, r0
 80049e8:	005b      	lsls	r3, r3, #1
 80049ea:	4403      	add	r3, r0
 80049ec:	409a      	lsls	r2, r3
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	430a      	orrs	r2, r1
 80049f4:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80049f6:	683b      	ldr	r3, [r7, #0]
 80049f8:	685b      	ldr	r3, [r3, #4]
 80049fa:	2b06      	cmp	r3, #6
 80049fc:	d824      	bhi.n	8004a48 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004a04:	683b      	ldr	r3, [r7, #0]
 8004a06:	685a      	ldr	r2, [r3, #4]
 8004a08:	4613      	mov	r3, r2
 8004a0a:	009b      	lsls	r3, r3, #2
 8004a0c:	4413      	add	r3, r2
 8004a0e:	3b05      	subs	r3, #5
 8004a10:	221f      	movs	r2, #31
 8004a12:	fa02 f303 	lsl.w	r3, r2, r3
 8004a16:	43da      	mvns	r2, r3
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	400a      	ands	r2, r1
 8004a1e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004a26:	683b      	ldr	r3, [r7, #0]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	b29b      	uxth	r3, r3
 8004a2c:	4618      	mov	r0, r3
 8004a2e:	683b      	ldr	r3, [r7, #0]
 8004a30:	685a      	ldr	r2, [r3, #4]
 8004a32:	4613      	mov	r3, r2
 8004a34:	009b      	lsls	r3, r3, #2
 8004a36:	4413      	add	r3, r2
 8004a38:	3b05      	subs	r3, #5
 8004a3a:	fa00 f203 	lsl.w	r2, r0, r3
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	430a      	orrs	r2, r1
 8004a44:	635a      	str	r2, [r3, #52]	; 0x34
 8004a46:	e04c      	b.n	8004ae2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8004a48:	683b      	ldr	r3, [r7, #0]
 8004a4a:	685b      	ldr	r3, [r3, #4]
 8004a4c:	2b0c      	cmp	r3, #12
 8004a4e:	d824      	bhi.n	8004a9a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004a56:	683b      	ldr	r3, [r7, #0]
 8004a58:	685a      	ldr	r2, [r3, #4]
 8004a5a:	4613      	mov	r3, r2
 8004a5c:	009b      	lsls	r3, r3, #2
 8004a5e:	4413      	add	r3, r2
 8004a60:	3b23      	subs	r3, #35	; 0x23
 8004a62:	221f      	movs	r2, #31
 8004a64:	fa02 f303 	lsl.w	r3, r2, r3
 8004a68:	43da      	mvns	r2, r3
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	400a      	ands	r2, r1
 8004a70:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004a78:	683b      	ldr	r3, [r7, #0]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	b29b      	uxth	r3, r3
 8004a7e:	4618      	mov	r0, r3
 8004a80:	683b      	ldr	r3, [r7, #0]
 8004a82:	685a      	ldr	r2, [r3, #4]
 8004a84:	4613      	mov	r3, r2
 8004a86:	009b      	lsls	r3, r3, #2
 8004a88:	4413      	add	r3, r2
 8004a8a:	3b23      	subs	r3, #35	; 0x23
 8004a8c:	fa00 f203 	lsl.w	r2, r0, r3
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	430a      	orrs	r2, r1
 8004a96:	631a      	str	r2, [r3, #48]	; 0x30
 8004a98:	e023      	b.n	8004ae2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004aa0:	683b      	ldr	r3, [r7, #0]
 8004aa2:	685a      	ldr	r2, [r3, #4]
 8004aa4:	4613      	mov	r3, r2
 8004aa6:	009b      	lsls	r3, r3, #2
 8004aa8:	4413      	add	r3, r2
 8004aaa:	3b41      	subs	r3, #65	; 0x41
 8004aac:	221f      	movs	r2, #31
 8004aae:	fa02 f303 	lsl.w	r3, r2, r3
 8004ab2:	43da      	mvns	r2, r3
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	400a      	ands	r2, r1
 8004aba:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004ac2:	683b      	ldr	r3, [r7, #0]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	b29b      	uxth	r3, r3
 8004ac8:	4618      	mov	r0, r3
 8004aca:	683b      	ldr	r3, [r7, #0]
 8004acc:	685a      	ldr	r2, [r3, #4]
 8004ace:	4613      	mov	r3, r2
 8004ad0:	009b      	lsls	r3, r3, #2
 8004ad2:	4413      	add	r3, r2
 8004ad4:	3b41      	subs	r3, #65	; 0x41
 8004ad6:	fa00 f203 	lsl.w	r2, r0, r3
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	430a      	orrs	r2, r1
 8004ae0:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004ae2:	4b29      	ldr	r3, [pc, #164]	; (8004b88 <HAL_ADC_ConfigChannel+0x250>)
 8004ae4:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	4a28      	ldr	r2, [pc, #160]	; (8004b8c <HAL_ADC_ConfigChannel+0x254>)
 8004aec:	4293      	cmp	r3, r2
 8004aee:	d10f      	bne.n	8004b10 <HAL_ADC_ConfigChannel+0x1d8>
 8004af0:	683b      	ldr	r3, [r7, #0]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	2b12      	cmp	r3, #18
 8004af6:	d10b      	bne.n	8004b10 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	685b      	ldr	r3, [r3, #4]
 8004afc:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	685b      	ldr	r3, [r3, #4]
 8004b08:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	4a1d      	ldr	r2, [pc, #116]	; (8004b8c <HAL_ADC_ConfigChannel+0x254>)
 8004b16:	4293      	cmp	r3, r2
 8004b18:	d12b      	bne.n	8004b72 <HAL_ADC_ConfigChannel+0x23a>
 8004b1a:	683b      	ldr	r3, [r7, #0]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	4a1c      	ldr	r2, [pc, #112]	; (8004b90 <HAL_ADC_ConfigChannel+0x258>)
 8004b20:	4293      	cmp	r3, r2
 8004b22:	d003      	beq.n	8004b2c <HAL_ADC_ConfigChannel+0x1f4>
 8004b24:	683b      	ldr	r3, [r7, #0]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	2b11      	cmp	r3, #17
 8004b2a:	d122      	bne.n	8004b72 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	685b      	ldr	r3, [r3, #4]
 8004b30:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	685b      	ldr	r3, [r3, #4]
 8004b3c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004b44:	683b      	ldr	r3, [r7, #0]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	4a11      	ldr	r2, [pc, #68]	; (8004b90 <HAL_ADC_ConfigChannel+0x258>)
 8004b4a:	4293      	cmp	r3, r2
 8004b4c:	d111      	bne.n	8004b72 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8004b4e:	4b11      	ldr	r3, [pc, #68]	; (8004b94 <HAL_ADC_ConfigChannel+0x25c>)
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	4a11      	ldr	r2, [pc, #68]	; (8004b98 <HAL_ADC_ConfigChannel+0x260>)
 8004b54:	fba2 2303 	umull	r2, r3, r2, r3
 8004b58:	0c9a      	lsrs	r2, r3, #18
 8004b5a:	4613      	mov	r3, r2
 8004b5c:	009b      	lsls	r3, r3, #2
 8004b5e:	4413      	add	r3, r2
 8004b60:	005b      	lsls	r3, r3, #1
 8004b62:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8004b64:	e002      	b.n	8004b6c <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8004b66:	68bb      	ldr	r3, [r7, #8]
 8004b68:	3b01      	subs	r3, #1
 8004b6a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8004b6c:	68bb      	ldr	r3, [r7, #8]
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d1f9      	bne.n	8004b66 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	2200      	movs	r2, #0
 8004b76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8004b7a:	2300      	movs	r3, #0
}
 8004b7c:	4618      	mov	r0, r3
 8004b7e:	3714      	adds	r7, #20
 8004b80:	46bd      	mov	sp, r7
 8004b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b86:	4770      	bx	lr
 8004b88:	40012300 	.word	0x40012300
 8004b8c:	40012000 	.word	0x40012000
 8004b90:	10000012 	.word	0x10000012
 8004b94:	20000054 	.word	0x20000054
 8004b98:	431bde83 	.word	0x431bde83

08004b9c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004b9c:	b480      	push	{r7}
 8004b9e:	b085      	sub	sp, #20
 8004ba0:	af00      	add	r7, sp, #0
 8004ba2:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004ba4:	4b79      	ldr	r3, [pc, #484]	; (8004d8c <ADC_Init+0x1f0>)
 8004ba6:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	685b      	ldr	r3, [r3, #4]
 8004bac:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	685a      	ldr	r2, [r3, #4]
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	685b      	ldr	r3, [r3, #4]
 8004bbc:	431a      	orrs	r2, r3
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	685a      	ldr	r2, [r3, #4]
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004bd0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	6859      	ldr	r1, [r3, #4]
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	691b      	ldr	r3, [r3, #16]
 8004bdc:	021a      	lsls	r2, r3, #8
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	430a      	orrs	r2, r1
 8004be4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	685a      	ldr	r2, [r3, #4]
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8004bf4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	6859      	ldr	r1, [r3, #4]
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	689a      	ldr	r2, [r3, #8]
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	430a      	orrs	r2, r1
 8004c06:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	689a      	ldr	r2, [r3, #8]
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004c16:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	6899      	ldr	r1, [r3, #8]
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	68da      	ldr	r2, [r3, #12]
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	430a      	orrs	r2, r1
 8004c28:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c2e:	4a58      	ldr	r2, [pc, #352]	; (8004d90 <ADC_Init+0x1f4>)
 8004c30:	4293      	cmp	r3, r2
 8004c32:	d022      	beq.n	8004c7a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	689a      	ldr	r2, [r3, #8]
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004c42:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	6899      	ldr	r1, [r3, #8]
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	430a      	orrs	r2, r1
 8004c54:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	689a      	ldr	r2, [r3, #8]
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004c64:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	6899      	ldr	r1, [r3, #8]
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	430a      	orrs	r2, r1
 8004c76:	609a      	str	r2, [r3, #8]
 8004c78:	e00f      	b.n	8004c9a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	689a      	ldr	r2, [r3, #8]
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004c88:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	689a      	ldr	r2, [r3, #8]
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004c98:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	689a      	ldr	r2, [r3, #8]
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	f022 0202 	bic.w	r2, r2, #2
 8004ca8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	6899      	ldr	r1, [r3, #8]
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	7e1b      	ldrb	r3, [r3, #24]
 8004cb4:	005a      	lsls	r2, r3, #1
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	430a      	orrs	r2, r1
 8004cbc:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d01b      	beq.n	8004d00 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	685a      	ldr	r2, [r3, #4]
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004cd6:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	685a      	ldr	r2, [r3, #4]
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8004ce6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	6859      	ldr	r1, [r3, #4]
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cf2:	3b01      	subs	r3, #1
 8004cf4:	035a      	lsls	r2, r3, #13
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	430a      	orrs	r2, r1
 8004cfc:	605a      	str	r2, [r3, #4]
 8004cfe:	e007      	b.n	8004d10 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	685a      	ldr	r2, [r3, #4]
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004d0e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8004d1e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	69db      	ldr	r3, [r3, #28]
 8004d2a:	3b01      	subs	r3, #1
 8004d2c:	051a      	lsls	r2, r3, #20
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	430a      	orrs	r2, r1
 8004d34:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	689a      	ldr	r2, [r3, #8]
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8004d44:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	6899      	ldr	r1, [r3, #8]
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004d52:	025a      	lsls	r2, r3, #9
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	430a      	orrs	r2, r1
 8004d5a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	689a      	ldr	r2, [r3, #8]
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004d6a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	6899      	ldr	r1, [r3, #8]
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	695b      	ldr	r3, [r3, #20]
 8004d76:	029a      	lsls	r2, r3, #10
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	430a      	orrs	r2, r1
 8004d7e:	609a      	str	r2, [r3, #8]
}
 8004d80:	bf00      	nop
 8004d82:	3714      	adds	r7, #20
 8004d84:	46bd      	mov	sp, r7
 8004d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d8a:	4770      	bx	lr
 8004d8c:	40012300 	.word	0x40012300
 8004d90:	0f000001 	.word	0x0f000001

08004d94 <HAL_ADCEx_InjectedConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfigInjected ADC configuration structure for injected channel. 
  * @retval None
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef* hadc, ADC_InjectionConfTypeDef* sConfigInjected)
{
 8004d94:	b480      	push	{r7}
 8004d96:	b085      	sub	sp, #20
 8004d98:	af00      	add	r7, sp, #0
 8004d9a:	6078      	str	r0, [r7, #4]
 8004d9c:	6039      	str	r1, [r7, #0]
  {
    assert_param(IS_ADC_EXT_INJEC_TRIG_EDGE(sConfigInjected->ExternalTrigInjecConvEdge));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004da4:	2b01      	cmp	r3, #1
 8004da6:	d101      	bne.n	8004dac <HAL_ADCEx_InjectedConfigChannel+0x18>
 8004da8:	2302      	movs	r3, #2
 8004daa:	e17e      	b.n	80050aa <HAL_ADCEx_InjectedConfigChannel+0x316>
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	2201      	movs	r2, #1
 8004db0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfigInjected->InjectedChannel > ADC_CHANNEL_9)
 8004db4:	683b      	ldr	r3, [r7, #0]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	2b09      	cmp	r3, #9
 8004dba:	d925      	bls.n	8004e08 <HAL_ADCEx_InjectedConfigChannel+0x74>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfigInjected->InjectedChannel);
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	68d9      	ldr	r1, [r3, #12]
 8004dc2:	683b      	ldr	r3, [r7, #0]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	b29b      	uxth	r3, r3
 8004dc8:	461a      	mov	r2, r3
 8004dca:	4613      	mov	r3, r2
 8004dcc:	005b      	lsls	r3, r3, #1
 8004dce:	4413      	add	r3, r2
 8004dd0:	3b1e      	subs	r3, #30
 8004dd2:	2207      	movs	r2, #7
 8004dd4:	fa02 f303 	lsl.w	r3, r2, r3
 8004dd8:	43da      	mvns	r2, r3
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	400a      	ands	r2, r1
 8004de0:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel);
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	68d9      	ldr	r1, [r3, #12]
 8004de8:	683b      	ldr	r3, [r7, #0]
 8004dea:	689a      	ldr	r2, [r3, #8]
 8004dec:	683b      	ldr	r3, [r7, #0]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	b29b      	uxth	r3, r3
 8004df2:	4618      	mov	r0, r3
 8004df4:	4603      	mov	r3, r0
 8004df6:	005b      	lsls	r3, r3, #1
 8004df8:	4403      	add	r3, r0
 8004dfa:	3b1e      	subs	r3, #30
 8004dfc:	409a      	lsls	r2, r3
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	430a      	orrs	r2, r1
 8004e04:	60da      	str	r2, [r3, #12]
 8004e06:	e022      	b.n	8004e4e <HAL_ADCEx_InjectedConfigChannel+0xba>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfigInjected->InjectedChannel);
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	6919      	ldr	r1, [r3, #16]
 8004e0e:	683b      	ldr	r3, [r7, #0]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	b29b      	uxth	r3, r3
 8004e14:	461a      	mov	r2, r3
 8004e16:	4613      	mov	r3, r2
 8004e18:	005b      	lsls	r3, r3, #1
 8004e1a:	4413      	add	r3, r2
 8004e1c:	2207      	movs	r2, #7
 8004e1e:	fa02 f303 	lsl.w	r3, r2, r3
 8004e22:	43da      	mvns	r2, r3
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	400a      	ands	r2, r1
 8004e2a:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel);
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	6919      	ldr	r1, [r3, #16]
 8004e32:	683b      	ldr	r3, [r7, #0]
 8004e34:	689a      	ldr	r2, [r3, #8]
 8004e36:	683b      	ldr	r3, [r7, #0]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	b29b      	uxth	r3, r3
 8004e3c:	4618      	mov	r0, r3
 8004e3e:	4603      	mov	r3, r0
 8004e40:	005b      	lsls	r3, r3, #1
 8004e42:	4403      	add	r3, r0
 8004e44:	409a      	lsls	r2, r3
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	430a      	orrs	r2, r1
 8004e4c:	611a      	str	r2, [r3, #16]
  }
  
  /*---------------------------- ADCx JSQR Configuration -----------------*/
  hadc->Instance->JSQR &= ~(ADC_JSQR_JL);
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8004e5c:	639a      	str	r2, [r3, #56]	; 0x38
  hadc->Instance->JSQR |=  ADC_SQR1(sConfigInjected->InjectedNbrOfConversion);
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8004e64:	683b      	ldr	r3, [r7, #0]
 8004e66:	691b      	ldr	r3, [r3, #16]
 8004e68:	3b01      	subs	r3, #1
 8004e6a:	051a      	lsls	r2, r3, #20
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	430a      	orrs	r2, r1
 8004e72:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Rank configuration */
  
  /* Clear the old SQx bits for the selected rank */
  hadc->Instance->JSQR &= ~ADC_JSQR(ADC_JSQR_JSQ1, sConfigInjected->InjectedRank,sConfigInjected->InjectedNbrOfConversion);
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8004e7a:	683b      	ldr	r3, [r7, #0]
 8004e7c:	685b      	ldr	r3, [r3, #4]
 8004e7e:	b2da      	uxtb	r2, r3
 8004e80:	683b      	ldr	r3, [r7, #0]
 8004e82:	691b      	ldr	r3, [r3, #16]
 8004e84:	b2db      	uxtb	r3, r3
 8004e86:	1ad3      	subs	r3, r2, r3
 8004e88:	b2db      	uxtb	r3, r3
 8004e8a:	3303      	adds	r3, #3
 8004e8c:	b2db      	uxtb	r3, r3
 8004e8e:	461a      	mov	r2, r3
 8004e90:	4613      	mov	r3, r2
 8004e92:	009b      	lsls	r3, r3, #2
 8004e94:	4413      	add	r3, r2
 8004e96:	221f      	movs	r2, #31
 8004e98:	fa02 f303 	lsl.w	r3, r2, r3
 8004e9c:	43da      	mvns	r2, r3
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	400a      	ands	r2, r1
 8004ea4:	639a      	str	r2, [r3, #56]	; 0x38
   
  /* Set the SQx bits for the selected rank */
  hadc->Instance->JSQR |= ADC_JSQR(sConfigInjected->InjectedChannel, sConfigInjected->InjectedRank,sConfigInjected->InjectedNbrOfConversion);
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8004eac:	683b      	ldr	r3, [r7, #0]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	b29b      	uxth	r3, r3
 8004eb2:	4618      	mov	r0, r3
 8004eb4:	683b      	ldr	r3, [r7, #0]
 8004eb6:	685b      	ldr	r3, [r3, #4]
 8004eb8:	b2da      	uxtb	r2, r3
 8004eba:	683b      	ldr	r3, [r7, #0]
 8004ebc:	691b      	ldr	r3, [r3, #16]
 8004ebe:	b2db      	uxtb	r3, r3
 8004ec0:	1ad3      	subs	r3, r2, r3
 8004ec2:	b2db      	uxtb	r3, r3
 8004ec4:	3303      	adds	r3, #3
 8004ec6:	b2db      	uxtb	r3, r3
 8004ec8:	461a      	mov	r2, r3
 8004eca:	4613      	mov	r3, r2
 8004ecc:	009b      	lsls	r3, r3, #2
 8004ece:	4413      	add	r3, r2
 8004ed0:	fa00 f203 	lsl.w	r2, r0, r3
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	430a      	orrs	r2, r1
 8004eda:	639a      	str	r2, [r3, #56]	; 0x38
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */ 
  if(sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8004edc:	683b      	ldr	r3, [r7, #0]
 8004ede:	699b      	ldr	r3, [r3, #24]
 8004ee0:	4a75      	ldr	r2, [pc, #468]	; (80050b8 <HAL_ADCEx_InjectedConfigChannel+0x324>)
 8004ee2:	4293      	cmp	r3, r2
 8004ee4:	d022      	beq.n	8004f2c <HAL_ADCEx_InjectedConfigChannel+0x198>
  {  
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_JEXTSEL);
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	689a      	ldr	r2, [r3, #8]
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	f422 2270 	bic.w	r2, r2, #983040	; 0xf0000
 8004ef4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |=  sConfigInjected->ExternalTrigInjecConv;
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	6899      	ldr	r1, [r3, #8]
 8004efc:	683b      	ldr	r3, [r7, #0]
 8004efe:	699a      	ldr	r2, [r3, #24]
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	430a      	orrs	r2, r1
 8004f06:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_JEXTEN);
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	689a      	ldr	r2, [r3, #8]
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8004f16:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= sConfigInjected->ExternalTrigInjecConvEdge;
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	6899      	ldr	r1, [r3, #8]
 8004f1e:	683b      	ldr	r3, [r7, #0]
 8004f20:	69da      	ldr	r2, [r3, #28]
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	430a      	orrs	r2, r1
 8004f28:	609a      	str	r2, [r3, #8]
 8004f2a:	e00f      	b.n	8004f4c <HAL_ADCEx_InjectedConfigChannel+0x1b8>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_JEXTSEL);
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	689a      	ldr	r2, [r3, #8]
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	f422 2270 	bic.w	r2, r2, #983040	; 0xf0000
 8004f3a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_JEXTEN);  
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	689a      	ldr	r2, [r3, #8]
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8004f4a:	609a      	str	r2, [r3, #8]
  }
  
  if (sConfigInjected->AutoInjectedConv != DISABLE)
 8004f4c:	683b      	ldr	r3, [r7, #0]
 8004f4e:	7d5b      	ldrb	r3, [r3, #21]
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d008      	beq.n	8004f66 <HAL_ADCEx_InjectedConfigChannel+0x1d2>
  {
    /* Enable the selected ADC automatic injected group conversion */
    hadc->Instance->CR1 |= ADC_CR1_JAUTO;
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	685a      	ldr	r2, [r3, #4]
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004f62:	605a      	str	r2, [r3, #4]
 8004f64:	e007      	b.n	8004f76 <HAL_ADCEx_InjectedConfigChannel+0x1e2>
  }
  else
  {
    /* Disable the selected ADC automatic injected group conversion */
    hadc->Instance->CR1 &= ~(ADC_CR1_JAUTO);
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	685a      	ldr	r2, [r3, #4]
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004f74:	605a      	str	r2, [r3, #4]
  }
  
  if (sConfigInjected->InjectedDiscontinuousConvMode != DISABLE)
 8004f76:	683b      	ldr	r3, [r7, #0]
 8004f78:	7d1b      	ldrb	r3, [r3, #20]
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d008      	beq.n	8004f90 <HAL_ADCEx_InjectedConfigChannel+0x1fc>
  {
    /* Enable the selected ADC injected discontinuous mode */
    hadc->Instance->CR1 |= ADC_CR1_JDISCEN;
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	685a      	ldr	r2, [r3, #4]
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004f8c:	605a      	str	r2, [r3, #4]
 8004f8e:	e007      	b.n	8004fa0 <HAL_ADCEx_InjectedConfigChannel+0x20c>
  }
  else
  {
    /* Disable the selected ADC injected discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_JDISCEN);
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	685a      	ldr	r2, [r3, #4]
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004f9e:	605a      	str	r2, [r3, #4]
  }
  
  switch(sConfigInjected->InjectedRank)
 8004fa0:	683b      	ldr	r3, [r7, #0]
 8004fa2:	685b      	ldr	r3, [r3, #4]
 8004fa4:	2b03      	cmp	r3, #3
 8004fa6:	d02e      	beq.n	8005006 <HAL_ADCEx_InjectedConfigChannel+0x272>
 8004fa8:	2b03      	cmp	r3, #3
 8004faa:	d840      	bhi.n	800502e <HAL_ADCEx_InjectedConfigChannel+0x29a>
 8004fac:	2b01      	cmp	r3, #1
 8004fae:	d002      	beq.n	8004fb6 <HAL_ADCEx_InjectedConfigChannel+0x222>
 8004fb0:	2b02      	cmp	r3, #2
 8004fb2:	d014      	beq.n	8004fde <HAL_ADCEx_InjectedConfigChannel+0x24a>
 8004fb4:	e03b      	b.n	800502e <HAL_ADCEx_InjectedConfigChannel+0x29a>
  {
    case 1U:
      /* Set injected channel 1 offset */
      hadc->Instance->JOFR1 &= ~(ADC_JOFR1_JOFFSET1);
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	695b      	ldr	r3, [r3, #20]
 8004fbc:	687a      	ldr	r2, [r7, #4]
 8004fbe:	6812      	ldr	r2, [r2, #0]
 8004fc0:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8004fc4:	f023 030f 	bic.w	r3, r3, #15
 8004fc8:	6153      	str	r3, [r2, #20]
      hadc->Instance->JOFR1 |= sConfigInjected->InjectedOffset;
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	6959      	ldr	r1, [r3, #20]
 8004fd0:	683b      	ldr	r3, [r7, #0]
 8004fd2:	68da      	ldr	r2, [r3, #12]
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	430a      	orrs	r2, r1
 8004fda:	615a      	str	r2, [r3, #20]
      break;
 8004fdc:	e03b      	b.n	8005056 <HAL_ADCEx_InjectedConfigChannel+0x2c2>
    case 2U:
      /* Set injected channel 2 offset */
      hadc->Instance->JOFR2 &= ~(ADC_JOFR2_JOFFSET2);
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	699b      	ldr	r3, [r3, #24]
 8004fe4:	687a      	ldr	r2, [r7, #4]
 8004fe6:	6812      	ldr	r2, [r2, #0]
 8004fe8:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8004fec:	f023 030f 	bic.w	r3, r3, #15
 8004ff0:	6193      	str	r3, [r2, #24]
      hadc->Instance->JOFR2 |= sConfigInjected->InjectedOffset;
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	6999      	ldr	r1, [r3, #24]
 8004ff8:	683b      	ldr	r3, [r7, #0]
 8004ffa:	68da      	ldr	r2, [r3, #12]
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	430a      	orrs	r2, r1
 8005002:	619a      	str	r2, [r3, #24]
      break;
 8005004:	e027      	b.n	8005056 <HAL_ADCEx_InjectedConfigChannel+0x2c2>
    case 3U:
      /* Set injected channel 3 offset */
      hadc->Instance->JOFR3 &= ~(ADC_JOFR3_JOFFSET3);
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	69db      	ldr	r3, [r3, #28]
 800500c:	687a      	ldr	r2, [r7, #4]
 800500e:	6812      	ldr	r2, [r2, #0]
 8005010:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8005014:	f023 030f 	bic.w	r3, r3, #15
 8005018:	61d3      	str	r3, [r2, #28]
      hadc->Instance->JOFR3 |= sConfigInjected->InjectedOffset;
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	69d9      	ldr	r1, [r3, #28]
 8005020:	683b      	ldr	r3, [r7, #0]
 8005022:	68da      	ldr	r2, [r3, #12]
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	430a      	orrs	r2, r1
 800502a:	61da      	str	r2, [r3, #28]
      break;
 800502c:	e013      	b.n	8005056 <HAL_ADCEx_InjectedConfigChannel+0x2c2>
    default:
      /* Set injected channel 4 offset */
      hadc->Instance->JOFR4 &= ~(ADC_JOFR4_JOFFSET4);
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	6a1b      	ldr	r3, [r3, #32]
 8005034:	687a      	ldr	r2, [r7, #4]
 8005036:	6812      	ldr	r2, [r2, #0]
 8005038:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800503c:	f023 030f 	bic.w	r3, r3, #15
 8005040:	6213      	str	r3, [r2, #32]
      hadc->Instance->JOFR4 |= sConfigInjected->InjectedOffset;
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	6a19      	ldr	r1, [r3, #32]
 8005048:	683b      	ldr	r3, [r7, #0]
 800504a:	68da      	ldr	r2, [r3, #12]
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	430a      	orrs	r2, r1
 8005052:	621a      	str	r2, [r3, #32]
      break;
 8005054:	bf00      	nop
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADC and 1 common */
  /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005056:	4b19      	ldr	r3, [pc, #100]	; (80050bc <HAL_ADCEx_InjectedConfigChannel+0x328>)
 8005058:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT))
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	4a18      	ldr	r2, [pc, #96]	; (80050c0 <HAL_ADCEx_InjectedConfigChannel+0x32c>)
 8005060:	4293      	cmp	r3, r2
 8005062:	d109      	bne.n	8005078 <HAL_ADCEx_InjectedConfigChannel+0x2e4>
 8005064:	683b      	ldr	r3, [r7, #0]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	2b12      	cmp	r3, #18
 800506a:	d105      	bne.n	8005078 <HAL_ADCEx_InjectedConfigChannel+0x2e4>
  {
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	685b      	ldr	r3, [r3, #4]
 8005070:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) || (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)))
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	4a10      	ldr	r2, [pc, #64]	; (80050c0 <HAL_ADCEx_InjectedConfigChannel+0x32c>)
 800507e:	4293      	cmp	r3, r2
 8005080:	d10e      	bne.n	80050a0 <HAL_ADCEx_InjectedConfigChannel+0x30c>
 8005082:	683b      	ldr	r3, [r7, #0]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	4a0f      	ldr	r2, [pc, #60]	; (80050c4 <HAL_ADCEx_InjectedConfigChannel+0x330>)
 8005088:	4293      	cmp	r3, r2
 800508a:	d003      	beq.n	8005094 <HAL_ADCEx_InjectedConfigChannel+0x300>
 800508c:	683b      	ldr	r3, [r7, #0]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	2b11      	cmp	r3, #17
 8005092:	d105      	bne.n	80050a0 <HAL_ADCEx_InjectedConfigChannel+0x30c>
  {
    /* Enable the TSVREFE channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	685b      	ldr	r3, [r3, #4]
 8005098:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	605a      	str	r2, [r3, #4]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	2200      	movs	r2, #0
 80050a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80050a8:	2300      	movs	r3, #0
}
 80050aa:	4618      	mov	r0, r3
 80050ac:	3714      	adds	r7, #20
 80050ae:	46bd      	mov	sp, r7
 80050b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050b4:	4770      	bx	lr
 80050b6:	bf00      	nop
 80050b8:	000f0001 	.word	0x000f0001
 80050bc:	40012300 	.word	0x40012300
 80050c0:	40012000 	.word	0x40012000
 80050c4:	10000012 	.word	0x10000012

080050c8 <__NVIC_SetPriorityGrouping>:
{
 80050c8:	b480      	push	{r7}
 80050ca:	b085      	sub	sp, #20
 80050cc:	af00      	add	r7, sp, #0
 80050ce:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	f003 0307 	and.w	r3, r3, #7
 80050d6:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80050d8:	4b0c      	ldr	r3, [pc, #48]	; (800510c <__NVIC_SetPriorityGrouping+0x44>)
 80050da:	68db      	ldr	r3, [r3, #12]
 80050dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80050de:	68ba      	ldr	r2, [r7, #8]
 80050e0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80050e4:	4013      	ands	r3, r2
 80050e6:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80050ec:	68bb      	ldr	r3, [r7, #8]
 80050ee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80050f0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80050f4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80050f8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80050fa:	4a04      	ldr	r2, [pc, #16]	; (800510c <__NVIC_SetPriorityGrouping+0x44>)
 80050fc:	68bb      	ldr	r3, [r7, #8]
 80050fe:	60d3      	str	r3, [r2, #12]
}
 8005100:	bf00      	nop
 8005102:	3714      	adds	r7, #20
 8005104:	46bd      	mov	sp, r7
 8005106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800510a:	4770      	bx	lr
 800510c:	e000ed00 	.word	0xe000ed00

08005110 <__NVIC_GetPriorityGrouping>:
{
 8005110:	b480      	push	{r7}
 8005112:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005114:	4b04      	ldr	r3, [pc, #16]	; (8005128 <__NVIC_GetPriorityGrouping+0x18>)
 8005116:	68db      	ldr	r3, [r3, #12]
 8005118:	0a1b      	lsrs	r3, r3, #8
 800511a:	f003 0307 	and.w	r3, r3, #7
}
 800511e:	4618      	mov	r0, r3
 8005120:	46bd      	mov	sp, r7
 8005122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005126:	4770      	bx	lr
 8005128:	e000ed00 	.word	0xe000ed00

0800512c <__NVIC_EnableIRQ>:
{
 800512c:	b480      	push	{r7}
 800512e:	b083      	sub	sp, #12
 8005130:	af00      	add	r7, sp, #0
 8005132:	4603      	mov	r3, r0
 8005134:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005136:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800513a:	2b00      	cmp	r3, #0
 800513c:	db0b      	blt.n	8005156 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800513e:	79fb      	ldrb	r3, [r7, #7]
 8005140:	f003 021f 	and.w	r2, r3, #31
 8005144:	4907      	ldr	r1, [pc, #28]	; (8005164 <__NVIC_EnableIRQ+0x38>)
 8005146:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800514a:	095b      	lsrs	r3, r3, #5
 800514c:	2001      	movs	r0, #1
 800514e:	fa00 f202 	lsl.w	r2, r0, r2
 8005152:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8005156:	bf00      	nop
 8005158:	370c      	adds	r7, #12
 800515a:	46bd      	mov	sp, r7
 800515c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005160:	4770      	bx	lr
 8005162:	bf00      	nop
 8005164:	e000e100 	.word	0xe000e100

08005168 <__NVIC_DisableIRQ>:
{
 8005168:	b480      	push	{r7}
 800516a:	b083      	sub	sp, #12
 800516c:	af00      	add	r7, sp, #0
 800516e:	4603      	mov	r3, r0
 8005170:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005172:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005176:	2b00      	cmp	r3, #0
 8005178:	db12      	blt.n	80051a0 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800517a:	79fb      	ldrb	r3, [r7, #7]
 800517c:	f003 021f 	and.w	r2, r3, #31
 8005180:	490a      	ldr	r1, [pc, #40]	; (80051ac <__NVIC_DisableIRQ+0x44>)
 8005182:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005186:	095b      	lsrs	r3, r3, #5
 8005188:	2001      	movs	r0, #1
 800518a:	fa00 f202 	lsl.w	r2, r0, r2
 800518e:	3320      	adds	r3, #32
 8005190:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8005194:	f3bf 8f4f 	dsb	sy
}
 8005198:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800519a:	f3bf 8f6f 	isb	sy
}
 800519e:	bf00      	nop
}
 80051a0:	bf00      	nop
 80051a2:	370c      	adds	r7, #12
 80051a4:	46bd      	mov	sp, r7
 80051a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051aa:	4770      	bx	lr
 80051ac:	e000e100 	.word	0xe000e100

080051b0 <__NVIC_SetPriority>:
{
 80051b0:	b480      	push	{r7}
 80051b2:	b083      	sub	sp, #12
 80051b4:	af00      	add	r7, sp, #0
 80051b6:	4603      	mov	r3, r0
 80051b8:	6039      	str	r1, [r7, #0]
 80051ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80051bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	db0a      	blt.n	80051da <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80051c4:	683b      	ldr	r3, [r7, #0]
 80051c6:	b2da      	uxtb	r2, r3
 80051c8:	490c      	ldr	r1, [pc, #48]	; (80051fc <__NVIC_SetPriority+0x4c>)
 80051ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80051ce:	0112      	lsls	r2, r2, #4
 80051d0:	b2d2      	uxtb	r2, r2
 80051d2:	440b      	add	r3, r1
 80051d4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80051d8:	e00a      	b.n	80051f0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80051da:	683b      	ldr	r3, [r7, #0]
 80051dc:	b2da      	uxtb	r2, r3
 80051de:	4908      	ldr	r1, [pc, #32]	; (8005200 <__NVIC_SetPriority+0x50>)
 80051e0:	79fb      	ldrb	r3, [r7, #7]
 80051e2:	f003 030f 	and.w	r3, r3, #15
 80051e6:	3b04      	subs	r3, #4
 80051e8:	0112      	lsls	r2, r2, #4
 80051ea:	b2d2      	uxtb	r2, r2
 80051ec:	440b      	add	r3, r1
 80051ee:	761a      	strb	r2, [r3, #24]
}
 80051f0:	bf00      	nop
 80051f2:	370c      	adds	r7, #12
 80051f4:	46bd      	mov	sp, r7
 80051f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051fa:	4770      	bx	lr
 80051fc:	e000e100 	.word	0xe000e100
 8005200:	e000ed00 	.word	0xe000ed00

08005204 <NVIC_EncodePriority>:
{
 8005204:	b480      	push	{r7}
 8005206:	b089      	sub	sp, #36	; 0x24
 8005208:	af00      	add	r7, sp, #0
 800520a:	60f8      	str	r0, [r7, #12]
 800520c:	60b9      	str	r1, [r7, #8]
 800520e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	f003 0307 	and.w	r3, r3, #7
 8005216:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005218:	69fb      	ldr	r3, [r7, #28]
 800521a:	f1c3 0307 	rsb	r3, r3, #7
 800521e:	2b04      	cmp	r3, #4
 8005220:	bf28      	it	cs
 8005222:	2304      	movcs	r3, #4
 8005224:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005226:	69fb      	ldr	r3, [r7, #28]
 8005228:	3304      	adds	r3, #4
 800522a:	2b06      	cmp	r3, #6
 800522c:	d902      	bls.n	8005234 <NVIC_EncodePriority+0x30>
 800522e:	69fb      	ldr	r3, [r7, #28]
 8005230:	3b03      	subs	r3, #3
 8005232:	e000      	b.n	8005236 <NVIC_EncodePriority+0x32>
 8005234:	2300      	movs	r3, #0
 8005236:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005238:	f04f 32ff 	mov.w	r2, #4294967295
 800523c:	69bb      	ldr	r3, [r7, #24]
 800523e:	fa02 f303 	lsl.w	r3, r2, r3
 8005242:	43da      	mvns	r2, r3
 8005244:	68bb      	ldr	r3, [r7, #8]
 8005246:	401a      	ands	r2, r3
 8005248:	697b      	ldr	r3, [r7, #20]
 800524a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800524c:	f04f 31ff 	mov.w	r1, #4294967295
 8005250:	697b      	ldr	r3, [r7, #20]
 8005252:	fa01 f303 	lsl.w	r3, r1, r3
 8005256:	43d9      	mvns	r1, r3
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800525c:	4313      	orrs	r3, r2
}
 800525e:	4618      	mov	r0, r3
 8005260:	3724      	adds	r7, #36	; 0x24
 8005262:	46bd      	mov	sp, r7
 8005264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005268:	4770      	bx	lr
	...

0800526c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800526c:	b580      	push	{r7, lr}
 800526e:	b082      	sub	sp, #8
 8005270:	af00      	add	r7, sp, #0
 8005272:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	3b01      	subs	r3, #1
 8005278:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800527c:	d301      	bcc.n	8005282 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800527e:	2301      	movs	r3, #1
 8005280:	e00f      	b.n	80052a2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005282:	4a0a      	ldr	r2, [pc, #40]	; (80052ac <SysTick_Config+0x40>)
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	3b01      	subs	r3, #1
 8005288:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800528a:	210f      	movs	r1, #15
 800528c:	f04f 30ff 	mov.w	r0, #4294967295
 8005290:	f7ff ff8e 	bl	80051b0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005294:	4b05      	ldr	r3, [pc, #20]	; (80052ac <SysTick_Config+0x40>)
 8005296:	2200      	movs	r2, #0
 8005298:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800529a:	4b04      	ldr	r3, [pc, #16]	; (80052ac <SysTick_Config+0x40>)
 800529c:	2207      	movs	r2, #7
 800529e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80052a0:	2300      	movs	r3, #0
}
 80052a2:	4618      	mov	r0, r3
 80052a4:	3708      	adds	r7, #8
 80052a6:	46bd      	mov	sp, r7
 80052a8:	bd80      	pop	{r7, pc}
 80052aa:	bf00      	nop
 80052ac:	e000e010 	.word	0xe000e010

080052b0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80052b0:	b580      	push	{r7, lr}
 80052b2:	b082      	sub	sp, #8
 80052b4:	af00      	add	r7, sp, #0
 80052b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80052b8:	6878      	ldr	r0, [r7, #4]
 80052ba:	f7ff ff05 	bl	80050c8 <__NVIC_SetPriorityGrouping>
}
 80052be:	bf00      	nop
 80052c0:	3708      	adds	r7, #8
 80052c2:	46bd      	mov	sp, r7
 80052c4:	bd80      	pop	{r7, pc}

080052c6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80052c6:	b580      	push	{r7, lr}
 80052c8:	b086      	sub	sp, #24
 80052ca:	af00      	add	r7, sp, #0
 80052cc:	4603      	mov	r3, r0
 80052ce:	60b9      	str	r1, [r7, #8]
 80052d0:	607a      	str	r2, [r7, #4]
 80052d2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80052d4:	2300      	movs	r3, #0
 80052d6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80052d8:	f7ff ff1a 	bl	8005110 <__NVIC_GetPriorityGrouping>
 80052dc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80052de:	687a      	ldr	r2, [r7, #4]
 80052e0:	68b9      	ldr	r1, [r7, #8]
 80052e2:	6978      	ldr	r0, [r7, #20]
 80052e4:	f7ff ff8e 	bl	8005204 <NVIC_EncodePriority>
 80052e8:	4602      	mov	r2, r0
 80052ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80052ee:	4611      	mov	r1, r2
 80052f0:	4618      	mov	r0, r3
 80052f2:	f7ff ff5d 	bl	80051b0 <__NVIC_SetPriority>
}
 80052f6:	bf00      	nop
 80052f8:	3718      	adds	r7, #24
 80052fa:	46bd      	mov	sp, r7
 80052fc:	bd80      	pop	{r7, pc}

080052fe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80052fe:	b580      	push	{r7, lr}
 8005300:	b082      	sub	sp, #8
 8005302:	af00      	add	r7, sp, #0
 8005304:	4603      	mov	r3, r0
 8005306:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005308:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800530c:	4618      	mov	r0, r3
 800530e:	f7ff ff0d 	bl	800512c <__NVIC_EnableIRQ>
}
 8005312:	bf00      	nop
 8005314:	3708      	adds	r7, #8
 8005316:	46bd      	mov	sp, r7
 8005318:	bd80      	pop	{r7, pc}

0800531a <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800531a:	b580      	push	{r7, lr}
 800531c:	b082      	sub	sp, #8
 800531e:	af00      	add	r7, sp, #0
 8005320:	4603      	mov	r3, r0
 8005322:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8005324:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005328:	4618      	mov	r0, r3
 800532a:	f7ff ff1d 	bl	8005168 <__NVIC_DisableIRQ>
}
 800532e:	bf00      	nop
 8005330:	3708      	adds	r7, #8
 8005332:	46bd      	mov	sp, r7
 8005334:	bd80      	pop	{r7, pc}

08005336 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005336:	b580      	push	{r7, lr}
 8005338:	b082      	sub	sp, #8
 800533a:	af00      	add	r7, sp, #0
 800533c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800533e:	6878      	ldr	r0, [r7, #4]
 8005340:	f7ff ff94 	bl	800526c <SysTick_Config>
 8005344:	4603      	mov	r3, r0
}
 8005346:	4618      	mov	r0, r3
 8005348:	3708      	adds	r7, #8
 800534a:	46bd      	mov	sp, r7
 800534c:	bd80      	pop	{r7, pc}
	...

08005350 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005350:	b580      	push	{r7, lr}
 8005352:	b086      	sub	sp, #24
 8005354:	af00      	add	r7, sp, #0
 8005356:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8005358:	2300      	movs	r3, #0
 800535a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800535c:	f7ff f90e 	bl	800457c <HAL_GetTick>
 8005360:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	2b00      	cmp	r3, #0
 8005366:	d101      	bne.n	800536c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8005368:	2301      	movs	r3, #1
 800536a:	e099      	b.n	80054a0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	2202      	movs	r2, #2
 8005370:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	2200      	movs	r2, #0
 8005378:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	681a      	ldr	r2, [r3, #0]
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	f022 0201 	bic.w	r2, r2, #1
 800538a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800538c:	e00f      	b.n	80053ae <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800538e:	f7ff f8f5 	bl	800457c <HAL_GetTick>
 8005392:	4602      	mov	r2, r0
 8005394:	693b      	ldr	r3, [r7, #16]
 8005396:	1ad3      	subs	r3, r2, r3
 8005398:	2b05      	cmp	r3, #5
 800539a:	d908      	bls.n	80053ae <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	2220      	movs	r2, #32
 80053a0:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	2203      	movs	r2, #3
 80053a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80053aa:	2303      	movs	r3, #3
 80053ac:	e078      	b.n	80054a0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	f003 0301 	and.w	r3, r3, #1
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d1e8      	bne.n	800538e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80053c4:	697a      	ldr	r2, [r7, #20]
 80053c6:	4b38      	ldr	r3, [pc, #224]	; (80054a8 <HAL_DMA_Init+0x158>)
 80053c8:	4013      	ands	r3, r2
 80053ca:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	685a      	ldr	r2, [r3, #4]
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	689b      	ldr	r3, [r3, #8]
 80053d4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80053da:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	691b      	ldr	r3, [r3, #16]
 80053e0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80053e6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	699b      	ldr	r3, [r3, #24]
 80053ec:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80053f2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	6a1b      	ldr	r3, [r3, #32]
 80053f8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80053fa:	697a      	ldr	r2, [r7, #20]
 80053fc:	4313      	orrs	r3, r2
 80053fe:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005404:	2b04      	cmp	r3, #4
 8005406:	d107      	bne.n	8005418 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005410:	4313      	orrs	r3, r2
 8005412:	697a      	ldr	r2, [r7, #20]
 8005414:	4313      	orrs	r3, r2
 8005416:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	697a      	ldr	r2, [r7, #20]
 800541e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	695b      	ldr	r3, [r3, #20]
 8005426:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005428:	697b      	ldr	r3, [r7, #20]
 800542a:	f023 0307 	bic.w	r3, r3, #7
 800542e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005434:	697a      	ldr	r2, [r7, #20]
 8005436:	4313      	orrs	r3, r2
 8005438:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800543e:	2b04      	cmp	r3, #4
 8005440:	d117      	bne.n	8005472 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005446:	697a      	ldr	r2, [r7, #20]
 8005448:	4313      	orrs	r3, r2
 800544a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005450:	2b00      	cmp	r3, #0
 8005452:	d00e      	beq.n	8005472 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8005454:	6878      	ldr	r0, [r7, #4]
 8005456:	f000 fb01 	bl	8005a5c <DMA_CheckFifoParam>
 800545a:	4603      	mov	r3, r0
 800545c:	2b00      	cmp	r3, #0
 800545e:	d008      	beq.n	8005472 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	2240      	movs	r2, #64	; 0x40
 8005464:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	2201      	movs	r2, #1
 800546a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800546e:	2301      	movs	r3, #1
 8005470:	e016      	b.n	80054a0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	697a      	ldr	r2, [r7, #20]
 8005478:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800547a:	6878      	ldr	r0, [r7, #4]
 800547c:	f000 fab8 	bl	80059f0 <DMA_CalcBaseAndBitshift>
 8005480:	4603      	mov	r3, r0
 8005482:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005488:	223f      	movs	r2, #63	; 0x3f
 800548a:	409a      	lsls	r2, r3
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	2200      	movs	r2, #0
 8005494:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	2201      	movs	r2, #1
 800549a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800549e:	2300      	movs	r3, #0
}
 80054a0:	4618      	mov	r0, r3
 80054a2:	3718      	adds	r7, #24
 80054a4:	46bd      	mov	sp, r7
 80054a6:	bd80      	pop	{r7, pc}
 80054a8:	f010803f 	.word	0xf010803f

080054ac <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80054ac:	b580      	push	{r7, lr}
 80054ae:	b086      	sub	sp, #24
 80054b0:	af00      	add	r7, sp, #0
 80054b2:	60f8      	str	r0, [r7, #12]
 80054b4:	60b9      	str	r1, [r7, #8]
 80054b6:	607a      	str	r2, [r7, #4]
 80054b8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80054ba:	2300      	movs	r3, #0
 80054bc:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80054c2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80054ca:	2b01      	cmp	r3, #1
 80054cc:	d101      	bne.n	80054d2 <HAL_DMA_Start_IT+0x26>
 80054ce:	2302      	movs	r3, #2
 80054d0:	e040      	b.n	8005554 <HAL_DMA_Start_IT+0xa8>
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	2201      	movs	r2, #1
 80054d6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80054e0:	b2db      	uxtb	r3, r3
 80054e2:	2b01      	cmp	r3, #1
 80054e4:	d12f      	bne.n	8005546 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	2202      	movs	r2, #2
 80054ea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	2200      	movs	r2, #0
 80054f2:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80054f4:	683b      	ldr	r3, [r7, #0]
 80054f6:	687a      	ldr	r2, [r7, #4]
 80054f8:	68b9      	ldr	r1, [r7, #8]
 80054fa:	68f8      	ldr	r0, [r7, #12]
 80054fc:	f000 fa4a 	bl	8005994 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005504:	223f      	movs	r2, #63	; 0x3f
 8005506:	409a      	lsls	r2, r3
 8005508:	693b      	ldr	r3, [r7, #16]
 800550a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	681a      	ldr	r2, [r3, #0]
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	f042 0216 	orr.w	r2, r2, #22
 800551a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005520:	2b00      	cmp	r3, #0
 8005522:	d007      	beq.n	8005534 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	681a      	ldr	r2, [r3, #0]
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	f042 0208 	orr.w	r2, r2, #8
 8005532:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	681a      	ldr	r2, [r3, #0]
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	f042 0201 	orr.w	r2, r2, #1
 8005542:	601a      	str	r2, [r3, #0]
 8005544:	e005      	b.n	8005552 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	2200      	movs	r2, #0
 800554a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800554e:	2302      	movs	r3, #2
 8005550:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8005552:	7dfb      	ldrb	r3, [r7, #23]
}
 8005554:	4618      	mov	r0, r3
 8005556:	3718      	adds	r7, #24
 8005558:	46bd      	mov	sp, r7
 800555a:	bd80      	pop	{r7, pc}

0800555c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800555c:	b580      	push	{r7, lr}
 800555e:	b084      	sub	sp, #16
 8005560:	af00      	add	r7, sp, #0
 8005562:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005568:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800556a:	f7ff f807 	bl	800457c <HAL_GetTick>
 800556e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005576:	b2db      	uxtb	r3, r3
 8005578:	2b02      	cmp	r3, #2
 800557a:	d008      	beq.n	800558e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	2280      	movs	r2, #128	; 0x80
 8005580:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	2200      	movs	r2, #0
 8005586:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800558a:	2301      	movs	r3, #1
 800558c:	e052      	b.n	8005634 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	681a      	ldr	r2, [r3, #0]
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	f022 0216 	bic.w	r2, r2, #22
 800559c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	695a      	ldr	r2, [r3, #20]
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80055ac:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d103      	bne.n	80055be <HAL_DMA_Abort+0x62>
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d007      	beq.n	80055ce <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	681a      	ldr	r2, [r3, #0]
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	f022 0208 	bic.w	r2, r2, #8
 80055cc:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	681a      	ldr	r2, [r3, #0]
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	f022 0201 	bic.w	r2, r2, #1
 80055dc:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80055de:	e013      	b.n	8005608 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80055e0:	f7fe ffcc 	bl	800457c <HAL_GetTick>
 80055e4:	4602      	mov	r2, r0
 80055e6:	68bb      	ldr	r3, [r7, #8]
 80055e8:	1ad3      	subs	r3, r2, r3
 80055ea:	2b05      	cmp	r3, #5
 80055ec:	d90c      	bls.n	8005608 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	2220      	movs	r2, #32
 80055f2:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	2203      	movs	r2, #3
 80055f8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	2200      	movs	r2, #0
 8005600:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8005604:	2303      	movs	r3, #3
 8005606:	e015      	b.n	8005634 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	f003 0301 	and.w	r3, r3, #1
 8005612:	2b00      	cmp	r3, #0
 8005614:	d1e4      	bne.n	80055e0 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800561a:	223f      	movs	r2, #63	; 0x3f
 800561c:	409a      	lsls	r2, r3
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	2201      	movs	r2, #1
 8005626:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	2200      	movs	r2, #0
 800562e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8005632:	2300      	movs	r3, #0
}
 8005634:	4618      	mov	r0, r3
 8005636:	3710      	adds	r7, #16
 8005638:	46bd      	mov	sp, r7
 800563a:	bd80      	pop	{r7, pc}

0800563c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800563c:	b480      	push	{r7}
 800563e:	b083      	sub	sp, #12
 8005640:	af00      	add	r7, sp, #0
 8005642:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800564a:	b2db      	uxtb	r3, r3
 800564c:	2b02      	cmp	r3, #2
 800564e:	d004      	beq.n	800565a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	2280      	movs	r2, #128	; 0x80
 8005654:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8005656:	2301      	movs	r3, #1
 8005658:	e00c      	b.n	8005674 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	2205      	movs	r2, #5
 800565e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	681a      	ldr	r2, [r3, #0]
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	f022 0201 	bic.w	r2, r2, #1
 8005670:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8005672:	2300      	movs	r3, #0
}
 8005674:	4618      	mov	r0, r3
 8005676:	370c      	adds	r7, #12
 8005678:	46bd      	mov	sp, r7
 800567a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800567e:	4770      	bx	lr

08005680 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005680:	b580      	push	{r7, lr}
 8005682:	b086      	sub	sp, #24
 8005684:	af00      	add	r7, sp, #0
 8005686:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8005688:	2300      	movs	r3, #0
 800568a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800568c:	4b8e      	ldr	r3, [pc, #568]	; (80058c8 <HAL_DMA_IRQHandler+0x248>)
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	4a8e      	ldr	r2, [pc, #568]	; (80058cc <HAL_DMA_IRQHandler+0x24c>)
 8005692:	fba2 2303 	umull	r2, r3, r2, r3
 8005696:	0a9b      	lsrs	r3, r3, #10
 8005698:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800569e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80056a0:	693b      	ldr	r3, [r7, #16]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80056aa:	2208      	movs	r2, #8
 80056ac:	409a      	lsls	r2, r3
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	4013      	ands	r3, r2
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d01a      	beq.n	80056ec <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	f003 0304 	and.w	r3, r3, #4
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d013      	beq.n	80056ec <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	681a      	ldr	r2, [r3, #0]
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	f022 0204 	bic.w	r2, r2, #4
 80056d2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80056d8:	2208      	movs	r2, #8
 80056da:	409a      	lsls	r2, r3
 80056dc:	693b      	ldr	r3, [r7, #16]
 80056de:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80056e4:	f043 0201 	orr.w	r2, r3, #1
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80056f0:	2201      	movs	r2, #1
 80056f2:	409a      	lsls	r2, r3
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	4013      	ands	r3, r2
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d012      	beq.n	8005722 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	695b      	ldr	r3, [r3, #20]
 8005702:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005706:	2b00      	cmp	r3, #0
 8005708:	d00b      	beq.n	8005722 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800570e:	2201      	movs	r2, #1
 8005710:	409a      	lsls	r2, r3
 8005712:	693b      	ldr	r3, [r7, #16]
 8005714:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800571a:	f043 0202 	orr.w	r2, r3, #2
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005726:	2204      	movs	r2, #4
 8005728:	409a      	lsls	r2, r3
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	4013      	ands	r3, r2
 800572e:	2b00      	cmp	r3, #0
 8005730:	d012      	beq.n	8005758 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	f003 0302 	and.w	r3, r3, #2
 800573c:	2b00      	cmp	r3, #0
 800573e:	d00b      	beq.n	8005758 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005744:	2204      	movs	r2, #4
 8005746:	409a      	lsls	r2, r3
 8005748:	693b      	ldr	r3, [r7, #16]
 800574a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005750:	f043 0204 	orr.w	r2, r3, #4
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800575c:	2210      	movs	r2, #16
 800575e:	409a      	lsls	r2, r3
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	4013      	ands	r3, r2
 8005764:	2b00      	cmp	r3, #0
 8005766:	d043      	beq.n	80057f0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	f003 0308 	and.w	r3, r3, #8
 8005772:	2b00      	cmp	r3, #0
 8005774:	d03c      	beq.n	80057f0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800577a:	2210      	movs	r2, #16
 800577c:	409a      	lsls	r2, r3
 800577e:	693b      	ldr	r3, [r7, #16]
 8005780:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800578c:	2b00      	cmp	r3, #0
 800578e:	d018      	beq.n	80057c2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800579a:	2b00      	cmp	r3, #0
 800579c:	d108      	bne.n	80057b0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d024      	beq.n	80057f0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057aa:	6878      	ldr	r0, [r7, #4]
 80057ac:	4798      	blx	r3
 80057ae:	e01f      	b.n	80057f0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d01b      	beq.n	80057f0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80057bc:	6878      	ldr	r0, [r7, #4]
 80057be:	4798      	blx	r3
 80057c0:	e016      	b.n	80057f0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d107      	bne.n	80057e0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	681a      	ldr	r2, [r3, #0]
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	f022 0208 	bic.w	r2, r2, #8
 80057de:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d003      	beq.n	80057f0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057ec:	6878      	ldr	r0, [r7, #4]
 80057ee:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80057f4:	2220      	movs	r2, #32
 80057f6:	409a      	lsls	r2, r3
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	4013      	ands	r3, r2
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	f000 808f 	beq.w	8005920 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	f003 0310 	and.w	r3, r3, #16
 800580c:	2b00      	cmp	r3, #0
 800580e:	f000 8087 	beq.w	8005920 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005816:	2220      	movs	r2, #32
 8005818:	409a      	lsls	r2, r3
 800581a:	693b      	ldr	r3, [r7, #16]
 800581c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005824:	b2db      	uxtb	r3, r3
 8005826:	2b05      	cmp	r3, #5
 8005828:	d136      	bne.n	8005898 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	681a      	ldr	r2, [r3, #0]
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	f022 0216 	bic.w	r2, r2, #22
 8005838:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	695a      	ldr	r2, [r3, #20]
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005848:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800584e:	2b00      	cmp	r3, #0
 8005850:	d103      	bne.n	800585a <HAL_DMA_IRQHandler+0x1da>
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005856:	2b00      	cmp	r3, #0
 8005858:	d007      	beq.n	800586a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	681a      	ldr	r2, [r3, #0]
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	f022 0208 	bic.w	r2, r2, #8
 8005868:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800586e:	223f      	movs	r2, #63	; 0x3f
 8005870:	409a      	lsls	r2, r3
 8005872:	693b      	ldr	r3, [r7, #16]
 8005874:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	2201      	movs	r2, #1
 800587a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	2200      	movs	r2, #0
 8005882:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800588a:	2b00      	cmp	r3, #0
 800588c:	d07e      	beq.n	800598c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005892:	6878      	ldr	r0, [r7, #4]
 8005894:	4798      	blx	r3
        }
        return;
 8005896:	e079      	b.n	800598c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d01d      	beq.n	80058e2 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d10d      	bne.n	80058d0 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d031      	beq.n	8005920 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80058c0:	6878      	ldr	r0, [r7, #4]
 80058c2:	4798      	blx	r3
 80058c4:	e02c      	b.n	8005920 <HAL_DMA_IRQHandler+0x2a0>
 80058c6:	bf00      	nop
 80058c8:	20000054 	.word	0x20000054
 80058cc:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d023      	beq.n	8005920 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80058dc:	6878      	ldr	r0, [r7, #4]
 80058de:	4798      	blx	r3
 80058e0:	e01e      	b.n	8005920 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d10f      	bne.n	8005910 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	681a      	ldr	r2, [r3, #0]
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	f022 0210 	bic.w	r2, r2, #16
 80058fe:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	2201      	movs	r2, #1
 8005904:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	2200      	movs	r2, #0
 800590c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005914:	2b00      	cmp	r3, #0
 8005916:	d003      	beq.n	8005920 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800591c:	6878      	ldr	r0, [r7, #4]
 800591e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005924:	2b00      	cmp	r3, #0
 8005926:	d032      	beq.n	800598e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800592c:	f003 0301 	and.w	r3, r3, #1
 8005930:	2b00      	cmp	r3, #0
 8005932:	d022      	beq.n	800597a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	2205      	movs	r2, #5
 8005938:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	681a      	ldr	r2, [r3, #0]
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	f022 0201 	bic.w	r2, r2, #1
 800594a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800594c:	68bb      	ldr	r3, [r7, #8]
 800594e:	3301      	adds	r3, #1
 8005950:	60bb      	str	r3, [r7, #8]
 8005952:	697a      	ldr	r2, [r7, #20]
 8005954:	429a      	cmp	r2, r3
 8005956:	d307      	bcc.n	8005968 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	f003 0301 	and.w	r3, r3, #1
 8005962:	2b00      	cmp	r3, #0
 8005964:	d1f2      	bne.n	800594c <HAL_DMA_IRQHandler+0x2cc>
 8005966:	e000      	b.n	800596a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8005968:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	2201      	movs	r2, #1
 800596e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	2200      	movs	r2, #0
 8005976:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800597e:	2b00      	cmp	r3, #0
 8005980:	d005      	beq.n	800598e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005986:	6878      	ldr	r0, [r7, #4]
 8005988:	4798      	blx	r3
 800598a:	e000      	b.n	800598e <HAL_DMA_IRQHandler+0x30e>
        return;
 800598c:	bf00      	nop
    }
  }
}
 800598e:	3718      	adds	r7, #24
 8005990:	46bd      	mov	sp, r7
 8005992:	bd80      	pop	{r7, pc}

08005994 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005994:	b480      	push	{r7}
 8005996:	b085      	sub	sp, #20
 8005998:	af00      	add	r7, sp, #0
 800599a:	60f8      	str	r0, [r7, #12]
 800599c:	60b9      	str	r1, [r7, #8]
 800599e:	607a      	str	r2, [r7, #4]
 80059a0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	681a      	ldr	r2, [r3, #0]
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80059b0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	683a      	ldr	r2, [r7, #0]
 80059b8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	689b      	ldr	r3, [r3, #8]
 80059be:	2b40      	cmp	r3, #64	; 0x40
 80059c0:	d108      	bne.n	80059d4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	687a      	ldr	r2, [r7, #4]
 80059c8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	68ba      	ldr	r2, [r7, #8]
 80059d0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80059d2:	e007      	b.n	80059e4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	68ba      	ldr	r2, [r7, #8]
 80059da:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	687a      	ldr	r2, [r7, #4]
 80059e2:	60da      	str	r2, [r3, #12]
}
 80059e4:	bf00      	nop
 80059e6:	3714      	adds	r7, #20
 80059e8:	46bd      	mov	sp, r7
 80059ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ee:	4770      	bx	lr

080059f0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80059f0:	b480      	push	{r7}
 80059f2:	b085      	sub	sp, #20
 80059f4:	af00      	add	r7, sp, #0
 80059f6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	b2db      	uxtb	r3, r3
 80059fe:	3b10      	subs	r3, #16
 8005a00:	4a14      	ldr	r2, [pc, #80]	; (8005a54 <DMA_CalcBaseAndBitshift+0x64>)
 8005a02:	fba2 2303 	umull	r2, r3, r2, r3
 8005a06:	091b      	lsrs	r3, r3, #4
 8005a08:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8005a0a:	4a13      	ldr	r2, [pc, #76]	; (8005a58 <DMA_CalcBaseAndBitshift+0x68>)
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	4413      	add	r3, r2
 8005a10:	781b      	ldrb	r3, [r3, #0]
 8005a12:	461a      	mov	r2, r3
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	2b03      	cmp	r3, #3
 8005a1c:	d909      	bls.n	8005a32 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8005a26:	f023 0303 	bic.w	r3, r3, #3
 8005a2a:	1d1a      	adds	r2, r3, #4
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	659a      	str	r2, [r3, #88]	; 0x58
 8005a30:	e007      	b.n	8005a42 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8005a3a:	f023 0303 	bic.w	r3, r3, #3
 8005a3e:	687a      	ldr	r2, [r7, #4]
 8005a40:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8005a46:	4618      	mov	r0, r3
 8005a48:	3714      	adds	r7, #20
 8005a4a:	46bd      	mov	sp, r7
 8005a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a50:	4770      	bx	lr
 8005a52:	bf00      	nop
 8005a54:	aaaaaaab 	.word	0xaaaaaaab
 8005a58:	0800e378 	.word	0x0800e378

08005a5c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005a5c:	b480      	push	{r7}
 8005a5e:	b085      	sub	sp, #20
 8005a60:	af00      	add	r7, sp, #0
 8005a62:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005a64:	2300      	movs	r3, #0
 8005a66:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a6c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	699b      	ldr	r3, [r3, #24]
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d11f      	bne.n	8005ab6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8005a76:	68bb      	ldr	r3, [r7, #8]
 8005a78:	2b03      	cmp	r3, #3
 8005a7a:	d856      	bhi.n	8005b2a <DMA_CheckFifoParam+0xce>
 8005a7c:	a201      	add	r2, pc, #4	; (adr r2, 8005a84 <DMA_CheckFifoParam+0x28>)
 8005a7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a82:	bf00      	nop
 8005a84:	08005a95 	.word	0x08005a95
 8005a88:	08005aa7 	.word	0x08005aa7
 8005a8c:	08005a95 	.word	0x08005a95
 8005a90:	08005b2b 	.word	0x08005b2b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a98:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d046      	beq.n	8005b2e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8005aa0:	2301      	movs	r3, #1
 8005aa2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005aa4:	e043      	b.n	8005b2e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005aaa:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005aae:	d140      	bne.n	8005b32 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8005ab0:	2301      	movs	r3, #1
 8005ab2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005ab4:	e03d      	b.n	8005b32 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	699b      	ldr	r3, [r3, #24]
 8005aba:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005abe:	d121      	bne.n	8005b04 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8005ac0:	68bb      	ldr	r3, [r7, #8]
 8005ac2:	2b03      	cmp	r3, #3
 8005ac4:	d837      	bhi.n	8005b36 <DMA_CheckFifoParam+0xda>
 8005ac6:	a201      	add	r2, pc, #4	; (adr r2, 8005acc <DMA_CheckFifoParam+0x70>)
 8005ac8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005acc:	08005add 	.word	0x08005add
 8005ad0:	08005ae3 	.word	0x08005ae3
 8005ad4:	08005add 	.word	0x08005add
 8005ad8:	08005af5 	.word	0x08005af5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8005adc:	2301      	movs	r3, #1
 8005ade:	73fb      	strb	r3, [r7, #15]
      break;
 8005ae0:	e030      	b.n	8005b44 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ae6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d025      	beq.n	8005b3a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8005aee:	2301      	movs	r3, #1
 8005af0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005af2:	e022      	b.n	8005b3a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005af8:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005afc:	d11f      	bne.n	8005b3e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8005afe:	2301      	movs	r3, #1
 8005b00:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8005b02:	e01c      	b.n	8005b3e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8005b04:	68bb      	ldr	r3, [r7, #8]
 8005b06:	2b02      	cmp	r3, #2
 8005b08:	d903      	bls.n	8005b12 <DMA_CheckFifoParam+0xb6>
 8005b0a:	68bb      	ldr	r3, [r7, #8]
 8005b0c:	2b03      	cmp	r3, #3
 8005b0e:	d003      	beq.n	8005b18 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8005b10:	e018      	b.n	8005b44 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8005b12:	2301      	movs	r3, #1
 8005b14:	73fb      	strb	r3, [r7, #15]
      break;
 8005b16:	e015      	b.n	8005b44 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b1c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d00e      	beq.n	8005b42 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8005b24:	2301      	movs	r3, #1
 8005b26:	73fb      	strb	r3, [r7, #15]
      break;
 8005b28:	e00b      	b.n	8005b42 <DMA_CheckFifoParam+0xe6>
      break;
 8005b2a:	bf00      	nop
 8005b2c:	e00a      	b.n	8005b44 <DMA_CheckFifoParam+0xe8>
      break;
 8005b2e:	bf00      	nop
 8005b30:	e008      	b.n	8005b44 <DMA_CheckFifoParam+0xe8>
      break;
 8005b32:	bf00      	nop
 8005b34:	e006      	b.n	8005b44 <DMA_CheckFifoParam+0xe8>
      break;
 8005b36:	bf00      	nop
 8005b38:	e004      	b.n	8005b44 <DMA_CheckFifoParam+0xe8>
      break;
 8005b3a:	bf00      	nop
 8005b3c:	e002      	b.n	8005b44 <DMA_CheckFifoParam+0xe8>
      break;   
 8005b3e:	bf00      	nop
 8005b40:	e000      	b.n	8005b44 <DMA_CheckFifoParam+0xe8>
      break;
 8005b42:	bf00      	nop
    }
  } 
  
  return status; 
 8005b44:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b46:	4618      	mov	r0, r3
 8005b48:	3714      	adds	r7, #20
 8005b4a:	46bd      	mov	sp, r7
 8005b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b50:	4770      	bx	lr
 8005b52:	bf00      	nop

08005b54 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8005b54:	b580      	push	{r7, lr}
 8005b56:	b086      	sub	sp, #24
 8005b58:	af00      	add	r7, sp, #0
 8005b5a:	60f8      	str	r0, [r7, #12]
 8005b5c:	60b9      	str	r1, [r7, #8]
 8005b5e:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8005b62:	2301      	movs	r3, #1
 8005b64:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8005b66:	4b23      	ldr	r3, [pc, #140]	; (8005bf4 <HAL_FLASH_Program+0xa0>)
 8005b68:	7e1b      	ldrb	r3, [r3, #24]
 8005b6a:	2b01      	cmp	r3, #1
 8005b6c:	d101      	bne.n	8005b72 <HAL_FLASH_Program+0x1e>
 8005b6e:	2302      	movs	r3, #2
 8005b70:	e03b      	b.n	8005bea <HAL_FLASH_Program+0x96>
 8005b72:	4b20      	ldr	r3, [pc, #128]	; (8005bf4 <HAL_FLASH_Program+0xa0>)
 8005b74:	2201      	movs	r2, #1
 8005b76:	761a      	strb	r2, [r3, #24]
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005b78:	f24c 3050 	movw	r0, #50000	; 0xc350
 8005b7c:	f000 f870 	bl	8005c60 <FLASH_WaitForLastOperation>
 8005b80:	4603      	mov	r3, r0
 8005b82:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 8005b84:	7dfb      	ldrb	r3, [r7, #23]
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d12b      	bne.n	8005be2 <HAL_FLASH_Program+0x8e>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d105      	bne.n	8005b9c <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8005b90:	783b      	ldrb	r3, [r7, #0]
 8005b92:	4619      	mov	r1, r3
 8005b94:	68b8      	ldr	r0, [r7, #8]
 8005b96:	f000 f91b 	bl	8005dd0 <FLASH_Program_Byte>
 8005b9a:	e016      	b.n	8005bca <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	2b01      	cmp	r3, #1
 8005ba0:	d105      	bne.n	8005bae <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8005ba2:	883b      	ldrh	r3, [r7, #0]
 8005ba4:	4619      	mov	r1, r3
 8005ba6:	68b8      	ldr	r0, [r7, #8]
 8005ba8:	f000 f8ee 	bl	8005d88 <FLASH_Program_HalfWord>
 8005bac:	e00d      	b.n	8005bca <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	2b02      	cmp	r3, #2
 8005bb2:	d105      	bne.n	8005bc0 <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8005bb4:	683b      	ldr	r3, [r7, #0]
 8005bb6:	4619      	mov	r1, r3
 8005bb8:	68b8      	ldr	r0, [r7, #8]
 8005bba:	f000 f8c3 	bl	8005d44 <FLASH_Program_Word>
 8005bbe:	e004      	b.n	8005bca <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 8005bc0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005bc4:	68b8      	ldr	r0, [r7, #8]
 8005bc6:	f000 f88b 	bl	8005ce0 <FLASH_Program_DoubleWord>
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005bca:	f24c 3050 	movw	r0, #50000	; 0xc350
 8005bce:	f000 f847 	bl	8005c60 <FLASH_WaitForLastOperation>
 8005bd2:	4603      	mov	r3, r0
 8005bd4:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 8005bd6:	4b08      	ldr	r3, [pc, #32]	; (8005bf8 <HAL_FLASH_Program+0xa4>)
 8005bd8:	691b      	ldr	r3, [r3, #16]
 8005bda:	4a07      	ldr	r2, [pc, #28]	; (8005bf8 <HAL_FLASH_Program+0xa4>)
 8005bdc:	f023 0301 	bic.w	r3, r3, #1
 8005be0:	6113      	str	r3, [r2, #16]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8005be2:	4b04      	ldr	r3, [pc, #16]	; (8005bf4 <HAL_FLASH_Program+0xa0>)
 8005be4:	2200      	movs	r2, #0
 8005be6:	761a      	strb	r2, [r3, #24]
  
  return status;
 8005be8:	7dfb      	ldrb	r3, [r7, #23]
}
 8005bea:	4618      	mov	r0, r3
 8005bec:	3718      	adds	r7, #24
 8005bee:	46bd      	mov	sp, r7
 8005bf0:	bd80      	pop	{r7, pc}
 8005bf2:	bf00      	nop
 8005bf4:	20000978 	.word	0x20000978
 8005bf8:	40023c00 	.word	0x40023c00

08005bfc <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8005bfc:	b480      	push	{r7}
 8005bfe:	b083      	sub	sp, #12
 8005c00:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8005c02:	2300      	movs	r3, #0
 8005c04:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8005c06:	4b0b      	ldr	r3, [pc, #44]	; (8005c34 <HAL_FLASH_Unlock+0x38>)
 8005c08:	691b      	ldr	r3, [r3, #16]
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	da0b      	bge.n	8005c26 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8005c0e:	4b09      	ldr	r3, [pc, #36]	; (8005c34 <HAL_FLASH_Unlock+0x38>)
 8005c10:	4a09      	ldr	r2, [pc, #36]	; (8005c38 <HAL_FLASH_Unlock+0x3c>)
 8005c12:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8005c14:	4b07      	ldr	r3, [pc, #28]	; (8005c34 <HAL_FLASH_Unlock+0x38>)
 8005c16:	4a09      	ldr	r2, [pc, #36]	; (8005c3c <HAL_FLASH_Unlock+0x40>)
 8005c18:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8005c1a:	4b06      	ldr	r3, [pc, #24]	; (8005c34 <HAL_FLASH_Unlock+0x38>)
 8005c1c:	691b      	ldr	r3, [r3, #16]
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	da01      	bge.n	8005c26 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8005c22:	2301      	movs	r3, #1
 8005c24:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8005c26:	79fb      	ldrb	r3, [r7, #7]
}
 8005c28:	4618      	mov	r0, r3
 8005c2a:	370c      	adds	r7, #12
 8005c2c:	46bd      	mov	sp, r7
 8005c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c32:	4770      	bx	lr
 8005c34:	40023c00 	.word	0x40023c00
 8005c38:	45670123 	.word	0x45670123
 8005c3c:	cdef89ab 	.word	0xcdef89ab

08005c40 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8005c40:	b480      	push	{r7}
 8005c42:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8005c44:	4b05      	ldr	r3, [pc, #20]	; (8005c5c <HAL_FLASH_Lock+0x1c>)
 8005c46:	691b      	ldr	r3, [r3, #16]
 8005c48:	4a04      	ldr	r2, [pc, #16]	; (8005c5c <HAL_FLASH_Lock+0x1c>)
 8005c4a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005c4e:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 8005c50:	2300      	movs	r3, #0
}
 8005c52:	4618      	mov	r0, r3
 8005c54:	46bd      	mov	sp, r7
 8005c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c5a:	4770      	bx	lr
 8005c5c:	40023c00 	.word	0x40023c00

08005c60 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 8005c60:	b580      	push	{r7, lr}
 8005c62:	b084      	sub	sp, #16
 8005c64:	af00      	add	r7, sp, #0
 8005c66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005c68:	2300      	movs	r3, #0
 8005c6a:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8005c6c:	4b1a      	ldr	r3, [pc, #104]	; (8005cd8 <FLASH_WaitForLastOperation+0x78>)
 8005c6e:	2200      	movs	r2, #0
 8005c70:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8005c72:	f7fe fc83 	bl	800457c <HAL_GetTick>
 8005c76:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8005c78:	e010      	b.n	8005c9c <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c80:	d00c      	beq.n	8005c9c <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d007      	beq.n	8005c98 <FLASH_WaitForLastOperation+0x38>
 8005c88:	f7fe fc78 	bl	800457c <HAL_GetTick>
 8005c8c:	4602      	mov	r2, r0
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	1ad3      	subs	r3, r2, r3
 8005c92:	687a      	ldr	r2, [r7, #4]
 8005c94:	429a      	cmp	r2, r3
 8005c96:	d201      	bcs.n	8005c9c <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8005c98:	2303      	movs	r3, #3
 8005c9a:	e019      	b.n	8005cd0 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8005c9c:	4b0f      	ldr	r3, [pc, #60]	; (8005cdc <FLASH_WaitForLastOperation+0x7c>)
 8005c9e:	68db      	ldr	r3, [r3, #12]
 8005ca0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d1e8      	bne.n	8005c7a <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8005ca8:	4b0c      	ldr	r3, [pc, #48]	; (8005cdc <FLASH_WaitForLastOperation+0x7c>)
 8005caa:	68db      	ldr	r3, [r3, #12]
 8005cac:	f003 0301 	and.w	r3, r3, #1
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d002      	beq.n	8005cba <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8005cb4:	4b09      	ldr	r3, [pc, #36]	; (8005cdc <FLASH_WaitForLastOperation+0x7c>)
 8005cb6:	2201      	movs	r2, #1
 8005cb8:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8005cba:	4b08      	ldr	r3, [pc, #32]	; (8005cdc <FLASH_WaitForLastOperation+0x7c>)
 8005cbc:	68db      	ldr	r3, [r3, #12]
 8005cbe:	f403 73f9 	and.w	r3, r3, #498	; 0x1f2
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d003      	beq.n	8005cce <FLASH_WaitForLastOperation+0x6e>
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8005cc6:	f000 f8a5 	bl	8005e14 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8005cca:	2301      	movs	r3, #1
 8005ccc:	e000      	b.n	8005cd0 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 8005cce:	2300      	movs	r3, #0
  
}  
 8005cd0:	4618      	mov	r0, r3
 8005cd2:	3710      	adds	r7, #16
 8005cd4:	46bd      	mov	sp, r7
 8005cd6:	bd80      	pop	{r7, pc}
 8005cd8:	20000978 	.word	0x20000978
 8005cdc:	40023c00 	.word	0x40023c00

08005ce0 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8005ce0:	b480      	push	{r7}
 8005ce2:	b085      	sub	sp, #20
 8005ce4:	af00      	add	r7, sp, #0
 8005ce6:	60f8      	str	r0, [r7, #12]
 8005ce8:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8005cec:	4b14      	ldr	r3, [pc, #80]	; (8005d40 <FLASH_Program_DoubleWord+0x60>)
 8005cee:	691b      	ldr	r3, [r3, #16]
 8005cf0:	4a13      	ldr	r2, [pc, #76]	; (8005d40 <FLASH_Program_DoubleWord+0x60>)
 8005cf2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005cf6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8005cf8:	4b11      	ldr	r3, [pc, #68]	; (8005d40 <FLASH_Program_DoubleWord+0x60>)
 8005cfa:	691b      	ldr	r3, [r3, #16]
 8005cfc:	4a10      	ldr	r2, [pc, #64]	; (8005d40 <FLASH_Program_DoubleWord+0x60>)
 8005cfe:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8005d02:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8005d04:	4b0e      	ldr	r3, [pc, #56]	; (8005d40 <FLASH_Program_DoubleWord+0x60>)
 8005d06:	691b      	ldr	r3, [r3, #16]
 8005d08:	4a0d      	ldr	r2, [pc, #52]	; (8005d40 <FLASH_Program_DoubleWord+0x60>)
 8005d0a:	f043 0301 	orr.w	r3, r3, #1
 8005d0e:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	683a      	ldr	r2, [r7, #0]
 8005d14:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8005d16:	f3bf 8f6f 	isb	sy
}
 8005d1a:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 8005d1c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005d20:	f04f 0200 	mov.w	r2, #0
 8005d24:	f04f 0300 	mov.w	r3, #0
 8005d28:	000a      	movs	r2, r1
 8005d2a:	2300      	movs	r3, #0
 8005d2c:	68f9      	ldr	r1, [r7, #12]
 8005d2e:	3104      	adds	r1, #4
 8005d30:	4613      	mov	r3, r2
 8005d32:	600b      	str	r3, [r1, #0]
}
 8005d34:	bf00      	nop
 8005d36:	3714      	adds	r7, #20
 8005d38:	46bd      	mov	sp, r7
 8005d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d3e:	4770      	bx	lr
 8005d40:	40023c00 	.word	0x40023c00

08005d44 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8005d44:	b480      	push	{r7}
 8005d46:	b083      	sub	sp, #12
 8005d48:	af00      	add	r7, sp, #0
 8005d4a:	6078      	str	r0, [r7, #4]
 8005d4c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8005d4e:	4b0d      	ldr	r3, [pc, #52]	; (8005d84 <FLASH_Program_Word+0x40>)
 8005d50:	691b      	ldr	r3, [r3, #16]
 8005d52:	4a0c      	ldr	r2, [pc, #48]	; (8005d84 <FLASH_Program_Word+0x40>)
 8005d54:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005d58:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8005d5a:	4b0a      	ldr	r3, [pc, #40]	; (8005d84 <FLASH_Program_Word+0x40>)
 8005d5c:	691b      	ldr	r3, [r3, #16]
 8005d5e:	4a09      	ldr	r2, [pc, #36]	; (8005d84 <FLASH_Program_Word+0x40>)
 8005d60:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005d64:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8005d66:	4b07      	ldr	r3, [pc, #28]	; (8005d84 <FLASH_Program_Word+0x40>)
 8005d68:	691b      	ldr	r3, [r3, #16]
 8005d6a:	4a06      	ldr	r2, [pc, #24]	; (8005d84 <FLASH_Program_Word+0x40>)
 8005d6c:	f043 0301 	orr.w	r3, r3, #1
 8005d70:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	683a      	ldr	r2, [r7, #0]
 8005d76:	601a      	str	r2, [r3, #0]
}
 8005d78:	bf00      	nop
 8005d7a:	370c      	adds	r7, #12
 8005d7c:	46bd      	mov	sp, r7
 8005d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d82:	4770      	bx	lr
 8005d84:	40023c00 	.word	0x40023c00

08005d88 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8005d88:	b480      	push	{r7}
 8005d8a:	b083      	sub	sp, #12
 8005d8c:	af00      	add	r7, sp, #0
 8005d8e:	6078      	str	r0, [r7, #4]
 8005d90:	460b      	mov	r3, r1
 8005d92:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8005d94:	4b0d      	ldr	r3, [pc, #52]	; (8005dcc <FLASH_Program_HalfWord+0x44>)
 8005d96:	691b      	ldr	r3, [r3, #16]
 8005d98:	4a0c      	ldr	r2, [pc, #48]	; (8005dcc <FLASH_Program_HalfWord+0x44>)
 8005d9a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005d9e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8005da0:	4b0a      	ldr	r3, [pc, #40]	; (8005dcc <FLASH_Program_HalfWord+0x44>)
 8005da2:	691b      	ldr	r3, [r3, #16]
 8005da4:	4a09      	ldr	r2, [pc, #36]	; (8005dcc <FLASH_Program_HalfWord+0x44>)
 8005da6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005daa:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8005dac:	4b07      	ldr	r3, [pc, #28]	; (8005dcc <FLASH_Program_HalfWord+0x44>)
 8005dae:	691b      	ldr	r3, [r3, #16]
 8005db0:	4a06      	ldr	r2, [pc, #24]	; (8005dcc <FLASH_Program_HalfWord+0x44>)
 8005db2:	f043 0301 	orr.w	r3, r3, #1
 8005db6:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	887a      	ldrh	r2, [r7, #2]
 8005dbc:	801a      	strh	r2, [r3, #0]
}
 8005dbe:	bf00      	nop
 8005dc0:	370c      	adds	r7, #12
 8005dc2:	46bd      	mov	sp, r7
 8005dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc8:	4770      	bx	lr
 8005dca:	bf00      	nop
 8005dcc:	40023c00 	.word	0x40023c00

08005dd0 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8005dd0:	b480      	push	{r7}
 8005dd2:	b083      	sub	sp, #12
 8005dd4:	af00      	add	r7, sp, #0
 8005dd6:	6078      	str	r0, [r7, #4]
 8005dd8:	460b      	mov	r3, r1
 8005dda:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8005ddc:	4b0c      	ldr	r3, [pc, #48]	; (8005e10 <FLASH_Program_Byte+0x40>)
 8005dde:	691b      	ldr	r3, [r3, #16]
 8005de0:	4a0b      	ldr	r2, [pc, #44]	; (8005e10 <FLASH_Program_Byte+0x40>)
 8005de2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005de6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8005de8:	4b09      	ldr	r3, [pc, #36]	; (8005e10 <FLASH_Program_Byte+0x40>)
 8005dea:	4a09      	ldr	r2, [pc, #36]	; (8005e10 <FLASH_Program_Byte+0x40>)
 8005dec:	691b      	ldr	r3, [r3, #16]
 8005dee:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8005df0:	4b07      	ldr	r3, [pc, #28]	; (8005e10 <FLASH_Program_Byte+0x40>)
 8005df2:	691b      	ldr	r3, [r3, #16]
 8005df4:	4a06      	ldr	r2, [pc, #24]	; (8005e10 <FLASH_Program_Byte+0x40>)
 8005df6:	f043 0301 	orr.w	r3, r3, #1
 8005dfa:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	78fa      	ldrb	r2, [r7, #3]
 8005e00:	701a      	strb	r2, [r3, #0]
}
 8005e02:	bf00      	nop
 8005e04:	370c      	adds	r7, #12
 8005e06:	46bd      	mov	sp, r7
 8005e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e0c:	4770      	bx	lr
 8005e0e:	bf00      	nop
 8005e10:	40023c00 	.word	0x40023c00

08005e14 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 8005e14:	b480      	push	{r7}
 8005e16:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8005e18:	4b2f      	ldr	r3, [pc, #188]	; (8005ed8 <FLASH_SetErrorCode+0xc4>)
 8005e1a:	68db      	ldr	r3, [r3, #12]
 8005e1c:	f003 0310 	and.w	r3, r3, #16
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d008      	beq.n	8005e36 <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8005e24:	4b2d      	ldr	r3, [pc, #180]	; (8005edc <FLASH_SetErrorCode+0xc8>)
 8005e26:	69db      	ldr	r3, [r3, #28]
 8005e28:	f043 0310 	orr.w	r3, r3, #16
 8005e2c:	4a2b      	ldr	r2, [pc, #172]	; (8005edc <FLASH_SetErrorCode+0xc8>)
 8005e2e:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8005e30:	4b29      	ldr	r3, [pc, #164]	; (8005ed8 <FLASH_SetErrorCode+0xc4>)
 8005e32:	2210      	movs	r2, #16
 8005e34:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8005e36:	4b28      	ldr	r3, [pc, #160]	; (8005ed8 <FLASH_SetErrorCode+0xc4>)
 8005e38:	68db      	ldr	r3, [r3, #12]
 8005e3a:	f003 0320 	and.w	r3, r3, #32
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d008      	beq.n	8005e54 <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8005e42:	4b26      	ldr	r3, [pc, #152]	; (8005edc <FLASH_SetErrorCode+0xc8>)
 8005e44:	69db      	ldr	r3, [r3, #28]
 8005e46:	f043 0308 	orr.w	r3, r3, #8
 8005e4a:	4a24      	ldr	r2, [pc, #144]	; (8005edc <FLASH_SetErrorCode+0xc8>)
 8005e4c:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8005e4e:	4b22      	ldr	r3, [pc, #136]	; (8005ed8 <FLASH_SetErrorCode+0xc4>)
 8005e50:	2220      	movs	r2, #32
 8005e52:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8005e54:	4b20      	ldr	r3, [pc, #128]	; (8005ed8 <FLASH_SetErrorCode+0xc4>)
 8005e56:	68db      	ldr	r3, [r3, #12]
 8005e58:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d008      	beq.n	8005e72 <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8005e60:	4b1e      	ldr	r3, [pc, #120]	; (8005edc <FLASH_SetErrorCode+0xc8>)
 8005e62:	69db      	ldr	r3, [r3, #28]
 8005e64:	f043 0304 	orr.w	r3, r3, #4
 8005e68:	4a1c      	ldr	r2, [pc, #112]	; (8005edc <FLASH_SetErrorCode+0xc8>)
 8005e6a:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8005e6c:	4b1a      	ldr	r3, [pc, #104]	; (8005ed8 <FLASH_SetErrorCode+0xc4>)
 8005e6e:	2240      	movs	r2, #64	; 0x40
 8005e70:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8005e72:	4b19      	ldr	r3, [pc, #100]	; (8005ed8 <FLASH_SetErrorCode+0xc4>)
 8005e74:	68db      	ldr	r3, [r3, #12]
 8005e76:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d008      	beq.n	8005e90 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 8005e7e:	4b17      	ldr	r3, [pc, #92]	; (8005edc <FLASH_SetErrorCode+0xc8>)
 8005e80:	69db      	ldr	r3, [r3, #28]
 8005e82:	f043 0302 	orr.w	r3, r3, #2
 8005e86:	4a15      	ldr	r2, [pc, #84]	; (8005edc <FLASH_SetErrorCode+0xc8>)
 8005e88:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8005e8a:	4b13      	ldr	r3, [pc, #76]	; (8005ed8 <FLASH_SetErrorCode+0xc4>)
 8005e8c:	2280      	movs	r2, #128	; 0x80
 8005e8e:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR) 
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR) != RESET)
 8005e90:	4b11      	ldr	r3, [pc, #68]	; (8005ed8 <FLASH_SetErrorCode+0xc4>)
 8005e92:	68db      	ldr	r3, [r3, #12]
 8005e94:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d009      	beq.n	8005eb0 <FLASH_SetErrorCode+0x9c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 8005e9c:	4b0f      	ldr	r3, [pc, #60]	; (8005edc <FLASH_SetErrorCode+0xc8>)
 8005e9e:	69db      	ldr	r3, [r3, #28]
 8005ea0:	f043 0301 	orr.w	r3, r3, #1
 8005ea4:	4a0d      	ldr	r2, [pc, #52]	; (8005edc <FLASH_SetErrorCode+0xc8>)
 8005ea6:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
 8005ea8:	4b0b      	ldr	r3, [pc, #44]	; (8005ed8 <FLASH_SetErrorCode+0xc4>)
 8005eaa:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005eae:	60da      	str	r2, [r3, #12]
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8005eb0:	4b09      	ldr	r3, [pc, #36]	; (8005ed8 <FLASH_SetErrorCode+0xc4>)
 8005eb2:	68db      	ldr	r3, [r3, #12]
 8005eb4:	f003 0302 	and.w	r3, r3, #2
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d008      	beq.n	8005ece <FLASH_SetErrorCode+0xba>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8005ebc:	4b07      	ldr	r3, [pc, #28]	; (8005edc <FLASH_SetErrorCode+0xc8>)
 8005ebe:	69db      	ldr	r3, [r3, #28]
 8005ec0:	f043 0320 	orr.w	r3, r3, #32
 8005ec4:	4a05      	ldr	r2, [pc, #20]	; (8005edc <FLASH_SetErrorCode+0xc8>)
 8005ec6:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8005ec8:	4b03      	ldr	r3, [pc, #12]	; (8005ed8 <FLASH_SetErrorCode+0xc4>)
 8005eca:	2202      	movs	r2, #2
 8005ecc:	60da      	str	r2, [r3, #12]
  }
}
 8005ece:	bf00      	nop
 8005ed0:	46bd      	mov	sp, r7
 8005ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ed6:	4770      	bx	lr
 8005ed8:	40023c00 	.word	0x40023c00
 8005edc:	20000978 	.word	0x20000978

08005ee0 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8005ee0:	b480      	push	{r7}
 8005ee2:	b085      	sub	sp, #20
 8005ee4:	af00      	add	r7, sp, #0
 8005ee6:	6078      	str	r0, [r7, #4]
 8005ee8:	460b      	mov	r3, r1
 8005eea:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8005eec:	2300      	movs	r3, #0
 8005eee:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8005ef0:	78fb      	ldrb	r3, [r7, #3]
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d102      	bne.n	8005efc <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 8005ef6:	2300      	movs	r3, #0
 8005ef8:	60fb      	str	r3, [r7, #12]
 8005efa:	e010      	b.n	8005f1e <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8005efc:	78fb      	ldrb	r3, [r7, #3]
 8005efe:	2b01      	cmp	r3, #1
 8005f00:	d103      	bne.n	8005f0a <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8005f02:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005f06:	60fb      	str	r3, [r7, #12]
 8005f08:	e009      	b.n	8005f1e <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8005f0a:	78fb      	ldrb	r3, [r7, #3]
 8005f0c:	2b02      	cmp	r3, #2
 8005f0e:	d103      	bne.n	8005f18 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8005f10:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005f14:	60fb      	str	r3, [r7, #12]
 8005f16:	e002      	b.n	8005f1e <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8005f18:	f44f 7340 	mov.w	r3, #768	; 0x300
 8005f1c:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8005f1e:	4b13      	ldr	r3, [pc, #76]	; (8005f6c <FLASH_Erase_Sector+0x8c>)
 8005f20:	691b      	ldr	r3, [r3, #16]
 8005f22:	4a12      	ldr	r2, [pc, #72]	; (8005f6c <FLASH_Erase_Sector+0x8c>)
 8005f24:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005f28:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8005f2a:	4b10      	ldr	r3, [pc, #64]	; (8005f6c <FLASH_Erase_Sector+0x8c>)
 8005f2c:	691a      	ldr	r2, [r3, #16]
 8005f2e:	490f      	ldr	r1, [pc, #60]	; (8005f6c <FLASH_Erase_Sector+0x8c>)
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	4313      	orrs	r3, r2
 8005f34:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8005f36:	4b0d      	ldr	r3, [pc, #52]	; (8005f6c <FLASH_Erase_Sector+0x8c>)
 8005f38:	691b      	ldr	r3, [r3, #16]
 8005f3a:	4a0c      	ldr	r2, [pc, #48]	; (8005f6c <FLASH_Erase_Sector+0x8c>)
 8005f3c:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8005f40:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8005f42:	4b0a      	ldr	r3, [pc, #40]	; (8005f6c <FLASH_Erase_Sector+0x8c>)
 8005f44:	691a      	ldr	r2, [r3, #16]
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	00db      	lsls	r3, r3, #3
 8005f4a:	4313      	orrs	r3, r2
 8005f4c:	4a07      	ldr	r2, [pc, #28]	; (8005f6c <FLASH_Erase_Sector+0x8c>)
 8005f4e:	f043 0302 	orr.w	r3, r3, #2
 8005f52:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8005f54:	4b05      	ldr	r3, [pc, #20]	; (8005f6c <FLASH_Erase_Sector+0x8c>)
 8005f56:	691b      	ldr	r3, [r3, #16]
 8005f58:	4a04      	ldr	r2, [pc, #16]	; (8005f6c <FLASH_Erase_Sector+0x8c>)
 8005f5a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005f5e:	6113      	str	r3, [r2, #16]
}
 8005f60:	bf00      	nop
 8005f62:	3714      	adds	r7, #20
 8005f64:	46bd      	mov	sp, r7
 8005f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f6a:	4770      	bx	lr
 8005f6c:	40023c00 	.word	0x40023c00

08005f70 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005f70:	b480      	push	{r7}
 8005f72:	b089      	sub	sp, #36	; 0x24
 8005f74:	af00      	add	r7, sp, #0
 8005f76:	6078      	str	r0, [r7, #4]
 8005f78:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005f7a:	2300      	movs	r3, #0
 8005f7c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005f7e:	2300      	movs	r3, #0
 8005f80:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8005f82:	2300      	movs	r3, #0
 8005f84:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005f86:	2300      	movs	r3, #0
 8005f88:	61fb      	str	r3, [r7, #28]
 8005f8a:	e165      	b.n	8006258 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005f8c:	2201      	movs	r2, #1
 8005f8e:	69fb      	ldr	r3, [r7, #28]
 8005f90:	fa02 f303 	lsl.w	r3, r2, r3
 8005f94:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005f96:	683b      	ldr	r3, [r7, #0]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	697a      	ldr	r2, [r7, #20]
 8005f9c:	4013      	ands	r3, r2
 8005f9e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005fa0:	693a      	ldr	r2, [r7, #16]
 8005fa2:	697b      	ldr	r3, [r7, #20]
 8005fa4:	429a      	cmp	r2, r3
 8005fa6:	f040 8154 	bne.w	8006252 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005faa:	683b      	ldr	r3, [r7, #0]
 8005fac:	685b      	ldr	r3, [r3, #4]
 8005fae:	f003 0303 	and.w	r3, r3, #3
 8005fb2:	2b01      	cmp	r3, #1
 8005fb4:	d005      	beq.n	8005fc2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005fb6:	683b      	ldr	r3, [r7, #0]
 8005fb8:	685b      	ldr	r3, [r3, #4]
 8005fba:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005fbe:	2b02      	cmp	r3, #2
 8005fc0:	d130      	bne.n	8006024 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	689b      	ldr	r3, [r3, #8]
 8005fc6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005fc8:	69fb      	ldr	r3, [r7, #28]
 8005fca:	005b      	lsls	r3, r3, #1
 8005fcc:	2203      	movs	r2, #3
 8005fce:	fa02 f303 	lsl.w	r3, r2, r3
 8005fd2:	43db      	mvns	r3, r3
 8005fd4:	69ba      	ldr	r2, [r7, #24]
 8005fd6:	4013      	ands	r3, r2
 8005fd8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005fda:	683b      	ldr	r3, [r7, #0]
 8005fdc:	68da      	ldr	r2, [r3, #12]
 8005fde:	69fb      	ldr	r3, [r7, #28]
 8005fe0:	005b      	lsls	r3, r3, #1
 8005fe2:	fa02 f303 	lsl.w	r3, r2, r3
 8005fe6:	69ba      	ldr	r2, [r7, #24]
 8005fe8:	4313      	orrs	r3, r2
 8005fea:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	69ba      	ldr	r2, [r7, #24]
 8005ff0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	685b      	ldr	r3, [r3, #4]
 8005ff6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005ff8:	2201      	movs	r2, #1
 8005ffa:	69fb      	ldr	r3, [r7, #28]
 8005ffc:	fa02 f303 	lsl.w	r3, r2, r3
 8006000:	43db      	mvns	r3, r3
 8006002:	69ba      	ldr	r2, [r7, #24]
 8006004:	4013      	ands	r3, r2
 8006006:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006008:	683b      	ldr	r3, [r7, #0]
 800600a:	685b      	ldr	r3, [r3, #4]
 800600c:	091b      	lsrs	r3, r3, #4
 800600e:	f003 0201 	and.w	r2, r3, #1
 8006012:	69fb      	ldr	r3, [r7, #28]
 8006014:	fa02 f303 	lsl.w	r3, r2, r3
 8006018:	69ba      	ldr	r2, [r7, #24]
 800601a:	4313      	orrs	r3, r2
 800601c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	69ba      	ldr	r2, [r7, #24]
 8006022:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006024:	683b      	ldr	r3, [r7, #0]
 8006026:	685b      	ldr	r3, [r3, #4]
 8006028:	f003 0303 	and.w	r3, r3, #3
 800602c:	2b03      	cmp	r3, #3
 800602e:	d017      	beq.n	8006060 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	68db      	ldr	r3, [r3, #12]
 8006034:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8006036:	69fb      	ldr	r3, [r7, #28]
 8006038:	005b      	lsls	r3, r3, #1
 800603a:	2203      	movs	r2, #3
 800603c:	fa02 f303 	lsl.w	r3, r2, r3
 8006040:	43db      	mvns	r3, r3
 8006042:	69ba      	ldr	r2, [r7, #24]
 8006044:	4013      	ands	r3, r2
 8006046:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006048:	683b      	ldr	r3, [r7, #0]
 800604a:	689a      	ldr	r2, [r3, #8]
 800604c:	69fb      	ldr	r3, [r7, #28]
 800604e:	005b      	lsls	r3, r3, #1
 8006050:	fa02 f303 	lsl.w	r3, r2, r3
 8006054:	69ba      	ldr	r2, [r7, #24]
 8006056:	4313      	orrs	r3, r2
 8006058:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	69ba      	ldr	r2, [r7, #24]
 800605e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006060:	683b      	ldr	r3, [r7, #0]
 8006062:	685b      	ldr	r3, [r3, #4]
 8006064:	f003 0303 	and.w	r3, r3, #3
 8006068:	2b02      	cmp	r3, #2
 800606a:	d123      	bne.n	80060b4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800606c:	69fb      	ldr	r3, [r7, #28]
 800606e:	08da      	lsrs	r2, r3, #3
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	3208      	adds	r2, #8
 8006074:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006078:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800607a:	69fb      	ldr	r3, [r7, #28]
 800607c:	f003 0307 	and.w	r3, r3, #7
 8006080:	009b      	lsls	r3, r3, #2
 8006082:	220f      	movs	r2, #15
 8006084:	fa02 f303 	lsl.w	r3, r2, r3
 8006088:	43db      	mvns	r3, r3
 800608a:	69ba      	ldr	r2, [r7, #24]
 800608c:	4013      	ands	r3, r2
 800608e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8006090:	683b      	ldr	r3, [r7, #0]
 8006092:	691a      	ldr	r2, [r3, #16]
 8006094:	69fb      	ldr	r3, [r7, #28]
 8006096:	f003 0307 	and.w	r3, r3, #7
 800609a:	009b      	lsls	r3, r3, #2
 800609c:	fa02 f303 	lsl.w	r3, r2, r3
 80060a0:	69ba      	ldr	r2, [r7, #24]
 80060a2:	4313      	orrs	r3, r2
 80060a4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80060a6:	69fb      	ldr	r3, [r7, #28]
 80060a8:	08da      	lsrs	r2, r3, #3
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	3208      	adds	r2, #8
 80060ae:	69b9      	ldr	r1, [r7, #24]
 80060b0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80060ba:	69fb      	ldr	r3, [r7, #28]
 80060bc:	005b      	lsls	r3, r3, #1
 80060be:	2203      	movs	r2, #3
 80060c0:	fa02 f303 	lsl.w	r3, r2, r3
 80060c4:	43db      	mvns	r3, r3
 80060c6:	69ba      	ldr	r2, [r7, #24]
 80060c8:	4013      	ands	r3, r2
 80060ca:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80060cc:	683b      	ldr	r3, [r7, #0]
 80060ce:	685b      	ldr	r3, [r3, #4]
 80060d0:	f003 0203 	and.w	r2, r3, #3
 80060d4:	69fb      	ldr	r3, [r7, #28]
 80060d6:	005b      	lsls	r3, r3, #1
 80060d8:	fa02 f303 	lsl.w	r3, r2, r3
 80060dc:	69ba      	ldr	r2, [r7, #24]
 80060de:	4313      	orrs	r3, r2
 80060e0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	69ba      	ldr	r2, [r7, #24]
 80060e6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80060e8:	683b      	ldr	r3, [r7, #0]
 80060ea:	685b      	ldr	r3, [r3, #4]
 80060ec:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	f000 80ae 	beq.w	8006252 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80060f6:	2300      	movs	r3, #0
 80060f8:	60fb      	str	r3, [r7, #12]
 80060fa:	4b5d      	ldr	r3, [pc, #372]	; (8006270 <HAL_GPIO_Init+0x300>)
 80060fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80060fe:	4a5c      	ldr	r2, [pc, #368]	; (8006270 <HAL_GPIO_Init+0x300>)
 8006100:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006104:	6453      	str	r3, [r2, #68]	; 0x44
 8006106:	4b5a      	ldr	r3, [pc, #360]	; (8006270 <HAL_GPIO_Init+0x300>)
 8006108:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800610a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800610e:	60fb      	str	r3, [r7, #12]
 8006110:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006112:	4a58      	ldr	r2, [pc, #352]	; (8006274 <HAL_GPIO_Init+0x304>)
 8006114:	69fb      	ldr	r3, [r7, #28]
 8006116:	089b      	lsrs	r3, r3, #2
 8006118:	3302      	adds	r3, #2
 800611a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800611e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8006120:	69fb      	ldr	r3, [r7, #28]
 8006122:	f003 0303 	and.w	r3, r3, #3
 8006126:	009b      	lsls	r3, r3, #2
 8006128:	220f      	movs	r2, #15
 800612a:	fa02 f303 	lsl.w	r3, r2, r3
 800612e:	43db      	mvns	r3, r3
 8006130:	69ba      	ldr	r2, [r7, #24]
 8006132:	4013      	ands	r3, r2
 8006134:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	4a4f      	ldr	r2, [pc, #316]	; (8006278 <HAL_GPIO_Init+0x308>)
 800613a:	4293      	cmp	r3, r2
 800613c:	d025      	beq.n	800618a <HAL_GPIO_Init+0x21a>
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	4a4e      	ldr	r2, [pc, #312]	; (800627c <HAL_GPIO_Init+0x30c>)
 8006142:	4293      	cmp	r3, r2
 8006144:	d01f      	beq.n	8006186 <HAL_GPIO_Init+0x216>
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	4a4d      	ldr	r2, [pc, #308]	; (8006280 <HAL_GPIO_Init+0x310>)
 800614a:	4293      	cmp	r3, r2
 800614c:	d019      	beq.n	8006182 <HAL_GPIO_Init+0x212>
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	4a4c      	ldr	r2, [pc, #304]	; (8006284 <HAL_GPIO_Init+0x314>)
 8006152:	4293      	cmp	r3, r2
 8006154:	d013      	beq.n	800617e <HAL_GPIO_Init+0x20e>
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	4a4b      	ldr	r2, [pc, #300]	; (8006288 <HAL_GPIO_Init+0x318>)
 800615a:	4293      	cmp	r3, r2
 800615c:	d00d      	beq.n	800617a <HAL_GPIO_Init+0x20a>
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	4a4a      	ldr	r2, [pc, #296]	; (800628c <HAL_GPIO_Init+0x31c>)
 8006162:	4293      	cmp	r3, r2
 8006164:	d007      	beq.n	8006176 <HAL_GPIO_Init+0x206>
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	4a49      	ldr	r2, [pc, #292]	; (8006290 <HAL_GPIO_Init+0x320>)
 800616a:	4293      	cmp	r3, r2
 800616c:	d101      	bne.n	8006172 <HAL_GPIO_Init+0x202>
 800616e:	2306      	movs	r3, #6
 8006170:	e00c      	b.n	800618c <HAL_GPIO_Init+0x21c>
 8006172:	2307      	movs	r3, #7
 8006174:	e00a      	b.n	800618c <HAL_GPIO_Init+0x21c>
 8006176:	2305      	movs	r3, #5
 8006178:	e008      	b.n	800618c <HAL_GPIO_Init+0x21c>
 800617a:	2304      	movs	r3, #4
 800617c:	e006      	b.n	800618c <HAL_GPIO_Init+0x21c>
 800617e:	2303      	movs	r3, #3
 8006180:	e004      	b.n	800618c <HAL_GPIO_Init+0x21c>
 8006182:	2302      	movs	r3, #2
 8006184:	e002      	b.n	800618c <HAL_GPIO_Init+0x21c>
 8006186:	2301      	movs	r3, #1
 8006188:	e000      	b.n	800618c <HAL_GPIO_Init+0x21c>
 800618a:	2300      	movs	r3, #0
 800618c:	69fa      	ldr	r2, [r7, #28]
 800618e:	f002 0203 	and.w	r2, r2, #3
 8006192:	0092      	lsls	r2, r2, #2
 8006194:	4093      	lsls	r3, r2
 8006196:	69ba      	ldr	r2, [r7, #24]
 8006198:	4313      	orrs	r3, r2
 800619a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800619c:	4935      	ldr	r1, [pc, #212]	; (8006274 <HAL_GPIO_Init+0x304>)
 800619e:	69fb      	ldr	r3, [r7, #28]
 80061a0:	089b      	lsrs	r3, r3, #2
 80061a2:	3302      	adds	r3, #2
 80061a4:	69ba      	ldr	r2, [r7, #24]
 80061a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80061aa:	4b3a      	ldr	r3, [pc, #232]	; (8006294 <HAL_GPIO_Init+0x324>)
 80061ac:	689b      	ldr	r3, [r3, #8]
 80061ae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80061b0:	693b      	ldr	r3, [r7, #16]
 80061b2:	43db      	mvns	r3, r3
 80061b4:	69ba      	ldr	r2, [r7, #24]
 80061b6:	4013      	ands	r3, r2
 80061b8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80061ba:	683b      	ldr	r3, [r7, #0]
 80061bc:	685b      	ldr	r3, [r3, #4]
 80061be:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d003      	beq.n	80061ce <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80061c6:	69ba      	ldr	r2, [r7, #24]
 80061c8:	693b      	ldr	r3, [r7, #16]
 80061ca:	4313      	orrs	r3, r2
 80061cc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80061ce:	4a31      	ldr	r2, [pc, #196]	; (8006294 <HAL_GPIO_Init+0x324>)
 80061d0:	69bb      	ldr	r3, [r7, #24]
 80061d2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80061d4:	4b2f      	ldr	r3, [pc, #188]	; (8006294 <HAL_GPIO_Init+0x324>)
 80061d6:	68db      	ldr	r3, [r3, #12]
 80061d8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80061da:	693b      	ldr	r3, [r7, #16]
 80061dc:	43db      	mvns	r3, r3
 80061de:	69ba      	ldr	r2, [r7, #24]
 80061e0:	4013      	ands	r3, r2
 80061e2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80061e4:	683b      	ldr	r3, [r7, #0]
 80061e6:	685b      	ldr	r3, [r3, #4]
 80061e8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d003      	beq.n	80061f8 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80061f0:	69ba      	ldr	r2, [r7, #24]
 80061f2:	693b      	ldr	r3, [r7, #16]
 80061f4:	4313      	orrs	r3, r2
 80061f6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80061f8:	4a26      	ldr	r2, [pc, #152]	; (8006294 <HAL_GPIO_Init+0x324>)
 80061fa:	69bb      	ldr	r3, [r7, #24]
 80061fc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80061fe:	4b25      	ldr	r3, [pc, #148]	; (8006294 <HAL_GPIO_Init+0x324>)
 8006200:	685b      	ldr	r3, [r3, #4]
 8006202:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006204:	693b      	ldr	r3, [r7, #16]
 8006206:	43db      	mvns	r3, r3
 8006208:	69ba      	ldr	r2, [r7, #24]
 800620a:	4013      	ands	r3, r2
 800620c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800620e:	683b      	ldr	r3, [r7, #0]
 8006210:	685b      	ldr	r3, [r3, #4]
 8006212:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006216:	2b00      	cmp	r3, #0
 8006218:	d003      	beq.n	8006222 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800621a:	69ba      	ldr	r2, [r7, #24]
 800621c:	693b      	ldr	r3, [r7, #16]
 800621e:	4313      	orrs	r3, r2
 8006220:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8006222:	4a1c      	ldr	r2, [pc, #112]	; (8006294 <HAL_GPIO_Init+0x324>)
 8006224:	69bb      	ldr	r3, [r7, #24]
 8006226:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8006228:	4b1a      	ldr	r3, [pc, #104]	; (8006294 <HAL_GPIO_Init+0x324>)
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800622e:	693b      	ldr	r3, [r7, #16]
 8006230:	43db      	mvns	r3, r3
 8006232:	69ba      	ldr	r2, [r7, #24]
 8006234:	4013      	ands	r3, r2
 8006236:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006238:	683b      	ldr	r3, [r7, #0]
 800623a:	685b      	ldr	r3, [r3, #4]
 800623c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006240:	2b00      	cmp	r3, #0
 8006242:	d003      	beq.n	800624c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8006244:	69ba      	ldr	r2, [r7, #24]
 8006246:	693b      	ldr	r3, [r7, #16]
 8006248:	4313      	orrs	r3, r2
 800624a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800624c:	4a11      	ldr	r2, [pc, #68]	; (8006294 <HAL_GPIO_Init+0x324>)
 800624e:	69bb      	ldr	r3, [r7, #24]
 8006250:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006252:	69fb      	ldr	r3, [r7, #28]
 8006254:	3301      	adds	r3, #1
 8006256:	61fb      	str	r3, [r7, #28]
 8006258:	69fb      	ldr	r3, [r7, #28]
 800625a:	2b0f      	cmp	r3, #15
 800625c:	f67f ae96 	bls.w	8005f8c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8006260:	bf00      	nop
 8006262:	bf00      	nop
 8006264:	3724      	adds	r7, #36	; 0x24
 8006266:	46bd      	mov	sp, r7
 8006268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800626c:	4770      	bx	lr
 800626e:	bf00      	nop
 8006270:	40023800 	.word	0x40023800
 8006274:	40013800 	.word	0x40013800
 8006278:	40020000 	.word	0x40020000
 800627c:	40020400 	.word	0x40020400
 8006280:	40020800 	.word	0x40020800
 8006284:	40020c00 	.word	0x40020c00
 8006288:	40021000 	.word	0x40021000
 800628c:	40021400 	.word	0x40021400
 8006290:	40021800 	.word	0x40021800
 8006294:	40013c00 	.word	0x40013c00

08006298 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006298:	b480      	push	{r7}
 800629a:	b085      	sub	sp, #20
 800629c:	af00      	add	r7, sp, #0
 800629e:	6078      	str	r0, [r7, #4]
 80062a0:	460b      	mov	r3, r1
 80062a2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	691a      	ldr	r2, [r3, #16]
 80062a8:	887b      	ldrh	r3, [r7, #2]
 80062aa:	4013      	ands	r3, r2
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d002      	beq.n	80062b6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80062b0:	2301      	movs	r3, #1
 80062b2:	73fb      	strb	r3, [r7, #15]
 80062b4:	e001      	b.n	80062ba <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80062b6:	2300      	movs	r3, #0
 80062b8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80062ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80062bc:	4618      	mov	r0, r3
 80062be:	3714      	adds	r7, #20
 80062c0:	46bd      	mov	sp, r7
 80062c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062c6:	4770      	bx	lr

080062c8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80062c8:	b480      	push	{r7}
 80062ca:	b083      	sub	sp, #12
 80062cc:	af00      	add	r7, sp, #0
 80062ce:	6078      	str	r0, [r7, #4]
 80062d0:	460b      	mov	r3, r1
 80062d2:	807b      	strh	r3, [r7, #2]
 80062d4:	4613      	mov	r3, r2
 80062d6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80062d8:	787b      	ldrb	r3, [r7, #1]
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d003      	beq.n	80062e6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80062de:	887a      	ldrh	r2, [r7, #2]
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80062e4:	e003      	b.n	80062ee <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80062e6:	887b      	ldrh	r3, [r7, #2]
 80062e8:	041a      	lsls	r2, r3, #16
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	619a      	str	r2, [r3, #24]
}
 80062ee:	bf00      	nop
 80062f0:	370c      	adds	r7, #12
 80062f2:	46bd      	mov	sp, r7
 80062f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f8:	4770      	bx	lr

080062fa <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80062fa:	b480      	push	{r7}
 80062fc:	b085      	sub	sp, #20
 80062fe:	af00      	add	r7, sp, #0
 8006300:	6078      	str	r0, [r7, #4]
 8006302:	460b      	mov	r3, r1
 8006304:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	695b      	ldr	r3, [r3, #20]
 800630a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800630c:	887a      	ldrh	r2, [r7, #2]
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	4013      	ands	r3, r2
 8006312:	041a      	lsls	r2, r3, #16
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	43d9      	mvns	r1, r3
 8006318:	887b      	ldrh	r3, [r7, #2]
 800631a:	400b      	ands	r3, r1
 800631c:	431a      	orrs	r2, r3
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	619a      	str	r2, [r3, #24]
}
 8006322:	bf00      	nop
 8006324:	3714      	adds	r7, #20
 8006326:	46bd      	mov	sp, r7
 8006328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800632c:	4770      	bx	lr
	...

08006330 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006330:	b580      	push	{r7, lr}
 8006332:	b082      	sub	sp, #8
 8006334:	af00      	add	r7, sp, #0
 8006336:	4603      	mov	r3, r0
 8006338:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800633a:	4b08      	ldr	r3, [pc, #32]	; (800635c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800633c:	695a      	ldr	r2, [r3, #20]
 800633e:	88fb      	ldrh	r3, [r7, #6]
 8006340:	4013      	ands	r3, r2
 8006342:	2b00      	cmp	r3, #0
 8006344:	d006      	beq.n	8006354 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8006346:	4a05      	ldr	r2, [pc, #20]	; (800635c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006348:	88fb      	ldrh	r3, [r7, #6]
 800634a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800634c:	88fb      	ldrh	r3, [r7, #6]
 800634e:	4618      	mov	r0, r3
 8006350:	f7fd fad4 	bl	80038fc <HAL_GPIO_EXTI_Callback>
  }
}
 8006354:	bf00      	nop
 8006356:	3708      	adds	r7, #8
 8006358:	46bd      	mov	sp, r7
 800635a:	bd80      	pop	{r7, pc}
 800635c:	40013c00 	.word	0x40013c00

08006360 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8006360:	b580      	push	{r7, lr}
 8006362:	b082      	sub	sp, #8
 8006364:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8006366:	2300      	movs	r3, #0
 8006368:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800636a:	2300      	movs	r3, #0
 800636c:	603b      	str	r3, [r7, #0]
 800636e:	4b20      	ldr	r3, [pc, #128]	; (80063f0 <HAL_PWREx_EnableOverDrive+0x90>)
 8006370:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006372:	4a1f      	ldr	r2, [pc, #124]	; (80063f0 <HAL_PWREx_EnableOverDrive+0x90>)
 8006374:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006378:	6413      	str	r3, [r2, #64]	; 0x40
 800637a:	4b1d      	ldr	r3, [pc, #116]	; (80063f0 <HAL_PWREx_EnableOverDrive+0x90>)
 800637c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800637e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006382:	603b      	str	r3, [r7, #0]
 8006384:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8006386:	4b1b      	ldr	r3, [pc, #108]	; (80063f4 <HAL_PWREx_EnableOverDrive+0x94>)
 8006388:	2201      	movs	r2, #1
 800638a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800638c:	f7fe f8f6 	bl	800457c <HAL_GetTick>
 8006390:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8006392:	e009      	b.n	80063a8 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8006394:	f7fe f8f2 	bl	800457c <HAL_GetTick>
 8006398:	4602      	mov	r2, r0
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	1ad3      	subs	r3, r2, r3
 800639e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80063a2:	d901      	bls.n	80063a8 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 80063a4:	2303      	movs	r3, #3
 80063a6:	e01f      	b.n	80063e8 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80063a8:	4b13      	ldr	r3, [pc, #76]	; (80063f8 <HAL_PWREx_EnableOverDrive+0x98>)
 80063aa:	685b      	ldr	r3, [r3, #4]
 80063ac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80063b0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80063b4:	d1ee      	bne.n	8006394 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80063b6:	4b11      	ldr	r3, [pc, #68]	; (80063fc <HAL_PWREx_EnableOverDrive+0x9c>)
 80063b8:	2201      	movs	r2, #1
 80063ba:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80063bc:	f7fe f8de 	bl	800457c <HAL_GetTick>
 80063c0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80063c2:	e009      	b.n	80063d8 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80063c4:	f7fe f8da 	bl	800457c <HAL_GetTick>
 80063c8:	4602      	mov	r2, r0
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	1ad3      	subs	r3, r2, r3
 80063ce:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80063d2:	d901      	bls.n	80063d8 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 80063d4:	2303      	movs	r3, #3
 80063d6:	e007      	b.n	80063e8 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80063d8:	4b07      	ldr	r3, [pc, #28]	; (80063f8 <HAL_PWREx_EnableOverDrive+0x98>)
 80063da:	685b      	ldr	r3, [r3, #4]
 80063dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80063e0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80063e4:	d1ee      	bne.n	80063c4 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 80063e6:	2300      	movs	r3, #0
}
 80063e8:	4618      	mov	r0, r3
 80063ea:	3708      	adds	r7, #8
 80063ec:	46bd      	mov	sp, r7
 80063ee:	bd80      	pop	{r7, pc}
 80063f0:	40023800 	.word	0x40023800
 80063f4:	420e0040 	.word	0x420e0040
 80063f8:	40007000 	.word	0x40007000
 80063fc:	420e0044 	.word	0x420e0044

08006400 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006400:	b580      	push	{r7, lr}
 8006402:	b084      	sub	sp, #16
 8006404:	af00      	add	r7, sp, #0
 8006406:	6078      	str	r0, [r7, #4]
 8006408:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	2b00      	cmp	r3, #0
 800640e:	d101      	bne.n	8006414 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006410:	2301      	movs	r3, #1
 8006412:	e0cc      	b.n	80065ae <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006414:	4b68      	ldr	r3, [pc, #416]	; (80065b8 <HAL_RCC_ClockConfig+0x1b8>)
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	f003 030f 	and.w	r3, r3, #15
 800641c:	683a      	ldr	r2, [r7, #0]
 800641e:	429a      	cmp	r2, r3
 8006420:	d90c      	bls.n	800643c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006422:	4b65      	ldr	r3, [pc, #404]	; (80065b8 <HAL_RCC_ClockConfig+0x1b8>)
 8006424:	683a      	ldr	r2, [r7, #0]
 8006426:	b2d2      	uxtb	r2, r2
 8006428:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800642a:	4b63      	ldr	r3, [pc, #396]	; (80065b8 <HAL_RCC_ClockConfig+0x1b8>)
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	f003 030f 	and.w	r3, r3, #15
 8006432:	683a      	ldr	r2, [r7, #0]
 8006434:	429a      	cmp	r2, r3
 8006436:	d001      	beq.n	800643c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006438:	2301      	movs	r3, #1
 800643a:	e0b8      	b.n	80065ae <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	f003 0302 	and.w	r3, r3, #2
 8006444:	2b00      	cmp	r3, #0
 8006446:	d020      	beq.n	800648a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	f003 0304 	and.w	r3, r3, #4
 8006450:	2b00      	cmp	r3, #0
 8006452:	d005      	beq.n	8006460 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006454:	4b59      	ldr	r3, [pc, #356]	; (80065bc <HAL_RCC_ClockConfig+0x1bc>)
 8006456:	689b      	ldr	r3, [r3, #8]
 8006458:	4a58      	ldr	r2, [pc, #352]	; (80065bc <HAL_RCC_ClockConfig+0x1bc>)
 800645a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800645e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	f003 0308 	and.w	r3, r3, #8
 8006468:	2b00      	cmp	r3, #0
 800646a:	d005      	beq.n	8006478 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800646c:	4b53      	ldr	r3, [pc, #332]	; (80065bc <HAL_RCC_ClockConfig+0x1bc>)
 800646e:	689b      	ldr	r3, [r3, #8]
 8006470:	4a52      	ldr	r2, [pc, #328]	; (80065bc <HAL_RCC_ClockConfig+0x1bc>)
 8006472:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8006476:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006478:	4b50      	ldr	r3, [pc, #320]	; (80065bc <HAL_RCC_ClockConfig+0x1bc>)
 800647a:	689b      	ldr	r3, [r3, #8]
 800647c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	689b      	ldr	r3, [r3, #8]
 8006484:	494d      	ldr	r1, [pc, #308]	; (80065bc <HAL_RCC_ClockConfig+0x1bc>)
 8006486:	4313      	orrs	r3, r2
 8006488:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	f003 0301 	and.w	r3, r3, #1
 8006492:	2b00      	cmp	r3, #0
 8006494:	d044      	beq.n	8006520 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	685b      	ldr	r3, [r3, #4]
 800649a:	2b01      	cmp	r3, #1
 800649c:	d107      	bne.n	80064ae <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800649e:	4b47      	ldr	r3, [pc, #284]	; (80065bc <HAL_RCC_ClockConfig+0x1bc>)
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d119      	bne.n	80064de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80064aa:	2301      	movs	r3, #1
 80064ac:	e07f      	b.n	80065ae <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	685b      	ldr	r3, [r3, #4]
 80064b2:	2b02      	cmp	r3, #2
 80064b4:	d003      	beq.n	80064be <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80064ba:	2b03      	cmp	r3, #3
 80064bc:	d107      	bne.n	80064ce <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80064be:	4b3f      	ldr	r3, [pc, #252]	; (80065bc <HAL_RCC_ClockConfig+0x1bc>)
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d109      	bne.n	80064de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80064ca:	2301      	movs	r3, #1
 80064cc:	e06f      	b.n	80065ae <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80064ce:	4b3b      	ldr	r3, [pc, #236]	; (80065bc <HAL_RCC_ClockConfig+0x1bc>)
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	f003 0302 	and.w	r3, r3, #2
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d101      	bne.n	80064de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80064da:	2301      	movs	r3, #1
 80064dc:	e067      	b.n	80065ae <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80064de:	4b37      	ldr	r3, [pc, #220]	; (80065bc <HAL_RCC_ClockConfig+0x1bc>)
 80064e0:	689b      	ldr	r3, [r3, #8]
 80064e2:	f023 0203 	bic.w	r2, r3, #3
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	685b      	ldr	r3, [r3, #4]
 80064ea:	4934      	ldr	r1, [pc, #208]	; (80065bc <HAL_RCC_ClockConfig+0x1bc>)
 80064ec:	4313      	orrs	r3, r2
 80064ee:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80064f0:	f7fe f844 	bl	800457c <HAL_GetTick>
 80064f4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80064f6:	e00a      	b.n	800650e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80064f8:	f7fe f840 	bl	800457c <HAL_GetTick>
 80064fc:	4602      	mov	r2, r0
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	1ad3      	subs	r3, r2, r3
 8006502:	f241 3288 	movw	r2, #5000	; 0x1388
 8006506:	4293      	cmp	r3, r2
 8006508:	d901      	bls.n	800650e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800650a:	2303      	movs	r3, #3
 800650c:	e04f      	b.n	80065ae <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800650e:	4b2b      	ldr	r3, [pc, #172]	; (80065bc <HAL_RCC_ClockConfig+0x1bc>)
 8006510:	689b      	ldr	r3, [r3, #8]
 8006512:	f003 020c 	and.w	r2, r3, #12
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	685b      	ldr	r3, [r3, #4]
 800651a:	009b      	lsls	r3, r3, #2
 800651c:	429a      	cmp	r2, r3
 800651e:	d1eb      	bne.n	80064f8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006520:	4b25      	ldr	r3, [pc, #148]	; (80065b8 <HAL_RCC_ClockConfig+0x1b8>)
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	f003 030f 	and.w	r3, r3, #15
 8006528:	683a      	ldr	r2, [r7, #0]
 800652a:	429a      	cmp	r2, r3
 800652c:	d20c      	bcs.n	8006548 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800652e:	4b22      	ldr	r3, [pc, #136]	; (80065b8 <HAL_RCC_ClockConfig+0x1b8>)
 8006530:	683a      	ldr	r2, [r7, #0]
 8006532:	b2d2      	uxtb	r2, r2
 8006534:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006536:	4b20      	ldr	r3, [pc, #128]	; (80065b8 <HAL_RCC_ClockConfig+0x1b8>)
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	f003 030f 	and.w	r3, r3, #15
 800653e:	683a      	ldr	r2, [r7, #0]
 8006540:	429a      	cmp	r2, r3
 8006542:	d001      	beq.n	8006548 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006544:	2301      	movs	r3, #1
 8006546:	e032      	b.n	80065ae <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	f003 0304 	and.w	r3, r3, #4
 8006550:	2b00      	cmp	r3, #0
 8006552:	d008      	beq.n	8006566 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006554:	4b19      	ldr	r3, [pc, #100]	; (80065bc <HAL_RCC_ClockConfig+0x1bc>)
 8006556:	689b      	ldr	r3, [r3, #8]
 8006558:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	68db      	ldr	r3, [r3, #12]
 8006560:	4916      	ldr	r1, [pc, #88]	; (80065bc <HAL_RCC_ClockConfig+0x1bc>)
 8006562:	4313      	orrs	r3, r2
 8006564:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	f003 0308 	and.w	r3, r3, #8
 800656e:	2b00      	cmp	r3, #0
 8006570:	d009      	beq.n	8006586 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006572:	4b12      	ldr	r3, [pc, #72]	; (80065bc <HAL_RCC_ClockConfig+0x1bc>)
 8006574:	689b      	ldr	r3, [r3, #8]
 8006576:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	691b      	ldr	r3, [r3, #16]
 800657e:	00db      	lsls	r3, r3, #3
 8006580:	490e      	ldr	r1, [pc, #56]	; (80065bc <HAL_RCC_ClockConfig+0x1bc>)
 8006582:	4313      	orrs	r3, r2
 8006584:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006586:	f000 f855 	bl	8006634 <HAL_RCC_GetSysClockFreq>
 800658a:	4602      	mov	r2, r0
 800658c:	4b0b      	ldr	r3, [pc, #44]	; (80065bc <HAL_RCC_ClockConfig+0x1bc>)
 800658e:	689b      	ldr	r3, [r3, #8]
 8006590:	091b      	lsrs	r3, r3, #4
 8006592:	f003 030f 	and.w	r3, r3, #15
 8006596:	490a      	ldr	r1, [pc, #40]	; (80065c0 <HAL_RCC_ClockConfig+0x1c0>)
 8006598:	5ccb      	ldrb	r3, [r1, r3]
 800659a:	fa22 f303 	lsr.w	r3, r2, r3
 800659e:	4a09      	ldr	r2, [pc, #36]	; (80065c4 <HAL_RCC_ClockConfig+0x1c4>)
 80065a0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80065a2:	4b09      	ldr	r3, [pc, #36]	; (80065c8 <HAL_RCC_ClockConfig+0x1c8>)
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	4618      	mov	r0, r3
 80065a8:	f7fd ffa4 	bl	80044f4 <HAL_InitTick>

  return HAL_OK;
 80065ac:	2300      	movs	r3, #0
}
 80065ae:	4618      	mov	r0, r3
 80065b0:	3710      	adds	r7, #16
 80065b2:	46bd      	mov	sp, r7
 80065b4:	bd80      	pop	{r7, pc}
 80065b6:	bf00      	nop
 80065b8:	40023c00 	.word	0x40023c00
 80065bc:	40023800 	.word	0x40023800
 80065c0:	0800e360 	.word	0x0800e360
 80065c4:	20000054 	.word	0x20000054
 80065c8:	20000058 	.word	0x20000058

080065cc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80065cc:	b480      	push	{r7}
 80065ce:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80065d0:	4b03      	ldr	r3, [pc, #12]	; (80065e0 <HAL_RCC_GetHCLKFreq+0x14>)
 80065d2:	681b      	ldr	r3, [r3, #0]
}
 80065d4:	4618      	mov	r0, r3
 80065d6:	46bd      	mov	sp, r7
 80065d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065dc:	4770      	bx	lr
 80065de:	bf00      	nop
 80065e0:	20000054 	.word	0x20000054

080065e4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80065e4:	b580      	push	{r7, lr}
 80065e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80065e8:	f7ff fff0 	bl	80065cc <HAL_RCC_GetHCLKFreq>
 80065ec:	4602      	mov	r2, r0
 80065ee:	4b05      	ldr	r3, [pc, #20]	; (8006604 <HAL_RCC_GetPCLK1Freq+0x20>)
 80065f0:	689b      	ldr	r3, [r3, #8]
 80065f2:	0a9b      	lsrs	r3, r3, #10
 80065f4:	f003 0307 	and.w	r3, r3, #7
 80065f8:	4903      	ldr	r1, [pc, #12]	; (8006608 <HAL_RCC_GetPCLK1Freq+0x24>)
 80065fa:	5ccb      	ldrb	r3, [r1, r3]
 80065fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006600:	4618      	mov	r0, r3
 8006602:	bd80      	pop	{r7, pc}
 8006604:	40023800 	.word	0x40023800
 8006608:	0800e370 	.word	0x0800e370

0800660c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800660c:	b580      	push	{r7, lr}
 800660e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006610:	f7ff ffdc 	bl	80065cc <HAL_RCC_GetHCLKFreq>
 8006614:	4602      	mov	r2, r0
 8006616:	4b05      	ldr	r3, [pc, #20]	; (800662c <HAL_RCC_GetPCLK2Freq+0x20>)
 8006618:	689b      	ldr	r3, [r3, #8]
 800661a:	0b5b      	lsrs	r3, r3, #13
 800661c:	f003 0307 	and.w	r3, r3, #7
 8006620:	4903      	ldr	r1, [pc, #12]	; (8006630 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006622:	5ccb      	ldrb	r3, [r1, r3]
 8006624:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006628:	4618      	mov	r0, r3
 800662a:	bd80      	pop	{r7, pc}
 800662c:	40023800 	.word	0x40023800
 8006630:	0800e370 	.word	0x0800e370

08006634 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006634:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006638:	b0ae      	sub	sp, #184	; 0xb8
 800663a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800663c:	2300      	movs	r3, #0
 800663e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 8006642:	2300      	movs	r3, #0
 8006644:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 8006648:	2300      	movs	r3, #0
 800664a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 800664e:	2300      	movs	r3, #0
 8006650:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 8006654:	2300      	movs	r3, #0
 8006656:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800665a:	4bcb      	ldr	r3, [pc, #812]	; (8006988 <HAL_RCC_GetSysClockFreq+0x354>)
 800665c:	689b      	ldr	r3, [r3, #8]
 800665e:	f003 030c 	and.w	r3, r3, #12
 8006662:	2b0c      	cmp	r3, #12
 8006664:	f200 8206 	bhi.w	8006a74 <HAL_RCC_GetSysClockFreq+0x440>
 8006668:	a201      	add	r2, pc, #4	; (adr r2, 8006670 <HAL_RCC_GetSysClockFreq+0x3c>)
 800666a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800666e:	bf00      	nop
 8006670:	080066a5 	.word	0x080066a5
 8006674:	08006a75 	.word	0x08006a75
 8006678:	08006a75 	.word	0x08006a75
 800667c:	08006a75 	.word	0x08006a75
 8006680:	080066ad 	.word	0x080066ad
 8006684:	08006a75 	.word	0x08006a75
 8006688:	08006a75 	.word	0x08006a75
 800668c:	08006a75 	.word	0x08006a75
 8006690:	080066b5 	.word	0x080066b5
 8006694:	08006a75 	.word	0x08006a75
 8006698:	08006a75 	.word	0x08006a75
 800669c:	08006a75 	.word	0x08006a75
 80066a0:	080068a5 	.word	0x080068a5
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80066a4:	4bb9      	ldr	r3, [pc, #740]	; (800698c <HAL_RCC_GetSysClockFreq+0x358>)
 80066a6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 80066aa:	e1e7      	b.n	8006a7c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80066ac:	4bb8      	ldr	r3, [pc, #736]	; (8006990 <HAL_RCC_GetSysClockFreq+0x35c>)
 80066ae:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80066b2:	e1e3      	b.n	8006a7c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80066b4:	4bb4      	ldr	r3, [pc, #720]	; (8006988 <HAL_RCC_GetSysClockFreq+0x354>)
 80066b6:	685b      	ldr	r3, [r3, #4]
 80066b8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80066bc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80066c0:	4bb1      	ldr	r3, [pc, #708]	; (8006988 <HAL_RCC_GetSysClockFreq+0x354>)
 80066c2:	685b      	ldr	r3, [r3, #4]
 80066c4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d071      	beq.n	80067b0 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80066cc:	4bae      	ldr	r3, [pc, #696]	; (8006988 <HAL_RCC_GetSysClockFreq+0x354>)
 80066ce:	685b      	ldr	r3, [r3, #4]
 80066d0:	099b      	lsrs	r3, r3, #6
 80066d2:	2200      	movs	r2, #0
 80066d4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80066d8:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 80066dc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80066e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80066e4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80066e8:	2300      	movs	r3, #0
 80066ea:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80066ee:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80066f2:	4622      	mov	r2, r4
 80066f4:	462b      	mov	r3, r5
 80066f6:	f04f 0000 	mov.w	r0, #0
 80066fa:	f04f 0100 	mov.w	r1, #0
 80066fe:	0159      	lsls	r1, r3, #5
 8006700:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006704:	0150      	lsls	r0, r2, #5
 8006706:	4602      	mov	r2, r0
 8006708:	460b      	mov	r3, r1
 800670a:	4621      	mov	r1, r4
 800670c:	1a51      	subs	r1, r2, r1
 800670e:	6439      	str	r1, [r7, #64]	; 0x40
 8006710:	4629      	mov	r1, r5
 8006712:	eb63 0301 	sbc.w	r3, r3, r1
 8006716:	647b      	str	r3, [r7, #68]	; 0x44
 8006718:	f04f 0200 	mov.w	r2, #0
 800671c:	f04f 0300 	mov.w	r3, #0
 8006720:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 8006724:	4649      	mov	r1, r9
 8006726:	018b      	lsls	r3, r1, #6
 8006728:	4641      	mov	r1, r8
 800672a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800672e:	4641      	mov	r1, r8
 8006730:	018a      	lsls	r2, r1, #6
 8006732:	4641      	mov	r1, r8
 8006734:	1a51      	subs	r1, r2, r1
 8006736:	63b9      	str	r1, [r7, #56]	; 0x38
 8006738:	4649      	mov	r1, r9
 800673a:	eb63 0301 	sbc.w	r3, r3, r1
 800673e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006740:	f04f 0200 	mov.w	r2, #0
 8006744:	f04f 0300 	mov.w	r3, #0
 8006748:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 800674c:	4649      	mov	r1, r9
 800674e:	00cb      	lsls	r3, r1, #3
 8006750:	4641      	mov	r1, r8
 8006752:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006756:	4641      	mov	r1, r8
 8006758:	00ca      	lsls	r2, r1, #3
 800675a:	4610      	mov	r0, r2
 800675c:	4619      	mov	r1, r3
 800675e:	4603      	mov	r3, r0
 8006760:	4622      	mov	r2, r4
 8006762:	189b      	adds	r3, r3, r2
 8006764:	633b      	str	r3, [r7, #48]	; 0x30
 8006766:	462b      	mov	r3, r5
 8006768:	460a      	mov	r2, r1
 800676a:	eb42 0303 	adc.w	r3, r2, r3
 800676e:	637b      	str	r3, [r7, #52]	; 0x34
 8006770:	f04f 0200 	mov.w	r2, #0
 8006774:	f04f 0300 	mov.w	r3, #0
 8006778:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800677c:	4629      	mov	r1, r5
 800677e:	024b      	lsls	r3, r1, #9
 8006780:	4621      	mov	r1, r4
 8006782:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006786:	4621      	mov	r1, r4
 8006788:	024a      	lsls	r2, r1, #9
 800678a:	4610      	mov	r0, r2
 800678c:	4619      	mov	r1, r3
 800678e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006792:	2200      	movs	r2, #0
 8006794:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8006798:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800679c:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 80067a0:	f7fa fa72 	bl	8000c88 <__aeabi_uldivmod>
 80067a4:	4602      	mov	r2, r0
 80067a6:	460b      	mov	r3, r1
 80067a8:	4613      	mov	r3, r2
 80067aa:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80067ae:	e067      	b.n	8006880 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80067b0:	4b75      	ldr	r3, [pc, #468]	; (8006988 <HAL_RCC_GetSysClockFreq+0x354>)
 80067b2:	685b      	ldr	r3, [r3, #4]
 80067b4:	099b      	lsrs	r3, r3, #6
 80067b6:	2200      	movs	r2, #0
 80067b8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80067bc:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 80067c0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80067c4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80067c8:	67bb      	str	r3, [r7, #120]	; 0x78
 80067ca:	2300      	movs	r3, #0
 80067cc:	67fb      	str	r3, [r7, #124]	; 0x7c
 80067ce:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 80067d2:	4622      	mov	r2, r4
 80067d4:	462b      	mov	r3, r5
 80067d6:	f04f 0000 	mov.w	r0, #0
 80067da:	f04f 0100 	mov.w	r1, #0
 80067de:	0159      	lsls	r1, r3, #5
 80067e0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80067e4:	0150      	lsls	r0, r2, #5
 80067e6:	4602      	mov	r2, r0
 80067e8:	460b      	mov	r3, r1
 80067ea:	4621      	mov	r1, r4
 80067ec:	1a51      	subs	r1, r2, r1
 80067ee:	62b9      	str	r1, [r7, #40]	; 0x28
 80067f0:	4629      	mov	r1, r5
 80067f2:	eb63 0301 	sbc.w	r3, r3, r1
 80067f6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80067f8:	f04f 0200 	mov.w	r2, #0
 80067fc:	f04f 0300 	mov.w	r3, #0
 8006800:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8006804:	4649      	mov	r1, r9
 8006806:	018b      	lsls	r3, r1, #6
 8006808:	4641      	mov	r1, r8
 800680a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800680e:	4641      	mov	r1, r8
 8006810:	018a      	lsls	r2, r1, #6
 8006812:	4641      	mov	r1, r8
 8006814:	ebb2 0a01 	subs.w	sl, r2, r1
 8006818:	4649      	mov	r1, r9
 800681a:	eb63 0b01 	sbc.w	fp, r3, r1
 800681e:	f04f 0200 	mov.w	r2, #0
 8006822:	f04f 0300 	mov.w	r3, #0
 8006826:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800682a:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800682e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006832:	4692      	mov	sl, r2
 8006834:	469b      	mov	fp, r3
 8006836:	4623      	mov	r3, r4
 8006838:	eb1a 0303 	adds.w	r3, sl, r3
 800683c:	623b      	str	r3, [r7, #32]
 800683e:	462b      	mov	r3, r5
 8006840:	eb4b 0303 	adc.w	r3, fp, r3
 8006844:	627b      	str	r3, [r7, #36]	; 0x24
 8006846:	f04f 0200 	mov.w	r2, #0
 800684a:	f04f 0300 	mov.w	r3, #0
 800684e:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8006852:	4629      	mov	r1, r5
 8006854:	028b      	lsls	r3, r1, #10
 8006856:	4621      	mov	r1, r4
 8006858:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800685c:	4621      	mov	r1, r4
 800685e:	028a      	lsls	r2, r1, #10
 8006860:	4610      	mov	r0, r2
 8006862:	4619      	mov	r1, r3
 8006864:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006868:	2200      	movs	r2, #0
 800686a:	673b      	str	r3, [r7, #112]	; 0x70
 800686c:	677a      	str	r2, [r7, #116]	; 0x74
 800686e:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8006872:	f7fa fa09 	bl	8000c88 <__aeabi_uldivmod>
 8006876:	4602      	mov	r2, r0
 8006878:	460b      	mov	r3, r1
 800687a:	4613      	mov	r3, r2
 800687c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006880:	4b41      	ldr	r3, [pc, #260]	; (8006988 <HAL_RCC_GetSysClockFreq+0x354>)
 8006882:	685b      	ldr	r3, [r3, #4]
 8006884:	0c1b      	lsrs	r3, r3, #16
 8006886:	f003 0303 	and.w	r3, r3, #3
 800688a:	3301      	adds	r3, #1
 800688c:	005b      	lsls	r3, r3, #1
 800688e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 8006892:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8006896:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800689a:	fbb2 f3f3 	udiv	r3, r2, r3
 800689e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80068a2:	e0eb      	b.n	8006a7c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80068a4:	4b38      	ldr	r3, [pc, #224]	; (8006988 <HAL_RCC_GetSysClockFreq+0x354>)
 80068a6:	685b      	ldr	r3, [r3, #4]
 80068a8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80068ac:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80068b0:	4b35      	ldr	r3, [pc, #212]	; (8006988 <HAL_RCC_GetSysClockFreq+0x354>)
 80068b2:	685b      	ldr	r3, [r3, #4]
 80068b4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d06b      	beq.n	8006994 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80068bc:	4b32      	ldr	r3, [pc, #200]	; (8006988 <HAL_RCC_GetSysClockFreq+0x354>)
 80068be:	685b      	ldr	r3, [r3, #4]
 80068c0:	099b      	lsrs	r3, r3, #6
 80068c2:	2200      	movs	r2, #0
 80068c4:	66bb      	str	r3, [r7, #104]	; 0x68
 80068c6:	66fa      	str	r2, [r7, #108]	; 0x6c
 80068c8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80068ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80068ce:	663b      	str	r3, [r7, #96]	; 0x60
 80068d0:	2300      	movs	r3, #0
 80068d2:	667b      	str	r3, [r7, #100]	; 0x64
 80068d4:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 80068d8:	4622      	mov	r2, r4
 80068da:	462b      	mov	r3, r5
 80068dc:	f04f 0000 	mov.w	r0, #0
 80068e0:	f04f 0100 	mov.w	r1, #0
 80068e4:	0159      	lsls	r1, r3, #5
 80068e6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80068ea:	0150      	lsls	r0, r2, #5
 80068ec:	4602      	mov	r2, r0
 80068ee:	460b      	mov	r3, r1
 80068f0:	4621      	mov	r1, r4
 80068f2:	1a51      	subs	r1, r2, r1
 80068f4:	61b9      	str	r1, [r7, #24]
 80068f6:	4629      	mov	r1, r5
 80068f8:	eb63 0301 	sbc.w	r3, r3, r1
 80068fc:	61fb      	str	r3, [r7, #28]
 80068fe:	f04f 0200 	mov.w	r2, #0
 8006902:	f04f 0300 	mov.w	r3, #0
 8006906:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 800690a:	4659      	mov	r1, fp
 800690c:	018b      	lsls	r3, r1, #6
 800690e:	4651      	mov	r1, sl
 8006910:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006914:	4651      	mov	r1, sl
 8006916:	018a      	lsls	r2, r1, #6
 8006918:	4651      	mov	r1, sl
 800691a:	ebb2 0801 	subs.w	r8, r2, r1
 800691e:	4659      	mov	r1, fp
 8006920:	eb63 0901 	sbc.w	r9, r3, r1
 8006924:	f04f 0200 	mov.w	r2, #0
 8006928:	f04f 0300 	mov.w	r3, #0
 800692c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006930:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006934:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006938:	4690      	mov	r8, r2
 800693a:	4699      	mov	r9, r3
 800693c:	4623      	mov	r3, r4
 800693e:	eb18 0303 	adds.w	r3, r8, r3
 8006942:	613b      	str	r3, [r7, #16]
 8006944:	462b      	mov	r3, r5
 8006946:	eb49 0303 	adc.w	r3, r9, r3
 800694a:	617b      	str	r3, [r7, #20]
 800694c:	f04f 0200 	mov.w	r2, #0
 8006950:	f04f 0300 	mov.w	r3, #0
 8006954:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8006958:	4629      	mov	r1, r5
 800695a:	024b      	lsls	r3, r1, #9
 800695c:	4621      	mov	r1, r4
 800695e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006962:	4621      	mov	r1, r4
 8006964:	024a      	lsls	r2, r1, #9
 8006966:	4610      	mov	r0, r2
 8006968:	4619      	mov	r1, r3
 800696a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800696e:	2200      	movs	r2, #0
 8006970:	65bb      	str	r3, [r7, #88]	; 0x58
 8006972:	65fa      	str	r2, [r7, #92]	; 0x5c
 8006974:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8006978:	f7fa f986 	bl	8000c88 <__aeabi_uldivmod>
 800697c:	4602      	mov	r2, r0
 800697e:	460b      	mov	r3, r1
 8006980:	4613      	mov	r3, r2
 8006982:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006986:	e065      	b.n	8006a54 <HAL_RCC_GetSysClockFreq+0x420>
 8006988:	40023800 	.word	0x40023800
 800698c:	00f42400 	.word	0x00f42400
 8006990:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006994:	4b3d      	ldr	r3, [pc, #244]	; (8006a8c <HAL_RCC_GetSysClockFreq+0x458>)
 8006996:	685b      	ldr	r3, [r3, #4]
 8006998:	099b      	lsrs	r3, r3, #6
 800699a:	2200      	movs	r2, #0
 800699c:	4618      	mov	r0, r3
 800699e:	4611      	mov	r1, r2
 80069a0:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80069a4:	653b      	str	r3, [r7, #80]	; 0x50
 80069a6:	2300      	movs	r3, #0
 80069a8:	657b      	str	r3, [r7, #84]	; 0x54
 80069aa:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 80069ae:	4642      	mov	r2, r8
 80069b0:	464b      	mov	r3, r9
 80069b2:	f04f 0000 	mov.w	r0, #0
 80069b6:	f04f 0100 	mov.w	r1, #0
 80069ba:	0159      	lsls	r1, r3, #5
 80069bc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80069c0:	0150      	lsls	r0, r2, #5
 80069c2:	4602      	mov	r2, r0
 80069c4:	460b      	mov	r3, r1
 80069c6:	4641      	mov	r1, r8
 80069c8:	1a51      	subs	r1, r2, r1
 80069ca:	60b9      	str	r1, [r7, #8]
 80069cc:	4649      	mov	r1, r9
 80069ce:	eb63 0301 	sbc.w	r3, r3, r1
 80069d2:	60fb      	str	r3, [r7, #12]
 80069d4:	f04f 0200 	mov.w	r2, #0
 80069d8:	f04f 0300 	mov.w	r3, #0
 80069dc:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80069e0:	4659      	mov	r1, fp
 80069e2:	018b      	lsls	r3, r1, #6
 80069e4:	4651      	mov	r1, sl
 80069e6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80069ea:	4651      	mov	r1, sl
 80069ec:	018a      	lsls	r2, r1, #6
 80069ee:	4651      	mov	r1, sl
 80069f0:	1a54      	subs	r4, r2, r1
 80069f2:	4659      	mov	r1, fp
 80069f4:	eb63 0501 	sbc.w	r5, r3, r1
 80069f8:	f04f 0200 	mov.w	r2, #0
 80069fc:	f04f 0300 	mov.w	r3, #0
 8006a00:	00eb      	lsls	r3, r5, #3
 8006a02:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006a06:	00e2      	lsls	r2, r4, #3
 8006a08:	4614      	mov	r4, r2
 8006a0a:	461d      	mov	r5, r3
 8006a0c:	4643      	mov	r3, r8
 8006a0e:	18e3      	adds	r3, r4, r3
 8006a10:	603b      	str	r3, [r7, #0]
 8006a12:	464b      	mov	r3, r9
 8006a14:	eb45 0303 	adc.w	r3, r5, r3
 8006a18:	607b      	str	r3, [r7, #4]
 8006a1a:	f04f 0200 	mov.w	r2, #0
 8006a1e:	f04f 0300 	mov.w	r3, #0
 8006a22:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006a26:	4629      	mov	r1, r5
 8006a28:	028b      	lsls	r3, r1, #10
 8006a2a:	4621      	mov	r1, r4
 8006a2c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006a30:	4621      	mov	r1, r4
 8006a32:	028a      	lsls	r2, r1, #10
 8006a34:	4610      	mov	r0, r2
 8006a36:	4619      	mov	r1, r3
 8006a38:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006a3c:	2200      	movs	r2, #0
 8006a3e:	64bb      	str	r3, [r7, #72]	; 0x48
 8006a40:	64fa      	str	r2, [r7, #76]	; 0x4c
 8006a42:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8006a46:	f7fa f91f 	bl	8000c88 <__aeabi_uldivmod>
 8006a4a:	4602      	mov	r2, r0
 8006a4c:	460b      	mov	r3, r1
 8006a4e:	4613      	mov	r3, r2
 8006a50:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8006a54:	4b0d      	ldr	r3, [pc, #52]	; (8006a8c <HAL_RCC_GetSysClockFreq+0x458>)
 8006a56:	685b      	ldr	r3, [r3, #4]
 8006a58:	0f1b      	lsrs	r3, r3, #28
 8006a5a:	f003 0307 	and.w	r3, r3, #7
 8006a5e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 8006a62:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8006a66:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8006a6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a6e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8006a72:	e003      	b.n	8006a7c <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006a74:	4b06      	ldr	r3, [pc, #24]	; (8006a90 <HAL_RCC_GetSysClockFreq+0x45c>)
 8006a76:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8006a7a:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006a7c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8006a80:	4618      	mov	r0, r3
 8006a82:	37b8      	adds	r7, #184	; 0xb8
 8006a84:	46bd      	mov	sp, r7
 8006a86:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006a8a:	bf00      	nop
 8006a8c:	40023800 	.word	0x40023800
 8006a90:	00f42400 	.word	0x00f42400

08006a94 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006a94:	b580      	push	{r7, lr}
 8006a96:	b086      	sub	sp, #24
 8006a98:	af00      	add	r7, sp, #0
 8006a9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d101      	bne.n	8006aa6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006aa2:	2301      	movs	r3, #1
 8006aa4:	e28d      	b.n	8006fc2 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	f003 0301 	and.w	r3, r3, #1
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	f000 8083 	beq.w	8006bba <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8006ab4:	4b94      	ldr	r3, [pc, #592]	; (8006d08 <HAL_RCC_OscConfig+0x274>)
 8006ab6:	689b      	ldr	r3, [r3, #8]
 8006ab8:	f003 030c 	and.w	r3, r3, #12
 8006abc:	2b04      	cmp	r3, #4
 8006abe:	d019      	beq.n	8006af4 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8006ac0:	4b91      	ldr	r3, [pc, #580]	; (8006d08 <HAL_RCC_OscConfig+0x274>)
 8006ac2:	689b      	ldr	r3, [r3, #8]
 8006ac4:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8006ac8:	2b08      	cmp	r3, #8
 8006aca:	d106      	bne.n	8006ada <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8006acc:	4b8e      	ldr	r3, [pc, #568]	; (8006d08 <HAL_RCC_OscConfig+0x274>)
 8006ace:	685b      	ldr	r3, [r3, #4]
 8006ad0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006ad4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006ad8:	d00c      	beq.n	8006af4 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006ada:	4b8b      	ldr	r3, [pc, #556]	; (8006d08 <HAL_RCC_OscConfig+0x274>)
 8006adc:	689b      	ldr	r3, [r3, #8]
 8006ade:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8006ae2:	2b0c      	cmp	r3, #12
 8006ae4:	d112      	bne.n	8006b0c <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006ae6:	4b88      	ldr	r3, [pc, #544]	; (8006d08 <HAL_RCC_OscConfig+0x274>)
 8006ae8:	685b      	ldr	r3, [r3, #4]
 8006aea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006aee:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006af2:	d10b      	bne.n	8006b0c <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006af4:	4b84      	ldr	r3, [pc, #528]	; (8006d08 <HAL_RCC_OscConfig+0x274>)
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	d05b      	beq.n	8006bb8 <HAL_RCC_OscConfig+0x124>
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	685b      	ldr	r3, [r3, #4]
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d157      	bne.n	8006bb8 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8006b08:	2301      	movs	r3, #1
 8006b0a:	e25a      	b.n	8006fc2 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	685b      	ldr	r3, [r3, #4]
 8006b10:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006b14:	d106      	bne.n	8006b24 <HAL_RCC_OscConfig+0x90>
 8006b16:	4b7c      	ldr	r3, [pc, #496]	; (8006d08 <HAL_RCC_OscConfig+0x274>)
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	4a7b      	ldr	r2, [pc, #492]	; (8006d08 <HAL_RCC_OscConfig+0x274>)
 8006b1c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006b20:	6013      	str	r3, [r2, #0]
 8006b22:	e01d      	b.n	8006b60 <HAL_RCC_OscConfig+0xcc>
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	685b      	ldr	r3, [r3, #4]
 8006b28:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006b2c:	d10c      	bne.n	8006b48 <HAL_RCC_OscConfig+0xb4>
 8006b2e:	4b76      	ldr	r3, [pc, #472]	; (8006d08 <HAL_RCC_OscConfig+0x274>)
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	4a75      	ldr	r2, [pc, #468]	; (8006d08 <HAL_RCC_OscConfig+0x274>)
 8006b34:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006b38:	6013      	str	r3, [r2, #0]
 8006b3a:	4b73      	ldr	r3, [pc, #460]	; (8006d08 <HAL_RCC_OscConfig+0x274>)
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	4a72      	ldr	r2, [pc, #456]	; (8006d08 <HAL_RCC_OscConfig+0x274>)
 8006b40:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006b44:	6013      	str	r3, [r2, #0]
 8006b46:	e00b      	b.n	8006b60 <HAL_RCC_OscConfig+0xcc>
 8006b48:	4b6f      	ldr	r3, [pc, #444]	; (8006d08 <HAL_RCC_OscConfig+0x274>)
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	4a6e      	ldr	r2, [pc, #440]	; (8006d08 <HAL_RCC_OscConfig+0x274>)
 8006b4e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006b52:	6013      	str	r3, [r2, #0]
 8006b54:	4b6c      	ldr	r3, [pc, #432]	; (8006d08 <HAL_RCC_OscConfig+0x274>)
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	4a6b      	ldr	r2, [pc, #428]	; (8006d08 <HAL_RCC_OscConfig+0x274>)
 8006b5a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006b5e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	685b      	ldr	r3, [r3, #4]
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	d013      	beq.n	8006b90 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006b68:	f7fd fd08 	bl	800457c <HAL_GetTick>
 8006b6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006b6e:	e008      	b.n	8006b82 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006b70:	f7fd fd04 	bl	800457c <HAL_GetTick>
 8006b74:	4602      	mov	r2, r0
 8006b76:	693b      	ldr	r3, [r7, #16]
 8006b78:	1ad3      	subs	r3, r2, r3
 8006b7a:	2b64      	cmp	r3, #100	; 0x64
 8006b7c:	d901      	bls.n	8006b82 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8006b7e:	2303      	movs	r3, #3
 8006b80:	e21f      	b.n	8006fc2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006b82:	4b61      	ldr	r3, [pc, #388]	; (8006d08 <HAL_RCC_OscConfig+0x274>)
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	d0f0      	beq.n	8006b70 <HAL_RCC_OscConfig+0xdc>
 8006b8e:	e014      	b.n	8006bba <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006b90:	f7fd fcf4 	bl	800457c <HAL_GetTick>
 8006b94:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006b96:	e008      	b.n	8006baa <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006b98:	f7fd fcf0 	bl	800457c <HAL_GetTick>
 8006b9c:	4602      	mov	r2, r0
 8006b9e:	693b      	ldr	r3, [r7, #16]
 8006ba0:	1ad3      	subs	r3, r2, r3
 8006ba2:	2b64      	cmp	r3, #100	; 0x64
 8006ba4:	d901      	bls.n	8006baa <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8006ba6:	2303      	movs	r3, #3
 8006ba8:	e20b      	b.n	8006fc2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006baa:	4b57      	ldr	r3, [pc, #348]	; (8006d08 <HAL_RCC_OscConfig+0x274>)
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d1f0      	bne.n	8006b98 <HAL_RCC_OscConfig+0x104>
 8006bb6:	e000      	b.n	8006bba <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006bb8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	f003 0302 	and.w	r3, r3, #2
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d06f      	beq.n	8006ca6 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8006bc6:	4b50      	ldr	r3, [pc, #320]	; (8006d08 <HAL_RCC_OscConfig+0x274>)
 8006bc8:	689b      	ldr	r3, [r3, #8]
 8006bca:	f003 030c 	and.w	r3, r3, #12
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d017      	beq.n	8006c02 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8006bd2:	4b4d      	ldr	r3, [pc, #308]	; (8006d08 <HAL_RCC_OscConfig+0x274>)
 8006bd4:	689b      	ldr	r3, [r3, #8]
 8006bd6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8006bda:	2b08      	cmp	r3, #8
 8006bdc:	d105      	bne.n	8006bea <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8006bde:	4b4a      	ldr	r3, [pc, #296]	; (8006d08 <HAL_RCC_OscConfig+0x274>)
 8006be0:	685b      	ldr	r3, [r3, #4]
 8006be2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d00b      	beq.n	8006c02 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006bea:	4b47      	ldr	r3, [pc, #284]	; (8006d08 <HAL_RCC_OscConfig+0x274>)
 8006bec:	689b      	ldr	r3, [r3, #8]
 8006bee:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8006bf2:	2b0c      	cmp	r3, #12
 8006bf4:	d11c      	bne.n	8006c30 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006bf6:	4b44      	ldr	r3, [pc, #272]	; (8006d08 <HAL_RCC_OscConfig+0x274>)
 8006bf8:	685b      	ldr	r3, [r3, #4]
 8006bfa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	d116      	bne.n	8006c30 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006c02:	4b41      	ldr	r3, [pc, #260]	; (8006d08 <HAL_RCC_OscConfig+0x274>)
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	f003 0302 	and.w	r3, r3, #2
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d005      	beq.n	8006c1a <HAL_RCC_OscConfig+0x186>
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	68db      	ldr	r3, [r3, #12]
 8006c12:	2b01      	cmp	r3, #1
 8006c14:	d001      	beq.n	8006c1a <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8006c16:	2301      	movs	r3, #1
 8006c18:	e1d3      	b.n	8006fc2 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006c1a:	4b3b      	ldr	r3, [pc, #236]	; (8006d08 <HAL_RCC_OscConfig+0x274>)
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	691b      	ldr	r3, [r3, #16]
 8006c26:	00db      	lsls	r3, r3, #3
 8006c28:	4937      	ldr	r1, [pc, #220]	; (8006d08 <HAL_RCC_OscConfig+0x274>)
 8006c2a:	4313      	orrs	r3, r2
 8006c2c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006c2e:	e03a      	b.n	8006ca6 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	68db      	ldr	r3, [r3, #12]
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d020      	beq.n	8006c7a <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006c38:	4b34      	ldr	r3, [pc, #208]	; (8006d0c <HAL_RCC_OscConfig+0x278>)
 8006c3a:	2201      	movs	r2, #1
 8006c3c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006c3e:	f7fd fc9d 	bl	800457c <HAL_GetTick>
 8006c42:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006c44:	e008      	b.n	8006c58 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006c46:	f7fd fc99 	bl	800457c <HAL_GetTick>
 8006c4a:	4602      	mov	r2, r0
 8006c4c:	693b      	ldr	r3, [r7, #16]
 8006c4e:	1ad3      	subs	r3, r2, r3
 8006c50:	2b02      	cmp	r3, #2
 8006c52:	d901      	bls.n	8006c58 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8006c54:	2303      	movs	r3, #3
 8006c56:	e1b4      	b.n	8006fc2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006c58:	4b2b      	ldr	r3, [pc, #172]	; (8006d08 <HAL_RCC_OscConfig+0x274>)
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	f003 0302 	and.w	r3, r3, #2
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	d0f0      	beq.n	8006c46 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006c64:	4b28      	ldr	r3, [pc, #160]	; (8006d08 <HAL_RCC_OscConfig+0x274>)
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	691b      	ldr	r3, [r3, #16]
 8006c70:	00db      	lsls	r3, r3, #3
 8006c72:	4925      	ldr	r1, [pc, #148]	; (8006d08 <HAL_RCC_OscConfig+0x274>)
 8006c74:	4313      	orrs	r3, r2
 8006c76:	600b      	str	r3, [r1, #0]
 8006c78:	e015      	b.n	8006ca6 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006c7a:	4b24      	ldr	r3, [pc, #144]	; (8006d0c <HAL_RCC_OscConfig+0x278>)
 8006c7c:	2200      	movs	r2, #0
 8006c7e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006c80:	f7fd fc7c 	bl	800457c <HAL_GetTick>
 8006c84:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006c86:	e008      	b.n	8006c9a <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006c88:	f7fd fc78 	bl	800457c <HAL_GetTick>
 8006c8c:	4602      	mov	r2, r0
 8006c8e:	693b      	ldr	r3, [r7, #16]
 8006c90:	1ad3      	subs	r3, r2, r3
 8006c92:	2b02      	cmp	r3, #2
 8006c94:	d901      	bls.n	8006c9a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8006c96:	2303      	movs	r3, #3
 8006c98:	e193      	b.n	8006fc2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006c9a:	4b1b      	ldr	r3, [pc, #108]	; (8006d08 <HAL_RCC_OscConfig+0x274>)
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	f003 0302 	and.w	r3, r3, #2
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d1f0      	bne.n	8006c88 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	f003 0308 	and.w	r3, r3, #8
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d036      	beq.n	8006d20 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	695b      	ldr	r3, [r3, #20]
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d016      	beq.n	8006ce8 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006cba:	4b15      	ldr	r3, [pc, #84]	; (8006d10 <HAL_RCC_OscConfig+0x27c>)
 8006cbc:	2201      	movs	r2, #1
 8006cbe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006cc0:	f7fd fc5c 	bl	800457c <HAL_GetTick>
 8006cc4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006cc6:	e008      	b.n	8006cda <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006cc8:	f7fd fc58 	bl	800457c <HAL_GetTick>
 8006ccc:	4602      	mov	r2, r0
 8006cce:	693b      	ldr	r3, [r7, #16]
 8006cd0:	1ad3      	subs	r3, r2, r3
 8006cd2:	2b02      	cmp	r3, #2
 8006cd4:	d901      	bls.n	8006cda <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8006cd6:	2303      	movs	r3, #3
 8006cd8:	e173      	b.n	8006fc2 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006cda:	4b0b      	ldr	r3, [pc, #44]	; (8006d08 <HAL_RCC_OscConfig+0x274>)
 8006cdc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006cde:	f003 0302 	and.w	r3, r3, #2
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d0f0      	beq.n	8006cc8 <HAL_RCC_OscConfig+0x234>
 8006ce6:	e01b      	b.n	8006d20 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006ce8:	4b09      	ldr	r3, [pc, #36]	; (8006d10 <HAL_RCC_OscConfig+0x27c>)
 8006cea:	2200      	movs	r2, #0
 8006cec:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006cee:	f7fd fc45 	bl	800457c <HAL_GetTick>
 8006cf2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006cf4:	e00e      	b.n	8006d14 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006cf6:	f7fd fc41 	bl	800457c <HAL_GetTick>
 8006cfa:	4602      	mov	r2, r0
 8006cfc:	693b      	ldr	r3, [r7, #16]
 8006cfe:	1ad3      	subs	r3, r2, r3
 8006d00:	2b02      	cmp	r3, #2
 8006d02:	d907      	bls.n	8006d14 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8006d04:	2303      	movs	r3, #3
 8006d06:	e15c      	b.n	8006fc2 <HAL_RCC_OscConfig+0x52e>
 8006d08:	40023800 	.word	0x40023800
 8006d0c:	42470000 	.word	0x42470000
 8006d10:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006d14:	4b8a      	ldr	r3, [pc, #552]	; (8006f40 <HAL_RCC_OscConfig+0x4ac>)
 8006d16:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006d18:	f003 0302 	and.w	r3, r3, #2
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d1ea      	bne.n	8006cf6 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	f003 0304 	and.w	r3, r3, #4
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	f000 8097 	beq.w	8006e5c <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006d2e:	2300      	movs	r3, #0
 8006d30:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006d32:	4b83      	ldr	r3, [pc, #524]	; (8006f40 <HAL_RCC_OscConfig+0x4ac>)
 8006d34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d36:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	d10f      	bne.n	8006d5e <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006d3e:	2300      	movs	r3, #0
 8006d40:	60bb      	str	r3, [r7, #8]
 8006d42:	4b7f      	ldr	r3, [pc, #508]	; (8006f40 <HAL_RCC_OscConfig+0x4ac>)
 8006d44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d46:	4a7e      	ldr	r2, [pc, #504]	; (8006f40 <HAL_RCC_OscConfig+0x4ac>)
 8006d48:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006d4c:	6413      	str	r3, [r2, #64]	; 0x40
 8006d4e:	4b7c      	ldr	r3, [pc, #496]	; (8006f40 <HAL_RCC_OscConfig+0x4ac>)
 8006d50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006d56:	60bb      	str	r3, [r7, #8]
 8006d58:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006d5a:	2301      	movs	r3, #1
 8006d5c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006d5e:	4b79      	ldr	r3, [pc, #484]	; (8006f44 <HAL_RCC_OscConfig+0x4b0>)
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d118      	bne.n	8006d9c <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006d6a:	4b76      	ldr	r3, [pc, #472]	; (8006f44 <HAL_RCC_OscConfig+0x4b0>)
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	4a75      	ldr	r2, [pc, #468]	; (8006f44 <HAL_RCC_OscConfig+0x4b0>)
 8006d70:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006d74:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006d76:	f7fd fc01 	bl	800457c <HAL_GetTick>
 8006d7a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006d7c:	e008      	b.n	8006d90 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006d7e:	f7fd fbfd 	bl	800457c <HAL_GetTick>
 8006d82:	4602      	mov	r2, r0
 8006d84:	693b      	ldr	r3, [r7, #16]
 8006d86:	1ad3      	subs	r3, r2, r3
 8006d88:	2b02      	cmp	r3, #2
 8006d8a:	d901      	bls.n	8006d90 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8006d8c:	2303      	movs	r3, #3
 8006d8e:	e118      	b.n	8006fc2 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006d90:	4b6c      	ldr	r3, [pc, #432]	; (8006f44 <HAL_RCC_OscConfig+0x4b0>)
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	d0f0      	beq.n	8006d7e <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	689b      	ldr	r3, [r3, #8]
 8006da0:	2b01      	cmp	r3, #1
 8006da2:	d106      	bne.n	8006db2 <HAL_RCC_OscConfig+0x31e>
 8006da4:	4b66      	ldr	r3, [pc, #408]	; (8006f40 <HAL_RCC_OscConfig+0x4ac>)
 8006da6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006da8:	4a65      	ldr	r2, [pc, #404]	; (8006f40 <HAL_RCC_OscConfig+0x4ac>)
 8006daa:	f043 0301 	orr.w	r3, r3, #1
 8006dae:	6713      	str	r3, [r2, #112]	; 0x70
 8006db0:	e01c      	b.n	8006dec <HAL_RCC_OscConfig+0x358>
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	689b      	ldr	r3, [r3, #8]
 8006db6:	2b05      	cmp	r3, #5
 8006db8:	d10c      	bne.n	8006dd4 <HAL_RCC_OscConfig+0x340>
 8006dba:	4b61      	ldr	r3, [pc, #388]	; (8006f40 <HAL_RCC_OscConfig+0x4ac>)
 8006dbc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006dbe:	4a60      	ldr	r2, [pc, #384]	; (8006f40 <HAL_RCC_OscConfig+0x4ac>)
 8006dc0:	f043 0304 	orr.w	r3, r3, #4
 8006dc4:	6713      	str	r3, [r2, #112]	; 0x70
 8006dc6:	4b5e      	ldr	r3, [pc, #376]	; (8006f40 <HAL_RCC_OscConfig+0x4ac>)
 8006dc8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006dca:	4a5d      	ldr	r2, [pc, #372]	; (8006f40 <HAL_RCC_OscConfig+0x4ac>)
 8006dcc:	f043 0301 	orr.w	r3, r3, #1
 8006dd0:	6713      	str	r3, [r2, #112]	; 0x70
 8006dd2:	e00b      	b.n	8006dec <HAL_RCC_OscConfig+0x358>
 8006dd4:	4b5a      	ldr	r3, [pc, #360]	; (8006f40 <HAL_RCC_OscConfig+0x4ac>)
 8006dd6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006dd8:	4a59      	ldr	r2, [pc, #356]	; (8006f40 <HAL_RCC_OscConfig+0x4ac>)
 8006dda:	f023 0301 	bic.w	r3, r3, #1
 8006dde:	6713      	str	r3, [r2, #112]	; 0x70
 8006de0:	4b57      	ldr	r3, [pc, #348]	; (8006f40 <HAL_RCC_OscConfig+0x4ac>)
 8006de2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006de4:	4a56      	ldr	r2, [pc, #344]	; (8006f40 <HAL_RCC_OscConfig+0x4ac>)
 8006de6:	f023 0304 	bic.w	r3, r3, #4
 8006dea:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	689b      	ldr	r3, [r3, #8]
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d015      	beq.n	8006e20 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006df4:	f7fd fbc2 	bl	800457c <HAL_GetTick>
 8006df8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006dfa:	e00a      	b.n	8006e12 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006dfc:	f7fd fbbe 	bl	800457c <HAL_GetTick>
 8006e00:	4602      	mov	r2, r0
 8006e02:	693b      	ldr	r3, [r7, #16]
 8006e04:	1ad3      	subs	r3, r2, r3
 8006e06:	f241 3288 	movw	r2, #5000	; 0x1388
 8006e0a:	4293      	cmp	r3, r2
 8006e0c:	d901      	bls.n	8006e12 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8006e0e:	2303      	movs	r3, #3
 8006e10:	e0d7      	b.n	8006fc2 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006e12:	4b4b      	ldr	r3, [pc, #300]	; (8006f40 <HAL_RCC_OscConfig+0x4ac>)
 8006e14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006e16:	f003 0302 	and.w	r3, r3, #2
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d0ee      	beq.n	8006dfc <HAL_RCC_OscConfig+0x368>
 8006e1e:	e014      	b.n	8006e4a <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006e20:	f7fd fbac 	bl	800457c <HAL_GetTick>
 8006e24:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006e26:	e00a      	b.n	8006e3e <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006e28:	f7fd fba8 	bl	800457c <HAL_GetTick>
 8006e2c:	4602      	mov	r2, r0
 8006e2e:	693b      	ldr	r3, [r7, #16]
 8006e30:	1ad3      	subs	r3, r2, r3
 8006e32:	f241 3288 	movw	r2, #5000	; 0x1388
 8006e36:	4293      	cmp	r3, r2
 8006e38:	d901      	bls.n	8006e3e <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8006e3a:	2303      	movs	r3, #3
 8006e3c:	e0c1      	b.n	8006fc2 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006e3e:	4b40      	ldr	r3, [pc, #256]	; (8006f40 <HAL_RCC_OscConfig+0x4ac>)
 8006e40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006e42:	f003 0302 	and.w	r3, r3, #2
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	d1ee      	bne.n	8006e28 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006e4a:	7dfb      	ldrb	r3, [r7, #23]
 8006e4c:	2b01      	cmp	r3, #1
 8006e4e:	d105      	bne.n	8006e5c <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006e50:	4b3b      	ldr	r3, [pc, #236]	; (8006f40 <HAL_RCC_OscConfig+0x4ac>)
 8006e52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e54:	4a3a      	ldr	r2, [pc, #232]	; (8006f40 <HAL_RCC_OscConfig+0x4ac>)
 8006e56:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006e5a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	699b      	ldr	r3, [r3, #24]
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	f000 80ad 	beq.w	8006fc0 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006e66:	4b36      	ldr	r3, [pc, #216]	; (8006f40 <HAL_RCC_OscConfig+0x4ac>)
 8006e68:	689b      	ldr	r3, [r3, #8]
 8006e6a:	f003 030c 	and.w	r3, r3, #12
 8006e6e:	2b08      	cmp	r3, #8
 8006e70:	d060      	beq.n	8006f34 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	699b      	ldr	r3, [r3, #24]
 8006e76:	2b02      	cmp	r3, #2
 8006e78:	d145      	bne.n	8006f06 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006e7a:	4b33      	ldr	r3, [pc, #204]	; (8006f48 <HAL_RCC_OscConfig+0x4b4>)
 8006e7c:	2200      	movs	r2, #0
 8006e7e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006e80:	f7fd fb7c 	bl	800457c <HAL_GetTick>
 8006e84:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006e86:	e008      	b.n	8006e9a <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006e88:	f7fd fb78 	bl	800457c <HAL_GetTick>
 8006e8c:	4602      	mov	r2, r0
 8006e8e:	693b      	ldr	r3, [r7, #16]
 8006e90:	1ad3      	subs	r3, r2, r3
 8006e92:	2b02      	cmp	r3, #2
 8006e94:	d901      	bls.n	8006e9a <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8006e96:	2303      	movs	r3, #3
 8006e98:	e093      	b.n	8006fc2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006e9a:	4b29      	ldr	r3, [pc, #164]	; (8006f40 <HAL_RCC_OscConfig+0x4ac>)
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d1f0      	bne.n	8006e88 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	69da      	ldr	r2, [r3, #28]
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	6a1b      	ldr	r3, [r3, #32]
 8006eae:	431a      	orrs	r2, r3
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006eb4:	019b      	lsls	r3, r3, #6
 8006eb6:	431a      	orrs	r2, r3
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ebc:	085b      	lsrs	r3, r3, #1
 8006ebe:	3b01      	subs	r3, #1
 8006ec0:	041b      	lsls	r3, r3, #16
 8006ec2:	431a      	orrs	r2, r3
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ec8:	061b      	lsls	r3, r3, #24
 8006eca:	431a      	orrs	r2, r3
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ed0:	071b      	lsls	r3, r3, #28
 8006ed2:	491b      	ldr	r1, [pc, #108]	; (8006f40 <HAL_RCC_OscConfig+0x4ac>)
 8006ed4:	4313      	orrs	r3, r2
 8006ed6:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006ed8:	4b1b      	ldr	r3, [pc, #108]	; (8006f48 <HAL_RCC_OscConfig+0x4b4>)
 8006eda:	2201      	movs	r2, #1
 8006edc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ede:	f7fd fb4d 	bl	800457c <HAL_GetTick>
 8006ee2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006ee4:	e008      	b.n	8006ef8 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006ee6:	f7fd fb49 	bl	800457c <HAL_GetTick>
 8006eea:	4602      	mov	r2, r0
 8006eec:	693b      	ldr	r3, [r7, #16]
 8006eee:	1ad3      	subs	r3, r2, r3
 8006ef0:	2b02      	cmp	r3, #2
 8006ef2:	d901      	bls.n	8006ef8 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8006ef4:	2303      	movs	r3, #3
 8006ef6:	e064      	b.n	8006fc2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006ef8:	4b11      	ldr	r3, [pc, #68]	; (8006f40 <HAL_RCC_OscConfig+0x4ac>)
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	d0f0      	beq.n	8006ee6 <HAL_RCC_OscConfig+0x452>
 8006f04:	e05c      	b.n	8006fc0 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006f06:	4b10      	ldr	r3, [pc, #64]	; (8006f48 <HAL_RCC_OscConfig+0x4b4>)
 8006f08:	2200      	movs	r2, #0
 8006f0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006f0c:	f7fd fb36 	bl	800457c <HAL_GetTick>
 8006f10:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006f12:	e008      	b.n	8006f26 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006f14:	f7fd fb32 	bl	800457c <HAL_GetTick>
 8006f18:	4602      	mov	r2, r0
 8006f1a:	693b      	ldr	r3, [r7, #16]
 8006f1c:	1ad3      	subs	r3, r2, r3
 8006f1e:	2b02      	cmp	r3, #2
 8006f20:	d901      	bls.n	8006f26 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8006f22:	2303      	movs	r3, #3
 8006f24:	e04d      	b.n	8006fc2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006f26:	4b06      	ldr	r3, [pc, #24]	; (8006f40 <HAL_RCC_OscConfig+0x4ac>)
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d1f0      	bne.n	8006f14 <HAL_RCC_OscConfig+0x480>
 8006f32:	e045      	b.n	8006fc0 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	699b      	ldr	r3, [r3, #24]
 8006f38:	2b01      	cmp	r3, #1
 8006f3a:	d107      	bne.n	8006f4c <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8006f3c:	2301      	movs	r3, #1
 8006f3e:	e040      	b.n	8006fc2 <HAL_RCC_OscConfig+0x52e>
 8006f40:	40023800 	.word	0x40023800
 8006f44:	40007000 	.word	0x40007000
 8006f48:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006f4c:	4b1f      	ldr	r3, [pc, #124]	; (8006fcc <HAL_RCC_OscConfig+0x538>)
 8006f4e:	685b      	ldr	r3, [r3, #4]
 8006f50:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	699b      	ldr	r3, [r3, #24]
 8006f56:	2b01      	cmp	r3, #1
 8006f58:	d030      	beq.n	8006fbc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006f64:	429a      	cmp	r2, r3
 8006f66:	d129      	bne.n	8006fbc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006f72:	429a      	cmp	r2, r3
 8006f74:	d122      	bne.n	8006fbc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006f76:	68fa      	ldr	r2, [r7, #12]
 8006f78:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8006f7c:	4013      	ands	r3, r2
 8006f7e:	687a      	ldr	r2, [r7, #4]
 8006f80:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006f82:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006f84:	4293      	cmp	r3, r2
 8006f86:	d119      	bne.n	8006fbc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f92:	085b      	lsrs	r3, r3, #1
 8006f94:	3b01      	subs	r3, #1
 8006f96:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006f98:	429a      	cmp	r2, r3
 8006f9a:	d10f      	bne.n	8006fbc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006fa6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006fa8:	429a      	cmp	r2, r3
 8006faa:	d107      	bne.n	8006fbc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006fb6:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006fb8:	429a      	cmp	r2, r3
 8006fba:	d001      	beq.n	8006fc0 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8006fbc:	2301      	movs	r3, #1
 8006fbe:	e000      	b.n	8006fc2 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8006fc0:	2300      	movs	r3, #0
}
 8006fc2:	4618      	mov	r0, r3
 8006fc4:	3718      	adds	r7, #24
 8006fc6:	46bd      	mov	sp, r7
 8006fc8:	bd80      	pop	{r7, pc}
 8006fca:	bf00      	nop
 8006fcc:	40023800 	.word	0x40023800

08006fd0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006fd0:	b580      	push	{r7, lr}
 8006fd2:	b082      	sub	sp, #8
 8006fd4:	af00      	add	r7, sp, #0
 8006fd6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d101      	bne.n	8006fe2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006fde:	2301      	movs	r3, #1
 8006fe0:	e041      	b.n	8007066 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006fe8:	b2db      	uxtb	r3, r3
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d106      	bne.n	8006ffc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	2200      	movs	r2, #0
 8006ff2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006ff6:	6878      	ldr	r0, [r7, #4]
 8006ff8:	f7fc fe34 	bl	8003c64 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	2202      	movs	r2, #2
 8007000:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	681a      	ldr	r2, [r3, #0]
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	3304      	adds	r3, #4
 800700c:	4619      	mov	r1, r3
 800700e:	4610      	mov	r0, r2
 8007010:	f001 f9b4 	bl	800837c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	2201      	movs	r2, #1
 8007018:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	2201      	movs	r2, #1
 8007020:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	2201      	movs	r2, #1
 8007028:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	2201      	movs	r2, #1
 8007030:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	2201      	movs	r2, #1
 8007038:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	2201      	movs	r2, #1
 8007040:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	2201      	movs	r2, #1
 8007048:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	2201      	movs	r2, #1
 8007050:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	2201      	movs	r2, #1
 8007058:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	2201      	movs	r2, #1
 8007060:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007064:	2300      	movs	r3, #0
}
 8007066:	4618      	mov	r0, r3
 8007068:	3708      	adds	r7, #8
 800706a:	46bd      	mov	sp, r7
 800706c:	bd80      	pop	{r7, pc}
	...

08007070 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8007070:	b480      	push	{r7}
 8007072:	b085      	sub	sp, #20
 8007074:	af00      	add	r7, sp, #0
 8007076:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800707e:	b2db      	uxtb	r3, r3
 8007080:	2b01      	cmp	r3, #1
 8007082:	d001      	beq.n	8007088 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8007084:	2301      	movs	r3, #1
 8007086:	e046      	b.n	8007116 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	2202      	movs	r2, #2
 800708c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	4a23      	ldr	r2, [pc, #140]	; (8007124 <HAL_TIM_Base_Start+0xb4>)
 8007096:	4293      	cmp	r3, r2
 8007098:	d022      	beq.n	80070e0 <HAL_TIM_Base_Start+0x70>
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80070a2:	d01d      	beq.n	80070e0 <HAL_TIM_Base_Start+0x70>
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	4a1f      	ldr	r2, [pc, #124]	; (8007128 <HAL_TIM_Base_Start+0xb8>)
 80070aa:	4293      	cmp	r3, r2
 80070ac:	d018      	beq.n	80070e0 <HAL_TIM_Base_Start+0x70>
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	4a1e      	ldr	r2, [pc, #120]	; (800712c <HAL_TIM_Base_Start+0xbc>)
 80070b4:	4293      	cmp	r3, r2
 80070b6:	d013      	beq.n	80070e0 <HAL_TIM_Base_Start+0x70>
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	4a1c      	ldr	r2, [pc, #112]	; (8007130 <HAL_TIM_Base_Start+0xc0>)
 80070be:	4293      	cmp	r3, r2
 80070c0:	d00e      	beq.n	80070e0 <HAL_TIM_Base_Start+0x70>
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	4a1b      	ldr	r2, [pc, #108]	; (8007134 <HAL_TIM_Base_Start+0xc4>)
 80070c8:	4293      	cmp	r3, r2
 80070ca:	d009      	beq.n	80070e0 <HAL_TIM_Base_Start+0x70>
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	4a19      	ldr	r2, [pc, #100]	; (8007138 <HAL_TIM_Base_Start+0xc8>)
 80070d2:	4293      	cmp	r3, r2
 80070d4:	d004      	beq.n	80070e0 <HAL_TIM_Base_Start+0x70>
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	4a18      	ldr	r2, [pc, #96]	; (800713c <HAL_TIM_Base_Start+0xcc>)
 80070dc:	4293      	cmp	r3, r2
 80070de:	d111      	bne.n	8007104 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	689b      	ldr	r3, [r3, #8]
 80070e6:	f003 0307 	and.w	r3, r3, #7
 80070ea:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	2b06      	cmp	r3, #6
 80070f0:	d010      	beq.n	8007114 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	681a      	ldr	r2, [r3, #0]
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	f042 0201 	orr.w	r2, r2, #1
 8007100:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007102:	e007      	b.n	8007114 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	681a      	ldr	r2, [r3, #0]
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	f042 0201 	orr.w	r2, r2, #1
 8007112:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007114:	2300      	movs	r3, #0
}
 8007116:	4618      	mov	r0, r3
 8007118:	3714      	adds	r7, #20
 800711a:	46bd      	mov	sp, r7
 800711c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007120:	4770      	bx	lr
 8007122:	bf00      	nop
 8007124:	40010000 	.word	0x40010000
 8007128:	40000400 	.word	0x40000400
 800712c:	40000800 	.word	0x40000800
 8007130:	40000c00 	.word	0x40000c00
 8007134:	40010400 	.word	0x40010400
 8007138:	40014000 	.word	0x40014000
 800713c:	40001800 	.word	0x40001800

08007140 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007140:	b580      	push	{r7, lr}
 8007142:	b082      	sub	sp, #8
 8007144:	af00      	add	r7, sp, #0
 8007146:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	2b00      	cmp	r3, #0
 800714c:	d101      	bne.n	8007152 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800714e:	2301      	movs	r3, #1
 8007150:	e041      	b.n	80071d6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007158:	b2db      	uxtb	r3, r3
 800715a:	2b00      	cmp	r3, #0
 800715c:	d106      	bne.n	800716c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	2200      	movs	r2, #0
 8007162:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007166:	6878      	ldr	r0, [r7, #4]
 8007168:	f000 f839 	bl	80071de <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	2202      	movs	r2, #2
 8007170:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	681a      	ldr	r2, [r3, #0]
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	3304      	adds	r3, #4
 800717c:	4619      	mov	r1, r3
 800717e:	4610      	mov	r0, r2
 8007180:	f001 f8fc 	bl	800837c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	2201      	movs	r2, #1
 8007188:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	2201      	movs	r2, #1
 8007190:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	2201      	movs	r2, #1
 8007198:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	2201      	movs	r2, #1
 80071a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	2201      	movs	r2, #1
 80071a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	2201      	movs	r2, #1
 80071b0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	2201      	movs	r2, #1
 80071b8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	2201      	movs	r2, #1
 80071c0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	2201      	movs	r2, #1
 80071c8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	2201      	movs	r2, #1
 80071d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80071d4:	2300      	movs	r3, #0
}
 80071d6:	4618      	mov	r0, r3
 80071d8:	3708      	adds	r7, #8
 80071da:	46bd      	mov	sp, r7
 80071dc:	bd80      	pop	{r7, pc}

080071de <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80071de:	b480      	push	{r7}
 80071e0:	b083      	sub	sp, #12
 80071e2:	af00      	add	r7, sp, #0
 80071e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80071e6:	bf00      	nop
 80071e8:	370c      	adds	r7, #12
 80071ea:	46bd      	mov	sp, r7
 80071ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071f0:	4770      	bx	lr
	...

080071f4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80071f4:	b580      	push	{r7, lr}
 80071f6:	b084      	sub	sp, #16
 80071f8:	af00      	add	r7, sp, #0
 80071fa:	6078      	str	r0, [r7, #4]
 80071fc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80071fe:	683b      	ldr	r3, [r7, #0]
 8007200:	2b00      	cmp	r3, #0
 8007202:	d109      	bne.n	8007218 <HAL_TIM_PWM_Start+0x24>
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800720a:	b2db      	uxtb	r3, r3
 800720c:	2b01      	cmp	r3, #1
 800720e:	bf14      	ite	ne
 8007210:	2301      	movne	r3, #1
 8007212:	2300      	moveq	r3, #0
 8007214:	b2db      	uxtb	r3, r3
 8007216:	e022      	b.n	800725e <HAL_TIM_PWM_Start+0x6a>
 8007218:	683b      	ldr	r3, [r7, #0]
 800721a:	2b04      	cmp	r3, #4
 800721c:	d109      	bne.n	8007232 <HAL_TIM_PWM_Start+0x3e>
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8007224:	b2db      	uxtb	r3, r3
 8007226:	2b01      	cmp	r3, #1
 8007228:	bf14      	ite	ne
 800722a:	2301      	movne	r3, #1
 800722c:	2300      	moveq	r3, #0
 800722e:	b2db      	uxtb	r3, r3
 8007230:	e015      	b.n	800725e <HAL_TIM_PWM_Start+0x6a>
 8007232:	683b      	ldr	r3, [r7, #0]
 8007234:	2b08      	cmp	r3, #8
 8007236:	d109      	bne.n	800724c <HAL_TIM_PWM_Start+0x58>
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800723e:	b2db      	uxtb	r3, r3
 8007240:	2b01      	cmp	r3, #1
 8007242:	bf14      	ite	ne
 8007244:	2301      	movne	r3, #1
 8007246:	2300      	moveq	r3, #0
 8007248:	b2db      	uxtb	r3, r3
 800724a:	e008      	b.n	800725e <HAL_TIM_PWM_Start+0x6a>
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007252:	b2db      	uxtb	r3, r3
 8007254:	2b01      	cmp	r3, #1
 8007256:	bf14      	ite	ne
 8007258:	2301      	movne	r3, #1
 800725a:	2300      	moveq	r3, #0
 800725c:	b2db      	uxtb	r3, r3
 800725e:	2b00      	cmp	r3, #0
 8007260:	d001      	beq.n	8007266 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8007262:	2301      	movs	r3, #1
 8007264:	e07c      	b.n	8007360 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007266:	683b      	ldr	r3, [r7, #0]
 8007268:	2b00      	cmp	r3, #0
 800726a:	d104      	bne.n	8007276 <HAL_TIM_PWM_Start+0x82>
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	2202      	movs	r2, #2
 8007270:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007274:	e013      	b.n	800729e <HAL_TIM_PWM_Start+0xaa>
 8007276:	683b      	ldr	r3, [r7, #0]
 8007278:	2b04      	cmp	r3, #4
 800727a:	d104      	bne.n	8007286 <HAL_TIM_PWM_Start+0x92>
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	2202      	movs	r2, #2
 8007280:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007284:	e00b      	b.n	800729e <HAL_TIM_PWM_Start+0xaa>
 8007286:	683b      	ldr	r3, [r7, #0]
 8007288:	2b08      	cmp	r3, #8
 800728a:	d104      	bne.n	8007296 <HAL_TIM_PWM_Start+0xa2>
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	2202      	movs	r2, #2
 8007290:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007294:	e003      	b.n	800729e <HAL_TIM_PWM_Start+0xaa>
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	2202      	movs	r2, #2
 800729a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	2201      	movs	r2, #1
 80072a4:	6839      	ldr	r1, [r7, #0]
 80072a6:	4618      	mov	r0, r3
 80072a8:	f001 fc7c 	bl	8008ba4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	4a2d      	ldr	r2, [pc, #180]	; (8007368 <HAL_TIM_PWM_Start+0x174>)
 80072b2:	4293      	cmp	r3, r2
 80072b4:	d004      	beq.n	80072c0 <HAL_TIM_PWM_Start+0xcc>
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	4a2c      	ldr	r2, [pc, #176]	; (800736c <HAL_TIM_PWM_Start+0x178>)
 80072bc:	4293      	cmp	r3, r2
 80072be:	d101      	bne.n	80072c4 <HAL_TIM_PWM_Start+0xd0>
 80072c0:	2301      	movs	r3, #1
 80072c2:	e000      	b.n	80072c6 <HAL_TIM_PWM_Start+0xd2>
 80072c4:	2300      	movs	r3, #0
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d007      	beq.n	80072da <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80072d8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	4a22      	ldr	r2, [pc, #136]	; (8007368 <HAL_TIM_PWM_Start+0x174>)
 80072e0:	4293      	cmp	r3, r2
 80072e2:	d022      	beq.n	800732a <HAL_TIM_PWM_Start+0x136>
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80072ec:	d01d      	beq.n	800732a <HAL_TIM_PWM_Start+0x136>
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	4a1f      	ldr	r2, [pc, #124]	; (8007370 <HAL_TIM_PWM_Start+0x17c>)
 80072f4:	4293      	cmp	r3, r2
 80072f6:	d018      	beq.n	800732a <HAL_TIM_PWM_Start+0x136>
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	4a1d      	ldr	r2, [pc, #116]	; (8007374 <HAL_TIM_PWM_Start+0x180>)
 80072fe:	4293      	cmp	r3, r2
 8007300:	d013      	beq.n	800732a <HAL_TIM_PWM_Start+0x136>
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	4a1c      	ldr	r2, [pc, #112]	; (8007378 <HAL_TIM_PWM_Start+0x184>)
 8007308:	4293      	cmp	r3, r2
 800730a:	d00e      	beq.n	800732a <HAL_TIM_PWM_Start+0x136>
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	4a16      	ldr	r2, [pc, #88]	; (800736c <HAL_TIM_PWM_Start+0x178>)
 8007312:	4293      	cmp	r3, r2
 8007314:	d009      	beq.n	800732a <HAL_TIM_PWM_Start+0x136>
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	4a18      	ldr	r2, [pc, #96]	; (800737c <HAL_TIM_PWM_Start+0x188>)
 800731c:	4293      	cmp	r3, r2
 800731e:	d004      	beq.n	800732a <HAL_TIM_PWM_Start+0x136>
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	4a16      	ldr	r2, [pc, #88]	; (8007380 <HAL_TIM_PWM_Start+0x18c>)
 8007326:	4293      	cmp	r3, r2
 8007328:	d111      	bne.n	800734e <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	689b      	ldr	r3, [r3, #8]
 8007330:	f003 0307 	and.w	r3, r3, #7
 8007334:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	2b06      	cmp	r3, #6
 800733a:	d010      	beq.n	800735e <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	681a      	ldr	r2, [r3, #0]
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	f042 0201 	orr.w	r2, r2, #1
 800734a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800734c:	e007      	b.n	800735e <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	681a      	ldr	r2, [r3, #0]
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	f042 0201 	orr.w	r2, r2, #1
 800735c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800735e:	2300      	movs	r3, #0
}
 8007360:	4618      	mov	r0, r3
 8007362:	3710      	adds	r7, #16
 8007364:	46bd      	mov	sp, r7
 8007366:	bd80      	pop	{r7, pc}
 8007368:	40010000 	.word	0x40010000
 800736c:	40010400 	.word	0x40010400
 8007370:	40000400 	.word	0x40000400
 8007374:	40000800 	.word	0x40000800
 8007378:	40000c00 	.word	0x40000c00
 800737c:	40014000 	.word	0x40014000
 8007380:	40001800 	.word	0x40001800

08007384 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007384:	b580      	push	{r7, lr}
 8007386:	b082      	sub	sp, #8
 8007388:	af00      	add	r7, sp, #0
 800738a:	6078      	str	r0, [r7, #4]
 800738c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	2200      	movs	r2, #0
 8007394:	6839      	ldr	r1, [r7, #0]
 8007396:	4618      	mov	r0, r3
 8007398:	f001 fc04 	bl	8008ba4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	4a2e      	ldr	r2, [pc, #184]	; (800745c <HAL_TIM_PWM_Stop+0xd8>)
 80073a2:	4293      	cmp	r3, r2
 80073a4:	d004      	beq.n	80073b0 <HAL_TIM_PWM_Stop+0x2c>
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	4a2d      	ldr	r2, [pc, #180]	; (8007460 <HAL_TIM_PWM_Stop+0xdc>)
 80073ac:	4293      	cmp	r3, r2
 80073ae:	d101      	bne.n	80073b4 <HAL_TIM_PWM_Stop+0x30>
 80073b0:	2301      	movs	r3, #1
 80073b2:	e000      	b.n	80073b6 <HAL_TIM_PWM_Stop+0x32>
 80073b4:	2300      	movs	r3, #0
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d017      	beq.n	80073ea <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	6a1a      	ldr	r2, [r3, #32]
 80073c0:	f241 1311 	movw	r3, #4369	; 0x1111
 80073c4:	4013      	ands	r3, r2
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	d10f      	bne.n	80073ea <HAL_TIM_PWM_Stop+0x66>
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	6a1a      	ldr	r2, [r3, #32]
 80073d0:	f240 4344 	movw	r3, #1092	; 0x444
 80073d4:	4013      	ands	r3, r2
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d107      	bne.n	80073ea <HAL_TIM_PWM_Stop+0x66>
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80073e8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	6a1a      	ldr	r2, [r3, #32]
 80073f0:	f241 1311 	movw	r3, #4369	; 0x1111
 80073f4:	4013      	ands	r3, r2
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	d10f      	bne.n	800741a <HAL_TIM_PWM_Stop+0x96>
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	6a1a      	ldr	r2, [r3, #32]
 8007400:	f240 4344 	movw	r3, #1092	; 0x444
 8007404:	4013      	ands	r3, r2
 8007406:	2b00      	cmp	r3, #0
 8007408:	d107      	bne.n	800741a <HAL_TIM_PWM_Stop+0x96>
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	681a      	ldr	r2, [r3, #0]
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	f022 0201 	bic.w	r2, r2, #1
 8007418:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800741a:	683b      	ldr	r3, [r7, #0]
 800741c:	2b00      	cmp	r3, #0
 800741e:	d104      	bne.n	800742a <HAL_TIM_PWM_Stop+0xa6>
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	2201      	movs	r2, #1
 8007424:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007428:	e013      	b.n	8007452 <HAL_TIM_PWM_Stop+0xce>
 800742a:	683b      	ldr	r3, [r7, #0]
 800742c:	2b04      	cmp	r3, #4
 800742e:	d104      	bne.n	800743a <HAL_TIM_PWM_Stop+0xb6>
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	2201      	movs	r2, #1
 8007434:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007438:	e00b      	b.n	8007452 <HAL_TIM_PWM_Stop+0xce>
 800743a:	683b      	ldr	r3, [r7, #0]
 800743c:	2b08      	cmp	r3, #8
 800743e:	d104      	bne.n	800744a <HAL_TIM_PWM_Stop+0xc6>
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	2201      	movs	r2, #1
 8007444:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007448:	e003      	b.n	8007452 <HAL_TIM_PWM_Stop+0xce>
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	2201      	movs	r2, #1
 800744e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 8007452:	2300      	movs	r3, #0
}
 8007454:	4618      	mov	r0, r3
 8007456:	3708      	adds	r7, #8
 8007458:	46bd      	mov	sp, r7
 800745a:	bd80      	pop	{r7, pc}
 800745c:	40010000 	.word	0x40010000
 8007460:	40010400 	.word	0x40010400

08007464 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8007464:	b580      	push	{r7, lr}
 8007466:	b082      	sub	sp, #8
 8007468:	af00      	add	r7, sp, #0
 800746a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	2b00      	cmp	r3, #0
 8007470:	d101      	bne.n	8007476 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8007472:	2301      	movs	r3, #1
 8007474:	e041      	b.n	80074fa <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800747c:	b2db      	uxtb	r3, r3
 800747e:	2b00      	cmp	r3, #0
 8007480:	d106      	bne.n	8007490 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	2200      	movs	r2, #0
 8007486:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800748a:	6878      	ldr	r0, [r7, #4]
 800748c:	f000 f839 	bl	8007502 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	2202      	movs	r2, #2
 8007494:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	681a      	ldr	r2, [r3, #0]
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	3304      	adds	r3, #4
 80074a0:	4619      	mov	r1, r3
 80074a2:	4610      	mov	r0, r2
 80074a4:	f000 ff6a 	bl	800837c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	2201      	movs	r2, #1
 80074ac:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	2201      	movs	r2, #1
 80074b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	2201      	movs	r2, #1
 80074bc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	2201      	movs	r2, #1
 80074c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	2201      	movs	r2, #1
 80074cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	2201      	movs	r2, #1
 80074d4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	2201      	movs	r2, #1
 80074dc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	2201      	movs	r2, #1
 80074e4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	2201      	movs	r2, #1
 80074ec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	2201      	movs	r2, #1
 80074f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80074f8:	2300      	movs	r3, #0
}
 80074fa:	4618      	mov	r0, r3
 80074fc:	3708      	adds	r7, #8
 80074fe:	46bd      	mov	sp, r7
 8007500:	bd80      	pop	{r7, pc}

08007502 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8007502:	b480      	push	{r7}
 8007504:	b083      	sub	sp, #12
 8007506:	af00      	add	r7, sp, #0
 8007508:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 800750a:	bf00      	nop
 800750c:	370c      	adds	r7, #12
 800750e:	46bd      	mov	sp, r7
 8007510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007514:	4770      	bx	lr
	...

08007518 <HAL_TIM_IC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from TIM peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
{
 8007518:	b580      	push	{r7, lr}
 800751a:	b086      	sub	sp, #24
 800751c:	af00      	add	r7, sp, #0
 800751e:	60f8      	str	r0, [r7, #12]
 8007520:	60b9      	str	r1, [r7, #8]
 8007522:	607a      	str	r2, [r7, #4]
 8007524:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 8007526:	2300      	movs	r3, #0
 8007528:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800752a:	68bb      	ldr	r3, [r7, #8]
 800752c:	2b00      	cmp	r3, #0
 800752e:	d104      	bne.n	800753a <HAL_TIM_IC_Start_DMA+0x22>
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007536:	b2db      	uxtb	r3, r3
 8007538:	e013      	b.n	8007562 <HAL_TIM_IC_Start_DMA+0x4a>
 800753a:	68bb      	ldr	r3, [r7, #8]
 800753c:	2b04      	cmp	r3, #4
 800753e:	d104      	bne.n	800754a <HAL_TIM_IC_Start_DMA+0x32>
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8007546:	b2db      	uxtb	r3, r3
 8007548:	e00b      	b.n	8007562 <HAL_TIM_IC_Start_DMA+0x4a>
 800754a:	68bb      	ldr	r3, [r7, #8]
 800754c:	2b08      	cmp	r3, #8
 800754e:	d104      	bne.n	800755a <HAL_TIM_IC_Start_DMA+0x42>
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007556:	b2db      	uxtb	r3, r3
 8007558:	e003      	b.n	8007562 <HAL_TIM_IC_Start_DMA+0x4a>
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007560:	b2db      	uxtb	r3, r3
 8007562:	75bb      	strb	r3, [r7, #22]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8007564:	68bb      	ldr	r3, [r7, #8]
 8007566:	2b00      	cmp	r3, #0
 8007568:	d104      	bne.n	8007574 <HAL_TIM_IC_Start_DMA+0x5c>
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8007570:	b2db      	uxtb	r3, r3
 8007572:	e013      	b.n	800759c <HAL_TIM_IC_Start_DMA+0x84>
 8007574:	68bb      	ldr	r3, [r7, #8]
 8007576:	2b04      	cmp	r3, #4
 8007578:	d104      	bne.n	8007584 <HAL_TIM_IC_Start_DMA+0x6c>
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8007580:	b2db      	uxtb	r3, r3
 8007582:	e00b      	b.n	800759c <HAL_TIM_IC_Start_DMA+0x84>
 8007584:	68bb      	ldr	r3, [r7, #8]
 8007586:	2b08      	cmp	r3, #8
 8007588:	d104      	bne.n	8007594 <HAL_TIM_IC_Start_DMA+0x7c>
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007590:	b2db      	uxtb	r3, r3
 8007592:	e003      	b.n	800759c <HAL_TIM_IC_Start_DMA+0x84>
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800759a:	b2db      	uxtb	r3, r3
 800759c:	757b      	strb	r3, [r7, #21]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
  assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));

  /* Set the TIM channel state */
  if ((channel_state == HAL_TIM_CHANNEL_STATE_BUSY)
 800759e:	7dbb      	ldrb	r3, [r7, #22]
 80075a0:	2b02      	cmp	r3, #2
 80075a2:	d002      	beq.n	80075aa <HAL_TIM_IC_Start_DMA+0x92>
      || (complementary_channel_state == HAL_TIM_CHANNEL_STATE_BUSY))
 80075a4:	7d7b      	ldrb	r3, [r7, #21]
 80075a6:	2b02      	cmp	r3, #2
 80075a8:	d101      	bne.n	80075ae <HAL_TIM_IC_Start_DMA+0x96>
  {
    return HAL_BUSY;
 80075aa:	2302      	movs	r3, #2
 80075ac:	e146      	b.n	800783c <HAL_TIM_IC_Start_DMA+0x324>
  }
  else if ((channel_state == HAL_TIM_CHANNEL_STATE_READY)
 80075ae:	7dbb      	ldrb	r3, [r7, #22]
 80075b0:	2b01      	cmp	r3, #1
 80075b2:	d143      	bne.n	800763c <HAL_TIM_IC_Start_DMA+0x124>
           && (complementary_channel_state == HAL_TIM_CHANNEL_STATE_READY))
 80075b4:	7d7b      	ldrb	r3, [r7, #21]
 80075b6:	2b01      	cmp	r3, #1
 80075b8:	d140      	bne.n	800763c <HAL_TIM_IC_Start_DMA+0x124>
  {
    if ((pData == NULL) && (Length > 0U))
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	2b00      	cmp	r3, #0
 80075be:	d104      	bne.n	80075ca <HAL_TIM_IC_Start_DMA+0xb2>
 80075c0:	887b      	ldrh	r3, [r7, #2]
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d001      	beq.n	80075ca <HAL_TIM_IC_Start_DMA+0xb2>
    {
      return HAL_ERROR;
 80075c6:	2301      	movs	r3, #1
 80075c8:	e138      	b.n	800783c <HAL_TIM_IC_Start_DMA+0x324>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80075ca:	68bb      	ldr	r3, [r7, #8]
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	d104      	bne.n	80075da <HAL_TIM_IC_Start_DMA+0xc2>
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	2202      	movs	r2, #2
 80075d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80075d8:	e013      	b.n	8007602 <HAL_TIM_IC_Start_DMA+0xea>
 80075da:	68bb      	ldr	r3, [r7, #8]
 80075dc:	2b04      	cmp	r3, #4
 80075de:	d104      	bne.n	80075ea <HAL_TIM_IC_Start_DMA+0xd2>
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	2202      	movs	r2, #2
 80075e4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80075e8:	e00b      	b.n	8007602 <HAL_TIM_IC_Start_DMA+0xea>
 80075ea:	68bb      	ldr	r3, [r7, #8]
 80075ec:	2b08      	cmp	r3, #8
 80075ee:	d104      	bne.n	80075fa <HAL_TIM_IC_Start_DMA+0xe2>
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	2202      	movs	r2, #2
 80075f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80075f8:	e003      	b.n	8007602 <HAL_TIM_IC_Start_DMA+0xea>
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	2202      	movs	r2, #2
 80075fe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007602:	68bb      	ldr	r3, [r7, #8]
 8007604:	2b00      	cmp	r3, #0
 8007606:	d104      	bne.n	8007612 <HAL_TIM_IC_Start_DMA+0xfa>
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	2202      	movs	r2, #2
 800760c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    if ((pData == NULL) && (Length > 0U))
 8007610:	e016      	b.n	8007640 <HAL_TIM_IC_Start_DMA+0x128>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007612:	68bb      	ldr	r3, [r7, #8]
 8007614:	2b04      	cmp	r3, #4
 8007616:	d104      	bne.n	8007622 <HAL_TIM_IC_Start_DMA+0x10a>
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	2202      	movs	r2, #2
 800761c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    if ((pData == NULL) && (Length > 0U))
 8007620:	e00e      	b.n	8007640 <HAL_TIM_IC_Start_DMA+0x128>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007622:	68bb      	ldr	r3, [r7, #8]
 8007624:	2b08      	cmp	r3, #8
 8007626:	d104      	bne.n	8007632 <HAL_TIM_IC_Start_DMA+0x11a>
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	2202      	movs	r2, #2
 800762c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    if ((pData == NULL) && (Length > 0U))
 8007630:	e006      	b.n	8007640 <HAL_TIM_IC_Start_DMA+0x128>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	2202      	movs	r2, #2
 8007636:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    if ((pData == NULL) && (Length > 0U))
 800763a:	e001      	b.n	8007640 <HAL_TIM_IC_Start_DMA+0x128>
    }
  }
  else
  {
    return HAL_ERROR;
 800763c:	2301      	movs	r3, #1
 800763e:	e0fd      	b.n	800783c <HAL_TIM_IC_Start_DMA+0x324>
  }

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	2201      	movs	r2, #1
 8007646:	68b9      	ldr	r1, [r7, #8]
 8007648:	4618      	mov	r0, r3
 800764a:	f001 faab 	bl	8008ba4 <TIM_CCxChannelCmd>

  switch (Channel)
 800764e:	68bb      	ldr	r3, [r7, #8]
 8007650:	2b0c      	cmp	r3, #12
 8007652:	f200 80ad 	bhi.w	80077b0 <HAL_TIM_IC_Start_DMA+0x298>
 8007656:	a201      	add	r2, pc, #4	; (adr r2, 800765c <HAL_TIM_IC_Start_DMA+0x144>)
 8007658:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800765c:	08007691 	.word	0x08007691
 8007660:	080077b1 	.word	0x080077b1
 8007664:	080077b1 	.word	0x080077b1
 8007668:	080077b1 	.word	0x080077b1
 800766c:	080076d9 	.word	0x080076d9
 8007670:	080077b1 	.word	0x080077b1
 8007674:	080077b1 	.word	0x080077b1
 8007678:	080077b1 	.word	0x080077b1
 800767c:	08007721 	.word	0x08007721
 8007680:	080077b1 	.word	0x080077b1
 8007684:	080077b1 	.word	0x080077b1
 8007688:	080077b1 	.word	0x080077b1
 800768c:	08007769 	.word	0x08007769
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007694:	4a6b      	ldr	r2, [pc, #428]	; (8007844 <HAL_TIM_IC_Start_DMA+0x32c>)
 8007696:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800769c:	4a6a      	ldr	r2, [pc, #424]	; (8007848 <HAL_TIM_IC_Start_DMA+0x330>)
 800769e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076a4:	4a69      	ldr	r2, [pc, #420]	; (800784c <HAL_TIM_IC_Start_DMA+0x334>)
 80076a6:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData,
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	6a58      	ldr	r0, [r3, #36]	; 0x24
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	3334      	adds	r3, #52	; 0x34
 80076b2:	4619      	mov	r1, r3
 80076b4:	687a      	ldr	r2, [r7, #4]
 80076b6:	887b      	ldrh	r3, [r7, #2]
 80076b8:	f7fd fef8 	bl	80054ac <HAL_DMA_Start_IT>
 80076bc:	4603      	mov	r3, r0
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d001      	beq.n	80076c6 <HAL_TIM_IC_Start_DMA+0x1ae>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80076c2:	2301      	movs	r3, #1
 80076c4:	e0ba      	b.n	800783c <HAL_TIM_IC_Start_DMA+0x324>
      }
      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	68da      	ldr	r2, [r3, #12]
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80076d4:	60da      	str	r2, [r3, #12]
      break;
 80076d6:	e06e      	b.n	80077b6 <HAL_TIM_IC_Start_DMA+0x29e>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80076dc:	4a59      	ldr	r2, [pc, #356]	; (8007844 <HAL_TIM_IC_Start_DMA+0x32c>)
 80076de:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80076e4:	4a58      	ldr	r2, [pc, #352]	; (8007848 <HAL_TIM_IC_Start_DMA+0x330>)
 80076e6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80076ec:	4a57      	ldr	r2, [pc, #348]	; (800784c <HAL_TIM_IC_Start_DMA+0x334>)
 80076ee:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData,
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	6a98      	ldr	r0, [r3, #40]	; 0x28
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	3338      	adds	r3, #56	; 0x38
 80076fa:	4619      	mov	r1, r3
 80076fc:	687a      	ldr	r2, [r7, #4]
 80076fe:	887b      	ldrh	r3, [r7, #2]
 8007700:	f7fd fed4 	bl	80054ac <HAL_DMA_Start_IT>
 8007704:	4603      	mov	r3, r0
 8007706:	2b00      	cmp	r3, #0
 8007708:	d001      	beq.n	800770e <HAL_TIM_IC_Start_DMA+0x1f6>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800770a:	2301      	movs	r3, #1
 800770c:	e096      	b.n	800783c <HAL_TIM_IC_Start_DMA+0x324>
      }
      /* Enable the TIM Capture/Compare 2  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	68da      	ldr	r2, [r3, #12]
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800771c:	60da      	str	r2, [r3, #12]
      break;
 800771e:	e04a      	b.n	80077b6 <HAL_TIM_IC_Start_DMA+0x29e>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMACaptureCplt;
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007724:	4a47      	ldr	r2, [pc, #284]	; (8007844 <HAL_TIM_IC_Start_DMA+0x32c>)
 8007726:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800772c:	4a46      	ldr	r2, [pc, #280]	; (8007848 <HAL_TIM_IC_Start_DMA+0x330>)
 800772e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007734:	4a45      	ldr	r2, [pc, #276]	; (800784c <HAL_TIM_IC_Start_DMA+0x334>)
 8007736:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->CCR3, (uint32_t)pData,
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	333c      	adds	r3, #60	; 0x3c
 8007742:	4619      	mov	r1, r3
 8007744:	687a      	ldr	r2, [r7, #4]
 8007746:	887b      	ldrh	r3, [r7, #2]
 8007748:	f7fd feb0 	bl	80054ac <HAL_DMA_Start_IT>
 800774c:	4603      	mov	r3, r0
 800774e:	2b00      	cmp	r3, #0
 8007750:	d001      	beq.n	8007756 <HAL_TIM_IC_Start_DMA+0x23e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8007752:	2301      	movs	r3, #1
 8007754:	e072      	b.n	800783c <HAL_TIM_IC_Start_DMA+0x324>
      }
      /* Enable the TIM Capture/Compare 3  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	68da      	ldr	r2, [r3, #12]
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007764:	60da      	str	r2, [r3, #12]
      break;
 8007766:	e026      	b.n	80077b6 <HAL_TIM_IC_Start_DMA+0x29e>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMACaptureCplt;
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800776c:	4a35      	ldr	r2, [pc, #212]	; (8007844 <HAL_TIM_IC_Start_DMA+0x32c>)
 800776e:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007774:	4a34      	ldr	r2, [pc, #208]	; (8007848 <HAL_TIM_IC_Start_DMA+0x330>)
 8007776:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800777c:	4a33      	ldr	r2, [pc, #204]	; (800784c <HAL_TIM_IC_Start_DMA+0x334>)
 800777e:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->CCR4, (uint32_t)pData,
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	3340      	adds	r3, #64	; 0x40
 800778a:	4619      	mov	r1, r3
 800778c:	687a      	ldr	r2, [r7, #4]
 800778e:	887b      	ldrh	r3, [r7, #2]
 8007790:	f7fd fe8c 	bl	80054ac <HAL_DMA_Start_IT>
 8007794:	4603      	mov	r3, r0
 8007796:	2b00      	cmp	r3, #0
 8007798:	d001      	beq.n	800779e <HAL_TIM_IC_Start_DMA+0x286>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800779a:	2301      	movs	r3, #1
 800779c:	e04e      	b.n	800783c <HAL_TIM_IC_Start_DMA+0x324>
      }
      /* Enable the TIM Capture/Compare 4  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	68da      	ldr	r2, [r3, #12]
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80077ac:	60da      	str	r2, [r3, #12]
      break;
 80077ae:	e002      	b.n	80077b6 <HAL_TIM_IC_Start_DMA+0x29e>
    }

    default:
      status = HAL_ERROR;
 80077b0:	2301      	movs	r3, #1
 80077b2:	75fb      	strb	r3, [r7, #23]
      break;
 80077b4:	bf00      	nop
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	4a25      	ldr	r2, [pc, #148]	; (8007850 <HAL_TIM_IC_Start_DMA+0x338>)
 80077bc:	4293      	cmp	r3, r2
 80077be:	d022      	beq.n	8007806 <HAL_TIM_IC_Start_DMA+0x2ee>
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80077c8:	d01d      	beq.n	8007806 <HAL_TIM_IC_Start_DMA+0x2ee>
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	4a21      	ldr	r2, [pc, #132]	; (8007854 <HAL_TIM_IC_Start_DMA+0x33c>)
 80077d0:	4293      	cmp	r3, r2
 80077d2:	d018      	beq.n	8007806 <HAL_TIM_IC_Start_DMA+0x2ee>
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	4a1f      	ldr	r2, [pc, #124]	; (8007858 <HAL_TIM_IC_Start_DMA+0x340>)
 80077da:	4293      	cmp	r3, r2
 80077dc:	d013      	beq.n	8007806 <HAL_TIM_IC_Start_DMA+0x2ee>
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	4a1e      	ldr	r2, [pc, #120]	; (800785c <HAL_TIM_IC_Start_DMA+0x344>)
 80077e4:	4293      	cmp	r3, r2
 80077e6:	d00e      	beq.n	8007806 <HAL_TIM_IC_Start_DMA+0x2ee>
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	4a1c      	ldr	r2, [pc, #112]	; (8007860 <HAL_TIM_IC_Start_DMA+0x348>)
 80077ee:	4293      	cmp	r3, r2
 80077f0:	d009      	beq.n	8007806 <HAL_TIM_IC_Start_DMA+0x2ee>
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	4a1b      	ldr	r2, [pc, #108]	; (8007864 <HAL_TIM_IC_Start_DMA+0x34c>)
 80077f8:	4293      	cmp	r3, r2
 80077fa:	d004      	beq.n	8007806 <HAL_TIM_IC_Start_DMA+0x2ee>
 80077fc:	68fb      	ldr	r3, [r7, #12]
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	4a19      	ldr	r2, [pc, #100]	; (8007868 <HAL_TIM_IC_Start_DMA+0x350>)
 8007802:	4293      	cmp	r3, r2
 8007804:	d111      	bne.n	800782a <HAL_TIM_IC_Start_DMA+0x312>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	689b      	ldr	r3, [r3, #8]
 800780c:	f003 0307 	and.w	r3, r3, #7
 8007810:	613b      	str	r3, [r7, #16]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007812:	693b      	ldr	r3, [r7, #16]
 8007814:	2b06      	cmp	r3, #6
 8007816:	d010      	beq.n	800783a <HAL_TIM_IC_Start_DMA+0x322>
    {
      __HAL_TIM_ENABLE(htim);
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	681a      	ldr	r2, [r3, #0]
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	f042 0201 	orr.w	r2, r2, #1
 8007826:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007828:	e007      	b.n	800783a <HAL_TIM_IC_Start_DMA+0x322>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800782a:	68fb      	ldr	r3, [r7, #12]
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	681a      	ldr	r2, [r3, #0]
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	f042 0201 	orr.w	r2, r2, #1
 8007838:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 800783a:	7dfb      	ldrb	r3, [r7, #23]
}
 800783c:	4618      	mov	r0, r3
 800783e:	3718      	adds	r7, #24
 8007840:	46bd      	mov	sp, r7
 8007842:	bd80      	pop	{r7, pc}
 8007844:	0800824d 	.word	0x0800824d
 8007848:	08008315 	.word	0x08008315
 800784c:	080081bb 	.word	0x080081bb
 8007850:	40010000 	.word	0x40010000
 8007854:	40000400 	.word	0x40000400
 8007858:	40000800 	.word	0x40000800
 800785c:	40000c00 	.word	0x40000c00
 8007860:	40010400 	.word	0x40010400
 8007864:	40014000 	.word	0x40014000
 8007868:	40001800 	.word	0x40001800

0800786c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 800786c:	b580      	push	{r7, lr}
 800786e:	b086      	sub	sp, #24
 8007870:	af00      	add	r7, sp, #0
 8007872:	6078      	str	r0, [r7, #4]
 8007874:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	2b00      	cmp	r3, #0
 800787a:	d101      	bne.n	8007880 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800787c:	2301      	movs	r3, #1
 800787e:	e097      	b.n	80079b0 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007886:	b2db      	uxtb	r3, r3
 8007888:	2b00      	cmp	r3, #0
 800788a:	d106      	bne.n	800789a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	2200      	movs	r2, #0
 8007890:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8007894:	6878      	ldr	r0, [r7, #4]
 8007896:	f7fc fac1 	bl	8003e1c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	2202      	movs	r2, #2
 800789e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	689b      	ldr	r3, [r3, #8]
 80078a8:	687a      	ldr	r2, [r7, #4]
 80078aa:	6812      	ldr	r2, [r2, #0]
 80078ac:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80078b0:	f023 0307 	bic.w	r3, r3, #7
 80078b4:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	681a      	ldr	r2, [r3, #0]
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	3304      	adds	r3, #4
 80078be:	4619      	mov	r1, r3
 80078c0:	4610      	mov	r0, r2
 80078c2:	f000 fd5b 	bl	800837c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	689b      	ldr	r3, [r3, #8]
 80078cc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	699b      	ldr	r3, [r3, #24]
 80078d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	6a1b      	ldr	r3, [r3, #32]
 80078dc:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80078de:	683b      	ldr	r3, [r7, #0]
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	697a      	ldr	r2, [r7, #20]
 80078e4:	4313      	orrs	r3, r2
 80078e6:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80078e8:	693b      	ldr	r3, [r7, #16]
 80078ea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80078ee:	f023 0303 	bic.w	r3, r3, #3
 80078f2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80078f4:	683b      	ldr	r3, [r7, #0]
 80078f6:	689a      	ldr	r2, [r3, #8]
 80078f8:	683b      	ldr	r3, [r7, #0]
 80078fa:	699b      	ldr	r3, [r3, #24]
 80078fc:	021b      	lsls	r3, r3, #8
 80078fe:	4313      	orrs	r3, r2
 8007900:	693a      	ldr	r2, [r7, #16]
 8007902:	4313      	orrs	r3, r2
 8007904:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8007906:	693b      	ldr	r3, [r7, #16]
 8007908:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800790c:	f023 030c 	bic.w	r3, r3, #12
 8007910:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8007912:	693b      	ldr	r3, [r7, #16]
 8007914:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007918:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800791c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800791e:	683b      	ldr	r3, [r7, #0]
 8007920:	68da      	ldr	r2, [r3, #12]
 8007922:	683b      	ldr	r3, [r7, #0]
 8007924:	69db      	ldr	r3, [r3, #28]
 8007926:	021b      	lsls	r3, r3, #8
 8007928:	4313      	orrs	r3, r2
 800792a:	693a      	ldr	r2, [r7, #16]
 800792c:	4313      	orrs	r3, r2
 800792e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8007930:	683b      	ldr	r3, [r7, #0]
 8007932:	691b      	ldr	r3, [r3, #16]
 8007934:	011a      	lsls	r2, r3, #4
 8007936:	683b      	ldr	r3, [r7, #0]
 8007938:	6a1b      	ldr	r3, [r3, #32]
 800793a:	031b      	lsls	r3, r3, #12
 800793c:	4313      	orrs	r3, r2
 800793e:	693a      	ldr	r2, [r7, #16]
 8007940:	4313      	orrs	r3, r2
 8007942:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800794a:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8007952:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8007954:	683b      	ldr	r3, [r7, #0]
 8007956:	685a      	ldr	r2, [r3, #4]
 8007958:	683b      	ldr	r3, [r7, #0]
 800795a:	695b      	ldr	r3, [r3, #20]
 800795c:	011b      	lsls	r3, r3, #4
 800795e:	4313      	orrs	r3, r2
 8007960:	68fa      	ldr	r2, [r7, #12]
 8007962:	4313      	orrs	r3, r2
 8007964:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	697a      	ldr	r2, [r7, #20]
 800796c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	693a      	ldr	r2, [r7, #16]
 8007974:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	68fa      	ldr	r2, [r7, #12]
 800797c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	2201      	movs	r2, #1
 8007982:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	2201      	movs	r2, #1
 800798a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	2201      	movs	r2, #1
 8007992:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	2201      	movs	r2, #1
 800799a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	2201      	movs	r2, #1
 80079a2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	2201      	movs	r2, #1
 80079aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80079ae:	2300      	movs	r3, #0
}
 80079b0:	4618      	mov	r0, r3
 80079b2:	3718      	adds	r7, #24
 80079b4:	46bd      	mov	sp, r7
 80079b6:	bd80      	pop	{r7, pc}

080079b8 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80079b8:	b580      	push	{r7, lr}
 80079ba:	b084      	sub	sp, #16
 80079bc:	af00      	add	r7, sp, #0
 80079be:	6078      	str	r0, [r7, #4]
 80079c0:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80079c8:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80079d0:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80079d8:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80079e0:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80079e2:	683b      	ldr	r3, [r7, #0]
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	d110      	bne.n	8007a0a <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80079e8:	7bfb      	ldrb	r3, [r7, #15]
 80079ea:	2b01      	cmp	r3, #1
 80079ec:	d102      	bne.n	80079f4 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80079ee:	7b7b      	ldrb	r3, [r7, #13]
 80079f0:	2b01      	cmp	r3, #1
 80079f2:	d001      	beq.n	80079f8 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 80079f4:	2301      	movs	r3, #1
 80079f6:	e069      	b.n	8007acc <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	2202      	movs	r2, #2
 80079fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	2202      	movs	r2, #2
 8007a04:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007a08:	e031      	b.n	8007a6e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8007a0a:	683b      	ldr	r3, [r7, #0]
 8007a0c:	2b04      	cmp	r3, #4
 8007a0e:	d110      	bne.n	8007a32 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8007a10:	7bbb      	ldrb	r3, [r7, #14]
 8007a12:	2b01      	cmp	r3, #1
 8007a14:	d102      	bne.n	8007a1c <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8007a16:	7b3b      	ldrb	r3, [r7, #12]
 8007a18:	2b01      	cmp	r3, #1
 8007a1a:	d001      	beq.n	8007a20 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8007a1c:	2301      	movs	r3, #1
 8007a1e:	e055      	b.n	8007acc <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	2202      	movs	r2, #2
 8007a24:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	2202      	movs	r2, #2
 8007a2c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007a30:	e01d      	b.n	8007a6e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007a32:	7bfb      	ldrb	r3, [r7, #15]
 8007a34:	2b01      	cmp	r3, #1
 8007a36:	d108      	bne.n	8007a4a <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8007a38:	7bbb      	ldrb	r3, [r7, #14]
 8007a3a:	2b01      	cmp	r3, #1
 8007a3c:	d105      	bne.n	8007a4a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007a3e:	7b7b      	ldrb	r3, [r7, #13]
 8007a40:	2b01      	cmp	r3, #1
 8007a42:	d102      	bne.n	8007a4a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8007a44:	7b3b      	ldrb	r3, [r7, #12]
 8007a46:	2b01      	cmp	r3, #1
 8007a48:	d001      	beq.n	8007a4e <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8007a4a:	2301      	movs	r3, #1
 8007a4c:	e03e      	b.n	8007acc <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	2202      	movs	r2, #2
 8007a52:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	2202      	movs	r2, #2
 8007a5a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	2202      	movs	r2, #2
 8007a62:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	2202      	movs	r2, #2
 8007a6a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8007a6e:	683b      	ldr	r3, [r7, #0]
 8007a70:	2b00      	cmp	r3, #0
 8007a72:	d003      	beq.n	8007a7c <HAL_TIM_Encoder_Start+0xc4>
 8007a74:	683b      	ldr	r3, [r7, #0]
 8007a76:	2b04      	cmp	r3, #4
 8007a78:	d008      	beq.n	8007a8c <HAL_TIM_Encoder_Start+0xd4>
 8007a7a:	e00f      	b.n	8007a9c <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	2201      	movs	r2, #1
 8007a82:	2100      	movs	r1, #0
 8007a84:	4618      	mov	r0, r3
 8007a86:	f001 f88d 	bl	8008ba4 <TIM_CCxChannelCmd>
      break;
 8007a8a:	e016      	b.n	8007aba <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	2201      	movs	r2, #1
 8007a92:	2104      	movs	r1, #4
 8007a94:	4618      	mov	r0, r3
 8007a96:	f001 f885 	bl	8008ba4 <TIM_CCxChannelCmd>
      break;
 8007a9a:	e00e      	b.n	8007aba <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	2201      	movs	r2, #1
 8007aa2:	2100      	movs	r1, #0
 8007aa4:	4618      	mov	r0, r3
 8007aa6:	f001 f87d 	bl	8008ba4 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	2201      	movs	r2, #1
 8007ab0:	2104      	movs	r1, #4
 8007ab2:	4618      	mov	r0, r3
 8007ab4:	f001 f876 	bl	8008ba4 <TIM_CCxChannelCmd>
      break;
 8007ab8:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	681a      	ldr	r2, [r3, #0]
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	f042 0201 	orr.w	r2, r2, #1
 8007ac8:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8007aca:	2300      	movs	r3, #0
}
 8007acc:	4618      	mov	r0, r3
 8007ace:	3710      	adds	r7, #16
 8007ad0:	46bd      	mov	sp, r7
 8007ad2:	bd80      	pop	{r7, pc}

08007ad4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007ad4:	b580      	push	{r7, lr}
 8007ad6:	b082      	sub	sp, #8
 8007ad8:	af00      	add	r7, sp, #0
 8007ada:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	691b      	ldr	r3, [r3, #16]
 8007ae2:	f003 0302 	and.w	r3, r3, #2
 8007ae6:	2b02      	cmp	r3, #2
 8007ae8:	d122      	bne.n	8007b30 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	68db      	ldr	r3, [r3, #12]
 8007af0:	f003 0302 	and.w	r3, r3, #2
 8007af4:	2b02      	cmp	r3, #2
 8007af6:	d11b      	bne.n	8007b30 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	f06f 0202 	mvn.w	r2, #2
 8007b00:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	2201      	movs	r2, #1
 8007b06:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	699b      	ldr	r3, [r3, #24]
 8007b0e:	f003 0303 	and.w	r3, r3, #3
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	d003      	beq.n	8007b1e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007b16:	6878      	ldr	r0, [r7, #4]
 8007b18:	f000 fb1d 	bl	8008156 <HAL_TIM_IC_CaptureCallback>
 8007b1c:	e005      	b.n	8007b2a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007b1e:	6878      	ldr	r0, [r7, #4]
 8007b20:	f000 fb0f 	bl	8008142 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007b24:	6878      	ldr	r0, [r7, #4]
 8007b26:	f000 fb2a 	bl	800817e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	2200      	movs	r2, #0
 8007b2e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	691b      	ldr	r3, [r3, #16]
 8007b36:	f003 0304 	and.w	r3, r3, #4
 8007b3a:	2b04      	cmp	r3, #4
 8007b3c:	d122      	bne.n	8007b84 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	68db      	ldr	r3, [r3, #12]
 8007b44:	f003 0304 	and.w	r3, r3, #4
 8007b48:	2b04      	cmp	r3, #4
 8007b4a:	d11b      	bne.n	8007b84 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	f06f 0204 	mvn.w	r2, #4
 8007b54:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	2202      	movs	r2, #2
 8007b5a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	699b      	ldr	r3, [r3, #24]
 8007b62:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007b66:	2b00      	cmp	r3, #0
 8007b68:	d003      	beq.n	8007b72 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007b6a:	6878      	ldr	r0, [r7, #4]
 8007b6c:	f000 faf3 	bl	8008156 <HAL_TIM_IC_CaptureCallback>
 8007b70:	e005      	b.n	8007b7e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007b72:	6878      	ldr	r0, [r7, #4]
 8007b74:	f000 fae5 	bl	8008142 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007b78:	6878      	ldr	r0, [r7, #4]
 8007b7a:	f000 fb00 	bl	800817e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	2200      	movs	r2, #0
 8007b82:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	691b      	ldr	r3, [r3, #16]
 8007b8a:	f003 0308 	and.w	r3, r3, #8
 8007b8e:	2b08      	cmp	r3, #8
 8007b90:	d122      	bne.n	8007bd8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	68db      	ldr	r3, [r3, #12]
 8007b98:	f003 0308 	and.w	r3, r3, #8
 8007b9c:	2b08      	cmp	r3, #8
 8007b9e:	d11b      	bne.n	8007bd8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	f06f 0208 	mvn.w	r2, #8
 8007ba8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	2204      	movs	r2, #4
 8007bae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	69db      	ldr	r3, [r3, #28]
 8007bb6:	f003 0303 	and.w	r3, r3, #3
 8007bba:	2b00      	cmp	r3, #0
 8007bbc:	d003      	beq.n	8007bc6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007bbe:	6878      	ldr	r0, [r7, #4]
 8007bc0:	f000 fac9 	bl	8008156 <HAL_TIM_IC_CaptureCallback>
 8007bc4:	e005      	b.n	8007bd2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007bc6:	6878      	ldr	r0, [r7, #4]
 8007bc8:	f000 fabb 	bl	8008142 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007bcc:	6878      	ldr	r0, [r7, #4]
 8007bce:	f000 fad6 	bl	800817e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	2200      	movs	r2, #0
 8007bd6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	691b      	ldr	r3, [r3, #16]
 8007bde:	f003 0310 	and.w	r3, r3, #16
 8007be2:	2b10      	cmp	r3, #16
 8007be4:	d122      	bne.n	8007c2c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	68db      	ldr	r3, [r3, #12]
 8007bec:	f003 0310 	and.w	r3, r3, #16
 8007bf0:	2b10      	cmp	r3, #16
 8007bf2:	d11b      	bne.n	8007c2c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	f06f 0210 	mvn.w	r2, #16
 8007bfc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	2208      	movs	r2, #8
 8007c02:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	69db      	ldr	r3, [r3, #28]
 8007c0a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	d003      	beq.n	8007c1a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007c12:	6878      	ldr	r0, [r7, #4]
 8007c14:	f000 fa9f 	bl	8008156 <HAL_TIM_IC_CaptureCallback>
 8007c18:	e005      	b.n	8007c26 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007c1a:	6878      	ldr	r0, [r7, #4]
 8007c1c:	f000 fa91 	bl	8008142 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007c20:	6878      	ldr	r0, [r7, #4]
 8007c22:	f000 faac 	bl	800817e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	2200      	movs	r2, #0
 8007c2a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	691b      	ldr	r3, [r3, #16]
 8007c32:	f003 0301 	and.w	r3, r3, #1
 8007c36:	2b01      	cmp	r3, #1
 8007c38:	d10e      	bne.n	8007c58 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	68db      	ldr	r3, [r3, #12]
 8007c40:	f003 0301 	and.w	r3, r3, #1
 8007c44:	2b01      	cmp	r3, #1
 8007c46:	d107      	bne.n	8007c58 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	f06f 0201 	mvn.w	r2, #1
 8007c50:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007c52:	6878      	ldr	r0, [r7, #4]
 8007c54:	f000 fa6b 	bl	800812e <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	691b      	ldr	r3, [r3, #16]
 8007c5e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007c62:	2b80      	cmp	r3, #128	; 0x80
 8007c64:	d10e      	bne.n	8007c84 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	681b      	ldr	r3, [r3, #0]
 8007c6a:	68db      	ldr	r3, [r3, #12]
 8007c6c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007c70:	2b80      	cmp	r3, #128	; 0x80
 8007c72:	d107      	bne.n	8007c84 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007c7c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007c7e:	6878      	ldr	r0, [r7, #4]
 8007c80:	f001 f88e 	bl	8008da0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	691b      	ldr	r3, [r3, #16]
 8007c8a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007c8e:	2b40      	cmp	r3, #64	; 0x40
 8007c90:	d10e      	bne.n	8007cb0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	68db      	ldr	r3, [r3, #12]
 8007c98:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007c9c:	2b40      	cmp	r3, #64	; 0x40
 8007c9e:	d107      	bne.n	8007cb0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007ca8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007caa:	6878      	ldr	r0, [r7, #4]
 8007cac:	f000 fa71 	bl	8008192 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	691b      	ldr	r3, [r3, #16]
 8007cb6:	f003 0320 	and.w	r3, r3, #32
 8007cba:	2b20      	cmp	r3, #32
 8007cbc:	d10e      	bne.n	8007cdc <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	68db      	ldr	r3, [r3, #12]
 8007cc4:	f003 0320 	and.w	r3, r3, #32
 8007cc8:	2b20      	cmp	r3, #32
 8007cca:	d107      	bne.n	8007cdc <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	f06f 0220 	mvn.w	r2, #32
 8007cd4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007cd6:	6878      	ldr	r0, [r7, #4]
 8007cd8:	f001 f858 	bl	8008d8c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007cdc:	bf00      	nop
 8007cde:	3708      	adds	r7, #8
 8007ce0:	46bd      	mov	sp, r7
 8007ce2:	bd80      	pop	{r7, pc}

08007ce4 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8007ce4:	b580      	push	{r7, lr}
 8007ce6:	b086      	sub	sp, #24
 8007ce8:	af00      	add	r7, sp, #0
 8007cea:	60f8      	str	r0, [r7, #12]
 8007cec:	60b9      	str	r1, [r7, #8]
 8007cee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007cf0:	2300      	movs	r3, #0
 8007cf2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007cfa:	2b01      	cmp	r3, #1
 8007cfc:	d101      	bne.n	8007d02 <HAL_TIM_IC_ConfigChannel+0x1e>
 8007cfe:	2302      	movs	r3, #2
 8007d00:	e088      	b.n	8007e14 <HAL_TIM_IC_ConfigChannel+0x130>
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	2201      	movs	r2, #1
 8007d06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	d11b      	bne.n	8007d48 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	6818      	ldr	r0, [r3, #0]
 8007d14:	68bb      	ldr	r3, [r7, #8]
 8007d16:	6819      	ldr	r1, [r3, #0]
 8007d18:	68bb      	ldr	r3, [r7, #8]
 8007d1a:	685a      	ldr	r2, [r3, #4]
 8007d1c:	68bb      	ldr	r3, [r7, #8]
 8007d1e:	68db      	ldr	r3, [r3, #12]
 8007d20:	f000 fd7c 	bl	800881c <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	699a      	ldr	r2, [r3, #24]
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	f022 020c 	bic.w	r2, r2, #12
 8007d32:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	6999      	ldr	r1, [r3, #24]
 8007d3a:	68bb      	ldr	r3, [r7, #8]
 8007d3c:	689a      	ldr	r2, [r3, #8]
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	430a      	orrs	r2, r1
 8007d44:	619a      	str	r2, [r3, #24]
 8007d46:	e060      	b.n	8007e0a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	2b04      	cmp	r3, #4
 8007d4c:	d11c      	bne.n	8007d88 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	6818      	ldr	r0, [r3, #0]
 8007d52:	68bb      	ldr	r3, [r7, #8]
 8007d54:	6819      	ldr	r1, [r3, #0]
 8007d56:	68bb      	ldr	r3, [r7, #8]
 8007d58:	685a      	ldr	r2, [r3, #4]
 8007d5a:	68bb      	ldr	r3, [r7, #8]
 8007d5c:	68db      	ldr	r3, [r3, #12]
 8007d5e:	f000 fe00 	bl	8008962 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	699a      	ldr	r2, [r3, #24]
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8007d70:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	6999      	ldr	r1, [r3, #24]
 8007d78:	68bb      	ldr	r3, [r7, #8]
 8007d7a:	689b      	ldr	r3, [r3, #8]
 8007d7c:	021a      	lsls	r2, r3, #8
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	430a      	orrs	r2, r1
 8007d84:	619a      	str	r2, [r3, #24]
 8007d86:	e040      	b.n	8007e0a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	2b08      	cmp	r3, #8
 8007d8c:	d11b      	bne.n	8007dc6 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	6818      	ldr	r0, [r3, #0]
 8007d92:	68bb      	ldr	r3, [r7, #8]
 8007d94:	6819      	ldr	r1, [r3, #0]
 8007d96:	68bb      	ldr	r3, [r7, #8]
 8007d98:	685a      	ldr	r2, [r3, #4]
 8007d9a:	68bb      	ldr	r3, [r7, #8]
 8007d9c:	68db      	ldr	r3, [r3, #12]
 8007d9e:	f000 fe4d 	bl	8008a3c <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	69da      	ldr	r2, [r3, #28]
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	f022 020c 	bic.w	r2, r2, #12
 8007db0:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	69d9      	ldr	r1, [r3, #28]
 8007db8:	68bb      	ldr	r3, [r7, #8]
 8007dba:	689a      	ldr	r2, [r3, #8]
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	430a      	orrs	r2, r1
 8007dc2:	61da      	str	r2, [r3, #28]
 8007dc4:	e021      	b.n	8007e0a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	2b0c      	cmp	r3, #12
 8007dca:	d11c      	bne.n	8007e06 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	6818      	ldr	r0, [r3, #0]
 8007dd0:	68bb      	ldr	r3, [r7, #8]
 8007dd2:	6819      	ldr	r1, [r3, #0]
 8007dd4:	68bb      	ldr	r3, [r7, #8]
 8007dd6:	685a      	ldr	r2, [r3, #4]
 8007dd8:	68bb      	ldr	r3, [r7, #8]
 8007dda:	68db      	ldr	r3, [r3, #12]
 8007ddc:	f000 fe6a 	bl	8008ab4 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8007de0:	68fb      	ldr	r3, [r7, #12]
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	69da      	ldr	r2, [r3, #28]
 8007de6:	68fb      	ldr	r3, [r7, #12]
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8007dee:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	69d9      	ldr	r1, [r3, #28]
 8007df6:	68bb      	ldr	r3, [r7, #8]
 8007df8:	689b      	ldr	r3, [r3, #8]
 8007dfa:	021a      	lsls	r2, r3, #8
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	430a      	orrs	r2, r1
 8007e02:	61da      	str	r2, [r3, #28]
 8007e04:	e001      	b.n	8007e0a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8007e06:	2301      	movs	r3, #1
 8007e08:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	2200      	movs	r2, #0
 8007e0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007e12:	7dfb      	ldrb	r3, [r7, #23]
}
 8007e14:	4618      	mov	r0, r3
 8007e16:	3718      	adds	r7, #24
 8007e18:	46bd      	mov	sp, r7
 8007e1a:	bd80      	pop	{r7, pc}

08007e1c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007e1c:	b580      	push	{r7, lr}
 8007e1e:	b086      	sub	sp, #24
 8007e20:	af00      	add	r7, sp, #0
 8007e22:	60f8      	str	r0, [r7, #12]
 8007e24:	60b9      	str	r1, [r7, #8]
 8007e26:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007e28:	2300      	movs	r3, #0
 8007e2a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007e32:	2b01      	cmp	r3, #1
 8007e34:	d101      	bne.n	8007e3a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007e36:	2302      	movs	r3, #2
 8007e38:	e0ae      	b.n	8007f98 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	2201      	movs	r2, #1
 8007e3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	2b0c      	cmp	r3, #12
 8007e46:	f200 809f 	bhi.w	8007f88 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8007e4a:	a201      	add	r2, pc, #4	; (adr r2, 8007e50 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007e4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e50:	08007e85 	.word	0x08007e85
 8007e54:	08007f89 	.word	0x08007f89
 8007e58:	08007f89 	.word	0x08007f89
 8007e5c:	08007f89 	.word	0x08007f89
 8007e60:	08007ec5 	.word	0x08007ec5
 8007e64:	08007f89 	.word	0x08007f89
 8007e68:	08007f89 	.word	0x08007f89
 8007e6c:	08007f89 	.word	0x08007f89
 8007e70:	08007f07 	.word	0x08007f07
 8007e74:	08007f89 	.word	0x08007f89
 8007e78:	08007f89 	.word	0x08007f89
 8007e7c:	08007f89 	.word	0x08007f89
 8007e80:	08007f47 	.word	0x08007f47
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	68b9      	ldr	r1, [r7, #8]
 8007e8a:	4618      	mov	r0, r3
 8007e8c:	f000 fb16 	bl	80084bc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	699a      	ldr	r2, [r3, #24]
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	f042 0208 	orr.w	r2, r2, #8
 8007e9e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	699a      	ldr	r2, [r3, #24]
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	f022 0204 	bic.w	r2, r2, #4
 8007eae:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007eb0:	68fb      	ldr	r3, [r7, #12]
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	6999      	ldr	r1, [r3, #24]
 8007eb6:	68bb      	ldr	r3, [r7, #8]
 8007eb8:	691a      	ldr	r2, [r3, #16]
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	430a      	orrs	r2, r1
 8007ec0:	619a      	str	r2, [r3, #24]
      break;
 8007ec2:	e064      	b.n	8007f8e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	68b9      	ldr	r1, [r7, #8]
 8007eca:	4618      	mov	r0, r3
 8007ecc:	f000 fb66 	bl	800859c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	699a      	ldr	r2, [r3, #24]
 8007ed6:	68fb      	ldr	r3, [r7, #12]
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007ede:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	699a      	ldr	r2, [r3, #24]
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007eee:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	6999      	ldr	r1, [r3, #24]
 8007ef6:	68bb      	ldr	r3, [r7, #8]
 8007ef8:	691b      	ldr	r3, [r3, #16]
 8007efa:	021a      	lsls	r2, r3, #8
 8007efc:	68fb      	ldr	r3, [r7, #12]
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	430a      	orrs	r2, r1
 8007f02:	619a      	str	r2, [r3, #24]
      break;
 8007f04:	e043      	b.n	8007f8e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007f06:	68fb      	ldr	r3, [r7, #12]
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	68b9      	ldr	r1, [r7, #8]
 8007f0c:	4618      	mov	r0, r3
 8007f0e:	f000 fbbb 	bl	8008688 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	69da      	ldr	r2, [r3, #28]
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	f042 0208 	orr.w	r2, r2, #8
 8007f20:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	69da      	ldr	r2, [r3, #28]
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	f022 0204 	bic.w	r2, r2, #4
 8007f30:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	69d9      	ldr	r1, [r3, #28]
 8007f38:	68bb      	ldr	r3, [r7, #8]
 8007f3a:	691a      	ldr	r2, [r3, #16]
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	430a      	orrs	r2, r1
 8007f42:	61da      	str	r2, [r3, #28]
      break;
 8007f44:	e023      	b.n	8007f8e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	68b9      	ldr	r1, [r7, #8]
 8007f4c:	4618      	mov	r0, r3
 8007f4e:	f000 fc0f 	bl	8008770 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007f52:	68fb      	ldr	r3, [r7, #12]
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	69da      	ldr	r2, [r3, #28]
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007f60:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	69da      	ldr	r2, [r3, #28]
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007f70:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007f72:	68fb      	ldr	r3, [r7, #12]
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	69d9      	ldr	r1, [r3, #28]
 8007f78:	68bb      	ldr	r3, [r7, #8]
 8007f7a:	691b      	ldr	r3, [r3, #16]
 8007f7c:	021a      	lsls	r2, r3, #8
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	430a      	orrs	r2, r1
 8007f84:	61da      	str	r2, [r3, #28]
      break;
 8007f86:	e002      	b.n	8007f8e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8007f88:	2301      	movs	r3, #1
 8007f8a:	75fb      	strb	r3, [r7, #23]
      break;
 8007f8c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	2200      	movs	r2, #0
 8007f92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007f96:	7dfb      	ldrb	r3, [r7, #23]
}
 8007f98:	4618      	mov	r0, r3
 8007f9a:	3718      	adds	r7, #24
 8007f9c:	46bd      	mov	sp, r7
 8007f9e:	bd80      	pop	{r7, pc}

08007fa0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007fa0:	b580      	push	{r7, lr}
 8007fa2:	b084      	sub	sp, #16
 8007fa4:	af00      	add	r7, sp, #0
 8007fa6:	6078      	str	r0, [r7, #4]
 8007fa8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007faa:	2300      	movs	r3, #0
 8007fac:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007fb4:	2b01      	cmp	r3, #1
 8007fb6:	d101      	bne.n	8007fbc <HAL_TIM_ConfigClockSource+0x1c>
 8007fb8:	2302      	movs	r3, #2
 8007fba:	e0b4      	b.n	8008126 <HAL_TIM_ConfigClockSource+0x186>
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	2201      	movs	r2, #1
 8007fc0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	2202      	movs	r2, #2
 8007fc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	689b      	ldr	r3, [r3, #8]
 8007fd2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007fd4:	68bb      	ldr	r3, [r7, #8]
 8007fd6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8007fda:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007fdc:	68bb      	ldr	r3, [r7, #8]
 8007fde:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007fe2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	68ba      	ldr	r2, [r7, #8]
 8007fea:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007fec:	683b      	ldr	r3, [r7, #0]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007ff4:	d03e      	beq.n	8008074 <HAL_TIM_ConfigClockSource+0xd4>
 8007ff6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007ffa:	f200 8087 	bhi.w	800810c <HAL_TIM_ConfigClockSource+0x16c>
 8007ffe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008002:	f000 8086 	beq.w	8008112 <HAL_TIM_ConfigClockSource+0x172>
 8008006:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800800a:	d87f      	bhi.n	800810c <HAL_TIM_ConfigClockSource+0x16c>
 800800c:	2b70      	cmp	r3, #112	; 0x70
 800800e:	d01a      	beq.n	8008046 <HAL_TIM_ConfigClockSource+0xa6>
 8008010:	2b70      	cmp	r3, #112	; 0x70
 8008012:	d87b      	bhi.n	800810c <HAL_TIM_ConfigClockSource+0x16c>
 8008014:	2b60      	cmp	r3, #96	; 0x60
 8008016:	d050      	beq.n	80080ba <HAL_TIM_ConfigClockSource+0x11a>
 8008018:	2b60      	cmp	r3, #96	; 0x60
 800801a:	d877      	bhi.n	800810c <HAL_TIM_ConfigClockSource+0x16c>
 800801c:	2b50      	cmp	r3, #80	; 0x50
 800801e:	d03c      	beq.n	800809a <HAL_TIM_ConfigClockSource+0xfa>
 8008020:	2b50      	cmp	r3, #80	; 0x50
 8008022:	d873      	bhi.n	800810c <HAL_TIM_ConfigClockSource+0x16c>
 8008024:	2b40      	cmp	r3, #64	; 0x40
 8008026:	d058      	beq.n	80080da <HAL_TIM_ConfigClockSource+0x13a>
 8008028:	2b40      	cmp	r3, #64	; 0x40
 800802a:	d86f      	bhi.n	800810c <HAL_TIM_ConfigClockSource+0x16c>
 800802c:	2b30      	cmp	r3, #48	; 0x30
 800802e:	d064      	beq.n	80080fa <HAL_TIM_ConfigClockSource+0x15a>
 8008030:	2b30      	cmp	r3, #48	; 0x30
 8008032:	d86b      	bhi.n	800810c <HAL_TIM_ConfigClockSource+0x16c>
 8008034:	2b20      	cmp	r3, #32
 8008036:	d060      	beq.n	80080fa <HAL_TIM_ConfigClockSource+0x15a>
 8008038:	2b20      	cmp	r3, #32
 800803a:	d867      	bhi.n	800810c <HAL_TIM_ConfigClockSource+0x16c>
 800803c:	2b00      	cmp	r3, #0
 800803e:	d05c      	beq.n	80080fa <HAL_TIM_ConfigClockSource+0x15a>
 8008040:	2b10      	cmp	r3, #16
 8008042:	d05a      	beq.n	80080fa <HAL_TIM_ConfigClockSource+0x15a>
 8008044:	e062      	b.n	800810c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	6818      	ldr	r0, [r3, #0]
 800804a:	683b      	ldr	r3, [r7, #0]
 800804c:	6899      	ldr	r1, [r3, #8]
 800804e:	683b      	ldr	r3, [r7, #0]
 8008050:	685a      	ldr	r2, [r3, #4]
 8008052:	683b      	ldr	r3, [r7, #0]
 8008054:	68db      	ldr	r3, [r3, #12]
 8008056:	f000 fd85 	bl	8008b64 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	689b      	ldr	r3, [r3, #8]
 8008060:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008062:	68bb      	ldr	r3, [r7, #8]
 8008064:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8008068:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	68ba      	ldr	r2, [r7, #8]
 8008070:	609a      	str	r2, [r3, #8]
      break;
 8008072:	e04f      	b.n	8008114 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	6818      	ldr	r0, [r3, #0]
 8008078:	683b      	ldr	r3, [r7, #0]
 800807a:	6899      	ldr	r1, [r3, #8]
 800807c:	683b      	ldr	r3, [r7, #0]
 800807e:	685a      	ldr	r2, [r3, #4]
 8008080:	683b      	ldr	r3, [r7, #0]
 8008082:	68db      	ldr	r3, [r3, #12]
 8008084:	f000 fd6e 	bl	8008b64 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	689a      	ldr	r2, [r3, #8]
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008096:	609a      	str	r2, [r3, #8]
      break;
 8008098:	e03c      	b.n	8008114 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	6818      	ldr	r0, [r3, #0]
 800809e:	683b      	ldr	r3, [r7, #0]
 80080a0:	6859      	ldr	r1, [r3, #4]
 80080a2:	683b      	ldr	r3, [r7, #0]
 80080a4:	68db      	ldr	r3, [r3, #12]
 80080a6:	461a      	mov	r2, r3
 80080a8:	f000 fc2c 	bl	8008904 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	2150      	movs	r1, #80	; 0x50
 80080b2:	4618      	mov	r0, r3
 80080b4:	f000 fd3b 	bl	8008b2e <TIM_ITRx_SetConfig>
      break;
 80080b8:	e02c      	b.n	8008114 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	6818      	ldr	r0, [r3, #0]
 80080be:	683b      	ldr	r3, [r7, #0]
 80080c0:	6859      	ldr	r1, [r3, #4]
 80080c2:	683b      	ldr	r3, [r7, #0]
 80080c4:	68db      	ldr	r3, [r3, #12]
 80080c6:	461a      	mov	r2, r3
 80080c8:	f000 fc88 	bl	80089dc <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	2160      	movs	r1, #96	; 0x60
 80080d2:	4618      	mov	r0, r3
 80080d4:	f000 fd2b 	bl	8008b2e <TIM_ITRx_SetConfig>
      break;
 80080d8:	e01c      	b.n	8008114 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	6818      	ldr	r0, [r3, #0]
 80080de:	683b      	ldr	r3, [r7, #0]
 80080e0:	6859      	ldr	r1, [r3, #4]
 80080e2:	683b      	ldr	r3, [r7, #0]
 80080e4:	68db      	ldr	r3, [r3, #12]
 80080e6:	461a      	mov	r2, r3
 80080e8:	f000 fc0c 	bl	8008904 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	2140      	movs	r1, #64	; 0x40
 80080f2:	4618      	mov	r0, r3
 80080f4:	f000 fd1b 	bl	8008b2e <TIM_ITRx_SetConfig>
      break;
 80080f8:	e00c      	b.n	8008114 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	681a      	ldr	r2, [r3, #0]
 80080fe:	683b      	ldr	r3, [r7, #0]
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	4619      	mov	r1, r3
 8008104:	4610      	mov	r0, r2
 8008106:	f000 fd12 	bl	8008b2e <TIM_ITRx_SetConfig>
      break;
 800810a:	e003      	b.n	8008114 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800810c:	2301      	movs	r3, #1
 800810e:	73fb      	strb	r3, [r7, #15]
      break;
 8008110:	e000      	b.n	8008114 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8008112:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	2201      	movs	r2, #1
 8008118:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	2200      	movs	r2, #0
 8008120:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008124:	7bfb      	ldrb	r3, [r7, #15]
}
 8008126:	4618      	mov	r0, r3
 8008128:	3710      	adds	r7, #16
 800812a:	46bd      	mov	sp, r7
 800812c:	bd80      	pop	{r7, pc}

0800812e <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800812e:	b480      	push	{r7}
 8008130:	b083      	sub	sp, #12
 8008132:	af00      	add	r7, sp, #0
 8008134:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8008136:	bf00      	nop
 8008138:	370c      	adds	r7, #12
 800813a:	46bd      	mov	sp, r7
 800813c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008140:	4770      	bx	lr

08008142 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008142:	b480      	push	{r7}
 8008144:	b083      	sub	sp, #12
 8008146:	af00      	add	r7, sp, #0
 8008148:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800814a:	bf00      	nop
 800814c:	370c      	adds	r7, #12
 800814e:	46bd      	mov	sp, r7
 8008150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008154:	4770      	bx	lr

08008156 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008156:	b480      	push	{r7}
 8008158:	b083      	sub	sp, #12
 800815a:	af00      	add	r7, sp, #0
 800815c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800815e:	bf00      	nop
 8008160:	370c      	adds	r7, #12
 8008162:	46bd      	mov	sp, r7
 8008164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008168:	4770      	bx	lr

0800816a <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800816a:	b480      	push	{r7}
 800816c:	b083      	sub	sp, #12
 800816e:	af00      	add	r7, sp, #0
 8008170:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 8008172:	bf00      	nop
 8008174:	370c      	adds	r7, #12
 8008176:	46bd      	mov	sp, r7
 8008178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800817c:	4770      	bx	lr

0800817e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800817e:	b480      	push	{r7}
 8008180:	b083      	sub	sp, #12
 8008182:	af00      	add	r7, sp, #0
 8008184:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008186:	bf00      	nop
 8008188:	370c      	adds	r7, #12
 800818a:	46bd      	mov	sp, r7
 800818c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008190:	4770      	bx	lr

08008192 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008192:	b480      	push	{r7}
 8008194:	b083      	sub	sp, #12
 8008196:	af00      	add	r7, sp, #0
 8008198:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800819a:	bf00      	nop
 800819c:	370c      	adds	r7, #12
 800819e:	46bd      	mov	sp, r7
 80081a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081a4:	4770      	bx	lr

080081a6 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 80081a6:	b480      	push	{r7}
 80081a8:	b083      	sub	sp, #12
 80081aa:	af00      	add	r7, sp, #0
 80081ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 80081ae:	bf00      	nop
 80081b0:	370c      	adds	r7, #12
 80081b2:	46bd      	mov	sp, r7
 80081b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081b8:	4770      	bx	lr

080081ba <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 80081ba:	b580      	push	{r7, lr}
 80081bc:	b084      	sub	sp, #16
 80081be:	af00      	add	r7, sp, #0
 80081c0:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80081c6:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081cc:	687a      	ldr	r2, [r7, #4]
 80081ce:	429a      	cmp	r2, r3
 80081d0:	d107      	bne.n	80081e2 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80081d2:	68fb      	ldr	r3, [r7, #12]
 80081d4:	2201      	movs	r2, #1
 80081d6:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80081d8:	68fb      	ldr	r3, [r7, #12]
 80081da:	2201      	movs	r2, #1
 80081dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80081e0:	e02a      	b.n	8008238 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80081e2:	68fb      	ldr	r3, [r7, #12]
 80081e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80081e6:	687a      	ldr	r2, [r7, #4]
 80081e8:	429a      	cmp	r2, r3
 80081ea:	d107      	bne.n	80081fc <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80081ec:	68fb      	ldr	r3, [r7, #12]
 80081ee:	2202      	movs	r2, #2
 80081f0:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80081f2:	68fb      	ldr	r3, [r7, #12]
 80081f4:	2201      	movs	r2, #1
 80081f6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80081fa:	e01d      	b.n	8008238 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80081fc:	68fb      	ldr	r3, [r7, #12]
 80081fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008200:	687a      	ldr	r2, [r7, #4]
 8008202:	429a      	cmp	r2, r3
 8008204:	d107      	bne.n	8008216 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	2204      	movs	r2, #4
 800820a:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800820c:	68fb      	ldr	r3, [r7, #12]
 800820e:	2201      	movs	r2, #1
 8008210:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008214:	e010      	b.n	8008238 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800821a:	687a      	ldr	r2, [r7, #4]
 800821c:	429a      	cmp	r2, r3
 800821e:	d107      	bne.n	8008230 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008220:	68fb      	ldr	r3, [r7, #12]
 8008222:	2208      	movs	r2, #8
 8008224:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8008226:	68fb      	ldr	r3, [r7, #12]
 8008228:	2201      	movs	r2, #1
 800822a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800822e:	e003      	b.n	8008238 <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	2201      	movs	r2, #1
 8008234:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 8008238:	68f8      	ldr	r0, [r7, #12]
 800823a:	f7ff ffb4 	bl	80081a6 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800823e:	68fb      	ldr	r3, [r7, #12]
 8008240:	2200      	movs	r2, #0
 8008242:	771a      	strb	r2, [r3, #28]
}
 8008244:	bf00      	nop
 8008246:	3710      	adds	r7, #16
 8008248:	46bd      	mov	sp, r7
 800824a:	bd80      	pop	{r7, pc}

0800824c <TIM_DMACaptureCplt>:
  * @brief  TIM DMA Capture complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMACaptureCplt(DMA_HandleTypeDef *hdma)
{
 800824c:	b580      	push	{r7, lr}
 800824e:	b084      	sub	sp, #16
 8008250:	af00      	add	r7, sp, #0
 8008252:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008258:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800825a:	68fb      	ldr	r3, [r7, #12]
 800825c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800825e:	687a      	ldr	r2, [r7, #4]
 8008260:	429a      	cmp	r2, r3
 8008262:	d10f      	bne.n	8008284 <TIM_DMACaptureCplt+0x38>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	2201      	movs	r2, #1
 8008268:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	69db      	ldr	r3, [r3, #28]
 800826e:	2b00      	cmp	r3, #0
 8008270:	d146      	bne.n	8008300 <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008272:	68fb      	ldr	r3, [r7, #12]
 8008274:	2201      	movs	r2, #1
 8008276:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800827a:	68fb      	ldr	r3, [r7, #12]
 800827c:	2201      	movs	r2, #1
 800827e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008282:	e03d      	b.n	8008300 <TIM_DMACaptureCplt+0xb4>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8008284:	68fb      	ldr	r3, [r7, #12]
 8008286:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008288:	687a      	ldr	r2, [r7, #4]
 800828a:	429a      	cmp	r2, r3
 800828c:	d10f      	bne.n	80082ae <TIM_DMACaptureCplt+0x62>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800828e:	68fb      	ldr	r3, [r7, #12]
 8008290:	2202      	movs	r2, #2
 8008292:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	69db      	ldr	r3, [r3, #28]
 8008298:	2b00      	cmp	r3, #0
 800829a:	d131      	bne.n	8008300 <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	2201      	movs	r2, #1
 80082a0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80082a4:	68fb      	ldr	r3, [r7, #12]
 80082a6:	2201      	movs	r2, #1
 80082a8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80082ac:	e028      	b.n	8008300 <TIM_DMACaptureCplt+0xb4>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80082ae:	68fb      	ldr	r3, [r7, #12]
 80082b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80082b2:	687a      	ldr	r2, [r7, #4]
 80082b4:	429a      	cmp	r2, r3
 80082b6:	d10f      	bne.n	80082d8 <TIM_DMACaptureCplt+0x8c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	2204      	movs	r2, #4
 80082bc:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	69db      	ldr	r3, [r3, #28]
 80082c2:	2b00      	cmp	r3, #0
 80082c4:	d11c      	bne.n	8008300 <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80082c6:	68fb      	ldr	r3, [r7, #12]
 80082c8:	2201      	movs	r2, #1
 80082ca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80082ce:	68fb      	ldr	r3, [r7, #12]
 80082d0:	2201      	movs	r2, #1
 80082d2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80082d6:	e013      	b.n	8008300 <TIM_DMACaptureCplt+0xb4>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80082d8:	68fb      	ldr	r3, [r7, #12]
 80082da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80082dc:	687a      	ldr	r2, [r7, #4]
 80082de:	429a      	cmp	r2, r3
 80082e0:	d10e      	bne.n	8008300 <TIM_DMACaptureCplt+0xb4>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	2208      	movs	r2, #8
 80082e6:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	69db      	ldr	r3, [r3, #28]
 80082ec:	2b00      	cmp	r3, #0
 80082ee:	d107      	bne.n	8008300 <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 80082f0:	68fb      	ldr	r3, [r7, #12]
 80082f2:	2201      	movs	r2, #1
 80082f4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	2201      	movs	r2, #1
 80082fc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->IC_CaptureCallback(htim);
#else
  HAL_TIM_IC_CaptureCallback(htim);
 8008300:	68f8      	ldr	r0, [r7, #12]
 8008302:	f7ff ff28 	bl	8008156 <HAL_TIM_IC_CaptureCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008306:	68fb      	ldr	r3, [r7, #12]
 8008308:	2200      	movs	r2, #0
 800830a:	771a      	strb	r2, [r3, #28]
}
 800830c:	bf00      	nop
 800830e:	3710      	adds	r7, #16
 8008310:	46bd      	mov	sp, r7
 8008312:	bd80      	pop	{r7, pc}

08008314 <TIM_DMACaptureHalfCplt>:
  * @brief  TIM DMA Capture half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMACaptureHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008314:	b580      	push	{r7, lr}
 8008316:	b084      	sub	sp, #16
 8008318:	af00      	add	r7, sp, #0
 800831a:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008320:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8008322:	68fb      	ldr	r3, [r7, #12]
 8008324:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008326:	687a      	ldr	r2, [r7, #4]
 8008328:	429a      	cmp	r2, r3
 800832a:	d103      	bne.n	8008334 <TIM_DMACaptureHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800832c:	68fb      	ldr	r3, [r7, #12]
 800832e:	2201      	movs	r2, #1
 8008330:	771a      	strb	r2, [r3, #28]
 8008332:	e019      	b.n	8008368 <TIM_DMACaptureHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8008334:	68fb      	ldr	r3, [r7, #12]
 8008336:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008338:	687a      	ldr	r2, [r7, #4]
 800833a:	429a      	cmp	r2, r3
 800833c:	d103      	bne.n	8008346 <TIM_DMACaptureHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800833e:	68fb      	ldr	r3, [r7, #12]
 8008340:	2202      	movs	r2, #2
 8008342:	771a      	strb	r2, [r3, #28]
 8008344:	e010      	b.n	8008368 <TIM_DMACaptureHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8008346:	68fb      	ldr	r3, [r7, #12]
 8008348:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800834a:	687a      	ldr	r2, [r7, #4]
 800834c:	429a      	cmp	r2, r3
 800834e:	d103      	bne.n	8008358 <TIM_DMACaptureHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	2204      	movs	r2, #4
 8008354:	771a      	strb	r2, [r3, #28]
 8008356:	e007      	b.n	8008368 <TIM_DMACaptureHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8008358:	68fb      	ldr	r3, [r7, #12]
 800835a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800835c:	687a      	ldr	r2, [r7, #4]
 800835e:	429a      	cmp	r2, r3
 8008360:	d102      	bne.n	8008368 <TIM_DMACaptureHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008362:	68fb      	ldr	r3, [r7, #12]
 8008364:	2208      	movs	r2, #8
 8008366:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->IC_CaptureHalfCpltCallback(htim);
#else
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 8008368:	68f8      	ldr	r0, [r7, #12]
 800836a:	f7ff fefe 	bl	800816a <HAL_TIM_IC_CaptureHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800836e:	68fb      	ldr	r3, [r7, #12]
 8008370:	2200      	movs	r2, #0
 8008372:	771a      	strb	r2, [r3, #28]
}
 8008374:	bf00      	nop
 8008376:	3710      	adds	r7, #16
 8008378:	46bd      	mov	sp, r7
 800837a:	bd80      	pop	{r7, pc}

0800837c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800837c:	b480      	push	{r7}
 800837e:	b085      	sub	sp, #20
 8008380:	af00      	add	r7, sp, #0
 8008382:	6078      	str	r0, [r7, #4]
 8008384:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	4a40      	ldr	r2, [pc, #256]	; (8008490 <TIM_Base_SetConfig+0x114>)
 8008390:	4293      	cmp	r3, r2
 8008392:	d013      	beq.n	80083bc <TIM_Base_SetConfig+0x40>
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800839a:	d00f      	beq.n	80083bc <TIM_Base_SetConfig+0x40>
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	4a3d      	ldr	r2, [pc, #244]	; (8008494 <TIM_Base_SetConfig+0x118>)
 80083a0:	4293      	cmp	r3, r2
 80083a2:	d00b      	beq.n	80083bc <TIM_Base_SetConfig+0x40>
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	4a3c      	ldr	r2, [pc, #240]	; (8008498 <TIM_Base_SetConfig+0x11c>)
 80083a8:	4293      	cmp	r3, r2
 80083aa:	d007      	beq.n	80083bc <TIM_Base_SetConfig+0x40>
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	4a3b      	ldr	r2, [pc, #236]	; (800849c <TIM_Base_SetConfig+0x120>)
 80083b0:	4293      	cmp	r3, r2
 80083b2:	d003      	beq.n	80083bc <TIM_Base_SetConfig+0x40>
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	4a3a      	ldr	r2, [pc, #232]	; (80084a0 <TIM_Base_SetConfig+0x124>)
 80083b8:	4293      	cmp	r3, r2
 80083ba:	d108      	bne.n	80083ce <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80083bc:	68fb      	ldr	r3, [r7, #12]
 80083be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80083c2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80083c4:	683b      	ldr	r3, [r7, #0]
 80083c6:	685b      	ldr	r3, [r3, #4]
 80083c8:	68fa      	ldr	r2, [r7, #12]
 80083ca:	4313      	orrs	r3, r2
 80083cc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	4a2f      	ldr	r2, [pc, #188]	; (8008490 <TIM_Base_SetConfig+0x114>)
 80083d2:	4293      	cmp	r3, r2
 80083d4:	d02b      	beq.n	800842e <TIM_Base_SetConfig+0xb2>
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80083dc:	d027      	beq.n	800842e <TIM_Base_SetConfig+0xb2>
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	4a2c      	ldr	r2, [pc, #176]	; (8008494 <TIM_Base_SetConfig+0x118>)
 80083e2:	4293      	cmp	r3, r2
 80083e4:	d023      	beq.n	800842e <TIM_Base_SetConfig+0xb2>
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	4a2b      	ldr	r2, [pc, #172]	; (8008498 <TIM_Base_SetConfig+0x11c>)
 80083ea:	4293      	cmp	r3, r2
 80083ec:	d01f      	beq.n	800842e <TIM_Base_SetConfig+0xb2>
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	4a2a      	ldr	r2, [pc, #168]	; (800849c <TIM_Base_SetConfig+0x120>)
 80083f2:	4293      	cmp	r3, r2
 80083f4:	d01b      	beq.n	800842e <TIM_Base_SetConfig+0xb2>
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	4a29      	ldr	r2, [pc, #164]	; (80084a0 <TIM_Base_SetConfig+0x124>)
 80083fa:	4293      	cmp	r3, r2
 80083fc:	d017      	beq.n	800842e <TIM_Base_SetConfig+0xb2>
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	4a28      	ldr	r2, [pc, #160]	; (80084a4 <TIM_Base_SetConfig+0x128>)
 8008402:	4293      	cmp	r3, r2
 8008404:	d013      	beq.n	800842e <TIM_Base_SetConfig+0xb2>
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	4a27      	ldr	r2, [pc, #156]	; (80084a8 <TIM_Base_SetConfig+0x12c>)
 800840a:	4293      	cmp	r3, r2
 800840c:	d00f      	beq.n	800842e <TIM_Base_SetConfig+0xb2>
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	4a26      	ldr	r2, [pc, #152]	; (80084ac <TIM_Base_SetConfig+0x130>)
 8008412:	4293      	cmp	r3, r2
 8008414:	d00b      	beq.n	800842e <TIM_Base_SetConfig+0xb2>
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	4a25      	ldr	r2, [pc, #148]	; (80084b0 <TIM_Base_SetConfig+0x134>)
 800841a:	4293      	cmp	r3, r2
 800841c:	d007      	beq.n	800842e <TIM_Base_SetConfig+0xb2>
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	4a24      	ldr	r2, [pc, #144]	; (80084b4 <TIM_Base_SetConfig+0x138>)
 8008422:	4293      	cmp	r3, r2
 8008424:	d003      	beq.n	800842e <TIM_Base_SetConfig+0xb2>
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	4a23      	ldr	r2, [pc, #140]	; (80084b8 <TIM_Base_SetConfig+0x13c>)
 800842a:	4293      	cmp	r3, r2
 800842c:	d108      	bne.n	8008440 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008434:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008436:	683b      	ldr	r3, [r7, #0]
 8008438:	68db      	ldr	r3, [r3, #12]
 800843a:	68fa      	ldr	r2, [r7, #12]
 800843c:	4313      	orrs	r3, r2
 800843e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008446:	683b      	ldr	r3, [r7, #0]
 8008448:	695b      	ldr	r3, [r3, #20]
 800844a:	4313      	orrs	r3, r2
 800844c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	68fa      	ldr	r2, [r7, #12]
 8008452:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008454:	683b      	ldr	r3, [r7, #0]
 8008456:	689a      	ldr	r2, [r3, #8]
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800845c:	683b      	ldr	r3, [r7, #0]
 800845e:	681a      	ldr	r2, [r3, #0]
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	4a0a      	ldr	r2, [pc, #40]	; (8008490 <TIM_Base_SetConfig+0x114>)
 8008468:	4293      	cmp	r3, r2
 800846a:	d003      	beq.n	8008474 <TIM_Base_SetConfig+0xf8>
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	4a0c      	ldr	r2, [pc, #48]	; (80084a0 <TIM_Base_SetConfig+0x124>)
 8008470:	4293      	cmp	r3, r2
 8008472:	d103      	bne.n	800847c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008474:	683b      	ldr	r3, [r7, #0]
 8008476:	691a      	ldr	r2, [r3, #16]
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	2201      	movs	r2, #1
 8008480:	615a      	str	r2, [r3, #20]
}
 8008482:	bf00      	nop
 8008484:	3714      	adds	r7, #20
 8008486:	46bd      	mov	sp, r7
 8008488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800848c:	4770      	bx	lr
 800848e:	bf00      	nop
 8008490:	40010000 	.word	0x40010000
 8008494:	40000400 	.word	0x40000400
 8008498:	40000800 	.word	0x40000800
 800849c:	40000c00 	.word	0x40000c00
 80084a0:	40010400 	.word	0x40010400
 80084a4:	40014000 	.word	0x40014000
 80084a8:	40014400 	.word	0x40014400
 80084ac:	40014800 	.word	0x40014800
 80084b0:	40001800 	.word	0x40001800
 80084b4:	40001c00 	.word	0x40001c00
 80084b8:	40002000 	.word	0x40002000

080084bc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80084bc:	b480      	push	{r7}
 80084be:	b087      	sub	sp, #28
 80084c0:	af00      	add	r7, sp, #0
 80084c2:	6078      	str	r0, [r7, #4]
 80084c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	6a1b      	ldr	r3, [r3, #32]
 80084ca:	f023 0201 	bic.w	r2, r3, #1
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	6a1b      	ldr	r3, [r3, #32]
 80084d6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	685b      	ldr	r3, [r3, #4]
 80084dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	699b      	ldr	r3, [r3, #24]
 80084e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80084e4:	68fb      	ldr	r3, [r7, #12]
 80084e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80084ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80084ec:	68fb      	ldr	r3, [r7, #12]
 80084ee:	f023 0303 	bic.w	r3, r3, #3
 80084f2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80084f4:	683b      	ldr	r3, [r7, #0]
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	68fa      	ldr	r2, [r7, #12]
 80084fa:	4313      	orrs	r3, r2
 80084fc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80084fe:	697b      	ldr	r3, [r7, #20]
 8008500:	f023 0302 	bic.w	r3, r3, #2
 8008504:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008506:	683b      	ldr	r3, [r7, #0]
 8008508:	689b      	ldr	r3, [r3, #8]
 800850a:	697a      	ldr	r2, [r7, #20]
 800850c:	4313      	orrs	r3, r2
 800850e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	4a20      	ldr	r2, [pc, #128]	; (8008594 <TIM_OC1_SetConfig+0xd8>)
 8008514:	4293      	cmp	r3, r2
 8008516:	d003      	beq.n	8008520 <TIM_OC1_SetConfig+0x64>
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	4a1f      	ldr	r2, [pc, #124]	; (8008598 <TIM_OC1_SetConfig+0xdc>)
 800851c:	4293      	cmp	r3, r2
 800851e:	d10c      	bne.n	800853a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008520:	697b      	ldr	r3, [r7, #20]
 8008522:	f023 0308 	bic.w	r3, r3, #8
 8008526:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008528:	683b      	ldr	r3, [r7, #0]
 800852a:	68db      	ldr	r3, [r3, #12]
 800852c:	697a      	ldr	r2, [r7, #20]
 800852e:	4313      	orrs	r3, r2
 8008530:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008532:	697b      	ldr	r3, [r7, #20]
 8008534:	f023 0304 	bic.w	r3, r3, #4
 8008538:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	4a15      	ldr	r2, [pc, #84]	; (8008594 <TIM_OC1_SetConfig+0xd8>)
 800853e:	4293      	cmp	r3, r2
 8008540:	d003      	beq.n	800854a <TIM_OC1_SetConfig+0x8e>
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	4a14      	ldr	r2, [pc, #80]	; (8008598 <TIM_OC1_SetConfig+0xdc>)
 8008546:	4293      	cmp	r3, r2
 8008548:	d111      	bne.n	800856e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800854a:	693b      	ldr	r3, [r7, #16]
 800854c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008550:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008552:	693b      	ldr	r3, [r7, #16]
 8008554:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008558:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800855a:	683b      	ldr	r3, [r7, #0]
 800855c:	695b      	ldr	r3, [r3, #20]
 800855e:	693a      	ldr	r2, [r7, #16]
 8008560:	4313      	orrs	r3, r2
 8008562:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008564:	683b      	ldr	r3, [r7, #0]
 8008566:	699b      	ldr	r3, [r3, #24]
 8008568:	693a      	ldr	r2, [r7, #16]
 800856a:	4313      	orrs	r3, r2
 800856c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	693a      	ldr	r2, [r7, #16]
 8008572:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	68fa      	ldr	r2, [r7, #12]
 8008578:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800857a:	683b      	ldr	r3, [r7, #0]
 800857c:	685a      	ldr	r2, [r3, #4]
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	697a      	ldr	r2, [r7, #20]
 8008586:	621a      	str	r2, [r3, #32]
}
 8008588:	bf00      	nop
 800858a:	371c      	adds	r7, #28
 800858c:	46bd      	mov	sp, r7
 800858e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008592:	4770      	bx	lr
 8008594:	40010000 	.word	0x40010000
 8008598:	40010400 	.word	0x40010400

0800859c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800859c:	b480      	push	{r7}
 800859e:	b087      	sub	sp, #28
 80085a0:	af00      	add	r7, sp, #0
 80085a2:	6078      	str	r0, [r7, #4]
 80085a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	6a1b      	ldr	r3, [r3, #32]
 80085aa:	f023 0210 	bic.w	r2, r3, #16
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	6a1b      	ldr	r3, [r3, #32]
 80085b6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	685b      	ldr	r3, [r3, #4]
 80085bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	699b      	ldr	r3, [r3, #24]
 80085c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80085c4:	68fb      	ldr	r3, [r7, #12]
 80085c6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80085ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80085d2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80085d4:	683b      	ldr	r3, [r7, #0]
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	021b      	lsls	r3, r3, #8
 80085da:	68fa      	ldr	r2, [r7, #12]
 80085dc:	4313      	orrs	r3, r2
 80085de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80085e0:	697b      	ldr	r3, [r7, #20]
 80085e2:	f023 0320 	bic.w	r3, r3, #32
 80085e6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80085e8:	683b      	ldr	r3, [r7, #0]
 80085ea:	689b      	ldr	r3, [r3, #8]
 80085ec:	011b      	lsls	r3, r3, #4
 80085ee:	697a      	ldr	r2, [r7, #20]
 80085f0:	4313      	orrs	r3, r2
 80085f2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	4a22      	ldr	r2, [pc, #136]	; (8008680 <TIM_OC2_SetConfig+0xe4>)
 80085f8:	4293      	cmp	r3, r2
 80085fa:	d003      	beq.n	8008604 <TIM_OC2_SetConfig+0x68>
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	4a21      	ldr	r2, [pc, #132]	; (8008684 <TIM_OC2_SetConfig+0xe8>)
 8008600:	4293      	cmp	r3, r2
 8008602:	d10d      	bne.n	8008620 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008604:	697b      	ldr	r3, [r7, #20]
 8008606:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800860a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800860c:	683b      	ldr	r3, [r7, #0]
 800860e:	68db      	ldr	r3, [r3, #12]
 8008610:	011b      	lsls	r3, r3, #4
 8008612:	697a      	ldr	r2, [r7, #20]
 8008614:	4313      	orrs	r3, r2
 8008616:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008618:	697b      	ldr	r3, [r7, #20]
 800861a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800861e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	4a17      	ldr	r2, [pc, #92]	; (8008680 <TIM_OC2_SetConfig+0xe4>)
 8008624:	4293      	cmp	r3, r2
 8008626:	d003      	beq.n	8008630 <TIM_OC2_SetConfig+0x94>
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	4a16      	ldr	r2, [pc, #88]	; (8008684 <TIM_OC2_SetConfig+0xe8>)
 800862c:	4293      	cmp	r3, r2
 800862e:	d113      	bne.n	8008658 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008630:	693b      	ldr	r3, [r7, #16]
 8008632:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008636:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008638:	693b      	ldr	r3, [r7, #16]
 800863a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800863e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008640:	683b      	ldr	r3, [r7, #0]
 8008642:	695b      	ldr	r3, [r3, #20]
 8008644:	009b      	lsls	r3, r3, #2
 8008646:	693a      	ldr	r2, [r7, #16]
 8008648:	4313      	orrs	r3, r2
 800864a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800864c:	683b      	ldr	r3, [r7, #0]
 800864e:	699b      	ldr	r3, [r3, #24]
 8008650:	009b      	lsls	r3, r3, #2
 8008652:	693a      	ldr	r2, [r7, #16]
 8008654:	4313      	orrs	r3, r2
 8008656:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	693a      	ldr	r2, [r7, #16]
 800865c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	68fa      	ldr	r2, [r7, #12]
 8008662:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008664:	683b      	ldr	r3, [r7, #0]
 8008666:	685a      	ldr	r2, [r3, #4]
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	697a      	ldr	r2, [r7, #20]
 8008670:	621a      	str	r2, [r3, #32]
}
 8008672:	bf00      	nop
 8008674:	371c      	adds	r7, #28
 8008676:	46bd      	mov	sp, r7
 8008678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800867c:	4770      	bx	lr
 800867e:	bf00      	nop
 8008680:	40010000 	.word	0x40010000
 8008684:	40010400 	.word	0x40010400

08008688 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008688:	b480      	push	{r7}
 800868a:	b087      	sub	sp, #28
 800868c:	af00      	add	r7, sp, #0
 800868e:	6078      	str	r0, [r7, #4]
 8008690:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	6a1b      	ldr	r3, [r3, #32]
 8008696:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	6a1b      	ldr	r3, [r3, #32]
 80086a2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	685b      	ldr	r3, [r3, #4]
 80086a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	69db      	ldr	r3, [r3, #28]
 80086ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80086b0:	68fb      	ldr	r3, [r7, #12]
 80086b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80086b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	f023 0303 	bic.w	r3, r3, #3
 80086be:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80086c0:	683b      	ldr	r3, [r7, #0]
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	68fa      	ldr	r2, [r7, #12]
 80086c6:	4313      	orrs	r3, r2
 80086c8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80086ca:	697b      	ldr	r3, [r7, #20]
 80086cc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80086d0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80086d2:	683b      	ldr	r3, [r7, #0]
 80086d4:	689b      	ldr	r3, [r3, #8]
 80086d6:	021b      	lsls	r3, r3, #8
 80086d8:	697a      	ldr	r2, [r7, #20]
 80086da:	4313      	orrs	r3, r2
 80086dc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	4a21      	ldr	r2, [pc, #132]	; (8008768 <TIM_OC3_SetConfig+0xe0>)
 80086e2:	4293      	cmp	r3, r2
 80086e4:	d003      	beq.n	80086ee <TIM_OC3_SetConfig+0x66>
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	4a20      	ldr	r2, [pc, #128]	; (800876c <TIM_OC3_SetConfig+0xe4>)
 80086ea:	4293      	cmp	r3, r2
 80086ec:	d10d      	bne.n	800870a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80086ee:	697b      	ldr	r3, [r7, #20]
 80086f0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80086f4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80086f6:	683b      	ldr	r3, [r7, #0]
 80086f8:	68db      	ldr	r3, [r3, #12]
 80086fa:	021b      	lsls	r3, r3, #8
 80086fc:	697a      	ldr	r2, [r7, #20]
 80086fe:	4313      	orrs	r3, r2
 8008700:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008702:	697b      	ldr	r3, [r7, #20]
 8008704:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008708:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	4a16      	ldr	r2, [pc, #88]	; (8008768 <TIM_OC3_SetConfig+0xe0>)
 800870e:	4293      	cmp	r3, r2
 8008710:	d003      	beq.n	800871a <TIM_OC3_SetConfig+0x92>
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	4a15      	ldr	r2, [pc, #84]	; (800876c <TIM_OC3_SetConfig+0xe4>)
 8008716:	4293      	cmp	r3, r2
 8008718:	d113      	bne.n	8008742 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800871a:	693b      	ldr	r3, [r7, #16]
 800871c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008720:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008722:	693b      	ldr	r3, [r7, #16]
 8008724:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008728:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800872a:	683b      	ldr	r3, [r7, #0]
 800872c:	695b      	ldr	r3, [r3, #20]
 800872e:	011b      	lsls	r3, r3, #4
 8008730:	693a      	ldr	r2, [r7, #16]
 8008732:	4313      	orrs	r3, r2
 8008734:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008736:	683b      	ldr	r3, [r7, #0]
 8008738:	699b      	ldr	r3, [r3, #24]
 800873a:	011b      	lsls	r3, r3, #4
 800873c:	693a      	ldr	r2, [r7, #16]
 800873e:	4313      	orrs	r3, r2
 8008740:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	693a      	ldr	r2, [r7, #16]
 8008746:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	68fa      	ldr	r2, [r7, #12]
 800874c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800874e:	683b      	ldr	r3, [r7, #0]
 8008750:	685a      	ldr	r2, [r3, #4]
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	697a      	ldr	r2, [r7, #20]
 800875a:	621a      	str	r2, [r3, #32]
}
 800875c:	bf00      	nop
 800875e:	371c      	adds	r7, #28
 8008760:	46bd      	mov	sp, r7
 8008762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008766:	4770      	bx	lr
 8008768:	40010000 	.word	0x40010000
 800876c:	40010400 	.word	0x40010400

08008770 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008770:	b480      	push	{r7}
 8008772:	b087      	sub	sp, #28
 8008774:	af00      	add	r7, sp, #0
 8008776:	6078      	str	r0, [r7, #4]
 8008778:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	6a1b      	ldr	r3, [r3, #32]
 800877e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	6a1b      	ldr	r3, [r3, #32]
 800878a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	685b      	ldr	r3, [r3, #4]
 8008790:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	69db      	ldr	r3, [r3, #28]
 8008796:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008798:	68fb      	ldr	r3, [r7, #12]
 800879a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800879e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80087a0:	68fb      	ldr	r3, [r7, #12]
 80087a2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80087a6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80087a8:	683b      	ldr	r3, [r7, #0]
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	021b      	lsls	r3, r3, #8
 80087ae:	68fa      	ldr	r2, [r7, #12]
 80087b0:	4313      	orrs	r3, r2
 80087b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80087b4:	693b      	ldr	r3, [r7, #16]
 80087b6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80087ba:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80087bc:	683b      	ldr	r3, [r7, #0]
 80087be:	689b      	ldr	r3, [r3, #8]
 80087c0:	031b      	lsls	r3, r3, #12
 80087c2:	693a      	ldr	r2, [r7, #16]
 80087c4:	4313      	orrs	r3, r2
 80087c6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	4a12      	ldr	r2, [pc, #72]	; (8008814 <TIM_OC4_SetConfig+0xa4>)
 80087cc:	4293      	cmp	r3, r2
 80087ce:	d003      	beq.n	80087d8 <TIM_OC4_SetConfig+0x68>
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	4a11      	ldr	r2, [pc, #68]	; (8008818 <TIM_OC4_SetConfig+0xa8>)
 80087d4:	4293      	cmp	r3, r2
 80087d6:	d109      	bne.n	80087ec <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80087d8:	697b      	ldr	r3, [r7, #20]
 80087da:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80087de:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80087e0:	683b      	ldr	r3, [r7, #0]
 80087e2:	695b      	ldr	r3, [r3, #20]
 80087e4:	019b      	lsls	r3, r3, #6
 80087e6:	697a      	ldr	r2, [r7, #20]
 80087e8:	4313      	orrs	r3, r2
 80087ea:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	697a      	ldr	r2, [r7, #20]
 80087f0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	68fa      	ldr	r2, [r7, #12]
 80087f6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80087f8:	683b      	ldr	r3, [r7, #0]
 80087fa:	685a      	ldr	r2, [r3, #4]
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	693a      	ldr	r2, [r7, #16]
 8008804:	621a      	str	r2, [r3, #32]
}
 8008806:	bf00      	nop
 8008808:	371c      	adds	r7, #28
 800880a:	46bd      	mov	sp, r7
 800880c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008810:	4770      	bx	lr
 8008812:	bf00      	nop
 8008814:	40010000 	.word	0x40010000
 8008818:	40010400 	.word	0x40010400

0800881c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800881c:	b480      	push	{r7}
 800881e:	b087      	sub	sp, #28
 8008820:	af00      	add	r7, sp, #0
 8008822:	60f8      	str	r0, [r7, #12]
 8008824:	60b9      	str	r1, [r7, #8]
 8008826:	607a      	str	r2, [r7, #4]
 8008828:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800882a:	68fb      	ldr	r3, [r7, #12]
 800882c:	6a1b      	ldr	r3, [r3, #32]
 800882e:	f023 0201 	bic.w	r2, r3, #1
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008836:	68fb      	ldr	r3, [r7, #12]
 8008838:	699b      	ldr	r3, [r3, #24]
 800883a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800883c:	68fb      	ldr	r3, [r7, #12]
 800883e:	6a1b      	ldr	r3, [r3, #32]
 8008840:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8008842:	68fb      	ldr	r3, [r7, #12]
 8008844:	4a28      	ldr	r2, [pc, #160]	; (80088e8 <TIM_TI1_SetConfig+0xcc>)
 8008846:	4293      	cmp	r3, r2
 8008848:	d01b      	beq.n	8008882 <TIM_TI1_SetConfig+0x66>
 800884a:	68fb      	ldr	r3, [r7, #12]
 800884c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008850:	d017      	beq.n	8008882 <TIM_TI1_SetConfig+0x66>
 8008852:	68fb      	ldr	r3, [r7, #12]
 8008854:	4a25      	ldr	r2, [pc, #148]	; (80088ec <TIM_TI1_SetConfig+0xd0>)
 8008856:	4293      	cmp	r3, r2
 8008858:	d013      	beq.n	8008882 <TIM_TI1_SetConfig+0x66>
 800885a:	68fb      	ldr	r3, [r7, #12]
 800885c:	4a24      	ldr	r2, [pc, #144]	; (80088f0 <TIM_TI1_SetConfig+0xd4>)
 800885e:	4293      	cmp	r3, r2
 8008860:	d00f      	beq.n	8008882 <TIM_TI1_SetConfig+0x66>
 8008862:	68fb      	ldr	r3, [r7, #12]
 8008864:	4a23      	ldr	r2, [pc, #140]	; (80088f4 <TIM_TI1_SetConfig+0xd8>)
 8008866:	4293      	cmp	r3, r2
 8008868:	d00b      	beq.n	8008882 <TIM_TI1_SetConfig+0x66>
 800886a:	68fb      	ldr	r3, [r7, #12]
 800886c:	4a22      	ldr	r2, [pc, #136]	; (80088f8 <TIM_TI1_SetConfig+0xdc>)
 800886e:	4293      	cmp	r3, r2
 8008870:	d007      	beq.n	8008882 <TIM_TI1_SetConfig+0x66>
 8008872:	68fb      	ldr	r3, [r7, #12]
 8008874:	4a21      	ldr	r2, [pc, #132]	; (80088fc <TIM_TI1_SetConfig+0xe0>)
 8008876:	4293      	cmp	r3, r2
 8008878:	d003      	beq.n	8008882 <TIM_TI1_SetConfig+0x66>
 800887a:	68fb      	ldr	r3, [r7, #12]
 800887c:	4a20      	ldr	r2, [pc, #128]	; (8008900 <TIM_TI1_SetConfig+0xe4>)
 800887e:	4293      	cmp	r3, r2
 8008880:	d101      	bne.n	8008886 <TIM_TI1_SetConfig+0x6a>
 8008882:	2301      	movs	r3, #1
 8008884:	e000      	b.n	8008888 <TIM_TI1_SetConfig+0x6c>
 8008886:	2300      	movs	r3, #0
 8008888:	2b00      	cmp	r3, #0
 800888a:	d008      	beq.n	800889e <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800888c:	697b      	ldr	r3, [r7, #20]
 800888e:	f023 0303 	bic.w	r3, r3, #3
 8008892:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8008894:	697a      	ldr	r2, [r7, #20]
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	4313      	orrs	r3, r2
 800889a:	617b      	str	r3, [r7, #20]
 800889c:	e003      	b.n	80088a6 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800889e:	697b      	ldr	r3, [r7, #20]
 80088a0:	f043 0301 	orr.w	r3, r3, #1
 80088a4:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80088a6:	697b      	ldr	r3, [r7, #20]
 80088a8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80088ac:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80088ae:	683b      	ldr	r3, [r7, #0]
 80088b0:	011b      	lsls	r3, r3, #4
 80088b2:	b2db      	uxtb	r3, r3
 80088b4:	697a      	ldr	r2, [r7, #20]
 80088b6:	4313      	orrs	r3, r2
 80088b8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80088ba:	693b      	ldr	r3, [r7, #16]
 80088bc:	f023 030a 	bic.w	r3, r3, #10
 80088c0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80088c2:	68bb      	ldr	r3, [r7, #8]
 80088c4:	f003 030a 	and.w	r3, r3, #10
 80088c8:	693a      	ldr	r2, [r7, #16]
 80088ca:	4313      	orrs	r3, r2
 80088cc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80088ce:	68fb      	ldr	r3, [r7, #12]
 80088d0:	697a      	ldr	r2, [r7, #20]
 80088d2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80088d4:	68fb      	ldr	r3, [r7, #12]
 80088d6:	693a      	ldr	r2, [r7, #16]
 80088d8:	621a      	str	r2, [r3, #32]
}
 80088da:	bf00      	nop
 80088dc:	371c      	adds	r7, #28
 80088de:	46bd      	mov	sp, r7
 80088e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088e4:	4770      	bx	lr
 80088e6:	bf00      	nop
 80088e8:	40010000 	.word	0x40010000
 80088ec:	40000400 	.word	0x40000400
 80088f0:	40000800 	.word	0x40000800
 80088f4:	40000c00 	.word	0x40000c00
 80088f8:	40010400 	.word	0x40010400
 80088fc:	40014000 	.word	0x40014000
 8008900:	40001800 	.word	0x40001800

08008904 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008904:	b480      	push	{r7}
 8008906:	b087      	sub	sp, #28
 8008908:	af00      	add	r7, sp, #0
 800890a:	60f8      	str	r0, [r7, #12]
 800890c:	60b9      	str	r1, [r7, #8]
 800890e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	6a1b      	ldr	r3, [r3, #32]
 8008914:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008916:	68fb      	ldr	r3, [r7, #12]
 8008918:	6a1b      	ldr	r3, [r3, #32]
 800891a:	f023 0201 	bic.w	r2, r3, #1
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	699b      	ldr	r3, [r3, #24]
 8008926:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008928:	693b      	ldr	r3, [r7, #16]
 800892a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800892e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	011b      	lsls	r3, r3, #4
 8008934:	693a      	ldr	r2, [r7, #16]
 8008936:	4313      	orrs	r3, r2
 8008938:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800893a:	697b      	ldr	r3, [r7, #20]
 800893c:	f023 030a 	bic.w	r3, r3, #10
 8008940:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008942:	697a      	ldr	r2, [r7, #20]
 8008944:	68bb      	ldr	r3, [r7, #8]
 8008946:	4313      	orrs	r3, r2
 8008948:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800894a:	68fb      	ldr	r3, [r7, #12]
 800894c:	693a      	ldr	r2, [r7, #16]
 800894e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008950:	68fb      	ldr	r3, [r7, #12]
 8008952:	697a      	ldr	r2, [r7, #20]
 8008954:	621a      	str	r2, [r3, #32]
}
 8008956:	bf00      	nop
 8008958:	371c      	adds	r7, #28
 800895a:	46bd      	mov	sp, r7
 800895c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008960:	4770      	bx	lr

08008962 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008962:	b480      	push	{r7}
 8008964:	b087      	sub	sp, #28
 8008966:	af00      	add	r7, sp, #0
 8008968:	60f8      	str	r0, [r7, #12]
 800896a:	60b9      	str	r1, [r7, #8]
 800896c:	607a      	str	r2, [r7, #4]
 800896e:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	6a1b      	ldr	r3, [r3, #32]
 8008974:	f023 0210 	bic.w	r2, r3, #16
 8008978:	68fb      	ldr	r3, [r7, #12]
 800897a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800897c:	68fb      	ldr	r3, [r7, #12]
 800897e:	699b      	ldr	r3, [r3, #24]
 8008980:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008982:	68fb      	ldr	r3, [r7, #12]
 8008984:	6a1b      	ldr	r3, [r3, #32]
 8008986:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8008988:	697b      	ldr	r3, [r7, #20]
 800898a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800898e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	021b      	lsls	r3, r3, #8
 8008994:	697a      	ldr	r2, [r7, #20]
 8008996:	4313      	orrs	r3, r2
 8008998:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800899a:	697b      	ldr	r3, [r7, #20]
 800899c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80089a0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80089a2:	683b      	ldr	r3, [r7, #0]
 80089a4:	031b      	lsls	r3, r3, #12
 80089a6:	b29b      	uxth	r3, r3
 80089a8:	697a      	ldr	r2, [r7, #20]
 80089aa:	4313      	orrs	r3, r2
 80089ac:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80089ae:	693b      	ldr	r3, [r7, #16]
 80089b0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80089b4:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80089b6:	68bb      	ldr	r3, [r7, #8]
 80089b8:	011b      	lsls	r3, r3, #4
 80089ba:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 80089be:	693a      	ldr	r2, [r7, #16]
 80089c0:	4313      	orrs	r3, r2
 80089c2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80089c4:	68fb      	ldr	r3, [r7, #12]
 80089c6:	697a      	ldr	r2, [r7, #20]
 80089c8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80089ca:	68fb      	ldr	r3, [r7, #12]
 80089cc:	693a      	ldr	r2, [r7, #16]
 80089ce:	621a      	str	r2, [r3, #32]
}
 80089d0:	bf00      	nop
 80089d2:	371c      	adds	r7, #28
 80089d4:	46bd      	mov	sp, r7
 80089d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089da:	4770      	bx	lr

080089dc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80089dc:	b480      	push	{r7}
 80089de:	b087      	sub	sp, #28
 80089e0:	af00      	add	r7, sp, #0
 80089e2:	60f8      	str	r0, [r7, #12]
 80089e4:	60b9      	str	r1, [r7, #8]
 80089e6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80089e8:	68fb      	ldr	r3, [r7, #12]
 80089ea:	6a1b      	ldr	r3, [r3, #32]
 80089ec:	f023 0210 	bic.w	r2, r3, #16
 80089f0:	68fb      	ldr	r3, [r7, #12]
 80089f2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80089f4:	68fb      	ldr	r3, [r7, #12]
 80089f6:	699b      	ldr	r3, [r3, #24]
 80089f8:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80089fa:	68fb      	ldr	r3, [r7, #12]
 80089fc:	6a1b      	ldr	r3, [r3, #32]
 80089fe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008a00:	697b      	ldr	r3, [r7, #20]
 8008a02:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008a06:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	031b      	lsls	r3, r3, #12
 8008a0c:	697a      	ldr	r2, [r7, #20]
 8008a0e:	4313      	orrs	r3, r2
 8008a10:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008a12:	693b      	ldr	r3, [r7, #16]
 8008a14:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008a18:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008a1a:	68bb      	ldr	r3, [r7, #8]
 8008a1c:	011b      	lsls	r3, r3, #4
 8008a1e:	693a      	ldr	r2, [r7, #16]
 8008a20:	4313      	orrs	r3, r2
 8008a22:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008a24:	68fb      	ldr	r3, [r7, #12]
 8008a26:	697a      	ldr	r2, [r7, #20]
 8008a28:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008a2a:	68fb      	ldr	r3, [r7, #12]
 8008a2c:	693a      	ldr	r2, [r7, #16]
 8008a2e:	621a      	str	r2, [r3, #32]
}
 8008a30:	bf00      	nop
 8008a32:	371c      	adds	r7, #28
 8008a34:	46bd      	mov	sp, r7
 8008a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a3a:	4770      	bx	lr

08008a3c <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008a3c:	b480      	push	{r7}
 8008a3e:	b087      	sub	sp, #28
 8008a40:	af00      	add	r7, sp, #0
 8008a42:	60f8      	str	r0, [r7, #12]
 8008a44:	60b9      	str	r1, [r7, #8]
 8008a46:	607a      	str	r2, [r7, #4]
 8008a48:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008a4a:	68fb      	ldr	r3, [r7, #12]
 8008a4c:	6a1b      	ldr	r3, [r3, #32]
 8008a4e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008a52:	68fb      	ldr	r3, [r7, #12]
 8008a54:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8008a56:	68fb      	ldr	r3, [r7, #12]
 8008a58:	69db      	ldr	r3, [r3, #28]
 8008a5a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008a5c:	68fb      	ldr	r3, [r7, #12]
 8008a5e:	6a1b      	ldr	r3, [r3, #32]
 8008a60:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8008a62:	697b      	ldr	r3, [r7, #20]
 8008a64:	f023 0303 	bic.w	r3, r3, #3
 8008a68:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8008a6a:	697a      	ldr	r2, [r7, #20]
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	4313      	orrs	r3, r2
 8008a70:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8008a72:	697b      	ldr	r3, [r7, #20]
 8008a74:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008a78:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8008a7a:	683b      	ldr	r3, [r7, #0]
 8008a7c:	011b      	lsls	r3, r3, #4
 8008a7e:	b2db      	uxtb	r3, r3
 8008a80:	697a      	ldr	r2, [r7, #20]
 8008a82:	4313      	orrs	r3, r2
 8008a84:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8008a86:	693b      	ldr	r3, [r7, #16]
 8008a88:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8008a8c:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8008a8e:	68bb      	ldr	r3, [r7, #8]
 8008a90:	021b      	lsls	r3, r3, #8
 8008a92:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8008a96:	693a      	ldr	r2, [r7, #16]
 8008a98:	4313      	orrs	r3, r2
 8008a9a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8008a9c:	68fb      	ldr	r3, [r7, #12]
 8008a9e:	697a      	ldr	r2, [r7, #20]
 8008aa0:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8008aa2:	68fb      	ldr	r3, [r7, #12]
 8008aa4:	693a      	ldr	r2, [r7, #16]
 8008aa6:	621a      	str	r2, [r3, #32]
}
 8008aa8:	bf00      	nop
 8008aaa:	371c      	adds	r7, #28
 8008aac:	46bd      	mov	sp, r7
 8008aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ab2:	4770      	bx	lr

08008ab4 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008ab4:	b480      	push	{r7}
 8008ab6:	b087      	sub	sp, #28
 8008ab8:	af00      	add	r7, sp, #0
 8008aba:	60f8      	str	r0, [r7, #12]
 8008abc:	60b9      	str	r1, [r7, #8]
 8008abe:	607a      	str	r2, [r7, #4]
 8008ac0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008ac2:	68fb      	ldr	r3, [r7, #12]
 8008ac4:	6a1b      	ldr	r3, [r3, #32]
 8008ac6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008aca:	68fb      	ldr	r3, [r7, #12]
 8008acc:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8008ace:	68fb      	ldr	r3, [r7, #12]
 8008ad0:	69db      	ldr	r3, [r3, #28]
 8008ad2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008ad4:	68fb      	ldr	r3, [r7, #12]
 8008ad6:	6a1b      	ldr	r3, [r3, #32]
 8008ad8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8008ada:	697b      	ldr	r3, [r7, #20]
 8008adc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008ae0:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	021b      	lsls	r3, r3, #8
 8008ae6:	697a      	ldr	r2, [r7, #20]
 8008ae8:	4313      	orrs	r3, r2
 8008aea:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8008aec:	697b      	ldr	r3, [r7, #20]
 8008aee:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008af2:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8008af4:	683b      	ldr	r3, [r7, #0]
 8008af6:	031b      	lsls	r3, r3, #12
 8008af8:	b29b      	uxth	r3, r3
 8008afa:	697a      	ldr	r2, [r7, #20]
 8008afc:	4313      	orrs	r3, r2
 8008afe:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8008b00:	693b      	ldr	r3, [r7, #16]
 8008b02:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8008b06:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8008b08:	68bb      	ldr	r3, [r7, #8]
 8008b0a:	031b      	lsls	r3, r3, #12
 8008b0c:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8008b10:	693a      	ldr	r2, [r7, #16]
 8008b12:	4313      	orrs	r3, r2
 8008b14:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8008b16:	68fb      	ldr	r3, [r7, #12]
 8008b18:	697a      	ldr	r2, [r7, #20]
 8008b1a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8008b1c:	68fb      	ldr	r3, [r7, #12]
 8008b1e:	693a      	ldr	r2, [r7, #16]
 8008b20:	621a      	str	r2, [r3, #32]
}
 8008b22:	bf00      	nop
 8008b24:	371c      	adds	r7, #28
 8008b26:	46bd      	mov	sp, r7
 8008b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b2c:	4770      	bx	lr

08008b2e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008b2e:	b480      	push	{r7}
 8008b30:	b085      	sub	sp, #20
 8008b32:	af00      	add	r7, sp, #0
 8008b34:	6078      	str	r0, [r7, #4]
 8008b36:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	689b      	ldr	r3, [r3, #8]
 8008b3c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008b3e:	68fb      	ldr	r3, [r7, #12]
 8008b40:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008b44:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008b46:	683a      	ldr	r2, [r7, #0]
 8008b48:	68fb      	ldr	r3, [r7, #12]
 8008b4a:	4313      	orrs	r3, r2
 8008b4c:	f043 0307 	orr.w	r3, r3, #7
 8008b50:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	68fa      	ldr	r2, [r7, #12]
 8008b56:	609a      	str	r2, [r3, #8]
}
 8008b58:	bf00      	nop
 8008b5a:	3714      	adds	r7, #20
 8008b5c:	46bd      	mov	sp, r7
 8008b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b62:	4770      	bx	lr

08008b64 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008b64:	b480      	push	{r7}
 8008b66:	b087      	sub	sp, #28
 8008b68:	af00      	add	r7, sp, #0
 8008b6a:	60f8      	str	r0, [r7, #12]
 8008b6c:	60b9      	str	r1, [r7, #8]
 8008b6e:	607a      	str	r2, [r7, #4]
 8008b70:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008b72:	68fb      	ldr	r3, [r7, #12]
 8008b74:	689b      	ldr	r3, [r3, #8]
 8008b76:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008b78:	697b      	ldr	r3, [r7, #20]
 8008b7a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008b7e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008b80:	683b      	ldr	r3, [r7, #0]
 8008b82:	021a      	lsls	r2, r3, #8
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	431a      	orrs	r2, r3
 8008b88:	68bb      	ldr	r3, [r7, #8]
 8008b8a:	4313      	orrs	r3, r2
 8008b8c:	697a      	ldr	r2, [r7, #20]
 8008b8e:	4313      	orrs	r3, r2
 8008b90:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008b92:	68fb      	ldr	r3, [r7, #12]
 8008b94:	697a      	ldr	r2, [r7, #20]
 8008b96:	609a      	str	r2, [r3, #8]
}
 8008b98:	bf00      	nop
 8008b9a:	371c      	adds	r7, #28
 8008b9c:	46bd      	mov	sp, r7
 8008b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ba2:	4770      	bx	lr

08008ba4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008ba4:	b480      	push	{r7}
 8008ba6:	b087      	sub	sp, #28
 8008ba8:	af00      	add	r7, sp, #0
 8008baa:	60f8      	str	r0, [r7, #12]
 8008bac:	60b9      	str	r1, [r7, #8]
 8008bae:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008bb0:	68bb      	ldr	r3, [r7, #8]
 8008bb2:	f003 031f 	and.w	r3, r3, #31
 8008bb6:	2201      	movs	r2, #1
 8008bb8:	fa02 f303 	lsl.w	r3, r2, r3
 8008bbc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008bbe:	68fb      	ldr	r3, [r7, #12]
 8008bc0:	6a1a      	ldr	r2, [r3, #32]
 8008bc2:	697b      	ldr	r3, [r7, #20]
 8008bc4:	43db      	mvns	r3, r3
 8008bc6:	401a      	ands	r2, r3
 8008bc8:	68fb      	ldr	r3, [r7, #12]
 8008bca:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008bcc:	68fb      	ldr	r3, [r7, #12]
 8008bce:	6a1a      	ldr	r2, [r3, #32]
 8008bd0:	68bb      	ldr	r3, [r7, #8]
 8008bd2:	f003 031f 	and.w	r3, r3, #31
 8008bd6:	6879      	ldr	r1, [r7, #4]
 8008bd8:	fa01 f303 	lsl.w	r3, r1, r3
 8008bdc:	431a      	orrs	r2, r3
 8008bde:	68fb      	ldr	r3, [r7, #12]
 8008be0:	621a      	str	r2, [r3, #32]
}
 8008be2:	bf00      	nop
 8008be4:	371c      	adds	r7, #28
 8008be6:	46bd      	mov	sp, r7
 8008be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bec:	4770      	bx	lr
	...

08008bf0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008bf0:	b480      	push	{r7}
 8008bf2:	b085      	sub	sp, #20
 8008bf4:	af00      	add	r7, sp, #0
 8008bf6:	6078      	str	r0, [r7, #4]
 8008bf8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008c00:	2b01      	cmp	r3, #1
 8008c02:	d101      	bne.n	8008c08 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008c04:	2302      	movs	r3, #2
 8008c06:	e05a      	b.n	8008cbe <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	2201      	movs	r2, #1
 8008c0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	2202      	movs	r2, #2
 8008c14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	685b      	ldr	r3, [r3, #4]
 8008c1e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	681b      	ldr	r3, [r3, #0]
 8008c24:	689b      	ldr	r3, [r3, #8]
 8008c26:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008c28:	68fb      	ldr	r3, [r7, #12]
 8008c2a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008c2e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008c30:	683b      	ldr	r3, [r7, #0]
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	68fa      	ldr	r2, [r7, #12]
 8008c36:	4313      	orrs	r3, r2
 8008c38:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	68fa      	ldr	r2, [r7, #12]
 8008c40:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	4a21      	ldr	r2, [pc, #132]	; (8008ccc <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8008c48:	4293      	cmp	r3, r2
 8008c4a:	d022      	beq.n	8008c92 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008c54:	d01d      	beq.n	8008c92 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	681b      	ldr	r3, [r3, #0]
 8008c5a:	4a1d      	ldr	r2, [pc, #116]	; (8008cd0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8008c5c:	4293      	cmp	r3, r2
 8008c5e:	d018      	beq.n	8008c92 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	4a1b      	ldr	r2, [pc, #108]	; (8008cd4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8008c66:	4293      	cmp	r3, r2
 8008c68:	d013      	beq.n	8008c92 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	681b      	ldr	r3, [r3, #0]
 8008c6e:	4a1a      	ldr	r2, [pc, #104]	; (8008cd8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8008c70:	4293      	cmp	r3, r2
 8008c72:	d00e      	beq.n	8008c92 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	681b      	ldr	r3, [r3, #0]
 8008c78:	4a18      	ldr	r2, [pc, #96]	; (8008cdc <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8008c7a:	4293      	cmp	r3, r2
 8008c7c:	d009      	beq.n	8008c92 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	681b      	ldr	r3, [r3, #0]
 8008c82:	4a17      	ldr	r2, [pc, #92]	; (8008ce0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008c84:	4293      	cmp	r3, r2
 8008c86:	d004      	beq.n	8008c92 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	4a15      	ldr	r2, [pc, #84]	; (8008ce4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8008c8e:	4293      	cmp	r3, r2
 8008c90:	d10c      	bne.n	8008cac <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008c92:	68bb      	ldr	r3, [r7, #8]
 8008c94:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008c98:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008c9a:	683b      	ldr	r3, [r7, #0]
 8008c9c:	685b      	ldr	r3, [r3, #4]
 8008c9e:	68ba      	ldr	r2, [r7, #8]
 8008ca0:	4313      	orrs	r3, r2
 8008ca2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	68ba      	ldr	r2, [r7, #8]
 8008caa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	2201      	movs	r2, #1
 8008cb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	2200      	movs	r2, #0
 8008cb8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008cbc:	2300      	movs	r3, #0
}
 8008cbe:	4618      	mov	r0, r3
 8008cc0:	3714      	adds	r7, #20
 8008cc2:	46bd      	mov	sp, r7
 8008cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cc8:	4770      	bx	lr
 8008cca:	bf00      	nop
 8008ccc:	40010000 	.word	0x40010000
 8008cd0:	40000400 	.word	0x40000400
 8008cd4:	40000800 	.word	0x40000800
 8008cd8:	40000c00 	.word	0x40000c00
 8008cdc:	40010400 	.word	0x40010400
 8008ce0:	40014000 	.word	0x40014000
 8008ce4:	40001800 	.word	0x40001800

08008ce8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8008ce8:	b480      	push	{r7}
 8008cea:	b085      	sub	sp, #20
 8008cec:	af00      	add	r7, sp, #0
 8008cee:	6078      	str	r0, [r7, #4]
 8008cf0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8008cf2:	2300      	movs	r3, #0
 8008cf4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008cfc:	2b01      	cmp	r3, #1
 8008cfe:	d101      	bne.n	8008d04 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8008d00:	2302      	movs	r3, #2
 8008d02:	e03d      	b.n	8008d80 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	2201      	movs	r2, #1
 8008d08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8008d0c:	68fb      	ldr	r3, [r7, #12]
 8008d0e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8008d12:	683b      	ldr	r3, [r7, #0]
 8008d14:	68db      	ldr	r3, [r3, #12]
 8008d16:	4313      	orrs	r3, r2
 8008d18:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8008d1a:	68fb      	ldr	r3, [r7, #12]
 8008d1c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008d20:	683b      	ldr	r3, [r7, #0]
 8008d22:	689b      	ldr	r3, [r3, #8]
 8008d24:	4313      	orrs	r3, r2
 8008d26:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8008d28:	68fb      	ldr	r3, [r7, #12]
 8008d2a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8008d2e:	683b      	ldr	r3, [r7, #0]
 8008d30:	685b      	ldr	r3, [r3, #4]
 8008d32:	4313      	orrs	r3, r2
 8008d34:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8008d36:	68fb      	ldr	r3, [r7, #12]
 8008d38:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8008d3c:	683b      	ldr	r3, [r7, #0]
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	4313      	orrs	r3, r2
 8008d42:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8008d44:	68fb      	ldr	r3, [r7, #12]
 8008d46:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008d4a:	683b      	ldr	r3, [r7, #0]
 8008d4c:	691b      	ldr	r3, [r3, #16]
 8008d4e:	4313      	orrs	r3, r2
 8008d50:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8008d52:	68fb      	ldr	r3, [r7, #12]
 8008d54:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8008d58:	683b      	ldr	r3, [r7, #0]
 8008d5a:	695b      	ldr	r3, [r3, #20]
 8008d5c:	4313      	orrs	r3, r2
 8008d5e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008d60:	68fb      	ldr	r3, [r7, #12]
 8008d62:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8008d66:	683b      	ldr	r3, [r7, #0]
 8008d68:	69db      	ldr	r3, [r3, #28]
 8008d6a:	4313      	orrs	r3, r2
 8008d6c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	68fa      	ldr	r2, [r7, #12]
 8008d74:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	2200      	movs	r2, #0
 8008d7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008d7e:	2300      	movs	r3, #0
}
 8008d80:	4618      	mov	r0, r3
 8008d82:	3714      	adds	r7, #20
 8008d84:	46bd      	mov	sp, r7
 8008d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d8a:	4770      	bx	lr

08008d8c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008d8c:	b480      	push	{r7}
 8008d8e:	b083      	sub	sp, #12
 8008d90:	af00      	add	r7, sp, #0
 8008d92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008d94:	bf00      	nop
 8008d96:	370c      	adds	r7, #12
 8008d98:	46bd      	mov	sp, r7
 8008d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d9e:	4770      	bx	lr

08008da0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008da0:	b480      	push	{r7}
 8008da2:	b083      	sub	sp, #12
 8008da4:	af00      	add	r7, sp, #0
 8008da6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008da8:	bf00      	nop
 8008daa:	370c      	adds	r7, #12
 8008dac:	46bd      	mov	sp, r7
 8008dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008db2:	4770      	bx	lr

08008db4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008db4:	b580      	push	{r7, lr}
 8008db6:	b082      	sub	sp, #8
 8008db8:	af00      	add	r7, sp, #0
 8008dba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	2b00      	cmp	r3, #0
 8008dc0:	d101      	bne.n	8008dc6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008dc2:	2301      	movs	r3, #1
 8008dc4:	e03f      	b.n	8008e46 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008dcc:	b2db      	uxtb	r3, r3
 8008dce:	2b00      	cmp	r3, #0
 8008dd0:	d106      	bne.n	8008de0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	2200      	movs	r2, #0
 8008dd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008dda:	6878      	ldr	r0, [r7, #4]
 8008ddc:	f7fb f8ec 	bl	8003fb8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	2224      	movs	r2, #36	; 0x24
 8008de4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	681b      	ldr	r3, [r3, #0]
 8008dec:	68da      	ldr	r2, [r3, #12]
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008df6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008df8:	6878      	ldr	r0, [r7, #4]
 8008dfa:	f000 fe81 	bl	8009b00 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	681b      	ldr	r3, [r3, #0]
 8008e02:	691a      	ldr	r2, [r3, #16]
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	681b      	ldr	r3, [r3, #0]
 8008e08:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008e0c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	695a      	ldr	r2, [r3, #20]
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	681b      	ldr	r3, [r3, #0]
 8008e18:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008e1c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	68da      	ldr	r2, [r3, #12]
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	681b      	ldr	r3, [r3, #0]
 8008e28:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008e2c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	2200      	movs	r2, #0
 8008e32:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	2220      	movs	r2, #32
 8008e38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	2220      	movs	r2, #32
 8008e40:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8008e44:	2300      	movs	r3, #0
}
 8008e46:	4618      	mov	r0, r3
 8008e48:	3708      	adds	r7, #8
 8008e4a:	46bd      	mov	sp, r7
 8008e4c:	bd80      	pop	{r7, pc}

08008e4e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008e4e:	b580      	push	{r7, lr}
 8008e50:	b08a      	sub	sp, #40	; 0x28
 8008e52:	af02      	add	r7, sp, #8
 8008e54:	60f8      	str	r0, [r7, #12]
 8008e56:	60b9      	str	r1, [r7, #8]
 8008e58:	603b      	str	r3, [r7, #0]
 8008e5a:	4613      	mov	r3, r2
 8008e5c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8008e5e:	2300      	movs	r3, #0
 8008e60:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008e62:	68fb      	ldr	r3, [r7, #12]
 8008e64:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008e68:	b2db      	uxtb	r3, r3
 8008e6a:	2b20      	cmp	r3, #32
 8008e6c:	d17c      	bne.n	8008f68 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8008e6e:	68bb      	ldr	r3, [r7, #8]
 8008e70:	2b00      	cmp	r3, #0
 8008e72:	d002      	beq.n	8008e7a <HAL_UART_Transmit+0x2c>
 8008e74:	88fb      	ldrh	r3, [r7, #6]
 8008e76:	2b00      	cmp	r3, #0
 8008e78:	d101      	bne.n	8008e7e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8008e7a:	2301      	movs	r3, #1
 8008e7c:	e075      	b.n	8008f6a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008e7e:	68fb      	ldr	r3, [r7, #12]
 8008e80:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008e84:	2b01      	cmp	r3, #1
 8008e86:	d101      	bne.n	8008e8c <HAL_UART_Transmit+0x3e>
 8008e88:	2302      	movs	r3, #2
 8008e8a:	e06e      	b.n	8008f6a <HAL_UART_Transmit+0x11c>
 8008e8c:	68fb      	ldr	r3, [r7, #12]
 8008e8e:	2201      	movs	r2, #1
 8008e90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008e94:	68fb      	ldr	r3, [r7, #12]
 8008e96:	2200      	movs	r2, #0
 8008e98:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008e9a:	68fb      	ldr	r3, [r7, #12]
 8008e9c:	2221      	movs	r2, #33	; 0x21
 8008e9e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008ea2:	f7fb fb6b 	bl	800457c <HAL_GetTick>
 8008ea6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8008ea8:	68fb      	ldr	r3, [r7, #12]
 8008eaa:	88fa      	ldrh	r2, [r7, #6]
 8008eac:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8008eae:	68fb      	ldr	r3, [r7, #12]
 8008eb0:	88fa      	ldrh	r2, [r7, #6]
 8008eb2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008eb4:	68fb      	ldr	r3, [r7, #12]
 8008eb6:	689b      	ldr	r3, [r3, #8]
 8008eb8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008ebc:	d108      	bne.n	8008ed0 <HAL_UART_Transmit+0x82>
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	691b      	ldr	r3, [r3, #16]
 8008ec2:	2b00      	cmp	r3, #0
 8008ec4:	d104      	bne.n	8008ed0 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8008ec6:	2300      	movs	r3, #0
 8008ec8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008eca:	68bb      	ldr	r3, [r7, #8]
 8008ecc:	61bb      	str	r3, [r7, #24]
 8008ece:	e003      	b.n	8008ed8 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8008ed0:	68bb      	ldr	r3, [r7, #8]
 8008ed2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008ed4:	2300      	movs	r3, #0
 8008ed6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	2200      	movs	r2, #0
 8008edc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8008ee0:	e02a      	b.n	8008f38 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008ee2:	683b      	ldr	r3, [r7, #0]
 8008ee4:	9300      	str	r3, [sp, #0]
 8008ee6:	697b      	ldr	r3, [r7, #20]
 8008ee8:	2200      	movs	r2, #0
 8008eea:	2180      	movs	r1, #128	; 0x80
 8008eec:	68f8      	ldr	r0, [r7, #12]
 8008eee:	f000 fbc1 	bl	8009674 <UART_WaitOnFlagUntilTimeout>
 8008ef2:	4603      	mov	r3, r0
 8008ef4:	2b00      	cmp	r3, #0
 8008ef6:	d001      	beq.n	8008efc <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8008ef8:	2303      	movs	r3, #3
 8008efa:	e036      	b.n	8008f6a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8008efc:	69fb      	ldr	r3, [r7, #28]
 8008efe:	2b00      	cmp	r3, #0
 8008f00:	d10b      	bne.n	8008f1a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008f02:	69bb      	ldr	r3, [r7, #24]
 8008f04:	881b      	ldrh	r3, [r3, #0]
 8008f06:	461a      	mov	r2, r3
 8008f08:	68fb      	ldr	r3, [r7, #12]
 8008f0a:	681b      	ldr	r3, [r3, #0]
 8008f0c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008f10:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8008f12:	69bb      	ldr	r3, [r7, #24]
 8008f14:	3302      	adds	r3, #2
 8008f16:	61bb      	str	r3, [r7, #24]
 8008f18:	e007      	b.n	8008f2a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8008f1a:	69fb      	ldr	r3, [r7, #28]
 8008f1c:	781a      	ldrb	r2, [r3, #0]
 8008f1e:	68fb      	ldr	r3, [r7, #12]
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8008f24:	69fb      	ldr	r3, [r7, #28]
 8008f26:	3301      	adds	r3, #1
 8008f28:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008f2a:	68fb      	ldr	r3, [r7, #12]
 8008f2c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008f2e:	b29b      	uxth	r3, r3
 8008f30:	3b01      	subs	r3, #1
 8008f32:	b29a      	uxth	r2, r3
 8008f34:	68fb      	ldr	r3, [r7, #12]
 8008f36:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8008f38:	68fb      	ldr	r3, [r7, #12]
 8008f3a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008f3c:	b29b      	uxth	r3, r3
 8008f3e:	2b00      	cmp	r3, #0
 8008f40:	d1cf      	bne.n	8008ee2 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008f42:	683b      	ldr	r3, [r7, #0]
 8008f44:	9300      	str	r3, [sp, #0]
 8008f46:	697b      	ldr	r3, [r7, #20]
 8008f48:	2200      	movs	r2, #0
 8008f4a:	2140      	movs	r1, #64	; 0x40
 8008f4c:	68f8      	ldr	r0, [r7, #12]
 8008f4e:	f000 fb91 	bl	8009674 <UART_WaitOnFlagUntilTimeout>
 8008f52:	4603      	mov	r3, r0
 8008f54:	2b00      	cmp	r3, #0
 8008f56:	d001      	beq.n	8008f5c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8008f58:	2303      	movs	r3, #3
 8008f5a:	e006      	b.n	8008f6a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008f5c:	68fb      	ldr	r3, [r7, #12]
 8008f5e:	2220      	movs	r2, #32
 8008f60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8008f64:	2300      	movs	r3, #0
 8008f66:	e000      	b.n	8008f6a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8008f68:	2302      	movs	r3, #2
  }
}
 8008f6a:	4618      	mov	r0, r3
 8008f6c:	3720      	adds	r7, #32
 8008f6e:	46bd      	mov	sp, r7
 8008f70:	bd80      	pop	{r7, pc}

08008f72 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008f72:	b580      	push	{r7, lr}
 8008f74:	b08a      	sub	sp, #40	; 0x28
 8008f76:	af02      	add	r7, sp, #8
 8008f78:	60f8      	str	r0, [r7, #12]
 8008f7a:	60b9      	str	r1, [r7, #8]
 8008f7c:	603b      	str	r3, [r7, #0]
 8008f7e:	4613      	mov	r3, r2
 8008f80:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8008f82:	2300      	movs	r3, #0
 8008f84:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008f86:	68fb      	ldr	r3, [r7, #12]
 8008f88:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008f8c:	b2db      	uxtb	r3, r3
 8008f8e:	2b20      	cmp	r3, #32
 8008f90:	f040 808c 	bne.w	80090ac <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 8008f94:	68bb      	ldr	r3, [r7, #8]
 8008f96:	2b00      	cmp	r3, #0
 8008f98:	d002      	beq.n	8008fa0 <HAL_UART_Receive+0x2e>
 8008f9a:	88fb      	ldrh	r3, [r7, #6]
 8008f9c:	2b00      	cmp	r3, #0
 8008f9e:	d101      	bne.n	8008fa4 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8008fa0:	2301      	movs	r3, #1
 8008fa2:	e084      	b.n	80090ae <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008fa4:	68fb      	ldr	r3, [r7, #12]
 8008fa6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008faa:	2b01      	cmp	r3, #1
 8008fac:	d101      	bne.n	8008fb2 <HAL_UART_Receive+0x40>
 8008fae:	2302      	movs	r3, #2
 8008fb0:	e07d      	b.n	80090ae <HAL_UART_Receive+0x13c>
 8008fb2:	68fb      	ldr	r3, [r7, #12]
 8008fb4:	2201      	movs	r2, #1
 8008fb6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008fba:	68fb      	ldr	r3, [r7, #12]
 8008fbc:	2200      	movs	r2, #0
 8008fbe:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008fc0:	68fb      	ldr	r3, [r7, #12]
 8008fc2:	2222      	movs	r2, #34	; 0x22
 8008fc4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008fc8:	68fb      	ldr	r3, [r7, #12]
 8008fca:	2200      	movs	r2, #0
 8008fcc:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008fce:	f7fb fad5 	bl	800457c <HAL_GetTick>
 8008fd2:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8008fd4:	68fb      	ldr	r3, [r7, #12]
 8008fd6:	88fa      	ldrh	r2, [r7, #6]
 8008fd8:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8008fda:	68fb      	ldr	r3, [r7, #12]
 8008fdc:	88fa      	ldrh	r2, [r7, #6]
 8008fde:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008fe0:	68fb      	ldr	r3, [r7, #12]
 8008fe2:	689b      	ldr	r3, [r3, #8]
 8008fe4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008fe8:	d108      	bne.n	8008ffc <HAL_UART_Receive+0x8a>
 8008fea:	68fb      	ldr	r3, [r7, #12]
 8008fec:	691b      	ldr	r3, [r3, #16]
 8008fee:	2b00      	cmp	r3, #0
 8008ff0:	d104      	bne.n	8008ffc <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 8008ff2:	2300      	movs	r3, #0
 8008ff4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8008ff6:	68bb      	ldr	r3, [r7, #8]
 8008ff8:	61bb      	str	r3, [r7, #24]
 8008ffa:	e003      	b.n	8009004 <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 8008ffc:	68bb      	ldr	r3, [r7, #8]
 8008ffe:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009000:	2300      	movs	r3, #0
 8009002:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8009004:	68fb      	ldr	r3, [r7, #12]
 8009006:	2200      	movs	r2, #0
 8009008:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 800900c:	e043      	b.n	8009096 <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800900e:	683b      	ldr	r3, [r7, #0]
 8009010:	9300      	str	r3, [sp, #0]
 8009012:	697b      	ldr	r3, [r7, #20]
 8009014:	2200      	movs	r2, #0
 8009016:	2120      	movs	r1, #32
 8009018:	68f8      	ldr	r0, [r7, #12]
 800901a:	f000 fb2b 	bl	8009674 <UART_WaitOnFlagUntilTimeout>
 800901e:	4603      	mov	r3, r0
 8009020:	2b00      	cmp	r3, #0
 8009022:	d001      	beq.n	8009028 <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 8009024:	2303      	movs	r3, #3
 8009026:	e042      	b.n	80090ae <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 8009028:	69fb      	ldr	r3, [r7, #28]
 800902a:	2b00      	cmp	r3, #0
 800902c:	d10c      	bne.n	8009048 <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 800902e:	68fb      	ldr	r3, [r7, #12]
 8009030:	681b      	ldr	r3, [r3, #0]
 8009032:	685b      	ldr	r3, [r3, #4]
 8009034:	b29b      	uxth	r3, r3
 8009036:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800903a:	b29a      	uxth	r2, r3
 800903c:	69bb      	ldr	r3, [r7, #24]
 800903e:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8009040:	69bb      	ldr	r3, [r7, #24]
 8009042:	3302      	adds	r3, #2
 8009044:	61bb      	str	r3, [r7, #24]
 8009046:	e01f      	b.n	8009088 <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8009048:	68fb      	ldr	r3, [r7, #12]
 800904a:	689b      	ldr	r3, [r3, #8]
 800904c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009050:	d007      	beq.n	8009062 <HAL_UART_Receive+0xf0>
 8009052:	68fb      	ldr	r3, [r7, #12]
 8009054:	689b      	ldr	r3, [r3, #8]
 8009056:	2b00      	cmp	r3, #0
 8009058:	d10a      	bne.n	8009070 <HAL_UART_Receive+0xfe>
 800905a:	68fb      	ldr	r3, [r7, #12]
 800905c:	691b      	ldr	r3, [r3, #16]
 800905e:	2b00      	cmp	r3, #0
 8009060:	d106      	bne.n	8009070 <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8009062:	68fb      	ldr	r3, [r7, #12]
 8009064:	681b      	ldr	r3, [r3, #0]
 8009066:	685b      	ldr	r3, [r3, #4]
 8009068:	b2da      	uxtb	r2, r3
 800906a:	69fb      	ldr	r3, [r7, #28]
 800906c:	701a      	strb	r2, [r3, #0]
 800906e:	e008      	b.n	8009082 <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8009070:	68fb      	ldr	r3, [r7, #12]
 8009072:	681b      	ldr	r3, [r3, #0]
 8009074:	685b      	ldr	r3, [r3, #4]
 8009076:	b2db      	uxtb	r3, r3
 8009078:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800907c:	b2da      	uxtb	r2, r3
 800907e:	69fb      	ldr	r3, [r7, #28]
 8009080:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8009082:	69fb      	ldr	r3, [r7, #28]
 8009084:	3301      	adds	r3, #1
 8009086:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8009088:	68fb      	ldr	r3, [r7, #12]
 800908a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800908c:	b29b      	uxth	r3, r3
 800908e:	3b01      	subs	r3, #1
 8009090:	b29a      	uxth	r2, r3
 8009092:	68fb      	ldr	r3, [r7, #12]
 8009094:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 8009096:	68fb      	ldr	r3, [r7, #12]
 8009098:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800909a:	b29b      	uxth	r3, r3
 800909c:	2b00      	cmp	r3, #0
 800909e:	d1b6      	bne.n	800900e <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80090a0:	68fb      	ldr	r3, [r7, #12]
 80090a2:	2220      	movs	r2, #32
 80090a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 80090a8:	2300      	movs	r3, #0
 80090aa:	e000      	b.n	80090ae <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 80090ac:	2302      	movs	r3, #2
  }
}
 80090ae:	4618      	mov	r0, r3
 80090b0:	3720      	adds	r7, #32
 80090b2:	46bd      	mov	sp, r7
 80090b4:	bd80      	pop	{r7, pc}

080090b6 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80090b6:	b580      	push	{r7, lr}
 80090b8:	b084      	sub	sp, #16
 80090ba:	af00      	add	r7, sp, #0
 80090bc:	60f8      	str	r0, [r7, #12]
 80090be:	60b9      	str	r1, [r7, #8]
 80090c0:	4613      	mov	r3, r2
 80090c2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80090c4:	68fb      	ldr	r3, [r7, #12]
 80090c6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80090ca:	b2db      	uxtb	r3, r3
 80090cc:	2b20      	cmp	r3, #32
 80090ce:	d11d      	bne.n	800910c <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80090d0:	68bb      	ldr	r3, [r7, #8]
 80090d2:	2b00      	cmp	r3, #0
 80090d4:	d002      	beq.n	80090dc <HAL_UART_Receive_IT+0x26>
 80090d6:	88fb      	ldrh	r3, [r7, #6]
 80090d8:	2b00      	cmp	r3, #0
 80090da:	d101      	bne.n	80090e0 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80090dc:	2301      	movs	r3, #1
 80090de:	e016      	b.n	800910e <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80090e0:	68fb      	ldr	r3, [r7, #12]
 80090e2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80090e6:	2b01      	cmp	r3, #1
 80090e8:	d101      	bne.n	80090ee <HAL_UART_Receive_IT+0x38>
 80090ea:	2302      	movs	r3, #2
 80090ec:	e00f      	b.n	800910e <HAL_UART_Receive_IT+0x58>
 80090ee:	68fb      	ldr	r3, [r7, #12]
 80090f0:	2201      	movs	r2, #1
 80090f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80090f6:	68fb      	ldr	r3, [r7, #12]
 80090f8:	2200      	movs	r2, #0
 80090fa:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80090fc:	88fb      	ldrh	r3, [r7, #6]
 80090fe:	461a      	mov	r2, r3
 8009100:	68b9      	ldr	r1, [r7, #8]
 8009102:	68f8      	ldr	r0, [r7, #12]
 8009104:	f000 fb24 	bl	8009750 <UART_Start_Receive_IT>
 8009108:	4603      	mov	r3, r0
 800910a:	e000      	b.n	800910e <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 800910c:	2302      	movs	r3, #2
  }
}
 800910e:	4618      	mov	r0, r3
 8009110:	3710      	adds	r7, #16
 8009112:	46bd      	mov	sp, r7
 8009114:	bd80      	pop	{r7, pc}
	...

08009118 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009118:	b580      	push	{r7, lr}
 800911a:	b0ba      	sub	sp, #232	; 0xe8
 800911c:	af00      	add	r7, sp, #0
 800911e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	681b      	ldr	r3, [r3, #0]
 8009126:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	681b      	ldr	r3, [r3, #0]
 800912e:	68db      	ldr	r3, [r3, #12]
 8009130:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	681b      	ldr	r3, [r3, #0]
 8009138:	695b      	ldr	r3, [r3, #20]
 800913a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800913e:	2300      	movs	r3, #0
 8009140:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8009144:	2300      	movs	r3, #0
 8009146:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800914a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800914e:	f003 030f 	and.w	r3, r3, #15
 8009152:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8009156:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800915a:	2b00      	cmp	r3, #0
 800915c:	d10f      	bne.n	800917e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800915e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009162:	f003 0320 	and.w	r3, r3, #32
 8009166:	2b00      	cmp	r3, #0
 8009168:	d009      	beq.n	800917e <HAL_UART_IRQHandler+0x66>
 800916a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800916e:	f003 0320 	and.w	r3, r3, #32
 8009172:	2b00      	cmp	r3, #0
 8009174:	d003      	beq.n	800917e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8009176:	6878      	ldr	r0, [r7, #4]
 8009178:	f000 fc07 	bl	800998a <UART_Receive_IT>
      return;
 800917c:	e256      	b.n	800962c <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800917e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009182:	2b00      	cmp	r3, #0
 8009184:	f000 80de 	beq.w	8009344 <HAL_UART_IRQHandler+0x22c>
 8009188:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800918c:	f003 0301 	and.w	r3, r3, #1
 8009190:	2b00      	cmp	r3, #0
 8009192:	d106      	bne.n	80091a2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8009194:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009198:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800919c:	2b00      	cmp	r3, #0
 800919e:	f000 80d1 	beq.w	8009344 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80091a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80091a6:	f003 0301 	and.w	r3, r3, #1
 80091aa:	2b00      	cmp	r3, #0
 80091ac:	d00b      	beq.n	80091c6 <HAL_UART_IRQHandler+0xae>
 80091ae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80091b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80091b6:	2b00      	cmp	r3, #0
 80091b8:	d005      	beq.n	80091c6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80091be:	f043 0201 	orr.w	r2, r3, #1
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80091c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80091ca:	f003 0304 	and.w	r3, r3, #4
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	d00b      	beq.n	80091ea <HAL_UART_IRQHandler+0xd2>
 80091d2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80091d6:	f003 0301 	and.w	r3, r3, #1
 80091da:	2b00      	cmp	r3, #0
 80091dc:	d005      	beq.n	80091ea <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80091e2:	f043 0202 	orr.w	r2, r3, #2
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80091ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80091ee:	f003 0302 	and.w	r3, r3, #2
 80091f2:	2b00      	cmp	r3, #0
 80091f4:	d00b      	beq.n	800920e <HAL_UART_IRQHandler+0xf6>
 80091f6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80091fa:	f003 0301 	and.w	r3, r3, #1
 80091fe:	2b00      	cmp	r3, #0
 8009200:	d005      	beq.n	800920e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009206:	f043 0204 	orr.w	r2, r3, #4
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800920e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009212:	f003 0308 	and.w	r3, r3, #8
 8009216:	2b00      	cmp	r3, #0
 8009218:	d011      	beq.n	800923e <HAL_UART_IRQHandler+0x126>
 800921a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800921e:	f003 0320 	and.w	r3, r3, #32
 8009222:	2b00      	cmp	r3, #0
 8009224:	d105      	bne.n	8009232 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8009226:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800922a:	f003 0301 	and.w	r3, r3, #1
 800922e:	2b00      	cmp	r3, #0
 8009230:	d005      	beq.n	800923e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009236:	f043 0208 	orr.w	r2, r3, #8
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009242:	2b00      	cmp	r3, #0
 8009244:	f000 81ed 	beq.w	8009622 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009248:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800924c:	f003 0320 	and.w	r3, r3, #32
 8009250:	2b00      	cmp	r3, #0
 8009252:	d008      	beq.n	8009266 <HAL_UART_IRQHandler+0x14e>
 8009254:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009258:	f003 0320 	and.w	r3, r3, #32
 800925c:	2b00      	cmp	r3, #0
 800925e:	d002      	beq.n	8009266 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8009260:	6878      	ldr	r0, [r7, #4]
 8009262:	f000 fb92 	bl	800998a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	681b      	ldr	r3, [r3, #0]
 800926a:	695b      	ldr	r3, [r3, #20]
 800926c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009270:	2b40      	cmp	r3, #64	; 0x40
 8009272:	bf0c      	ite	eq
 8009274:	2301      	moveq	r3, #1
 8009276:	2300      	movne	r3, #0
 8009278:	b2db      	uxtb	r3, r3
 800927a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009282:	f003 0308 	and.w	r3, r3, #8
 8009286:	2b00      	cmp	r3, #0
 8009288:	d103      	bne.n	8009292 <HAL_UART_IRQHandler+0x17a>
 800928a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800928e:	2b00      	cmp	r3, #0
 8009290:	d04f      	beq.n	8009332 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009292:	6878      	ldr	r0, [r7, #4]
 8009294:	f000 fa9a 	bl	80097cc <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	681b      	ldr	r3, [r3, #0]
 800929c:	695b      	ldr	r3, [r3, #20]
 800929e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80092a2:	2b40      	cmp	r3, #64	; 0x40
 80092a4:	d141      	bne.n	800932a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	3314      	adds	r3, #20
 80092ac:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092b0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80092b4:	e853 3f00 	ldrex	r3, [r3]
 80092b8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80092bc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80092c0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80092c4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	681b      	ldr	r3, [r3, #0]
 80092cc:	3314      	adds	r3, #20
 80092ce:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80092d2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80092d6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092da:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80092de:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80092e2:	e841 2300 	strex	r3, r2, [r1]
 80092e6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80092ea:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80092ee:	2b00      	cmp	r3, #0
 80092f0:	d1d9      	bne.n	80092a6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80092f6:	2b00      	cmp	r3, #0
 80092f8:	d013      	beq.n	8009322 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80092fe:	4a7d      	ldr	r2, [pc, #500]	; (80094f4 <HAL_UART_IRQHandler+0x3dc>)
 8009300:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009306:	4618      	mov	r0, r3
 8009308:	f7fc f998 	bl	800563c <HAL_DMA_Abort_IT>
 800930c:	4603      	mov	r3, r0
 800930e:	2b00      	cmp	r3, #0
 8009310:	d016      	beq.n	8009340 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009316:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009318:	687a      	ldr	r2, [r7, #4]
 800931a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800931c:	4610      	mov	r0, r2
 800931e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009320:	e00e      	b.n	8009340 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009322:	6878      	ldr	r0, [r7, #4]
 8009324:	f000 f990 	bl	8009648 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009328:	e00a      	b.n	8009340 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800932a:	6878      	ldr	r0, [r7, #4]
 800932c:	f000 f98c 	bl	8009648 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009330:	e006      	b.n	8009340 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009332:	6878      	ldr	r0, [r7, #4]
 8009334:	f000 f988 	bl	8009648 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	2200      	movs	r2, #0
 800933c:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800933e:	e170      	b.n	8009622 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009340:	bf00      	nop
    return;
 8009342:	e16e      	b.n	8009622 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009348:	2b01      	cmp	r3, #1
 800934a:	f040 814a 	bne.w	80095e2 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800934e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009352:	f003 0310 	and.w	r3, r3, #16
 8009356:	2b00      	cmp	r3, #0
 8009358:	f000 8143 	beq.w	80095e2 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800935c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009360:	f003 0310 	and.w	r3, r3, #16
 8009364:	2b00      	cmp	r3, #0
 8009366:	f000 813c 	beq.w	80095e2 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800936a:	2300      	movs	r3, #0
 800936c:	60bb      	str	r3, [r7, #8]
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	681b      	ldr	r3, [r3, #0]
 8009372:	681b      	ldr	r3, [r3, #0]
 8009374:	60bb      	str	r3, [r7, #8]
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	681b      	ldr	r3, [r3, #0]
 800937a:	685b      	ldr	r3, [r3, #4]
 800937c:	60bb      	str	r3, [r7, #8]
 800937e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	695b      	ldr	r3, [r3, #20]
 8009386:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800938a:	2b40      	cmp	r3, #64	; 0x40
 800938c:	f040 80b4 	bne.w	80094f8 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009394:	681b      	ldr	r3, [r3, #0]
 8009396:	685b      	ldr	r3, [r3, #4]
 8009398:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800939c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80093a0:	2b00      	cmp	r3, #0
 80093a2:	f000 8140 	beq.w	8009626 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80093aa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80093ae:	429a      	cmp	r2, r3
 80093b0:	f080 8139 	bcs.w	8009626 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80093ba:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80093c0:	69db      	ldr	r3, [r3, #28]
 80093c2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80093c6:	f000 8088 	beq.w	80094da <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	681b      	ldr	r3, [r3, #0]
 80093ce:	330c      	adds	r3, #12
 80093d0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093d4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80093d8:	e853 3f00 	ldrex	r3, [r3]
 80093dc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80093e0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80093e4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80093e8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	681b      	ldr	r3, [r3, #0]
 80093f0:	330c      	adds	r3, #12
 80093f2:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80093f6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80093fa:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093fe:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8009402:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8009406:	e841 2300 	strex	r3, r2, [r1]
 800940a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800940e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009412:	2b00      	cmp	r3, #0
 8009414:	d1d9      	bne.n	80093ca <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	681b      	ldr	r3, [r3, #0]
 800941a:	3314      	adds	r3, #20
 800941c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800941e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009420:	e853 3f00 	ldrex	r3, [r3]
 8009424:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8009426:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009428:	f023 0301 	bic.w	r3, r3, #1
 800942c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	681b      	ldr	r3, [r3, #0]
 8009434:	3314      	adds	r3, #20
 8009436:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800943a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800943e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009440:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8009442:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8009446:	e841 2300 	strex	r3, r2, [r1]
 800944a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800944c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800944e:	2b00      	cmp	r3, #0
 8009450:	d1e1      	bne.n	8009416 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	681b      	ldr	r3, [r3, #0]
 8009456:	3314      	adds	r3, #20
 8009458:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800945a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800945c:	e853 3f00 	ldrex	r3, [r3]
 8009460:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8009462:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009464:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009468:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	681b      	ldr	r3, [r3, #0]
 8009470:	3314      	adds	r3, #20
 8009472:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8009476:	66fa      	str	r2, [r7, #108]	; 0x6c
 8009478:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800947a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800947c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800947e:	e841 2300 	strex	r3, r2, [r1]
 8009482:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8009484:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009486:	2b00      	cmp	r3, #0
 8009488:	d1e3      	bne.n	8009452 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	2220      	movs	r2, #32
 800948e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	2200      	movs	r2, #0
 8009496:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	681b      	ldr	r3, [r3, #0]
 800949c:	330c      	adds	r3, #12
 800949e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094a0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80094a2:	e853 3f00 	ldrex	r3, [r3]
 80094a6:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80094a8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80094aa:	f023 0310 	bic.w	r3, r3, #16
 80094ae:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	681b      	ldr	r3, [r3, #0]
 80094b6:	330c      	adds	r3, #12
 80094b8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80094bc:	65ba      	str	r2, [r7, #88]	; 0x58
 80094be:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094c0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80094c2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80094c4:	e841 2300 	strex	r3, r2, [r1]
 80094c8:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80094ca:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80094cc:	2b00      	cmp	r3, #0
 80094ce:	d1e3      	bne.n	8009498 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80094d4:	4618      	mov	r0, r3
 80094d6:	f7fc f841 	bl	800555c <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80094e2:	b29b      	uxth	r3, r3
 80094e4:	1ad3      	subs	r3, r2, r3
 80094e6:	b29b      	uxth	r3, r3
 80094e8:	4619      	mov	r1, r3
 80094ea:	6878      	ldr	r0, [r7, #4]
 80094ec:	f000 f8b6 	bl	800965c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80094f0:	e099      	b.n	8009626 <HAL_UART_IRQHandler+0x50e>
 80094f2:	bf00      	nop
 80094f4:	08009893 	.word	0x08009893
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009500:	b29b      	uxth	r3, r3
 8009502:	1ad3      	subs	r3, r2, r3
 8009504:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800950c:	b29b      	uxth	r3, r3
 800950e:	2b00      	cmp	r3, #0
 8009510:	f000 808b 	beq.w	800962a <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8009514:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8009518:	2b00      	cmp	r3, #0
 800951a:	f000 8086 	beq.w	800962a <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	681b      	ldr	r3, [r3, #0]
 8009522:	330c      	adds	r3, #12
 8009524:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009526:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009528:	e853 3f00 	ldrex	r3, [r3]
 800952c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800952e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009530:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009534:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	681b      	ldr	r3, [r3, #0]
 800953c:	330c      	adds	r3, #12
 800953e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8009542:	647a      	str	r2, [r7, #68]	; 0x44
 8009544:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009546:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8009548:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800954a:	e841 2300 	strex	r3, r2, [r1]
 800954e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8009550:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009552:	2b00      	cmp	r3, #0
 8009554:	d1e3      	bne.n	800951e <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	681b      	ldr	r3, [r3, #0]
 800955a:	3314      	adds	r3, #20
 800955c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800955e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009560:	e853 3f00 	ldrex	r3, [r3]
 8009564:	623b      	str	r3, [r7, #32]
   return(result);
 8009566:	6a3b      	ldr	r3, [r7, #32]
 8009568:	f023 0301 	bic.w	r3, r3, #1
 800956c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	681b      	ldr	r3, [r3, #0]
 8009574:	3314      	adds	r3, #20
 8009576:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800957a:	633a      	str	r2, [r7, #48]	; 0x30
 800957c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800957e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009580:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009582:	e841 2300 	strex	r3, r2, [r1]
 8009586:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009588:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800958a:	2b00      	cmp	r3, #0
 800958c:	d1e3      	bne.n	8009556 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	2220      	movs	r2, #32
 8009592:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	2200      	movs	r2, #0
 800959a:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	681b      	ldr	r3, [r3, #0]
 80095a0:	330c      	adds	r3, #12
 80095a2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095a4:	693b      	ldr	r3, [r7, #16]
 80095a6:	e853 3f00 	ldrex	r3, [r3]
 80095aa:	60fb      	str	r3, [r7, #12]
   return(result);
 80095ac:	68fb      	ldr	r3, [r7, #12]
 80095ae:	f023 0310 	bic.w	r3, r3, #16
 80095b2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	330c      	adds	r3, #12
 80095bc:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80095c0:	61fa      	str	r2, [r7, #28]
 80095c2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095c4:	69b9      	ldr	r1, [r7, #24]
 80095c6:	69fa      	ldr	r2, [r7, #28]
 80095c8:	e841 2300 	strex	r3, r2, [r1]
 80095cc:	617b      	str	r3, [r7, #20]
   return(result);
 80095ce:	697b      	ldr	r3, [r7, #20]
 80095d0:	2b00      	cmp	r3, #0
 80095d2:	d1e3      	bne.n	800959c <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80095d4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80095d8:	4619      	mov	r1, r3
 80095da:	6878      	ldr	r0, [r7, #4]
 80095dc:	f000 f83e 	bl	800965c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80095e0:	e023      	b.n	800962a <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80095e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80095e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80095ea:	2b00      	cmp	r3, #0
 80095ec:	d009      	beq.n	8009602 <HAL_UART_IRQHandler+0x4ea>
 80095ee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80095f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80095f6:	2b00      	cmp	r3, #0
 80095f8:	d003      	beq.n	8009602 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 80095fa:	6878      	ldr	r0, [r7, #4]
 80095fc:	f000 f95d 	bl	80098ba <UART_Transmit_IT>
    return;
 8009600:	e014      	b.n	800962c <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8009602:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009606:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800960a:	2b00      	cmp	r3, #0
 800960c:	d00e      	beq.n	800962c <HAL_UART_IRQHandler+0x514>
 800960e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009612:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009616:	2b00      	cmp	r3, #0
 8009618:	d008      	beq.n	800962c <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800961a:	6878      	ldr	r0, [r7, #4]
 800961c:	f000 f99d 	bl	800995a <UART_EndTransmit_IT>
    return;
 8009620:	e004      	b.n	800962c <HAL_UART_IRQHandler+0x514>
    return;
 8009622:	bf00      	nop
 8009624:	e002      	b.n	800962c <HAL_UART_IRQHandler+0x514>
      return;
 8009626:	bf00      	nop
 8009628:	e000      	b.n	800962c <HAL_UART_IRQHandler+0x514>
      return;
 800962a:	bf00      	nop
  }
}
 800962c:	37e8      	adds	r7, #232	; 0xe8
 800962e:	46bd      	mov	sp, r7
 8009630:	bd80      	pop	{r7, pc}
 8009632:	bf00      	nop

08009634 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009634:	b480      	push	{r7}
 8009636:	b083      	sub	sp, #12
 8009638:	af00      	add	r7, sp, #0
 800963a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800963c:	bf00      	nop
 800963e:	370c      	adds	r7, #12
 8009640:	46bd      	mov	sp, r7
 8009642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009646:	4770      	bx	lr

08009648 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009648:	b480      	push	{r7}
 800964a:	b083      	sub	sp, #12
 800964c:	af00      	add	r7, sp, #0
 800964e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8009650:	bf00      	nop
 8009652:	370c      	adds	r7, #12
 8009654:	46bd      	mov	sp, r7
 8009656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800965a:	4770      	bx	lr

0800965c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800965c:	b480      	push	{r7}
 800965e:	b083      	sub	sp, #12
 8009660:	af00      	add	r7, sp, #0
 8009662:	6078      	str	r0, [r7, #4]
 8009664:	460b      	mov	r3, r1
 8009666:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009668:	bf00      	nop
 800966a:	370c      	adds	r7, #12
 800966c:	46bd      	mov	sp, r7
 800966e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009672:	4770      	bx	lr

08009674 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8009674:	b580      	push	{r7, lr}
 8009676:	b090      	sub	sp, #64	; 0x40
 8009678:	af00      	add	r7, sp, #0
 800967a:	60f8      	str	r0, [r7, #12]
 800967c:	60b9      	str	r1, [r7, #8]
 800967e:	603b      	str	r3, [r7, #0]
 8009680:	4613      	mov	r3, r2
 8009682:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009684:	e050      	b.n	8009728 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009686:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009688:	f1b3 3fff 	cmp.w	r3, #4294967295
 800968c:	d04c      	beq.n	8009728 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800968e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009690:	2b00      	cmp	r3, #0
 8009692:	d007      	beq.n	80096a4 <UART_WaitOnFlagUntilTimeout+0x30>
 8009694:	f7fa ff72 	bl	800457c <HAL_GetTick>
 8009698:	4602      	mov	r2, r0
 800969a:	683b      	ldr	r3, [r7, #0]
 800969c:	1ad3      	subs	r3, r2, r3
 800969e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80096a0:	429a      	cmp	r2, r3
 80096a2:	d241      	bcs.n	8009728 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80096a4:	68fb      	ldr	r3, [r7, #12]
 80096a6:	681b      	ldr	r3, [r3, #0]
 80096a8:	330c      	adds	r3, #12
 80096aa:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80096ae:	e853 3f00 	ldrex	r3, [r3]
 80096b2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80096b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80096b6:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80096ba:	63fb      	str	r3, [r7, #60]	; 0x3c
 80096bc:	68fb      	ldr	r3, [r7, #12]
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	330c      	adds	r3, #12
 80096c2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80096c4:	637a      	str	r2, [r7, #52]	; 0x34
 80096c6:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096c8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80096ca:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80096cc:	e841 2300 	strex	r3, r2, [r1]
 80096d0:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80096d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80096d4:	2b00      	cmp	r3, #0
 80096d6:	d1e5      	bne.n	80096a4 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80096d8:	68fb      	ldr	r3, [r7, #12]
 80096da:	681b      	ldr	r3, [r3, #0]
 80096dc:	3314      	adds	r3, #20
 80096de:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096e0:	697b      	ldr	r3, [r7, #20]
 80096e2:	e853 3f00 	ldrex	r3, [r3]
 80096e6:	613b      	str	r3, [r7, #16]
   return(result);
 80096e8:	693b      	ldr	r3, [r7, #16]
 80096ea:	f023 0301 	bic.w	r3, r3, #1
 80096ee:	63bb      	str	r3, [r7, #56]	; 0x38
 80096f0:	68fb      	ldr	r3, [r7, #12]
 80096f2:	681b      	ldr	r3, [r3, #0]
 80096f4:	3314      	adds	r3, #20
 80096f6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80096f8:	623a      	str	r2, [r7, #32]
 80096fa:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096fc:	69f9      	ldr	r1, [r7, #28]
 80096fe:	6a3a      	ldr	r2, [r7, #32]
 8009700:	e841 2300 	strex	r3, r2, [r1]
 8009704:	61bb      	str	r3, [r7, #24]
   return(result);
 8009706:	69bb      	ldr	r3, [r7, #24]
 8009708:	2b00      	cmp	r3, #0
 800970a:	d1e5      	bne.n	80096d8 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800970c:	68fb      	ldr	r3, [r7, #12]
 800970e:	2220      	movs	r2, #32
 8009710:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8009714:	68fb      	ldr	r3, [r7, #12]
 8009716:	2220      	movs	r2, #32
 8009718:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800971c:	68fb      	ldr	r3, [r7, #12]
 800971e:	2200      	movs	r2, #0
 8009720:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8009724:	2303      	movs	r3, #3
 8009726:	e00f      	b.n	8009748 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009728:	68fb      	ldr	r3, [r7, #12]
 800972a:	681b      	ldr	r3, [r3, #0]
 800972c:	681a      	ldr	r2, [r3, #0]
 800972e:	68bb      	ldr	r3, [r7, #8]
 8009730:	4013      	ands	r3, r2
 8009732:	68ba      	ldr	r2, [r7, #8]
 8009734:	429a      	cmp	r2, r3
 8009736:	bf0c      	ite	eq
 8009738:	2301      	moveq	r3, #1
 800973a:	2300      	movne	r3, #0
 800973c:	b2db      	uxtb	r3, r3
 800973e:	461a      	mov	r2, r3
 8009740:	79fb      	ldrb	r3, [r7, #7]
 8009742:	429a      	cmp	r2, r3
 8009744:	d09f      	beq.n	8009686 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8009746:	2300      	movs	r3, #0
}
 8009748:	4618      	mov	r0, r3
 800974a:	3740      	adds	r7, #64	; 0x40
 800974c:	46bd      	mov	sp, r7
 800974e:	bd80      	pop	{r7, pc}

08009750 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009750:	b480      	push	{r7}
 8009752:	b085      	sub	sp, #20
 8009754:	af00      	add	r7, sp, #0
 8009756:	60f8      	str	r0, [r7, #12]
 8009758:	60b9      	str	r1, [r7, #8]
 800975a:	4613      	mov	r3, r2
 800975c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800975e:	68fb      	ldr	r3, [r7, #12]
 8009760:	68ba      	ldr	r2, [r7, #8]
 8009762:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8009764:	68fb      	ldr	r3, [r7, #12]
 8009766:	88fa      	ldrh	r2, [r7, #6]
 8009768:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800976a:	68fb      	ldr	r3, [r7, #12]
 800976c:	88fa      	ldrh	r2, [r7, #6]
 800976e:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009770:	68fb      	ldr	r3, [r7, #12]
 8009772:	2200      	movs	r2, #0
 8009774:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009776:	68fb      	ldr	r3, [r7, #12]
 8009778:	2222      	movs	r2, #34	; 0x22
 800977a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800977e:	68fb      	ldr	r3, [r7, #12]
 8009780:	2200      	movs	r2, #0
 8009782:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8009786:	68fb      	ldr	r3, [r7, #12]
 8009788:	691b      	ldr	r3, [r3, #16]
 800978a:	2b00      	cmp	r3, #0
 800978c:	d007      	beq.n	800979e <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800978e:	68fb      	ldr	r3, [r7, #12]
 8009790:	681b      	ldr	r3, [r3, #0]
 8009792:	68da      	ldr	r2, [r3, #12]
 8009794:	68fb      	ldr	r3, [r7, #12]
 8009796:	681b      	ldr	r3, [r3, #0]
 8009798:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800979c:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800979e:	68fb      	ldr	r3, [r7, #12]
 80097a0:	681b      	ldr	r3, [r3, #0]
 80097a2:	695a      	ldr	r2, [r3, #20]
 80097a4:	68fb      	ldr	r3, [r7, #12]
 80097a6:	681b      	ldr	r3, [r3, #0]
 80097a8:	f042 0201 	orr.w	r2, r2, #1
 80097ac:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80097ae:	68fb      	ldr	r3, [r7, #12]
 80097b0:	681b      	ldr	r3, [r3, #0]
 80097b2:	68da      	ldr	r2, [r3, #12]
 80097b4:	68fb      	ldr	r3, [r7, #12]
 80097b6:	681b      	ldr	r3, [r3, #0]
 80097b8:	f042 0220 	orr.w	r2, r2, #32
 80097bc:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80097be:	2300      	movs	r3, #0
}
 80097c0:	4618      	mov	r0, r3
 80097c2:	3714      	adds	r7, #20
 80097c4:	46bd      	mov	sp, r7
 80097c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097ca:	4770      	bx	lr

080097cc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80097cc:	b480      	push	{r7}
 80097ce:	b095      	sub	sp, #84	; 0x54
 80097d0:	af00      	add	r7, sp, #0
 80097d2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	681b      	ldr	r3, [r3, #0]
 80097d8:	330c      	adds	r3, #12
 80097da:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80097de:	e853 3f00 	ldrex	r3, [r3]
 80097e2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80097e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80097e6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80097ea:	64fb      	str	r3, [r7, #76]	; 0x4c
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	681b      	ldr	r3, [r3, #0]
 80097f0:	330c      	adds	r3, #12
 80097f2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80097f4:	643a      	str	r2, [r7, #64]	; 0x40
 80097f6:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097f8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80097fa:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80097fc:	e841 2300 	strex	r3, r2, [r1]
 8009800:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8009802:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009804:	2b00      	cmp	r3, #0
 8009806:	d1e5      	bne.n	80097d4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	681b      	ldr	r3, [r3, #0]
 800980c:	3314      	adds	r3, #20
 800980e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009810:	6a3b      	ldr	r3, [r7, #32]
 8009812:	e853 3f00 	ldrex	r3, [r3]
 8009816:	61fb      	str	r3, [r7, #28]
   return(result);
 8009818:	69fb      	ldr	r3, [r7, #28]
 800981a:	f023 0301 	bic.w	r3, r3, #1
 800981e:	64bb      	str	r3, [r7, #72]	; 0x48
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	681b      	ldr	r3, [r3, #0]
 8009824:	3314      	adds	r3, #20
 8009826:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009828:	62fa      	str	r2, [r7, #44]	; 0x2c
 800982a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800982c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800982e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009830:	e841 2300 	strex	r3, r2, [r1]
 8009834:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009836:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009838:	2b00      	cmp	r3, #0
 800983a:	d1e5      	bne.n	8009808 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009840:	2b01      	cmp	r3, #1
 8009842:	d119      	bne.n	8009878 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	681b      	ldr	r3, [r3, #0]
 8009848:	330c      	adds	r3, #12
 800984a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800984c:	68fb      	ldr	r3, [r7, #12]
 800984e:	e853 3f00 	ldrex	r3, [r3]
 8009852:	60bb      	str	r3, [r7, #8]
   return(result);
 8009854:	68bb      	ldr	r3, [r7, #8]
 8009856:	f023 0310 	bic.w	r3, r3, #16
 800985a:	647b      	str	r3, [r7, #68]	; 0x44
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	681b      	ldr	r3, [r3, #0]
 8009860:	330c      	adds	r3, #12
 8009862:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009864:	61ba      	str	r2, [r7, #24]
 8009866:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009868:	6979      	ldr	r1, [r7, #20]
 800986a:	69ba      	ldr	r2, [r7, #24]
 800986c:	e841 2300 	strex	r3, r2, [r1]
 8009870:	613b      	str	r3, [r7, #16]
   return(result);
 8009872:	693b      	ldr	r3, [r7, #16]
 8009874:	2b00      	cmp	r3, #0
 8009876:	d1e5      	bne.n	8009844 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	2220      	movs	r2, #32
 800987c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	2200      	movs	r2, #0
 8009884:	631a      	str	r2, [r3, #48]	; 0x30
}
 8009886:	bf00      	nop
 8009888:	3754      	adds	r7, #84	; 0x54
 800988a:	46bd      	mov	sp, r7
 800988c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009890:	4770      	bx	lr

08009892 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009892:	b580      	push	{r7, lr}
 8009894:	b084      	sub	sp, #16
 8009896:	af00      	add	r7, sp, #0
 8009898:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800989e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80098a0:	68fb      	ldr	r3, [r7, #12]
 80098a2:	2200      	movs	r2, #0
 80098a4:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80098a6:	68fb      	ldr	r3, [r7, #12]
 80098a8:	2200      	movs	r2, #0
 80098aa:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80098ac:	68f8      	ldr	r0, [r7, #12]
 80098ae:	f7ff fecb 	bl	8009648 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80098b2:	bf00      	nop
 80098b4:	3710      	adds	r7, #16
 80098b6:	46bd      	mov	sp, r7
 80098b8:	bd80      	pop	{r7, pc}

080098ba <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80098ba:	b480      	push	{r7}
 80098bc:	b085      	sub	sp, #20
 80098be:	af00      	add	r7, sp, #0
 80098c0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80098c8:	b2db      	uxtb	r3, r3
 80098ca:	2b21      	cmp	r3, #33	; 0x21
 80098cc:	d13e      	bne.n	800994c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	689b      	ldr	r3, [r3, #8]
 80098d2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80098d6:	d114      	bne.n	8009902 <UART_Transmit_IT+0x48>
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	691b      	ldr	r3, [r3, #16]
 80098dc:	2b00      	cmp	r3, #0
 80098de:	d110      	bne.n	8009902 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	6a1b      	ldr	r3, [r3, #32]
 80098e4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80098e6:	68fb      	ldr	r3, [r7, #12]
 80098e8:	881b      	ldrh	r3, [r3, #0]
 80098ea:	461a      	mov	r2, r3
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	681b      	ldr	r3, [r3, #0]
 80098f0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80098f4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	6a1b      	ldr	r3, [r3, #32]
 80098fa:	1c9a      	adds	r2, r3, #2
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	621a      	str	r2, [r3, #32]
 8009900:	e008      	b.n	8009914 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	6a1b      	ldr	r3, [r3, #32]
 8009906:	1c59      	adds	r1, r3, #1
 8009908:	687a      	ldr	r2, [r7, #4]
 800990a:	6211      	str	r1, [r2, #32]
 800990c:	781a      	ldrb	r2, [r3, #0]
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	681b      	ldr	r3, [r3, #0]
 8009912:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009918:	b29b      	uxth	r3, r3
 800991a:	3b01      	subs	r3, #1
 800991c:	b29b      	uxth	r3, r3
 800991e:	687a      	ldr	r2, [r7, #4]
 8009920:	4619      	mov	r1, r3
 8009922:	84d1      	strh	r1, [r2, #38]	; 0x26
 8009924:	2b00      	cmp	r3, #0
 8009926:	d10f      	bne.n	8009948 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	681b      	ldr	r3, [r3, #0]
 800992c:	68da      	ldr	r2, [r3, #12]
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	681b      	ldr	r3, [r3, #0]
 8009932:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009936:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	681b      	ldr	r3, [r3, #0]
 800993c:	68da      	ldr	r2, [r3, #12]
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	681b      	ldr	r3, [r3, #0]
 8009942:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009946:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8009948:	2300      	movs	r3, #0
 800994a:	e000      	b.n	800994e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800994c:	2302      	movs	r3, #2
  }
}
 800994e:	4618      	mov	r0, r3
 8009950:	3714      	adds	r7, #20
 8009952:	46bd      	mov	sp, r7
 8009954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009958:	4770      	bx	lr

0800995a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800995a:	b580      	push	{r7, lr}
 800995c:	b082      	sub	sp, #8
 800995e:	af00      	add	r7, sp, #0
 8009960:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	681b      	ldr	r3, [r3, #0]
 8009966:	68da      	ldr	r2, [r3, #12]
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	681b      	ldr	r3, [r3, #0]
 800996c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009970:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	2220      	movs	r2, #32
 8009976:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800997a:	6878      	ldr	r0, [r7, #4]
 800997c:	f7ff fe5a 	bl	8009634 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8009980:	2300      	movs	r3, #0
}
 8009982:	4618      	mov	r0, r3
 8009984:	3708      	adds	r7, #8
 8009986:	46bd      	mov	sp, r7
 8009988:	bd80      	pop	{r7, pc}

0800998a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800998a:	b580      	push	{r7, lr}
 800998c:	b08c      	sub	sp, #48	; 0x30
 800998e:	af00      	add	r7, sp, #0
 8009990:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009998:	b2db      	uxtb	r3, r3
 800999a:	2b22      	cmp	r3, #34	; 0x22
 800999c:	f040 80ab 	bne.w	8009af6 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	689b      	ldr	r3, [r3, #8]
 80099a4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80099a8:	d117      	bne.n	80099da <UART_Receive_IT+0x50>
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	691b      	ldr	r3, [r3, #16]
 80099ae:	2b00      	cmp	r3, #0
 80099b0:	d113      	bne.n	80099da <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80099b2:	2300      	movs	r3, #0
 80099b4:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80099ba:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	681b      	ldr	r3, [r3, #0]
 80099c0:	685b      	ldr	r3, [r3, #4]
 80099c2:	b29b      	uxth	r3, r3
 80099c4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80099c8:	b29a      	uxth	r2, r3
 80099ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80099cc:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80099d2:	1c9a      	adds	r2, r3, #2
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	629a      	str	r2, [r3, #40]	; 0x28
 80099d8:	e026      	b.n	8009a28 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80099de:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80099e0:	2300      	movs	r3, #0
 80099e2:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	689b      	ldr	r3, [r3, #8]
 80099e8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80099ec:	d007      	beq.n	80099fe <UART_Receive_IT+0x74>
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	689b      	ldr	r3, [r3, #8]
 80099f2:	2b00      	cmp	r3, #0
 80099f4:	d10a      	bne.n	8009a0c <UART_Receive_IT+0x82>
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	691b      	ldr	r3, [r3, #16]
 80099fa:	2b00      	cmp	r3, #0
 80099fc:	d106      	bne.n	8009a0c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	681b      	ldr	r3, [r3, #0]
 8009a02:	685b      	ldr	r3, [r3, #4]
 8009a04:	b2da      	uxtb	r2, r3
 8009a06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009a08:	701a      	strb	r2, [r3, #0]
 8009a0a:	e008      	b.n	8009a1e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	681b      	ldr	r3, [r3, #0]
 8009a10:	685b      	ldr	r3, [r3, #4]
 8009a12:	b2db      	uxtb	r3, r3
 8009a14:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009a18:	b2da      	uxtb	r2, r3
 8009a1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009a1c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009a22:	1c5a      	adds	r2, r3, #1
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009a2c:	b29b      	uxth	r3, r3
 8009a2e:	3b01      	subs	r3, #1
 8009a30:	b29b      	uxth	r3, r3
 8009a32:	687a      	ldr	r2, [r7, #4]
 8009a34:	4619      	mov	r1, r3
 8009a36:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8009a38:	2b00      	cmp	r3, #0
 8009a3a:	d15a      	bne.n	8009af2 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	681b      	ldr	r3, [r3, #0]
 8009a40:	68da      	ldr	r2, [r3, #12]
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	681b      	ldr	r3, [r3, #0]
 8009a46:	f022 0220 	bic.w	r2, r2, #32
 8009a4a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	681b      	ldr	r3, [r3, #0]
 8009a50:	68da      	ldr	r2, [r3, #12]
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009a5a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	681b      	ldr	r3, [r3, #0]
 8009a60:	695a      	ldr	r2, [r3, #20]
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	681b      	ldr	r3, [r3, #0]
 8009a66:	f022 0201 	bic.w	r2, r2, #1
 8009a6a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	2220      	movs	r2, #32
 8009a70:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009a78:	2b01      	cmp	r3, #1
 8009a7a:	d135      	bne.n	8009ae8 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	2200      	movs	r2, #0
 8009a80:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	681b      	ldr	r3, [r3, #0]
 8009a86:	330c      	adds	r3, #12
 8009a88:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a8a:	697b      	ldr	r3, [r7, #20]
 8009a8c:	e853 3f00 	ldrex	r3, [r3]
 8009a90:	613b      	str	r3, [r7, #16]
   return(result);
 8009a92:	693b      	ldr	r3, [r7, #16]
 8009a94:	f023 0310 	bic.w	r3, r3, #16
 8009a98:	627b      	str	r3, [r7, #36]	; 0x24
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	681b      	ldr	r3, [r3, #0]
 8009a9e:	330c      	adds	r3, #12
 8009aa0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009aa2:	623a      	str	r2, [r7, #32]
 8009aa4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009aa6:	69f9      	ldr	r1, [r7, #28]
 8009aa8:	6a3a      	ldr	r2, [r7, #32]
 8009aaa:	e841 2300 	strex	r3, r2, [r1]
 8009aae:	61bb      	str	r3, [r7, #24]
   return(result);
 8009ab0:	69bb      	ldr	r3, [r7, #24]
 8009ab2:	2b00      	cmp	r3, #0
 8009ab4:	d1e5      	bne.n	8009a82 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	681b      	ldr	r3, [r3, #0]
 8009aba:	681b      	ldr	r3, [r3, #0]
 8009abc:	f003 0310 	and.w	r3, r3, #16
 8009ac0:	2b10      	cmp	r3, #16
 8009ac2:	d10a      	bne.n	8009ada <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009ac4:	2300      	movs	r3, #0
 8009ac6:	60fb      	str	r3, [r7, #12]
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	681b      	ldr	r3, [r3, #0]
 8009acc:	681b      	ldr	r3, [r3, #0]
 8009ace:	60fb      	str	r3, [r7, #12]
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	681b      	ldr	r3, [r3, #0]
 8009ad4:	685b      	ldr	r3, [r3, #4]
 8009ad6:	60fb      	str	r3, [r7, #12]
 8009ad8:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8009ade:	4619      	mov	r1, r3
 8009ae0:	6878      	ldr	r0, [r7, #4]
 8009ae2:	f7ff fdbb 	bl	800965c <HAL_UARTEx_RxEventCallback>
 8009ae6:	e002      	b.n	8009aee <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8009ae8:	6878      	ldr	r0, [r7, #4]
 8009aea:	f7f9 ff25 	bl	8003938 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8009aee:	2300      	movs	r3, #0
 8009af0:	e002      	b.n	8009af8 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8009af2:	2300      	movs	r3, #0
 8009af4:	e000      	b.n	8009af8 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8009af6:	2302      	movs	r3, #2
  }
}
 8009af8:	4618      	mov	r0, r3
 8009afa:	3730      	adds	r7, #48	; 0x30
 8009afc:	46bd      	mov	sp, r7
 8009afe:	bd80      	pop	{r7, pc}

08009b00 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009b00:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009b04:	b0c0      	sub	sp, #256	; 0x100
 8009b06:	af00      	add	r7, sp, #0
 8009b08:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009b0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009b10:	681b      	ldr	r3, [r3, #0]
 8009b12:	691b      	ldr	r3, [r3, #16]
 8009b14:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8009b18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009b1c:	68d9      	ldr	r1, [r3, #12]
 8009b1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009b22:	681a      	ldr	r2, [r3, #0]
 8009b24:	ea40 0301 	orr.w	r3, r0, r1
 8009b28:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8009b2a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009b2e:	689a      	ldr	r2, [r3, #8]
 8009b30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009b34:	691b      	ldr	r3, [r3, #16]
 8009b36:	431a      	orrs	r2, r3
 8009b38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009b3c:	695b      	ldr	r3, [r3, #20]
 8009b3e:	431a      	orrs	r2, r3
 8009b40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009b44:	69db      	ldr	r3, [r3, #28]
 8009b46:	4313      	orrs	r3, r2
 8009b48:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8009b4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009b50:	681b      	ldr	r3, [r3, #0]
 8009b52:	68db      	ldr	r3, [r3, #12]
 8009b54:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8009b58:	f021 010c 	bic.w	r1, r1, #12
 8009b5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009b60:	681a      	ldr	r2, [r3, #0]
 8009b62:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8009b66:	430b      	orrs	r3, r1
 8009b68:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8009b6a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009b6e:	681b      	ldr	r3, [r3, #0]
 8009b70:	695b      	ldr	r3, [r3, #20]
 8009b72:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8009b76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009b7a:	6999      	ldr	r1, [r3, #24]
 8009b7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009b80:	681a      	ldr	r2, [r3, #0]
 8009b82:	ea40 0301 	orr.w	r3, r0, r1
 8009b86:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009b88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009b8c:	681a      	ldr	r2, [r3, #0]
 8009b8e:	4b8f      	ldr	r3, [pc, #572]	; (8009dcc <UART_SetConfig+0x2cc>)
 8009b90:	429a      	cmp	r2, r3
 8009b92:	d005      	beq.n	8009ba0 <UART_SetConfig+0xa0>
 8009b94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009b98:	681a      	ldr	r2, [r3, #0]
 8009b9a:	4b8d      	ldr	r3, [pc, #564]	; (8009dd0 <UART_SetConfig+0x2d0>)
 8009b9c:	429a      	cmp	r2, r3
 8009b9e:	d104      	bne.n	8009baa <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009ba0:	f7fc fd34 	bl	800660c <HAL_RCC_GetPCLK2Freq>
 8009ba4:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8009ba8:	e003      	b.n	8009bb2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8009baa:	f7fc fd1b 	bl	80065e4 <HAL_RCC_GetPCLK1Freq>
 8009bae:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009bb2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009bb6:	69db      	ldr	r3, [r3, #28]
 8009bb8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009bbc:	f040 810c 	bne.w	8009dd8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009bc0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009bc4:	2200      	movs	r2, #0
 8009bc6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8009bca:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8009bce:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8009bd2:	4622      	mov	r2, r4
 8009bd4:	462b      	mov	r3, r5
 8009bd6:	1891      	adds	r1, r2, r2
 8009bd8:	65b9      	str	r1, [r7, #88]	; 0x58
 8009bda:	415b      	adcs	r3, r3
 8009bdc:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009bde:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8009be2:	4621      	mov	r1, r4
 8009be4:	eb12 0801 	adds.w	r8, r2, r1
 8009be8:	4629      	mov	r1, r5
 8009bea:	eb43 0901 	adc.w	r9, r3, r1
 8009bee:	f04f 0200 	mov.w	r2, #0
 8009bf2:	f04f 0300 	mov.w	r3, #0
 8009bf6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8009bfa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8009bfe:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8009c02:	4690      	mov	r8, r2
 8009c04:	4699      	mov	r9, r3
 8009c06:	4623      	mov	r3, r4
 8009c08:	eb18 0303 	adds.w	r3, r8, r3
 8009c0c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8009c10:	462b      	mov	r3, r5
 8009c12:	eb49 0303 	adc.w	r3, r9, r3
 8009c16:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8009c1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009c1e:	685b      	ldr	r3, [r3, #4]
 8009c20:	2200      	movs	r2, #0
 8009c22:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8009c26:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8009c2a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8009c2e:	460b      	mov	r3, r1
 8009c30:	18db      	adds	r3, r3, r3
 8009c32:	653b      	str	r3, [r7, #80]	; 0x50
 8009c34:	4613      	mov	r3, r2
 8009c36:	eb42 0303 	adc.w	r3, r2, r3
 8009c3a:	657b      	str	r3, [r7, #84]	; 0x54
 8009c3c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8009c40:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8009c44:	f7f7 f820 	bl	8000c88 <__aeabi_uldivmod>
 8009c48:	4602      	mov	r2, r0
 8009c4a:	460b      	mov	r3, r1
 8009c4c:	4b61      	ldr	r3, [pc, #388]	; (8009dd4 <UART_SetConfig+0x2d4>)
 8009c4e:	fba3 2302 	umull	r2, r3, r3, r2
 8009c52:	095b      	lsrs	r3, r3, #5
 8009c54:	011c      	lsls	r4, r3, #4
 8009c56:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009c5a:	2200      	movs	r2, #0
 8009c5c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8009c60:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8009c64:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8009c68:	4642      	mov	r2, r8
 8009c6a:	464b      	mov	r3, r9
 8009c6c:	1891      	adds	r1, r2, r2
 8009c6e:	64b9      	str	r1, [r7, #72]	; 0x48
 8009c70:	415b      	adcs	r3, r3
 8009c72:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009c74:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8009c78:	4641      	mov	r1, r8
 8009c7a:	eb12 0a01 	adds.w	sl, r2, r1
 8009c7e:	4649      	mov	r1, r9
 8009c80:	eb43 0b01 	adc.w	fp, r3, r1
 8009c84:	f04f 0200 	mov.w	r2, #0
 8009c88:	f04f 0300 	mov.w	r3, #0
 8009c8c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8009c90:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8009c94:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009c98:	4692      	mov	sl, r2
 8009c9a:	469b      	mov	fp, r3
 8009c9c:	4643      	mov	r3, r8
 8009c9e:	eb1a 0303 	adds.w	r3, sl, r3
 8009ca2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8009ca6:	464b      	mov	r3, r9
 8009ca8:	eb4b 0303 	adc.w	r3, fp, r3
 8009cac:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8009cb0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009cb4:	685b      	ldr	r3, [r3, #4]
 8009cb6:	2200      	movs	r2, #0
 8009cb8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8009cbc:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8009cc0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8009cc4:	460b      	mov	r3, r1
 8009cc6:	18db      	adds	r3, r3, r3
 8009cc8:	643b      	str	r3, [r7, #64]	; 0x40
 8009cca:	4613      	mov	r3, r2
 8009ccc:	eb42 0303 	adc.w	r3, r2, r3
 8009cd0:	647b      	str	r3, [r7, #68]	; 0x44
 8009cd2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8009cd6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8009cda:	f7f6 ffd5 	bl	8000c88 <__aeabi_uldivmod>
 8009cde:	4602      	mov	r2, r0
 8009ce0:	460b      	mov	r3, r1
 8009ce2:	4611      	mov	r1, r2
 8009ce4:	4b3b      	ldr	r3, [pc, #236]	; (8009dd4 <UART_SetConfig+0x2d4>)
 8009ce6:	fba3 2301 	umull	r2, r3, r3, r1
 8009cea:	095b      	lsrs	r3, r3, #5
 8009cec:	2264      	movs	r2, #100	; 0x64
 8009cee:	fb02 f303 	mul.w	r3, r2, r3
 8009cf2:	1acb      	subs	r3, r1, r3
 8009cf4:	00db      	lsls	r3, r3, #3
 8009cf6:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8009cfa:	4b36      	ldr	r3, [pc, #216]	; (8009dd4 <UART_SetConfig+0x2d4>)
 8009cfc:	fba3 2302 	umull	r2, r3, r3, r2
 8009d00:	095b      	lsrs	r3, r3, #5
 8009d02:	005b      	lsls	r3, r3, #1
 8009d04:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8009d08:	441c      	add	r4, r3
 8009d0a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009d0e:	2200      	movs	r2, #0
 8009d10:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8009d14:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8009d18:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8009d1c:	4642      	mov	r2, r8
 8009d1e:	464b      	mov	r3, r9
 8009d20:	1891      	adds	r1, r2, r2
 8009d22:	63b9      	str	r1, [r7, #56]	; 0x38
 8009d24:	415b      	adcs	r3, r3
 8009d26:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009d28:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8009d2c:	4641      	mov	r1, r8
 8009d2e:	1851      	adds	r1, r2, r1
 8009d30:	6339      	str	r1, [r7, #48]	; 0x30
 8009d32:	4649      	mov	r1, r9
 8009d34:	414b      	adcs	r3, r1
 8009d36:	637b      	str	r3, [r7, #52]	; 0x34
 8009d38:	f04f 0200 	mov.w	r2, #0
 8009d3c:	f04f 0300 	mov.w	r3, #0
 8009d40:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8009d44:	4659      	mov	r1, fp
 8009d46:	00cb      	lsls	r3, r1, #3
 8009d48:	4651      	mov	r1, sl
 8009d4a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009d4e:	4651      	mov	r1, sl
 8009d50:	00ca      	lsls	r2, r1, #3
 8009d52:	4610      	mov	r0, r2
 8009d54:	4619      	mov	r1, r3
 8009d56:	4603      	mov	r3, r0
 8009d58:	4642      	mov	r2, r8
 8009d5a:	189b      	adds	r3, r3, r2
 8009d5c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8009d60:	464b      	mov	r3, r9
 8009d62:	460a      	mov	r2, r1
 8009d64:	eb42 0303 	adc.w	r3, r2, r3
 8009d68:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8009d6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009d70:	685b      	ldr	r3, [r3, #4]
 8009d72:	2200      	movs	r2, #0
 8009d74:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8009d78:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8009d7c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8009d80:	460b      	mov	r3, r1
 8009d82:	18db      	adds	r3, r3, r3
 8009d84:	62bb      	str	r3, [r7, #40]	; 0x28
 8009d86:	4613      	mov	r3, r2
 8009d88:	eb42 0303 	adc.w	r3, r2, r3
 8009d8c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009d8e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009d92:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8009d96:	f7f6 ff77 	bl	8000c88 <__aeabi_uldivmod>
 8009d9a:	4602      	mov	r2, r0
 8009d9c:	460b      	mov	r3, r1
 8009d9e:	4b0d      	ldr	r3, [pc, #52]	; (8009dd4 <UART_SetConfig+0x2d4>)
 8009da0:	fba3 1302 	umull	r1, r3, r3, r2
 8009da4:	095b      	lsrs	r3, r3, #5
 8009da6:	2164      	movs	r1, #100	; 0x64
 8009da8:	fb01 f303 	mul.w	r3, r1, r3
 8009dac:	1ad3      	subs	r3, r2, r3
 8009dae:	00db      	lsls	r3, r3, #3
 8009db0:	3332      	adds	r3, #50	; 0x32
 8009db2:	4a08      	ldr	r2, [pc, #32]	; (8009dd4 <UART_SetConfig+0x2d4>)
 8009db4:	fba2 2303 	umull	r2, r3, r2, r3
 8009db8:	095b      	lsrs	r3, r3, #5
 8009dba:	f003 0207 	and.w	r2, r3, #7
 8009dbe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009dc2:	681b      	ldr	r3, [r3, #0]
 8009dc4:	4422      	add	r2, r4
 8009dc6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8009dc8:	e105      	b.n	8009fd6 <UART_SetConfig+0x4d6>
 8009dca:	bf00      	nop
 8009dcc:	40011000 	.word	0x40011000
 8009dd0:	40011400 	.word	0x40011400
 8009dd4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009dd8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009ddc:	2200      	movs	r2, #0
 8009dde:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8009de2:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8009de6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8009dea:	4642      	mov	r2, r8
 8009dec:	464b      	mov	r3, r9
 8009dee:	1891      	adds	r1, r2, r2
 8009df0:	6239      	str	r1, [r7, #32]
 8009df2:	415b      	adcs	r3, r3
 8009df4:	627b      	str	r3, [r7, #36]	; 0x24
 8009df6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8009dfa:	4641      	mov	r1, r8
 8009dfc:	1854      	adds	r4, r2, r1
 8009dfe:	4649      	mov	r1, r9
 8009e00:	eb43 0501 	adc.w	r5, r3, r1
 8009e04:	f04f 0200 	mov.w	r2, #0
 8009e08:	f04f 0300 	mov.w	r3, #0
 8009e0c:	00eb      	lsls	r3, r5, #3
 8009e0e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8009e12:	00e2      	lsls	r2, r4, #3
 8009e14:	4614      	mov	r4, r2
 8009e16:	461d      	mov	r5, r3
 8009e18:	4643      	mov	r3, r8
 8009e1a:	18e3      	adds	r3, r4, r3
 8009e1c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8009e20:	464b      	mov	r3, r9
 8009e22:	eb45 0303 	adc.w	r3, r5, r3
 8009e26:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8009e2a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009e2e:	685b      	ldr	r3, [r3, #4]
 8009e30:	2200      	movs	r2, #0
 8009e32:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8009e36:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8009e3a:	f04f 0200 	mov.w	r2, #0
 8009e3e:	f04f 0300 	mov.w	r3, #0
 8009e42:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8009e46:	4629      	mov	r1, r5
 8009e48:	008b      	lsls	r3, r1, #2
 8009e4a:	4621      	mov	r1, r4
 8009e4c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009e50:	4621      	mov	r1, r4
 8009e52:	008a      	lsls	r2, r1, #2
 8009e54:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8009e58:	f7f6 ff16 	bl	8000c88 <__aeabi_uldivmod>
 8009e5c:	4602      	mov	r2, r0
 8009e5e:	460b      	mov	r3, r1
 8009e60:	4b60      	ldr	r3, [pc, #384]	; (8009fe4 <UART_SetConfig+0x4e4>)
 8009e62:	fba3 2302 	umull	r2, r3, r3, r2
 8009e66:	095b      	lsrs	r3, r3, #5
 8009e68:	011c      	lsls	r4, r3, #4
 8009e6a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009e6e:	2200      	movs	r2, #0
 8009e70:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8009e74:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8009e78:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8009e7c:	4642      	mov	r2, r8
 8009e7e:	464b      	mov	r3, r9
 8009e80:	1891      	adds	r1, r2, r2
 8009e82:	61b9      	str	r1, [r7, #24]
 8009e84:	415b      	adcs	r3, r3
 8009e86:	61fb      	str	r3, [r7, #28]
 8009e88:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009e8c:	4641      	mov	r1, r8
 8009e8e:	1851      	adds	r1, r2, r1
 8009e90:	6139      	str	r1, [r7, #16]
 8009e92:	4649      	mov	r1, r9
 8009e94:	414b      	adcs	r3, r1
 8009e96:	617b      	str	r3, [r7, #20]
 8009e98:	f04f 0200 	mov.w	r2, #0
 8009e9c:	f04f 0300 	mov.w	r3, #0
 8009ea0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8009ea4:	4659      	mov	r1, fp
 8009ea6:	00cb      	lsls	r3, r1, #3
 8009ea8:	4651      	mov	r1, sl
 8009eaa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009eae:	4651      	mov	r1, sl
 8009eb0:	00ca      	lsls	r2, r1, #3
 8009eb2:	4610      	mov	r0, r2
 8009eb4:	4619      	mov	r1, r3
 8009eb6:	4603      	mov	r3, r0
 8009eb8:	4642      	mov	r2, r8
 8009eba:	189b      	adds	r3, r3, r2
 8009ebc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8009ec0:	464b      	mov	r3, r9
 8009ec2:	460a      	mov	r2, r1
 8009ec4:	eb42 0303 	adc.w	r3, r2, r3
 8009ec8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8009ecc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009ed0:	685b      	ldr	r3, [r3, #4]
 8009ed2:	2200      	movs	r2, #0
 8009ed4:	67bb      	str	r3, [r7, #120]	; 0x78
 8009ed6:	67fa      	str	r2, [r7, #124]	; 0x7c
 8009ed8:	f04f 0200 	mov.w	r2, #0
 8009edc:	f04f 0300 	mov.w	r3, #0
 8009ee0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8009ee4:	4649      	mov	r1, r9
 8009ee6:	008b      	lsls	r3, r1, #2
 8009ee8:	4641      	mov	r1, r8
 8009eea:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009eee:	4641      	mov	r1, r8
 8009ef0:	008a      	lsls	r2, r1, #2
 8009ef2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8009ef6:	f7f6 fec7 	bl	8000c88 <__aeabi_uldivmod>
 8009efa:	4602      	mov	r2, r0
 8009efc:	460b      	mov	r3, r1
 8009efe:	4b39      	ldr	r3, [pc, #228]	; (8009fe4 <UART_SetConfig+0x4e4>)
 8009f00:	fba3 1302 	umull	r1, r3, r3, r2
 8009f04:	095b      	lsrs	r3, r3, #5
 8009f06:	2164      	movs	r1, #100	; 0x64
 8009f08:	fb01 f303 	mul.w	r3, r1, r3
 8009f0c:	1ad3      	subs	r3, r2, r3
 8009f0e:	011b      	lsls	r3, r3, #4
 8009f10:	3332      	adds	r3, #50	; 0x32
 8009f12:	4a34      	ldr	r2, [pc, #208]	; (8009fe4 <UART_SetConfig+0x4e4>)
 8009f14:	fba2 2303 	umull	r2, r3, r2, r3
 8009f18:	095b      	lsrs	r3, r3, #5
 8009f1a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009f1e:	441c      	add	r4, r3
 8009f20:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009f24:	2200      	movs	r2, #0
 8009f26:	673b      	str	r3, [r7, #112]	; 0x70
 8009f28:	677a      	str	r2, [r7, #116]	; 0x74
 8009f2a:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8009f2e:	4642      	mov	r2, r8
 8009f30:	464b      	mov	r3, r9
 8009f32:	1891      	adds	r1, r2, r2
 8009f34:	60b9      	str	r1, [r7, #8]
 8009f36:	415b      	adcs	r3, r3
 8009f38:	60fb      	str	r3, [r7, #12]
 8009f3a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009f3e:	4641      	mov	r1, r8
 8009f40:	1851      	adds	r1, r2, r1
 8009f42:	6039      	str	r1, [r7, #0]
 8009f44:	4649      	mov	r1, r9
 8009f46:	414b      	adcs	r3, r1
 8009f48:	607b      	str	r3, [r7, #4]
 8009f4a:	f04f 0200 	mov.w	r2, #0
 8009f4e:	f04f 0300 	mov.w	r3, #0
 8009f52:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8009f56:	4659      	mov	r1, fp
 8009f58:	00cb      	lsls	r3, r1, #3
 8009f5a:	4651      	mov	r1, sl
 8009f5c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009f60:	4651      	mov	r1, sl
 8009f62:	00ca      	lsls	r2, r1, #3
 8009f64:	4610      	mov	r0, r2
 8009f66:	4619      	mov	r1, r3
 8009f68:	4603      	mov	r3, r0
 8009f6a:	4642      	mov	r2, r8
 8009f6c:	189b      	adds	r3, r3, r2
 8009f6e:	66bb      	str	r3, [r7, #104]	; 0x68
 8009f70:	464b      	mov	r3, r9
 8009f72:	460a      	mov	r2, r1
 8009f74:	eb42 0303 	adc.w	r3, r2, r3
 8009f78:	66fb      	str	r3, [r7, #108]	; 0x6c
 8009f7a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009f7e:	685b      	ldr	r3, [r3, #4]
 8009f80:	2200      	movs	r2, #0
 8009f82:	663b      	str	r3, [r7, #96]	; 0x60
 8009f84:	667a      	str	r2, [r7, #100]	; 0x64
 8009f86:	f04f 0200 	mov.w	r2, #0
 8009f8a:	f04f 0300 	mov.w	r3, #0
 8009f8e:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8009f92:	4649      	mov	r1, r9
 8009f94:	008b      	lsls	r3, r1, #2
 8009f96:	4641      	mov	r1, r8
 8009f98:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009f9c:	4641      	mov	r1, r8
 8009f9e:	008a      	lsls	r2, r1, #2
 8009fa0:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8009fa4:	f7f6 fe70 	bl	8000c88 <__aeabi_uldivmod>
 8009fa8:	4602      	mov	r2, r0
 8009faa:	460b      	mov	r3, r1
 8009fac:	4b0d      	ldr	r3, [pc, #52]	; (8009fe4 <UART_SetConfig+0x4e4>)
 8009fae:	fba3 1302 	umull	r1, r3, r3, r2
 8009fb2:	095b      	lsrs	r3, r3, #5
 8009fb4:	2164      	movs	r1, #100	; 0x64
 8009fb6:	fb01 f303 	mul.w	r3, r1, r3
 8009fba:	1ad3      	subs	r3, r2, r3
 8009fbc:	011b      	lsls	r3, r3, #4
 8009fbe:	3332      	adds	r3, #50	; 0x32
 8009fc0:	4a08      	ldr	r2, [pc, #32]	; (8009fe4 <UART_SetConfig+0x4e4>)
 8009fc2:	fba2 2303 	umull	r2, r3, r2, r3
 8009fc6:	095b      	lsrs	r3, r3, #5
 8009fc8:	f003 020f 	and.w	r2, r3, #15
 8009fcc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009fd0:	681b      	ldr	r3, [r3, #0]
 8009fd2:	4422      	add	r2, r4
 8009fd4:	609a      	str	r2, [r3, #8]
}
 8009fd6:	bf00      	nop
 8009fd8:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8009fdc:	46bd      	mov	sp, r7
 8009fde:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009fe2:	bf00      	nop
 8009fe4:	51eb851f 	.word	0x51eb851f

08009fe8 <__errno>:
 8009fe8:	4b01      	ldr	r3, [pc, #4]	; (8009ff0 <__errno+0x8>)
 8009fea:	6818      	ldr	r0, [r3, #0]
 8009fec:	4770      	bx	lr
 8009fee:	bf00      	nop
 8009ff0:	20000060 	.word	0x20000060

08009ff4 <__libc_init_array>:
 8009ff4:	b570      	push	{r4, r5, r6, lr}
 8009ff6:	4d0d      	ldr	r5, [pc, #52]	; (800a02c <__libc_init_array+0x38>)
 8009ff8:	4c0d      	ldr	r4, [pc, #52]	; (800a030 <__libc_init_array+0x3c>)
 8009ffa:	1b64      	subs	r4, r4, r5
 8009ffc:	10a4      	asrs	r4, r4, #2
 8009ffe:	2600      	movs	r6, #0
 800a000:	42a6      	cmp	r6, r4
 800a002:	d109      	bne.n	800a018 <__libc_init_array+0x24>
 800a004:	4d0b      	ldr	r5, [pc, #44]	; (800a034 <__libc_init_array+0x40>)
 800a006:	4c0c      	ldr	r4, [pc, #48]	; (800a038 <__libc_init_array+0x44>)
 800a008:	f004 f950 	bl	800e2ac <_init>
 800a00c:	1b64      	subs	r4, r4, r5
 800a00e:	10a4      	asrs	r4, r4, #2
 800a010:	2600      	movs	r6, #0
 800a012:	42a6      	cmp	r6, r4
 800a014:	d105      	bne.n	800a022 <__libc_init_array+0x2e>
 800a016:	bd70      	pop	{r4, r5, r6, pc}
 800a018:	f855 3b04 	ldr.w	r3, [r5], #4
 800a01c:	4798      	blx	r3
 800a01e:	3601      	adds	r6, #1
 800a020:	e7ee      	b.n	800a000 <__libc_init_array+0xc>
 800a022:	f855 3b04 	ldr.w	r3, [r5], #4
 800a026:	4798      	blx	r3
 800a028:	3601      	adds	r6, #1
 800a02a:	e7f2      	b.n	800a012 <__libc_init_array+0x1e>
 800a02c:	0800e980 	.word	0x0800e980
 800a030:	0800e980 	.word	0x0800e980
 800a034:	0800e980 	.word	0x0800e980
 800a038:	0800e984 	.word	0x0800e984

0800a03c <memset>:
 800a03c:	4402      	add	r2, r0
 800a03e:	4603      	mov	r3, r0
 800a040:	4293      	cmp	r3, r2
 800a042:	d100      	bne.n	800a046 <memset+0xa>
 800a044:	4770      	bx	lr
 800a046:	f803 1b01 	strb.w	r1, [r3], #1
 800a04a:	e7f9      	b.n	800a040 <memset+0x4>

0800a04c <__cvt>:
 800a04c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a050:	ec55 4b10 	vmov	r4, r5, d0
 800a054:	2d00      	cmp	r5, #0
 800a056:	460e      	mov	r6, r1
 800a058:	4619      	mov	r1, r3
 800a05a:	462b      	mov	r3, r5
 800a05c:	bfbb      	ittet	lt
 800a05e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800a062:	461d      	movlt	r5, r3
 800a064:	2300      	movge	r3, #0
 800a066:	232d      	movlt	r3, #45	; 0x2d
 800a068:	700b      	strb	r3, [r1, #0]
 800a06a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a06c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800a070:	4691      	mov	r9, r2
 800a072:	f023 0820 	bic.w	r8, r3, #32
 800a076:	bfbc      	itt	lt
 800a078:	4622      	movlt	r2, r4
 800a07a:	4614      	movlt	r4, r2
 800a07c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800a080:	d005      	beq.n	800a08e <__cvt+0x42>
 800a082:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800a086:	d100      	bne.n	800a08a <__cvt+0x3e>
 800a088:	3601      	adds	r6, #1
 800a08a:	2102      	movs	r1, #2
 800a08c:	e000      	b.n	800a090 <__cvt+0x44>
 800a08e:	2103      	movs	r1, #3
 800a090:	ab03      	add	r3, sp, #12
 800a092:	9301      	str	r3, [sp, #4]
 800a094:	ab02      	add	r3, sp, #8
 800a096:	9300      	str	r3, [sp, #0]
 800a098:	ec45 4b10 	vmov	d0, r4, r5
 800a09c:	4653      	mov	r3, sl
 800a09e:	4632      	mov	r2, r6
 800a0a0:	f000 fcea 	bl	800aa78 <_dtoa_r>
 800a0a4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800a0a8:	4607      	mov	r7, r0
 800a0aa:	d102      	bne.n	800a0b2 <__cvt+0x66>
 800a0ac:	f019 0f01 	tst.w	r9, #1
 800a0b0:	d022      	beq.n	800a0f8 <__cvt+0xac>
 800a0b2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800a0b6:	eb07 0906 	add.w	r9, r7, r6
 800a0ba:	d110      	bne.n	800a0de <__cvt+0x92>
 800a0bc:	783b      	ldrb	r3, [r7, #0]
 800a0be:	2b30      	cmp	r3, #48	; 0x30
 800a0c0:	d10a      	bne.n	800a0d8 <__cvt+0x8c>
 800a0c2:	2200      	movs	r2, #0
 800a0c4:	2300      	movs	r3, #0
 800a0c6:	4620      	mov	r0, r4
 800a0c8:	4629      	mov	r1, r5
 800a0ca:	f7f6 fd1d 	bl	8000b08 <__aeabi_dcmpeq>
 800a0ce:	b918      	cbnz	r0, 800a0d8 <__cvt+0x8c>
 800a0d0:	f1c6 0601 	rsb	r6, r6, #1
 800a0d4:	f8ca 6000 	str.w	r6, [sl]
 800a0d8:	f8da 3000 	ldr.w	r3, [sl]
 800a0dc:	4499      	add	r9, r3
 800a0de:	2200      	movs	r2, #0
 800a0e0:	2300      	movs	r3, #0
 800a0e2:	4620      	mov	r0, r4
 800a0e4:	4629      	mov	r1, r5
 800a0e6:	f7f6 fd0f 	bl	8000b08 <__aeabi_dcmpeq>
 800a0ea:	b108      	cbz	r0, 800a0f0 <__cvt+0xa4>
 800a0ec:	f8cd 900c 	str.w	r9, [sp, #12]
 800a0f0:	2230      	movs	r2, #48	; 0x30
 800a0f2:	9b03      	ldr	r3, [sp, #12]
 800a0f4:	454b      	cmp	r3, r9
 800a0f6:	d307      	bcc.n	800a108 <__cvt+0xbc>
 800a0f8:	9b03      	ldr	r3, [sp, #12]
 800a0fa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a0fc:	1bdb      	subs	r3, r3, r7
 800a0fe:	4638      	mov	r0, r7
 800a100:	6013      	str	r3, [r2, #0]
 800a102:	b004      	add	sp, #16
 800a104:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a108:	1c59      	adds	r1, r3, #1
 800a10a:	9103      	str	r1, [sp, #12]
 800a10c:	701a      	strb	r2, [r3, #0]
 800a10e:	e7f0      	b.n	800a0f2 <__cvt+0xa6>

0800a110 <__exponent>:
 800a110:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a112:	4603      	mov	r3, r0
 800a114:	2900      	cmp	r1, #0
 800a116:	bfb8      	it	lt
 800a118:	4249      	neglt	r1, r1
 800a11a:	f803 2b02 	strb.w	r2, [r3], #2
 800a11e:	bfb4      	ite	lt
 800a120:	222d      	movlt	r2, #45	; 0x2d
 800a122:	222b      	movge	r2, #43	; 0x2b
 800a124:	2909      	cmp	r1, #9
 800a126:	7042      	strb	r2, [r0, #1]
 800a128:	dd2a      	ble.n	800a180 <__exponent+0x70>
 800a12a:	f10d 0407 	add.w	r4, sp, #7
 800a12e:	46a4      	mov	ip, r4
 800a130:	270a      	movs	r7, #10
 800a132:	46a6      	mov	lr, r4
 800a134:	460a      	mov	r2, r1
 800a136:	fb91 f6f7 	sdiv	r6, r1, r7
 800a13a:	fb07 1516 	mls	r5, r7, r6, r1
 800a13e:	3530      	adds	r5, #48	; 0x30
 800a140:	2a63      	cmp	r2, #99	; 0x63
 800a142:	f104 34ff 	add.w	r4, r4, #4294967295
 800a146:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800a14a:	4631      	mov	r1, r6
 800a14c:	dcf1      	bgt.n	800a132 <__exponent+0x22>
 800a14e:	3130      	adds	r1, #48	; 0x30
 800a150:	f1ae 0502 	sub.w	r5, lr, #2
 800a154:	f804 1c01 	strb.w	r1, [r4, #-1]
 800a158:	1c44      	adds	r4, r0, #1
 800a15a:	4629      	mov	r1, r5
 800a15c:	4561      	cmp	r1, ip
 800a15e:	d30a      	bcc.n	800a176 <__exponent+0x66>
 800a160:	f10d 0209 	add.w	r2, sp, #9
 800a164:	eba2 020e 	sub.w	r2, r2, lr
 800a168:	4565      	cmp	r5, ip
 800a16a:	bf88      	it	hi
 800a16c:	2200      	movhi	r2, #0
 800a16e:	4413      	add	r3, r2
 800a170:	1a18      	subs	r0, r3, r0
 800a172:	b003      	add	sp, #12
 800a174:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a176:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a17a:	f804 2f01 	strb.w	r2, [r4, #1]!
 800a17e:	e7ed      	b.n	800a15c <__exponent+0x4c>
 800a180:	2330      	movs	r3, #48	; 0x30
 800a182:	3130      	adds	r1, #48	; 0x30
 800a184:	7083      	strb	r3, [r0, #2]
 800a186:	70c1      	strb	r1, [r0, #3]
 800a188:	1d03      	adds	r3, r0, #4
 800a18a:	e7f1      	b.n	800a170 <__exponent+0x60>

0800a18c <_printf_float>:
 800a18c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a190:	ed2d 8b02 	vpush	{d8}
 800a194:	b08d      	sub	sp, #52	; 0x34
 800a196:	460c      	mov	r4, r1
 800a198:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800a19c:	4616      	mov	r6, r2
 800a19e:	461f      	mov	r7, r3
 800a1a0:	4605      	mov	r5, r0
 800a1a2:	f001 fa57 	bl	800b654 <_localeconv_r>
 800a1a6:	f8d0 a000 	ldr.w	sl, [r0]
 800a1aa:	4650      	mov	r0, sl
 800a1ac:	f7f6 f830 	bl	8000210 <strlen>
 800a1b0:	2300      	movs	r3, #0
 800a1b2:	930a      	str	r3, [sp, #40]	; 0x28
 800a1b4:	6823      	ldr	r3, [r4, #0]
 800a1b6:	9305      	str	r3, [sp, #20]
 800a1b8:	f8d8 3000 	ldr.w	r3, [r8]
 800a1bc:	f894 b018 	ldrb.w	fp, [r4, #24]
 800a1c0:	3307      	adds	r3, #7
 800a1c2:	f023 0307 	bic.w	r3, r3, #7
 800a1c6:	f103 0208 	add.w	r2, r3, #8
 800a1ca:	f8c8 2000 	str.w	r2, [r8]
 800a1ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1d2:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800a1d6:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800a1da:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800a1de:	9307      	str	r3, [sp, #28]
 800a1e0:	f8cd 8018 	str.w	r8, [sp, #24]
 800a1e4:	ee08 0a10 	vmov	s16, r0
 800a1e8:	4b9f      	ldr	r3, [pc, #636]	; (800a468 <_printf_float+0x2dc>)
 800a1ea:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a1ee:	f04f 32ff 	mov.w	r2, #4294967295
 800a1f2:	f7f6 fcbb 	bl	8000b6c <__aeabi_dcmpun>
 800a1f6:	bb88      	cbnz	r0, 800a25c <_printf_float+0xd0>
 800a1f8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a1fc:	4b9a      	ldr	r3, [pc, #616]	; (800a468 <_printf_float+0x2dc>)
 800a1fe:	f04f 32ff 	mov.w	r2, #4294967295
 800a202:	f7f6 fc95 	bl	8000b30 <__aeabi_dcmple>
 800a206:	bb48      	cbnz	r0, 800a25c <_printf_float+0xd0>
 800a208:	2200      	movs	r2, #0
 800a20a:	2300      	movs	r3, #0
 800a20c:	4640      	mov	r0, r8
 800a20e:	4649      	mov	r1, r9
 800a210:	f7f6 fc84 	bl	8000b1c <__aeabi_dcmplt>
 800a214:	b110      	cbz	r0, 800a21c <_printf_float+0x90>
 800a216:	232d      	movs	r3, #45	; 0x2d
 800a218:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a21c:	4b93      	ldr	r3, [pc, #588]	; (800a46c <_printf_float+0x2e0>)
 800a21e:	4894      	ldr	r0, [pc, #592]	; (800a470 <_printf_float+0x2e4>)
 800a220:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800a224:	bf94      	ite	ls
 800a226:	4698      	movls	r8, r3
 800a228:	4680      	movhi	r8, r0
 800a22a:	2303      	movs	r3, #3
 800a22c:	6123      	str	r3, [r4, #16]
 800a22e:	9b05      	ldr	r3, [sp, #20]
 800a230:	f023 0204 	bic.w	r2, r3, #4
 800a234:	6022      	str	r2, [r4, #0]
 800a236:	f04f 0900 	mov.w	r9, #0
 800a23a:	9700      	str	r7, [sp, #0]
 800a23c:	4633      	mov	r3, r6
 800a23e:	aa0b      	add	r2, sp, #44	; 0x2c
 800a240:	4621      	mov	r1, r4
 800a242:	4628      	mov	r0, r5
 800a244:	f000 f9d8 	bl	800a5f8 <_printf_common>
 800a248:	3001      	adds	r0, #1
 800a24a:	f040 8090 	bne.w	800a36e <_printf_float+0x1e2>
 800a24e:	f04f 30ff 	mov.w	r0, #4294967295
 800a252:	b00d      	add	sp, #52	; 0x34
 800a254:	ecbd 8b02 	vpop	{d8}
 800a258:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a25c:	4642      	mov	r2, r8
 800a25e:	464b      	mov	r3, r9
 800a260:	4640      	mov	r0, r8
 800a262:	4649      	mov	r1, r9
 800a264:	f7f6 fc82 	bl	8000b6c <__aeabi_dcmpun>
 800a268:	b140      	cbz	r0, 800a27c <_printf_float+0xf0>
 800a26a:	464b      	mov	r3, r9
 800a26c:	2b00      	cmp	r3, #0
 800a26e:	bfbc      	itt	lt
 800a270:	232d      	movlt	r3, #45	; 0x2d
 800a272:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800a276:	487f      	ldr	r0, [pc, #508]	; (800a474 <_printf_float+0x2e8>)
 800a278:	4b7f      	ldr	r3, [pc, #508]	; (800a478 <_printf_float+0x2ec>)
 800a27a:	e7d1      	b.n	800a220 <_printf_float+0x94>
 800a27c:	6863      	ldr	r3, [r4, #4]
 800a27e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800a282:	9206      	str	r2, [sp, #24]
 800a284:	1c5a      	adds	r2, r3, #1
 800a286:	d13f      	bne.n	800a308 <_printf_float+0x17c>
 800a288:	2306      	movs	r3, #6
 800a28a:	6063      	str	r3, [r4, #4]
 800a28c:	9b05      	ldr	r3, [sp, #20]
 800a28e:	6861      	ldr	r1, [r4, #4]
 800a290:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800a294:	2300      	movs	r3, #0
 800a296:	9303      	str	r3, [sp, #12]
 800a298:	ab0a      	add	r3, sp, #40	; 0x28
 800a29a:	e9cd b301 	strd	fp, r3, [sp, #4]
 800a29e:	ab09      	add	r3, sp, #36	; 0x24
 800a2a0:	ec49 8b10 	vmov	d0, r8, r9
 800a2a4:	9300      	str	r3, [sp, #0]
 800a2a6:	6022      	str	r2, [r4, #0]
 800a2a8:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800a2ac:	4628      	mov	r0, r5
 800a2ae:	f7ff fecd 	bl	800a04c <__cvt>
 800a2b2:	9b06      	ldr	r3, [sp, #24]
 800a2b4:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a2b6:	2b47      	cmp	r3, #71	; 0x47
 800a2b8:	4680      	mov	r8, r0
 800a2ba:	d108      	bne.n	800a2ce <_printf_float+0x142>
 800a2bc:	1cc8      	adds	r0, r1, #3
 800a2be:	db02      	blt.n	800a2c6 <_printf_float+0x13a>
 800a2c0:	6863      	ldr	r3, [r4, #4]
 800a2c2:	4299      	cmp	r1, r3
 800a2c4:	dd41      	ble.n	800a34a <_printf_float+0x1be>
 800a2c6:	f1ab 0b02 	sub.w	fp, fp, #2
 800a2ca:	fa5f fb8b 	uxtb.w	fp, fp
 800a2ce:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800a2d2:	d820      	bhi.n	800a316 <_printf_float+0x18a>
 800a2d4:	3901      	subs	r1, #1
 800a2d6:	465a      	mov	r2, fp
 800a2d8:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800a2dc:	9109      	str	r1, [sp, #36]	; 0x24
 800a2de:	f7ff ff17 	bl	800a110 <__exponent>
 800a2e2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a2e4:	1813      	adds	r3, r2, r0
 800a2e6:	2a01      	cmp	r2, #1
 800a2e8:	4681      	mov	r9, r0
 800a2ea:	6123      	str	r3, [r4, #16]
 800a2ec:	dc02      	bgt.n	800a2f4 <_printf_float+0x168>
 800a2ee:	6822      	ldr	r2, [r4, #0]
 800a2f0:	07d2      	lsls	r2, r2, #31
 800a2f2:	d501      	bpl.n	800a2f8 <_printf_float+0x16c>
 800a2f4:	3301      	adds	r3, #1
 800a2f6:	6123      	str	r3, [r4, #16]
 800a2f8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800a2fc:	2b00      	cmp	r3, #0
 800a2fe:	d09c      	beq.n	800a23a <_printf_float+0xae>
 800a300:	232d      	movs	r3, #45	; 0x2d
 800a302:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a306:	e798      	b.n	800a23a <_printf_float+0xae>
 800a308:	9a06      	ldr	r2, [sp, #24]
 800a30a:	2a47      	cmp	r2, #71	; 0x47
 800a30c:	d1be      	bne.n	800a28c <_printf_float+0x100>
 800a30e:	2b00      	cmp	r3, #0
 800a310:	d1bc      	bne.n	800a28c <_printf_float+0x100>
 800a312:	2301      	movs	r3, #1
 800a314:	e7b9      	b.n	800a28a <_printf_float+0xfe>
 800a316:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800a31a:	d118      	bne.n	800a34e <_printf_float+0x1c2>
 800a31c:	2900      	cmp	r1, #0
 800a31e:	6863      	ldr	r3, [r4, #4]
 800a320:	dd0b      	ble.n	800a33a <_printf_float+0x1ae>
 800a322:	6121      	str	r1, [r4, #16]
 800a324:	b913      	cbnz	r3, 800a32c <_printf_float+0x1a0>
 800a326:	6822      	ldr	r2, [r4, #0]
 800a328:	07d0      	lsls	r0, r2, #31
 800a32a:	d502      	bpl.n	800a332 <_printf_float+0x1a6>
 800a32c:	3301      	adds	r3, #1
 800a32e:	440b      	add	r3, r1
 800a330:	6123      	str	r3, [r4, #16]
 800a332:	65a1      	str	r1, [r4, #88]	; 0x58
 800a334:	f04f 0900 	mov.w	r9, #0
 800a338:	e7de      	b.n	800a2f8 <_printf_float+0x16c>
 800a33a:	b913      	cbnz	r3, 800a342 <_printf_float+0x1b6>
 800a33c:	6822      	ldr	r2, [r4, #0]
 800a33e:	07d2      	lsls	r2, r2, #31
 800a340:	d501      	bpl.n	800a346 <_printf_float+0x1ba>
 800a342:	3302      	adds	r3, #2
 800a344:	e7f4      	b.n	800a330 <_printf_float+0x1a4>
 800a346:	2301      	movs	r3, #1
 800a348:	e7f2      	b.n	800a330 <_printf_float+0x1a4>
 800a34a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800a34e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a350:	4299      	cmp	r1, r3
 800a352:	db05      	blt.n	800a360 <_printf_float+0x1d4>
 800a354:	6823      	ldr	r3, [r4, #0]
 800a356:	6121      	str	r1, [r4, #16]
 800a358:	07d8      	lsls	r0, r3, #31
 800a35a:	d5ea      	bpl.n	800a332 <_printf_float+0x1a6>
 800a35c:	1c4b      	adds	r3, r1, #1
 800a35e:	e7e7      	b.n	800a330 <_printf_float+0x1a4>
 800a360:	2900      	cmp	r1, #0
 800a362:	bfd4      	ite	le
 800a364:	f1c1 0202 	rsble	r2, r1, #2
 800a368:	2201      	movgt	r2, #1
 800a36a:	4413      	add	r3, r2
 800a36c:	e7e0      	b.n	800a330 <_printf_float+0x1a4>
 800a36e:	6823      	ldr	r3, [r4, #0]
 800a370:	055a      	lsls	r2, r3, #21
 800a372:	d407      	bmi.n	800a384 <_printf_float+0x1f8>
 800a374:	6923      	ldr	r3, [r4, #16]
 800a376:	4642      	mov	r2, r8
 800a378:	4631      	mov	r1, r6
 800a37a:	4628      	mov	r0, r5
 800a37c:	47b8      	blx	r7
 800a37e:	3001      	adds	r0, #1
 800a380:	d12c      	bne.n	800a3dc <_printf_float+0x250>
 800a382:	e764      	b.n	800a24e <_printf_float+0xc2>
 800a384:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800a388:	f240 80e0 	bls.w	800a54c <_printf_float+0x3c0>
 800a38c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a390:	2200      	movs	r2, #0
 800a392:	2300      	movs	r3, #0
 800a394:	f7f6 fbb8 	bl	8000b08 <__aeabi_dcmpeq>
 800a398:	2800      	cmp	r0, #0
 800a39a:	d034      	beq.n	800a406 <_printf_float+0x27a>
 800a39c:	4a37      	ldr	r2, [pc, #220]	; (800a47c <_printf_float+0x2f0>)
 800a39e:	2301      	movs	r3, #1
 800a3a0:	4631      	mov	r1, r6
 800a3a2:	4628      	mov	r0, r5
 800a3a4:	47b8      	blx	r7
 800a3a6:	3001      	adds	r0, #1
 800a3a8:	f43f af51 	beq.w	800a24e <_printf_float+0xc2>
 800a3ac:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a3b0:	429a      	cmp	r2, r3
 800a3b2:	db02      	blt.n	800a3ba <_printf_float+0x22e>
 800a3b4:	6823      	ldr	r3, [r4, #0]
 800a3b6:	07d8      	lsls	r0, r3, #31
 800a3b8:	d510      	bpl.n	800a3dc <_printf_float+0x250>
 800a3ba:	ee18 3a10 	vmov	r3, s16
 800a3be:	4652      	mov	r2, sl
 800a3c0:	4631      	mov	r1, r6
 800a3c2:	4628      	mov	r0, r5
 800a3c4:	47b8      	blx	r7
 800a3c6:	3001      	adds	r0, #1
 800a3c8:	f43f af41 	beq.w	800a24e <_printf_float+0xc2>
 800a3cc:	f04f 0800 	mov.w	r8, #0
 800a3d0:	f104 091a 	add.w	r9, r4, #26
 800a3d4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a3d6:	3b01      	subs	r3, #1
 800a3d8:	4543      	cmp	r3, r8
 800a3da:	dc09      	bgt.n	800a3f0 <_printf_float+0x264>
 800a3dc:	6823      	ldr	r3, [r4, #0]
 800a3de:	079b      	lsls	r3, r3, #30
 800a3e0:	f100 8105 	bmi.w	800a5ee <_printf_float+0x462>
 800a3e4:	68e0      	ldr	r0, [r4, #12]
 800a3e6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a3e8:	4298      	cmp	r0, r3
 800a3ea:	bfb8      	it	lt
 800a3ec:	4618      	movlt	r0, r3
 800a3ee:	e730      	b.n	800a252 <_printf_float+0xc6>
 800a3f0:	2301      	movs	r3, #1
 800a3f2:	464a      	mov	r2, r9
 800a3f4:	4631      	mov	r1, r6
 800a3f6:	4628      	mov	r0, r5
 800a3f8:	47b8      	blx	r7
 800a3fa:	3001      	adds	r0, #1
 800a3fc:	f43f af27 	beq.w	800a24e <_printf_float+0xc2>
 800a400:	f108 0801 	add.w	r8, r8, #1
 800a404:	e7e6      	b.n	800a3d4 <_printf_float+0x248>
 800a406:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a408:	2b00      	cmp	r3, #0
 800a40a:	dc39      	bgt.n	800a480 <_printf_float+0x2f4>
 800a40c:	4a1b      	ldr	r2, [pc, #108]	; (800a47c <_printf_float+0x2f0>)
 800a40e:	2301      	movs	r3, #1
 800a410:	4631      	mov	r1, r6
 800a412:	4628      	mov	r0, r5
 800a414:	47b8      	blx	r7
 800a416:	3001      	adds	r0, #1
 800a418:	f43f af19 	beq.w	800a24e <_printf_float+0xc2>
 800a41c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a420:	4313      	orrs	r3, r2
 800a422:	d102      	bne.n	800a42a <_printf_float+0x29e>
 800a424:	6823      	ldr	r3, [r4, #0]
 800a426:	07d9      	lsls	r1, r3, #31
 800a428:	d5d8      	bpl.n	800a3dc <_printf_float+0x250>
 800a42a:	ee18 3a10 	vmov	r3, s16
 800a42e:	4652      	mov	r2, sl
 800a430:	4631      	mov	r1, r6
 800a432:	4628      	mov	r0, r5
 800a434:	47b8      	blx	r7
 800a436:	3001      	adds	r0, #1
 800a438:	f43f af09 	beq.w	800a24e <_printf_float+0xc2>
 800a43c:	f04f 0900 	mov.w	r9, #0
 800a440:	f104 0a1a 	add.w	sl, r4, #26
 800a444:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a446:	425b      	negs	r3, r3
 800a448:	454b      	cmp	r3, r9
 800a44a:	dc01      	bgt.n	800a450 <_printf_float+0x2c4>
 800a44c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a44e:	e792      	b.n	800a376 <_printf_float+0x1ea>
 800a450:	2301      	movs	r3, #1
 800a452:	4652      	mov	r2, sl
 800a454:	4631      	mov	r1, r6
 800a456:	4628      	mov	r0, r5
 800a458:	47b8      	blx	r7
 800a45a:	3001      	adds	r0, #1
 800a45c:	f43f aef7 	beq.w	800a24e <_printf_float+0xc2>
 800a460:	f109 0901 	add.w	r9, r9, #1
 800a464:	e7ee      	b.n	800a444 <_printf_float+0x2b8>
 800a466:	bf00      	nop
 800a468:	7fefffff 	.word	0x7fefffff
 800a46c:	0800e384 	.word	0x0800e384
 800a470:	0800e388 	.word	0x0800e388
 800a474:	0800e390 	.word	0x0800e390
 800a478:	0800e38c 	.word	0x0800e38c
 800a47c:	0800e394 	.word	0x0800e394
 800a480:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a482:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800a484:	429a      	cmp	r2, r3
 800a486:	bfa8      	it	ge
 800a488:	461a      	movge	r2, r3
 800a48a:	2a00      	cmp	r2, #0
 800a48c:	4691      	mov	r9, r2
 800a48e:	dc37      	bgt.n	800a500 <_printf_float+0x374>
 800a490:	f04f 0b00 	mov.w	fp, #0
 800a494:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a498:	f104 021a 	add.w	r2, r4, #26
 800a49c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800a49e:	9305      	str	r3, [sp, #20]
 800a4a0:	eba3 0309 	sub.w	r3, r3, r9
 800a4a4:	455b      	cmp	r3, fp
 800a4a6:	dc33      	bgt.n	800a510 <_printf_float+0x384>
 800a4a8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a4ac:	429a      	cmp	r2, r3
 800a4ae:	db3b      	blt.n	800a528 <_printf_float+0x39c>
 800a4b0:	6823      	ldr	r3, [r4, #0]
 800a4b2:	07da      	lsls	r2, r3, #31
 800a4b4:	d438      	bmi.n	800a528 <_printf_float+0x39c>
 800a4b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a4b8:	9a05      	ldr	r2, [sp, #20]
 800a4ba:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a4bc:	1a9a      	subs	r2, r3, r2
 800a4be:	eba3 0901 	sub.w	r9, r3, r1
 800a4c2:	4591      	cmp	r9, r2
 800a4c4:	bfa8      	it	ge
 800a4c6:	4691      	movge	r9, r2
 800a4c8:	f1b9 0f00 	cmp.w	r9, #0
 800a4cc:	dc35      	bgt.n	800a53a <_printf_float+0x3ae>
 800a4ce:	f04f 0800 	mov.w	r8, #0
 800a4d2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a4d6:	f104 0a1a 	add.w	sl, r4, #26
 800a4da:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a4de:	1a9b      	subs	r3, r3, r2
 800a4e0:	eba3 0309 	sub.w	r3, r3, r9
 800a4e4:	4543      	cmp	r3, r8
 800a4e6:	f77f af79 	ble.w	800a3dc <_printf_float+0x250>
 800a4ea:	2301      	movs	r3, #1
 800a4ec:	4652      	mov	r2, sl
 800a4ee:	4631      	mov	r1, r6
 800a4f0:	4628      	mov	r0, r5
 800a4f2:	47b8      	blx	r7
 800a4f4:	3001      	adds	r0, #1
 800a4f6:	f43f aeaa 	beq.w	800a24e <_printf_float+0xc2>
 800a4fa:	f108 0801 	add.w	r8, r8, #1
 800a4fe:	e7ec      	b.n	800a4da <_printf_float+0x34e>
 800a500:	4613      	mov	r3, r2
 800a502:	4631      	mov	r1, r6
 800a504:	4642      	mov	r2, r8
 800a506:	4628      	mov	r0, r5
 800a508:	47b8      	blx	r7
 800a50a:	3001      	adds	r0, #1
 800a50c:	d1c0      	bne.n	800a490 <_printf_float+0x304>
 800a50e:	e69e      	b.n	800a24e <_printf_float+0xc2>
 800a510:	2301      	movs	r3, #1
 800a512:	4631      	mov	r1, r6
 800a514:	4628      	mov	r0, r5
 800a516:	9205      	str	r2, [sp, #20]
 800a518:	47b8      	blx	r7
 800a51a:	3001      	adds	r0, #1
 800a51c:	f43f ae97 	beq.w	800a24e <_printf_float+0xc2>
 800a520:	9a05      	ldr	r2, [sp, #20]
 800a522:	f10b 0b01 	add.w	fp, fp, #1
 800a526:	e7b9      	b.n	800a49c <_printf_float+0x310>
 800a528:	ee18 3a10 	vmov	r3, s16
 800a52c:	4652      	mov	r2, sl
 800a52e:	4631      	mov	r1, r6
 800a530:	4628      	mov	r0, r5
 800a532:	47b8      	blx	r7
 800a534:	3001      	adds	r0, #1
 800a536:	d1be      	bne.n	800a4b6 <_printf_float+0x32a>
 800a538:	e689      	b.n	800a24e <_printf_float+0xc2>
 800a53a:	9a05      	ldr	r2, [sp, #20]
 800a53c:	464b      	mov	r3, r9
 800a53e:	4442      	add	r2, r8
 800a540:	4631      	mov	r1, r6
 800a542:	4628      	mov	r0, r5
 800a544:	47b8      	blx	r7
 800a546:	3001      	adds	r0, #1
 800a548:	d1c1      	bne.n	800a4ce <_printf_float+0x342>
 800a54a:	e680      	b.n	800a24e <_printf_float+0xc2>
 800a54c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a54e:	2a01      	cmp	r2, #1
 800a550:	dc01      	bgt.n	800a556 <_printf_float+0x3ca>
 800a552:	07db      	lsls	r3, r3, #31
 800a554:	d538      	bpl.n	800a5c8 <_printf_float+0x43c>
 800a556:	2301      	movs	r3, #1
 800a558:	4642      	mov	r2, r8
 800a55a:	4631      	mov	r1, r6
 800a55c:	4628      	mov	r0, r5
 800a55e:	47b8      	blx	r7
 800a560:	3001      	adds	r0, #1
 800a562:	f43f ae74 	beq.w	800a24e <_printf_float+0xc2>
 800a566:	ee18 3a10 	vmov	r3, s16
 800a56a:	4652      	mov	r2, sl
 800a56c:	4631      	mov	r1, r6
 800a56e:	4628      	mov	r0, r5
 800a570:	47b8      	blx	r7
 800a572:	3001      	adds	r0, #1
 800a574:	f43f ae6b 	beq.w	800a24e <_printf_float+0xc2>
 800a578:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a57c:	2200      	movs	r2, #0
 800a57e:	2300      	movs	r3, #0
 800a580:	f7f6 fac2 	bl	8000b08 <__aeabi_dcmpeq>
 800a584:	b9d8      	cbnz	r0, 800a5be <_printf_float+0x432>
 800a586:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a588:	f108 0201 	add.w	r2, r8, #1
 800a58c:	3b01      	subs	r3, #1
 800a58e:	4631      	mov	r1, r6
 800a590:	4628      	mov	r0, r5
 800a592:	47b8      	blx	r7
 800a594:	3001      	adds	r0, #1
 800a596:	d10e      	bne.n	800a5b6 <_printf_float+0x42a>
 800a598:	e659      	b.n	800a24e <_printf_float+0xc2>
 800a59a:	2301      	movs	r3, #1
 800a59c:	4652      	mov	r2, sl
 800a59e:	4631      	mov	r1, r6
 800a5a0:	4628      	mov	r0, r5
 800a5a2:	47b8      	blx	r7
 800a5a4:	3001      	adds	r0, #1
 800a5a6:	f43f ae52 	beq.w	800a24e <_printf_float+0xc2>
 800a5aa:	f108 0801 	add.w	r8, r8, #1
 800a5ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a5b0:	3b01      	subs	r3, #1
 800a5b2:	4543      	cmp	r3, r8
 800a5b4:	dcf1      	bgt.n	800a59a <_printf_float+0x40e>
 800a5b6:	464b      	mov	r3, r9
 800a5b8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800a5bc:	e6dc      	b.n	800a378 <_printf_float+0x1ec>
 800a5be:	f04f 0800 	mov.w	r8, #0
 800a5c2:	f104 0a1a 	add.w	sl, r4, #26
 800a5c6:	e7f2      	b.n	800a5ae <_printf_float+0x422>
 800a5c8:	2301      	movs	r3, #1
 800a5ca:	4642      	mov	r2, r8
 800a5cc:	e7df      	b.n	800a58e <_printf_float+0x402>
 800a5ce:	2301      	movs	r3, #1
 800a5d0:	464a      	mov	r2, r9
 800a5d2:	4631      	mov	r1, r6
 800a5d4:	4628      	mov	r0, r5
 800a5d6:	47b8      	blx	r7
 800a5d8:	3001      	adds	r0, #1
 800a5da:	f43f ae38 	beq.w	800a24e <_printf_float+0xc2>
 800a5de:	f108 0801 	add.w	r8, r8, #1
 800a5e2:	68e3      	ldr	r3, [r4, #12]
 800a5e4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a5e6:	1a5b      	subs	r3, r3, r1
 800a5e8:	4543      	cmp	r3, r8
 800a5ea:	dcf0      	bgt.n	800a5ce <_printf_float+0x442>
 800a5ec:	e6fa      	b.n	800a3e4 <_printf_float+0x258>
 800a5ee:	f04f 0800 	mov.w	r8, #0
 800a5f2:	f104 0919 	add.w	r9, r4, #25
 800a5f6:	e7f4      	b.n	800a5e2 <_printf_float+0x456>

0800a5f8 <_printf_common>:
 800a5f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a5fc:	4616      	mov	r6, r2
 800a5fe:	4699      	mov	r9, r3
 800a600:	688a      	ldr	r2, [r1, #8]
 800a602:	690b      	ldr	r3, [r1, #16]
 800a604:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a608:	4293      	cmp	r3, r2
 800a60a:	bfb8      	it	lt
 800a60c:	4613      	movlt	r3, r2
 800a60e:	6033      	str	r3, [r6, #0]
 800a610:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a614:	4607      	mov	r7, r0
 800a616:	460c      	mov	r4, r1
 800a618:	b10a      	cbz	r2, 800a61e <_printf_common+0x26>
 800a61a:	3301      	adds	r3, #1
 800a61c:	6033      	str	r3, [r6, #0]
 800a61e:	6823      	ldr	r3, [r4, #0]
 800a620:	0699      	lsls	r1, r3, #26
 800a622:	bf42      	ittt	mi
 800a624:	6833      	ldrmi	r3, [r6, #0]
 800a626:	3302      	addmi	r3, #2
 800a628:	6033      	strmi	r3, [r6, #0]
 800a62a:	6825      	ldr	r5, [r4, #0]
 800a62c:	f015 0506 	ands.w	r5, r5, #6
 800a630:	d106      	bne.n	800a640 <_printf_common+0x48>
 800a632:	f104 0a19 	add.w	sl, r4, #25
 800a636:	68e3      	ldr	r3, [r4, #12]
 800a638:	6832      	ldr	r2, [r6, #0]
 800a63a:	1a9b      	subs	r3, r3, r2
 800a63c:	42ab      	cmp	r3, r5
 800a63e:	dc26      	bgt.n	800a68e <_printf_common+0x96>
 800a640:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800a644:	1e13      	subs	r3, r2, #0
 800a646:	6822      	ldr	r2, [r4, #0]
 800a648:	bf18      	it	ne
 800a64a:	2301      	movne	r3, #1
 800a64c:	0692      	lsls	r2, r2, #26
 800a64e:	d42b      	bmi.n	800a6a8 <_printf_common+0xb0>
 800a650:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a654:	4649      	mov	r1, r9
 800a656:	4638      	mov	r0, r7
 800a658:	47c0      	blx	r8
 800a65a:	3001      	adds	r0, #1
 800a65c:	d01e      	beq.n	800a69c <_printf_common+0xa4>
 800a65e:	6823      	ldr	r3, [r4, #0]
 800a660:	68e5      	ldr	r5, [r4, #12]
 800a662:	6832      	ldr	r2, [r6, #0]
 800a664:	f003 0306 	and.w	r3, r3, #6
 800a668:	2b04      	cmp	r3, #4
 800a66a:	bf08      	it	eq
 800a66c:	1aad      	subeq	r5, r5, r2
 800a66e:	68a3      	ldr	r3, [r4, #8]
 800a670:	6922      	ldr	r2, [r4, #16]
 800a672:	bf0c      	ite	eq
 800a674:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a678:	2500      	movne	r5, #0
 800a67a:	4293      	cmp	r3, r2
 800a67c:	bfc4      	itt	gt
 800a67e:	1a9b      	subgt	r3, r3, r2
 800a680:	18ed      	addgt	r5, r5, r3
 800a682:	2600      	movs	r6, #0
 800a684:	341a      	adds	r4, #26
 800a686:	42b5      	cmp	r5, r6
 800a688:	d11a      	bne.n	800a6c0 <_printf_common+0xc8>
 800a68a:	2000      	movs	r0, #0
 800a68c:	e008      	b.n	800a6a0 <_printf_common+0xa8>
 800a68e:	2301      	movs	r3, #1
 800a690:	4652      	mov	r2, sl
 800a692:	4649      	mov	r1, r9
 800a694:	4638      	mov	r0, r7
 800a696:	47c0      	blx	r8
 800a698:	3001      	adds	r0, #1
 800a69a:	d103      	bne.n	800a6a4 <_printf_common+0xac>
 800a69c:	f04f 30ff 	mov.w	r0, #4294967295
 800a6a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a6a4:	3501      	adds	r5, #1
 800a6a6:	e7c6      	b.n	800a636 <_printf_common+0x3e>
 800a6a8:	18e1      	adds	r1, r4, r3
 800a6aa:	1c5a      	adds	r2, r3, #1
 800a6ac:	2030      	movs	r0, #48	; 0x30
 800a6ae:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a6b2:	4422      	add	r2, r4
 800a6b4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a6b8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a6bc:	3302      	adds	r3, #2
 800a6be:	e7c7      	b.n	800a650 <_printf_common+0x58>
 800a6c0:	2301      	movs	r3, #1
 800a6c2:	4622      	mov	r2, r4
 800a6c4:	4649      	mov	r1, r9
 800a6c6:	4638      	mov	r0, r7
 800a6c8:	47c0      	blx	r8
 800a6ca:	3001      	adds	r0, #1
 800a6cc:	d0e6      	beq.n	800a69c <_printf_common+0xa4>
 800a6ce:	3601      	adds	r6, #1
 800a6d0:	e7d9      	b.n	800a686 <_printf_common+0x8e>
	...

0800a6d4 <_printf_i>:
 800a6d4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a6d8:	7e0f      	ldrb	r7, [r1, #24]
 800a6da:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a6dc:	2f78      	cmp	r7, #120	; 0x78
 800a6de:	4691      	mov	r9, r2
 800a6e0:	4680      	mov	r8, r0
 800a6e2:	460c      	mov	r4, r1
 800a6e4:	469a      	mov	sl, r3
 800a6e6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800a6ea:	d807      	bhi.n	800a6fc <_printf_i+0x28>
 800a6ec:	2f62      	cmp	r7, #98	; 0x62
 800a6ee:	d80a      	bhi.n	800a706 <_printf_i+0x32>
 800a6f0:	2f00      	cmp	r7, #0
 800a6f2:	f000 80d8 	beq.w	800a8a6 <_printf_i+0x1d2>
 800a6f6:	2f58      	cmp	r7, #88	; 0x58
 800a6f8:	f000 80a3 	beq.w	800a842 <_printf_i+0x16e>
 800a6fc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a700:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800a704:	e03a      	b.n	800a77c <_printf_i+0xa8>
 800a706:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800a70a:	2b15      	cmp	r3, #21
 800a70c:	d8f6      	bhi.n	800a6fc <_printf_i+0x28>
 800a70e:	a101      	add	r1, pc, #4	; (adr r1, 800a714 <_printf_i+0x40>)
 800a710:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a714:	0800a76d 	.word	0x0800a76d
 800a718:	0800a781 	.word	0x0800a781
 800a71c:	0800a6fd 	.word	0x0800a6fd
 800a720:	0800a6fd 	.word	0x0800a6fd
 800a724:	0800a6fd 	.word	0x0800a6fd
 800a728:	0800a6fd 	.word	0x0800a6fd
 800a72c:	0800a781 	.word	0x0800a781
 800a730:	0800a6fd 	.word	0x0800a6fd
 800a734:	0800a6fd 	.word	0x0800a6fd
 800a738:	0800a6fd 	.word	0x0800a6fd
 800a73c:	0800a6fd 	.word	0x0800a6fd
 800a740:	0800a88d 	.word	0x0800a88d
 800a744:	0800a7b1 	.word	0x0800a7b1
 800a748:	0800a86f 	.word	0x0800a86f
 800a74c:	0800a6fd 	.word	0x0800a6fd
 800a750:	0800a6fd 	.word	0x0800a6fd
 800a754:	0800a8af 	.word	0x0800a8af
 800a758:	0800a6fd 	.word	0x0800a6fd
 800a75c:	0800a7b1 	.word	0x0800a7b1
 800a760:	0800a6fd 	.word	0x0800a6fd
 800a764:	0800a6fd 	.word	0x0800a6fd
 800a768:	0800a877 	.word	0x0800a877
 800a76c:	682b      	ldr	r3, [r5, #0]
 800a76e:	1d1a      	adds	r2, r3, #4
 800a770:	681b      	ldr	r3, [r3, #0]
 800a772:	602a      	str	r2, [r5, #0]
 800a774:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a778:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a77c:	2301      	movs	r3, #1
 800a77e:	e0a3      	b.n	800a8c8 <_printf_i+0x1f4>
 800a780:	6820      	ldr	r0, [r4, #0]
 800a782:	6829      	ldr	r1, [r5, #0]
 800a784:	0606      	lsls	r6, r0, #24
 800a786:	f101 0304 	add.w	r3, r1, #4
 800a78a:	d50a      	bpl.n	800a7a2 <_printf_i+0xce>
 800a78c:	680e      	ldr	r6, [r1, #0]
 800a78e:	602b      	str	r3, [r5, #0]
 800a790:	2e00      	cmp	r6, #0
 800a792:	da03      	bge.n	800a79c <_printf_i+0xc8>
 800a794:	232d      	movs	r3, #45	; 0x2d
 800a796:	4276      	negs	r6, r6
 800a798:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a79c:	485e      	ldr	r0, [pc, #376]	; (800a918 <_printf_i+0x244>)
 800a79e:	230a      	movs	r3, #10
 800a7a0:	e019      	b.n	800a7d6 <_printf_i+0x102>
 800a7a2:	680e      	ldr	r6, [r1, #0]
 800a7a4:	602b      	str	r3, [r5, #0]
 800a7a6:	f010 0f40 	tst.w	r0, #64	; 0x40
 800a7aa:	bf18      	it	ne
 800a7ac:	b236      	sxthne	r6, r6
 800a7ae:	e7ef      	b.n	800a790 <_printf_i+0xbc>
 800a7b0:	682b      	ldr	r3, [r5, #0]
 800a7b2:	6820      	ldr	r0, [r4, #0]
 800a7b4:	1d19      	adds	r1, r3, #4
 800a7b6:	6029      	str	r1, [r5, #0]
 800a7b8:	0601      	lsls	r1, r0, #24
 800a7ba:	d501      	bpl.n	800a7c0 <_printf_i+0xec>
 800a7bc:	681e      	ldr	r6, [r3, #0]
 800a7be:	e002      	b.n	800a7c6 <_printf_i+0xf2>
 800a7c0:	0646      	lsls	r6, r0, #25
 800a7c2:	d5fb      	bpl.n	800a7bc <_printf_i+0xe8>
 800a7c4:	881e      	ldrh	r6, [r3, #0]
 800a7c6:	4854      	ldr	r0, [pc, #336]	; (800a918 <_printf_i+0x244>)
 800a7c8:	2f6f      	cmp	r7, #111	; 0x6f
 800a7ca:	bf0c      	ite	eq
 800a7cc:	2308      	moveq	r3, #8
 800a7ce:	230a      	movne	r3, #10
 800a7d0:	2100      	movs	r1, #0
 800a7d2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a7d6:	6865      	ldr	r5, [r4, #4]
 800a7d8:	60a5      	str	r5, [r4, #8]
 800a7da:	2d00      	cmp	r5, #0
 800a7dc:	bfa2      	ittt	ge
 800a7de:	6821      	ldrge	r1, [r4, #0]
 800a7e0:	f021 0104 	bicge.w	r1, r1, #4
 800a7e4:	6021      	strge	r1, [r4, #0]
 800a7e6:	b90e      	cbnz	r6, 800a7ec <_printf_i+0x118>
 800a7e8:	2d00      	cmp	r5, #0
 800a7ea:	d04d      	beq.n	800a888 <_printf_i+0x1b4>
 800a7ec:	4615      	mov	r5, r2
 800a7ee:	fbb6 f1f3 	udiv	r1, r6, r3
 800a7f2:	fb03 6711 	mls	r7, r3, r1, r6
 800a7f6:	5dc7      	ldrb	r7, [r0, r7]
 800a7f8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800a7fc:	4637      	mov	r7, r6
 800a7fe:	42bb      	cmp	r3, r7
 800a800:	460e      	mov	r6, r1
 800a802:	d9f4      	bls.n	800a7ee <_printf_i+0x11a>
 800a804:	2b08      	cmp	r3, #8
 800a806:	d10b      	bne.n	800a820 <_printf_i+0x14c>
 800a808:	6823      	ldr	r3, [r4, #0]
 800a80a:	07de      	lsls	r6, r3, #31
 800a80c:	d508      	bpl.n	800a820 <_printf_i+0x14c>
 800a80e:	6923      	ldr	r3, [r4, #16]
 800a810:	6861      	ldr	r1, [r4, #4]
 800a812:	4299      	cmp	r1, r3
 800a814:	bfde      	ittt	le
 800a816:	2330      	movle	r3, #48	; 0x30
 800a818:	f805 3c01 	strble.w	r3, [r5, #-1]
 800a81c:	f105 35ff 	addle.w	r5, r5, #4294967295
 800a820:	1b52      	subs	r2, r2, r5
 800a822:	6122      	str	r2, [r4, #16]
 800a824:	f8cd a000 	str.w	sl, [sp]
 800a828:	464b      	mov	r3, r9
 800a82a:	aa03      	add	r2, sp, #12
 800a82c:	4621      	mov	r1, r4
 800a82e:	4640      	mov	r0, r8
 800a830:	f7ff fee2 	bl	800a5f8 <_printf_common>
 800a834:	3001      	adds	r0, #1
 800a836:	d14c      	bne.n	800a8d2 <_printf_i+0x1fe>
 800a838:	f04f 30ff 	mov.w	r0, #4294967295
 800a83c:	b004      	add	sp, #16
 800a83e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a842:	4835      	ldr	r0, [pc, #212]	; (800a918 <_printf_i+0x244>)
 800a844:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800a848:	6829      	ldr	r1, [r5, #0]
 800a84a:	6823      	ldr	r3, [r4, #0]
 800a84c:	f851 6b04 	ldr.w	r6, [r1], #4
 800a850:	6029      	str	r1, [r5, #0]
 800a852:	061d      	lsls	r5, r3, #24
 800a854:	d514      	bpl.n	800a880 <_printf_i+0x1ac>
 800a856:	07df      	lsls	r7, r3, #31
 800a858:	bf44      	itt	mi
 800a85a:	f043 0320 	orrmi.w	r3, r3, #32
 800a85e:	6023      	strmi	r3, [r4, #0]
 800a860:	b91e      	cbnz	r6, 800a86a <_printf_i+0x196>
 800a862:	6823      	ldr	r3, [r4, #0]
 800a864:	f023 0320 	bic.w	r3, r3, #32
 800a868:	6023      	str	r3, [r4, #0]
 800a86a:	2310      	movs	r3, #16
 800a86c:	e7b0      	b.n	800a7d0 <_printf_i+0xfc>
 800a86e:	6823      	ldr	r3, [r4, #0]
 800a870:	f043 0320 	orr.w	r3, r3, #32
 800a874:	6023      	str	r3, [r4, #0]
 800a876:	2378      	movs	r3, #120	; 0x78
 800a878:	4828      	ldr	r0, [pc, #160]	; (800a91c <_printf_i+0x248>)
 800a87a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800a87e:	e7e3      	b.n	800a848 <_printf_i+0x174>
 800a880:	0659      	lsls	r1, r3, #25
 800a882:	bf48      	it	mi
 800a884:	b2b6      	uxthmi	r6, r6
 800a886:	e7e6      	b.n	800a856 <_printf_i+0x182>
 800a888:	4615      	mov	r5, r2
 800a88a:	e7bb      	b.n	800a804 <_printf_i+0x130>
 800a88c:	682b      	ldr	r3, [r5, #0]
 800a88e:	6826      	ldr	r6, [r4, #0]
 800a890:	6961      	ldr	r1, [r4, #20]
 800a892:	1d18      	adds	r0, r3, #4
 800a894:	6028      	str	r0, [r5, #0]
 800a896:	0635      	lsls	r5, r6, #24
 800a898:	681b      	ldr	r3, [r3, #0]
 800a89a:	d501      	bpl.n	800a8a0 <_printf_i+0x1cc>
 800a89c:	6019      	str	r1, [r3, #0]
 800a89e:	e002      	b.n	800a8a6 <_printf_i+0x1d2>
 800a8a0:	0670      	lsls	r0, r6, #25
 800a8a2:	d5fb      	bpl.n	800a89c <_printf_i+0x1c8>
 800a8a4:	8019      	strh	r1, [r3, #0]
 800a8a6:	2300      	movs	r3, #0
 800a8a8:	6123      	str	r3, [r4, #16]
 800a8aa:	4615      	mov	r5, r2
 800a8ac:	e7ba      	b.n	800a824 <_printf_i+0x150>
 800a8ae:	682b      	ldr	r3, [r5, #0]
 800a8b0:	1d1a      	adds	r2, r3, #4
 800a8b2:	602a      	str	r2, [r5, #0]
 800a8b4:	681d      	ldr	r5, [r3, #0]
 800a8b6:	6862      	ldr	r2, [r4, #4]
 800a8b8:	2100      	movs	r1, #0
 800a8ba:	4628      	mov	r0, r5
 800a8bc:	f7f5 fcb0 	bl	8000220 <memchr>
 800a8c0:	b108      	cbz	r0, 800a8c6 <_printf_i+0x1f2>
 800a8c2:	1b40      	subs	r0, r0, r5
 800a8c4:	6060      	str	r0, [r4, #4]
 800a8c6:	6863      	ldr	r3, [r4, #4]
 800a8c8:	6123      	str	r3, [r4, #16]
 800a8ca:	2300      	movs	r3, #0
 800a8cc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a8d0:	e7a8      	b.n	800a824 <_printf_i+0x150>
 800a8d2:	6923      	ldr	r3, [r4, #16]
 800a8d4:	462a      	mov	r2, r5
 800a8d6:	4649      	mov	r1, r9
 800a8d8:	4640      	mov	r0, r8
 800a8da:	47d0      	blx	sl
 800a8dc:	3001      	adds	r0, #1
 800a8de:	d0ab      	beq.n	800a838 <_printf_i+0x164>
 800a8e0:	6823      	ldr	r3, [r4, #0]
 800a8e2:	079b      	lsls	r3, r3, #30
 800a8e4:	d413      	bmi.n	800a90e <_printf_i+0x23a>
 800a8e6:	68e0      	ldr	r0, [r4, #12]
 800a8e8:	9b03      	ldr	r3, [sp, #12]
 800a8ea:	4298      	cmp	r0, r3
 800a8ec:	bfb8      	it	lt
 800a8ee:	4618      	movlt	r0, r3
 800a8f0:	e7a4      	b.n	800a83c <_printf_i+0x168>
 800a8f2:	2301      	movs	r3, #1
 800a8f4:	4632      	mov	r2, r6
 800a8f6:	4649      	mov	r1, r9
 800a8f8:	4640      	mov	r0, r8
 800a8fa:	47d0      	blx	sl
 800a8fc:	3001      	adds	r0, #1
 800a8fe:	d09b      	beq.n	800a838 <_printf_i+0x164>
 800a900:	3501      	adds	r5, #1
 800a902:	68e3      	ldr	r3, [r4, #12]
 800a904:	9903      	ldr	r1, [sp, #12]
 800a906:	1a5b      	subs	r3, r3, r1
 800a908:	42ab      	cmp	r3, r5
 800a90a:	dcf2      	bgt.n	800a8f2 <_printf_i+0x21e>
 800a90c:	e7eb      	b.n	800a8e6 <_printf_i+0x212>
 800a90e:	2500      	movs	r5, #0
 800a910:	f104 0619 	add.w	r6, r4, #25
 800a914:	e7f5      	b.n	800a902 <_printf_i+0x22e>
 800a916:	bf00      	nop
 800a918:	0800e396 	.word	0x0800e396
 800a91c:	0800e3a7 	.word	0x0800e3a7

0800a920 <siprintf>:
 800a920:	b40e      	push	{r1, r2, r3}
 800a922:	b500      	push	{lr}
 800a924:	b09c      	sub	sp, #112	; 0x70
 800a926:	ab1d      	add	r3, sp, #116	; 0x74
 800a928:	9002      	str	r0, [sp, #8]
 800a92a:	9006      	str	r0, [sp, #24]
 800a92c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800a930:	4809      	ldr	r0, [pc, #36]	; (800a958 <siprintf+0x38>)
 800a932:	9107      	str	r1, [sp, #28]
 800a934:	9104      	str	r1, [sp, #16]
 800a936:	4909      	ldr	r1, [pc, #36]	; (800a95c <siprintf+0x3c>)
 800a938:	f853 2b04 	ldr.w	r2, [r3], #4
 800a93c:	9105      	str	r1, [sp, #20]
 800a93e:	6800      	ldr	r0, [r0, #0]
 800a940:	9301      	str	r3, [sp, #4]
 800a942:	a902      	add	r1, sp, #8
 800a944:	f001 fb76 	bl	800c034 <_svfiprintf_r>
 800a948:	9b02      	ldr	r3, [sp, #8]
 800a94a:	2200      	movs	r2, #0
 800a94c:	701a      	strb	r2, [r3, #0]
 800a94e:	b01c      	add	sp, #112	; 0x70
 800a950:	f85d eb04 	ldr.w	lr, [sp], #4
 800a954:	b003      	add	sp, #12
 800a956:	4770      	bx	lr
 800a958:	20000060 	.word	0x20000060
 800a95c:	ffff0208 	.word	0xffff0208

0800a960 <quorem>:
 800a960:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a964:	6903      	ldr	r3, [r0, #16]
 800a966:	690c      	ldr	r4, [r1, #16]
 800a968:	42a3      	cmp	r3, r4
 800a96a:	4607      	mov	r7, r0
 800a96c:	f2c0 8081 	blt.w	800aa72 <quorem+0x112>
 800a970:	3c01      	subs	r4, #1
 800a972:	f101 0814 	add.w	r8, r1, #20
 800a976:	f100 0514 	add.w	r5, r0, #20
 800a97a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a97e:	9301      	str	r3, [sp, #4]
 800a980:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a984:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a988:	3301      	adds	r3, #1
 800a98a:	429a      	cmp	r2, r3
 800a98c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800a990:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a994:	fbb2 f6f3 	udiv	r6, r2, r3
 800a998:	d331      	bcc.n	800a9fe <quorem+0x9e>
 800a99a:	f04f 0e00 	mov.w	lr, #0
 800a99e:	4640      	mov	r0, r8
 800a9a0:	46ac      	mov	ip, r5
 800a9a2:	46f2      	mov	sl, lr
 800a9a4:	f850 2b04 	ldr.w	r2, [r0], #4
 800a9a8:	b293      	uxth	r3, r2
 800a9aa:	fb06 e303 	mla	r3, r6, r3, lr
 800a9ae:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800a9b2:	b29b      	uxth	r3, r3
 800a9b4:	ebaa 0303 	sub.w	r3, sl, r3
 800a9b8:	f8dc a000 	ldr.w	sl, [ip]
 800a9bc:	0c12      	lsrs	r2, r2, #16
 800a9be:	fa13 f38a 	uxtah	r3, r3, sl
 800a9c2:	fb06 e202 	mla	r2, r6, r2, lr
 800a9c6:	9300      	str	r3, [sp, #0]
 800a9c8:	9b00      	ldr	r3, [sp, #0]
 800a9ca:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a9ce:	b292      	uxth	r2, r2
 800a9d0:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800a9d4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a9d8:	f8bd 3000 	ldrh.w	r3, [sp]
 800a9dc:	4581      	cmp	r9, r0
 800a9de:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a9e2:	f84c 3b04 	str.w	r3, [ip], #4
 800a9e6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800a9ea:	d2db      	bcs.n	800a9a4 <quorem+0x44>
 800a9ec:	f855 300b 	ldr.w	r3, [r5, fp]
 800a9f0:	b92b      	cbnz	r3, 800a9fe <quorem+0x9e>
 800a9f2:	9b01      	ldr	r3, [sp, #4]
 800a9f4:	3b04      	subs	r3, #4
 800a9f6:	429d      	cmp	r5, r3
 800a9f8:	461a      	mov	r2, r3
 800a9fa:	d32e      	bcc.n	800aa5a <quorem+0xfa>
 800a9fc:	613c      	str	r4, [r7, #16]
 800a9fe:	4638      	mov	r0, r7
 800aa00:	f001 f8c4 	bl	800bb8c <__mcmp>
 800aa04:	2800      	cmp	r0, #0
 800aa06:	db24      	blt.n	800aa52 <quorem+0xf2>
 800aa08:	3601      	adds	r6, #1
 800aa0a:	4628      	mov	r0, r5
 800aa0c:	f04f 0c00 	mov.w	ip, #0
 800aa10:	f858 2b04 	ldr.w	r2, [r8], #4
 800aa14:	f8d0 e000 	ldr.w	lr, [r0]
 800aa18:	b293      	uxth	r3, r2
 800aa1a:	ebac 0303 	sub.w	r3, ip, r3
 800aa1e:	0c12      	lsrs	r2, r2, #16
 800aa20:	fa13 f38e 	uxtah	r3, r3, lr
 800aa24:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800aa28:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800aa2c:	b29b      	uxth	r3, r3
 800aa2e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800aa32:	45c1      	cmp	r9, r8
 800aa34:	f840 3b04 	str.w	r3, [r0], #4
 800aa38:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800aa3c:	d2e8      	bcs.n	800aa10 <quorem+0xb0>
 800aa3e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800aa42:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800aa46:	b922      	cbnz	r2, 800aa52 <quorem+0xf2>
 800aa48:	3b04      	subs	r3, #4
 800aa4a:	429d      	cmp	r5, r3
 800aa4c:	461a      	mov	r2, r3
 800aa4e:	d30a      	bcc.n	800aa66 <quorem+0x106>
 800aa50:	613c      	str	r4, [r7, #16]
 800aa52:	4630      	mov	r0, r6
 800aa54:	b003      	add	sp, #12
 800aa56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aa5a:	6812      	ldr	r2, [r2, #0]
 800aa5c:	3b04      	subs	r3, #4
 800aa5e:	2a00      	cmp	r2, #0
 800aa60:	d1cc      	bne.n	800a9fc <quorem+0x9c>
 800aa62:	3c01      	subs	r4, #1
 800aa64:	e7c7      	b.n	800a9f6 <quorem+0x96>
 800aa66:	6812      	ldr	r2, [r2, #0]
 800aa68:	3b04      	subs	r3, #4
 800aa6a:	2a00      	cmp	r2, #0
 800aa6c:	d1f0      	bne.n	800aa50 <quorem+0xf0>
 800aa6e:	3c01      	subs	r4, #1
 800aa70:	e7eb      	b.n	800aa4a <quorem+0xea>
 800aa72:	2000      	movs	r0, #0
 800aa74:	e7ee      	b.n	800aa54 <quorem+0xf4>
	...

0800aa78 <_dtoa_r>:
 800aa78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa7c:	ed2d 8b04 	vpush	{d8-d9}
 800aa80:	ec57 6b10 	vmov	r6, r7, d0
 800aa84:	b093      	sub	sp, #76	; 0x4c
 800aa86:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800aa88:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800aa8c:	9106      	str	r1, [sp, #24]
 800aa8e:	ee10 aa10 	vmov	sl, s0
 800aa92:	4604      	mov	r4, r0
 800aa94:	9209      	str	r2, [sp, #36]	; 0x24
 800aa96:	930c      	str	r3, [sp, #48]	; 0x30
 800aa98:	46bb      	mov	fp, r7
 800aa9a:	b975      	cbnz	r5, 800aaba <_dtoa_r+0x42>
 800aa9c:	2010      	movs	r0, #16
 800aa9e:	f000 fddd 	bl	800b65c <malloc>
 800aaa2:	4602      	mov	r2, r0
 800aaa4:	6260      	str	r0, [r4, #36]	; 0x24
 800aaa6:	b920      	cbnz	r0, 800aab2 <_dtoa_r+0x3a>
 800aaa8:	4ba7      	ldr	r3, [pc, #668]	; (800ad48 <_dtoa_r+0x2d0>)
 800aaaa:	21ea      	movs	r1, #234	; 0xea
 800aaac:	48a7      	ldr	r0, [pc, #668]	; (800ad4c <_dtoa_r+0x2d4>)
 800aaae:	f001 fbd1 	bl	800c254 <__assert_func>
 800aab2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800aab6:	6005      	str	r5, [r0, #0]
 800aab8:	60c5      	str	r5, [r0, #12]
 800aaba:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800aabc:	6819      	ldr	r1, [r3, #0]
 800aabe:	b151      	cbz	r1, 800aad6 <_dtoa_r+0x5e>
 800aac0:	685a      	ldr	r2, [r3, #4]
 800aac2:	604a      	str	r2, [r1, #4]
 800aac4:	2301      	movs	r3, #1
 800aac6:	4093      	lsls	r3, r2
 800aac8:	608b      	str	r3, [r1, #8]
 800aaca:	4620      	mov	r0, r4
 800aacc:	f000 fe1c 	bl	800b708 <_Bfree>
 800aad0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800aad2:	2200      	movs	r2, #0
 800aad4:	601a      	str	r2, [r3, #0]
 800aad6:	1e3b      	subs	r3, r7, #0
 800aad8:	bfaa      	itet	ge
 800aada:	2300      	movge	r3, #0
 800aadc:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800aae0:	f8c8 3000 	strge.w	r3, [r8]
 800aae4:	4b9a      	ldr	r3, [pc, #616]	; (800ad50 <_dtoa_r+0x2d8>)
 800aae6:	bfbc      	itt	lt
 800aae8:	2201      	movlt	r2, #1
 800aaea:	f8c8 2000 	strlt.w	r2, [r8]
 800aaee:	ea33 030b 	bics.w	r3, r3, fp
 800aaf2:	d11b      	bne.n	800ab2c <_dtoa_r+0xb4>
 800aaf4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800aaf6:	f242 730f 	movw	r3, #9999	; 0x270f
 800aafa:	6013      	str	r3, [r2, #0]
 800aafc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ab00:	4333      	orrs	r3, r6
 800ab02:	f000 8592 	beq.w	800b62a <_dtoa_r+0xbb2>
 800ab06:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ab08:	b963      	cbnz	r3, 800ab24 <_dtoa_r+0xac>
 800ab0a:	4b92      	ldr	r3, [pc, #584]	; (800ad54 <_dtoa_r+0x2dc>)
 800ab0c:	e022      	b.n	800ab54 <_dtoa_r+0xdc>
 800ab0e:	4b92      	ldr	r3, [pc, #584]	; (800ad58 <_dtoa_r+0x2e0>)
 800ab10:	9301      	str	r3, [sp, #4]
 800ab12:	3308      	adds	r3, #8
 800ab14:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800ab16:	6013      	str	r3, [r2, #0]
 800ab18:	9801      	ldr	r0, [sp, #4]
 800ab1a:	b013      	add	sp, #76	; 0x4c
 800ab1c:	ecbd 8b04 	vpop	{d8-d9}
 800ab20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab24:	4b8b      	ldr	r3, [pc, #556]	; (800ad54 <_dtoa_r+0x2dc>)
 800ab26:	9301      	str	r3, [sp, #4]
 800ab28:	3303      	adds	r3, #3
 800ab2a:	e7f3      	b.n	800ab14 <_dtoa_r+0x9c>
 800ab2c:	2200      	movs	r2, #0
 800ab2e:	2300      	movs	r3, #0
 800ab30:	4650      	mov	r0, sl
 800ab32:	4659      	mov	r1, fp
 800ab34:	f7f5 ffe8 	bl	8000b08 <__aeabi_dcmpeq>
 800ab38:	ec4b ab19 	vmov	d9, sl, fp
 800ab3c:	4680      	mov	r8, r0
 800ab3e:	b158      	cbz	r0, 800ab58 <_dtoa_r+0xe0>
 800ab40:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800ab42:	2301      	movs	r3, #1
 800ab44:	6013      	str	r3, [r2, #0]
 800ab46:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ab48:	2b00      	cmp	r3, #0
 800ab4a:	f000 856b 	beq.w	800b624 <_dtoa_r+0xbac>
 800ab4e:	4883      	ldr	r0, [pc, #524]	; (800ad5c <_dtoa_r+0x2e4>)
 800ab50:	6018      	str	r0, [r3, #0]
 800ab52:	1e43      	subs	r3, r0, #1
 800ab54:	9301      	str	r3, [sp, #4]
 800ab56:	e7df      	b.n	800ab18 <_dtoa_r+0xa0>
 800ab58:	ec4b ab10 	vmov	d0, sl, fp
 800ab5c:	aa10      	add	r2, sp, #64	; 0x40
 800ab5e:	a911      	add	r1, sp, #68	; 0x44
 800ab60:	4620      	mov	r0, r4
 800ab62:	f001 f8b9 	bl	800bcd8 <__d2b>
 800ab66:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800ab6a:	ee08 0a10 	vmov	s16, r0
 800ab6e:	2d00      	cmp	r5, #0
 800ab70:	f000 8084 	beq.w	800ac7c <_dtoa_r+0x204>
 800ab74:	ee19 3a90 	vmov	r3, s19
 800ab78:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ab7c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800ab80:	4656      	mov	r6, sl
 800ab82:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800ab86:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800ab8a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800ab8e:	4b74      	ldr	r3, [pc, #464]	; (800ad60 <_dtoa_r+0x2e8>)
 800ab90:	2200      	movs	r2, #0
 800ab92:	4630      	mov	r0, r6
 800ab94:	4639      	mov	r1, r7
 800ab96:	f7f5 fb97 	bl	80002c8 <__aeabi_dsub>
 800ab9a:	a365      	add	r3, pc, #404	; (adr r3, 800ad30 <_dtoa_r+0x2b8>)
 800ab9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aba0:	f7f5 fd4a 	bl	8000638 <__aeabi_dmul>
 800aba4:	a364      	add	r3, pc, #400	; (adr r3, 800ad38 <_dtoa_r+0x2c0>)
 800aba6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800abaa:	f7f5 fb8f 	bl	80002cc <__adddf3>
 800abae:	4606      	mov	r6, r0
 800abb0:	4628      	mov	r0, r5
 800abb2:	460f      	mov	r7, r1
 800abb4:	f7f5 fcd6 	bl	8000564 <__aeabi_i2d>
 800abb8:	a361      	add	r3, pc, #388	; (adr r3, 800ad40 <_dtoa_r+0x2c8>)
 800abba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800abbe:	f7f5 fd3b 	bl	8000638 <__aeabi_dmul>
 800abc2:	4602      	mov	r2, r0
 800abc4:	460b      	mov	r3, r1
 800abc6:	4630      	mov	r0, r6
 800abc8:	4639      	mov	r1, r7
 800abca:	f7f5 fb7f 	bl	80002cc <__adddf3>
 800abce:	4606      	mov	r6, r0
 800abd0:	460f      	mov	r7, r1
 800abd2:	f7f5 ffe1 	bl	8000b98 <__aeabi_d2iz>
 800abd6:	2200      	movs	r2, #0
 800abd8:	9000      	str	r0, [sp, #0]
 800abda:	2300      	movs	r3, #0
 800abdc:	4630      	mov	r0, r6
 800abde:	4639      	mov	r1, r7
 800abe0:	f7f5 ff9c 	bl	8000b1c <__aeabi_dcmplt>
 800abe4:	b150      	cbz	r0, 800abfc <_dtoa_r+0x184>
 800abe6:	9800      	ldr	r0, [sp, #0]
 800abe8:	f7f5 fcbc 	bl	8000564 <__aeabi_i2d>
 800abec:	4632      	mov	r2, r6
 800abee:	463b      	mov	r3, r7
 800abf0:	f7f5 ff8a 	bl	8000b08 <__aeabi_dcmpeq>
 800abf4:	b910      	cbnz	r0, 800abfc <_dtoa_r+0x184>
 800abf6:	9b00      	ldr	r3, [sp, #0]
 800abf8:	3b01      	subs	r3, #1
 800abfa:	9300      	str	r3, [sp, #0]
 800abfc:	9b00      	ldr	r3, [sp, #0]
 800abfe:	2b16      	cmp	r3, #22
 800ac00:	d85a      	bhi.n	800acb8 <_dtoa_r+0x240>
 800ac02:	9a00      	ldr	r2, [sp, #0]
 800ac04:	4b57      	ldr	r3, [pc, #348]	; (800ad64 <_dtoa_r+0x2ec>)
 800ac06:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ac0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac0e:	ec51 0b19 	vmov	r0, r1, d9
 800ac12:	f7f5 ff83 	bl	8000b1c <__aeabi_dcmplt>
 800ac16:	2800      	cmp	r0, #0
 800ac18:	d050      	beq.n	800acbc <_dtoa_r+0x244>
 800ac1a:	9b00      	ldr	r3, [sp, #0]
 800ac1c:	3b01      	subs	r3, #1
 800ac1e:	9300      	str	r3, [sp, #0]
 800ac20:	2300      	movs	r3, #0
 800ac22:	930b      	str	r3, [sp, #44]	; 0x2c
 800ac24:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ac26:	1b5d      	subs	r5, r3, r5
 800ac28:	1e6b      	subs	r3, r5, #1
 800ac2a:	9305      	str	r3, [sp, #20]
 800ac2c:	bf45      	ittet	mi
 800ac2e:	f1c5 0301 	rsbmi	r3, r5, #1
 800ac32:	9304      	strmi	r3, [sp, #16]
 800ac34:	2300      	movpl	r3, #0
 800ac36:	2300      	movmi	r3, #0
 800ac38:	bf4c      	ite	mi
 800ac3a:	9305      	strmi	r3, [sp, #20]
 800ac3c:	9304      	strpl	r3, [sp, #16]
 800ac3e:	9b00      	ldr	r3, [sp, #0]
 800ac40:	2b00      	cmp	r3, #0
 800ac42:	db3d      	blt.n	800acc0 <_dtoa_r+0x248>
 800ac44:	9b05      	ldr	r3, [sp, #20]
 800ac46:	9a00      	ldr	r2, [sp, #0]
 800ac48:	920a      	str	r2, [sp, #40]	; 0x28
 800ac4a:	4413      	add	r3, r2
 800ac4c:	9305      	str	r3, [sp, #20]
 800ac4e:	2300      	movs	r3, #0
 800ac50:	9307      	str	r3, [sp, #28]
 800ac52:	9b06      	ldr	r3, [sp, #24]
 800ac54:	2b09      	cmp	r3, #9
 800ac56:	f200 8089 	bhi.w	800ad6c <_dtoa_r+0x2f4>
 800ac5a:	2b05      	cmp	r3, #5
 800ac5c:	bfc4      	itt	gt
 800ac5e:	3b04      	subgt	r3, #4
 800ac60:	9306      	strgt	r3, [sp, #24]
 800ac62:	9b06      	ldr	r3, [sp, #24]
 800ac64:	f1a3 0302 	sub.w	r3, r3, #2
 800ac68:	bfcc      	ite	gt
 800ac6a:	2500      	movgt	r5, #0
 800ac6c:	2501      	movle	r5, #1
 800ac6e:	2b03      	cmp	r3, #3
 800ac70:	f200 8087 	bhi.w	800ad82 <_dtoa_r+0x30a>
 800ac74:	e8df f003 	tbb	[pc, r3]
 800ac78:	59383a2d 	.word	0x59383a2d
 800ac7c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800ac80:	441d      	add	r5, r3
 800ac82:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800ac86:	2b20      	cmp	r3, #32
 800ac88:	bfc1      	itttt	gt
 800ac8a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800ac8e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800ac92:	fa0b f303 	lslgt.w	r3, fp, r3
 800ac96:	fa26 f000 	lsrgt.w	r0, r6, r0
 800ac9a:	bfda      	itte	le
 800ac9c:	f1c3 0320 	rsble	r3, r3, #32
 800aca0:	fa06 f003 	lslle.w	r0, r6, r3
 800aca4:	4318      	orrgt	r0, r3
 800aca6:	f7f5 fc4d 	bl	8000544 <__aeabi_ui2d>
 800acaa:	2301      	movs	r3, #1
 800acac:	4606      	mov	r6, r0
 800acae:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800acb2:	3d01      	subs	r5, #1
 800acb4:	930e      	str	r3, [sp, #56]	; 0x38
 800acb6:	e76a      	b.n	800ab8e <_dtoa_r+0x116>
 800acb8:	2301      	movs	r3, #1
 800acba:	e7b2      	b.n	800ac22 <_dtoa_r+0x1aa>
 800acbc:	900b      	str	r0, [sp, #44]	; 0x2c
 800acbe:	e7b1      	b.n	800ac24 <_dtoa_r+0x1ac>
 800acc0:	9b04      	ldr	r3, [sp, #16]
 800acc2:	9a00      	ldr	r2, [sp, #0]
 800acc4:	1a9b      	subs	r3, r3, r2
 800acc6:	9304      	str	r3, [sp, #16]
 800acc8:	4253      	negs	r3, r2
 800acca:	9307      	str	r3, [sp, #28]
 800accc:	2300      	movs	r3, #0
 800acce:	930a      	str	r3, [sp, #40]	; 0x28
 800acd0:	e7bf      	b.n	800ac52 <_dtoa_r+0x1da>
 800acd2:	2300      	movs	r3, #0
 800acd4:	9308      	str	r3, [sp, #32]
 800acd6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800acd8:	2b00      	cmp	r3, #0
 800acda:	dc55      	bgt.n	800ad88 <_dtoa_r+0x310>
 800acdc:	2301      	movs	r3, #1
 800acde:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800ace2:	461a      	mov	r2, r3
 800ace4:	9209      	str	r2, [sp, #36]	; 0x24
 800ace6:	e00c      	b.n	800ad02 <_dtoa_r+0x28a>
 800ace8:	2301      	movs	r3, #1
 800acea:	e7f3      	b.n	800acd4 <_dtoa_r+0x25c>
 800acec:	2300      	movs	r3, #0
 800acee:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800acf0:	9308      	str	r3, [sp, #32]
 800acf2:	9b00      	ldr	r3, [sp, #0]
 800acf4:	4413      	add	r3, r2
 800acf6:	9302      	str	r3, [sp, #8]
 800acf8:	3301      	adds	r3, #1
 800acfa:	2b01      	cmp	r3, #1
 800acfc:	9303      	str	r3, [sp, #12]
 800acfe:	bfb8      	it	lt
 800ad00:	2301      	movlt	r3, #1
 800ad02:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800ad04:	2200      	movs	r2, #0
 800ad06:	6042      	str	r2, [r0, #4]
 800ad08:	2204      	movs	r2, #4
 800ad0a:	f102 0614 	add.w	r6, r2, #20
 800ad0e:	429e      	cmp	r6, r3
 800ad10:	6841      	ldr	r1, [r0, #4]
 800ad12:	d93d      	bls.n	800ad90 <_dtoa_r+0x318>
 800ad14:	4620      	mov	r0, r4
 800ad16:	f000 fcb7 	bl	800b688 <_Balloc>
 800ad1a:	9001      	str	r0, [sp, #4]
 800ad1c:	2800      	cmp	r0, #0
 800ad1e:	d13b      	bne.n	800ad98 <_dtoa_r+0x320>
 800ad20:	4b11      	ldr	r3, [pc, #68]	; (800ad68 <_dtoa_r+0x2f0>)
 800ad22:	4602      	mov	r2, r0
 800ad24:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800ad28:	e6c0      	b.n	800aaac <_dtoa_r+0x34>
 800ad2a:	2301      	movs	r3, #1
 800ad2c:	e7df      	b.n	800acee <_dtoa_r+0x276>
 800ad2e:	bf00      	nop
 800ad30:	636f4361 	.word	0x636f4361
 800ad34:	3fd287a7 	.word	0x3fd287a7
 800ad38:	8b60c8b3 	.word	0x8b60c8b3
 800ad3c:	3fc68a28 	.word	0x3fc68a28
 800ad40:	509f79fb 	.word	0x509f79fb
 800ad44:	3fd34413 	.word	0x3fd34413
 800ad48:	0800e3c5 	.word	0x0800e3c5
 800ad4c:	0800e3dc 	.word	0x0800e3dc
 800ad50:	7ff00000 	.word	0x7ff00000
 800ad54:	0800e3c1 	.word	0x0800e3c1
 800ad58:	0800e3b8 	.word	0x0800e3b8
 800ad5c:	0800e395 	.word	0x0800e395
 800ad60:	3ff80000 	.word	0x3ff80000
 800ad64:	0800e4d0 	.word	0x0800e4d0
 800ad68:	0800e437 	.word	0x0800e437
 800ad6c:	2501      	movs	r5, #1
 800ad6e:	2300      	movs	r3, #0
 800ad70:	9306      	str	r3, [sp, #24]
 800ad72:	9508      	str	r5, [sp, #32]
 800ad74:	f04f 33ff 	mov.w	r3, #4294967295
 800ad78:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800ad7c:	2200      	movs	r2, #0
 800ad7e:	2312      	movs	r3, #18
 800ad80:	e7b0      	b.n	800ace4 <_dtoa_r+0x26c>
 800ad82:	2301      	movs	r3, #1
 800ad84:	9308      	str	r3, [sp, #32]
 800ad86:	e7f5      	b.n	800ad74 <_dtoa_r+0x2fc>
 800ad88:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ad8a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800ad8e:	e7b8      	b.n	800ad02 <_dtoa_r+0x28a>
 800ad90:	3101      	adds	r1, #1
 800ad92:	6041      	str	r1, [r0, #4]
 800ad94:	0052      	lsls	r2, r2, #1
 800ad96:	e7b8      	b.n	800ad0a <_dtoa_r+0x292>
 800ad98:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ad9a:	9a01      	ldr	r2, [sp, #4]
 800ad9c:	601a      	str	r2, [r3, #0]
 800ad9e:	9b03      	ldr	r3, [sp, #12]
 800ada0:	2b0e      	cmp	r3, #14
 800ada2:	f200 809d 	bhi.w	800aee0 <_dtoa_r+0x468>
 800ada6:	2d00      	cmp	r5, #0
 800ada8:	f000 809a 	beq.w	800aee0 <_dtoa_r+0x468>
 800adac:	9b00      	ldr	r3, [sp, #0]
 800adae:	2b00      	cmp	r3, #0
 800adb0:	dd32      	ble.n	800ae18 <_dtoa_r+0x3a0>
 800adb2:	4ab7      	ldr	r2, [pc, #732]	; (800b090 <_dtoa_r+0x618>)
 800adb4:	f003 030f 	and.w	r3, r3, #15
 800adb8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800adbc:	e9d3 8900 	ldrd	r8, r9, [r3]
 800adc0:	9b00      	ldr	r3, [sp, #0]
 800adc2:	05d8      	lsls	r0, r3, #23
 800adc4:	ea4f 1723 	mov.w	r7, r3, asr #4
 800adc8:	d516      	bpl.n	800adf8 <_dtoa_r+0x380>
 800adca:	4bb2      	ldr	r3, [pc, #712]	; (800b094 <_dtoa_r+0x61c>)
 800adcc:	ec51 0b19 	vmov	r0, r1, d9
 800add0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800add4:	f7f5 fd5a 	bl	800088c <__aeabi_ddiv>
 800add8:	f007 070f 	and.w	r7, r7, #15
 800addc:	4682      	mov	sl, r0
 800adde:	468b      	mov	fp, r1
 800ade0:	2503      	movs	r5, #3
 800ade2:	4eac      	ldr	r6, [pc, #688]	; (800b094 <_dtoa_r+0x61c>)
 800ade4:	b957      	cbnz	r7, 800adfc <_dtoa_r+0x384>
 800ade6:	4642      	mov	r2, r8
 800ade8:	464b      	mov	r3, r9
 800adea:	4650      	mov	r0, sl
 800adec:	4659      	mov	r1, fp
 800adee:	f7f5 fd4d 	bl	800088c <__aeabi_ddiv>
 800adf2:	4682      	mov	sl, r0
 800adf4:	468b      	mov	fp, r1
 800adf6:	e028      	b.n	800ae4a <_dtoa_r+0x3d2>
 800adf8:	2502      	movs	r5, #2
 800adfa:	e7f2      	b.n	800ade2 <_dtoa_r+0x36a>
 800adfc:	07f9      	lsls	r1, r7, #31
 800adfe:	d508      	bpl.n	800ae12 <_dtoa_r+0x39a>
 800ae00:	4640      	mov	r0, r8
 800ae02:	4649      	mov	r1, r9
 800ae04:	e9d6 2300 	ldrd	r2, r3, [r6]
 800ae08:	f7f5 fc16 	bl	8000638 <__aeabi_dmul>
 800ae0c:	3501      	adds	r5, #1
 800ae0e:	4680      	mov	r8, r0
 800ae10:	4689      	mov	r9, r1
 800ae12:	107f      	asrs	r7, r7, #1
 800ae14:	3608      	adds	r6, #8
 800ae16:	e7e5      	b.n	800ade4 <_dtoa_r+0x36c>
 800ae18:	f000 809b 	beq.w	800af52 <_dtoa_r+0x4da>
 800ae1c:	9b00      	ldr	r3, [sp, #0]
 800ae1e:	4f9d      	ldr	r7, [pc, #628]	; (800b094 <_dtoa_r+0x61c>)
 800ae20:	425e      	negs	r6, r3
 800ae22:	4b9b      	ldr	r3, [pc, #620]	; (800b090 <_dtoa_r+0x618>)
 800ae24:	f006 020f 	and.w	r2, r6, #15
 800ae28:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ae2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae30:	ec51 0b19 	vmov	r0, r1, d9
 800ae34:	f7f5 fc00 	bl	8000638 <__aeabi_dmul>
 800ae38:	1136      	asrs	r6, r6, #4
 800ae3a:	4682      	mov	sl, r0
 800ae3c:	468b      	mov	fp, r1
 800ae3e:	2300      	movs	r3, #0
 800ae40:	2502      	movs	r5, #2
 800ae42:	2e00      	cmp	r6, #0
 800ae44:	d17a      	bne.n	800af3c <_dtoa_r+0x4c4>
 800ae46:	2b00      	cmp	r3, #0
 800ae48:	d1d3      	bne.n	800adf2 <_dtoa_r+0x37a>
 800ae4a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ae4c:	2b00      	cmp	r3, #0
 800ae4e:	f000 8082 	beq.w	800af56 <_dtoa_r+0x4de>
 800ae52:	4b91      	ldr	r3, [pc, #580]	; (800b098 <_dtoa_r+0x620>)
 800ae54:	2200      	movs	r2, #0
 800ae56:	4650      	mov	r0, sl
 800ae58:	4659      	mov	r1, fp
 800ae5a:	f7f5 fe5f 	bl	8000b1c <__aeabi_dcmplt>
 800ae5e:	2800      	cmp	r0, #0
 800ae60:	d079      	beq.n	800af56 <_dtoa_r+0x4de>
 800ae62:	9b03      	ldr	r3, [sp, #12]
 800ae64:	2b00      	cmp	r3, #0
 800ae66:	d076      	beq.n	800af56 <_dtoa_r+0x4de>
 800ae68:	9b02      	ldr	r3, [sp, #8]
 800ae6a:	2b00      	cmp	r3, #0
 800ae6c:	dd36      	ble.n	800aedc <_dtoa_r+0x464>
 800ae6e:	9b00      	ldr	r3, [sp, #0]
 800ae70:	4650      	mov	r0, sl
 800ae72:	4659      	mov	r1, fp
 800ae74:	1e5f      	subs	r7, r3, #1
 800ae76:	2200      	movs	r2, #0
 800ae78:	4b88      	ldr	r3, [pc, #544]	; (800b09c <_dtoa_r+0x624>)
 800ae7a:	f7f5 fbdd 	bl	8000638 <__aeabi_dmul>
 800ae7e:	9e02      	ldr	r6, [sp, #8]
 800ae80:	4682      	mov	sl, r0
 800ae82:	468b      	mov	fp, r1
 800ae84:	3501      	adds	r5, #1
 800ae86:	4628      	mov	r0, r5
 800ae88:	f7f5 fb6c 	bl	8000564 <__aeabi_i2d>
 800ae8c:	4652      	mov	r2, sl
 800ae8e:	465b      	mov	r3, fp
 800ae90:	f7f5 fbd2 	bl	8000638 <__aeabi_dmul>
 800ae94:	4b82      	ldr	r3, [pc, #520]	; (800b0a0 <_dtoa_r+0x628>)
 800ae96:	2200      	movs	r2, #0
 800ae98:	f7f5 fa18 	bl	80002cc <__adddf3>
 800ae9c:	46d0      	mov	r8, sl
 800ae9e:	46d9      	mov	r9, fp
 800aea0:	4682      	mov	sl, r0
 800aea2:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800aea6:	2e00      	cmp	r6, #0
 800aea8:	d158      	bne.n	800af5c <_dtoa_r+0x4e4>
 800aeaa:	4b7e      	ldr	r3, [pc, #504]	; (800b0a4 <_dtoa_r+0x62c>)
 800aeac:	2200      	movs	r2, #0
 800aeae:	4640      	mov	r0, r8
 800aeb0:	4649      	mov	r1, r9
 800aeb2:	f7f5 fa09 	bl	80002c8 <__aeabi_dsub>
 800aeb6:	4652      	mov	r2, sl
 800aeb8:	465b      	mov	r3, fp
 800aeba:	4680      	mov	r8, r0
 800aebc:	4689      	mov	r9, r1
 800aebe:	f7f5 fe4b 	bl	8000b58 <__aeabi_dcmpgt>
 800aec2:	2800      	cmp	r0, #0
 800aec4:	f040 8295 	bne.w	800b3f2 <_dtoa_r+0x97a>
 800aec8:	4652      	mov	r2, sl
 800aeca:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800aece:	4640      	mov	r0, r8
 800aed0:	4649      	mov	r1, r9
 800aed2:	f7f5 fe23 	bl	8000b1c <__aeabi_dcmplt>
 800aed6:	2800      	cmp	r0, #0
 800aed8:	f040 8289 	bne.w	800b3ee <_dtoa_r+0x976>
 800aedc:	ec5b ab19 	vmov	sl, fp, d9
 800aee0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800aee2:	2b00      	cmp	r3, #0
 800aee4:	f2c0 8148 	blt.w	800b178 <_dtoa_r+0x700>
 800aee8:	9a00      	ldr	r2, [sp, #0]
 800aeea:	2a0e      	cmp	r2, #14
 800aeec:	f300 8144 	bgt.w	800b178 <_dtoa_r+0x700>
 800aef0:	4b67      	ldr	r3, [pc, #412]	; (800b090 <_dtoa_r+0x618>)
 800aef2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800aef6:	e9d3 8900 	ldrd	r8, r9, [r3]
 800aefa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aefc:	2b00      	cmp	r3, #0
 800aefe:	f280 80d5 	bge.w	800b0ac <_dtoa_r+0x634>
 800af02:	9b03      	ldr	r3, [sp, #12]
 800af04:	2b00      	cmp	r3, #0
 800af06:	f300 80d1 	bgt.w	800b0ac <_dtoa_r+0x634>
 800af0a:	f040 826f 	bne.w	800b3ec <_dtoa_r+0x974>
 800af0e:	4b65      	ldr	r3, [pc, #404]	; (800b0a4 <_dtoa_r+0x62c>)
 800af10:	2200      	movs	r2, #0
 800af12:	4640      	mov	r0, r8
 800af14:	4649      	mov	r1, r9
 800af16:	f7f5 fb8f 	bl	8000638 <__aeabi_dmul>
 800af1a:	4652      	mov	r2, sl
 800af1c:	465b      	mov	r3, fp
 800af1e:	f7f5 fe11 	bl	8000b44 <__aeabi_dcmpge>
 800af22:	9e03      	ldr	r6, [sp, #12]
 800af24:	4637      	mov	r7, r6
 800af26:	2800      	cmp	r0, #0
 800af28:	f040 8245 	bne.w	800b3b6 <_dtoa_r+0x93e>
 800af2c:	9d01      	ldr	r5, [sp, #4]
 800af2e:	2331      	movs	r3, #49	; 0x31
 800af30:	f805 3b01 	strb.w	r3, [r5], #1
 800af34:	9b00      	ldr	r3, [sp, #0]
 800af36:	3301      	adds	r3, #1
 800af38:	9300      	str	r3, [sp, #0]
 800af3a:	e240      	b.n	800b3be <_dtoa_r+0x946>
 800af3c:	07f2      	lsls	r2, r6, #31
 800af3e:	d505      	bpl.n	800af4c <_dtoa_r+0x4d4>
 800af40:	e9d7 2300 	ldrd	r2, r3, [r7]
 800af44:	f7f5 fb78 	bl	8000638 <__aeabi_dmul>
 800af48:	3501      	adds	r5, #1
 800af4a:	2301      	movs	r3, #1
 800af4c:	1076      	asrs	r6, r6, #1
 800af4e:	3708      	adds	r7, #8
 800af50:	e777      	b.n	800ae42 <_dtoa_r+0x3ca>
 800af52:	2502      	movs	r5, #2
 800af54:	e779      	b.n	800ae4a <_dtoa_r+0x3d2>
 800af56:	9f00      	ldr	r7, [sp, #0]
 800af58:	9e03      	ldr	r6, [sp, #12]
 800af5a:	e794      	b.n	800ae86 <_dtoa_r+0x40e>
 800af5c:	9901      	ldr	r1, [sp, #4]
 800af5e:	4b4c      	ldr	r3, [pc, #304]	; (800b090 <_dtoa_r+0x618>)
 800af60:	4431      	add	r1, r6
 800af62:	910d      	str	r1, [sp, #52]	; 0x34
 800af64:	9908      	ldr	r1, [sp, #32]
 800af66:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800af6a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800af6e:	2900      	cmp	r1, #0
 800af70:	d043      	beq.n	800affa <_dtoa_r+0x582>
 800af72:	494d      	ldr	r1, [pc, #308]	; (800b0a8 <_dtoa_r+0x630>)
 800af74:	2000      	movs	r0, #0
 800af76:	f7f5 fc89 	bl	800088c <__aeabi_ddiv>
 800af7a:	4652      	mov	r2, sl
 800af7c:	465b      	mov	r3, fp
 800af7e:	f7f5 f9a3 	bl	80002c8 <__aeabi_dsub>
 800af82:	9d01      	ldr	r5, [sp, #4]
 800af84:	4682      	mov	sl, r0
 800af86:	468b      	mov	fp, r1
 800af88:	4649      	mov	r1, r9
 800af8a:	4640      	mov	r0, r8
 800af8c:	f7f5 fe04 	bl	8000b98 <__aeabi_d2iz>
 800af90:	4606      	mov	r6, r0
 800af92:	f7f5 fae7 	bl	8000564 <__aeabi_i2d>
 800af96:	4602      	mov	r2, r0
 800af98:	460b      	mov	r3, r1
 800af9a:	4640      	mov	r0, r8
 800af9c:	4649      	mov	r1, r9
 800af9e:	f7f5 f993 	bl	80002c8 <__aeabi_dsub>
 800afa2:	3630      	adds	r6, #48	; 0x30
 800afa4:	f805 6b01 	strb.w	r6, [r5], #1
 800afa8:	4652      	mov	r2, sl
 800afaa:	465b      	mov	r3, fp
 800afac:	4680      	mov	r8, r0
 800afae:	4689      	mov	r9, r1
 800afb0:	f7f5 fdb4 	bl	8000b1c <__aeabi_dcmplt>
 800afb4:	2800      	cmp	r0, #0
 800afb6:	d163      	bne.n	800b080 <_dtoa_r+0x608>
 800afb8:	4642      	mov	r2, r8
 800afba:	464b      	mov	r3, r9
 800afbc:	4936      	ldr	r1, [pc, #216]	; (800b098 <_dtoa_r+0x620>)
 800afbe:	2000      	movs	r0, #0
 800afc0:	f7f5 f982 	bl	80002c8 <__aeabi_dsub>
 800afc4:	4652      	mov	r2, sl
 800afc6:	465b      	mov	r3, fp
 800afc8:	f7f5 fda8 	bl	8000b1c <__aeabi_dcmplt>
 800afcc:	2800      	cmp	r0, #0
 800afce:	f040 80b5 	bne.w	800b13c <_dtoa_r+0x6c4>
 800afd2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800afd4:	429d      	cmp	r5, r3
 800afd6:	d081      	beq.n	800aedc <_dtoa_r+0x464>
 800afd8:	4b30      	ldr	r3, [pc, #192]	; (800b09c <_dtoa_r+0x624>)
 800afda:	2200      	movs	r2, #0
 800afdc:	4650      	mov	r0, sl
 800afde:	4659      	mov	r1, fp
 800afe0:	f7f5 fb2a 	bl	8000638 <__aeabi_dmul>
 800afe4:	4b2d      	ldr	r3, [pc, #180]	; (800b09c <_dtoa_r+0x624>)
 800afe6:	4682      	mov	sl, r0
 800afe8:	468b      	mov	fp, r1
 800afea:	4640      	mov	r0, r8
 800afec:	4649      	mov	r1, r9
 800afee:	2200      	movs	r2, #0
 800aff0:	f7f5 fb22 	bl	8000638 <__aeabi_dmul>
 800aff4:	4680      	mov	r8, r0
 800aff6:	4689      	mov	r9, r1
 800aff8:	e7c6      	b.n	800af88 <_dtoa_r+0x510>
 800affa:	4650      	mov	r0, sl
 800affc:	4659      	mov	r1, fp
 800affe:	f7f5 fb1b 	bl	8000638 <__aeabi_dmul>
 800b002:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b004:	9d01      	ldr	r5, [sp, #4]
 800b006:	930f      	str	r3, [sp, #60]	; 0x3c
 800b008:	4682      	mov	sl, r0
 800b00a:	468b      	mov	fp, r1
 800b00c:	4649      	mov	r1, r9
 800b00e:	4640      	mov	r0, r8
 800b010:	f7f5 fdc2 	bl	8000b98 <__aeabi_d2iz>
 800b014:	4606      	mov	r6, r0
 800b016:	f7f5 faa5 	bl	8000564 <__aeabi_i2d>
 800b01a:	3630      	adds	r6, #48	; 0x30
 800b01c:	4602      	mov	r2, r0
 800b01e:	460b      	mov	r3, r1
 800b020:	4640      	mov	r0, r8
 800b022:	4649      	mov	r1, r9
 800b024:	f7f5 f950 	bl	80002c8 <__aeabi_dsub>
 800b028:	f805 6b01 	strb.w	r6, [r5], #1
 800b02c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b02e:	429d      	cmp	r5, r3
 800b030:	4680      	mov	r8, r0
 800b032:	4689      	mov	r9, r1
 800b034:	f04f 0200 	mov.w	r2, #0
 800b038:	d124      	bne.n	800b084 <_dtoa_r+0x60c>
 800b03a:	4b1b      	ldr	r3, [pc, #108]	; (800b0a8 <_dtoa_r+0x630>)
 800b03c:	4650      	mov	r0, sl
 800b03e:	4659      	mov	r1, fp
 800b040:	f7f5 f944 	bl	80002cc <__adddf3>
 800b044:	4602      	mov	r2, r0
 800b046:	460b      	mov	r3, r1
 800b048:	4640      	mov	r0, r8
 800b04a:	4649      	mov	r1, r9
 800b04c:	f7f5 fd84 	bl	8000b58 <__aeabi_dcmpgt>
 800b050:	2800      	cmp	r0, #0
 800b052:	d173      	bne.n	800b13c <_dtoa_r+0x6c4>
 800b054:	4652      	mov	r2, sl
 800b056:	465b      	mov	r3, fp
 800b058:	4913      	ldr	r1, [pc, #76]	; (800b0a8 <_dtoa_r+0x630>)
 800b05a:	2000      	movs	r0, #0
 800b05c:	f7f5 f934 	bl	80002c8 <__aeabi_dsub>
 800b060:	4602      	mov	r2, r0
 800b062:	460b      	mov	r3, r1
 800b064:	4640      	mov	r0, r8
 800b066:	4649      	mov	r1, r9
 800b068:	f7f5 fd58 	bl	8000b1c <__aeabi_dcmplt>
 800b06c:	2800      	cmp	r0, #0
 800b06e:	f43f af35 	beq.w	800aedc <_dtoa_r+0x464>
 800b072:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800b074:	1e6b      	subs	r3, r5, #1
 800b076:	930f      	str	r3, [sp, #60]	; 0x3c
 800b078:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800b07c:	2b30      	cmp	r3, #48	; 0x30
 800b07e:	d0f8      	beq.n	800b072 <_dtoa_r+0x5fa>
 800b080:	9700      	str	r7, [sp, #0]
 800b082:	e049      	b.n	800b118 <_dtoa_r+0x6a0>
 800b084:	4b05      	ldr	r3, [pc, #20]	; (800b09c <_dtoa_r+0x624>)
 800b086:	f7f5 fad7 	bl	8000638 <__aeabi_dmul>
 800b08a:	4680      	mov	r8, r0
 800b08c:	4689      	mov	r9, r1
 800b08e:	e7bd      	b.n	800b00c <_dtoa_r+0x594>
 800b090:	0800e4d0 	.word	0x0800e4d0
 800b094:	0800e4a8 	.word	0x0800e4a8
 800b098:	3ff00000 	.word	0x3ff00000
 800b09c:	40240000 	.word	0x40240000
 800b0a0:	401c0000 	.word	0x401c0000
 800b0a4:	40140000 	.word	0x40140000
 800b0a8:	3fe00000 	.word	0x3fe00000
 800b0ac:	9d01      	ldr	r5, [sp, #4]
 800b0ae:	4656      	mov	r6, sl
 800b0b0:	465f      	mov	r7, fp
 800b0b2:	4642      	mov	r2, r8
 800b0b4:	464b      	mov	r3, r9
 800b0b6:	4630      	mov	r0, r6
 800b0b8:	4639      	mov	r1, r7
 800b0ba:	f7f5 fbe7 	bl	800088c <__aeabi_ddiv>
 800b0be:	f7f5 fd6b 	bl	8000b98 <__aeabi_d2iz>
 800b0c2:	4682      	mov	sl, r0
 800b0c4:	f7f5 fa4e 	bl	8000564 <__aeabi_i2d>
 800b0c8:	4642      	mov	r2, r8
 800b0ca:	464b      	mov	r3, r9
 800b0cc:	f7f5 fab4 	bl	8000638 <__aeabi_dmul>
 800b0d0:	4602      	mov	r2, r0
 800b0d2:	460b      	mov	r3, r1
 800b0d4:	4630      	mov	r0, r6
 800b0d6:	4639      	mov	r1, r7
 800b0d8:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800b0dc:	f7f5 f8f4 	bl	80002c8 <__aeabi_dsub>
 800b0e0:	f805 6b01 	strb.w	r6, [r5], #1
 800b0e4:	9e01      	ldr	r6, [sp, #4]
 800b0e6:	9f03      	ldr	r7, [sp, #12]
 800b0e8:	1bae      	subs	r6, r5, r6
 800b0ea:	42b7      	cmp	r7, r6
 800b0ec:	4602      	mov	r2, r0
 800b0ee:	460b      	mov	r3, r1
 800b0f0:	d135      	bne.n	800b15e <_dtoa_r+0x6e6>
 800b0f2:	f7f5 f8eb 	bl	80002cc <__adddf3>
 800b0f6:	4642      	mov	r2, r8
 800b0f8:	464b      	mov	r3, r9
 800b0fa:	4606      	mov	r6, r0
 800b0fc:	460f      	mov	r7, r1
 800b0fe:	f7f5 fd2b 	bl	8000b58 <__aeabi_dcmpgt>
 800b102:	b9d0      	cbnz	r0, 800b13a <_dtoa_r+0x6c2>
 800b104:	4642      	mov	r2, r8
 800b106:	464b      	mov	r3, r9
 800b108:	4630      	mov	r0, r6
 800b10a:	4639      	mov	r1, r7
 800b10c:	f7f5 fcfc 	bl	8000b08 <__aeabi_dcmpeq>
 800b110:	b110      	cbz	r0, 800b118 <_dtoa_r+0x6a0>
 800b112:	f01a 0f01 	tst.w	sl, #1
 800b116:	d110      	bne.n	800b13a <_dtoa_r+0x6c2>
 800b118:	4620      	mov	r0, r4
 800b11a:	ee18 1a10 	vmov	r1, s16
 800b11e:	f000 faf3 	bl	800b708 <_Bfree>
 800b122:	2300      	movs	r3, #0
 800b124:	9800      	ldr	r0, [sp, #0]
 800b126:	702b      	strb	r3, [r5, #0]
 800b128:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b12a:	3001      	adds	r0, #1
 800b12c:	6018      	str	r0, [r3, #0]
 800b12e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b130:	2b00      	cmp	r3, #0
 800b132:	f43f acf1 	beq.w	800ab18 <_dtoa_r+0xa0>
 800b136:	601d      	str	r5, [r3, #0]
 800b138:	e4ee      	b.n	800ab18 <_dtoa_r+0xa0>
 800b13a:	9f00      	ldr	r7, [sp, #0]
 800b13c:	462b      	mov	r3, r5
 800b13e:	461d      	mov	r5, r3
 800b140:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b144:	2a39      	cmp	r2, #57	; 0x39
 800b146:	d106      	bne.n	800b156 <_dtoa_r+0x6de>
 800b148:	9a01      	ldr	r2, [sp, #4]
 800b14a:	429a      	cmp	r2, r3
 800b14c:	d1f7      	bne.n	800b13e <_dtoa_r+0x6c6>
 800b14e:	9901      	ldr	r1, [sp, #4]
 800b150:	2230      	movs	r2, #48	; 0x30
 800b152:	3701      	adds	r7, #1
 800b154:	700a      	strb	r2, [r1, #0]
 800b156:	781a      	ldrb	r2, [r3, #0]
 800b158:	3201      	adds	r2, #1
 800b15a:	701a      	strb	r2, [r3, #0]
 800b15c:	e790      	b.n	800b080 <_dtoa_r+0x608>
 800b15e:	4ba6      	ldr	r3, [pc, #664]	; (800b3f8 <_dtoa_r+0x980>)
 800b160:	2200      	movs	r2, #0
 800b162:	f7f5 fa69 	bl	8000638 <__aeabi_dmul>
 800b166:	2200      	movs	r2, #0
 800b168:	2300      	movs	r3, #0
 800b16a:	4606      	mov	r6, r0
 800b16c:	460f      	mov	r7, r1
 800b16e:	f7f5 fccb 	bl	8000b08 <__aeabi_dcmpeq>
 800b172:	2800      	cmp	r0, #0
 800b174:	d09d      	beq.n	800b0b2 <_dtoa_r+0x63a>
 800b176:	e7cf      	b.n	800b118 <_dtoa_r+0x6a0>
 800b178:	9a08      	ldr	r2, [sp, #32]
 800b17a:	2a00      	cmp	r2, #0
 800b17c:	f000 80d7 	beq.w	800b32e <_dtoa_r+0x8b6>
 800b180:	9a06      	ldr	r2, [sp, #24]
 800b182:	2a01      	cmp	r2, #1
 800b184:	f300 80ba 	bgt.w	800b2fc <_dtoa_r+0x884>
 800b188:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b18a:	2a00      	cmp	r2, #0
 800b18c:	f000 80b2 	beq.w	800b2f4 <_dtoa_r+0x87c>
 800b190:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800b194:	9e07      	ldr	r6, [sp, #28]
 800b196:	9d04      	ldr	r5, [sp, #16]
 800b198:	9a04      	ldr	r2, [sp, #16]
 800b19a:	441a      	add	r2, r3
 800b19c:	9204      	str	r2, [sp, #16]
 800b19e:	9a05      	ldr	r2, [sp, #20]
 800b1a0:	2101      	movs	r1, #1
 800b1a2:	441a      	add	r2, r3
 800b1a4:	4620      	mov	r0, r4
 800b1a6:	9205      	str	r2, [sp, #20]
 800b1a8:	f000 fb66 	bl	800b878 <__i2b>
 800b1ac:	4607      	mov	r7, r0
 800b1ae:	2d00      	cmp	r5, #0
 800b1b0:	dd0c      	ble.n	800b1cc <_dtoa_r+0x754>
 800b1b2:	9b05      	ldr	r3, [sp, #20]
 800b1b4:	2b00      	cmp	r3, #0
 800b1b6:	dd09      	ble.n	800b1cc <_dtoa_r+0x754>
 800b1b8:	42ab      	cmp	r3, r5
 800b1ba:	9a04      	ldr	r2, [sp, #16]
 800b1bc:	bfa8      	it	ge
 800b1be:	462b      	movge	r3, r5
 800b1c0:	1ad2      	subs	r2, r2, r3
 800b1c2:	9204      	str	r2, [sp, #16]
 800b1c4:	9a05      	ldr	r2, [sp, #20]
 800b1c6:	1aed      	subs	r5, r5, r3
 800b1c8:	1ad3      	subs	r3, r2, r3
 800b1ca:	9305      	str	r3, [sp, #20]
 800b1cc:	9b07      	ldr	r3, [sp, #28]
 800b1ce:	b31b      	cbz	r3, 800b218 <_dtoa_r+0x7a0>
 800b1d0:	9b08      	ldr	r3, [sp, #32]
 800b1d2:	2b00      	cmp	r3, #0
 800b1d4:	f000 80af 	beq.w	800b336 <_dtoa_r+0x8be>
 800b1d8:	2e00      	cmp	r6, #0
 800b1da:	dd13      	ble.n	800b204 <_dtoa_r+0x78c>
 800b1dc:	4639      	mov	r1, r7
 800b1de:	4632      	mov	r2, r6
 800b1e0:	4620      	mov	r0, r4
 800b1e2:	f000 fc09 	bl	800b9f8 <__pow5mult>
 800b1e6:	ee18 2a10 	vmov	r2, s16
 800b1ea:	4601      	mov	r1, r0
 800b1ec:	4607      	mov	r7, r0
 800b1ee:	4620      	mov	r0, r4
 800b1f0:	f000 fb58 	bl	800b8a4 <__multiply>
 800b1f4:	ee18 1a10 	vmov	r1, s16
 800b1f8:	4680      	mov	r8, r0
 800b1fa:	4620      	mov	r0, r4
 800b1fc:	f000 fa84 	bl	800b708 <_Bfree>
 800b200:	ee08 8a10 	vmov	s16, r8
 800b204:	9b07      	ldr	r3, [sp, #28]
 800b206:	1b9a      	subs	r2, r3, r6
 800b208:	d006      	beq.n	800b218 <_dtoa_r+0x7a0>
 800b20a:	ee18 1a10 	vmov	r1, s16
 800b20e:	4620      	mov	r0, r4
 800b210:	f000 fbf2 	bl	800b9f8 <__pow5mult>
 800b214:	ee08 0a10 	vmov	s16, r0
 800b218:	2101      	movs	r1, #1
 800b21a:	4620      	mov	r0, r4
 800b21c:	f000 fb2c 	bl	800b878 <__i2b>
 800b220:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b222:	2b00      	cmp	r3, #0
 800b224:	4606      	mov	r6, r0
 800b226:	f340 8088 	ble.w	800b33a <_dtoa_r+0x8c2>
 800b22a:	461a      	mov	r2, r3
 800b22c:	4601      	mov	r1, r0
 800b22e:	4620      	mov	r0, r4
 800b230:	f000 fbe2 	bl	800b9f8 <__pow5mult>
 800b234:	9b06      	ldr	r3, [sp, #24]
 800b236:	2b01      	cmp	r3, #1
 800b238:	4606      	mov	r6, r0
 800b23a:	f340 8081 	ble.w	800b340 <_dtoa_r+0x8c8>
 800b23e:	f04f 0800 	mov.w	r8, #0
 800b242:	6933      	ldr	r3, [r6, #16]
 800b244:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800b248:	6918      	ldr	r0, [r3, #16]
 800b24a:	f000 fac5 	bl	800b7d8 <__hi0bits>
 800b24e:	f1c0 0020 	rsb	r0, r0, #32
 800b252:	9b05      	ldr	r3, [sp, #20]
 800b254:	4418      	add	r0, r3
 800b256:	f010 001f 	ands.w	r0, r0, #31
 800b25a:	f000 8092 	beq.w	800b382 <_dtoa_r+0x90a>
 800b25e:	f1c0 0320 	rsb	r3, r0, #32
 800b262:	2b04      	cmp	r3, #4
 800b264:	f340 808a 	ble.w	800b37c <_dtoa_r+0x904>
 800b268:	f1c0 001c 	rsb	r0, r0, #28
 800b26c:	9b04      	ldr	r3, [sp, #16]
 800b26e:	4403      	add	r3, r0
 800b270:	9304      	str	r3, [sp, #16]
 800b272:	9b05      	ldr	r3, [sp, #20]
 800b274:	4403      	add	r3, r0
 800b276:	4405      	add	r5, r0
 800b278:	9305      	str	r3, [sp, #20]
 800b27a:	9b04      	ldr	r3, [sp, #16]
 800b27c:	2b00      	cmp	r3, #0
 800b27e:	dd07      	ble.n	800b290 <_dtoa_r+0x818>
 800b280:	ee18 1a10 	vmov	r1, s16
 800b284:	461a      	mov	r2, r3
 800b286:	4620      	mov	r0, r4
 800b288:	f000 fc10 	bl	800baac <__lshift>
 800b28c:	ee08 0a10 	vmov	s16, r0
 800b290:	9b05      	ldr	r3, [sp, #20]
 800b292:	2b00      	cmp	r3, #0
 800b294:	dd05      	ble.n	800b2a2 <_dtoa_r+0x82a>
 800b296:	4631      	mov	r1, r6
 800b298:	461a      	mov	r2, r3
 800b29a:	4620      	mov	r0, r4
 800b29c:	f000 fc06 	bl	800baac <__lshift>
 800b2a0:	4606      	mov	r6, r0
 800b2a2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b2a4:	2b00      	cmp	r3, #0
 800b2a6:	d06e      	beq.n	800b386 <_dtoa_r+0x90e>
 800b2a8:	ee18 0a10 	vmov	r0, s16
 800b2ac:	4631      	mov	r1, r6
 800b2ae:	f000 fc6d 	bl	800bb8c <__mcmp>
 800b2b2:	2800      	cmp	r0, #0
 800b2b4:	da67      	bge.n	800b386 <_dtoa_r+0x90e>
 800b2b6:	9b00      	ldr	r3, [sp, #0]
 800b2b8:	3b01      	subs	r3, #1
 800b2ba:	ee18 1a10 	vmov	r1, s16
 800b2be:	9300      	str	r3, [sp, #0]
 800b2c0:	220a      	movs	r2, #10
 800b2c2:	2300      	movs	r3, #0
 800b2c4:	4620      	mov	r0, r4
 800b2c6:	f000 fa41 	bl	800b74c <__multadd>
 800b2ca:	9b08      	ldr	r3, [sp, #32]
 800b2cc:	ee08 0a10 	vmov	s16, r0
 800b2d0:	2b00      	cmp	r3, #0
 800b2d2:	f000 81b1 	beq.w	800b638 <_dtoa_r+0xbc0>
 800b2d6:	2300      	movs	r3, #0
 800b2d8:	4639      	mov	r1, r7
 800b2da:	220a      	movs	r2, #10
 800b2dc:	4620      	mov	r0, r4
 800b2de:	f000 fa35 	bl	800b74c <__multadd>
 800b2e2:	9b02      	ldr	r3, [sp, #8]
 800b2e4:	2b00      	cmp	r3, #0
 800b2e6:	4607      	mov	r7, r0
 800b2e8:	f300 808e 	bgt.w	800b408 <_dtoa_r+0x990>
 800b2ec:	9b06      	ldr	r3, [sp, #24]
 800b2ee:	2b02      	cmp	r3, #2
 800b2f0:	dc51      	bgt.n	800b396 <_dtoa_r+0x91e>
 800b2f2:	e089      	b.n	800b408 <_dtoa_r+0x990>
 800b2f4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b2f6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800b2fa:	e74b      	b.n	800b194 <_dtoa_r+0x71c>
 800b2fc:	9b03      	ldr	r3, [sp, #12]
 800b2fe:	1e5e      	subs	r6, r3, #1
 800b300:	9b07      	ldr	r3, [sp, #28]
 800b302:	42b3      	cmp	r3, r6
 800b304:	bfbf      	itttt	lt
 800b306:	9b07      	ldrlt	r3, [sp, #28]
 800b308:	9607      	strlt	r6, [sp, #28]
 800b30a:	1af2      	sublt	r2, r6, r3
 800b30c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800b30e:	bfb6      	itet	lt
 800b310:	189b      	addlt	r3, r3, r2
 800b312:	1b9e      	subge	r6, r3, r6
 800b314:	930a      	strlt	r3, [sp, #40]	; 0x28
 800b316:	9b03      	ldr	r3, [sp, #12]
 800b318:	bfb8      	it	lt
 800b31a:	2600      	movlt	r6, #0
 800b31c:	2b00      	cmp	r3, #0
 800b31e:	bfb7      	itett	lt
 800b320:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800b324:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800b328:	1a9d      	sublt	r5, r3, r2
 800b32a:	2300      	movlt	r3, #0
 800b32c:	e734      	b.n	800b198 <_dtoa_r+0x720>
 800b32e:	9e07      	ldr	r6, [sp, #28]
 800b330:	9d04      	ldr	r5, [sp, #16]
 800b332:	9f08      	ldr	r7, [sp, #32]
 800b334:	e73b      	b.n	800b1ae <_dtoa_r+0x736>
 800b336:	9a07      	ldr	r2, [sp, #28]
 800b338:	e767      	b.n	800b20a <_dtoa_r+0x792>
 800b33a:	9b06      	ldr	r3, [sp, #24]
 800b33c:	2b01      	cmp	r3, #1
 800b33e:	dc18      	bgt.n	800b372 <_dtoa_r+0x8fa>
 800b340:	f1ba 0f00 	cmp.w	sl, #0
 800b344:	d115      	bne.n	800b372 <_dtoa_r+0x8fa>
 800b346:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b34a:	b993      	cbnz	r3, 800b372 <_dtoa_r+0x8fa>
 800b34c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800b350:	0d1b      	lsrs	r3, r3, #20
 800b352:	051b      	lsls	r3, r3, #20
 800b354:	b183      	cbz	r3, 800b378 <_dtoa_r+0x900>
 800b356:	9b04      	ldr	r3, [sp, #16]
 800b358:	3301      	adds	r3, #1
 800b35a:	9304      	str	r3, [sp, #16]
 800b35c:	9b05      	ldr	r3, [sp, #20]
 800b35e:	3301      	adds	r3, #1
 800b360:	9305      	str	r3, [sp, #20]
 800b362:	f04f 0801 	mov.w	r8, #1
 800b366:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b368:	2b00      	cmp	r3, #0
 800b36a:	f47f af6a 	bne.w	800b242 <_dtoa_r+0x7ca>
 800b36e:	2001      	movs	r0, #1
 800b370:	e76f      	b.n	800b252 <_dtoa_r+0x7da>
 800b372:	f04f 0800 	mov.w	r8, #0
 800b376:	e7f6      	b.n	800b366 <_dtoa_r+0x8ee>
 800b378:	4698      	mov	r8, r3
 800b37a:	e7f4      	b.n	800b366 <_dtoa_r+0x8ee>
 800b37c:	f43f af7d 	beq.w	800b27a <_dtoa_r+0x802>
 800b380:	4618      	mov	r0, r3
 800b382:	301c      	adds	r0, #28
 800b384:	e772      	b.n	800b26c <_dtoa_r+0x7f4>
 800b386:	9b03      	ldr	r3, [sp, #12]
 800b388:	2b00      	cmp	r3, #0
 800b38a:	dc37      	bgt.n	800b3fc <_dtoa_r+0x984>
 800b38c:	9b06      	ldr	r3, [sp, #24]
 800b38e:	2b02      	cmp	r3, #2
 800b390:	dd34      	ble.n	800b3fc <_dtoa_r+0x984>
 800b392:	9b03      	ldr	r3, [sp, #12]
 800b394:	9302      	str	r3, [sp, #8]
 800b396:	9b02      	ldr	r3, [sp, #8]
 800b398:	b96b      	cbnz	r3, 800b3b6 <_dtoa_r+0x93e>
 800b39a:	4631      	mov	r1, r6
 800b39c:	2205      	movs	r2, #5
 800b39e:	4620      	mov	r0, r4
 800b3a0:	f000 f9d4 	bl	800b74c <__multadd>
 800b3a4:	4601      	mov	r1, r0
 800b3a6:	4606      	mov	r6, r0
 800b3a8:	ee18 0a10 	vmov	r0, s16
 800b3ac:	f000 fbee 	bl	800bb8c <__mcmp>
 800b3b0:	2800      	cmp	r0, #0
 800b3b2:	f73f adbb 	bgt.w	800af2c <_dtoa_r+0x4b4>
 800b3b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b3b8:	9d01      	ldr	r5, [sp, #4]
 800b3ba:	43db      	mvns	r3, r3
 800b3bc:	9300      	str	r3, [sp, #0]
 800b3be:	f04f 0800 	mov.w	r8, #0
 800b3c2:	4631      	mov	r1, r6
 800b3c4:	4620      	mov	r0, r4
 800b3c6:	f000 f99f 	bl	800b708 <_Bfree>
 800b3ca:	2f00      	cmp	r7, #0
 800b3cc:	f43f aea4 	beq.w	800b118 <_dtoa_r+0x6a0>
 800b3d0:	f1b8 0f00 	cmp.w	r8, #0
 800b3d4:	d005      	beq.n	800b3e2 <_dtoa_r+0x96a>
 800b3d6:	45b8      	cmp	r8, r7
 800b3d8:	d003      	beq.n	800b3e2 <_dtoa_r+0x96a>
 800b3da:	4641      	mov	r1, r8
 800b3dc:	4620      	mov	r0, r4
 800b3de:	f000 f993 	bl	800b708 <_Bfree>
 800b3e2:	4639      	mov	r1, r7
 800b3e4:	4620      	mov	r0, r4
 800b3e6:	f000 f98f 	bl	800b708 <_Bfree>
 800b3ea:	e695      	b.n	800b118 <_dtoa_r+0x6a0>
 800b3ec:	2600      	movs	r6, #0
 800b3ee:	4637      	mov	r7, r6
 800b3f0:	e7e1      	b.n	800b3b6 <_dtoa_r+0x93e>
 800b3f2:	9700      	str	r7, [sp, #0]
 800b3f4:	4637      	mov	r7, r6
 800b3f6:	e599      	b.n	800af2c <_dtoa_r+0x4b4>
 800b3f8:	40240000 	.word	0x40240000
 800b3fc:	9b08      	ldr	r3, [sp, #32]
 800b3fe:	2b00      	cmp	r3, #0
 800b400:	f000 80ca 	beq.w	800b598 <_dtoa_r+0xb20>
 800b404:	9b03      	ldr	r3, [sp, #12]
 800b406:	9302      	str	r3, [sp, #8]
 800b408:	2d00      	cmp	r5, #0
 800b40a:	dd05      	ble.n	800b418 <_dtoa_r+0x9a0>
 800b40c:	4639      	mov	r1, r7
 800b40e:	462a      	mov	r2, r5
 800b410:	4620      	mov	r0, r4
 800b412:	f000 fb4b 	bl	800baac <__lshift>
 800b416:	4607      	mov	r7, r0
 800b418:	f1b8 0f00 	cmp.w	r8, #0
 800b41c:	d05b      	beq.n	800b4d6 <_dtoa_r+0xa5e>
 800b41e:	6879      	ldr	r1, [r7, #4]
 800b420:	4620      	mov	r0, r4
 800b422:	f000 f931 	bl	800b688 <_Balloc>
 800b426:	4605      	mov	r5, r0
 800b428:	b928      	cbnz	r0, 800b436 <_dtoa_r+0x9be>
 800b42a:	4b87      	ldr	r3, [pc, #540]	; (800b648 <_dtoa_r+0xbd0>)
 800b42c:	4602      	mov	r2, r0
 800b42e:	f240 21ea 	movw	r1, #746	; 0x2ea
 800b432:	f7ff bb3b 	b.w	800aaac <_dtoa_r+0x34>
 800b436:	693a      	ldr	r2, [r7, #16]
 800b438:	3202      	adds	r2, #2
 800b43a:	0092      	lsls	r2, r2, #2
 800b43c:	f107 010c 	add.w	r1, r7, #12
 800b440:	300c      	adds	r0, #12
 800b442:	f000 f913 	bl	800b66c <memcpy>
 800b446:	2201      	movs	r2, #1
 800b448:	4629      	mov	r1, r5
 800b44a:	4620      	mov	r0, r4
 800b44c:	f000 fb2e 	bl	800baac <__lshift>
 800b450:	9b01      	ldr	r3, [sp, #4]
 800b452:	f103 0901 	add.w	r9, r3, #1
 800b456:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800b45a:	4413      	add	r3, r2
 800b45c:	9305      	str	r3, [sp, #20]
 800b45e:	f00a 0301 	and.w	r3, sl, #1
 800b462:	46b8      	mov	r8, r7
 800b464:	9304      	str	r3, [sp, #16]
 800b466:	4607      	mov	r7, r0
 800b468:	4631      	mov	r1, r6
 800b46a:	ee18 0a10 	vmov	r0, s16
 800b46e:	f7ff fa77 	bl	800a960 <quorem>
 800b472:	4641      	mov	r1, r8
 800b474:	9002      	str	r0, [sp, #8]
 800b476:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800b47a:	ee18 0a10 	vmov	r0, s16
 800b47e:	f000 fb85 	bl	800bb8c <__mcmp>
 800b482:	463a      	mov	r2, r7
 800b484:	9003      	str	r0, [sp, #12]
 800b486:	4631      	mov	r1, r6
 800b488:	4620      	mov	r0, r4
 800b48a:	f000 fb9b 	bl	800bbc4 <__mdiff>
 800b48e:	68c2      	ldr	r2, [r0, #12]
 800b490:	f109 3bff 	add.w	fp, r9, #4294967295
 800b494:	4605      	mov	r5, r0
 800b496:	bb02      	cbnz	r2, 800b4da <_dtoa_r+0xa62>
 800b498:	4601      	mov	r1, r0
 800b49a:	ee18 0a10 	vmov	r0, s16
 800b49e:	f000 fb75 	bl	800bb8c <__mcmp>
 800b4a2:	4602      	mov	r2, r0
 800b4a4:	4629      	mov	r1, r5
 800b4a6:	4620      	mov	r0, r4
 800b4a8:	9207      	str	r2, [sp, #28]
 800b4aa:	f000 f92d 	bl	800b708 <_Bfree>
 800b4ae:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800b4b2:	ea43 0102 	orr.w	r1, r3, r2
 800b4b6:	9b04      	ldr	r3, [sp, #16]
 800b4b8:	430b      	orrs	r3, r1
 800b4ba:	464d      	mov	r5, r9
 800b4bc:	d10f      	bne.n	800b4de <_dtoa_r+0xa66>
 800b4be:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800b4c2:	d02a      	beq.n	800b51a <_dtoa_r+0xaa2>
 800b4c4:	9b03      	ldr	r3, [sp, #12]
 800b4c6:	2b00      	cmp	r3, #0
 800b4c8:	dd02      	ble.n	800b4d0 <_dtoa_r+0xa58>
 800b4ca:	9b02      	ldr	r3, [sp, #8]
 800b4cc:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800b4d0:	f88b a000 	strb.w	sl, [fp]
 800b4d4:	e775      	b.n	800b3c2 <_dtoa_r+0x94a>
 800b4d6:	4638      	mov	r0, r7
 800b4d8:	e7ba      	b.n	800b450 <_dtoa_r+0x9d8>
 800b4da:	2201      	movs	r2, #1
 800b4dc:	e7e2      	b.n	800b4a4 <_dtoa_r+0xa2c>
 800b4de:	9b03      	ldr	r3, [sp, #12]
 800b4e0:	2b00      	cmp	r3, #0
 800b4e2:	db04      	blt.n	800b4ee <_dtoa_r+0xa76>
 800b4e4:	9906      	ldr	r1, [sp, #24]
 800b4e6:	430b      	orrs	r3, r1
 800b4e8:	9904      	ldr	r1, [sp, #16]
 800b4ea:	430b      	orrs	r3, r1
 800b4ec:	d122      	bne.n	800b534 <_dtoa_r+0xabc>
 800b4ee:	2a00      	cmp	r2, #0
 800b4f0:	ddee      	ble.n	800b4d0 <_dtoa_r+0xa58>
 800b4f2:	ee18 1a10 	vmov	r1, s16
 800b4f6:	2201      	movs	r2, #1
 800b4f8:	4620      	mov	r0, r4
 800b4fa:	f000 fad7 	bl	800baac <__lshift>
 800b4fe:	4631      	mov	r1, r6
 800b500:	ee08 0a10 	vmov	s16, r0
 800b504:	f000 fb42 	bl	800bb8c <__mcmp>
 800b508:	2800      	cmp	r0, #0
 800b50a:	dc03      	bgt.n	800b514 <_dtoa_r+0xa9c>
 800b50c:	d1e0      	bne.n	800b4d0 <_dtoa_r+0xa58>
 800b50e:	f01a 0f01 	tst.w	sl, #1
 800b512:	d0dd      	beq.n	800b4d0 <_dtoa_r+0xa58>
 800b514:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800b518:	d1d7      	bne.n	800b4ca <_dtoa_r+0xa52>
 800b51a:	2339      	movs	r3, #57	; 0x39
 800b51c:	f88b 3000 	strb.w	r3, [fp]
 800b520:	462b      	mov	r3, r5
 800b522:	461d      	mov	r5, r3
 800b524:	3b01      	subs	r3, #1
 800b526:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800b52a:	2a39      	cmp	r2, #57	; 0x39
 800b52c:	d071      	beq.n	800b612 <_dtoa_r+0xb9a>
 800b52e:	3201      	adds	r2, #1
 800b530:	701a      	strb	r2, [r3, #0]
 800b532:	e746      	b.n	800b3c2 <_dtoa_r+0x94a>
 800b534:	2a00      	cmp	r2, #0
 800b536:	dd07      	ble.n	800b548 <_dtoa_r+0xad0>
 800b538:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800b53c:	d0ed      	beq.n	800b51a <_dtoa_r+0xaa2>
 800b53e:	f10a 0301 	add.w	r3, sl, #1
 800b542:	f88b 3000 	strb.w	r3, [fp]
 800b546:	e73c      	b.n	800b3c2 <_dtoa_r+0x94a>
 800b548:	9b05      	ldr	r3, [sp, #20]
 800b54a:	f809 ac01 	strb.w	sl, [r9, #-1]
 800b54e:	4599      	cmp	r9, r3
 800b550:	d047      	beq.n	800b5e2 <_dtoa_r+0xb6a>
 800b552:	ee18 1a10 	vmov	r1, s16
 800b556:	2300      	movs	r3, #0
 800b558:	220a      	movs	r2, #10
 800b55a:	4620      	mov	r0, r4
 800b55c:	f000 f8f6 	bl	800b74c <__multadd>
 800b560:	45b8      	cmp	r8, r7
 800b562:	ee08 0a10 	vmov	s16, r0
 800b566:	f04f 0300 	mov.w	r3, #0
 800b56a:	f04f 020a 	mov.w	r2, #10
 800b56e:	4641      	mov	r1, r8
 800b570:	4620      	mov	r0, r4
 800b572:	d106      	bne.n	800b582 <_dtoa_r+0xb0a>
 800b574:	f000 f8ea 	bl	800b74c <__multadd>
 800b578:	4680      	mov	r8, r0
 800b57a:	4607      	mov	r7, r0
 800b57c:	f109 0901 	add.w	r9, r9, #1
 800b580:	e772      	b.n	800b468 <_dtoa_r+0x9f0>
 800b582:	f000 f8e3 	bl	800b74c <__multadd>
 800b586:	4639      	mov	r1, r7
 800b588:	4680      	mov	r8, r0
 800b58a:	2300      	movs	r3, #0
 800b58c:	220a      	movs	r2, #10
 800b58e:	4620      	mov	r0, r4
 800b590:	f000 f8dc 	bl	800b74c <__multadd>
 800b594:	4607      	mov	r7, r0
 800b596:	e7f1      	b.n	800b57c <_dtoa_r+0xb04>
 800b598:	9b03      	ldr	r3, [sp, #12]
 800b59a:	9302      	str	r3, [sp, #8]
 800b59c:	9d01      	ldr	r5, [sp, #4]
 800b59e:	ee18 0a10 	vmov	r0, s16
 800b5a2:	4631      	mov	r1, r6
 800b5a4:	f7ff f9dc 	bl	800a960 <quorem>
 800b5a8:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800b5ac:	9b01      	ldr	r3, [sp, #4]
 800b5ae:	f805 ab01 	strb.w	sl, [r5], #1
 800b5b2:	1aea      	subs	r2, r5, r3
 800b5b4:	9b02      	ldr	r3, [sp, #8]
 800b5b6:	4293      	cmp	r3, r2
 800b5b8:	dd09      	ble.n	800b5ce <_dtoa_r+0xb56>
 800b5ba:	ee18 1a10 	vmov	r1, s16
 800b5be:	2300      	movs	r3, #0
 800b5c0:	220a      	movs	r2, #10
 800b5c2:	4620      	mov	r0, r4
 800b5c4:	f000 f8c2 	bl	800b74c <__multadd>
 800b5c8:	ee08 0a10 	vmov	s16, r0
 800b5cc:	e7e7      	b.n	800b59e <_dtoa_r+0xb26>
 800b5ce:	9b02      	ldr	r3, [sp, #8]
 800b5d0:	2b00      	cmp	r3, #0
 800b5d2:	bfc8      	it	gt
 800b5d4:	461d      	movgt	r5, r3
 800b5d6:	9b01      	ldr	r3, [sp, #4]
 800b5d8:	bfd8      	it	le
 800b5da:	2501      	movle	r5, #1
 800b5dc:	441d      	add	r5, r3
 800b5de:	f04f 0800 	mov.w	r8, #0
 800b5e2:	ee18 1a10 	vmov	r1, s16
 800b5e6:	2201      	movs	r2, #1
 800b5e8:	4620      	mov	r0, r4
 800b5ea:	f000 fa5f 	bl	800baac <__lshift>
 800b5ee:	4631      	mov	r1, r6
 800b5f0:	ee08 0a10 	vmov	s16, r0
 800b5f4:	f000 faca 	bl	800bb8c <__mcmp>
 800b5f8:	2800      	cmp	r0, #0
 800b5fa:	dc91      	bgt.n	800b520 <_dtoa_r+0xaa8>
 800b5fc:	d102      	bne.n	800b604 <_dtoa_r+0xb8c>
 800b5fe:	f01a 0f01 	tst.w	sl, #1
 800b602:	d18d      	bne.n	800b520 <_dtoa_r+0xaa8>
 800b604:	462b      	mov	r3, r5
 800b606:	461d      	mov	r5, r3
 800b608:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b60c:	2a30      	cmp	r2, #48	; 0x30
 800b60e:	d0fa      	beq.n	800b606 <_dtoa_r+0xb8e>
 800b610:	e6d7      	b.n	800b3c2 <_dtoa_r+0x94a>
 800b612:	9a01      	ldr	r2, [sp, #4]
 800b614:	429a      	cmp	r2, r3
 800b616:	d184      	bne.n	800b522 <_dtoa_r+0xaaa>
 800b618:	9b00      	ldr	r3, [sp, #0]
 800b61a:	3301      	adds	r3, #1
 800b61c:	9300      	str	r3, [sp, #0]
 800b61e:	2331      	movs	r3, #49	; 0x31
 800b620:	7013      	strb	r3, [r2, #0]
 800b622:	e6ce      	b.n	800b3c2 <_dtoa_r+0x94a>
 800b624:	4b09      	ldr	r3, [pc, #36]	; (800b64c <_dtoa_r+0xbd4>)
 800b626:	f7ff ba95 	b.w	800ab54 <_dtoa_r+0xdc>
 800b62a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b62c:	2b00      	cmp	r3, #0
 800b62e:	f47f aa6e 	bne.w	800ab0e <_dtoa_r+0x96>
 800b632:	4b07      	ldr	r3, [pc, #28]	; (800b650 <_dtoa_r+0xbd8>)
 800b634:	f7ff ba8e 	b.w	800ab54 <_dtoa_r+0xdc>
 800b638:	9b02      	ldr	r3, [sp, #8]
 800b63a:	2b00      	cmp	r3, #0
 800b63c:	dcae      	bgt.n	800b59c <_dtoa_r+0xb24>
 800b63e:	9b06      	ldr	r3, [sp, #24]
 800b640:	2b02      	cmp	r3, #2
 800b642:	f73f aea8 	bgt.w	800b396 <_dtoa_r+0x91e>
 800b646:	e7a9      	b.n	800b59c <_dtoa_r+0xb24>
 800b648:	0800e437 	.word	0x0800e437
 800b64c:	0800e394 	.word	0x0800e394
 800b650:	0800e3b8 	.word	0x0800e3b8

0800b654 <_localeconv_r>:
 800b654:	4800      	ldr	r0, [pc, #0]	; (800b658 <_localeconv_r+0x4>)
 800b656:	4770      	bx	lr
 800b658:	200001b4 	.word	0x200001b4

0800b65c <malloc>:
 800b65c:	4b02      	ldr	r3, [pc, #8]	; (800b668 <malloc+0xc>)
 800b65e:	4601      	mov	r1, r0
 800b660:	6818      	ldr	r0, [r3, #0]
 800b662:	f000 bc17 	b.w	800be94 <_malloc_r>
 800b666:	bf00      	nop
 800b668:	20000060 	.word	0x20000060

0800b66c <memcpy>:
 800b66c:	440a      	add	r2, r1
 800b66e:	4291      	cmp	r1, r2
 800b670:	f100 33ff 	add.w	r3, r0, #4294967295
 800b674:	d100      	bne.n	800b678 <memcpy+0xc>
 800b676:	4770      	bx	lr
 800b678:	b510      	push	{r4, lr}
 800b67a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b67e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b682:	4291      	cmp	r1, r2
 800b684:	d1f9      	bne.n	800b67a <memcpy+0xe>
 800b686:	bd10      	pop	{r4, pc}

0800b688 <_Balloc>:
 800b688:	b570      	push	{r4, r5, r6, lr}
 800b68a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800b68c:	4604      	mov	r4, r0
 800b68e:	460d      	mov	r5, r1
 800b690:	b976      	cbnz	r6, 800b6b0 <_Balloc+0x28>
 800b692:	2010      	movs	r0, #16
 800b694:	f7ff ffe2 	bl	800b65c <malloc>
 800b698:	4602      	mov	r2, r0
 800b69a:	6260      	str	r0, [r4, #36]	; 0x24
 800b69c:	b920      	cbnz	r0, 800b6a8 <_Balloc+0x20>
 800b69e:	4b18      	ldr	r3, [pc, #96]	; (800b700 <_Balloc+0x78>)
 800b6a0:	4818      	ldr	r0, [pc, #96]	; (800b704 <_Balloc+0x7c>)
 800b6a2:	2166      	movs	r1, #102	; 0x66
 800b6a4:	f000 fdd6 	bl	800c254 <__assert_func>
 800b6a8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b6ac:	6006      	str	r6, [r0, #0]
 800b6ae:	60c6      	str	r6, [r0, #12]
 800b6b0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800b6b2:	68f3      	ldr	r3, [r6, #12]
 800b6b4:	b183      	cbz	r3, 800b6d8 <_Balloc+0x50>
 800b6b6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b6b8:	68db      	ldr	r3, [r3, #12]
 800b6ba:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b6be:	b9b8      	cbnz	r0, 800b6f0 <_Balloc+0x68>
 800b6c0:	2101      	movs	r1, #1
 800b6c2:	fa01 f605 	lsl.w	r6, r1, r5
 800b6c6:	1d72      	adds	r2, r6, #5
 800b6c8:	0092      	lsls	r2, r2, #2
 800b6ca:	4620      	mov	r0, r4
 800b6cc:	f000 fb60 	bl	800bd90 <_calloc_r>
 800b6d0:	b160      	cbz	r0, 800b6ec <_Balloc+0x64>
 800b6d2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b6d6:	e00e      	b.n	800b6f6 <_Balloc+0x6e>
 800b6d8:	2221      	movs	r2, #33	; 0x21
 800b6da:	2104      	movs	r1, #4
 800b6dc:	4620      	mov	r0, r4
 800b6de:	f000 fb57 	bl	800bd90 <_calloc_r>
 800b6e2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b6e4:	60f0      	str	r0, [r6, #12]
 800b6e6:	68db      	ldr	r3, [r3, #12]
 800b6e8:	2b00      	cmp	r3, #0
 800b6ea:	d1e4      	bne.n	800b6b6 <_Balloc+0x2e>
 800b6ec:	2000      	movs	r0, #0
 800b6ee:	bd70      	pop	{r4, r5, r6, pc}
 800b6f0:	6802      	ldr	r2, [r0, #0]
 800b6f2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b6f6:	2300      	movs	r3, #0
 800b6f8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b6fc:	e7f7      	b.n	800b6ee <_Balloc+0x66>
 800b6fe:	bf00      	nop
 800b700:	0800e3c5 	.word	0x0800e3c5
 800b704:	0800e448 	.word	0x0800e448

0800b708 <_Bfree>:
 800b708:	b570      	push	{r4, r5, r6, lr}
 800b70a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800b70c:	4605      	mov	r5, r0
 800b70e:	460c      	mov	r4, r1
 800b710:	b976      	cbnz	r6, 800b730 <_Bfree+0x28>
 800b712:	2010      	movs	r0, #16
 800b714:	f7ff ffa2 	bl	800b65c <malloc>
 800b718:	4602      	mov	r2, r0
 800b71a:	6268      	str	r0, [r5, #36]	; 0x24
 800b71c:	b920      	cbnz	r0, 800b728 <_Bfree+0x20>
 800b71e:	4b09      	ldr	r3, [pc, #36]	; (800b744 <_Bfree+0x3c>)
 800b720:	4809      	ldr	r0, [pc, #36]	; (800b748 <_Bfree+0x40>)
 800b722:	218a      	movs	r1, #138	; 0x8a
 800b724:	f000 fd96 	bl	800c254 <__assert_func>
 800b728:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b72c:	6006      	str	r6, [r0, #0]
 800b72e:	60c6      	str	r6, [r0, #12]
 800b730:	b13c      	cbz	r4, 800b742 <_Bfree+0x3a>
 800b732:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800b734:	6862      	ldr	r2, [r4, #4]
 800b736:	68db      	ldr	r3, [r3, #12]
 800b738:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b73c:	6021      	str	r1, [r4, #0]
 800b73e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b742:	bd70      	pop	{r4, r5, r6, pc}
 800b744:	0800e3c5 	.word	0x0800e3c5
 800b748:	0800e448 	.word	0x0800e448

0800b74c <__multadd>:
 800b74c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b750:	690d      	ldr	r5, [r1, #16]
 800b752:	4607      	mov	r7, r0
 800b754:	460c      	mov	r4, r1
 800b756:	461e      	mov	r6, r3
 800b758:	f101 0c14 	add.w	ip, r1, #20
 800b75c:	2000      	movs	r0, #0
 800b75e:	f8dc 3000 	ldr.w	r3, [ip]
 800b762:	b299      	uxth	r1, r3
 800b764:	fb02 6101 	mla	r1, r2, r1, r6
 800b768:	0c1e      	lsrs	r6, r3, #16
 800b76a:	0c0b      	lsrs	r3, r1, #16
 800b76c:	fb02 3306 	mla	r3, r2, r6, r3
 800b770:	b289      	uxth	r1, r1
 800b772:	3001      	adds	r0, #1
 800b774:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b778:	4285      	cmp	r5, r0
 800b77a:	f84c 1b04 	str.w	r1, [ip], #4
 800b77e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b782:	dcec      	bgt.n	800b75e <__multadd+0x12>
 800b784:	b30e      	cbz	r6, 800b7ca <__multadd+0x7e>
 800b786:	68a3      	ldr	r3, [r4, #8]
 800b788:	42ab      	cmp	r3, r5
 800b78a:	dc19      	bgt.n	800b7c0 <__multadd+0x74>
 800b78c:	6861      	ldr	r1, [r4, #4]
 800b78e:	4638      	mov	r0, r7
 800b790:	3101      	adds	r1, #1
 800b792:	f7ff ff79 	bl	800b688 <_Balloc>
 800b796:	4680      	mov	r8, r0
 800b798:	b928      	cbnz	r0, 800b7a6 <__multadd+0x5a>
 800b79a:	4602      	mov	r2, r0
 800b79c:	4b0c      	ldr	r3, [pc, #48]	; (800b7d0 <__multadd+0x84>)
 800b79e:	480d      	ldr	r0, [pc, #52]	; (800b7d4 <__multadd+0x88>)
 800b7a0:	21b5      	movs	r1, #181	; 0xb5
 800b7a2:	f000 fd57 	bl	800c254 <__assert_func>
 800b7a6:	6922      	ldr	r2, [r4, #16]
 800b7a8:	3202      	adds	r2, #2
 800b7aa:	f104 010c 	add.w	r1, r4, #12
 800b7ae:	0092      	lsls	r2, r2, #2
 800b7b0:	300c      	adds	r0, #12
 800b7b2:	f7ff ff5b 	bl	800b66c <memcpy>
 800b7b6:	4621      	mov	r1, r4
 800b7b8:	4638      	mov	r0, r7
 800b7ba:	f7ff ffa5 	bl	800b708 <_Bfree>
 800b7be:	4644      	mov	r4, r8
 800b7c0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b7c4:	3501      	adds	r5, #1
 800b7c6:	615e      	str	r6, [r3, #20]
 800b7c8:	6125      	str	r5, [r4, #16]
 800b7ca:	4620      	mov	r0, r4
 800b7cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b7d0:	0800e437 	.word	0x0800e437
 800b7d4:	0800e448 	.word	0x0800e448

0800b7d8 <__hi0bits>:
 800b7d8:	0c03      	lsrs	r3, r0, #16
 800b7da:	041b      	lsls	r3, r3, #16
 800b7dc:	b9d3      	cbnz	r3, 800b814 <__hi0bits+0x3c>
 800b7de:	0400      	lsls	r0, r0, #16
 800b7e0:	2310      	movs	r3, #16
 800b7e2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800b7e6:	bf04      	itt	eq
 800b7e8:	0200      	lsleq	r0, r0, #8
 800b7ea:	3308      	addeq	r3, #8
 800b7ec:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800b7f0:	bf04      	itt	eq
 800b7f2:	0100      	lsleq	r0, r0, #4
 800b7f4:	3304      	addeq	r3, #4
 800b7f6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800b7fa:	bf04      	itt	eq
 800b7fc:	0080      	lsleq	r0, r0, #2
 800b7fe:	3302      	addeq	r3, #2
 800b800:	2800      	cmp	r0, #0
 800b802:	db05      	blt.n	800b810 <__hi0bits+0x38>
 800b804:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800b808:	f103 0301 	add.w	r3, r3, #1
 800b80c:	bf08      	it	eq
 800b80e:	2320      	moveq	r3, #32
 800b810:	4618      	mov	r0, r3
 800b812:	4770      	bx	lr
 800b814:	2300      	movs	r3, #0
 800b816:	e7e4      	b.n	800b7e2 <__hi0bits+0xa>

0800b818 <__lo0bits>:
 800b818:	6803      	ldr	r3, [r0, #0]
 800b81a:	f013 0207 	ands.w	r2, r3, #7
 800b81e:	4601      	mov	r1, r0
 800b820:	d00b      	beq.n	800b83a <__lo0bits+0x22>
 800b822:	07da      	lsls	r2, r3, #31
 800b824:	d423      	bmi.n	800b86e <__lo0bits+0x56>
 800b826:	0798      	lsls	r0, r3, #30
 800b828:	bf49      	itett	mi
 800b82a:	085b      	lsrmi	r3, r3, #1
 800b82c:	089b      	lsrpl	r3, r3, #2
 800b82e:	2001      	movmi	r0, #1
 800b830:	600b      	strmi	r3, [r1, #0]
 800b832:	bf5c      	itt	pl
 800b834:	600b      	strpl	r3, [r1, #0]
 800b836:	2002      	movpl	r0, #2
 800b838:	4770      	bx	lr
 800b83a:	b298      	uxth	r0, r3
 800b83c:	b9a8      	cbnz	r0, 800b86a <__lo0bits+0x52>
 800b83e:	0c1b      	lsrs	r3, r3, #16
 800b840:	2010      	movs	r0, #16
 800b842:	b2da      	uxtb	r2, r3
 800b844:	b90a      	cbnz	r2, 800b84a <__lo0bits+0x32>
 800b846:	3008      	adds	r0, #8
 800b848:	0a1b      	lsrs	r3, r3, #8
 800b84a:	071a      	lsls	r2, r3, #28
 800b84c:	bf04      	itt	eq
 800b84e:	091b      	lsreq	r3, r3, #4
 800b850:	3004      	addeq	r0, #4
 800b852:	079a      	lsls	r2, r3, #30
 800b854:	bf04      	itt	eq
 800b856:	089b      	lsreq	r3, r3, #2
 800b858:	3002      	addeq	r0, #2
 800b85a:	07da      	lsls	r2, r3, #31
 800b85c:	d403      	bmi.n	800b866 <__lo0bits+0x4e>
 800b85e:	085b      	lsrs	r3, r3, #1
 800b860:	f100 0001 	add.w	r0, r0, #1
 800b864:	d005      	beq.n	800b872 <__lo0bits+0x5a>
 800b866:	600b      	str	r3, [r1, #0]
 800b868:	4770      	bx	lr
 800b86a:	4610      	mov	r0, r2
 800b86c:	e7e9      	b.n	800b842 <__lo0bits+0x2a>
 800b86e:	2000      	movs	r0, #0
 800b870:	4770      	bx	lr
 800b872:	2020      	movs	r0, #32
 800b874:	4770      	bx	lr
	...

0800b878 <__i2b>:
 800b878:	b510      	push	{r4, lr}
 800b87a:	460c      	mov	r4, r1
 800b87c:	2101      	movs	r1, #1
 800b87e:	f7ff ff03 	bl	800b688 <_Balloc>
 800b882:	4602      	mov	r2, r0
 800b884:	b928      	cbnz	r0, 800b892 <__i2b+0x1a>
 800b886:	4b05      	ldr	r3, [pc, #20]	; (800b89c <__i2b+0x24>)
 800b888:	4805      	ldr	r0, [pc, #20]	; (800b8a0 <__i2b+0x28>)
 800b88a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800b88e:	f000 fce1 	bl	800c254 <__assert_func>
 800b892:	2301      	movs	r3, #1
 800b894:	6144      	str	r4, [r0, #20]
 800b896:	6103      	str	r3, [r0, #16]
 800b898:	bd10      	pop	{r4, pc}
 800b89a:	bf00      	nop
 800b89c:	0800e437 	.word	0x0800e437
 800b8a0:	0800e448 	.word	0x0800e448

0800b8a4 <__multiply>:
 800b8a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b8a8:	4691      	mov	r9, r2
 800b8aa:	690a      	ldr	r2, [r1, #16]
 800b8ac:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800b8b0:	429a      	cmp	r2, r3
 800b8b2:	bfb8      	it	lt
 800b8b4:	460b      	movlt	r3, r1
 800b8b6:	460c      	mov	r4, r1
 800b8b8:	bfbc      	itt	lt
 800b8ba:	464c      	movlt	r4, r9
 800b8bc:	4699      	movlt	r9, r3
 800b8be:	6927      	ldr	r7, [r4, #16]
 800b8c0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800b8c4:	68a3      	ldr	r3, [r4, #8]
 800b8c6:	6861      	ldr	r1, [r4, #4]
 800b8c8:	eb07 060a 	add.w	r6, r7, sl
 800b8cc:	42b3      	cmp	r3, r6
 800b8ce:	b085      	sub	sp, #20
 800b8d0:	bfb8      	it	lt
 800b8d2:	3101      	addlt	r1, #1
 800b8d4:	f7ff fed8 	bl	800b688 <_Balloc>
 800b8d8:	b930      	cbnz	r0, 800b8e8 <__multiply+0x44>
 800b8da:	4602      	mov	r2, r0
 800b8dc:	4b44      	ldr	r3, [pc, #272]	; (800b9f0 <__multiply+0x14c>)
 800b8de:	4845      	ldr	r0, [pc, #276]	; (800b9f4 <__multiply+0x150>)
 800b8e0:	f240 115d 	movw	r1, #349	; 0x15d
 800b8e4:	f000 fcb6 	bl	800c254 <__assert_func>
 800b8e8:	f100 0514 	add.w	r5, r0, #20
 800b8ec:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800b8f0:	462b      	mov	r3, r5
 800b8f2:	2200      	movs	r2, #0
 800b8f4:	4543      	cmp	r3, r8
 800b8f6:	d321      	bcc.n	800b93c <__multiply+0x98>
 800b8f8:	f104 0314 	add.w	r3, r4, #20
 800b8fc:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800b900:	f109 0314 	add.w	r3, r9, #20
 800b904:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800b908:	9202      	str	r2, [sp, #8]
 800b90a:	1b3a      	subs	r2, r7, r4
 800b90c:	3a15      	subs	r2, #21
 800b90e:	f022 0203 	bic.w	r2, r2, #3
 800b912:	3204      	adds	r2, #4
 800b914:	f104 0115 	add.w	r1, r4, #21
 800b918:	428f      	cmp	r7, r1
 800b91a:	bf38      	it	cc
 800b91c:	2204      	movcc	r2, #4
 800b91e:	9201      	str	r2, [sp, #4]
 800b920:	9a02      	ldr	r2, [sp, #8]
 800b922:	9303      	str	r3, [sp, #12]
 800b924:	429a      	cmp	r2, r3
 800b926:	d80c      	bhi.n	800b942 <__multiply+0x9e>
 800b928:	2e00      	cmp	r6, #0
 800b92a:	dd03      	ble.n	800b934 <__multiply+0x90>
 800b92c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b930:	2b00      	cmp	r3, #0
 800b932:	d05a      	beq.n	800b9ea <__multiply+0x146>
 800b934:	6106      	str	r6, [r0, #16]
 800b936:	b005      	add	sp, #20
 800b938:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b93c:	f843 2b04 	str.w	r2, [r3], #4
 800b940:	e7d8      	b.n	800b8f4 <__multiply+0x50>
 800b942:	f8b3 a000 	ldrh.w	sl, [r3]
 800b946:	f1ba 0f00 	cmp.w	sl, #0
 800b94a:	d024      	beq.n	800b996 <__multiply+0xf2>
 800b94c:	f104 0e14 	add.w	lr, r4, #20
 800b950:	46a9      	mov	r9, r5
 800b952:	f04f 0c00 	mov.w	ip, #0
 800b956:	f85e 2b04 	ldr.w	r2, [lr], #4
 800b95a:	f8d9 1000 	ldr.w	r1, [r9]
 800b95e:	fa1f fb82 	uxth.w	fp, r2
 800b962:	b289      	uxth	r1, r1
 800b964:	fb0a 110b 	mla	r1, sl, fp, r1
 800b968:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800b96c:	f8d9 2000 	ldr.w	r2, [r9]
 800b970:	4461      	add	r1, ip
 800b972:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b976:	fb0a c20b 	mla	r2, sl, fp, ip
 800b97a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800b97e:	b289      	uxth	r1, r1
 800b980:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800b984:	4577      	cmp	r7, lr
 800b986:	f849 1b04 	str.w	r1, [r9], #4
 800b98a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b98e:	d8e2      	bhi.n	800b956 <__multiply+0xb2>
 800b990:	9a01      	ldr	r2, [sp, #4]
 800b992:	f845 c002 	str.w	ip, [r5, r2]
 800b996:	9a03      	ldr	r2, [sp, #12]
 800b998:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800b99c:	3304      	adds	r3, #4
 800b99e:	f1b9 0f00 	cmp.w	r9, #0
 800b9a2:	d020      	beq.n	800b9e6 <__multiply+0x142>
 800b9a4:	6829      	ldr	r1, [r5, #0]
 800b9a6:	f104 0c14 	add.w	ip, r4, #20
 800b9aa:	46ae      	mov	lr, r5
 800b9ac:	f04f 0a00 	mov.w	sl, #0
 800b9b0:	f8bc b000 	ldrh.w	fp, [ip]
 800b9b4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800b9b8:	fb09 220b 	mla	r2, r9, fp, r2
 800b9bc:	4492      	add	sl, r2
 800b9be:	b289      	uxth	r1, r1
 800b9c0:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800b9c4:	f84e 1b04 	str.w	r1, [lr], #4
 800b9c8:	f85c 2b04 	ldr.w	r2, [ip], #4
 800b9cc:	f8be 1000 	ldrh.w	r1, [lr]
 800b9d0:	0c12      	lsrs	r2, r2, #16
 800b9d2:	fb09 1102 	mla	r1, r9, r2, r1
 800b9d6:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800b9da:	4567      	cmp	r7, ip
 800b9dc:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800b9e0:	d8e6      	bhi.n	800b9b0 <__multiply+0x10c>
 800b9e2:	9a01      	ldr	r2, [sp, #4]
 800b9e4:	50a9      	str	r1, [r5, r2]
 800b9e6:	3504      	adds	r5, #4
 800b9e8:	e79a      	b.n	800b920 <__multiply+0x7c>
 800b9ea:	3e01      	subs	r6, #1
 800b9ec:	e79c      	b.n	800b928 <__multiply+0x84>
 800b9ee:	bf00      	nop
 800b9f0:	0800e437 	.word	0x0800e437
 800b9f4:	0800e448 	.word	0x0800e448

0800b9f8 <__pow5mult>:
 800b9f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b9fc:	4615      	mov	r5, r2
 800b9fe:	f012 0203 	ands.w	r2, r2, #3
 800ba02:	4606      	mov	r6, r0
 800ba04:	460f      	mov	r7, r1
 800ba06:	d007      	beq.n	800ba18 <__pow5mult+0x20>
 800ba08:	4c25      	ldr	r4, [pc, #148]	; (800baa0 <__pow5mult+0xa8>)
 800ba0a:	3a01      	subs	r2, #1
 800ba0c:	2300      	movs	r3, #0
 800ba0e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ba12:	f7ff fe9b 	bl	800b74c <__multadd>
 800ba16:	4607      	mov	r7, r0
 800ba18:	10ad      	asrs	r5, r5, #2
 800ba1a:	d03d      	beq.n	800ba98 <__pow5mult+0xa0>
 800ba1c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800ba1e:	b97c      	cbnz	r4, 800ba40 <__pow5mult+0x48>
 800ba20:	2010      	movs	r0, #16
 800ba22:	f7ff fe1b 	bl	800b65c <malloc>
 800ba26:	4602      	mov	r2, r0
 800ba28:	6270      	str	r0, [r6, #36]	; 0x24
 800ba2a:	b928      	cbnz	r0, 800ba38 <__pow5mult+0x40>
 800ba2c:	4b1d      	ldr	r3, [pc, #116]	; (800baa4 <__pow5mult+0xac>)
 800ba2e:	481e      	ldr	r0, [pc, #120]	; (800baa8 <__pow5mult+0xb0>)
 800ba30:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800ba34:	f000 fc0e 	bl	800c254 <__assert_func>
 800ba38:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ba3c:	6004      	str	r4, [r0, #0]
 800ba3e:	60c4      	str	r4, [r0, #12]
 800ba40:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800ba44:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ba48:	b94c      	cbnz	r4, 800ba5e <__pow5mult+0x66>
 800ba4a:	f240 2171 	movw	r1, #625	; 0x271
 800ba4e:	4630      	mov	r0, r6
 800ba50:	f7ff ff12 	bl	800b878 <__i2b>
 800ba54:	2300      	movs	r3, #0
 800ba56:	f8c8 0008 	str.w	r0, [r8, #8]
 800ba5a:	4604      	mov	r4, r0
 800ba5c:	6003      	str	r3, [r0, #0]
 800ba5e:	f04f 0900 	mov.w	r9, #0
 800ba62:	07eb      	lsls	r3, r5, #31
 800ba64:	d50a      	bpl.n	800ba7c <__pow5mult+0x84>
 800ba66:	4639      	mov	r1, r7
 800ba68:	4622      	mov	r2, r4
 800ba6a:	4630      	mov	r0, r6
 800ba6c:	f7ff ff1a 	bl	800b8a4 <__multiply>
 800ba70:	4639      	mov	r1, r7
 800ba72:	4680      	mov	r8, r0
 800ba74:	4630      	mov	r0, r6
 800ba76:	f7ff fe47 	bl	800b708 <_Bfree>
 800ba7a:	4647      	mov	r7, r8
 800ba7c:	106d      	asrs	r5, r5, #1
 800ba7e:	d00b      	beq.n	800ba98 <__pow5mult+0xa0>
 800ba80:	6820      	ldr	r0, [r4, #0]
 800ba82:	b938      	cbnz	r0, 800ba94 <__pow5mult+0x9c>
 800ba84:	4622      	mov	r2, r4
 800ba86:	4621      	mov	r1, r4
 800ba88:	4630      	mov	r0, r6
 800ba8a:	f7ff ff0b 	bl	800b8a4 <__multiply>
 800ba8e:	6020      	str	r0, [r4, #0]
 800ba90:	f8c0 9000 	str.w	r9, [r0]
 800ba94:	4604      	mov	r4, r0
 800ba96:	e7e4      	b.n	800ba62 <__pow5mult+0x6a>
 800ba98:	4638      	mov	r0, r7
 800ba9a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ba9e:	bf00      	nop
 800baa0:	0800e598 	.word	0x0800e598
 800baa4:	0800e3c5 	.word	0x0800e3c5
 800baa8:	0800e448 	.word	0x0800e448

0800baac <__lshift>:
 800baac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bab0:	460c      	mov	r4, r1
 800bab2:	6849      	ldr	r1, [r1, #4]
 800bab4:	6923      	ldr	r3, [r4, #16]
 800bab6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800baba:	68a3      	ldr	r3, [r4, #8]
 800babc:	4607      	mov	r7, r0
 800babe:	4691      	mov	r9, r2
 800bac0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800bac4:	f108 0601 	add.w	r6, r8, #1
 800bac8:	42b3      	cmp	r3, r6
 800baca:	db0b      	blt.n	800bae4 <__lshift+0x38>
 800bacc:	4638      	mov	r0, r7
 800bace:	f7ff fddb 	bl	800b688 <_Balloc>
 800bad2:	4605      	mov	r5, r0
 800bad4:	b948      	cbnz	r0, 800baea <__lshift+0x3e>
 800bad6:	4602      	mov	r2, r0
 800bad8:	4b2a      	ldr	r3, [pc, #168]	; (800bb84 <__lshift+0xd8>)
 800bada:	482b      	ldr	r0, [pc, #172]	; (800bb88 <__lshift+0xdc>)
 800badc:	f240 11d9 	movw	r1, #473	; 0x1d9
 800bae0:	f000 fbb8 	bl	800c254 <__assert_func>
 800bae4:	3101      	adds	r1, #1
 800bae6:	005b      	lsls	r3, r3, #1
 800bae8:	e7ee      	b.n	800bac8 <__lshift+0x1c>
 800baea:	2300      	movs	r3, #0
 800baec:	f100 0114 	add.w	r1, r0, #20
 800baf0:	f100 0210 	add.w	r2, r0, #16
 800baf4:	4618      	mov	r0, r3
 800baf6:	4553      	cmp	r3, sl
 800baf8:	db37      	blt.n	800bb6a <__lshift+0xbe>
 800bafa:	6920      	ldr	r0, [r4, #16]
 800bafc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800bb00:	f104 0314 	add.w	r3, r4, #20
 800bb04:	f019 091f 	ands.w	r9, r9, #31
 800bb08:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800bb0c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800bb10:	d02f      	beq.n	800bb72 <__lshift+0xc6>
 800bb12:	f1c9 0e20 	rsb	lr, r9, #32
 800bb16:	468a      	mov	sl, r1
 800bb18:	f04f 0c00 	mov.w	ip, #0
 800bb1c:	681a      	ldr	r2, [r3, #0]
 800bb1e:	fa02 f209 	lsl.w	r2, r2, r9
 800bb22:	ea42 020c 	orr.w	r2, r2, ip
 800bb26:	f84a 2b04 	str.w	r2, [sl], #4
 800bb2a:	f853 2b04 	ldr.w	r2, [r3], #4
 800bb2e:	4298      	cmp	r0, r3
 800bb30:	fa22 fc0e 	lsr.w	ip, r2, lr
 800bb34:	d8f2      	bhi.n	800bb1c <__lshift+0x70>
 800bb36:	1b03      	subs	r3, r0, r4
 800bb38:	3b15      	subs	r3, #21
 800bb3a:	f023 0303 	bic.w	r3, r3, #3
 800bb3e:	3304      	adds	r3, #4
 800bb40:	f104 0215 	add.w	r2, r4, #21
 800bb44:	4290      	cmp	r0, r2
 800bb46:	bf38      	it	cc
 800bb48:	2304      	movcc	r3, #4
 800bb4a:	f841 c003 	str.w	ip, [r1, r3]
 800bb4e:	f1bc 0f00 	cmp.w	ip, #0
 800bb52:	d001      	beq.n	800bb58 <__lshift+0xac>
 800bb54:	f108 0602 	add.w	r6, r8, #2
 800bb58:	3e01      	subs	r6, #1
 800bb5a:	4638      	mov	r0, r7
 800bb5c:	612e      	str	r6, [r5, #16]
 800bb5e:	4621      	mov	r1, r4
 800bb60:	f7ff fdd2 	bl	800b708 <_Bfree>
 800bb64:	4628      	mov	r0, r5
 800bb66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bb6a:	f842 0f04 	str.w	r0, [r2, #4]!
 800bb6e:	3301      	adds	r3, #1
 800bb70:	e7c1      	b.n	800baf6 <__lshift+0x4a>
 800bb72:	3904      	subs	r1, #4
 800bb74:	f853 2b04 	ldr.w	r2, [r3], #4
 800bb78:	f841 2f04 	str.w	r2, [r1, #4]!
 800bb7c:	4298      	cmp	r0, r3
 800bb7e:	d8f9      	bhi.n	800bb74 <__lshift+0xc8>
 800bb80:	e7ea      	b.n	800bb58 <__lshift+0xac>
 800bb82:	bf00      	nop
 800bb84:	0800e437 	.word	0x0800e437
 800bb88:	0800e448 	.word	0x0800e448

0800bb8c <__mcmp>:
 800bb8c:	b530      	push	{r4, r5, lr}
 800bb8e:	6902      	ldr	r2, [r0, #16]
 800bb90:	690c      	ldr	r4, [r1, #16]
 800bb92:	1b12      	subs	r2, r2, r4
 800bb94:	d10e      	bne.n	800bbb4 <__mcmp+0x28>
 800bb96:	f100 0314 	add.w	r3, r0, #20
 800bb9a:	3114      	adds	r1, #20
 800bb9c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800bba0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800bba4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800bba8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800bbac:	42a5      	cmp	r5, r4
 800bbae:	d003      	beq.n	800bbb8 <__mcmp+0x2c>
 800bbb0:	d305      	bcc.n	800bbbe <__mcmp+0x32>
 800bbb2:	2201      	movs	r2, #1
 800bbb4:	4610      	mov	r0, r2
 800bbb6:	bd30      	pop	{r4, r5, pc}
 800bbb8:	4283      	cmp	r3, r0
 800bbba:	d3f3      	bcc.n	800bba4 <__mcmp+0x18>
 800bbbc:	e7fa      	b.n	800bbb4 <__mcmp+0x28>
 800bbbe:	f04f 32ff 	mov.w	r2, #4294967295
 800bbc2:	e7f7      	b.n	800bbb4 <__mcmp+0x28>

0800bbc4 <__mdiff>:
 800bbc4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bbc8:	460c      	mov	r4, r1
 800bbca:	4606      	mov	r6, r0
 800bbcc:	4611      	mov	r1, r2
 800bbce:	4620      	mov	r0, r4
 800bbd0:	4690      	mov	r8, r2
 800bbd2:	f7ff ffdb 	bl	800bb8c <__mcmp>
 800bbd6:	1e05      	subs	r5, r0, #0
 800bbd8:	d110      	bne.n	800bbfc <__mdiff+0x38>
 800bbda:	4629      	mov	r1, r5
 800bbdc:	4630      	mov	r0, r6
 800bbde:	f7ff fd53 	bl	800b688 <_Balloc>
 800bbe2:	b930      	cbnz	r0, 800bbf2 <__mdiff+0x2e>
 800bbe4:	4b3a      	ldr	r3, [pc, #232]	; (800bcd0 <__mdiff+0x10c>)
 800bbe6:	4602      	mov	r2, r0
 800bbe8:	f240 2132 	movw	r1, #562	; 0x232
 800bbec:	4839      	ldr	r0, [pc, #228]	; (800bcd4 <__mdiff+0x110>)
 800bbee:	f000 fb31 	bl	800c254 <__assert_func>
 800bbf2:	2301      	movs	r3, #1
 800bbf4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800bbf8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bbfc:	bfa4      	itt	ge
 800bbfe:	4643      	movge	r3, r8
 800bc00:	46a0      	movge	r8, r4
 800bc02:	4630      	mov	r0, r6
 800bc04:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800bc08:	bfa6      	itte	ge
 800bc0a:	461c      	movge	r4, r3
 800bc0c:	2500      	movge	r5, #0
 800bc0e:	2501      	movlt	r5, #1
 800bc10:	f7ff fd3a 	bl	800b688 <_Balloc>
 800bc14:	b920      	cbnz	r0, 800bc20 <__mdiff+0x5c>
 800bc16:	4b2e      	ldr	r3, [pc, #184]	; (800bcd0 <__mdiff+0x10c>)
 800bc18:	4602      	mov	r2, r0
 800bc1a:	f44f 7110 	mov.w	r1, #576	; 0x240
 800bc1e:	e7e5      	b.n	800bbec <__mdiff+0x28>
 800bc20:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800bc24:	6926      	ldr	r6, [r4, #16]
 800bc26:	60c5      	str	r5, [r0, #12]
 800bc28:	f104 0914 	add.w	r9, r4, #20
 800bc2c:	f108 0514 	add.w	r5, r8, #20
 800bc30:	f100 0e14 	add.w	lr, r0, #20
 800bc34:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800bc38:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800bc3c:	f108 0210 	add.w	r2, r8, #16
 800bc40:	46f2      	mov	sl, lr
 800bc42:	2100      	movs	r1, #0
 800bc44:	f859 3b04 	ldr.w	r3, [r9], #4
 800bc48:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800bc4c:	fa1f f883 	uxth.w	r8, r3
 800bc50:	fa11 f18b 	uxtah	r1, r1, fp
 800bc54:	0c1b      	lsrs	r3, r3, #16
 800bc56:	eba1 0808 	sub.w	r8, r1, r8
 800bc5a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800bc5e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800bc62:	fa1f f888 	uxth.w	r8, r8
 800bc66:	1419      	asrs	r1, r3, #16
 800bc68:	454e      	cmp	r6, r9
 800bc6a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800bc6e:	f84a 3b04 	str.w	r3, [sl], #4
 800bc72:	d8e7      	bhi.n	800bc44 <__mdiff+0x80>
 800bc74:	1b33      	subs	r3, r6, r4
 800bc76:	3b15      	subs	r3, #21
 800bc78:	f023 0303 	bic.w	r3, r3, #3
 800bc7c:	3304      	adds	r3, #4
 800bc7e:	3415      	adds	r4, #21
 800bc80:	42a6      	cmp	r6, r4
 800bc82:	bf38      	it	cc
 800bc84:	2304      	movcc	r3, #4
 800bc86:	441d      	add	r5, r3
 800bc88:	4473      	add	r3, lr
 800bc8a:	469e      	mov	lr, r3
 800bc8c:	462e      	mov	r6, r5
 800bc8e:	4566      	cmp	r6, ip
 800bc90:	d30e      	bcc.n	800bcb0 <__mdiff+0xec>
 800bc92:	f10c 0203 	add.w	r2, ip, #3
 800bc96:	1b52      	subs	r2, r2, r5
 800bc98:	f022 0203 	bic.w	r2, r2, #3
 800bc9c:	3d03      	subs	r5, #3
 800bc9e:	45ac      	cmp	ip, r5
 800bca0:	bf38      	it	cc
 800bca2:	2200      	movcc	r2, #0
 800bca4:	441a      	add	r2, r3
 800bca6:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800bcaa:	b17b      	cbz	r3, 800bccc <__mdiff+0x108>
 800bcac:	6107      	str	r7, [r0, #16]
 800bcae:	e7a3      	b.n	800bbf8 <__mdiff+0x34>
 800bcb0:	f856 8b04 	ldr.w	r8, [r6], #4
 800bcb4:	fa11 f288 	uxtah	r2, r1, r8
 800bcb8:	1414      	asrs	r4, r2, #16
 800bcba:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800bcbe:	b292      	uxth	r2, r2
 800bcc0:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800bcc4:	f84e 2b04 	str.w	r2, [lr], #4
 800bcc8:	1421      	asrs	r1, r4, #16
 800bcca:	e7e0      	b.n	800bc8e <__mdiff+0xca>
 800bccc:	3f01      	subs	r7, #1
 800bcce:	e7ea      	b.n	800bca6 <__mdiff+0xe2>
 800bcd0:	0800e437 	.word	0x0800e437
 800bcd4:	0800e448 	.word	0x0800e448

0800bcd8 <__d2b>:
 800bcd8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800bcdc:	4689      	mov	r9, r1
 800bcde:	2101      	movs	r1, #1
 800bce0:	ec57 6b10 	vmov	r6, r7, d0
 800bce4:	4690      	mov	r8, r2
 800bce6:	f7ff fccf 	bl	800b688 <_Balloc>
 800bcea:	4604      	mov	r4, r0
 800bcec:	b930      	cbnz	r0, 800bcfc <__d2b+0x24>
 800bcee:	4602      	mov	r2, r0
 800bcf0:	4b25      	ldr	r3, [pc, #148]	; (800bd88 <__d2b+0xb0>)
 800bcf2:	4826      	ldr	r0, [pc, #152]	; (800bd8c <__d2b+0xb4>)
 800bcf4:	f240 310a 	movw	r1, #778	; 0x30a
 800bcf8:	f000 faac 	bl	800c254 <__assert_func>
 800bcfc:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800bd00:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800bd04:	bb35      	cbnz	r5, 800bd54 <__d2b+0x7c>
 800bd06:	2e00      	cmp	r6, #0
 800bd08:	9301      	str	r3, [sp, #4]
 800bd0a:	d028      	beq.n	800bd5e <__d2b+0x86>
 800bd0c:	4668      	mov	r0, sp
 800bd0e:	9600      	str	r6, [sp, #0]
 800bd10:	f7ff fd82 	bl	800b818 <__lo0bits>
 800bd14:	9900      	ldr	r1, [sp, #0]
 800bd16:	b300      	cbz	r0, 800bd5a <__d2b+0x82>
 800bd18:	9a01      	ldr	r2, [sp, #4]
 800bd1a:	f1c0 0320 	rsb	r3, r0, #32
 800bd1e:	fa02 f303 	lsl.w	r3, r2, r3
 800bd22:	430b      	orrs	r3, r1
 800bd24:	40c2      	lsrs	r2, r0
 800bd26:	6163      	str	r3, [r4, #20]
 800bd28:	9201      	str	r2, [sp, #4]
 800bd2a:	9b01      	ldr	r3, [sp, #4]
 800bd2c:	61a3      	str	r3, [r4, #24]
 800bd2e:	2b00      	cmp	r3, #0
 800bd30:	bf14      	ite	ne
 800bd32:	2202      	movne	r2, #2
 800bd34:	2201      	moveq	r2, #1
 800bd36:	6122      	str	r2, [r4, #16]
 800bd38:	b1d5      	cbz	r5, 800bd70 <__d2b+0x98>
 800bd3a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800bd3e:	4405      	add	r5, r0
 800bd40:	f8c9 5000 	str.w	r5, [r9]
 800bd44:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800bd48:	f8c8 0000 	str.w	r0, [r8]
 800bd4c:	4620      	mov	r0, r4
 800bd4e:	b003      	add	sp, #12
 800bd50:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bd54:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800bd58:	e7d5      	b.n	800bd06 <__d2b+0x2e>
 800bd5a:	6161      	str	r1, [r4, #20]
 800bd5c:	e7e5      	b.n	800bd2a <__d2b+0x52>
 800bd5e:	a801      	add	r0, sp, #4
 800bd60:	f7ff fd5a 	bl	800b818 <__lo0bits>
 800bd64:	9b01      	ldr	r3, [sp, #4]
 800bd66:	6163      	str	r3, [r4, #20]
 800bd68:	2201      	movs	r2, #1
 800bd6a:	6122      	str	r2, [r4, #16]
 800bd6c:	3020      	adds	r0, #32
 800bd6e:	e7e3      	b.n	800bd38 <__d2b+0x60>
 800bd70:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800bd74:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800bd78:	f8c9 0000 	str.w	r0, [r9]
 800bd7c:	6918      	ldr	r0, [r3, #16]
 800bd7e:	f7ff fd2b 	bl	800b7d8 <__hi0bits>
 800bd82:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800bd86:	e7df      	b.n	800bd48 <__d2b+0x70>
 800bd88:	0800e437 	.word	0x0800e437
 800bd8c:	0800e448 	.word	0x0800e448

0800bd90 <_calloc_r>:
 800bd90:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800bd92:	fba1 2402 	umull	r2, r4, r1, r2
 800bd96:	b94c      	cbnz	r4, 800bdac <_calloc_r+0x1c>
 800bd98:	4611      	mov	r1, r2
 800bd9a:	9201      	str	r2, [sp, #4]
 800bd9c:	f000 f87a 	bl	800be94 <_malloc_r>
 800bda0:	9a01      	ldr	r2, [sp, #4]
 800bda2:	4605      	mov	r5, r0
 800bda4:	b930      	cbnz	r0, 800bdb4 <_calloc_r+0x24>
 800bda6:	4628      	mov	r0, r5
 800bda8:	b003      	add	sp, #12
 800bdaa:	bd30      	pop	{r4, r5, pc}
 800bdac:	220c      	movs	r2, #12
 800bdae:	6002      	str	r2, [r0, #0]
 800bdb0:	2500      	movs	r5, #0
 800bdb2:	e7f8      	b.n	800bda6 <_calloc_r+0x16>
 800bdb4:	4621      	mov	r1, r4
 800bdb6:	f7fe f941 	bl	800a03c <memset>
 800bdba:	e7f4      	b.n	800bda6 <_calloc_r+0x16>

0800bdbc <_free_r>:
 800bdbc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800bdbe:	2900      	cmp	r1, #0
 800bdc0:	d044      	beq.n	800be4c <_free_r+0x90>
 800bdc2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bdc6:	9001      	str	r0, [sp, #4]
 800bdc8:	2b00      	cmp	r3, #0
 800bdca:	f1a1 0404 	sub.w	r4, r1, #4
 800bdce:	bfb8      	it	lt
 800bdd0:	18e4      	addlt	r4, r4, r3
 800bdd2:	f000 fa9b 	bl	800c30c <__malloc_lock>
 800bdd6:	4a1e      	ldr	r2, [pc, #120]	; (800be50 <_free_r+0x94>)
 800bdd8:	9801      	ldr	r0, [sp, #4]
 800bdda:	6813      	ldr	r3, [r2, #0]
 800bddc:	b933      	cbnz	r3, 800bdec <_free_r+0x30>
 800bdde:	6063      	str	r3, [r4, #4]
 800bde0:	6014      	str	r4, [r2, #0]
 800bde2:	b003      	add	sp, #12
 800bde4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800bde8:	f000 ba96 	b.w	800c318 <__malloc_unlock>
 800bdec:	42a3      	cmp	r3, r4
 800bdee:	d908      	bls.n	800be02 <_free_r+0x46>
 800bdf0:	6825      	ldr	r5, [r4, #0]
 800bdf2:	1961      	adds	r1, r4, r5
 800bdf4:	428b      	cmp	r3, r1
 800bdf6:	bf01      	itttt	eq
 800bdf8:	6819      	ldreq	r1, [r3, #0]
 800bdfa:	685b      	ldreq	r3, [r3, #4]
 800bdfc:	1949      	addeq	r1, r1, r5
 800bdfe:	6021      	streq	r1, [r4, #0]
 800be00:	e7ed      	b.n	800bdde <_free_r+0x22>
 800be02:	461a      	mov	r2, r3
 800be04:	685b      	ldr	r3, [r3, #4]
 800be06:	b10b      	cbz	r3, 800be0c <_free_r+0x50>
 800be08:	42a3      	cmp	r3, r4
 800be0a:	d9fa      	bls.n	800be02 <_free_r+0x46>
 800be0c:	6811      	ldr	r1, [r2, #0]
 800be0e:	1855      	adds	r5, r2, r1
 800be10:	42a5      	cmp	r5, r4
 800be12:	d10b      	bne.n	800be2c <_free_r+0x70>
 800be14:	6824      	ldr	r4, [r4, #0]
 800be16:	4421      	add	r1, r4
 800be18:	1854      	adds	r4, r2, r1
 800be1a:	42a3      	cmp	r3, r4
 800be1c:	6011      	str	r1, [r2, #0]
 800be1e:	d1e0      	bne.n	800bde2 <_free_r+0x26>
 800be20:	681c      	ldr	r4, [r3, #0]
 800be22:	685b      	ldr	r3, [r3, #4]
 800be24:	6053      	str	r3, [r2, #4]
 800be26:	4421      	add	r1, r4
 800be28:	6011      	str	r1, [r2, #0]
 800be2a:	e7da      	b.n	800bde2 <_free_r+0x26>
 800be2c:	d902      	bls.n	800be34 <_free_r+0x78>
 800be2e:	230c      	movs	r3, #12
 800be30:	6003      	str	r3, [r0, #0]
 800be32:	e7d6      	b.n	800bde2 <_free_r+0x26>
 800be34:	6825      	ldr	r5, [r4, #0]
 800be36:	1961      	adds	r1, r4, r5
 800be38:	428b      	cmp	r3, r1
 800be3a:	bf04      	itt	eq
 800be3c:	6819      	ldreq	r1, [r3, #0]
 800be3e:	685b      	ldreq	r3, [r3, #4]
 800be40:	6063      	str	r3, [r4, #4]
 800be42:	bf04      	itt	eq
 800be44:	1949      	addeq	r1, r1, r5
 800be46:	6021      	streq	r1, [r4, #0]
 800be48:	6054      	str	r4, [r2, #4]
 800be4a:	e7ca      	b.n	800bde2 <_free_r+0x26>
 800be4c:	b003      	add	sp, #12
 800be4e:	bd30      	pop	{r4, r5, pc}
 800be50:	20000998 	.word	0x20000998

0800be54 <sbrk_aligned>:
 800be54:	b570      	push	{r4, r5, r6, lr}
 800be56:	4e0e      	ldr	r6, [pc, #56]	; (800be90 <sbrk_aligned+0x3c>)
 800be58:	460c      	mov	r4, r1
 800be5a:	6831      	ldr	r1, [r6, #0]
 800be5c:	4605      	mov	r5, r0
 800be5e:	b911      	cbnz	r1, 800be66 <sbrk_aligned+0x12>
 800be60:	f000 f9e8 	bl	800c234 <_sbrk_r>
 800be64:	6030      	str	r0, [r6, #0]
 800be66:	4621      	mov	r1, r4
 800be68:	4628      	mov	r0, r5
 800be6a:	f000 f9e3 	bl	800c234 <_sbrk_r>
 800be6e:	1c43      	adds	r3, r0, #1
 800be70:	d00a      	beq.n	800be88 <sbrk_aligned+0x34>
 800be72:	1cc4      	adds	r4, r0, #3
 800be74:	f024 0403 	bic.w	r4, r4, #3
 800be78:	42a0      	cmp	r0, r4
 800be7a:	d007      	beq.n	800be8c <sbrk_aligned+0x38>
 800be7c:	1a21      	subs	r1, r4, r0
 800be7e:	4628      	mov	r0, r5
 800be80:	f000 f9d8 	bl	800c234 <_sbrk_r>
 800be84:	3001      	adds	r0, #1
 800be86:	d101      	bne.n	800be8c <sbrk_aligned+0x38>
 800be88:	f04f 34ff 	mov.w	r4, #4294967295
 800be8c:	4620      	mov	r0, r4
 800be8e:	bd70      	pop	{r4, r5, r6, pc}
 800be90:	2000099c 	.word	0x2000099c

0800be94 <_malloc_r>:
 800be94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800be98:	1ccd      	adds	r5, r1, #3
 800be9a:	f025 0503 	bic.w	r5, r5, #3
 800be9e:	3508      	adds	r5, #8
 800bea0:	2d0c      	cmp	r5, #12
 800bea2:	bf38      	it	cc
 800bea4:	250c      	movcc	r5, #12
 800bea6:	2d00      	cmp	r5, #0
 800bea8:	4607      	mov	r7, r0
 800beaa:	db01      	blt.n	800beb0 <_malloc_r+0x1c>
 800beac:	42a9      	cmp	r1, r5
 800beae:	d905      	bls.n	800bebc <_malloc_r+0x28>
 800beb0:	230c      	movs	r3, #12
 800beb2:	603b      	str	r3, [r7, #0]
 800beb4:	2600      	movs	r6, #0
 800beb6:	4630      	mov	r0, r6
 800beb8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bebc:	4e2e      	ldr	r6, [pc, #184]	; (800bf78 <_malloc_r+0xe4>)
 800bebe:	f000 fa25 	bl	800c30c <__malloc_lock>
 800bec2:	6833      	ldr	r3, [r6, #0]
 800bec4:	461c      	mov	r4, r3
 800bec6:	bb34      	cbnz	r4, 800bf16 <_malloc_r+0x82>
 800bec8:	4629      	mov	r1, r5
 800beca:	4638      	mov	r0, r7
 800becc:	f7ff ffc2 	bl	800be54 <sbrk_aligned>
 800bed0:	1c43      	adds	r3, r0, #1
 800bed2:	4604      	mov	r4, r0
 800bed4:	d14d      	bne.n	800bf72 <_malloc_r+0xde>
 800bed6:	6834      	ldr	r4, [r6, #0]
 800bed8:	4626      	mov	r6, r4
 800beda:	2e00      	cmp	r6, #0
 800bedc:	d140      	bne.n	800bf60 <_malloc_r+0xcc>
 800bede:	6823      	ldr	r3, [r4, #0]
 800bee0:	4631      	mov	r1, r6
 800bee2:	4638      	mov	r0, r7
 800bee4:	eb04 0803 	add.w	r8, r4, r3
 800bee8:	f000 f9a4 	bl	800c234 <_sbrk_r>
 800beec:	4580      	cmp	r8, r0
 800beee:	d13a      	bne.n	800bf66 <_malloc_r+0xd2>
 800bef0:	6821      	ldr	r1, [r4, #0]
 800bef2:	3503      	adds	r5, #3
 800bef4:	1a6d      	subs	r5, r5, r1
 800bef6:	f025 0503 	bic.w	r5, r5, #3
 800befa:	3508      	adds	r5, #8
 800befc:	2d0c      	cmp	r5, #12
 800befe:	bf38      	it	cc
 800bf00:	250c      	movcc	r5, #12
 800bf02:	4629      	mov	r1, r5
 800bf04:	4638      	mov	r0, r7
 800bf06:	f7ff ffa5 	bl	800be54 <sbrk_aligned>
 800bf0a:	3001      	adds	r0, #1
 800bf0c:	d02b      	beq.n	800bf66 <_malloc_r+0xd2>
 800bf0e:	6823      	ldr	r3, [r4, #0]
 800bf10:	442b      	add	r3, r5
 800bf12:	6023      	str	r3, [r4, #0]
 800bf14:	e00e      	b.n	800bf34 <_malloc_r+0xa0>
 800bf16:	6822      	ldr	r2, [r4, #0]
 800bf18:	1b52      	subs	r2, r2, r5
 800bf1a:	d41e      	bmi.n	800bf5a <_malloc_r+0xc6>
 800bf1c:	2a0b      	cmp	r2, #11
 800bf1e:	d916      	bls.n	800bf4e <_malloc_r+0xba>
 800bf20:	1961      	adds	r1, r4, r5
 800bf22:	42a3      	cmp	r3, r4
 800bf24:	6025      	str	r5, [r4, #0]
 800bf26:	bf18      	it	ne
 800bf28:	6059      	strne	r1, [r3, #4]
 800bf2a:	6863      	ldr	r3, [r4, #4]
 800bf2c:	bf08      	it	eq
 800bf2e:	6031      	streq	r1, [r6, #0]
 800bf30:	5162      	str	r2, [r4, r5]
 800bf32:	604b      	str	r3, [r1, #4]
 800bf34:	4638      	mov	r0, r7
 800bf36:	f104 060b 	add.w	r6, r4, #11
 800bf3a:	f000 f9ed 	bl	800c318 <__malloc_unlock>
 800bf3e:	f026 0607 	bic.w	r6, r6, #7
 800bf42:	1d23      	adds	r3, r4, #4
 800bf44:	1af2      	subs	r2, r6, r3
 800bf46:	d0b6      	beq.n	800beb6 <_malloc_r+0x22>
 800bf48:	1b9b      	subs	r3, r3, r6
 800bf4a:	50a3      	str	r3, [r4, r2]
 800bf4c:	e7b3      	b.n	800beb6 <_malloc_r+0x22>
 800bf4e:	6862      	ldr	r2, [r4, #4]
 800bf50:	42a3      	cmp	r3, r4
 800bf52:	bf0c      	ite	eq
 800bf54:	6032      	streq	r2, [r6, #0]
 800bf56:	605a      	strne	r2, [r3, #4]
 800bf58:	e7ec      	b.n	800bf34 <_malloc_r+0xa0>
 800bf5a:	4623      	mov	r3, r4
 800bf5c:	6864      	ldr	r4, [r4, #4]
 800bf5e:	e7b2      	b.n	800bec6 <_malloc_r+0x32>
 800bf60:	4634      	mov	r4, r6
 800bf62:	6876      	ldr	r6, [r6, #4]
 800bf64:	e7b9      	b.n	800beda <_malloc_r+0x46>
 800bf66:	230c      	movs	r3, #12
 800bf68:	603b      	str	r3, [r7, #0]
 800bf6a:	4638      	mov	r0, r7
 800bf6c:	f000 f9d4 	bl	800c318 <__malloc_unlock>
 800bf70:	e7a1      	b.n	800beb6 <_malloc_r+0x22>
 800bf72:	6025      	str	r5, [r4, #0]
 800bf74:	e7de      	b.n	800bf34 <_malloc_r+0xa0>
 800bf76:	bf00      	nop
 800bf78:	20000998 	.word	0x20000998

0800bf7c <__ssputs_r>:
 800bf7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bf80:	688e      	ldr	r6, [r1, #8]
 800bf82:	429e      	cmp	r6, r3
 800bf84:	4682      	mov	sl, r0
 800bf86:	460c      	mov	r4, r1
 800bf88:	4690      	mov	r8, r2
 800bf8a:	461f      	mov	r7, r3
 800bf8c:	d838      	bhi.n	800c000 <__ssputs_r+0x84>
 800bf8e:	898a      	ldrh	r2, [r1, #12]
 800bf90:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800bf94:	d032      	beq.n	800bffc <__ssputs_r+0x80>
 800bf96:	6825      	ldr	r5, [r4, #0]
 800bf98:	6909      	ldr	r1, [r1, #16]
 800bf9a:	eba5 0901 	sub.w	r9, r5, r1
 800bf9e:	6965      	ldr	r5, [r4, #20]
 800bfa0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800bfa4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800bfa8:	3301      	adds	r3, #1
 800bfaa:	444b      	add	r3, r9
 800bfac:	106d      	asrs	r5, r5, #1
 800bfae:	429d      	cmp	r5, r3
 800bfb0:	bf38      	it	cc
 800bfb2:	461d      	movcc	r5, r3
 800bfb4:	0553      	lsls	r3, r2, #21
 800bfb6:	d531      	bpl.n	800c01c <__ssputs_r+0xa0>
 800bfb8:	4629      	mov	r1, r5
 800bfba:	f7ff ff6b 	bl	800be94 <_malloc_r>
 800bfbe:	4606      	mov	r6, r0
 800bfc0:	b950      	cbnz	r0, 800bfd8 <__ssputs_r+0x5c>
 800bfc2:	230c      	movs	r3, #12
 800bfc4:	f8ca 3000 	str.w	r3, [sl]
 800bfc8:	89a3      	ldrh	r3, [r4, #12]
 800bfca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bfce:	81a3      	strh	r3, [r4, #12]
 800bfd0:	f04f 30ff 	mov.w	r0, #4294967295
 800bfd4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bfd8:	6921      	ldr	r1, [r4, #16]
 800bfda:	464a      	mov	r2, r9
 800bfdc:	f7ff fb46 	bl	800b66c <memcpy>
 800bfe0:	89a3      	ldrh	r3, [r4, #12]
 800bfe2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800bfe6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bfea:	81a3      	strh	r3, [r4, #12]
 800bfec:	6126      	str	r6, [r4, #16]
 800bfee:	6165      	str	r5, [r4, #20]
 800bff0:	444e      	add	r6, r9
 800bff2:	eba5 0509 	sub.w	r5, r5, r9
 800bff6:	6026      	str	r6, [r4, #0]
 800bff8:	60a5      	str	r5, [r4, #8]
 800bffa:	463e      	mov	r6, r7
 800bffc:	42be      	cmp	r6, r7
 800bffe:	d900      	bls.n	800c002 <__ssputs_r+0x86>
 800c000:	463e      	mov	r6, r7
 800c002:	6820      	ldr	r0, [r4, #0]
 800c004:	4632      	mov	r2, r6
 800c006:	4641      	mov	r1, r8
 800c008:	f000 f966 	bl	800c2d8 <memmove>
 800c00c:	68a3      	ldr	r3, [r4, #8]
 800c00e:	1b9b      	subs	r3, r3, r6
 800c010:	60a3      	str	r3, [r4, #8]
 800c012:	6823      	ldr	r3, [r4, #0]
 800c014:	4433      	add	r3, r6
 800c016:	6023      	str	r3, [r4, #0]
 800c018:	2000      	movs	r0, #0
 800c01a:	e7db      	b.n	800bfd4 <__ssputs_r+0x58>
 800c01c:	462a      	mov	r2, r5
 800c01e:	f000 f981 	bl	800c324 <_realloc_r>
 800c022:	4606      	mov	r6, r0
 800c024:	2800      	cmp	r0, #0
 800c026:	d1e1      	bne.n	800bfec <__ssputs_r+0x70>
 800c028:	6921      	ldr	r1, [r4, #16]
 800c02a:	4650      	mov	r0, sl
 800c02c:	f7ff fec6 	bl	800bdbc <_free_r>
 800c030:	e7c7      	b.n	800bfc2 <__ssputs_r+0x46>
	...

0800c034 <_svfiprintf_r>:
 800c034:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c038:	4698      	mov	r8, r3
 800c03a:	898b      	ldrh	r3, [r1, #12]
 800c03c:	061b      	lsls	r3, r3, #24
 800c03e:	b09d      	sub	sp, #116	; 0x74
 800c040:	4607      	mov	r7, r0
 800c042:	460d      	mov	r5, r1
 800c044:	4614      	mov	r4, r2
 800c046:	d50e      	bpl.n	800c066 <_svfiprintf_r+0x32>
 800c048:	690b      	ldr	r3, [r1, #16]
 800c04a:	b963      	cbnz	r3, 800c066 <_svfiprintf_r+0x32>
 800c04c:	2140      	movs	r1, #64	; 0x40
 800c04e:	f7ff ff21 	bl	800be94 <_malloc_r>
 800c052:	6028      	str	r0, [r5, #0]
 800c054:	6128      	str	r0, [r5, #16]
 800c056:	b920      	cbnz	r0, 800c062 <_svfiprintf_r+0x2e>
 800c058:	230c      	movs	r3, #12
 800c05a:	603b      	str	r3, [r7, #0]
 800c05c:	f04f 30ff 	mov.w	r0, #4294967295
 800c060:	e0d1      	b.n	800c206 <_svfiprintf_r+0x1d2>
 800c062:	2340      	movs	r3, #64	; 0x40
 800c064:	616b      	str	r3, [r5, #20]
 800c066:	2300      	movs	r3, #0
 800c068:	9309      	str	r3, [sp, #36]	; 0x24
 800c06a:	2320      	movs	r3, #32
 800c06c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c070:	f8cd 800c 	str.w	r8, [sp, #12]
 800c074:	2330      	movs	r3, #48	; 0x30
 800c076:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800c220 <_svfiprintf_r+0x1ec>
 800c07a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c07e:	f04f 0901 	mov.w	r9, #1
 800c082:	4623      	mov	r3, r4
 800c084:	469a      	mov	sl, r3
 800c086:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c08a:	b10a      	cbz	r2, 800c090 <_svfiprintf_r+0x5c>
 800c08c:	2a25      	cmp	r2, #37	; 0x25
 800c08e:	d1f9      	bne.n	800c084 <_svfiprintf_r+0x50>
 800c090:	ebba 0b04 	subs.w	fp, sl, r4
 800c094:	d00b      	beq.n	800c0ae <_svfiprintf_r+0x7a>
 800c096:	465b      	mov	r3, fp
 800c098:	4622      	mov	r2, r4
 800c09a:	4629      	mov	r1, r5
 800c09c:	4638      	mov	r0, r7
 800c09e:	f7ff ff6d 	bl	800bf7c <__ssputs_r>
 800c0a2:	3001      	adds	r0, #1
 800c0a4:	f000 80aa 	beq.w	800c1fc <_svfiprintf_r+0x1c8>
 800c0a8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c0aa:	445a      	add	r2, fp
 800c0ac:	9209      	str	r2, [sp, #36]	; 0x24
 800c0ae:	f89a 3000 	ldrb.w	r3, [sl]
 800c0b2:	2b00      	cmp	r3, #0
 800c0b4:	f000 80a2 	beq.w	800c1fc <_svfiprintf_r+0x1c8>
 800c0b8:	2300      	movs	r3, #0
 800c0ba:	f04f 32ff 	mov.w	r2, #4294967295
 800c0be:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c0c2:	f10a 0a01 	add.w	sl, sl, #1
 800c0c6:	9304      	str	r3, [sp, #16]
 800c0c8:	9307      	str	r3, [sp, #28]
 800c0ca:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c0ce:	931a      	str	r3, [sp, #104]	; 0x68
 800c0d0:	4654      	mov	r4, sl
 800c0d2:	2205      	movs	r2, #5
 800c0d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c0d8:	4851      	ldr	r0, [pc, #324]	; (800c220 <_svfiprintf_r+0x1ec>)
 800c0da:	f7f4 f8a1 	bl	8000220 <memchr>
 800c0de:	9a04      	ldr	r2, [sp, #16]
 800c0e0:	b9d8      	cbnz	r0, 800c11a <_svfiprintf_r+0xe6>
 800c0e2:	06d0      	lsls	r0, r2, #27
 800c0e4:	bf44      	itt	mi
 800c0e6:	2320      	movmi	r3, #32
 800c0e8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c0ec:	0711      	lsls	r1, r2, #28
 800c0ee:	bf44      	itt	mi
 800c0f0:	232b      	movmi	r3, #43	; 0x2b
 800c0f2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c0f6:	f89a 3000 	ldrb.w	r3, [sl]
 800c0fa:	2b2a      	cmp	r3, #42	; 0x2a
 800c0fc:	d015      	beq.n	800c12a <_svfiprintf_r+0xf6>
 800c0fe:	9a07      	ldr	r2, [sp, #28]
 800c100:	4654      	mov	r4, sl
 800c102:	2000      	movs	r0, #0
 800c104:	f04f 0c0a 	mov.w	ip, #10
 800c108:	4621      	mov	r1, r4
 800c10a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c10e:	3b30      	subs	r3, #48	; 0x30
 800c110:	2b09      	cmp	r3, #9
 800c112:	d94e      	bls.n	800c1b2 <_svfiprintf_r+0x17e>
 800c114:	b1b0      	cbz	r0, 800c144 <_svfiprintf_r+0x110>
 800c116:	9207      	str	r2, [sp, #28]
 800c118:	e014      	b.n	800c144 <_svfiprintf_r+0x110>
 800c11a:	eba0 0308 	sub.w	r3, r0, r8
 800c11e:	fa09 f303 	lsl.w	r3, r9, r3
 800c122:	4313      	orrs	r3, r2
 800c124:	9304      	str	r3, [sp, #16]
 800c126:	46a2      	mov	sl, r4
 800c128:	e7d2      	b.n	800c0d0 <_svfiprintf_r+0x9c>
 800c12a:	9b03      	ldr	r3, [sp, #12]
 800c12c:	1d19      	adds	r1, r3, #4
 800c12e:	681b      	ldr	r3, [r3, #0]
 800c130:	9103      	str	r1, [sp, #12]
 800c132:	2b00      	cmp	r3, #0
 800c134:	bfbb      	ittet	lt
 800c136:	425b      	neglt	r3, r3
 800c138:	f042 0202 	orrlt.w	r2, r2, #2
 800c13c:	9307      	strge	r3, [sp, #28]
 800c13e:	9307      	strlt	r3, [sp, #28]
 800c140:	bfb8      	it	lt
 800c142:	9204      	strlt	r2, [sp, #16]
 800c144:	7823      	ldrb	r3, [r4, #0]
 800c146:	2b2e      	cmp	r3, #46	; 0x2e
 800c148:	d10c      	bne.n	800c164 <_svfiprintf_r+0x130>
 800c14a:	7863      	ldrb	r3, [r4, #1]
 800c14c:	2b2a      	cmp	r3, #42	; 0x2a
 800c14e:	d135      	bne.n	800c1bc <_svfiprintf_r+0x188>
 800c150:	9b03      	ldr	r3, [sp, #12]
 800c152:	1d1a      	adds	r2, r3, #4
 800c154:	681b      	ldr	r3, [r3, #0]
 800c156:	9203      	str	r2, [sp, #12]
 800c158:	2b00      	cmp	r3, #0
 800c15a:	bfb8      	it	lt
 800c15c:	f04f 33ff 	movlt.w	r3, #4294967295
 800c160:	3402      	adds	r4, #2
 800c162:	9305      	str	r3, [sp, #20]
 800c164:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800c230 <_svfiprintf_r+0x1fc>
 800c168:	7821      	ldrb	r1, [r4, #0]
 800c16a:	2203      	movs	r2, #3
 800c16c:	4650      	mov	r0, sl
 800c16e:	f7f4 f857 	bl	8000220 <memchr>
 800c172:	b140      	cbz	r0, 800c186 <_svfiprintf_r+0x152>
 800c174:	2340      	movs	r3, #64	; 0x40
 800c176:	eba0 000a 	sub.w	r0, r0, sl
 800c17a:	fa03 f000 	lsl.w	r0, r3, r0
 800c17e:	9b04      	ldr	r3, [sp, #16]
 800c180:	4303      	orrs	r3, r0
 800c182:	3401      	adds	r4, #1
 800c184:	9304      	str	r3, [sp, #16]
 800c186:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c18a:	4826      	ldr	r0, [pc, #152]	; (800c224 <_svfiprintf_r+0x1f0>)
 800c18c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c190:	2206      	movs	r2, #6
 800c192:	f7f4 f845 	bl	8000220 <memchr>
 800c196:	2800      	cmp	r0, #0
 800c198:	d038      	beq.n	800c20c <_svfiprintf_r+0x1d8>
 800c19a:	4b23      	ldr	r3, [pc, #140]	; (800c228 <_svfiprintf_r+0x1f4>)
 800c19c:	bb1b      	cbnz	r3, 800c1e6 <_svfiprintf_r+0x1b2>
 800c19e:	9b03      	ldr	r3, [sp, #12]
 800c1a0:	3307      	adds	r3, #7
 800c1a2:	f023 0307 	bic.w	r3, r3, #7
 800c1a6:	3308      	adds	r3, #8
 800c1a8:	9303      	str	r3, [sp, #12]
 800c1aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c1ac:	4433      	add	r3, r6
 800c1ae:	9309      	str	r3, [sp, #36]	; 0x24
 800c1b0:	e767      	b.n	800c082 <_svfiprintf_r+0x4e>
 800c1b2:	fb0c 3202 	mla	r2, ip, r2, r3
 800c1b6:	460c      	mov	r4, r1
 800c1b8:	2001      	movs	r0, #1
 800c1ba:	e7a5      	b.n	800c108 <_svfiprintf_r+0xd4>
 800c1bc:	2300      	movs	r3, #0
 800c1be:	3401      	adds	r4, #1
 800c1c0:	9305      	str	r3, [sp, #20]
 800c1c2:	4619      	mov	r1, r3
 800c1c4:	f04f 0c0a 	mov.w	ip, #10
 800c1c8:	4620      	mov	r0, r4
 800c1ca:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c1ce:	3a30      	subs	r2, #48	; 0x30
 800c1d0:	2a09      	cmp	r2, #9
 800c1d2:	d903      	bls.n	800c1dc <_svfiprintf_r+0x1a8>
 800c1d4:	2b00      	cmp	r3, #0
 800c1d6:	d0c5      	beq.n	800c164 <_svfiprintf_r+0x130>
 800c1d8:	9105      	str	r1, [sp, #20]
 800c1da:	e7c3      	b.n	800c164 <_svfiprintf_r+0x130>
 800c1dc:	fb0c 2101 	mla	r1, ip, r1, r2
 800c1e0:	4604      	mov	r4, r0
 800c1e2:	2301      	movs	r3, #1
 800c1e4:	e7f0      	b.n	800c1c8 <_svfiprintf_r+0x194>
 800c1e6:	ab03      	add	r3, sp, #12
 800c1e8:	9300      	str	r3, [sp, #0]
 800c1ea:	462a      	mov	r2, r5
 800c1ec:	4b0f      	ldr	r3, [pc, #60]	; (800c22c <_svfiprintf_r+0x1f8>)
 800c1ee:	a904      	add	r1, sp, #16
 800c1f0:	4638      	mov	r0, r7
 800c1f2:	f7fd ffcb 	bl	800a18c <_printf_float>
 800c1f6:	1c42      	adds	r2, r0, #1
 800c1f8:	4606      	mov	r6, r0
 800c1fa:	d1d6      	bne.n	800c1aa <_svfiprintf_r+0x176>
 800c1fc:	89ab      	ldrh	r3, [r5, #12]
 800c1fe:	065b      	lsls	r3, r3, #25
 800c200:	f53f af2c 	bmi.w	800c05c <_svfiprintf_r+0x28>
 800c204:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c206:	b01d      	add	sp, #116	; 0x74
 800c208:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c20c:	ab03      	add	r3, sp, #12
 800c20e:	9300      	str	r3, [sp, #0]
 800c210:	462a      	mov	r2, r5
 800c212:	4b06      	ldr	r3, [pc, #24]	; (800c22c <_svfiprintf_r+0x1f8>)
 800c214:	a904      	add	r1, sp, #16
 800c216:	4638      	mov	r0, r7
 800c218:	f7fe fa5c 	bl	800a6d4 <_printf_i>
 800c21c:	e7eb      	b.n	800c1f6 <_svfiprintf_r+0x1c2>
 800c21e:	bf00      	nop
 800c220:	0800e5a4 	.word	0x0800e5a4
 800c224:	0800e5ae 	.word	0x0800e5ae
 800c228:	0800a18d 	.word	0x0800a18d
 800c22c:	0800bf7d 	.word	0x0800bf7d
 800c230:	0800e5aa 	.word	0x0800e5aa

0800c234 <_sbrk_r>:
 800c234:	b538      	push	{r3, r4, r5, lr}
 800c236:	4d06      	ldr	r5, [pc, #24]	; (800c250 <_sbrk_r+0x1c>)
 800c238:	2300      	movs	r3, #0
 800c23a:	4604      	mov	r4, r0
 800c23c:	4608      	mov	r0, r1
 800c23e:	602b      	str	r3, [r5, #0]
 800c240:	f7f8 f8c4 	bl	80043cc <_sbrk>
 800c244:	1c43      	adds	r3, r0, #1
 800c246:	d102      	bne.n	800c24e <_sbrk_r+0x1a>
 800c248:	682b      	ldr	r3, [r5, #0]
 800c24a:	b103      	cbz	r3, 800c24e <_sbrk_r+0x1a>
 800c24c:	6023      	str	r3, [r4, #0]
 800c24e:	bd38      	pop	{r3, r4, r5, pc}
 800c250:	200009a0 	.word	0x200009a0

0800c254 <__assert_func>:
 800c254:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c256:	4614      	mov	r4, r2
 800c258:	461a      	mov	r2, r3
 800c25a:	4b09      	ldr	r3, [pc, #36]	; (800c280 <__assert_func+0x2c>)
 800c25c:	681b      	ldr	r3, [r3, #0]
 800c25e:	4605      	mov	r5, r0
 800c260:	68d8      	ldr	r0, [r3, #12]
 800c262:	b14c      	cbz	r4, 800c278 <__assert_func+0x24>
 800c264:	4b07      	ldr	r3, [pc, #28]	; (800c284 <__assert_func+0x30>)
 800c266:	9100      	str	r1, [sp, #0]
 800c268:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c26c:	4906      	ldr	r1, [pc, #24]	; (800c288 <__assert_func+0x34>)
 800c26e:	462b      	mov	r3, r5
 800c270:	f000 f80e 	bl	800c290 <fiprintf>
 800c274:	f000 faac 	bl	800c7d0 <abort>
 800c278:	4b04      	ldr	r3, [pc, #16]	; (800c28c <__assert_func+0x38>)
 800c27a:	461c      	mov	r4, r3
 800c27c:	e7f3      	b.n	800c266 <__assert_func+0x12>
 800c27e:	bf00      	nop
 800c280:	20000060 	.word	0x20000060
 800c284:	0800e5b5 	.word	0x0800e5b5
 800c288:	0800e5c2 	.word	0x0800e5c2
 800c28c:	0800e5f0 	.word	0x0800e5f0

0800c290 <fiprintf>:
 800c290:	b40e      	push	{r1, r2, r3}
 800c292:	b503      	push	{r0, r1, lr}
 800c294:	4601      	mov	r1, r0
 800c296:	ab03      	add	r3, sp, #12
 800c298:	4805      	ldr	r0, [pc, #20]	; (800c2b0 <fiprintf+0x20>)
 800c29a:	f853 2b04 	ldr.w	r2, [r3], #4
 800c29e:	6800      	ldr	r0, [r0, #0]
 800c2a0:	9301      	str	r3, [sp, #4]
 800c2a2:	f000 f897 	bl	800c3d4 <_vfiprintf_r>
 800c2a6:	b002      	add	sp, #8
 800c2a8:	f85d eb04 	ldr.w	lr, [sp], #4
 800c2ac:	b003      	add	sp, #12
 800c2ae:	4770      	bx	lr
 800c2b0:	20000060 	.word	0x20000060

0800c2b4 <__ascii_mbtowc>:
 800c2b4:	b082      	sub	sp, #8
 800c2b6:	b901      	cbnz	r1, 800c2ba <__ascii_mbtowc+0x6>
 800c2b8:	a901      	add	r1, sp, #4
 800c2ba:	b142      	cbz	r2, 800c2ce <__ascii_mbtowc+0x1a>
 800c2bc:	b14b      	cbz	r3, 800c2d2 <__ascii_mbtowc+0x1e>
 800c2be:	7813      	ldrb	r3, [r2, #0]
 800c2c0:	600b      	str	r3, [r1, #0]
 800c2c2:	7812      	ldrb	r2, [r2, #0]
 800c2c4:	1e10      	subs	r0, r2, #0
 800c2c6:	bf18      	it	ne
 800c2c8:	2001      	movne	r0, #1
 800c2ca:	b002      	add	sp, #8
 800c2cc:	4770      	bx	lr
 800c2ce:	4610      	mov	r0, r2
 800c2d0:	e7fb      	b.n	800c2ca <__ascii_mbtowc+0x16>
 800c2d2:	f06f 0001 	mvn.w	r0, #1
 800c2d6:	e7f8      	b.n	800c2ca <__ascii_mbtowc+0x16>

0800c2d8 <memmove>:
 800c2d8:	4288      	cmp	r0, r1
 800c2da:	b510      	push	{r4, lr}
 800c2dc:	eb01 0402 	add.w	r4, r1, r2
 800c2e0:	d902      	bls.n	800c2e8 <memmove+0x10>
 800c2e2:	4284      	cmp	r4, r0
 800c2e4:	4623      	mov	r3, r4
 800c2e6:	d807      	bhi.n	800c2f8 <memmove+0x20>
 800c2e8:	1e43      	subs	r3, r0, #1
 800c2ea:	42a1      	cmp	r1, r4
 800c2ec:	d008      	beq.n	800c300 <memmove+0x28>
 800c2ee:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c2f2:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c2f6:	e7f8      	b.n	800c2ea <memmove+0x12>
 800c2f8:	4402      	add	r2, r0
 800c2fa:	4601      	mov	r1, r0
 800c2fc:	428a      	cmp	r2, r1
 800c2fe:	d100      	bne.n	800c302 <memmove+0x2a>
 800c300:	bd10      	pop	{r4, pc}
 800c302:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c306:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c30a:	e7f7      	b.n	800c2fc <memmove+0x24>

0800c30c <__malloc_lock>:
 800c30c:	4801      	ldr	r0, [pc, #4]	; (800c314 <__malloc_lock+0x8>)
 800c30e:	f000 bc1f 	b.w	800cb50 <__retarget_lock_acquire_recursive>
 800c312:	bf00      	nop
 800c314:	200009a4 	.word	0x200009a4

0800c318 <__malloc_unlock>:
 800c318:	4801      	ldr	r0, [pc, #4]	; (800c320 <__malloc_unlock+0x8>)
 800c31a:	f000 bc1a 	b.w	800cb52 <__retarget_lock_release_recursive>
 800c31e:	bf00      	nop
 800c320:	200009a4 	.word	0x200009a4

0800c324 <_realloc_r>:
 800c324:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c328:	4680      	mov	r8, r0
 800c32a:	4614      	mov	r4, r2
 800c32c:	460e      	mov	r6, r1
 800c32e:	b921      	cbnz	r1, 800c33a <_realloc_r+0x16>
 800c330:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c334:	4611      	mov	r1, r2
 800c336:	f7ff bdad 	b.w	800be94 <_malloc_r>
 800c33a:	b92a      	cbnz	r2, 800c348 <_realloc_r+0x24>
 800c33c:	f7ff fd3e 	bl	800bdbc <_free_r>
 800c340:	4625      	mov	r5, r4
 800c342:	4628      	mov	r0, r5
 800c344:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c348:	f000 fc6a 	bl	800cc20 <_malloc_usable_size_r>
 800c34c:	4284      	cmp	r4, r0
 800c34e:	4607      	mov	r7, r0
 800c350:	d802      	bhi.n	800c358 <_realloc_r+0x34>
 800c352:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800c356:	d812      	bhi.n	800c37e <_realloc_r+0x5a>
 800c358:	4621      	mov	r1, r4
 800c35a:	4640      	mov	r0, r8
 800c35c:	f7ff fd9a 	bl	800be94 <_malloc_r>
 800c360:	4605      	mov	r5, r0
 800c362:	2800      	cmp	r0, #0
 800c364:	d0ed      	beq.n	800c342 <_realloc_r+0x1e>
 800c366:	42bc      	cmp	r4, r7
 800c368:	4622      	mov	r2, r4
 800c36a:	4631      	mov	r1, r6
 800c36c:	bf28      	it	cs
 800c36e:	463a      	movcs	r2, r7
 800c370:	f7ff f97c 	bl	800b66c <memcpy>
 800c374:	4631      	mov	r1, r6
 800c376:	4640      	mov	r0, r8
 800c378:	f7ff fd20 	bl	800bdbc <_free_r>
 800c37c:	e7e1      	b.n	800c342 <_realloc_r+0x1e>
 800c37e:	4635      	mov	r5, r6
 800c380:	e7df      	b.n	800c342 <_realloc_r+0x1e>

0800c382 <__sfputc_r>:
 800c382:	6893      	ldr	r3, [r2, #8]
 800c384:	3b01      	subs	r3, #1
 800c386:	2b00      	cmp	r3, #0
 800c388:	b410      	push	{r4}
 800c38a:	6093      	str	r3, [r2, #8]
 800c38c:	da08      	bge.n	800c3a0 <__sfputc_r+0x1e>
 800c38e:	6994      	ldr	r4, [r2, #24]
 800c390:	42a3      	cmp	r3, r4
 800c392:	db01      	blt.n	800c398 <__sfputc_r+0x16>
 800c394:	290a      	cmp	r1, #10
 800c396:	d103      	bne.n	800c3a0 <__sfputc_r+0x1e>
 800c398:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c39c:	f000 b94a 	b.w	800c634 <__swbuf_r>
 800c3a0:	6813      	ldr	r3, [r2, #0]
 800c3a2:	1c58      	adds	r0, r3, #1
 800c3a4:	6010      	str	r0, [r2, #0]
 800c3a6:	7019      	strb	r1, [r3, #0]
 800c3a8:	4608      	mov	r0, r1
 800c3aa:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c3ae:	4770      	bx	lr

0800c3b0 <__sfputs_r>:
 800c3b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c3b2:	4606      	mov	r6, r0
 800c3b4:	460f      	mov	r7, r1
 800c3b6:	4614      	mov	r4, r2
 800c3b8:	18d5      	adds	r5, r2, r3
 800c3ba:	42ac      	cmp	r4, r5
 800c3bc:	d101      	bne.n	800c3c2 <__sfputs_r+0x12>
 800c3be:	2000      	movs	r0, #0
 800c3c0:	e007      	b.n	800c3d2 <__sfputs_r+0x22>
 800c3c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c3c6:	463a      	mov	r2, r7
 800c3c8:	4630      	mov	r0, r6
 800c3ca:	f7ff ffda 	bl	800c382 <__sfputc_r>
 800c3ce:	1c43      	adds	r3, r0, #1
 800c3d0:	d1f3      	bne.n	800c3ba <__sfputs_r+0xa>
 800c3d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800c3d4 <_vfiprintf_r>:
 800c3d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c3d8:	460d      	mov	r5, r1
 800c3da:	b09d      	sub	sp, #116	; 0x74
 800c3dc:	4614      	mov	r4, r2
 800c3de:	4698      	mov	r8, r3
 800c3e0:	4606      	mov	r6, r0
 800c3e2:	b118      	cbz	r0, 800c3ec <_vfiprintf_r+0x18>
 800c3e4:	6983      	ldr	r3, [r0, #24]
 800c3e6:	b90b      	cbnz	r3, 800c3ec <_vfiprintf_r+0x18>
 800c3e8:	f000 fb14 	bl	800ca14 <__sinit>
 800c3ec:	4b89      	ldr	r3, [pc, #548]	; (800c614 <_vfiprintf_r+0x240>)
 800c3ee:	429d      	cmp	r5, r3
 800c3f0:	d11b      	bne.n	800c42a <_vfiprintf_r+0x56>
 800c3f2:	6875      	ldr	r5, [r6, #4]
 800c3f4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c3f6:	07d9      	lsls	r1, r3, #31
 800c3f8:	d405      	bmi.n	800c406 <_vfiprintf_r+0x32>
 800c3fa:	89ab      	ldrh	r3, [r5, #12]
 800c3fc:	059a      	lsls	r2, r3, #22
 800c3fe:	d402      	bmi.n	800c406 <_vfiprintf_r+0x32>
 800c400:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c402:	f000 fba5 	bl	800cb50 <__retarget_lock_acquire_recursive>
 800c406:	89ab      	ldrh	r3, [r5, #12]
 800c408:	071b      	lsls	r3, r3, #28
 800c40a:	d501      	bpl.n	800c410 <_vfiprintf_r+0x3c>
 800c40c:	692b      	ldr	r3, [r5, #16]
 800c40e:	b9eb      	cbnz	r3, 800c44c <_vfiprintf_r+0x78>
 800c410:	4629      	mov	r1, r5
 800c412:	4630      	mov	r0, r6
 800c414:	f000 f96e 	bl	800c6f4 <__swsetup_r>
 800c418:	b1c0      	cbz	r0, 800c44c <_vfiprintf_r+0x78>
 800c41a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c41c:	07dc      	lsls	r4, r3, #31
 800c41e:	d50e      	bpl.n	800c43e <_vfiprintf_r+0x6a>
 800c420:	f04f 30ff 	mov.w	r0, #4294967295
 800c424:	b01d      	add	sp, #116	; 0x74
 800c426:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c42a:	4b7b      	ldr	r3, [pc, #492]	; (800c618 <_vfiprintf_r+0x244>)
 800c42c:	429d      	cmp	r5, r3
 800c42e:	d101      	bne.n	800c434 <_vfiprintf_r+0x60>
 800c430:	68b5      	ldr	r5, [r6, #8]
 800c432:	e7df      	b.n	800c3f4 <_vfiprintf_r+0x20>
 800c434:	4b79      	ldr	r3, [pc, #484]	; (800c61c <_vfiprintf_r+0x248>)
 800c436:	429d      	cmp	r5, r3
 800c438:	bf08      	it	eq
 800c43a:	68f5      	ldreq	r5, [r6, #12]
 800c43c:	e7da      	b.n	800c3f4 <_vfiprintf_r+0x20>
 800c43e:	89ab      	ldrh	r3, [r5, #12]
 800c440:	0598      	lsls	r0, r3, #22
 800c442:	d4ed      	bmi.n	800c420 <_vfiprintf_r+0x4c>
 800c444:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c446:	f000 fb84 	bl	800cb52 <__retarget_lock_release_recursive>
 800c44a:	e7e9      	b.n	800c420 <_vfiprintf_r+0x4c>
 800c44c:	2300      	movs	r3, #0
 800c44e:	9309      	str	r3, [sp, #36]	; 0x24
 800c450:	2320      	movs	r3, #32
 800c452:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c456:	f8cd 800c 	str.w	r8, [sp, #12]
 800c45a:	2330      	movs	r3, #48	; 0x30
 800c45c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800c620 <_vfiprintf_r+0x24c>
 800c460:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c464:	f04f 0901 	mov.w	r9, #1
 800c468:	4623      	mov	r3, r4
 800c46a:	469a      	mov	sl, r3
 800c46c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c470:	b10a      	cbz	r2, 800c476 <_vfiprintf_r+0xa2>
 800c472:	2a25      	cmp	r2, #37	; 0x25
 800c474:	d1f9      	bne.n	800c46a <_vfiprintf_r+0x96>
 800c476:	ebba 0b04 	subs.w	fp, sl, r4
 800c47a:	d00b      	beq.n	800c494 <_vfiprintf_r+0xc0>
 800c47c:	465b      	mov	r3, fp
 800c47e:	4622      	mov	r2, r4
 800c480:	4629      	mov	r1, r5
 800c482:	4630      	mov	r0, r6
 800c484:	f7ff ff94 	bl	800c3b0 <__sfputs_r>
 800c488:	3001      	adds	r0, #1
 800c48a:	f000 80aa 	beq.w	800c5e2 <_vfiprintf_r+0x20e>
 800c48e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c490:	445a      	add	r2, fp
 800c492:	9209      	str	r2, [sp, #36]	; 0x24
 800c494:	f89a 3000 	ldrb.w	r3, [sl]
 800c498:	2b00      	cmp	r3, #0
 800c49a:	f000 80a2 	beq.w	800c5e2 <_vfiprintf_r+0x20e>
 800c49e:	2300      	movs	r3, #0
 800c4a0:	f04f 32ff 	mov.w	r2, #4294967295
 800c4a4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c4a8:	f10a 0a01 	add.w	sl, sl, #1
 800c4ac:	9304      	str	r3, [sp, #16]
 800c4ae:	9307      	str	r3, [sp, #28]
 800c4b0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c4b4:	931a      	str	r3, [sp, #104]	; 0x68
 800c4b6:	4654      	mov	r4, sl
 800c4b8:	2205      	movs	r2, #5
 800c4ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c4be:	4858      	ldr	r0, [pc, #352]	; (800c620 <_vfiprintf_r+0x24c>)
 800c4c0:	f7f3 feae 	bl	8000220 <memchr>
 800c4c4:	9a04      	ldr	r2, [sp, #16]
 800c4c6:	b9d8      	cbnz	r0, 800c500 <_vfiprintf_r+0x12c>
 800c4c8:	06d1      	lsls	r1, r2, #27
 800c4ca:	bf44      	itt	mi
 800c4cc:	2320      	movmi	r3, #32
 800c4ce:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c4d2:	0713      	lsls	r3, r2, #28
 800c4d4:	bf44      	itt	mi
 800c4d6:	232b      	movmi	r3, #43	; 0x2b
 800c4d8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c4dc:	f89a 3000 	ldrb.w	r3, [sl]
 800c4e0:	2b2a      	cmp	r3, #42	; 0x2a
 800c4e2:	d015      	beq.n	800c510 <_vfiprintf_r+0x13c>
 800c4e4:	9a07      	ldr	r2, [sp, #28]
 800c4e6:	4654      	mov	r4, sl
 800c4e8:	2000      	movs	r0, #0
 800c4ea:	f04f 0c0a 	mov.w	ip, #10
 800c4ee:	4621      	mov	r1, r4
 800c4f0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c4f4:	3b30      	subs	r3, #48	; 0x30
 800c4f6:	2b09      	cmp	r3, #9
 800c4f8:	d94e      	bls.n	800c598 <_vfiprintf_r+0x1c4>
 800c4fa:	b1b0      	cbz	r0, 800c52a <_vfiprintf_r+0x156>
 800c4fc:	9207      	str	r2, [sp, #28]
 800c4fe:	e014      	b.n	800c52a <_vfiprintf_r+0x156>
 800c500:	eba0 0308 	sub.w	r3, r0, r8
 800c504:	fa09 f303 	lsl.w	r3, r9, r3
 800c508:	4313      	orrs	r3, r2
 800c50a:	9304      	str	r3, [sp, #16]
 800c50c:	46a2      	mov	sl, r4
 800c50e:	e7d2      	b.n	800c4b6 <_vfiprintf_r+0xe2>
 800c510:	9b03      	ldr	r3, [sp, #12]
 800c512:	1d19      	adds	r1, r3, #4
 800c514:	681b      	ldr	r3, [r3, #0]
 800c516:	9103      	str	r1, [sp, #12]
 800c518:	2b00      	cmp	r3, #0
 800c51a:	bfbb      	ittet	lt
 800c51c:	425b      	neglt	r3, r3
 800c51e:	f042 0202 	orrlt.w	r2, r2, #2
 800c522:	9307      	strge	r3, [sp, #28]
 800c524:	9307      	strlt	r3, [sp, #28]
 800c526:	bfb8      	it	lt
 800c528:	9204      	strlt	r2, [sp, #16]
 800c52a:	7823      	ldrb	r3, [r4, #0]
 800c52c:	2b2e      	cmp	r3, #46	; 0x2e
 800c52e:	d10c      	bne.n	800c54a <_vfiprintf_r+0x176>
 800c530:	7863      	ldrb	r3, [r4, #1]
 800c532:	2b2a      	cmp	r3, #42	; 0x2a
 800c534:	d135      	bne.n	800c5a2 <_vfiprintf_r+0x1ce>
 800c536:	9b03      	ldr	r3, [sp, #12]
 800c538:	1d1a      	adds	r2, r3, #4
 800c53a:	681b      	ldr	r3, [r3, #0]
 800c53c:	9203      	str	r2, [sp, #12]
 800c53e:	2b00      	cmp	r3, #0
 800c540:	bfb8      	it	lt
 800c542:	f04f 33ff 	movlt.w	r3, #4294967295
 800c546:	3402      	adds	r4, #2
 800c548:	9305      	str	r3, [sp, #20]
 800c54a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800c630 <_vfiprintf_r+0x25c>
 800c54e:	7821      	ldrb	r1, [r4, #0]
 800c550:	2203      	movs	r2, #3
 800c552:	4650      	mov	r0, sl
 800c554:	f7f3 fe64 	bl	8000220 <memchr>
 800c558:	b140      	cbz	r0, 800c56c <_vfiprintf_r+0x198>
 800c55a:	2340      	movs	r3, #64	; 0x40
 800c55c:	eba0 000a 	sub.w	r0, r0, sl
 800c560:	fa03 f000 	lsl.w	r0, r3, r0
 800c564:	9b04      	ldr	r3, [sp, #16]
 800c566:	4303      	orrs	r3, r0
 800c568:	3401      	adds	r4, #1
 800c56a:	9304      	str	r3, [sp, #16]
 800c56c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c570:	482c      	ldr	r0, [pc, #176]	; (800c624 <_vfiprintf_r+0x250>)
 800c572:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c576:	2206      	movs	r2, #6
 800c578:	f7f3 fe52 	bl	8000220 <memchr>
 800c57c:	2800      	cmp	r0, #0
 800c57e:	d03f      	beq.n	800c600 <_vfiprintf_r+0x22c>
 800c580:	4b29      	ldr	r3, [pc, #164]	; (800c628 <_vfiprintf_r+0x254>)
 800c582:	bb1b      	cbnz	r3, 800c5cc <_vfiprintf_r+0x1f8>
 800c584:	9b03      	ldr	r3, [sp, #12]
 800c586:	3307      	adds	r3, #7
 800c588:	f023 0307 	bic.w	r3, r3, #7
 800c58c:	3308      	adds	r3, #8
 800c58e:	9303      	str	r3, [sp, #12]
 800c590:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c592:	443b      	add	r3, r7
 800c594:	9309      	str	r3, [sp, #36]	; 0x24
 800c596:	e767      	b.n	800c468 <_vfiprintf_r+0x94>
 800c598:	fb0c 3202 	mla	r2, ip, r2, r3
 800c59c:	460c      	mov	r4, r1
 800c59e:	2001      	movs	r0, #1
 800c5a0:	e7a5      	b.n	800c4ee <_vfiprintf_r+0x11a>
 800c5a2:	2300      	movs	r3, #0
 800c5a4:	3401      	adds	r4, #1
 800c5a6:	9305      	str	r3, [sp, #20]
 800c5a8:	4619      	mov	r1, r3
 800c5aa:	f04f 0c0a 	mov.w	ip, #10
 800c5ae:	4620      	mov	r0, r4
 800c5b0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c5b4:	3a30      	subs	r2, #48	; 0x30
 800c5b6:	2a09      	cmp	r2, #9
 800c5b8:	d903      	bls.n	800c5c2 <_vfiprintf_r+0x1ee>
 800c5ba:	2b00      	cmp	r3, #0
 800c5bc:	d0c5      	beq.n	800c54a <_vfiprintf_r+0x176>
 800c5be:	9105      	str	r1, [sp, #20]
 800c5c0:	e7c3      	b.n	800c54a <_vfiprintf_r+0x176>
 800c5c2:	fb0c 2101 	mla	r1, ip, r1, r2
 800c5c6:	4604      	mov	r4, r0
 800c5c8:	2301      	movs	r3, #1
 800c5ca:	e7f0      	b.n	800c5ae <_vfiprintf_r+0x1da>
 800c5cc:	ab03      	add	r3, sp, #12
 800c5ce:	9300      	str	r3, [sp, #0]
 800c5d0:	462a      	mov	r2, r5
 800c5d2:	4b16      	ldr	r3, [pc, #88]	; (800c62c <_vfiprintf_r+0x258>)
 800c5d4:	a904      	add	r1, sp, #16
 800c5d6:	4630      	mov	r0, r6
 800c5d8:	f7fd fdd8 	bl	800a18c <_printf_float>
 800c5dc:	4607      	mov	r7, r0
 800c5de:	1c78      	adds	r0, r7, #1
 800c5e0:	d1d6      	bne.n	800c590 <_vfiprintf_r+0x1bc>
 800c5e2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c5e4:	07d9      	lsls	r1, r3, #31
 800c5e6:	d405      	bmi.n	800c5f4 <_vfiprintf_r+0x220>
 800c5e8:	89ab      	ldrh	r3, [r5, #12]
 800c5ea:	059a      	lsls	r2, r3, #22
 800c5ec:	d402      	bmi.n	800c5f4 <_vfiprintf_r+0x220>
 800c5ee:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c5f0:	f000 faaf 	bl	800cb52 <__retarget_lock_release_recursive>
 800c5f4:	89ab      	ldrh	r3, [r5, #12]
 800c5f6:	065b      	lsls	r3, r3, #25
 800c5f8:	f53f af12 	bmi.w	800c420 <_vfiprintf_r+0x4c>
 800c5fc:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c5fe:	e711      	b.n	800c424 <_vfiprintf_r+0x50>
 800c600:	ab03      	add	r3, sp, #12
 800c602:	9300      	str	r3, [sp, #0]
 800c604:	462a      	mov	r2, r5
 800c606:	4b09      	ldr	r3, [pc, #36]	; (800c62c <_vfiprintf_r+0x258>)
 800c608:	a904      	add	r1, sp, #16
 800c60a:	4630      	mov	r0, r6
 800c60c:	f7fe f862 	bl	800a6d4 <_printf_i>
 800c610:	e7e4      	b.n	800c5dc <_vfiprintf_r+0x208>
 800c612:	bf00      	nop
 800c614:	0800e71c 	.word	0x0800e71c
 800c618:	0800e73c 	.word	0x0800e73c
 800c61c:	0800e6fc 	.word	0x0800e6fc
 800c620:	0800e5a4 	.word	0x0800e5a4
 800c624:	0800e5ae 	.word	0x0800e5ae
 800c628:	0800a18d 	.word	0x0800a18d
 800c62c:	0800c3b1 	.word	0x0800c3b1
 800c630:	0800e5aa 	.word	0x0800e5aa

0800c634 <__swbuf_r>:
 800c634:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c636:	460e      	mov	r6, r1
 800c638:	4614      	mov	r4, r2
 800c63a:	4605      	mov	r5, r0
 800c63c:	b118      	cbz	r0, 800c646 <__swbuf_r+0x12>
 800c63e:	6983      	ldr	r3, [r0, #24]
 800c640:	b90b      	cbnz	r3, 800c646 <__swbuf_r+0x12>
 800c642:	f000 f9e7 	bl	800ca14 <__sinit>
 800c646:	4b21      	ldr	r3, [pc, #132]	; (800c6cc <__swbuf_r+0x98>)
 800c648:	429c      	cmp	r4, r3
 800c64a:	d12b      	bne.n	800c6a4 <__swbuf_r+0x70>
 800c64c:	686c      	ldr	r4, [r5, #4]
 800c64e:	69a3      	ldr	r3, [r4, #24]
 800c650:	60a3      	str	r3, [r4, #8]
 800c652:	89a3      	ldrh	r3, [r4, #12]
 800c654:	071a      	lsls	r2, r3, #28
 800c656:	d52f      	bpl.n	800c6b8 <__swbuf_r+0x84>
 800c658:	6923      	ldr	r3, [r4, #16]
 800c65a:	b36b      	cbz	r3, 800c6b8 <__swbuf_r+0x84>
 800c65c:	6923      	ldr	r3, [r4, #16]
 800c65e:	6820      	ldr	r0, [r4, #0]
 800c660:	1ac0      	subs	r0, r0, r3
 800c662:	6963      	ldr	r3, [r4, #20]
 800c664:	b2f6      	uxtb	r6, r6
 800c666:	4283      	cmp	r3, r0
 800c668:	4637      	mov	r7, r6
 800c66a:	dc04      	bgt.n	800c676 <__swbuf_r+0x42>
 800c66c:	4621      	mov	r1, r4
 800c66e:	4628      	mov	r0, r5
 800c670:	f000 f93c 	bl	800c8ec <_fflush_r>
 800c674:	bb30      	cbnz	r0, 800c6c4 <__swbuf_r+0x90>
 800c676:	68a3      	ldr	r3, [r4, #8]
 800c678:	3b01      	subs	r3, #1
 800c67a:	60a3      	str	r3, [r4, #8]
 800c67c:	6823      	ldr	r3, [r4, #0]
 800c67e:	1c5a      	adds	r2, r3, #1
 800c680:	6022      	str	r2, [r4, #0]
 800c682:	701e      	strb	r6, [r3, #0]
 800c684:	6963      	ldr	r3, [r4, #20]
 800c686:	3001      	adds	r0, #1
 800c688:	4283      	cmp	r3, r0
 800c68a:	d004      	beq.n	800c696 <__swbuf_r+0x62>
 800c68c:	89a3      	ldrh	r3, [r4, #12]
 800c68e:	07db      	lsls	r3, r3, #31
 800c690:	d506      	bpl.n	800c6a0 <__swbuf_r+0x6c>
 800c692:	2e0a      	cmp	r6, #10
 800c694:	d104      	bne.n	800c6a0 <__swbuf_r+0x6c>
 800c696:	4621      	mov	r1, r4
 800c698:	4628      	mov	r0, r5
 800c69a:	f000 f927 	bl	800c8ec <_fflush_r>
 800c69e:	b988      	cbnz	r0, 800c6c4 <__swbuf_r+0x90>
 800c6a0:	4638      	mov	r0, r7
 800c6a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c6a4:	4b0a      	ldr	r3, [pc, #40]	; (800c6d0 <__swbuf_r+0x9c>)
 800c6a6:	429c      	cmp	r4, r3
 800c6a8:	d101      	bne.n	800c6ae <__swbuf_r+0x7a>
 800c6aa:	68ac      	ldr	r4, [r5, #8]
 800c6ac:	e7cf      	b.n	800c64e <__swbuf_r+0x1a>
 800c6ae:	4b09      	ldr	r3, [pc, #36]	; (800c6d4 <__swbuf_r+0xa0>)
 800c6b0:	429c      	cmp	r4, r3
 800c6b2:	bf08      	it	eq
 800c6b4:	68ec      	ldreq	r4, [r5, #12]
 800c6b6:	e7ca      	b.n	800c64e <__swbuf_r+0x1a>
 800c6b8:	4621      	mov	r1, r4
 800c6ba:	4628      	mov	r0, r5
 800c6bc:	f000 f81a 	bl	800c6f4 <__swsetup_r>
 800c6c0:	2800      	cmp	r0, #0
 800c6c2:	d0cb      	beq.n	800c65c <__swbuf_r+0x28>
 800c6c4:	f04f 37ff 	mov.w	r7, #4294967295
 800c6c8:	e7ea      	b.n	800c6a0 <__swbuf_r+0x6c>
 800c6ca:	bf00      	nop
 800c6cc:	0800e71c 	.word	0x0800e71c
 800c6d0:	0800e73c 	.word	0x0800e73c
 800c6d4:	0800e6fc 	.word	0x0800e6fc

0800c6d8 <__ascii_wctomb>:
 800c6d8:	b149      	cbz	r1, 800c6ee <__ascii_wctomb+0x16>
 800c6da:	2aff      	cmp	r2, #255	; 0xff
 800c6dc:	bf85      	ittet	hi
 800c6de:	238a      	movhi	r3, #138	; 0x8a
 800c6e0:	6003      	strhi	r3, [r0, #0]
 800c6e2:	700a      	strbls	r2, [r1, #0]
 800c6e4:	f04f 30ff 	movhi.w	r0, #4294967295
 800c6e8:	bf98      	it	ls
 800c6ea:	2001      	movls	r0, #1
 800c6ec:	4770      	bx	lr
 800c6ee:	4608      	mov	r0, r1
 800c6f0:	4770      	bx	lr
	...

0800c6f4 <__swsetup_r>:
 800c6f4:	4b32      	ldr	r3, [pc, #200]	; (800c7c0 <__swsetup_r+0xcc>)
 800c6f6:	b570      	push	{r4, r5, r6, lr}
 800c6f8:	681d      	ldr	r5, [r3, #0]
 800c6fa:	4606      	mov	r6, r0
 800c6fc:	460c      	mov	r4, r1
 800c6fe:	b125      	cbz	r5, 800c70a <__swsetup_r+0x16>
 800c700:	69ab      	ldr	r3, [r5, #24]
 800c702:	b913      	cbnz	r3, 800c70a <__swsetup_r+0x16>
 800c704:	4628      	mov	r0, r5
 800c706:	f000 f985 	bl	800ca14 <__sinit>
 800c70a:	4b2e      	ldr	r3, [pc, #184]	; (800c7c4 <__swsetup_r+0xd0>)
 800c70c:	429c      	cmp	r4, r3
 800c70e:	d10f      	bne.n	800c730 <__swsetup_r+0x3c>
 800c710:	686c      	ldr	r4, [r5, #4]
 800c712:	89a3      	ldrh	r3, [r4, #12]
 800c714:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c718:	0719      	lsls	r1, r3, #28
 800c71a:	d42c      	bmi.n	800c776 <__swsetup_r+0x82>
 800c71c:	06dd      	lsls	r5, r3, #27
 800c71e:	d411      	bmi.n	800c744 <__swsetup_r+0x50>
 800c720:	2309      	movs	r3, #9
 800c722:	6033      	str	r3, [r6, #0]
 800c724:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800c728:	81a3      	strh	r3, [r4, #12]
 800c72a:	f04f 30ff 	mov.w	r0, #4294967295
 800c72e:	e03e      	b.n	800c7ae <__swsetup_r+0xba>
 800c730:	4b25      	ldr	r3, [pc, #148]	; (800c7c8 <__swsetup_r+0xd4>)
 800c732:	429c      	cmp	r4, r3
 800c734:	d101      	bne.n	800c73a <__swsetup_r+0x46>
 800c736:	68ac      	ldr	r4, [r5, #8]
 800c738:	e7eb      	b.n	800c712 <__swsetup_r+0x1e>
 800c73a:	4b24      	ldr	r3, [pc, #144]	; (800c7cc <__swsetup_r+0xd8>)
 800c73c:	429c      	cmp	r4, r3
 800c73e:	bf08      	it	eq
 800c740:	68ec      	ldreq	r4, [r5, #12]
 800c742:	e7e6      	b.n	800c712 <__swsetup_r+0x1e>
 800c744:	0758      	lsls	r0, r3, #29
 800c746:	d512      	bpl.n	800c76e <__swsetup_r+0x7a>
 800c748:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c74a:	b141      	cbz	r1, 800c75e <__swsetup_r+0x6a>
 800c74c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c750:	4299      	cmp	r1, r3
 800c752:	d002      	beq.n	800c75a <__swsetup_r+0x66>
 800c754:	4630      	mov	r0, r6
 800c756:	f7ff fb31 	bl	800bdbc <_free_r>
 800c75a:	2300      	movs	r3, #0
 800c75c:	6363      	str	r3, [r4, #52]	; 0x34
 800c75e:	89a3      	ldrh	r3, [r4, #12]
 800c760:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800c764:	81a3      	strh	r3, [r4, #12]
 800c766:	2300      	movs	r3, #0
 800c768:	6063      	str	r3, [r4, #4]
 800c76a:	6923      	ldr	r3, [r4, #16]
 800c76c:	6023      	str	r3, [r4, #0]
 800c76e:	89a3      	ldrh	r3, [r4, #12]
 800c770:	f043 0308 	orr.w	r3, r3, #8
 800c774:	81a3      	strh	r3, [r4, #12]
 800c776:	6923      	ldr	r3, [r4, #16]
 800c778:	b94b      	cbnz	r3, 800c78e <__swsetup_r+0x9a>
 800c77a:	89a3      	ldrh	r3, [r4, #12]
 800c77c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800c780:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c784:	d003      	beq.n	800c78e <__swsetup_r+0x9a>
 800c786:	4621      	mov	r1, r4
 800c788:	4630      	mov	r0, r6
 800c78a:	f000 fa09 	bl	800cba0 <__smakebuf_r>
 800c78e:	89a0      	ldrh	r0, [r4, #12]
 800c790:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c794:	f010 0301 	ands.w	r3, r0, #1
 800c798:	d00a      	beq.n	800c7b0 <__swsetup_r+0xbc>
 800c79a:	2300      	movs	r3, #0
 800c79c:	60a3      	str	r3, [r4, #8]
 800c79e:	6963      	ldr	r3, [r4, #20]
 800c7a0:	425b      	negs	r3, r3
 800c7a2:	61a3      	str	r3, [r4, #24]
 800c7a4:	6923      	ldr	r3, [r4, #16]
 800c7a6:	b943      	cbnz	r3, 800c7ba <__swsetup_r+0xc6>
 800c7a8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800c7ac:	d1ba      	bne.n	800c724 <__swsetup_r+0x30>
 800c7ae:	bd70      	pop	{r4, r5, r6, pc}
 800c7b0:	0781      	lsls	r1, r0, #30
 800c7b2:	bf58      	it	pl
 800c7b4:	6963      	ldrpl	r3, [r4, #20]
 800c7b6:	60a3      	str	r3, [r4, #8]
 800c7b8:	e7f4      	b.n	800c7a4 <__swsetup_r+0xb0>
 800c7ba:	2000      	movs	r0, #0
 800c7bc:	e7f7      	b.n	800c7ae <__swsetup_r+0xba>
 800c7be:	bf00      	nop
 800c7c0:	20000060 	.word	0x20000060
 800c7c4:	0800e71c 	.word	0x0800e71c
 800c7c8:	0800e73c 	.word	0x0800e73c
 800c7cc:	0800e6fc 	.word	0x0800e6fc

0800c7d0 <abort>:
 800c7d0:	b508      	push	{r3, lr}
 800c7d2:	2006      	movs	r0, #6
 800c7d4:	f000 fa54 	bl	800cc80 <raise>
 800c7d8:	2001      	movs	r0, #1
 800c7da:	f7f7 fd7f 	bl	80042dc <_exit>
	...

0800c7e0 <__sflush_r>:
 800c7e0:	898a      	ldrh	r2, [r1, #12]
 800c7e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c7e6:	4605      	mov	r5, r0
 800c7e8:	0710      	lsls	r0, r2, #28
 800c7ea:	460c      	mov	r4, r1
 800c7ec:	d458      	bmi.n	800c8a0 <__sflush_r+0xc0>
 800c7ee:	684b      	ldr	r3, [r1, #4]
 800c7f0:	2b00      	cmp	r3, #0
 800c7f2:	dc05      	bgt.n	800c800 <__sflush_r+0x20>
 800c7f4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800c7f6:	2b00      	cmp	r3, #0
 800c7f8:	dc02      	bgt.n	800c800 <__sflush_r+0x20>
 800c7fa:	2000      	movs	r0, #0
 800c7fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c800:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c802:	2e00      	cmp	r6, #0
 800c804:	d0f9      	beq.n	800c7fa <__sflush_r+0x1a>
 800c806:	2300      	movs	r3, #0
 800c808:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800c80c:	682f      	ldr	r7, [r5, #0]
 800c80e:	602b      	str	r3, [r5, #0]
 800c810:	d032      	beq.n	800c878 <__sflush_r+0x98>
 800c812:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800c814:	89a3      	ldrh	r3, [r4, #12]
 800c816:	075a      	lsls	r2, r3, #29
 800c818:	d505      	bpl.n	800c826 <__sflush_r+0x46>
 800c81a:	6863      	ldr	r3, [r4, #4]
 800c81c:	1ac0      	subs	r0, r0, r3
 800c81e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c820:	b10b      	cbz	r3, 800c826 <__sflush_r+0x46>
 800c822:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c824:	1ac0      	subs	r0, r0, r3
 800c826:	2300      	movs	r3, #0
 800c828:	4602      	mov	r2, r0
 800c82a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c82c:	6a21      	ldr	r1, [r4, #32]
 800c82e:	4628      	mov	r0, r5
 800c830:	47b0      	blx	r6
 800c832:	1c43      	adds	r3, r0, #1
 800c834:	89a3      	ldrh	r3, [r4, #12]
 800c836:	d106      	bne.n	800c846 <__sflush_r+0x66>
 800c838:	6829      	ldr	r1, [r5, #0]
 800c83a:	291d      	cmp	r1, #29
 800c83c:	d82c      	bhi.n	800c898 <__sflush_r+0xb8>
 800c83e:	4a2a      	ldr	r2, [pc, #168]	; (800c8e8 <__sflush_r+0x108>)
 800c840:	40ca      	lsrs	r2, r1
 800c842:	07d6      	lsls	r6, r2, #31
 800c844:	d528      	bpl.n	800c898 <__sflush_r+0xb8>
 800c846:	2200      	movs	r2, #0
 800c848:	6062      	str	r2, [r4, #4]
 800c84a:	04d9      	lsls	r1, r3, #19
 800c84c:	6922      	ldr	r2, [r4, #16]
 800c84e:	6022      	str	r2, [r4, #0]
 800c850:	d504      	bpl.n	800c85c <__sflush_r+0x7c>
 800c852:	1c42      	adds	r2, r0, #1
 800c854:	d101      	bne.n	800c85a <__sflush_r+0x7a>
 800c856:	682b      	ldr	r3, [r5, #0]
 800c858:	b903      	cbnz	r3, 800c85c <__sflush_r+0x7c>
 800c85a:	6560      	str	r0, [r4, #84]	; 0x54
 800c85c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c85e:	602f      	str	r7, [r5, #0]
 800c860:	2900      	cmp	r1, #0
 800c862:	d0ca      	beq.n	800c7fa <__sflush_r+0x1a>
 800c864:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c868:	4299      	cmp	r1, r3
 800c86a:	d002      	beq.n	800c872 <__sflush_r+0x92>
 800c86c:	4628      	mov	r0, r5
 800c86e:	f7ff faa5 	bl	800bdbc <_free_r>
 800c872:	2000      	movs	r0, #0
 800c874:	6360      	str	r0, [r4, #52]	; 0x34
 800c876:	e7c1      	b.n	800c7fc <__sflush_r+0x1c>
 800c878:	6a21      	ldr	r1, [r4, #32]
 800c87a:	2301      	movs	r3, #1
 800c87c:	4628      	mov	r0, r5
 800c87e:	47b0      	blx	r6
 800c880:	1c41      	adds	r1, r0, #1
 800c882:	d1c7      	bne.n	800c814 <__sflush_r+0x34>
 800c884:	682b      	ldr	r3, [r5, #0]
 800c886:	2b00      	cmp	r3, #0
 800c888:	d0c4      	beq.n	800c814 <__sflush_r+0x34>
 800c88a:	2b1d      	cmp	r3, #29
 800c88c:	d001      	beq.n	800c892 <__sflush_r+0xb2>
 800c88e:	2b16      	cmp	r3, #22
 800c890:	d101      	bne.n	800c896 <__sflush_r+0xb6>
 800c892:	602f      	str	r7, [r5, #0]
 800c894:	e7b1      	b.n	800c7fa <__sflush_r+0x1a>
 800c896:	89a3      	ldrh	r3, [r4, #12]
 800c898:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c89c:	81a3      	strh	r3, [r4, #12]
 800c89e:	e7ad      	b.n	800c7fc <__sflush_r+0x1c>
 800c8a0:	690f      	ldr	r7, [r1, #16]
 800c8a2:	2f00      	cmp	r7, #0
 800c8a4:	d0a9      	beq.n	800c7fa <__sflush_r+0x1a>
 800c8a6:	0793      	lsls	r3, r2, #30
 800c8a8:	680e      	ldr	r6, [r1, #0]
 800c8aa:	bf08      	it	eq
 800c8ac:	694b      	ldreq	r3, [r1, #20]
 800c8ae:	600f      	str	r7, [r1, #0]
 800c8b0:	bf18      	it	ne
 800c8b2:	2300      	movne	r3, #0
 800c8b4:	eba6 0807 	sub.w	r8, r6, r7
 800c8b8:	608b      	str	r3, [r1, #8]
 800c8ba:	f1b8 0f00 	cmp.w	r8, #0
 800c8be:	dd9c      	ble.n	800c7fa <__sflush_r+0x1a>
 800c8c0:	6a21      	ldr	r1, [r4, #32]
 800c8c2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800c8c4:	4643      	mov	r3, r8
 800c8c6:	463a      	mov	r2, r7
 800c8c8:	4628      	mov	r0, r5
 800c8ca:	47b0      	blx	r6
 800c8cc:	2800      	cmp	r0, #0
 800c8ce:	dc06      	bgt.n	800c8de <__sflush_r+0xfe>
 800c8d0:	89a3      	ldrh	r3, [r4, #12]
 800c8d2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c8d6:	81a3      	strh	r3, [r4, #12]
 800c8d8:	f04f 30ff 	mov.w	r0, #4294967295
 800c8dc:	e78e      	b.n	800c7fc <__sflush_r+0x1c>
 800c8de:	4407      	add	r7, r0
 800c8e0:	eba8 0800 	sub.w	r8, r8, r0
 800c8e4:	e7e9      	b.n	800c8ba <__sflush_r+0xda>
 800c8e6:	bf00      	nop
 800c8e8:	20400001 	.word	0x20400001

0800c8ec <_fflush_r>:
 800c8ec:	b538      	push	{r3, r4, r5, lr}
 800c8ee:	690b      	ldr	r3, [r1, #16]
 800c8f0:	4605      	mov	r5, r0
 800c8f2:	460c      	mov	r4, r1
 800c8f4:	b913      	cbnz	r3, 800c8fc <_fflush_r+0x10>
 800c8f6:	2500      	movs	r5, #0
 800c8f8:	4628      	mov	r0, r5
 800c8fa:	bd38      	pop	{r3, r4, r5, pc}
 800c8fc:	b118      	cbz	r0, 800c906 <_fflush_r+0x1a>
 800c8fe:	6983      	ldr	r3, [r0, #24]
 800c900:	b90b      	cbnz	r3, 800c906 <_fflush_r+0x1a>
 800c902:	f000 f887 	bl	800ca14 <__sinit>
 800c906:	4b14      	ldr	r3, [pc, #80]	; (800c958 <_fflush_r+0x6c>)
 800c908:	429c      	cmp	r4, r3
 800c90a:	d11b      	bne.n	800c944 <_fflush_r+0x58>
 800c90c:	686c      	ldr	r4, [r5, #4]
 800c90e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c912:	2b00      	cmp	r3, #0
 800c914:	d0ef      	beq.n	800c8f6 <_fflush_r+0xa>
 800c916:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800c918:	07d0      	lsls	r0, r2, #31
 800c91a:	d404      	bmi.n	800c926 <_fflush_r+0x3a>
 800c91c:	0599      	lsls	r1, r3, #22
 800c91e:	d402      	bmi.n	800c926 <_fflush_r+0x3a>
 800c920:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c922:	f000 f915 	bl	800cb50 <__retarget_lock_acquire_recursive>
 800c926:	4628      	mov	r0, r5
 800c928:	4621      	mov	r1, r4
 800c92a:	f7ff ff59 	bl	800c7e0 <__sflush_r>
 800c92e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c930:	07da      	lsls	r2, r3, #31
 800c932:	4605      	mov	r5, r0
 800c934:	d4e0      	bmi.n	800c8f8 <_fflush_r+0xc>
 800c936:	89a3      	ldrh	r3, [r4, #12]
 800c938:	059b      	lsls	r3, r3, #22
 800c93a:	d4dd      	bmi.n	800c8f8 <_fflush_r+0xc>
 800c93c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c93e:	f000 f908 	bl	800cb52 <__retarget_lock_release_recursive>
 800c942:	e7d9      	b.n	800c8f8 <_fflush_r+0xc>
 800c944:	4b05      	ldr	r3, [pc, #20]	; (800c95c <_fflush_r+0x70>)
 800c946:	429c      	cmp	r4, r3
 800c948:	d101      	bne.n	800c94e <_fflush_r+0x62>
 800c94a:	68ac      	ldr	r4, [r5, #8]
 800c94c:	e7df      	b.n	800c90e <_fflush_r+0x22>
 800c94e:	4b04      	ldr	r3, [pc, #16]	; (800c960 <_fflush_r+0x74>)
 800c950:	429c      	cmp	r4, r3
 800c952:	bf08      	it	eq
 800c954:	68ec      	ldreq	r4, [r5, #12]
 800c956:	e7da      	b.n	800c90e <_fflush_r+0x22>
 800c958:	0800e71c 	.word	0x0800e71c
 800c95c:	0800e73c 	.word	0x0800e73c
 800c960:	0800e6fc 	.word	0x0800e6fc

0800c964 <std>:
 800c964:	2300      	movs	r3, #0
 800c966:	b510      	push	{r4, lr}
 800c968:	4604      	mov	r4, r0
 800c96a:	e9c0 3300 	strd	r3, r3, [r0]
 800c96e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c972:	6083      	str	r3, [r0, #8]
 800c974:	8181      	strh	r1, [r0, #12]
 800c976:	6643      	str	r3, [r0, #100]	; 0x64
 800c978:	81c2      	strh	r2, [r0, #14]
 800c97a:	6183      	str	r3, [r0, #24]
 800c97c:	4619      	mov	r1, r3
 800c97e:	2208      	movs	r2, #8
 800c980:	305c      	adds	r0, #92	; 0x5c
 800c982:	f7fd fb5b 	bl	800a03c <memset>
 800c986:	4b05      	ldr	r3, [pc, #20]	; (800c99c <std+0x38>)
 800c988:	6263      	str	r3, [r4, #36]	; 0x24
 800c98a:	4b05      	ldr	r3, [pc, #20]	; (800c9a0 <std+0x3c>)
 800c98c:	62a3      	str	r3, [r4, #40]	; 0x28
 800c98e:	4b05      	ldr	r3, [pc, #20]	; (800c9a4 <std+0x40>)
 800c990:	62e3      	str	r3, [r4, #44]	; 0x2c
 800c992:	4b05      	ldr	r3, [pc, #20]	; (800c9a8 <std+0x44>)
 800c994:	6224      	str	r4, [r4, #32]
 800c996:	6323      	str	r3, [r4, #48]	; 0x30
 800c998:	bd10      	pop	{r4, pc}
 800c99a:	bf00      	nop
 800c99c:	0800ccb9 	.word	0x0800ccb9
 800c9a0:	0800ccdb 	.word	0x0800ccdb
 800c9a4:	0800cd13 	.word	0x0800cd13
 800c9a8:	0800cd37 	.word	0x0800cd37

0800c9ac <_cleanup_r>:
 800c9ac:	4901      	ldr	r1, [pc, #4]	; (800c9b4 <_cleanup_r+0x8>)
 800c9ae:	f000 b8af 	b.w	800cb10 <_fwalk_reent>
 800c9b2:	bf00      	nop
 800c9b4:	0800c8ed 	.word	0x0800c8ed

0800c9b8 <__sfmoreglue>:
 800c9b8:	b570      	push	{r4, r5, r6, lr}
 800c9ba:	2268      	movs	r2, #104	; 0x68
 800c9bc:	1e4d      	subs	r5, r1, #1
 800c9be:	4355      	muls	r5, r2
 800c9c0:	460e      	mov	r6, r1
 800c9c2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800c9c6:	f7ff fa65 	bl	800be94 <_malloc_r>
 800c9ca:	4604      	mov	r4, r0
 800c9cc:	b140      	cbz	r0, 800c9e0 <__sfmoreglue+0x28>
 800c9ce:	2100      	movs	r1, #0
 800c9d0:	e9c0 1600 	strd	r1, r6, [r0]
 800c9d4:	300c      	adds	r0, #12
 800c9d6:	60a0      	str	r0, [r4, #8]
 800c9d8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800c9dc:	f7fd fb2e 	bl	800a03c <memset>
 800c9e0:	4620      	mov	r0, r4
 800c9e2:	bd70      	pop	{r4, r5, r6, pc}

0800c9e4 <__sfp_lock_acquire>:
 800c9e4:	4801      	ldr	r0, [pc, #4]	; (800c9ec <__sfp_lock_acquire+0x8>)
 800c9e6:	f000 b8b3 	b.w	800cb50 <__retarget_lock_acquire_recursive>
 800c9ea:	bf00      	nop
 800c9ec:	200009a5 	.word	0x200009a5

0800c9f0 <__sfp_lock_release>:
 800c9f0:	4801      	ldr	r0, [pc, #4]	; (800c9f8 <__sfp_lock_release+0x8>)
 800c9f2:	f000 b8ae 	b.w	800cb52 <__retarget_lock_release_recursive>
 800c9f6:	bf00      	nop
 800c9f8:	200009a5 	.word	0x200009a5

0800c9fc <__sinit_lock_acquire>:
 800c9fc:	4801      	ldr	r0, [pc, #4]	; (800ca04 <__sinit_lock_acquire+0x8>)
 800c9fe:	f000 b8a7 	b.w	800cb50 <__retarget_lock_acquire_recursive>
 800ca02:	bf00      	nop
 800ca04:	200009a6 	.word	0x200009a6

0800ca08 <__sinit_lock_release>:
 800ca08:	4801      	ldr	r0, [pc, #4]	; (800ca10 <__sinit_lock_release+0x8>)
 800ca0a:	f000 b8a2 	b.w	800cb52 <__retarget_lock_release_recursive>
 800ca0e:	bf00      	nop
 800ca10:	200009a6 	.word	0x200009a6

0800ca14 <__sinit>:
 800ca14:	b510      	push	{r4, lr}
 800ca16:	4604      	mov	r4, r0
 800ca18:	f7ff fff0 	bl	800c9fc <__sinit_lock_acquire>
 800ca1c:	69a3      	ldr	r3, [r4, #24]
 800ca1e:	b11b      	cbz	r3, 800ca28 <__sinit+0x14>
 800ca20:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ca24:	f7ff bff0 	b.w	800ca08 <__sinit_lock_release>
 800ca28:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800ca2c:	6523      	str	r3, [r4, #80]	; 0x50
 800ca2e:	4b13      	ldr	r3, [pc, #76]	; (800ca7c <__sinit+0x68>)
 800ca30:	4a13      	ldr	r2, [pc, #76]	; (800ca80 <__sinit+0x6c>)
 800ca32:	681b      	ldr	r3, [r3, #0]
 800ca34:	62a2      	str	r2, [r4, #40]	; 0x28
 800ca36:	42a3      	cmp	r3, r4
 800ca38:	bf04      	itt	eq
 800ca3a:	2301      	moveq	r3, #1
 800ca3c:	61a3      	streq	r3, [r4, #24]
 800ca3e:	4620      	mov	r0, r4
 800ca40:	f000 f820 	bl	800ca84 <__sfp>
 800ca44:	6060      	str	r0, [r4, #4]
 800ca46:	4620      	mov	r0, r4
 800ca48:	f000 f81c 	bl	800ca84 <__sfp>
 800ca4c:	60a0      	str	r0, [r4, #8]
 800ca4e:	4620      	mov	r0, r4
 800ca50:	f000 f818 	bl	800ca84 <__sfp>
 800ca54:	2200      	movs	r2, #0
 800ca56:	60e0      	str	r0, [r4, #12]
 800ca58:	2104      	movs	r1, #4
 800ca5a:	6860      	ldr	r0, [r4, #4]
 800ca5c:	f7ff ff82 	bl	800c964 <std>
 800ca60:	68a0      	ldr	r0, [r4, #8]
 800ca62:	2201      	movs	r2, #1
 800ca64:	2109      	movs	r1, #9
 800ca66:	f7ff ff7d 	bl	800c964 <std>
 800ca6a:	68e0      	ldr	r0, [r4, #12]
 800ca6c:	2202      	movs	r2, #2
 800ca6e:	2112      	movs	r1, #18
 800ca70:	f7ff ff78 	bl	800c964 <std>
 800ca74:	2301      	movs	r3, #1
 800ca76:	61a3      	str	r3, [r4, #24]
 800ca78:	e7d2      	b.n	800ca20 <__sinit+0xc>
 800ca7a:	bf00      	nop
 800ca7c:	0800e380 	.word	0x0800e380
 800ca80:	0800c9ad 	.word	0x0800c9ad

0800ca84 <__sfp>:
 800ca84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ca86:	4607      	mov	r7, r0
 800ca88:	f7ff ffac 	bl	800c9e4 <__sfp_lock_acquire>
 800ca8c:	4b1e      	ldr	r3, [pc, #120]	; (800cb08 <__sfp+0x84>)
 800ca8e:	681e      	ldr	r6, [r3, #0]
 800ca90:	69b3      	ldr	r3, [r6, #24]
 800ca92:	b913      	cbnz	r3, 800ca9a <__sfp+0x16>
 800ca94:	4630      	mov	r0, r6
 800ca96:	f7ff ffbd 	bl	800ca14 <__sinit>
 800ca9a:	3648      	adds	r6, #72	; 0x48
 800ca9c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800caa0:	3b01      	subs	r3, #1
 800caa2:	d503      	bpl.n	800caac <__sfp+0x28>
 800caa4:	6833      	ldr	r3, [r6, #0]
 800caa6:	b30b      	cbz	r3, 800caec <__sfp+0x68>
 800caa8:	6836      	ldr	r6, [r6, #0]
 800caaa:	e7f7      	b.n	800ca9c <__sfp+0x18>
 800caac:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800cab0:	b9d5      	cbnz	r5, 800cae8 <__sfp+0x64>
 800cab2:	4b16      	ldr	r3, [pc, #88]	; (800cb0c <__sfp+0x88>)
 800cab4:	60e3      	str	r3, [r4, #12]
 800cab6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800caba:	6665      	str	r5, [r4, #100]	; 0x64
 800cabc:	f000 f847 	bl	800cb4e <__retarget_lock_init_recursive>
 800cac0:	f7ff ff96 	bl	800c9f0 <__sfp_lock_release>
 800cac4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800cac8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800cacc:	6025      	str	r5, [r4, #0]
 800cace:	61a5      	str	r5, [r4, #24]
 800cad0:	2208      	movs	r2, #8
 800cad2:	4629      	mov	r1, r5
 800cad4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800cad8:	f7fd fab0 	bl	800a03c <memset>
 800cadc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800cae0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800cae4:	4620      	mov	r0, r4
 800cae6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cae8:	3468      	adds	r4, #104	; 0x68
 800caea:	e7d9      	b.n	800caa0 <__sfp+0x1c>
 800caec:	2104      	movs	r1, #4
 800caee:	4638      	mov	r0, r7
 800caf0:	f7ff ff62 	bl	800c9b8 <__sfmoreglue>
 800caf4:	4604      	mov	r4, r0
 800caf6:	6030      	str	r0, [r6, #0]
 800caf8:	2800      	cmp	r0, #0
 800cafa:	d1d5      	bne.n	800caa8 <__sfp+0x24>
 800cafc:	f7ff ff78 	bl	800c9f0 <__sfp_lock_release>
 800cb00:	230c      	movs	r3, #12
 800cb02:	603b      	str	r3, [r7, #0]
 800cb04:	e7ee      	b.n	800cae4 <__sfp+0x60>
 800cb06:	bf00      	nop
 800cb08:	0800e380 	.word	0x0800e380
 800cb0c:	ffff0001 	.word	0xffff0001

0800cb10 <_fwalk_reent>:
 800cb10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cb14:	4606      	mov	r6, r0
 800cb16:	4688      	mov	r8, r1
 800cb18:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800cb1c:	2700      	movs	r7, #0
 800cb1e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800cb22:	f1b9 0901 	subs.w	r9, r9, #1
 800cb26:	d505      	bpl.n	800cb34 <_fwalk_reent+0x24>
 800cb28:	6824      	ldr	r4, [r4, #0]
 800cb2a:	2c00      	cmp	r4, #0
 800cb2c:	d1f7      	bne.n	800cb1e <_fwalk_reent+0xe>
 800cb2e:	4638      	mov	r0, r7
 800cb30:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cb34:	89ab      	ldrh	r3, [r5, #12]
 800cb36:	2b01      	cmp	r3, #1
 800cb38:	d907      	bls.n	800cb4a <_fwalk_reent+0x3a>
 800cb3a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800cb3e:	3301      	adds	r3, #1
 800cb40:	d003      	beq.n	800cb4a <_fwalk_reent+0x3a>
 800cb42:	4629      	mov	r1, r5
 800cb44:	4630      	mov	r0, r6
 800cb46:	47c0      	blx	r8
 800cb48:	4307      	orrs	r7, r0
 800cb4a:	3568      	adds	r5, #104	; 0x68
 800cb4c:	e7e9      	b.n	800cb22 <_fwalk_reent+0x12>

0800cb4e <__retarget_lock_init_recursive>:
 800cb4e:	4770      	bx	lr

0800cb50 <__retarget_lock_acquire_recursive>:
 800cb50:	4770      	bx	lr

0800cb52 <__retarget_lock_release_recursive>:
 800cb52:	4770      	bx	lr

0800cb54 <__swhatbuf_r>:
 800cb54:	b570      	push	{r4, r5, r6, lr}
 800cb56:	460e      	mov	r6, r1
 800cb58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cb5c:	2900      	cmp	r1, #0
 800cb5e:	b096      	sub	sp, #88	; 0x58
 800cb60:	4614      	mov	r4, r2
 800cb62:	461d      	mov	r5, r3
 800cb64:	da08      	bge.n	800cb78 <__swhatbuf_r+0x24>
 800cb66:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800cb6a:	2200      	movs	r2, #0
 800cb6c:	602a      	str	r2, [r5, #0]
 800cb6e:	061a      	lsls	r2, r3, #24
 800cb70:	d410      	bmi.n	800cb94 <__swhatbuf_r+0x40>
 800cb72:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800cb76:	e00e      	b.n	800cb96 <__swhatbuf_r+0x42>
 800cb78:	466a      	mov	r2, sp
 800cb7a:	f000 f903 	bl	800cd84 <_fstat_r>
 800cb7e:	2800      	cmp	r0, #0
 800cb80:	dbf1      	blt.n	800cb66 <__swhatbuf_r+0x12>
 800cb82:	9a01      	ldr	r2, [sp, #4]
 800cb84:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800cb88:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800cb8c:	425a      	negs	r2, r3
 800cb8e:	415a      	adcs	r2, r3
 800cb90:	602a      	str	r2, [r5, #0]
 800cb92:	e7ee      	b.n	800cb72 <__swhatbuf_r+0x1e>
 800cb94:	2340      	movs	r3, #64	; 0x40
 800cb96:	2000      	movs	r0, #0
 800cb98:	6023      	str	r3, [r4, #0]
 800cb9a:	b016      	add	sp, #88	; 0x58
 800cb9c:	bd70      	pop	{r4, r5, r6, pc}
	...

0800cba0 <__smakebuf_r>:
 800cba0:	898b      	ldrh	r3, [r1, #12]
 800cba2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800cba4:	079d      	lsls	r5, r3, #30
 800cba6:	4606      	mov	r6, r0
 800cba8:	460c      	mov	r4, r1
 800cbaa:	d507      	bpl.n	800cbbc <__smakebuf_r+0x1c>
 800cbac:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800cbb0:	6023      	str	r3, [r4, #0]
 800cbb2:	6123      	str	r3, [r4, #16]
 800cbb4:	2301      	movs	r3, #1
 800cbb6:	6163      	str	r3, [r4, #20]
 800cbb8:	b002      	add	sp, #8
 800cbba:	bd70      	pop	{r4, r5, r6, pc}
 800cbbc:	ab01      	add	r3, sp, #4
 800cbbe:	466a      	mov	r2, sp
 800cbc0:	f7ff ffc8 	bl	800cb54 <__swhatbuf_r>
 800cbc4:	9900      	ldr	r1, [sp, #0]
 800cbc6:	4605      	mov	r5, r0
 800cbc8:	4630      	mov	r0, r6
 800cbca:	f7ff f963 	bl	800be94 <_malloc_r>
 800cbce:	b948      	cbnz	r0, 800cbe4 <__smakebuf_r+0x44>
 800cbd0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cbd4:	059a      	lsls	r2, r3, #22
 800cbd6:	d4ef      	bmi.n	800cbb8 <__smakebuf_r+0x18>
 800cbd8:	f023 0303 	bic.w	r3, r3, #3
 800cbdc:	f043 0302 	orr.w	r3, r3, #2
 800cbe0:	81a3      	strh	r3, [r4, #12]
 800cbe2:	e7e3      	b.n	800cbac <__smakebuf_r+0xc>
 800cbe4:	4b0d      	ldr	r3, [pc, #52]	; (800cc1c <__smakebuf_r+0x7c>)
 800cbe6:	62b3      	str	r3, [r6, #40]	; 0x28
 800cbe8:	89a3      	ldrh	r3, [r4, #12]
 800cbea:	6020      	str	r0, [r4, #0]
 800cbec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cbf0:	81a3      	strh	r3, [r4, #12]
 800cbf2:	9b00      	ldr	r3, [sp, #0]
 800cbf4:	6163      	str	r3, [r4, #20]
 800cbf6:	9b01      	ldr	r3, [sp, #4]
 800cbf8:	6120      	str	r0, [r4, #16]
 800cbfa:	b15b      	cbz	r3, 800cc14 <__smakebuf_r+0x74>
 800cbfc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cc00:	4630      	mov	r0, r6
 800cc02:	f000 f8d1 	bl	800cda8 <_isatty_r>
 800cc06:	b128      	cbz	r0, 800cc14 <__smakebuf_r+0x74>
 800cc08:	89a3      	ldrh	r3, [r4, #12]
 800cc0a:	f023 0303 	bic.w	r3, r3, #3
 800cc0e:	f043 0301 	orr.w	r3, r3, #1
 800cc12:	81a3      	strh	r3, [r4, #12]
 800cc14:	89a0      	ldrh	r0, [r4, #12]
 800cc16:	4305      	orrs	r5, r0
 800cc18:	81a5      	strh	r5, [r4, #12]
 800cc1a:	e7cd      	b.n	800cbb8 <__smakebuf_r+0x18>
 800cc1c:	0800c9ad 	.word	0x0800c9ad

0800cc20 <_malloc_usable_size_r>:
 800cc20:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cc24:	1f18      	subs	r0, r3, #4
 800cc26:	2b00      	cmp	r3, #0
 800cc28:	bfbc      	itt	lt
 800cc2a:	580b      	ldrlt	r3, [r1, r0]
 800cc2c:	18c0      	addlt	r0, r0, r3
 800cc2e:	4770      	bx	lr

0800cc30 <_raise_r>:
 800cc30:	291f      	cmp	r1, #31
 800cc32:	b538      	push	{r3, r4, r5, lr}
 800cc34:	4604      	mov	r4, r0
 800cc36:	460d      	mov	r5, r1
 800cc38:	d904      	bls.n	800cc44 <_raise_r+0x14>
 800cc3a:	2316      	movs	r3, #22
 800cc3c:	6003      	str	r3, [r0, #0]
 800cc3e:	f04f 30ff 	mov.w	r0, #4294967295
 800cc42:	bd38      	pop	{r3, r4, r5, pc}
 800cc44:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800cc46:	b112      	cbz	r2, 800cc4e <_raise_r+0x1e>
 800cc48:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800cc4c:	b94b      	cbnz	r3, 800cc62 <_raise_r+0x32>
 800cc4e:	4620      	mov	r0, r4
 800cc50:	f000 f830 	bl	800ccb4 <_getpid_r>
 800cc54:	462a      	mov	r2, r5
 800cc56:	4601      	mov	r1, r0
 800cc58:	4620      	mov	r0, r4
 800cc5a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cc5e:	f000 b817 	b.w	800cc90 <_kill_r>
 800cc62:	2b01      	cmp	r3, #1
 800cc64:	d00a      	beq.n	800cc7c <_raise_r+0x4c>
 800cc66:	1c59      	adds	r1, r3, #1
 800cc68:	d103      	bne.n	800cc72 <_raise_r+0x42>
 800cc6a:	2316      	movs	r3, #22
 800cc6c:	6003      	str	r3, [r0, #0]
 800cc6e:	2001      	movs	r0, #1
 800cc70:	e7e7      	b.n	800cc42 <_raise_r+0x12>
 800cc72:	2400      	movs	r4, #0
 800cc74:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800cc78:	4628      	mov	r0, r5
 800cc7a:	4798      	blx	r3
 800cc7c:	2000      	movs	r0, #0
 800cc7e:	e7e0      	b.n	800cc42 <_raise_r+0x12>

0800cc80 <raise>:
 800cc80:	4b02      	ldr	r3, [pc, #8]	; (800cc8c <raise+0xc>)
 800cc82:	4601      	mov	r1, r0
 800cc84:	6818      	ldr	r0, [r3, #0]
 800cc86:	f7ff bfd3 	b.w	800cc30 <_raise_r>
 800cc8a:	bf00      	nop
 800cc8c:	20000060 	.word	0x20000060

0800cc90 <_kill_r>:
 800cc90:	b538      	push	{r3, r4, r5, lr}
 800cc92:	4d07      	ldr	r5, [pc, #28]	; (800ccb0 <_kill_r+0x20>)
 800cc94:	2300      	movs	r3, #0
 800cc96:	4604      	mov	r4, r0
 800cc98:	4608      	mov	r0, r1
 800cc9a:	4611      	mov	r1, r2
 800cc9c:	602b      	str	r3, [r5, #0]
 800cc9e:	f7f7 fb0d 	bl	80042bc <_kill>
 800cca2:	1c43      	adds	r3, r0, #1
 800cca4:	d102      	bne.n	800ccac <_kill_r+0x1c>
 800cca6:	682b      	ldr	r3, [r5, #0]
 800cca8:	b103      	cbz	r3, 800ccac <_kill_r+0x1c>
 800ccaa:	6023      	str	r3, [r4, #0]
 800ccac:	bd38      	pop	{r3, r4, r5, pc}
 800ccae:	bf00      	nop
 800ccb0:	200009a0 	.word	0x200009a0

0800ccb4 <_getpid_r>:
 800ccb4:	f7f7 bafa 	b.w	80042ac <_getpid>

0800ccb8 <__sread>:
 800ccb8:	b510      	push	{r4, lr}
 800ccba:	460c      	mov	r4, r1
 800ccbc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ccc0:	f000 f894 	bl	800cdec <_read_r>
 800ccc4:	2800      	cmp	r0, #0
 800ccc6:	bfab      	itete	ge
 800ccc8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800ccca:	89a3      	ldrhlt	r3, [r4, #12]
 800cccc:	181b      	addge	r3, r3, r0
 800ccce:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800ccd2:	bfac      	ite	ge
 800ccd4:	6563      	strge	r3, [r4, #84]	; 0x54
 800ccd6:	81a3      	strhlt	r3, [r4, #12]
 800ccd8:	bd10      	pop	{r4, pc}

0800ccda <__swrite>:
 800ccda:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ccde:	461f      	mov	r7, r3
 800cce0:	898b      	ldrh	r3, [r1, #12]
 800cce2:	05db      	lsls	r3, r3, #23
 800cce4:	4605      	mov	r5, r0
 800cce6:	460c      	mov	r4, r1
 800cce8:	4616      	mov	r6, r2
 800ccea:	d505      	bpl.n	800ccf8 <__swrite+0x1e>
 800ccec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ccf0:	2302      	movs	r3, #2
 800ccf2:	2200      	movs	r2, #0
 800ccf4:	f000 f868 	bl	800cdc8 <_lseek_r>
 800ccf8:	89a3      	ldrh	r3, [r4, #12]
 800ccfa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ccfe:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800cd02:	81a3      	strh	r3, [r4, #12]
 800cd04:	4632      	mov	r2, r6
 800cd06:	463b      	mov	r3, r7
 800cd08:	4628      	mov	r0, r5
 800cd0a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cd0e:	f000 b817 	b.w	800cd40 <_write_r>

0800cd12 <__sseek>:
 800cd12:	b510      	push	{r4, lr}
 800cd14:	460c      	mov	r4, r1
 800cd16:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cd1a:	f000 f855 	bl	800cdc8 <_lseek_r>
 800cd1e:	1c43      	adds	r3, r0, #1
 800cd20:	89a3      	ldrh	r3, [r4, #12]
 800cd22:	bf15      	itete	ne
 800cd24:	6560      	strne	r0, [r4, #84]	; 0x54
 800cd26:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800cd2a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800cd2e:	81a3      	strheq	r3, [r4, #12]
 800cd30:	bf18      	it	ne
 800cd32:	81a3      	strhne	r3, [r4, #12]
 800cd34:	bd10      	pop	{r4, pc}

0800cd36 <__sclose>:
 800cd36:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cd3a:	f000 b813 	b.w	800cd64 <_close_r>
	...

0800cd40 <_write_r>:
 800cd40:	b538      	push	{r3, r4, r5, lr}
 800cd42:	4d07      	ldr	r5, [pc, #28]	; (800cd60 <_write_r+0x20>)
 800cd44:	4604      	mov	r4, r0
 800cd46:	4608      	mov	r0, r1
 800cd48:	4611      	mov	r1, r2
 800cd4a:	2200      	movs	r2, #0
 800cd4c:	602a      	str	r2, [r5, #0]
 800cd4e:	461a      	mov	r2, r3
 800cd50:	f7f7 faeb 	bl	800432a <_write>
 800cd54:	1c43      	adds	r3, r0, #1
 800cd56:	d102      	bne.n	800cd5e <_write_r+0x1e>
 800cd58:	682b      	ldr	r3, [r5, #0]
 800cd5a:	b103      	cbz	r3, 800cd5e <_write_r+0x1e>
 800cd5c:	6023      	str	r3, [r4, #0]
 800cd5e:	bd38      	pop	{r3, r4, r5, pc}
 800cd60:	200009a0 	.word	0x200009a0

0800cd64 <_close_r>:
 800cd64:	b538      	push	{r3, r4, r5, lr}
 800cd66:	4d06      	ldr	r5, [pc, #24]	; (800cd80 <_close_r+0x1c>)
 800cd68:	2300      	movs	r3, #0
 800cd6a:	4604      	mov	r4, r0
 800cd6c:	4608      	mov	r0, r1
 800cd6e:	602b      	str	r3, [r5, #0]
 800cd70:	f7f7 faf7 	bl	8004362 <_close>
 800cd74:	1c43      	adds	r3, r0, #1
 800cd76:	d102      	bne.n	800cd7e <_close_r+0x1a>
 800cd78:	682b      	ldr	r3, [r5, #0]
 800cd7a:	b103      	cbz	r3, 800cd7e <_close_r+0x1a>
 800cd7c:	6023      	str	r3, [r4, #0]
 800cd7e:	bd38      	pop	{r3, r4, r5, pc}
 800cd80:	200009a0 	.word	0x200009a0

0800cd84 <_fstat_r>:
 800cd84:	b538      	push	{r3, r4, r5, lr}
 800cd86:	4d07      	ldr	r5, [pc, #28]	; (800cda4 <_fstat_r+0x20>)
 800cd88:	2300      	movs	r3, #0
 800cd8a:	4604      	mov	r4, r0
 800cd8c:	4608      	mov	r0, r1
 800cd8e:	4611      	mov	r1, r2
 800cd90:	602b      	str	r3, [r5, #0]
 800cd92:	f7f7 faf2 	bl	800437a <_fstat>
 800cd96:	1c43      	adds	r3, r0, #1
 800cd98:	d102      	bne.n	800cda0 <_fstat_r+0x1c>
 800cd9a:	682b      	ldr	r3, [r5, #0]
 800cd9c:	b103      	cbz	r3, 800cda0 <_fstat_r+0x1c>
 800cd9e:	6023      	str	r3, [r4, #0]
 800cda0:	bd38      	pop	{r3, r4, r5, pc}
 800cda2:	bf00      	nop
 800cda4:	200009a0 	.word	0x200009a0

0800cda8 <_isatty_r>:
 800cda8:	b538      	push	{r3, r4, r5, lr}
 800cdaa:	4d06      	ldr	r5, [pc, #24]	; (800cdc4 <_isatty_r+0x1c>)
 800cdac:	2300      	movs	r3, #0
 800cdae:	4604      	mov	r4, r0
 800cdb0:	4608      	mov	r0, r1
 800cdb2:	602b      	str	r3, [r5, #0]
 800cdb4:	f7f7 faf1 	bl	800439a <_isatty>
 800cdb8:	1c43      	adds	r3, r0, #1
 800cdba:	d102      	bne.n	800cdc2 <_isatty_r+0x1a>
 800cdbc:	682b      	ldr	r3, [r5, #0]
 800cdbe:	b103      	cbz	r3, 800cdc2 <_isatty_r+0x1a>
 800cdc0:	6023      	str	r3, [r4, #0]
 800cdc2:	bd38      	pop	{r3, r4, r5, pc}
 800cdc4:	200009a0 	.word	0x200009a0

0800cdc8 <_lseek_r>:
 800cdc8:	b538      	push	{r3, r4, r5, lr}
 800cdca:	4d07      	ldr	r5, [pc, #28]	; (800cde8 <_lseek_r+0x20>)
 800cdcc:	4604      	mov	r4, r0
 800cdce:	4608      	mov	r0, r1
 800cdd0:	4611      	mov	r1, r2
 800cdd2:	2200      	movs	r2, #0
 800cdd4:	602a      	str	r2, [r5, #0]
 800cdd6:	461a      	mov	r2, r3
 800cdd8:	f7f7 faea 	bl	80043b0 <_lseek>
 800cddc:	1c43      	adds	r3, r0, #1
 800cdde:	d102      	bne.n	800cde6 <_lseek_r+0x1e>
 800cde0:	682b      	ldr	r3, [r5, #0]
 800cde2:	b103      	cbz	r3, 800cde6 <_lseek_r+0x1e>
 800cde4:	6023      	str	r3, [r4, #0]
 800cde6:	bd38      	pop	{r3, r4, r5, pc}
 800cde8:	200009a0 	.word	0x200009a0

0800cdec <_read_r>:
 800cdec:	b538      	push	{r3, r4, r5, lr}
 800cdee:	4d07      	ldr	r5, [pc, #28]	; (800ce0c <_read_r+0x20>)
 800cdf0:	4604      	mov	r4, r0
 800cdf2:	4608      	mov	r0, r1
 800cdf4:	4611      	mov	r1, r2
 800cdf6:	2200      	movs	r2, #0
 800cdf8:	602a      	str	r2, [r5, #0]
 800cdfa:	461a      	mov	r2, r3
 800cdfc:	f7f7 fa78 	bl	80042f0 <_read>
 800ce00:	1c43      	adds	r3, r0, #1
 800ce02:	d102      	bne.n	800ce0a <_read_r+0x1e>
 800ce04:	682b      	ldr	r3, [r5, #0]
 800ce06:	b103      	cbz	r3, 800ce0a <_read_r+0x1e>
 800ce08:	6023      	str	r3, [r4, #0]
 800ce0a:	bd38      	pop	{r3, r4, r5, pc}
 800ce0c:	200009a0 	.word	0x200009a0

0800ce10 <atan>:
 800ce10:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ce14:	ec55 4b10 	vmov	r4, r5, d0
 800ce18:	4bc3      	ldr	r3, [pc, #780]	; (800d128 <atan+0x318>)
 800ce1a:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800ce1e:	429e      	cmp	r6, r3
 800ce20:	46ab      	mov	fp, r5
 800ce22:	dd18      	ble.n	800ce56 <atan+0x46>
 800ce24:	4bc1      	ldr	r3, [pc, #772]	; (800d12c <atan+0x31c>)
 800ce26:	429e      	cmp	r6, r3
 800ce28:	dc01      	bgt.n	800ce2e <atan+0x1e>
 800ce2a:	d109      	bne.n	800ce40 <atan+0x30>
 800ce2c:	b144      	cbz	r4, 800ce40 <atan+0x30>
 800ce2e:	4622      	mov	r2, r4
 800ce30:	462b      	mov	r3, r5
 800ce32:	4620      	mov	r0, r4
 800ce34:	4629      	mov	r1, r5
 800ce36:	f7f3 fa49 	bl	80002cc <__adddf3>
 800ce3a:	4604      	mov	r4, r0
 800ce3c:	460d      	mov	r5, r1
 800ce3e:	e006      	b.n	800ce4e <atan+0x3e>
 800ce40:	f1bb 0f00 	cmp.w	fp, #0
 800ce44:	f300 8131 	bgt.w	800d0aa <atan+0x29a>
 800ce48:	a59b      	add	r5, pc, #620	; (adr r5, 800d0b8 <atan+0x2a8>)
 800ce4a:	e9d5 4500 	ldrd	r4, r5, [r5]
 800ce4e:	ec45 4b10 	vmov	d0, r4, r5
 800ce52:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ce56:	4bb6      	ldr	r3, [pc, #728]	; (800d130 <atan+0x320>)
 800ce58:	429e      	cmp	r6, r3
 800ce5a:	dc14      	bgt.n	800ce86 <atan+0x76>
 800ce5c:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 800ce60:	429e      	cmp	r6, r3
 800ce62:	dc0d      	bgt.n	800ce80 <atan+0x70>
 800ce64:	a396      	add	r3, pc, #600	; (adr r3, 800d0c0 <atan+0x2b0>)
 800ce66:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce6a:	ee10 0a10 	vmov	r0, s0
 800ce6e:	4629      	mov	r1, r5
 800ce70:	f7f3 fa2c 	bl	80002cc <__adddf3>
 800ce74:	4baf      	ldr	r3, [pc, #700]	; (800d134 <atan+0x324>)
 800ce76:	2200      	movs	r2, #0
 800ce78:	f7f3 fe6e 	bl	8000b58 <__aeabi_dcmpgt>
 800ce7c:	2800      	cmp	r0, #0
 800ce7e:	d1e6      	bne.n	800ce4e <atan+0x3e>
 800ce80:	f04f 3aff 	mov.w	sl, #4294967295
 800ce84:	e02b      	b.n	800cede <atan+0xce>
 800ce86:	f000 f963 	bl	800d150 <fabs>
 800ce8a:	4bab      	ldr	r3, [pc, #684]	; (800d138 <atan+0x328>)
 800ce8c:	429e      	cmp	r6, r3
 800ce8e:	ec55 4b10 	vmov	r4, r5, d0
 800ce92:	f300 80bf 	bgt.w	800d014 <atan+0x204>
 800ce96:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800ce9a:	429e      	cmp	r6, r3
 800ce9c:	f300 80a0 	bgt.w	800cfe0 <atan+0x1d0>
 800cea0:	ee10 2a10 	vmov	r2, s0
 800cea4:	ee10 0a10 	vmov	r0, s0
 800cea8:	462b      	mov	r3, r5
 800ceaa:	4629      	mov	r1, r5
 800ceac:	f7f3 fa0e 	bl	80002cc <__adddf3>
 800ceb0:	4ba0      	ldr	r3, [pc, #640]	; (800d134 <atan+0x324>)
 800ceb2:	2200      	movs	r2, #0
 800ceb4:	f7f3 fa08 	bl	80002c8 <__aeabi_dsub>
 800ceb8:	2200      	movs	r2, #0
 800ceba:	4606      	mov	r6, r0
 800cebc:	460f      	mov	r7, r1
 800cebe:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800cec2:	4620      	mov	r0, r4
 800cec4:	4629      	mov	r1, r5
 800cec6:	f7f3 fa01 	bl	80002cc <__adddf3>
 800ceca:	4602      	mov	r2, r0
 800cecc:	460b      	mov	r3, r1
 800cece:	4630      	mov	r0, r6
 800ced0:	4639      	mov	r1, r7
 800ced2:	f7f3 fcdb 	bl	800088c <__aeabi_ddiv>
 800ced6:	f04f 0a00 	mov.w	sl, #0
 800ceda:	4604      	mov	r4, r0
 800cedc:	460d      	mov	r5, r1
 800cede:	4622      	mov	r2, r4
 800cee0:	462b      	mov	r3, r5
 800cee2:	4620      	mov	r0, r4
 800cee4:	4629      	mov	r1, r5
 800cee6:	f7f3 fba7 	bl	8000638 <__aeabi_dmul>
 800ceea:	4602      	mov	r2, r0
 800ceec:	460b      	mov	r3, r1
 800ceee:	4680      	mov	r8, r0
 800cef0:	4689      	mov	r9, r1
 800cef2:	f7f3 fba1 	bl	8000638 <__aeabi_dmul>
 800cef6:	a374      	add	r3, pc, #464	; (adr r3, 800d0c8 <atan+0x2b8>)
 800cef8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cefc:	4606      	mov	r6, r0
 800cefe:	460f      	mov	r7, r1
 800cf00:	f7f3 fb9a 	bl	8000638 <__aeabi_dmul>
 800cf04:	a372      	add	r3, pc, #456	; (adr r3, 800d0d0 <atan+0x2c0>)
 800cf06:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf0a:	f7f3 f9df 	bl	80002cc <__adddf3>
 800cf0e:	4632      	mov	r2, r6
 800cf10:	463b      	mov	r3, r7
 800cf12:	f7f3 fb91 	bl	8000638 <__aeabi_dmul>
 800cf16:	a370      	add	r3, pc, #448	; (adr r3, 800d0d8 <atan+0x2c8>)
 800cf18:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf1c:	f7f3 f9d6 	bl	80002cc <__adddf3>
 800cf20:	4632      	mov	r2, r6
 800cf22:	463b      	mov	r3, r7
 800cf24:	f7f3 fb88 	bl	8000638 <__aeabi_dmul>
 800cf28:	a36d      	add	r3, pc, #436	; (adr r3, 800d0e0 <atan+0x2d0>)
 800cf2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf2e:	f7f3 f9cd 	bl	80002cc <__adddf3>
 800cf32:	4632      	mov	r2, r6
 800cf34:	463b      	mov	r3, r7
 800cf36:	f7f3 fb7f 	bl	8000638 <__aeabi_dmul>
 800cf3a:	a36b      	add	r3, pc, #428	; (adr r3, 800d0e8 <atan+0x2d8>)
 800cf3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf40:	f7f3 f9c4 	bl	80002cc <__adddf3>
 800cf44:	4632      	mov	r2, r6
 800cf46:	463b      	mov	r3, r7
 800cf48:	f7f3 fb76 	bl	8000638 <__aeabi_dmul>
 800cf4c:	a368      	add	r3, pc, #416	; (adr r3, 800d0f0 <atan+0x2e0>)
 800cf4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf52:	f7f3 f9bb 	bl	80002cc <__adddf3>
 800cf56:	4642      	mov	r2, r8
 800cf58:	464b      	mov	r3, r9
 800cf5a:	f7f3 fb6d 	bl	8000638 <__aeabi_dmul>
 800cf5e:	a366      	add	r3, pc, #408	; (adr r3, 800d0f8 <atan+0x2e8>)
 800cf60:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf64:	4680      	mov	r8, r0
 800cf66:	4689      	mov	r9, r1
 800cf68:	4630      	mov	r0, r6
 800cf6a:	4639      	mov	r1, r7
 800cf6c:	f7f3 fb64 	bl	8000638 <__aeabi_dmul>
 800cf70:	a363      	add	r3, pc, #396	; (adr r3, 800d100 <atan+0x2f0>)
 800cf72:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf76:	f7f3 f9a7 	bl	80002c8 <__aeabi_dsub>
 800cf7a:	4632      	mov	r2, r6
 800cf7c:	463b      	mov	r3, r7
 800cf7e:	f7f3 fb5b 	bl	8000638 <__aeabi_dmul>
 800cf82:	a361      	add	r3, pc, #388	; (adr r3, 800d108 <atan+0x2f8>)
 800cf84:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf88:	f7f3 f99e 	bl	80002c8 <__aeabi_dsub>
 800cf8c:	4632      	mov	r2, r6
 800cf8e:	463b      	mov	r3, r7
 800cf90:	f7f3 fb52 	bl	8000638 <__aeabi_dmul>
 800cf94:	a35e      	add	r3, pc, #376	; (adr r3, 800d110 <atan+0x300>)
 800cf96:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf9a:	f7f3 f995 	bl	80002c8 <__aeabi_dsub>
 800cf9e:	4632      	mov	r2, r6
 800cfa0:	463b      	mov	r3, r7
 800cfa2:	f7f3 fb49 	bl	8000638 <__aeabi_dmul>
 800cfa6:	a35c      	add	r3, pc, #368	; (adr r3, 800d118 <atan+0x308>)
 800cfa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cfac:	f7f3 f98c 	bl	80002c8 <__aeabi_dsub>
 800cfb0:	4632      	mov	r2, r6
 800cfb2:	463b      	mov	r3, r7
 800cfb4:	f7f3 fb40 	bl	8000638 <__aeabi_dmul>
 800cfb8:	4602      	mov	r2, r0
 800cfba:	460b      	mov	r3, r1
 800cfbc:	4640      	mov	r0, r8
 800cfbe:	4649      	mov	r1, r9
 800cfc0:	f7f3 f984 	bl	80002cc <__adddf3>
 800cfc4:	4622      	mov	r2, r4
 800cfc6:	462b      	mov	r3, r5
 800cfc8:	f7f3 fb36 	bl	8000638 <__aeabi_dmul>
 800cfcc:	f1ba 3fff 	cmp.w	sl, #4294967295
 800cfd0:	4602      	mov	r2, r0
 800cfd2:	460b      	mov	r3, r1
 800cfd4:	d14b      	bne.n	800d06e <atan+0x25e>
 800cfd6:	4620      	mov	r0, r4
 800cfd8:	4629      	mov	r1, r5
 800cfda:	f7f3 f975 	bl	80002c8 <__aeabi_dsub>
 800cfde:	e72c      	b.n	800ce3a <atan+0x2a>
 800cfe0:	ee10 0a10 	vmov	r0, s0
 800cfe4:	4b53      	ldr	r3, [pc, #332]	; (800d134 <atan+0x324>)
 800cfe6:	2200      	movs	r2, #0
 800cfe8:	4629      	mov	r1, r5
 800cfea:	f7f3 f96d 	bl	80002c8 <__aeabi_dsub>
 800cfee:	4b51      	ldr	r3, [pc, #324]	; (800d134 <atan+0x324>)
 800cff0:	4606      	mov	r6, r0
 800cff2:	460f      	mov	r7, r1
 800cff4:	2200      	movs	r2, #0
 800cff6:	4620      	mov	r0, r4
 800cff8:	4629      	mov	r1, r5
 800cffa:	f7f3 f967 	bl	80002cc <__adddf3>
 800cffe:	4602      	mov	r2, r0
 800d000:	460b      	mov	r3, r1
 800d002:	4630      	mov	r0, r6
 800d004:	4639      	mov	r1, r7
 800d006:	f7f3 fc41 	bl	800088c <__aeabi_ddiv>
 800d00a:	f04f 0a01 	mov.w	sl, #1
 800d00e:	4604      	mov	r4, r0
 800d010:	460d      	mov	r5, r1
 800d012:	e764      	b.n	800cede <atan+0xce>
 800d014:	4b49      	ldr	r3, [pc, #292]	; (800d13c <atan+0x32c>)
 800d016:	429e      	cmp	r6, r3
 800d018:	da1d      	bge.n	800d056 <atan+0x246>
 800d01a:	ee10 0a10 	vmov	r0, s0
 800d01e:	4b48      	ldr	r3, [pc, #288]	; (800d140 <atan+0x330>)
 800d020:	2200      	movs	r2, #0
 800d022:	4629      	mov	r1, r5
 800d024:	f7f3 f950 	bl	80002c8 <__aeabi_dsub>
 800d028:	4b45      	ldr	r3, [pc, #276]	; (800d140 <atan+0x330>)
 800d02a:	4606      	mov	r6, r0
 800d02c:	460f      	mov	r7, r1
 800d02e:	2200      	movs	r2, #0
 800d030:	4620      	mov	r0, r4
 800d032:	4629      	mov	r1, r5
 800d034:	f7f3 fb00 	bl	8000638 <__aeabi_dmul>
 800d038:	4b3e      	ldr	r3, [pc, #248]	; (800d134 <atan+0x324>)
 800d03a:	2200      	movs	r2, #0
 800d03c:	f7f3 f946 	bl	80002cc <__adddf3>
 800d040:	4602      	mov	r2, r0
 800d042:	460b      	mov	r3, r1
 800d044:	4630      	mov	r0, r6
 800d046:	4639      	mov	r1, r7
 800d048:	f7f3 fc20 	bl	800088c <__aeabi_ddiv>
 800d04c:	f04f 0a02 	mov.w	sl, #2
 800d050:	4604      	mov	r4, r0
 800d052:	460d      	mov	r5, r1
 800d054:	e743      	b.n	800cede <atan+0xce>
 800d056:	462b      	mov	r3, r5
 800d058:	ee10 2a10 	vmov	r2, s0
 800d05c:	4939      	ldr	r1, [pc, #228]	; (800d144 <atan+0x334>)
 800d05e:	2000      	movs	r0, #0
 800d060:	f7f3 fc14 	bl	800088c <__aeabi_ddiv>
 800d064:	f04f 0a03 	mov.w	sl, #3
 800d068:	4604      	mov	r4, r0
 800d06a:	460d      	mov	r5, r1
 800d06c:	e737      	b.n	800cede <atan+0xce>
 800d06e:	4b36      	ldr	r3, [pc, #216]	; (800d148 <atan+0x338>)
 800d070:	4e36      	ldr	r6, [pc, #216]	; (800d14c <atan+0x33c>)
 800d072:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800d076:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 800d07a:	e9da 2300 	ldrd	r2, r3, [sl]
 800d07e:	f7f3 f923 	bl	80002c8 <__aeabi_dsub>
 800d082:	4622      	mov	r2, r4
 800d084:	462b      	mov	r3, r5
 800d086:	f7f3 f91f 	bl	80002c8 <__aeabi_dsub>
 800d08a:	4602      	mov	r2, r0
 800d08c:	460b      	mov	r3, r1
 800d08e:	e9d6 0100 	ldrd	r0, r1, [r6]
 800d092:	f7f3 f919 	bl	80002c8 <__aeabi_dsub>
 800d096:	f1bb 0f00 	cmp.w	fp, #0
 800d09a:	4604      	mov	r4, r0
 800d09c:	460d      	mov	r5, r1
 800d09e:	f6bf aed6 	bge.w	800ce4e <atan+0x3e>
 800d0a2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d0a6:	461d      	mov	r5, r3
 800d0a8:	e6d1      	b.n	800ce4e <atan+0x3e>
 800d0aa:	a51d      	add	r5, pc, #116	; (adr r5, 800d120 <atan+0x310>)
 800d0ac:	e9d5 4500 	ldrd	r4, r5, [r5]
 800d0b0:	e6cd      	b.n	800ce4e <atan+0x3e>
 800d0b2:	bf00      	nop
 800d0b4:	f3af 8000 	nop.w
 800d0b8:	54442d18 	.word	0x54442d18
 800d0bc:	bff921fb 	.word	0xbff921fb
 800d0c0:	8800759c 	.word	0x8800759c
 800d0c4:	7e37e43c 	.word	0x7e37e43c
 800d0c8:	e322da11 	.word	0xe322da11
 800d0cc:	3f90ad3a 	.word	0x3f90ad3a
 800d0d0:	24760deb 	.word	0x24760deb
 800d0d4:	3fa97b4b 	.word	0x3fa97b4b
 800d0d8:	a0d03d51 	.word	0xa0d03d51
 800d0dc:	3fb10d66 	.word	0x3fb10d66
 800d0e0:	c54c206e 	.word	0xc54c206e
 800d0e4:	3fb745cd 	.word	0x3fb745cd
 800d0e8:	920083ff 	.word	0x920083ff
 800d0ec:	3fc24924 	.word	0x3fc24924
 800d0f0:	5555550d 	.word	0x5555550d
 800d0f4:	3fd55555 	.word	0x3fd55555
 800d0f8:	2c6a6c2f 	.word	0x2c6a6c2f
 800d0fc:	bfa2b444 	.word	0xbfa2b444
 800d100:	52defd9a 	.word	0x52defd9a
 800d104:	3fadde2d 	.word	0x3fadde2d
 800d108:	af749a6d 	.word	0xaf749a6d
 800d10c:	3fb3b0f2 	.word	0x3fb3b0f2
 800d110:	fe231671 	.word	0xfe231671
 800d114:	3fbc71c6 	.word	0x3fbc71c6
 800d118:	9998ebc4 	.word	0x9998ebc4
 800d11c:	3fc99999 	.word	0x3fc99999
 800d120:	54442d18 	.word	0x54442d18
 800d124:	3ff921fb 	.word	0x3ff921fb
 800d128:	440fffff 	.word	0x440fffff
 800d12c:	7ff00000 	.word	0x7ff00000
 800d130:	3fdbffff 	.word	0x3fdbffff
 800d134:	3ff00000 	.word	0x3ff00000
 800d138:	3ff2ffff 	.word	0x3ff2ffff
 800d13c:	40038000 	.word	0x40038000
 800d140:	3ff80000 	.word	0x3ff80000
 800d144:	bff00000 	.word	0xbff00000
 800d148:	0800e780 	.word	0x0800e780
 800d14c:	0800e760 	.word	0x0800e760

0800d150 <fabs>:
 800d150:	ec51 0b10 	vmov	r0, r1, d0
 800d154:	ee10 2a10 	vmov	r2, s0
 800d158:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800d15c:	ec43 2b10 	vmov	d0, r2, r3
 800d160:	4770      	bx	lr
 800d162:	0000      	movs	r0, r0
 800d164:	0000      	movs	r0, r0
	...

0800d168 <tan>:
 800d168:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d16a:	ec53 2b10 	vmov	r2, r3, d0
 800d16e:	4816      	ldr	r0, [pc, #88]	; (800d1c8 <tan+0x60>)
 800d170:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800d174:	4281      	cmp	r1, r0
 800d176:	dc07      	bgt.n	800d188 <tan+0x20>
 800d178:	ed9f 1b11 	vldr	d1, [pc, #68]	; 800d1c0 <tan+0x58>
 800d17c:	2001      	movs	r0, #1
 800d17e:	b005      	add	sp, #20
 800d180:	f85d eb04 	ldr.w	lr, [sp], #4
 800d184:	f000 bd80 	b.w	800dc88 <__kernel_tan>
 800d188:	4810      	ldr	r0, [pc, #64]	; (800d1cc <tan+0x64>)
 800d18a:	4281      	cmp	r1, r0
 800d18c:	dd09      	ble.n	800d1a2 <tan+0x3a>
 800d18e:	ee10 0a10 	vmov	r0, s0
 800d192:	4619      	mov	r1, r3
 800d194:	f7f3 f898 	bl	80002c8 <__aeabi_dsub>
 800d198:	ec41 0b10 	vmov	d0, r0, r1
 800d19c:	b005      	add	sp, #20
 800d19e:	f85d fb04 	ldr.w	pc, [sp], #4
 800d1a2:	4668      	mov	r0, sp
 800d1a4:	f000 f814 	bl	800d1d0 <__ieee754_rem_pio2>
 800d1a8:	0040      	lsls	r0, r0, #1
 800d1aa:	f000 0002 	and.w	r0, r0, #2
 800d1ae:	ed9d 1b02 	vldr	d1, [sp, #8]
 800d1b2:	ed9d 0b00 	vldr	d0, [sp]
 800d1b6:	f1c0 0001 	rsb	r0, r0, #1
 800d1ba:	f000 fd65 	bl	800dc88 <__kernel_tan>
 800d1be:	e7ed      	b.n	800d19c <tan+0x34>
	...
 800d1c8:	3fe921fb 	.word	0x3fe921fb
 800d1cc:	7fefffff 	.word	0x7fefffff

0800d1d0 <__ieee754_rem_pio2>:
 800d1d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d1d4:	ed2d 8b02 	vpush	{d8}
 800d1d8:	ec55 4b10 	vmov	r4, r5, d0
 800d1dc:	4bca      	ldr	r3, [pc, #808]	; (800d508 <__ieee754_rem_pio2+0x338>)
 800d1de:	b08b      	sub	sp, #44	; 0x2c
 800d1e0:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 800d1e4:	4598      	cmp	r8, r3
 800d1e6:	4682      	mov	sl, r0
 800d1e8:	9502      	str	r5, [sp, #8]
 800d1ea:	dc08      	bgt.n	800d1fe <__ieee754_rem_pio2+0x2e>
 800d1ec:	2200      	movs	r2, #0
 800d1ee:	2300      	movs	r3, #0
 800d1f0:	ed80 0b00 	vstr	d0, [r0]
 800d1f4:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800d1f8:	f04f 0b00 	mov.w	fp, #0
 800d1fc:	e028      	b.n	800d250 <__ieee754_rem_pio2+0x80>
 800d1fe:	4bc3      	ldr	r3, [pc, #780]	; (800d50c <__ieee754_rem_pio2+0x33c>)
 800d200:	4598      	cmp	r8, r3
 800d202:	dc78      	bgt.n	800d2f6 <__ieee754_rem_pio2+0x126>
 800d204:	9b02      	ldr	r3, [sp, #8]
 800d206:	4ec2      	ldr	r6, [pc, #776]	; (800d510 <__ieee754_rem_pio2+0x340>)
 800d208:	2b00      	cmp	r3, #0
 800d20a:	ee10 0a10 	vmov	r0, s0
 800d20e:	a3b0      	add	r3, pc, #704	; (adr r3, 800d4d0 <__ieee754_rem_pio2+0x300>)
 800d210:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d214:	4629      	mov	r1, r5
 800d216:	dd39      	ble.n	800d28c <__ieee754_rem_pio2+0xbc>
 800d218:	f7f3 f856 	bl	80002c8 <__aeabi_dsub>
 800d21c:	45b0      	cmp	r8, r6
 800d21e:	4604      	mov	r4, r0
 800d220:	460d      	mov	r5, r1
 800d222:	d01b      	beq.n	800d25c <__ieee754_rem_pio2+0x8c>
 800d224:	a3ac      	add	r3, pc, #688	; (adr r3, 800d4d8 <__ieee754_rem_pio2+0x308>)
 800d226:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d22a:	f7f3 f84d 	bl	80002c8 <__aeabi_dsub>
 800d22e:	4602      	mov	r2, r0
 800d230:	460b      	mov	r3, r1
 800d232:	e9ca 2300 	strd	r2, r3, [sl]
 800d236:	4620      	mov	r0, r4
 800d238:	4629      	mov	r1, r5
 800d23a:	f7f3 f845 	bl	80002c8 <__aeabi_dsub>
 800d23e:	a3a6      	add	r3, pc, #664	; (adr r3, 800d4d8 <__ieee754_rem_pio2+0x308>)
 800d240:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d244:	f7f3 f840 	bl	80002c8 <__aeabi_dsub>
 800d248:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800d24c:	f04f 0b01 	mov.w	fp, #1
 800d250:	4658      	mov	r0, fp
 800d252:	b00b      	add	sp, #44	; 0x2c
 800d254:	ecbd 8b02 	vpop	{d8}
 800d258:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d25c:	a3a0      	add	r3, pc, #640	; (adr r3, 800d4e0 <__ieee754_rem_pio2+0x310>)
 800d25e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d262:	f7f3 f831 	bl	80002c8 <__aeabi_dsub>
 800d266:	a3a0      	add	r3, pc, #640	; (adr r3, 800d4e8 <__ieee754_rem_pio2+0x318>)
 800d268:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d26c:	4604      	mov	r4, r0
 800d26e:	460d      	mov	r5, r1
 800d270:	f7f3 f82a 	bl	80002c8 <__aeabi_dsub>
 800d274:	4602      	mov	r2, r0
 800d276:	460b      	mov	r3, r1
 800d278:	e9ca 2300 	strd	r2, r3, [sl]
 800d27c:	4620      	mov	r0, r4
 800d27e:	4629      	mov	r1, r5
 800d280:	f7f3 f822 	bl	80002c8 <__aeabi_dsub>
 800d284:	a398      	add	r3, pc, #608	; (adr r3, 800d4e8 <__ieee754_rem_pio2+0x318>)
 800d286:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d28a:	e7db      	b.n	800d244 <__ieee754_rem_pio2+0x74>
 800d28c:	f7f3 f81e 	bl	80002cc <__adddf3>
 800d290:	45b0      	cmp	r8, r6
 800d292:	4604      	mov	r4, r0
 800d294:	460d      	mov	r5, r1
 800d296:	d016      	beq.n	800d2c6 <__ieee754_rem_pio2+0xf6>
 800d298:	a38f      	add	r3, pc, #572	; (adr r3, 800d4d8 <__ieee754_rem_pio2+0x308>)
 800d29a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d29e:	f7f3 f815 	bl	80002cc <__adddf3>
 800d2a2:	4602      	mov	r2, r0
 800d2a4:	460b      	mov	r3, r1
 800d2a6:	e9ca 2300 	strd	r2, r3, [sl]
 800d2aa:	4620      	mov	r0, r4
 800d2ac:	4629      	mov	r1, r5
 800d2ae:	f7f3 f80b 	bl	80002c8 <__aeabi_dsub>
 800d2b2:	a389      	add	r3, pc, #548	; (adr r3, 800d4d8 <__ieee754_rem_pio2+0x308>)
 800d2b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d2b8:	f7f3 f808 	bl	80002cc <__adddf3>
 800d2bc:	f04f 3bff 	mov.w	fp, #4294967295
 800d2c0:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800d2c4:	e7c4      	b.n	800d250 <__ieee754_rem_pio2+0x80>
 800d2c6:	a386      	add	r3, pc, #536	; (adr r3, 800d4e0 <__ieee754_rem_pio2+0x310>)
 800d2c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d2cc:	f7f2 fffe 	bl	80002cc <__adddf3>
 800d2d0:	a385      	add	r3, pc, #532	; (adr r3, 800d4e8 <__ieee754_rem_pio2+0x318>)
 800d2d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d2d6:	4604      	mov	r4, r0
 800d2d8:	460d      	mov	r5, r1
 800d2da:	f7f2 fff7 	bl	80002cc <__adddf3>
 800d2de:	4602      	mov	r2, r0
 800d2e0:	460b      	mov	r3, r1
 800d2e2:	e9ca 2300 	strd	r2, r3, [sl]
 800d2e6:	4620      	mov	r0, r4
 800d2e8:	4629      	mov	r1, r5
 800d2ea:	f7f2 ffed 	bl	80002c8 <__aeabi_dsub>
 800d2ee:	a37e      	add	r3, pc, #504	; (adr r3, 800d4e8 <__ieee754_rem_pio2+0x318>)
 800d2f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d2f4:	e7e0      	b.n	800d2b8 <__ieee754_rem_pio2+0xe8>
 800d2f6:	4b87      	ldr	r3, [pc, #540]	; (800d514 <__ieee754_rem_pio2+0x344>)
 800d2f8:	4598      	cmp	r8, r3
 800d2fa:	f300 80d9 	bgt.w	800d4b0 <__ieee754_rem_pio2+0x2e0>
 800d2fe:	f7ff ff27 	bl	800d150 <fabs>
 800d302:	ec55 4b10 	vmov	r4, r5, d0
 800d306:	ee10 0a10 	vmov	r0, s0
 800d30a:	a379      	add	r3, pc, #484	; (adr r3, 800d4f0 <__ieee754_rem_pio2+0x320>)
 800d30c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d310:	4629      	mov	r1, r5
 800d312:	f7f3 f991 	bl	8000638 <__aeabi_dmul>
 800d316:	4b80      	ldr	r3, [pc, #512]	; (800d518 <__ieee754_rem_pio2+0x348>)
 800d318:	2200      	movs	r2, #0
 800d31a:	f7f2 ffd7 	bl	80002cc <__adddf3>
 800d31e:	f7f3 fc3b 	bl	8000b98 <__aeabi_d2iz>
 800d322:	4683      	mov	fp, r0
 800d324:	f7f3 f91e 	bl	8000564 <__aeabi_i2d>
 800d328:	4602      	mov	r2, r0
 800d32a:	460b      	mov	r3, r1
 800d32c:	ec43 2b18 	vmov	d8, r2, r3
 800d330:	a367      	add	r3, pc, #412	; (adr r3, 800d4d0 <__ieee754_rem_pio2+0x300>)
 800d332:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d336:	f7f3 f97f 	bl	8000638 <__aeabi_dmul>
 800d33a:	4602      	mov	r2, r0
 800d33c:	460b      	mov	r3, r1
 800d33e:	4620      	mov	r0, r4
 800d340:	4629      	mov	r1, r5
 800d342:	f7f2 ffc1 	bl	80002c8 <__aeabi_dsub>
 800d346:	a364      	add	r3, pc, #400	; (adr r3, 800d4d8 <__ieee754_rem_pio2+0x308>)
 800d348:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d34c:	4606      	mov	r6, r0
 800d34e:	460f      	mov	r7, r1
 800d350:	ec51 0b18 	vmov	r0, r1, d8
 800d354:	f7f3 f970 	bl	8000638 <__aeabi_dmul>
 800d358:	f1bb 0f1f 	cmp.w	fp, #31
 800d35c:	4604      	mov	r4, r0
 800d35e:	460d      	mov	r5, r1
 800d360:	dc0d      	bgt.n	800d37e <__ieee754_rem_pio2+0x1ae>
 800d362:	4b6e      	ldr	r3, [pc, #440]	; (800d51c <__ieee754_rem_pio2+0x34c>)
 800d364:	f10b 32ff 	add.w	r2, fp, #4294967295
 800d368:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d36c:	4543      	cmp	r3, r8
 800d36e:	d006      	beq.n	800d37e <__ieee754_rem_pio2+0x1ae>
 800d370:	4622      	mov	r2, r4
 800d372:	462b      	mov	r3, r5
 800d374:	4630      	mov	r0, r6
 800d376:	4639      	mov	r1, r7
 800d378:	f7f2 ffa6 	bl	80002c8 <__aeabi_dsub>
 800d37c:	e00f      	b.n	800d39e <__ieee754_rem_pio2+0x1ce>
 800d37e:	462b      	mov	r3, r5
 800d380:	4622      	mov	r2, r4
 800d382:	4630      	mov	r0, r6
 800d384:	4639      	mov	r1, r7
 800d386:	f7f2 ff9f 	bl	80002c8 <__aeabi_dsub>
 800d38a:	ea4f 5328 	mov.w	r3, r8, asr #20
 800d38e:	9303      	str	r3, [sp, #12]
 800d390:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800d394:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 800d398:	f1b8 0f10 	cmp.w	r8, #16
 800d39c:	dc02      	bgt.n	800d3a4 <__ieee754_rem_pio2+0x1d4>
 800d39e:	e9ca 0100 	strd	r0, r1, [sl]
 800d3a2:	e039      	b.n	800d418 <__ieee754_rem_pio2+0x248>
 800d3a4:	a34e      	add	r3, pc, #312	; (adr r3, 800d4e0 <__ieee754_rem_pio2+0x310>)
 800d3a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3aa:	ec51 0b18 	vmov	r0, r1, d8
 800d3ae:	f7f3 f943 	bl	8000638 <__aeabi_dmul>
 800d3b2:	4604      	mov	r4, r0
 800d3b4:	460d      	mov	r5, r1
 800d3b6:	4602      	mov	r2, r0
 800d3b8:	460b      	mov	r3, r1
 800d3ba:	4630      	mov	r0, r6
 800d3bc:	4639      	mov	r1, r7
 800d3be:	f7f2 ff83 	bl	80002c8 <__aeabi_dsub>
 800d3c2:	4602      	mov	r2, r0
 800d3c4:	460b      	mov	r3, r1
 800d3c6:	4680      	mov	r8, r0
 800d3c8:	4689      	mov	r9, r1
 800d3ca:	4630      	mov	r0, r6
 800d3cc:	4639      	mov	r1, r7
 800d3ce:	f7f2 ff7b 	bl	80002c8 <__aeabi_dsub>
 800d3d2:	4622      	mov	r2, r4
 800d3d4:	462b      	mov	r3, r5
 800d3d6:	f7f2 ff77 	bl	80002c8 <__aeabi_dsub>
 800d3da:	a343      	add	r3, pc, #268	; (adr r3, 800d4e8 <__ieee754_rem_pio2+0x318>)
 800d3dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3e0:	4604      	mov	r4, r0
 800d3e2:	460d      	mov	r5, r1
 800d3e4:	ec51 0b18 	vmov	r0, r1, d8
 800d3e8:	f7f3 f926 	bl	8000638 <__aeabi_dmul>
 800d3ec:	4622      	mov	r2, r4
 800d3ee:	462b      	mov	r3, r5
 800d3f0:	f7f2 ff6a 	bl	80002c8 <__aeabi_dsub>
 800d3f4:	4602      	mov	r2, r0
 800d3f6:	460b      	mov	r3, r1
 800d3f8:	4604      	mov	r4, r0
 800d3fa:	460d      	mov	r5, r1
 800d3fc:	4640      	mov	r0, r8
 800d3fe:	4649      	mov	r1, r9
 800d400:	f7f2 ff62 	bl	80002c8 <__aeabi_dsub>
 800d404:	9a03      	ldr	r2, [sp, #12]
 800d406:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800d40a:	1ad3      	subs	r3, r2, r3
 800d40c:	2b31      	cmp	r3, #49	; 0x31
 800d40e:	dc24      	bgt.n	800d45a <__ieee754_rem_pio2+0x28a>
 800d410:	e9ca 0100 	strd	r0, r1, [sl]
 800d414:	4646      	mov	r6, r8
 800d416:	464f      	mov	r7, r9
 800d418:	e9da 8900 	ldrd	r8, r9, [sl]
 800d41c:	4630      	mov	r0, r6
 800d41e:	4642      	mov	r2, r8
 800d420:	464b      	mov	r3, r9
 800d422:	4639      	mov	r1, r7
 800d424:	f7f2 ff50 	bl	80002c8 <__aeabi_dsub>
 800d428:	462b      	mov	r3, r5
 800d42a:	4622      	mov	r2, r4
 800d42c:	f7f2 ff4c 	bl	80002c8 <__aeabi_dsub>
 800d430:	9b02      	ldr	r3, [sp, #8]
 800d432:	2b00      	cmp	r3, #0
 800d434:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800d438:	f6bf af0a 	bge.w	800d250 <__ieee754_rem_pio2+0x80>
 800d43c:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800d440:	f8ca 3004 	str.w	r3, [sl, #4]
 800d444:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d448:	f8ca 8000 	str.w	r8, [sl]
 800d44c:	f8ca 0008 	str.w	r0, [sl, #8]
 800d450:	f8ca 300c 	str.w	r3, [sl, #12]
 800d454:	f1cb 0b00 	rsb	fp, fp, #0
 800d458:	e6fa      	b.n	800d250 <__ieee754_rem_pio2+0x80>
 800d45a:	a327      	add	r3, pc, #156	; (adr r3, 800d4f8 <__ieee754_rem_pio2+0x328>)
 800d45c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d460:	ec51 0b18 	vmov	r0, r1, d8
 800d464:	f7f3 f8e8 	bl	8000638 <__aeabi_dmul>
 800d468:	4604      	mov	r4, r0
 800d46a:	460d      	mov	r5, r1
 800d46c:	4602      	mov	r2, r0
 800d46e:	460b      	mov	r3, r1
 800d470:	4640      	mov	r0, r8
 800d472:	4649      	mov	r1, r9
 800d474:	f7f2 ff28 	bl	80002c8 <__aeabi_dsub>
 800d478:	4602      	mov	r2, r0
 800d47a:	460b      	mov	r3, r1
 800d47c:	4606      	mov	r6, r0
 800d47e:	460f      	mov	r7, r1
 800d480:	4640      	mov	r0, r8
 800d482:	4649      	mov	r1, r9
 800d484:	f7f2 ff20 	bl	80002c8 <__aeabi_dsub>
 800d488:	4622      	mov	r2, r4
 800d48a:	462b      	mov	r3, r5
 800d48c:	f7f2 ff1c 	bl	80002c8 <__aeabi_dsub>
 800d490:	a31b      	add	r3, pc, #108	; (adr r3, 800d500 <__ieee754_rem_pio2+0x330>)
 800d492:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d496:	4604      	mov	r4, r0
 800d498:	460d      	mov	r5, r1
 800d49a:	ec51 0b18 	vmov	r0, r1, d8
 800d49e:	f7f3 f8cb 	bl	8000638 <__aeabi_dmul>
 800d4a2:	4622      	mov	r2, r4
 800d4a4:	462b      	mov	r3, r5
 800d4a6:	f7f2 ff0f 	bl	80002c8 <__aeabi_dsub>
 800d4aa:	4604      	mov	r4, r0
 800d4ac:	460d      	mov	r5, r1
 800d4ae:	e75f      	b.n	800d370 <__ieee754_rem_pio2+0x1a0>
 800d4b0:	4b1b      	ldr	r3, [pc, #108]	; (800d520 <__ieee754_rem_pio2+0x350>)
 800d4b2:	4598      	cmp	r8, r3
 800d4b4:	dd36      	ble.n	800d524 <__ieee754_rem_pio2+0x354>
 800d4b6:	ee10 2a10 	vmov	r2, s0
 800d4ba:	462b      	mov	r3, r5
 800d4bc:	4620      	mov	r0, r4
 800d4be:	4629      	mov	r1, r5
 800d4c0:	f7f2 ff02 	bl	80002c8 <__aeabi_dsub>
 800d4c4:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800d4c8:	e9ca 0100 	strd	r0, r1, [sl]
 800d4cc:	e694      	b.n	800d1f8 <__ieee754_rem_pio2+0x28>
 800d4ce:	bf00      	nop
 800d4d0:	54400000 	.word	0x54400000
 800d4d4:	3ff921fb 	.word	0x3ff921fb
 800d4d8:	1a626331 	.word	0x1a626331
 800d4dc:	3dd0b461 	.word	0x3dd0b461
 800d4e0:	1a600000 	.word	0x1a600000
 800d4e4:	3dd0b461 	.word	0x3dd0b461
 800d4e8:	2e037073 	.word	0x2e037073
 800d4ec:	3ba3198a 	.word	0x3ba3198a
 800d4f0:	6dc9c883 	.word	0x6dc9c883
 800d4f4:	3fe45f30 	.word	0x3fe45f30
 800d4f8:	2e000000 	.word	0x2e000000
 800d4fc:	3ba3198a 	.word	0x3ba3198a
 800d500:	252049c1 	.word	0x252049c1
 800d504:	397b839a 	.word	0x397b839a
 800d508:	3fe921fb 	.word	0x3fe921fb
 800d50c:	4002d97b 	.word	0x4002d97b
 800d510:	3ff921fb 	.word	0x3ff921fb
 800d514:	413921fb 	.word	0x413921fb
 800d518:	3fe00000 	.word	0x3fe00000
 800d51c:	0800e7a0 	.word	0x0800e7a0
 800d520:	7fefffff 	.word	0x7fefffff
 800d524:	ea4f 5428 	mov.w	r4, r8, asr #20
 800d528:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 800d52c:	ee10 0a10 	vmov	r0, s0
 800d530:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 800d534:	ee10 6a10 	vmov	r6, s0
 800d538:	460f      	mov	r7, r1
 800d53a:	f7f3 fb2d 	bl	8000b98 <__aeabi_d2iz>
 800d53e:	f7f3 f811 	bl	8000564 <__aeabi_i2d>
 800d542:	4602      	mov	r2, r0
 800d544:	460b      	mov	r3, r1
 800d546:	4630      	mov	r0, r6
 800d548:	4639      	mov	r1, r7
 800d54a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800d54e:	f7f2 febb 	bl	80002c8 <__aeabi_dsub>
 800d552:	4b23      	ldr	r3, [pc, #140]	; (800d5e0 <__ieee754_rem_pio2+0x410>)
 800d554:	2200      	movs	r2, #0
 800d556:	f7f3 f86f 	bl	8000638 <__aeabi_dmul>
 800d55a:	460f      	mov	r7, r1
 800d55c:	4606      	mov	r6, r0
 800d55e:	f7f3 fb1b 	bl	8000b98 <__aeabi_d2iz>
 800d562:	f7f2 ffff 	bl	8000564 <__aeabi_i2d>
 800d566:	4602      	mov	r2, r0
 800d568:	460b      	mov	r3, r1
 800d56a:	4630      	mov	r0, r6
 800d56c:	4639      	mov	r1, r7
 800d56e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800d572:	f7f2 fea9 	bl	80002c8 <__aeabi_dsub>
 800d576:	4b1a      	ldr	r3, [pc, #104]	; (800d5e0 <__ieee754_rem_pio2+0x410>)
 800d578:	2200      	movs	r2, #0
 800d57a:	f7f3 f85d 	bl	8000638 <__aeabi_dmul>
 800d57e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800d582:	ad04      	add	r5, sp, #16
 800d584:	f04f 0803 	mov.w	r8, #3
 800d588:	46a9      	mov	r9, r5
 800d58a:	2600      	movs	r6, #0
 800d58c:	2700      	movs	r7, #0
 800d58e:	4632      	mov	r2, r6
 800d590:	463b      	mov	r3, r7
 800d592:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 800d596:	46c3      	mov	fp, r8
 800d598:	3d08      	subs	r5, #8
 800d59a:	f108 38ff 	add.w	r8, r8, #4294967295
 800d59e:	f7f3 fab3 	bl	8000b08 <__aeabi_dcmpeq>
 800d5a2:	2800      	cmp	r0, #0
 800d5a4:	d1f3      	bne.n	800d58e <__ieee754_rem_pio2+0x3be>
 800d5a6:	4b0f      	ldr	r3, [pc, #60]	; (800d5e4 <__ieee754_rem_pio2+0x414>)
 800d5a8:	9301      	str	r3, [sp, #4]
 800d5aa:	2302      	movs	r3, #2
 800d5ac:	9300      	str	r3, [sp, #0]
 800d5ae:	4622      	mov	r2, r4
 800d5b0:	465b      	mov	r3, fp
 800d5b2:	4651      	mov	r1, sl
 800d5b4:	4648      	mov	r0, r9
 800d5b6:	f000 f817 	bl	800d5e8 <__kernel_rem_pio2>
 800d5ba:	9b02      	ldr	r3, [sp, #8]
 800d5bc:	2b00      	cmp	r3, #0
 800d5be:	4683      	mov	fp, r0
 800d5c0:	f6bf ae46 	bge.w	800d250 <__ieee754_rem_pio2+0x80>
 800d5c4:	e9da 2100 	ldrd	r2, r1, [sl]
 800d5c8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d5cc:	e9ca 2300 	strd	r2, r3, [sl]
 800d5d0:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 800d5d4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d5d8:	e9ca 2302 	strd	r2, r3, [sl, #8]
 800d5dc:	e73a      	b.n	800d454 <__ieee754_rem_pio2+0x284>
 800d5de:	bf00      	nop
 800d5e0:	41700000 	.word	0x41700000
 800d5e4:	0800e820 	.word	0x0800e820

0800d5e8 <__kernel_rem_pio2>:
 800d5e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d5ec:	ed2d 8b02 	vpush	{d8}
 800d5f0:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 800d5f4:	f112 0f14 	cmn.w	r2, #20
 800d5f8:	9308      	str	r3, [sp, #32]
 800d5fa:	9101      	str	r1, [sp, #4]
 800d5fc:	4bc4      	ldr	r3, [pc, #784]	; (800d910 <__kernel_rem_pio2+0x328>)
 800d5fe:	99a6      	ldr	r1, [sp, #664]	; 0x298
 800d600:	900b      	str	r0, [sp, #44]	; 0x2c
 800d602:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800d606:	9302      	str	r3, [sp, #8]
 800d608:	9b08      	ldr	r3, [sp, #32]
 800d60a:	f103 33ff 	add.w	r3, r3, #4294967295
 800d60e:	bfa8      	it	ge
 800d610:	1ed4      	subge	r4, r2, #3
 800d612:	9306      	str	r3, [sp, #24]
 800d614:	bfb2      	itee	lt
 800d616:	2400      	movlt	r4, #0
 800d618:	2318      	movge	r3, #24
 800d61a:	fb94 f4f3 	sdivge	r4, r4, r3
 800d61e:	f06f 0317 	mvn.w	r3, #23
 800d622:	fb04 3303 	mla	r3, r4, r3, r3
 800d626:	eb03 0a02 	add.w	sl, r3, r2
 800d62a:	9b02      	ldr	r3, [sp, #8]
 800d62c:	9a06      	ldr	r2, [sp, #24]
 800d62e:	ed9f 8bb4 	vldr	d8, [pc, #720]	; 800d900 <__kernel_rem_pio2+0x318>
 800d632:	eb03 0802 	add.w	r8, r3, r2
 800d636:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 800d638:	1aa7      	subs	r7, r4, r2
 800d63a:	ae22      	add	r6, sp, #136	; 0x88
 800d63c:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800d640:	2500      	movs	r5, #0
 800d642:	4545      	cmp	r5, r8
 800d644:	dd13      	ble.n	800d66e <__kernel_rem_pio2+0x86>
 800d646:	9b08      	ldr	r3, [sp, #32]
 800d648:	ed9f 8bad 	vldr	d8, [pc, #692]	; 800d900 <__kernel_rem_pio2+0x318>
 800d64c:	aa22      	add	r2, sp, #136	; 0x88
 800d64e:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800d652:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 800d656:	f04f 0800 	mov.w	r8, #0
 800d65a:	9b02      	ldr	r3, [sp, #8]
 800d65c:	4598      	cmp	r8, r3
 800d65e:	dc2f      	bgt.n	800d6c0 <__kernel_rem_pio2+0xd8>
 800d660:	ed8d 8b04 	vstr	d8, [sp, #16]
 800d664:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
 800d668:	462f      	mov	r7, r5
 800d66a:	2600      	movs	r6, #0
 800d66c:	e01b      	b.n	800d6a6 <__kernel_rem_pio2+0xbe>
 800d66e:	42ef      	cmn	r7, r5
 800d670:	d407      	bmi.n	800d682 <__kernel_rem_pio2+0x9a>
 800d672:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800d676:	f7f2 ff75 	bl	8000564 <__aeabi_i2d>
 800d67a:	e8e6 0102 	strd	r0, r1, [r6], #8
 800d67e:	3501      	adds	r5, #1
 800d680:	e7df      	b.n	800d642 <__kernel_rem_pio2+0x5a>
 800d682:	ec51 0b18 	vmov	r0, r1, d8
 800d686:	e7f8      	b.n	800d67a <__kernel_rem_pio2+0x92>
 800d688:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d68c:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800d690:	f7f2 ffd2 	bl	8000638 <__aeabi_dmul>
 800d694:	4602      	mov	r2, r0
 800d696:	460b      	mov	r3, r1
 800d698:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d69c:	f7f2 fe16 	bl	80002cc <__adddf3>
 800d6a0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d6a4:	3601      	adds	r6, #1
 800d6a6:	9b06      	ldr	r3, [sp, #24]
 800d6a8:	429e      	cmp	r6, r3
 800d6aa:	f1a7 0708 	sub.w	r7, r7, #8
 800d6ae:	ddeb      	ble.n	800d688 <__kernel_rem_pio2+0xa0>
 800d6b0:	ed9d 7b04 	vldr	d7, [sp, #16]
 800d6b4:	f108 0801 	add.w	r8, r8, #1
 800d6b8:	ecab 7b02 	vstmia	fp!, {d7}
 800d6bc:	3508      	adds	r5, #8
 800d6be:	e7cc      	b.n	800d65a <__kernel_rem_pio2+0x72>
 800d6c0:	9b02      	ldr	r3, [sp, #8]
 800d6c2:	aa0e      	add	r2, sp, #56	; 0x38
 800d6c4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800d6c8:	930d      	str	r3, [sp, #52]	; 0x34
 800d6ca:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 800d6cc:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800d6d0:	9c02      	ldr	r4, [sp, #8]
 800d6d2:	930c      	str	r3, [sp, #48]	; 0x30
 800d6d4:	00e3      	lsls	r3, r4, #3
 800d6d6:	930a      	str	r3, [sp, #40]	; 0x28
 800d6d8:	ab9a      	add	r3, sp, #616	; 0x268
 800d6da:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800d6de:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 800d6e2:	f10d 0838 	add.w	r8, sp, #56	; 0x38
 800d6e6:	ab72      	add	r3, sp, #456	; 0x1c8
 800d6e8:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 800d6ec:	46c3      	mov	fp, r8
 800d6ee:	46a1      	mov	r9, r4
 800d6f0:	f1b9 0f00 	cmp.w	r9, #0
 800d6f4:	f1a5 0508 	sub.w	r5, r5, #8
 800d6f8:	dc77      	bgt.n	800d7ea <__kernel_rem_pio2+0x202>
 800d6fa:	ec47 6b10 	vmov	d0, r6, r7
 800d6fe:	4650      	mov	r0, sl
 800d700:	f000 fd4e 	bl	800e1a0 <scalbn>
 800d704:	ec57 6b10 	vmov	r6, r7, d0
 800d708:	2200      	movs	r2, #0
 800d70a:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800d70e:	ee10 0a10 	vmov	r0, s0
 800d712:	4639      	mov	r1, r7
 800d714:	f7f2 ff90 	bl	8000638 <__aeabi_dmul>
 800d718:	ec41 0b10 	vmov	d0, r0, r1
 800d71c:	f000 fcc0 	bl	800e0a0 <floor>
 800d720:	4b7c      	ldr	r3, [pc, #496]	; (800d914 <__kernel_rem_pio2+0x32c>)
 800d722:	ec51 0b10 	vmov	r0, r1, d0
 800d726:	2200      	movs	r2, #0
 800d728:	f7f2 ff86 	bl	8000638 <__aeabi_dmul>
 800d72c:	4602      	mov	r2, r0
 800d72e:	460b      	mov	r3, r1
 800d730:	4630      	mov	r0, r6
 800d732:	4639      	mov	r1, r7
 800d734:	f7f2 fdc8 	bl	80002c8 <__aeabi_dsub>
 800d738:	460f      	mov	r7, r1
 800d73a:	4606      	mov	r6, r0
 800d73c:	f7f3 fa2c 	bl	8000b98 <__aeabi_d2iz>
 800d740:	9004      	str	r0, [sp, #16]
 800d742:	f7f2 ff0f 	bl	8000564 <__aeabi_i2d>
 800d746:	4602      	mov	r2, r0
 800d748:	460b      	mov	r3, r1
 800d74a:	4630      	mov	r0, r6
 800d74c:	4639      	mov	r1, r7
 800d74e:	f7f2 fdbb 	bl	80002c8 <__aeabi_dsub>
 800d752:	f1ba 0f00 	cmp.w	sl, #0
 800d756:	4606      	mov	r6, r0
 800d758:	460f      	mov	r7, r1
 800d75a:	dd6d      	ble.n	800d838 <__kernel_rem_pio2+0x250>
 800d75c:	1e62      	subs	r2, r4, #1
 800d75e:	ab0e      	add	r3, sp, #56	; 0x38
 800d760:	9d04      	ldr	r5, [sp, #16]
 800d762:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800d766:	f1ca 0118 	rsb	r1, sl, #24
 800d76a:	fa40 f301 	asr.w	r3, r0, r1
 800d76e:	441d      	add	r5, r3
 800d770:	408b      	lsls	r3, r1
 800d772:	1ac0      	subs	r0, r0, r3
 800d774:	ab0e      	add	r3, sp, #56	; 0x38
 800d776:	9504      	str	r5, [sp, #16]
 800d778:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800d77c:	f1ca 0317 	rsb	r3, sl, #23
 800d780:	fa40 fb03 	asr.w	fp, r0, r3
 800d784:	f1bb 0f00 	cmp.w	fp, #0
 800d788:	dd65      	ble.n	800d856 <__kernel_rem_pio2+0x26e>
 800d78a:	9b04      	ldr	r3, [sp, #16]
 800d78c:	2200      	movs	r2, #0
 800d78e:	3301      	adds	r3, #1
 800d790:	9304      	str	r3, [sp, #16]
 800d792:	4615      	mov	r5, r2
 800d794:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800d798:	4294      	cmp	r4, r2
 800d79a:	f300 809c 	bgt.w	800d8d6 <__kernel_rem_pio2+0x2ee>
 800d79e:	f1ba 0f00 	cmp.w	sl, #0
 800d7a2:	dd07      	ble.n	800d7b4 <__kernel_rem_pio2+0x1cc>
 800d7a4:	f1ba 0f01 	cmp.w	sl, #1
 800d7a8:	f000 80c0 	beq.w	800d92c <__kernel_rem_pio2+0x344>
 800d7ac:	f1ba 0f02 	cmp.w	sl, #2
 800d7b0:	f000 80c6 	beq.w	800d940 <__kernel_rem_pio2+0x358>
 800d7b4:	f1bb 0f02 	cmp.w	fp, #2
 800d7b8:	d14d      	bne.n	800d856 <__kernel_rem_pio2+0x26e>
 800d7ba:	4632      	mov	r2, r6
 800d7bc:	463b      	mov	r3, r7
 800d7be:	4956      	ldr	r1, [pc, #344]	; (800d918 <__kernel_rem_pio2+0x330>)
 800d7c0:	2000      	movs	r0, #0
 800d7c2:	f7f2 fd81 	bl	80002c8 <__aeabi_dsub>
 800d7c6:	4606      	mov	r6, r0
 800d7c8:	460f      	mov	r7, r1
 800d7ca:	2d00      	cmp	r5, #0
 800d7cc:	d043      	beq.n	800d856 <__kernel_rem_pio2+0x26e>
 800d7ce:	4650      	mov	r0, sl
 800d7d0:	ed9f 0b4d 	vldr	d0, [pc, #308]	; 800d908 <__kernel_rem_pio2+0x320>
 800d7d4:	f000 fce4 	bl	800e1a0 <scalbn>
 800d7d8:	4630      	mov	r0, r6
 800d7da:	4639      	mov	r1, r7
 800d7dc:	ec53 2b10 	vmov	r2, r3, d0
 800d7e0:	f7f2 fd72 	bl	80002c8 <__aeabi_dsub>
 800d7e4:	4606      	mov	r6, r0
 800d7e6:	460f      	mov	r7, r1
 800d7e8:	e035      	b.n	800d856 <__kernel_rem_pio2+0x26e>
 800d7ea:	4b4c      	ldr	r3, [pc, #304]	; (800d91c <__kernel_rem_pio2+0x334>)
 800d7ec:	2200      	movs	r2, #0
 800d7ee:	4630      	mov	r0, r6
 800d7f0:	4639      	mov	r1, r7
 800d7f2:	f7f2 ff21 	bl	8000638 <__aeabi_dmul>
 800d7f6:	f7f3 f9cf 	bl	8000b98 <__aeabi_d2iz>
 800d7fa:	f7f2 feb3 	bl	8000564 <__aeabi_i2d>
 800d7fe:	4602      	mov	r2, r0
 800d800:	460b      	mov	r3, r1
 800d802:	ec43 2b18 	vmov	d8, r2, r3
 800d806:	4b46      	ldr	r3, [pc, #280]	; (800d920 <__kernel_rem_pio2+0x338>)
 800d808:	2200      	movs	r2, #0
 800d80a:	f7f2 ff15 	bl	8000638 <__aeabi_dmul>
 800d80e:	4602      	mov	r2, r0
 800d810:	460b      	mov	r3, r1
 800d812:	4630      	mov	r0, r6
 800d814:	4639      	mov	r1, r7
 800d816:	f7f2 fd57 	bl	80002c8 <__aeabi_dsub>
 800d81a:	f7f3 f9bd 	bl	8000b98 <__aeabi_d2iz>
 800d81e:	e9d5 2300 	ldrd	r2, r3, [r5]
 800d822:	f84b 0b04 	str.w	r0, [fp], #4
 800d826:	ec51 0b18 	vmov	r0, r1, d8
 800d82a:	f7f2 fd4f 	bl	80002cc <__adddf3>
 800d82e:	f109 39ff 	add.w	r9, r9, #4294967295
 800d832:	4606      	mov	r6, r0
 800d834:	460f      	mov	r7, r1
 800d836:	e75b      	b.n	800d6f0 <__kernel_rem_pio2+0x108>
 800d838:	d106      	bne.n	800d848 <__kernel_rem_pio2+0x260>
 800d83a:	1e63      	subs	r3, r4, #1
 800d83c:	aa0e      	add	r2, sp, #56	; 0x38
 800d83e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800d842:	ea4f 5be0 	mov.w	fp, r0, asr #23
 800d846:	e79d      	b.n	800d784 <__kernel_rem_pio2+0x19c>
 800d848:	4b36      	ldr	r3, [pc, #216]	; (800d924 <__kernel_rem_pio2+0x33c>)
 800d84a:	2200      	movs	r2, #0
 800d84c:	f7f3 f97a 	bl	8000b44 <__aeabi_dcmpge>
 800d850:	2800      	cmp	r0, #0
 800d852:	d13d      	bne.n	800d8d0 <__kernel_rem_pio2+0x2e8>
 800d854:	4683      	mov	fp, r0
 800d856:	2200      	movs	r2, #0
 800d858:	2300      	movs	r3, #0
 800d85a:	4630      	mov	r0, r6
 800d85c:	4639      	mov	r1, r7
 800d85e:	f7f3 f953 	bl	8000b08 <__aeabi_dcmpeq>
 800d862:	2800      	cmp	r0, #0
 800d864:	f000 80c0 	beq.w	800d9e8 <__kernel_rem_pio2+0x400>
 800d868:	1e65      	subs	r5, r4, #1
 800d86a:	462b      	mov	r3, r5
 800d86c:	2200      	movs	r2, #0
 800d86e:	9902      	ldr	r1, [sp, #8]
 800d870:	428b      	cmp	r3, r1
 800d872:	da6c      	bge.n	800d94e <__kernel_rem_pio2+0x366>
 800d874:	2a00      	cmp	r2, #0
 800d876:	f000 8089 	beq.w	800d98c <__kernel_rem_pio2+0x3a4>
 800d87a:	ab0e      	add	r3, sp, #56	; 0x38
 800d87c:	f1aa 0a18 	sub.w	sl, sl, #24
 800d880:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 800d884:	2b00      	cmp	r3, #0
 800d886:	f000 80ad 	beq.w	800d9e4 <__kernel_rem_pio2+0x3fc>
 800d88a:	4650      	mov	r0, sl
 800d88c:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 800d908 <__kernel_rem_pio2+0x320>
 800d890:	f000 fc86 	bl	800e1a0 <scalbn>
 800d894:	ab9a      	add	r3, sp, #616	; 0x268
 800d896:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800d89a:	ec57 6b10 	vmov	r6, r7, d0
 800d89e:	00ec      	lsls	r4, r5, #3
 800d8a0:	f1a3 0898 	sub.w	r8, r3, #152	; 0x98
 800d8a4:	46aa      	mov	sl, r5
 800d8a6:	f1ba 0f00 	cmp.w	sl, #0
 800d8aa:	f280 80d6 	bge.w	800da5a <__kernel_rem_pio2+0x472>
 800d8ae:	ed9f 8b14 	vldr	d8, [pc, #80]	; 800d900 <__kernel_rem_pio2+0x318>
 800d8b2:	462e      	mov	r6, r5
 800d8b4:	2e00      	cmp	r6, #0
 800d8b6:	f2c0 8104 	blt.w	800dac2 <__kernel_rem_pio2+0x4da>
 800d8ba:	ab72      	add	r3, sp, #456	; 0x1c8
 800d8bc:	ed8d 8b06 	vstr	d8, [sp, #24]
 800d8c0:	f8df a064 	ldr.w	sl, [pc, #100]	; 800d928 <__kernel_rem_pio2+0x340>
 800d8c4:	eb03 09c6 	add.w	r9, r3, r6, lsl #3
 800d8c8:	f04f 0800 	mov.w	r8, #0
 800d8cc:	1baf      	subs	r7, r5, r6
 800d8ce:	e0ea      	b.n	800daa6 <__kernel_rem_pio2+0x4be>
 800d8d0:	f04f 0b02 	mov.w	fp, #2
 800d8d4:	e759      	b.n	800d78a <__kernel_rem_pio2+0x1a2>
 800d8d6:	f8d8 3000 	ldr.w	r3, [r8]
 800d8da:	b955      	cbnz	r5, 800d8f2 <__kernel_rem_pio2+0x30a>
 800d8dc:	b123      	cbz	r3, 800d8e8 <__kernel_rem_pio2+0x300>
 800d8de:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800d8e2:	f8c8 3000 	str.w	r3, [r8]
 800d8e6:	2301      	movs	r3, #1
 800d8e8:	3201      	adds	r2, #1
 800d8ea:	f108 0804 	add.w	r8, r8, #4
 800d8ee:	461d      	mov	r5, r3
 800d8f0:	e752      	b.n	800d798 <__kernel_rem_pio2+0x1b0>
 800d8f2:	1acb      	subs	r3, r1, r3
 800d8f4:	f8c8 3000 	str.w	r3, [r8]
 800d8f8:	462b      	mov	r3, r5
 800d8fa:	e7f5      	b.n	800d8e8 <__kernel_rem_pio2+0x300>
 800d8fc:	f3af 8000 	nop.w
	...
 800d90c:	3ff00000 	.word	0x3ff00000
 800d910:	0800e968 	.word	0x0800e968
 800d914:	40200000 	.word	0x40200000
 800d918:	3ff00000 	.word	0x3ff00000
 800d91c:	3e700000 	.word	0x3e700000
 800d920:	41700000 	.word	0x41700000
 800d924:	3fe00000 	.word	0x3fe00000
 800d928:	0800e928 	.word	0x0800e928
 800d92c:	1e62      	subs	r2, r4, #1
 800d92e:	ab0e      	add	r3, sp, #56	; 0x38
 800d930:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d934:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800d938:	a90e      	add	r1, sp, #56	; 0x38
 800d93a:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800d93e:	e739      	b.n	800d7b4 <__kernel_rem_pio2+0x1cc>
 800d940:	1e62      	subs	r2, r4, #1
 800d942:	ab0e      	add	r3, sp, #56	; 0x38
 800d944:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d948:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800d94c:	e7f4      	b.n	800d938 <__kernel_rem_pio2+0x350>
 800d94e:	a90e      	add	r1, sp, #56	; 0x38
 800d950:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800d954:	3b01      	subs	r3, #1
 800d956:	430a      	orrs	r2, r1
 800d958:	e789      	b.n	800d86e <__kernel_rem_pio2+0x286>
 800d95a:	3301      	adds	r3, #1
 800d95c:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800d960:	2900      	cmp	r1, #0
 800d962:	d0fa      	beq.n	800d95a <__kernel_rem_pio2+0x372>
 800d964:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d966:	f502 721a 	add.w	r2, r2, #616	; 0x268
 800d96a:	446a      	add	r2, sp
 800d96c:	3a98      	subs	r2, #152	; 0x98
 800d96e:	920a      	str	r2, [sp, #40]	; 0x28
 800d970:	9a08      	ldr	r2, [sp, #32]
 800d972:	18e3      	adds	r3, r4, r3
 800d974:	18a5      	adds	r5, r4, r2
 800d976:	aa22      	add	r2, sp, #136	; 0x88
 800d978:	f104 0801 	add.w	r8, r4, #1
 800d97c:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 800d980:	9304      	str	r3, [sp, #16]
 800d982:	9b04      	ldr	r3, [sp, #16]
 800d984:	4543      	cmp	r3, r8
 800d986:	da04      	bge.n	800d992 <__kernel_rem_pio2+0x3aa>
 800d988:	461c      	mov	r4, r3
 800d98a:	e6a3      	b.n	800d6d4 <__kernel_rem_pio2+0xec>
 800d98c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800d98e:	2301      	movs	r3, #1
 800d990:	e7e4      	b.n	800d95c <__kernel_rem_pio2+0x374>
 800d992:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d994:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800d998:	f7f2 fde4 	bl	8000564 <__aeabi_i2d>
 800d99c:	e8e5 0102 	strd	r0, r1, [r5], #8
 800d9a0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d9a2:	46ab      	mov	fp, r5
 800d9a4:	461c      	mov	r4, r3
 800d9a6:	f04f 0900 	mov.w	r9, #0
 800d9aa:	2600      	movs	r6, #0
 800d9ac:	2700      	movs	r7, #0
 800d9ae:	9b06      	ldr	r3, [sp, #24]
 800d9b0:	4599      	cmp	r9, r3
 800d9b2:	dd06      	ble.n	800d9c2 <__kernel_rem_pio2+0x3da>
 800d9b4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d9b6:	e8e3 6702 	strd	r6, r7, [r3], #8
 800d9ba:	f108 0801 	add.w	r8, r8, #1
 800d9be:	930a      	str	r3, [sp, #40]	; 0x28
 800d9c0:	e7df      	b.n	800d982 <__kernel_rem_pio2+0x39a>
 800d9c2:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800d9c6:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800d9ca:	f7f2 fe35 	bl	8000638 <__aeabi_dmul>
 800d9ce:	4602      	mov	r2, r0
 800d9d0:	460b      	mov	r3, r1
 800d9d2:	4630      	mov	r0, r6
 800d9d4:	4639      	mov	r1, r7
 800d9d6:	f7f2 fc79 	bl	80002cc <__adddf3>
 800d9da:	f109 0901 	add.w	r9, r9, #1
 800d9de:	4606      	mov	r6, r0
 800d9e0:	460f      	mov	r7, r1
 800d9e2:	e7e4      	b.n	800d9ae <__kernel_rem_pio2+0x3c6>
 800d9e4:	3d01      	subs	r5, #1
 800d9e6:	e748      	b.n	800d87a <__kernel_rem_pio2+0x292>
 800d9e8:	ec47 6b10 	vmov	d0, r6, r7
 800d9ec:	f1ca 0000 	rsb	r0, sl, #0
 800d9f0:	f000 fbd6 	bl	800e1a0 <scalbn>
 800d9f4:	ec57 6b10 	vmov	r6, r7, d0
 800d9f8:	4ba0      	ldr	r3, [pc, #640]	; (800dc7c <__kernel_rem_pio2+0x694>)
 800d9fa:	ee10 0a10 	vmov	r0, s0
 800d9fe:	2200      	movs	r2, #0
 800da00:	4639      	mov	r1, r7
 800da02:	f7f3 f89f 	bl	8000b44 <__aeabi_dcmpge>
 800da06:	b1f8      	cbz	r0, 800da48 <__kernel_rem_pio2+0x460>
 800da08:	4b9d      	ldr	r3, [pc, #628]	; (800dc80 <__kernel_rem_pio2+0x698>)
 800da0a:	2200      	movs	r2, #0
 800da0c:	4630      	mov	r0, r6
 800da0e:	4639      	mov	r1, r7
 800da10:	f7f2 fe12 	bl	8000638 <__aeabi_dmul>
 800da14:	f7f3 f8c0 	bl	8000b98 <__aeabi_d2iz>
 800da18:	4680      	mov	r8, r0
 800da1a:	f7f2 fda3 	bl	8000564 <__aeabi_i2d>
 800da1e:	4b97      	ldr	r3, [pc, #604]	; (800dc7c <__kernel_rem_pio2+0x694>)
 800da20:	2200      	movs	r2, #0
 800da22:	f7f2 fe09 	bl	8000638 <__aeabi_dmul>
 800da26:	460b      	mov	r3, r1
 800da28:	4602      	mov	r2, r0
 800da2a:	4639      	mov	r1, r7
 800da2c:	4630      	mov	r0, r6
 800da2e:	f7f2 fc4b 	bl	80002c8 <__aeabi_dsub>
 800da32:	f7f3 f8b1 	bl	8000b98 <__aeabi_d2iz>
 800da36:	1c65      	adds	r5, r4, #1
 800da38:	ab0e      	add	r3, sp, #56	; 0x38
 800da3a:	f10a 0a18 	add.w	sl, sl, #24
 800da3e:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800da42:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 800da46:	e720      	b.n	800d88a <__kernel_rem_pio2+0x2a2>
 800da48:	4630      	mov	r0, r6
 800da4a:	4639      	mov	r1, r7
 800da4c:	f7f3 f8a4 	bl	8000b98 <__aeabi_d2iz>
 800da50:	ab0e      	add	r3, sp, #56	; 0x38
 800da52:	4625      	mov	r5, r4
 800da54:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800da58:	e717      	b.n	800d88a <__kernel_rem_pio2+0x2a2>
 800da5a:	ab0e      	add	r3, sp, #56	; 0x38
 800da5c:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 800da60:	f7f2 fd80 	bl	8000564 <__aeabi_i2d>
 800da64:	4632      	mov	r2, r6
 800da66:	463b      	mov	r3, r7
 800da68:	f7f2 fde6 	bl	8000638 <__aeabi_dmul>
 800da6c:	4b84      	ldr	r3, [pc, #528]	; (800dc80 <__kernel_rem_pio2+0x698>)
 800da6e:	e968 0102 	strd	r0, r1, [r8, #-8]!
 800da72:	2200      	movs	r2, #0
 800da74:	4630      	mov	r0, r6
 800da76:	4639      	mov	r1, r7
 800da78:	f7f2 fdde 	bl	8000638 <__aeabi_dmul>
 800da7c:	f10a 3aff 	add.w	sl, sl, #4294967295
 800da80:	4606      	mov	r6, r0
 800da82:	460f      	mov	r7, r1
 800da84:	e70f      	b.n	800d8a6 <__kernel_rem_pio2+0x2be>
 800da86:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 800da8a:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 800da8e:	f7f2 fdd3 	bl	8000638 <__aeabi_dmul>
 800da92:	4602      	mov	r2, r0
 800da94:	460b      	mov	r3, r1
 800da96:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800da9a:	f7f2 fc17 	bl	80002cc <__adddf3>
 800da9e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800daa2:	f108 0801 	add.w	r8, r8, #1
 800daa6:	9b02      	ldr	r3, [sp, #8]
 800daa8:	4598      	cmp	r8, r3
 800daaa:	dc01      	bgt.n	800dab0 <__kernel_rem_pio2+0x4c8>
 800daac:	45b8      	cmp	r8, r7
 800daae:	ddea      	ble.n	800da86 <__kernel_rem_pio2+0x49e>
 800dab0:	ed9d 7b06 	vldr	d7, [sp, #24]
 800dab4:	ab4a      	add	r3, sp, #296	; 0x128
 800dab6:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800daba:	ed87 7b00 	vstr	d7, [r7]
 800dabe:	3e01      	subs	r6, #1
 800dac0:	e6f8      	b.n	800d8b4 <__kernel_rem_pio2+0x2cc>
 800dac2:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 800dac4:	2b02      	cmp	r3, #2
 800dac6:	dc0b      	bgt.n	800dae0 <__kernel_rem_pio2+0x4f8>
 800dac8:	2b00      	cmp	r3, #0
 800daca:	dc35      	bgt.n	800db38 <__kernel_rem_pio2+0x550>
 800dacc:	d059      	beq.n	800db82 <__kernel_rem_pio2+0x59a>
 800dace:	9b04      	ldr	r3, [sp, #16]
 800dad0:	f003 0007 	and.w	r0, r3, #7
 800dad4:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 800dad8:	ecbd 8b02 	vpop	{d8}
 800dadc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dae0:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 800dae2:	2b03      	cmp	r3, #3
 800dae4:	d1f3      	bne.n	800dace <__kernel_rem_pio2+0x4e6>
 800dae6:	ab4a      	add	r3, sp, #296	; 0x128
 800dae8:	4423      	add	r3, r4
 800daea:	9306      	str	r3, [sp, #24]
 800daec:	461c      	mov	r4, r3
 800daee:	469a      	mov	sl, r3
 800daf0:	9502      	str	r5, [sp, #8]
 800daf2:	9b02      	ldr	r3, [sp, #8]
 800daf4:	2b00      	cmp	r3, #0
 800daf6:	f1aa 0a08 	sub.w	sl, sl, #8
 800dafa:	dc6b      	bgt.n	800dbd4 <__kernel_rem_pio2+0x5ec>
 800dafc:	46aa      	mov	sl, r5
 800dafe:	f1ba 0f01 	cmp.w	sl, #1
 800db02:	f1a4 0408 	sub.w	r4, r4, #8
 800db06:	f300 8085 	bgt.w	800dc14 <__kernel_rem_pio2+0x62c>
 800db0a:	9c06      	ldr	r4, [sp, #24]
 800db0c:	2000      	movs	r0, #0
 800db0e:	3408      	adds	r4, #8
 800db10:	2100      	movs	r1, #0
 800db12:	2d01      	cmp	r5, #1
 800db14:	f300 809d 	bgt.w	800dc52 <__kernel_rem_pio2+0x66a>
 800db18:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 800db1c:	e9dd 784c 	ldrd	r7, r8, [sp, #304]	; 0x130
 800db20:	f1bb 0f00 	cmp.w	fp, #0
 800db24:	f040 809b 	bne.w	800dc5e <__kernel_rem_pio2+0x676>
 800db28:	9b01      	ldr	r3, [sp, #4]
 800db2a:	e9c3 5600 	strd	r5, r6, [r3]
 800db2e:	e9c3 7802 	strd	r7, r8, [r3, #8]
 800db32:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800db36:	e7ca      	b.n	800dace <__kernel_rem_pio2+0x4e6>
 800db38:	3408      	adds	r4, #8
 800db3a:	ab4a      	add	r3, sp, #296	; 0x128
 800db3c:	441c      	add	r4, r3
 800db3e:	462e      	mov	r6, r5
 800db40:	2000      	movs	r0, #0
 800db42:	2100      	movs	r1, #0
 800db44:	2e00      	cmp	r6, #0
 800db46:	da36      	bge.n	800dbb6 <__kernel_rem_pio2+0x5ce>
 800db48:	f1bb 0f00 	cmp.w	fp, #0
 800db4c:	d039      	beq.n	800dbc2 <__kernel_rem_pio2+0x5da>
 800db4e:	4602      	mov	r2, r0
 800db50:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800db54:	9c01      	ldr	r4, [sp, #4]
 800db56:	e9c4 2300 	strd	r2, r3, [r4]
 800db5a:	4602      	mov	r2, r0
 800db5c:	460b      	mov	r3, r1
 800db5e:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 800db62:	f7f2 fbb1 	bl	80002c8 <__aeabi_dsub>
 800db66:	ae4c      	add	r6, sp, #304	; 0x130
 800db68:	2401      	movs	r4, #1
 800db6a:	42a5      	cmp	r5, r4
 800db6c:	da2c      	bge.n	800dbc8 <__kernel_rem_pio2+0x5e0>
 800db6e:	f1bb 0f00 	cmp.w	fp, #0
 800db72:	d002      	beq.n	800db7a <__kernel_rem_pio2+0x592>
 800db74:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800db78:	4619      	mov	r1, r3
 800db7a:	9b01      	ldr	r3, [sp, #4]
 800db7c:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800db80:	e7a5      	b.n	800dace <__kernel_rem_pio2+0x4e6>
 800db82:	f504 731a 	add.w	r3, r4, #616	; 0x268
 800db86:	eb0d 0403 	add.w	r4, sp, r3
 800db8a:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 800db8e:	2000      	movs	r0, #0
 800db90:	2100      	movs	r1, #0
 800db92:	2d00      	cmp	r5, #0
 800db94:	da09      	bge.n	800dbaa <__kernel_rem_pio2+0x5c2>
 800db96:	f1bb 0f00 	cmp.w	fp, #0
 800db9a:	d002      	beq.n	800dba2 <__kernel_rem_pio2+0x5ba>
 800db9c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800dba0:	4619      	mov	r1, r3
 800dba2:	9b01      	ldr	r3, [sp, #4]
 800dba4:	e9c3 0100 	strd	r0, r1, [r3]
 800dba8:	e791      	b.n	800dace <__kernel_rem_pio2+0x4e6>
 800dbaa:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800dbae:	f7f2 fb8d 	bl	80002cc <__adddf3>
 800dbb2:	3d01      	subs	r5, #1
 800dbb4:	e7ed      	b.n	800db92 <__kernel_rem_pio2+0x5aa>
 800dbb6:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800dbba:	f7f2 fb87 	bl	80002cc <__adddf3>
 800dbbe:	3e01      	subs	r6, #1
 800dbc0:	e7c0      	b.n	800db44 <__kernel_rem_pio2+0x55c>
 800dbc2:	4602      	mov	r2, r0
 800dbc4:	460b      	mov	r3, r1
 800dbc6:	e7c5      	b.n	800db54 <__kernel_rem_pio2+0x56c>
 800dbc8:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 800dbcc:	f7f2 fb7e 	bl	80002cc <__adddf3>
 800dbd0:	3401      	adds	r4, #1
 800dbd2:	e7ca      	b.n	800db6a <__kernel_rem_pio2+0x582>
 800dbd4:	e9da 8900 	ldrd	r8, r9, [sl]
 800dbd8:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 800dbdc:	9b02      	ldr	r3, [sp, #8]
 800dbde:	3b01      	subs	r3, #1
 800dbe0:	9302      	str	r3, [sp, #8]
 800dbe2:	4632      	mov	r2, r6
 800dbe4:	463b      	mov	r3, r7
 800dbe6:	4640      	mov	r0, r8
 800dbe8:	4649      	mov	r1, r9
 800dbea:	f7f2 fb6f 	bl	80002cc <__adddf3>
 800dbee:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800dbf2:	4602      	mov	r2, r0
 800dbf4:	460b      	mov	r3, r1
 800dbf6:	4640      	mov	r0, r8
 800dbf8:	4649      	mov	r1, r9
 800dbfa:	f7f2 fb65 	bl	80002c8 <__aeabi_dsub>
 800dbfe:	4632      	mov	r2, r6
 800dc00:	463b      	mov	r3, r7
 800dc02:	f7f2 fb63 	bl	80002cc <__adddf3>
 800dc06:	ed9d 7b08 	vldr	d7, [sp, #32]
 800dc0a:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800dc0e:	ed8a 7b00 	vstr	d7, [sl]
 800dc12:	e76e      	b.n	800daf2 <__kernel_rem_pio2+0x50a>
 800dc14:	e9d4 8900 	ldrd	r8, r9, [r4]
 800dc18:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 800dc1c:	4640      	mov	r0, r8
 800dc1e:	4632      	mov	r2, r6
 800dc20:	463b      	mov	r3, r7
 800dc22:	4649      	mov	r1, r9
 800dc24:	f7f2 fb52 	bl	80002cc <__adddf3>
 800dc28:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800dc2c:	4602      	mov	r2, r0
 800dc2e:	460b      	mov	r3, r1
 800dc30:	4640      	mov	r0, r8
 800dc32:	4649      	mov	r1, r9
 800dc34:	f7f2 fb48 	bl	80002c8 <__aeabi_dsub>
 800dc38:	4632      	mov	r2, r6
 800dc3a:	463b      	mov	r3, r7
 800dc3c:	f7f2 fb46 	bl	80002cc <__adddf3>
 800dc40:	ed9d 7b02 	vldr	d7, [sp, #8]
 800dc44:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800dc48:	ed84 7b00 	vstr	d7, [r4]
 800dc4c:	f10a 3aff 	add.w	sl, sl, #4294967295
 800dc50:	e755      	b.n	800dafe <__kernel_rem_pio2+0x516>
 800dc52:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800dc56:	f7f2 fb39 	bl	80002cc <__adddf3>
 800dc5a:	3d01      	subs	r5, #1
 800dc5c:	e759      	b.n	800db12 <__kernel_rem_pio2+0x52a>
 800dc5e:	9b01      	ldr	r3, [sp, #4]
 800dc60:	9a01      	ldr	r2, [sp, #4]
 800dc62:	601d      	str	r5, [r3, #0]
 800dc64:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 800dc68:	605c      	str	r4, [r3, #4]
 800dc6a:	609f      	str	r7, [r3, #8]
 800dc6c:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 800dc70:	60d3      	str	r3, [r2, #12]
 800dc72:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800dc76:	6110      	str	r0, [r2, #16]
 800dc78:	6153      	str	r3, [r2, #20]
 800dc7a:	e728      	b.n	800dace <__kernel_rem_pio2+0x4e6>
 800dc7c:	41700000 	.word	0x41700000
 800dc80:	3e700000 	.word	0x3e700000
 800dc84:	00000000 	.word	0x00000000

0800dc88 <__kernel_tan>:
 800dc88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc8c:	ed2d 8b06 	vpush	{d8-d10}
 800dc90:	ec5b ab10 	vmov	sl, fp, d0
 800dc94:	4be0      	ldr	r3, [pc, #896]	; (800e018 <__kernel_tan+0x390>)
 800dc96:	b083      	sub	sp, #12
 800dc98:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
 800dc9c:	429f      	cmp	r7, r3
 800dc9e:	ec59 8b11 	vmov	r8, r9, d1
 800dca2:	4606      	mov	r6, r0
 800dca4:	f8cd b000 	str.w	fp, [sp]
 800dca8:	dc61      	bgt.n	800dd6e <__kernel_tan+0xe6>
 800dcaa:	ee10 0a10 	vmov	r0, s0
 800dcae:	4659      	mov	r1, fp
 800dcb0:	f7f2 ff72 	bl	8000b98 <__aeabi_d2iz>
 800dcb4:	4605      	mov	r5, r0
 800dcb6:	2800      	cmp	r0, #0
 800dcb8:	f040 8083 	bne.w	800ddc2 <__kernel_tan+0x13a>
 800dcbc:	1c73      	adds	r3, r6, #1
 800dcbe:	4652      	mov	r2, sl
 800dcc0:	4313      	orrs	r3, r2
 800dcc2:	433b      	orrs	r3, r7
 800dcc4:	d112      	bne.n	800dcec <__kernel_tan+0x64>
 800dcc6:	ec4b ab10 	vmov	d0, sl, fp
 800dcca:	f7ff fa41 	bl	800d150 <fabs>
 800dcce:	49d3      	ldr	r1, [pc, #844]	; (800e01c <__kernel_tan+0x394>)
 800dcd0:	ec53 2b10 	vmov	r2, r3, d0
 800dcd4:	2000      	movs	r0, #0
 800dcd6:	f7f2 fdd9 	bl	800088c <__aeabi_ddiv>
 800dcda:	4682      	mov	sl, r0
 800dcdc:	468b      	mov	fp, r1
 800dcde:	ec4b ab10 	vmov	d0, sl, fp
 800dce2:	b003      	add	sp, #12
 800dce4:	ecbd 8b06 	vpop	{d8-d10}
 800dce8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dcec:	2e01      	cmp	r6, #1
 800dcee:	d0f6      	beq.n	800dcde <__kernel_tan+0x56>
 800dcf0:	4642      	mov	r2, r8
 800dcf2:	464b      	mov	r3, r9
 800dcf4:	4650      	mov	r0, sl
 800dcf6:	4659      	mov	r1, fp
 800dcf8:	f7f2 fae8 	bl	80002cc <__adddf3>
 800dcfc:	4602      	mov	r2, r0
 800dcfe:	460b      	mov	r3, r1
 800dd00:	460f      	mov	r7, r1
 800dd02:	2000      	movs	r0, #0
 800dd04:	49c6      	ldr	r1, [pc, #792]	; (800e020 <__kernel_tan+0x398>)
 800dd06:	f7f2 fdc1 	bl	800088c <__aeabi_ddiv>
 800dd0a:	e9cd 0100 	strd	r0, r1, [sp]
 800dd0e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800dd12:	462e      	mov	r6, r5
 800dd14:	4652      	mov	r2, sl
 800dd16:	462c      	mov	r4, r5
 800dd18:	4630      	mov	r0, r6
 800dd1a:	461d      	mov	r5, r3
 800dd1c:	4639      	mov	r1, r7
 800dd1e:	465b      	mov	r3, fp
 800dd20:	f7f2 fad2 	bl	80002c8 <__aeabi_dsub>
 800dd24:	4602      	mov	r2, r0
 800dd26:	460b      	mov	r3, r1
 800dd28:	4640      	mov	r0, r8
 800dd2a:	4649      	mov	r1, r9
 800dd2c:	f7f2 facc 	bl	80002c8 <__aeabi_dsub>
 800dd30:	4632      	mov	r2, r6
 800dd32:	462b      	mov	r3, r5
 800dd34:	f7f2 fc80 	bl	8000638 <__aeabi_dmul>
 800dd38:	4632      	mov	r2, r6
 800dd3a:	4680      	mov	r8, r0
 800dd3c:	4689      	mov	r9, r1
 800dd3e:	462b      	mov	r3, r5
 800dd40:	4630      	mov	r0, r6
 800dd42:	4639      	mov	r1, r7
 800dd44:	f7f2 fc78 	bl	8000638 <__aeabi_dmul>
 800dd48:	4bb4      	ldr	r3, [pc, #720]	; (800e01c <__kernel_tan+0x394>)
 800dd4a:	2200      	movs	r2, #0
 800dd4c:	f7f2 fabe 	bl	80002cc <__adddf3>
 800dd50:	4602      	mov	r2, r0
 800dd52:	460b      	mov	r3, r1
 800dd54:	4640      	mov	r0, r8
 800dd56:	4649      	mov	r1, r9
 800dd58:	f7f2 fab8 	bl	80002cc <__adddf3>
 800dd5c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800dd60:	f7f2 fc6a 	bl	8000638 <__aeabi_dmul>
 800dd64:	4622      	mov	r2, r4
 800dd66:	462b      	mov	r3, r5
 800dd68:	f7f2 fab0 	bl	80002cc <__adddf3>
 800dd6c:	e7b5      	b.n	800dcda <__kernel_tan+0x52>
 800dd6e:	4bad      	ldr	r3, [pc, #692]	; (800e024 <__kernel_tan+0x39c>)
 800dd70:	429f      	cmp	r7, r3
 800dd72:	dd26      	ble.n	800ddc2 <__kernel_tan+0x13a>
 800dd74:	9b00      	ldr	r3, [sp, #0]
 800dd76:	2b00      	cmp	r3, #0
 800dd78:	da09      	bge.n	800dd8e <__kernel_tan+0x106>
 800dd7a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800dd7e:	469b      	mov	fp, r3
 800dd80:	ee10 aa10 	vmov	sl, s0
 800dd84:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800dd88:	ee11 8a10 	vmov	r8, s2
 800dd8c:	4699      	mov	r9, r3
 800dd8e:	4652      	mov	r2, sl
 800dd90:	465b      	mov	r3, fp
 800dd92:	a183      	add	r1, pc, #524	; (adr r1, 800dfa0 <__kernel_tan+0x318>)
 800dd94:	e9d1 0100 	ldrd	r0, r1, [r1]
 800dd98:	f7f2 fa96 	bl	80002c8 <__aeabi_dsub>
 800dd9c:	4642      	mov	r2, r8
 800dd9e:	464b      	mov	r3, r9
 800dda0:	4604      	mov	r4, r0
 800dda2:	460d      	mov	r5, r1
 800dda4:	a180      	add	r1, pc, #512	; (adr r1, 800dfa8 <__kernel_tan+0x320>)
 800dda6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ddaa:	f7f2 fa8d 	bl	80002c8 <__aeabi_dsub>
 800ddae:	4622      	mov	r2, r4
 800ddb0:	462b      	mov	r3, r5
 800ddb2:	f7f2 fa8b 	bl	80002cc <__adddf3>
 800ddb6:	f04f 0800 	mov.w	r8, #0
 800ddba:	4682      	mov	sl, r0
 800ddbc:	468b      	mov	fp, r1
 800ddbe:	f04f 0900 	mov.w	r9, #0
 800ddc2:	4652      	mov	r2, sl
 800ddc4:	465b      	mov	r3, fp
 800ddc6:	4650      	mov	r0, sl
 800ddc8:	4659      	mov	r1, fp
 800ddca:	f7f2 fc35 	bl	8000638 <__aeabi_dmul>
 800ddce:	4602      	mov	r2, r0
 800ddd0:	460b      	mov	r3, r1
 800ddd2:	ec43 2b18 	vmov	d8, r2, r3
 800ddd6:	f7f2 fc2f 	bl	8000638 <__aeabi_dmul>
 800ddda:	ec53 2b18 	vmov	r2, r3, d8
 800ddde:	4604      	mov	r4, r0
 800dde0:	460d      	mov	r5, r1
 800dde2:	4650      	mov	r0, sl
 800dde4:	4659      	mov	r1, fp
 800dde6:	f7f2 fc27 	bl	8000638 <__aeabi_dmul>
 800ddea:	a371      	add	r3, pc, #452	; (adr r3, 800dfb0 <__kernel_tan+0x328>)
 800ddec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ddf0:	ec41 0b19 	vmov	d9, r0, r1
 800ddf4:	4620      	mov	r0, r4
 800ddf6:	4629      	mov	r1, r5
 800ddf8:	f7f2 fc1e 	bl	8000638 <__aeabi_dmul>
 800ddfc:	a36e      	add	r3, pc, #440	; (adr r3, 800dfb8 <__kernel_tan+0x330>)
 800ddfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de02:	f7f2 fa63 	bl	80002cc <__adddf3>
 800de06:	4622      	mov	r2, r4
 800de08:	462b      	mov	r3, r5
 800de0a:	f7f2 fc15 	bl	8000638 <__aeabi_dmul>
 800de0e:	a36c      	add	r3, pc, #432	; (adr r3, 800dfc0 <__kernel_tan+0x338>)
 800de10:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de14:	f7f2 fa5a 	bl	80002cc <__adddf3>
 800de18:	4622      	mov	r2, r4
 800de1a:	462b      	mov	r3, r5
 800de1c:	f7f2 fc0c 	bl	8000638 <__aeabi_dmul>
 800de20:	a369      	add	r3, pc, #420	; (adr r3, 800dfc8 <__kernel_tan+0x340>)
 800de22:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de26:	f7f2 fa51 	bl	80002cc <__adddf3>
 800de2a:	4622      	mov	r2, r4
 800de2c:	462b      	mov	r3, r5
 800de2e:	f7f2 fc03 	bl	8000638 <__aeabi_dmul>
 800de32:	a367      	add	r3, pc, #412	; (adr r3, 800dfd0 <__kernel_tan+0x348>)
 800de34:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de38:	f7f2 fa48 	bl	80002cc <__adddf3>
 800de3c:	4622      	mov	r2, r4
 800de3e:	462b      	mov	r3, r5
 800de40:	f7f2 fbfa 	bl	8000638 <__aeabi_dmul>
 800de44:	a364      	add	r3, pc, #400	; (adr r3, 800dfd8 <__kernel_tan+0x350>)
 800de46:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de4a:	f7f2 fa3f 	bl	80002cc <__adddf3>
 800de4e:	ec53 2b18 	vmov	r2, r3, d8
 800de52:	f7f2 fbf1 	bl	8000638 <__aeabi_dmul>
 800de56:	a362      	add	r3, pc, #392	; (adr r3, 800dfe0 <__kernel_tan+0x358>)
 800de58:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de5c:	ec41 0b1a 	vmov	d10, r0, r1
 800de60:	4620      	mov	r0, r4
 800de62:	4629      	mov	r1, r5
 800de64:	f7f2 fbe8 	bl	8000638 <__aeabi_dmul>
 800de68:	a35f      	add	r3, pc, #380	; (adr r3, 800dfe8 <__kernel_tan+0x360>)
 800de6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de6e:	f7f2 fa2d 	bl	80002cc <__adddf3>
 800de72:	4622      	mov	r2, r4
 800de74:	462b      	mov	r3, r5
 800de76:	f7f2 fbdf 	bl	8000638 <__aeabi_dmul>
 800de7a:	a35d      	add	r3, pc, #372	; (adr r3, 800dff0 <__kernel_tan+0x368>)
 800de7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de80:	f7f2 fa24 	bl	80002cc <__adddf3>
 800de84:	4622      	mov	r2, r4
 800de86:	462b      	mov	r3, r5
 800de88:	f7f2 fbd6 	bl	8000638 <__aeabi_dmul>
 800de8c:	a35a      	add	r3, pc, #360	; (adr r3, 800dff8 <__kernel_tan+0x370>)
 800de8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de92:	f7f2 fa1b 	bl	80002cc <__adddf3>
 800de96:	4622      	mov	r2, r4
 800de98:	462b      	mov	r3, r5
 800de9a:	f7f2 fbcd 	bl	8000638 <__aeabi_dmul>
 800de9e:	a358      	add	r3, pc, #352	; (adr r3, 800e000 <__kernel_tan+0x378>)
 800dea0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dea4:	f7f2 fa12 	bl	80002cc <__adddf3>
 800dea8:	4622      	mov	r2, r4
 800deaa:	462b      	mov	r3, r5
 800deac:	f7f2 fbc4 	bl	8000638 <__aeabi_dmul>
 800deb0:	a355      	add	r3, pc, #340	; (adr r3, 800e008 <__kernel_tan+0x380>)
 800deb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800deb6:	f7f2 fa09 	bl	80002cc <__adddf3>
 800deba:	4602      	mov	r2, r0
 800debc:	460b      	mov	r3, r1
 800debe:	ec51 0b1a 	vmov	r0, r1, d10
 800dec2:	f7f2 fa03 	bl	80002cc <__adddf3>
 800dec6:	ec53 2b19 	vmov	r2, r3, d9
 800deca:	f7f2 fbb5 	bl	8000638 <__aeabi_dmul>
 800dece:	4642      	mov	r2, r8
 800ded0:	464b      	mov	r3, r9
 800ded2:	f7f2 f9fb 	bl	80002cc <__adddf3>
 800ded6:	ec53 2b18 	vmov	r2, r3, d8
 800deda:	f7f2 fbad 	bl	8000638 <__aeabi_dmul>
 800dede:	4642      	mov	r2, r8
 800dee0:	464b      	mov	r3, r9
 800dee2:	f7f2 f9f3 	bl	80002cc <__adddf3>
 800dee6:	a34a      	add	r3, pc, #296	; (adr r3, 800e010 <__kernel_tan+0x388>)
 800dee8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800deec:	4604      	mov	r4, r0
 800deee:	460d      	mov	r5, r1
 800def0:	ec51 0b19 	vmov	r0, r1, d9
 800def4:	f7f2 fba0 	bl	8000638 <__aeabi_dmul>
 800def8:	4622      	mov	r2, r4
 800defa:	462b      	mov	r3, r5
 800defc:	f7f2 f9e6 	bl	80002cc <__adddf3>
 800df00:	460b      	mov	r3, r1
 800df02:	ec41 0b18 	vmov	d8, r0, r1
 800df06:	4602      	mov	r2, r0
 800df08:	4659      	mov	r1, fp
 800df0a:	4650      	mov	r0, sl
 800df0c:	f7f2 f9de 	bl	80002cc <__adddf3>
 800df10:	4b44      	ldr	r3, [pc, #272]	; (800e024 <__kernel_tan+0x39c>)
 800df12:	429f      	cmp	r7, r3
 800df14:	4604      	mov	r4, r0
 800df16:	460d      	mov	r5, r1
 800df18:	f340 8086 	ble.w	800e028 <__kernel_tan+0x3a0>
 800df1c:	4630      	mov	r0, r6
 800df1e:	f7f2 fb21 	bl	8000564 <__aeabi_i2d>
 800df22:	4622      	mov	r2, r4
 800df24:	4680      	mov	r8, r0
 800df26:	4689      	mov	r9, r1
 800df28:	462b      	mov	r3, r5
 800df2a:	4620      	mov	r0, r4
 800df2c:	4629      	mov	r1, r5
 800df2e:	f7f2 fb83 	bl	8000638 <__aeabi_dmul>
 800df32:	4642      	mov	r2, r8
 800df34:	4606      	mov	r6, r0
 800df36:	460f      	mov	r7, r1
 800df38:	464b      	mov	r3, r9
 800df3a:	4620      	mov	r0, r4
 800df3c:	4629      	mov	r1, r5
 800df3e:	f7f2 f9c5 	bl	80002cc <__adddf3>
 800df42:	4602      	mov	r2, r0
 800df44:	460b      	mov	r3, r1
 800df46:	4630      	mov	r0, r6
 800df48:	4639      	mov	r1, r7
 800df4a:	f7f2 fc9f 	bl	800088c <__aeabi_ddiv>
 800df4e:	ec53 2b18 	vmov	r2, r3, d8
 800df52:	f7f2 f9b9 	bl	80002c8 <__aeabi_dsub>
 800df56:	4602      	mov	r2, r0
 800df58:	460b      	mov	r3, r1
 800df5a:	4650      	mov	r0, sl
 800df5c:	4659      	mov	r1, fp
 800df5e:	f7f2 f9b3 	bl	80002c8 <__aeabi_dsub>
 800df62:	4602      	mov	r2, r0
 800df64:	460b      	mov	r3, r1
 800df66:	f7f2 f9b1 	bl	80002cc <__adddf3>
 800df6a:	4602      	mov	r2, r0
 800df6c:	460b      	mov	r3, r1
 800df6e:	4640      	mov	r0, r8
 800df70:	4649      	mov	r1, r9
 800df72:	f7f2 f9a9 	bl	80002c8 <__aeabi_dsub>
 800df76:	9b00      	ldr	r3, [sp, #0]
 800df78:	ea4f 7aa3 	mov.w	sl, r3, asr #30
 800df7c:	f00a 0a02 	and.w	sl, sl, #2
 800df80:	4604      	mov	r4, r0
 800df82:	f1ca 0001 	rsb	r0, sl, #1
 800df86:	460d      	mov	r5, r1
 800df88:	f7f2 faec 	bl	8000564 <__aeabi_i2d>
 800df8c:	4602      	mov	r2, r0
 800df8e:	460b      	mov	r3, r1
 800df90:	4620      	mov	r0, r4
 800df92:	4629      	mov	r1, r5
 800df94:	f7f2 fb50 	bl	8000638 <__aeabi_dmul>
 800df98:	e69f      	b.n	800dcda <__kernel_tan+0x52>
 800df9a:	bf00      	nop
 800df9c:	f3af 8000 	nop.w
 800dfa0:	54442d18 	.word	0x54442d18
 800dfa4:	3fe921fb 	.word	0x3fe921fb
 800dfa8:	33145c07 	.word	0x33145c07
 800dfac:	3c81a626 	.word	0x3c81a626
 800dfb0:	74bf7ad4 	.word	0x74bf7ad4
 800dfb4:	3efb2a70 	.word	0x3efb2a70
 800dfb8:	32f0a7e9 	.word	0x32f0a7e9
 800dfbc:	3f12b80f 	.word	0x3f12b80f
 800dfc0:	1a8d1068 	.word	0x1a8d1068
 800dfc4:	3f3026f7 	.word	0x3f3026f7
 800dfc8:	fee08315 	.word	0xfee08315
 800dfcc:	3f57dbc8 	.word	0x3f57dbc8
 800dfd0:	e96e8493 	.word	0xe96e8493
 800dfd4:	3f8226e3 	.word	0x3f8226e3
 800dfd8:	1bb341fe 	.word	0x1bb341fe
 800dfdc:	3faba1ba 	.word	0x3faba1ba
 800dfe0:	db605373 	.word	0xdb605373
 800dfe4:	bef375cb 	.word	0xbef375cb
 800dfe8:	a03792a6 	.word	0xa03792a6
 800dfec:	3f147e88 	.word	0x3f147e88
 800dff0:	f2f26501 	.word	0xf2f26501
 800dff4:	3f4344d8 	.word	0x3f4344d8
 800dff8:	c9560328 	.word	0xc9560328
 800dffc:	3f6d6d22 	.word	0x3f6d6d22
 800e000:	8406d637 	.word	0x8406d637
 800e004:	3f9664f4 	.word	0x3f9664f4
 800e008:	1110fe7a 	.word	0x1110fe7a
 800e00c:	3fc11111 	.word	0x3fc11111
 800e010:	55555563 	.word	0x55555563
 800e014:	3fd55555 	.word	0x3fd55555
 800e018:	3e2fffff 	.word	0x3e2fffff
 800e01c:	3ff00000 	.word	0x3ff00000
 800e020:	bff00000 	.word	0xbff00000
 800e024:	3fe59427 	.word	0x3fe59427
 800e028:	2e01      	cmp	r6, #1
 800e02a:	d02f      	beq.n	800e08c <__kernel_tan+0x404>
 800e02c:	460f      	mov	r7, r1
 800e02e:	4602      	mov	r2, r0
 800e030:	460b      	mov	r3, r1
 800e032:	4689      	mov	r9, r1
 800e034:	2000      	movs	r0, #0
 800e036:	4917      	ldr	r1, [pc, #92]	; (800e094 <__kernel_tan+0x40c>)
 800e038:	f7f2 fc28 	bl	800088c <__aeabi_ddiv>
 800e03c:	2600      	movs	r6, #0
 800e03e:	e9cd 0100 	strd	r0, r1, [sp]
 800e042:	4652      	mov	r2, sl
 800e044:	465b      	mov	r3, fp
 800e046:	4630      	mov	r0, r6
 800e048:	4639      	mov	r1, r7
 800e04a:	f7f2 f93d 	bl	80002c8 <__aeabi_dsub>
 800e04e:	e9dd 4500 	ldrd	r4, r5, [sp]
 800e052:	4602      	mov	r2, r0
 800e054:	460b      	mov	r3, r1
 800e056:	ec51 0b18 	vmov	r0, r1, d8
 800e05a:	f7f2 f935 	bl	80002c8 <__aeabi_dsub>
 800e05e:	4632      	mov	r2, r6
 800e060:	462b      	mov	r3, r5
 800e062:	f7f2 fae9 	bl	8000638 <__aeabi_dmul>
 800e066:	46b0      	mov	r8, r6
 800e068:	460f      	mov	r7, r1
 800e06a:	4642      	mov	r2, r8
 800e06c:	462b      	mov	r3, r5
 800e06e:	4634      	mov	r4, r6
 800e070:	4649      	mov	r1, r9
 800e072:	4606      	mov	r6, r0
 800e074:	4640      	mov	r0, r8
 800e076:	f7f2 fadf 	bl	8000638 <__aeabi_dmul>
 800e07a:	4b07      	ldr	r3, [pc, #28]	; (800e098 <__kernel_tan+0x410>)
 800e07c:	2200      	movs	r2, #0
 800e07e:	f7f2 f925 	bl	80002cc <__adddf3>
 800e082:	4602      	mov	r2, r0
 800e084:	460b      	mov	r3, r1
 800e086:	4630      	mov	r0, r6
 800e088:	4639      	mov	r1, r7
 800e08a:	e665      	b.n	800dd58 <__kernel_tan+0xd0>
 800e08c:	4682      	mov	sl, r0
 800e08e:	468b      	mov	fp, r1
 800e090:	e625      	b.n	800dcde <__kernel_tan+0x56>
 800e092:	bf00      	nop
 800e094:	bff00000 	.word	0xbff00000
 800e098:	3ff00000 	.word	0x3ff00000
 800e09c:	00000000 	.word	0x00000000

0800e0a0 <floor>:
 800e0a0:	ec51 0b10 	vmov	r0, r1, d0
 800e0a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e0a8:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800e0ac:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 800e0b0:	2e13      	cmp	r6, #19
 800e0b2:	ee10 5a10 	vmov	r5, s0
 800e0b6:	ee10 8a10 	vmov	r8, s0
 800e0ba:	460c      	mov	r4, r1
 800e0bc:	dc32      	bgt.n	800e124 <floor+0x84>
 800e0be:	2e00      	cmp	r6, #0
 800e0c0:	da14      	bge.n	800e0ec <floor+0x4c>
 800e0c2:	a333      	add	r3, pc, #204	; (adr r3, 800e190 <floor+0xf0>)
 800e0c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e0c8:	f7f2 f900 	bl	80002cc <__adddf3>
 800e0cc:	2200      	movs	r2, #0
 800e0ce:	2300      	movs	r3, #0
 800e0d0:	f7f2 fd42 	bl	8000b58 <__aeabi_dcmpgt>
 800e0d4:	b138      	cbz	r0, 800e0e6 <floor+0x46>
 800e0d6:	2c00      	cmp	r4, #0
 800e0d8:	da57      	bge.n	800e18a <floor+0xea>
 800e0da:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800e0de:	431d      	orrs	r5, r3
 800e0e0:	d001      	beq.n	800e0e6 <floor+0x46>
 800e0e2:	4c2d      	ldr	r4, [pc, #180]	; (800e198 <floor+0xf8>)
 800e0e4:	2500      	movs	r5, #0
 800e0e6:	4621      	mov	r1, r4
 800e0e8:	4628      	mov	r0, r5
 800e0ea:	e025      	b.n	800e138 <floor+0x98>
 800e0ec:	4f2b      	ldr	r7, [pc, #172]	; (800e19c <floor+0xfc>)
 800e0ee:	4137      	asrs	r7, r6
 800e0f0:	ea01 0307 	and.w	r3, r1, r7
 800e0f4:	4303      	orrs	r3, r0
 800e0f6:	d01f      	beq.n	800e138 <floor+0x98>
 800e0f8:	a325      	add	r3, pc, #148	; (adr r3, 800e190 <floor+0xf0>)
 800e0fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e0fe:	f7f2 f8e5 	bl	80002cc <__adddf3>
 800e102:	2200      	movs	r2, #0
 800e104:	2300      	movs	r3, #0
 800e106:	f7f2 fd27 	bl	8000b58 <__aeabi_dcmpgt>
 800e10a:	2800      	cmp	r0, #0
 800e10c:	d0eb      	beq.n	800e0e6 <floor+0x46>
 800e10e:	2c00      	cmp	r4, #0
 800e110:	bfbe      	ittt	lt
 800e112:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800e116:	fa43 f606 	asrlt.w	r6, r3, r6
 800e11a:	19a4      	addlt	r4, r4, r6
 800e11c:	ea24 0407 	bic.w	r4, r4, r7
 800e120:	2500      	movs	r5, #0
 800e122:	e7e0      	b.n	800e0e6 <floor+0x46>
 800e124:	2e33      	cmp	r6, #51	; 0x33
 800e126:	dd0b      	ble.n	800e140 <floor+0xa0>
 800e128:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800e12c:	d104      	bne.n	800e138 <floor+0x98>
 800e12e:	ee10 2a10 	vmov	r2, s0
 800e132:	460b      	mov	r3, r1
 800e134:	f7f2 f8ca 	bl	80002cc <__adddf3>
 800e138:	ec41 0b10 	vmov	d0, r0, r1
 800e13c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e140:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800e144:	f04f 33ff 	mov.w	r3, #4294967295
 800e148:	fa23 f707 	lsr.w	r7, r3, r7
 800e14c:	4207      	tst	r7, r0
 800e14e:	d0f3      	beq.n	800e138 <floor+0x98>
 800e150:	a30f      	add	r3, pc, #60	; (adr r3, 800e190 <floor+0xf0>)
 800e152:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e156:	f7f2 f8b9 	bl	80002cc <__adddf3>
 800e15a:	2200      	movs	r2, #0
 800e15c:	2300      	movs	r3, #0
 800e15e:	f7f2 fcfb 	bl	8000b58 <__aeabi_dcmpgt>
 800e162:	2800      	cmp	r0, #0
 800e164:	d0bf      	beq.n	800e0e6 <floor+0x46>
 800e166:	2c00      	cmp	r4, #0
 800e168:	da02      	bge.n	800e170 <floor+0xd0>
 800e16a:	2e14      	cmp	r6, #20
 800e16c:	d103      	bne.n	800e176 <floor+0xd6>
 800e16e:	3401      	adds	r4, #1
 800e170:	ea25 0507 	bic.w	r5, r5, r7
 800e174:	e7b7      	b.n	800e0e6 <floor+0x46>
 800e176:	2301      	movs	r3, #1
 800e178:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800e17c:	fa03 f606 	lsl.w	r6, r3, r6
 800e180:	4435      	add	r5, r6
 800e182:	4545      	cmp	r5, r8
 800e184:	bf38      	it	cc
 800e186:	18e4      	addcc	r4, r4, r3
 800e188:	e7f2      	b.n	800e170 <floor+0xd0>
 800e18a:	2500      	movs	r5, #0
 800e18c:	462c      	mov	r4, r5
 800e18e:	e7aa      	b.n	800e0e6 <floor+0x46>
 800e190:	8800759c 	.word	0x8800759c
 800e194:	7e37e43c 	.word	0x7e37e43c
 800e198:	bff00000 	.word	0xbff00000
 800e19c:	000fffff 	.word	0x000fffff

0800e1a0 <scalbn>:
 800e1a0:	b570      	push	{r4, r5, r6, lr}
 800e1a2:	ec55 4b10 	vmov	r4, r5, d0
 800e1a6:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800e1aa:	4606      	mov	r6, r0
 800e1ac:	462b      	mov	r3, r5
 800e1ae:	b99a      	cbnz	r2, 800e1d8 <scalbn+0x38>
 800e1b0:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800e1b4:	4323      	orrs	r3, r4
 800e1b6:	d036      	beq.n	800e226 <scalbn+0x86>
 800e1b8:	4b39      	ldr	r3, [pc, #228]	; (800e2a0 <scalbn+0x100>)
 800e1ba:	4629      	mov	r1, r5
 800e1bc:	ee10 0a10 	vmov	r0, s0
 800e1c0:	2200      	movs	r2, #0
 800e1c2:	f7f2 fa39 	bl	8000638 <__aeabi_dmul>
 800e1c6:	4b37      	ldr	r3, [pc, #220]	; (800e2a4 <scalbn+0x104>)
 800e1c8:	429e      	cmp	r6, r3
 800e1ca:	4604      	mov	r4, r0
 800e1cc:	460d      	mov	r5, r1
 800e1ce:	da10      	bge.n	800e1f2 <scalbn+0x52>
 800e1d0:	a32b      	add	r3, pc, #172	; (adr r3, 800e280 <scalbn+0xe0>)
 800e1d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e1d6:	e03a      	b.n	800e24e <scalbn+0xae>
 800e1d8:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800e1dc:	428a      	cmp	r2, r1
 800e1de:	d10c      	bne.n	800e1fa <scalbn+0x5a>
 800e1e0:	ee10 2a10 	vmov	r2, s0
 800e1e4:	4620      	mov	r0, r4
 800e1e6:	4629      	mov	r1, r5
 800e1e8:	f7f2 f870 	bl	80002cc <__adddf3>
 800e1ec:	4604      	mov	r4, r0
 800e1ee:	460d      	mov	r5, r1
 800e1f0:	e019      	b.n	800e226 <scalbn+0x86>
 800e1f2:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800e1f6:	460b      	mov	r3, r1
 800e1f8:	3a36      	subs	r2, #54	; 0x36
 800e1fa:	4432      	add	r2, r6
 800e1fc:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800e200:	428a      	cmp	r2, r1
 800e202:	dd08      	ble.n	800e216 <scalbn+0x76>
 800e204:	2d00      	cmp	r5, #0
 800e206:	a120      	add	r1, pc, #128	; (adr r1, 800e288 <scalbn+0xe8>)
 800e208:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e20c:	da1c      	bge.n	800e248 <scalbn+0xa8>
 800e20e:	a120      	add	r1, pc, #128	; (adr r1, 800e290 <scalbn+0xf0>)
 800e210:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e214:	e018      	b.n	800e248 <scalbn+0xa8>
 800e216:	2a00      	cmp	r2, #0
 800e218:	dd08      	ble.n	800e22c <scalbn+0x8c>
 800e21a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800e21e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800e222:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800e226:	ec45 4b10 	vmov	d0, r4, r5
 800e22a:	bd70      	pop	{r4, r5, r6, pc}
 800e22c:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800e230:	da19      	bge.n	800e266 <scalbn+0xc6>
 800e232:	f24c 3350 	movw	r3, #50000	; 0xc350
 800e236:	429e      	cmp	r6, r3
 800e238:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 800e23c:	dd0a      	ble.n	800e254 <scalbn+0xb4>
 800e23e:	a112      	add	r1, pc, #72	; (adr r1, 800e288 <scalbn+0xe8>)
 800e240:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e244:	2b00      	cmp	r3, #0
 800e246:	d1e2      	bne.n	800e20e <scalbn+0x6e>
 800e248:	a30f      	add	r3, pc, #60	; (adr r3, 800e288 <scalbn+0xe8>)
 800e24a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e24e:	f7f2 f9f3 	bl	8000638 <__aeabi_dmul>
 800e252:	e7cb      	b.n	800e1ec <scalbn+0x4c>
 800e254:	a10a      	add	r1, pc, #40	; (adr r1, 800e280 <scalbn+0xe0>)
 800e256:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e25a:	2b00      	cmp	r3, #0
 800e25c:	d0b8      	beq.n	800e1d0 <scalbn+0x30>
 800e25e:	a10e      	add	r1, pc, #56	; (adr r1, 800e298 <scalbn+0xf8>)
 800e260:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e264:	e7b4      	b.n	800e1d0 <scalbn+0x30>
 800e266:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800e26a:	3236      	adds	r2, #54	; 0x36
 800e26c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800e270:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800e274:	4620      	mov	r0, r4
 800e276:	4b0c      	ldr	r3, [pc, #48]	; (800e2a8 <scalbn+0x108>)
 800e278:	2200      	movs	r2, #0
 800e27a:	e7e8      	b.n	800e24e <scalbn+0xae>
 800e27c:	f3af 8000 	nop.w
 800e280:	c2f8f359 	.word	0xc2f8f359
 800e284:	01a56e1f 	.word	0x01a56e1f
 800e288:	8800759c 	.word	0x8800759c
 800e28c:	7e37e43c 	.word	0x7e37e43c
 800e290:	8800759c 	.word	0x8800759c
 800e294:	fe37e43c 	.word	0xfe37e43c
 800e298:	c2f8f359 	.word	0xc2f8f359
 800e29c:	81a56e1f 	.word	0x81a56e1f
 800e2a0:	43500000 	.word	0x43500000
 800e2a4:	ffff3cb0 	.word	0xffff3cb0
 800e2a8:	3c900000 	.word	0x3c900000

0800e2ac <_init>:
 800e2ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e2ae:	bf00      	nop
 800e2b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e2b2:	bc08      	pop	{r3}
 800e2b4:	469e      	mov	lr, r3
 800e2b6:	4770      	bx	lr

0800e2b8 <_fini>:
 800e2b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e2ba:	bf00      	nop
 800e2bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e2be:	bc08      	pop	{r3}
 800e2c0:	469e      	mov	lr, r3
 800e2c2:	4770      	bx	lr
