<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from basejump
rc: 0 (means success: 1)
tags: basejump
incdirs: /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_mem
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1rw_sync_mask_write_bit_synth.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1rw_sync_mask_write_bit_synth.v</a>
defines: 
time_elapsed: 0.214s
ram usage: 13540 KB
</pre>
<pre class="log">

zachjs-sv2v -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_mem <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_1rw_sync_mask_write_bit_synth.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_1rw_sync_mask_write_bit_synth.v</a>
module bsg_mem_1rw_sync_mask_write_bit_synth (
	clk_i,
	reset_i,
	data_i,
	addr_i,
	v_i,
	w_mask_i,
	w_i,
	data_o
);
	parameter width_p = -1;
	parameter els_p = -1;
	parameter latch_last_read_p = 0;
	parameter addr_width_lp = (els_p == 1 ? 1 : $clog2(els_p));
	input clk_i;
	input reset_i;
	input [width_p - 1:0] data_i;
	input [addr_width_lp - 1:0] addr_i;
	input v_i;
	input [width_p - 1:0] w_mask_i;
	input w_i;
	output wire [width_p - 1:0] data_o;
	wire unused = reset_i;
	reg [addr_width_lp - 1:0] addr_r;
	reg [width_p - 1:0] mem [els_p - 1:0];
	wire read_en;
	assign read_en = v_i &amp; ~w_i;
	always @(posedge clk_i)
		if (read_en)
			addr_r &lt;= addr_i;
		else
			addr_r &lt;= {addr_width_lp {1&#39;sbx}};
	wire [width_p - 1:0] data_out;
	assign data_out = mem[addr_r];
	generate
		if (latch_last_read_p) begin : llr
			wire read_en_r;
			bsg_dff #(.width_p(1)) read_en_dff(
				.clk_i(clk_i),
				.data_i(read_en),
				.data_o(read_en_r)
			);
			bsg_dff_en_bypass #(.width_p(width_p)) dff_bypass(
				.clk_i(clk_i),
				.en_i(read_en_r),
				.data_i(data_out),
				.data_o(data_o)
			);
		end
		else begin : no_llr
			assign data_o = data_out;
		end
	endgenerate
	always @(posedge clk_i)
		if (v_i &amp; w_i) begin : sv2v_autoblock_1
			integer i;
			for (i = 0; i &lt; width_p; i = i + 1)
				if (w_mask_i[i])
					mem[addr_i][i] &lt;= data_i[i];
		end
endmodule

</pre>
</body>