Block,,Address,Description,Type,Bits,Endian Type,Access Mode,Valid for sub-modules,Default,"Constraints, Remarks"
,,,,,,,,,,
INTER_PACKET_DELAY,ctrl0,0,sw_rst[0],Reg,31:0,Little,RWA,,32'h0,
INTER_PACKET_DELAY,ctrl1,4,ipd_en[0],Reg,31:0,Little,RWA,,32'h0,
INTER_PACKET_DELAY,ctrl2,8,use_reg_val[0],Reg,31:0,Little,RWA,,32'h0,
INTER_PACKET_DELAY,ctrl3,C,delay_reg_val[0],Reg,31:0,Little,RWA,,32'h0,
INTER_PACKET_DELAY,ctrl4,10,sw_rst[1],Reg,31:0,Little,RWA,,32'h0,
INTER_PACKET_DELAY,ctrl5,14,ipd_en[1],Reg,31:0,Little,RWA,,32'h0,
INTER_PACKET_DELAY,ctrl6,18,use_reg_val[1],Reg,31:0,Little,RWA,,32'h0,
INTER_PACKET_DELAY,ctrl7,1C,delay_reg_val[1],Reg,31:0,Little,RWA,,32'h0,
