// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module sample_fixed_type (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        r_coeffs_address0,
        r_coeffs_ce0,
        r_coeffs_we0,
        r_coeffs_d0,
        u_address0,
        u_ce0,
        u_q0,
        u_address1,
        u_ce1,
        u_q1
);

parameter    ap_ST_fsm_state1 = 17'd1;
parameter    ap_ST_fsm_state2 = 17'd2;
parameter    ap_ST_fsm_state3 = 17'd4;
parameter    ap_ST_fsm_state4 = 17'd8;
parameter    ap_ST_fsm_state5 = 17'd16;
parameter    ap_ST_fsm_state6 = 17'd32;
parameter    ap_ST_fsm_state7 = 17'd64;
parameter    ap_ST_fsm_state8 = 17'd128;
parameter    ap_ST_fsm_state9 = 17'd256;
parameter    ap_ST_fsm_state10 = 17'd512;
parameter    ap_ST_fsm_state11 = 17'd1024;
parameter    ap_ST_fsm_state12 = 17'd2048;
parameter    ap_ST_fsm_state13 = 17'd4096;
parameter    ap_ST_fsm_state14 = 17'd8192;
parameter    ap_ST_fsm_state15 = 17'd16384;
parameter    ap_ST_fsm_state16 = 17'd32768;
parameter    ap_ST_fsm_state17 = 17'd65536;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [9:0] r_coeffs_address0;
output   r_coeffs_ce0;
output   r_coeffs_we0;
output  [15:0] r_coeffs_d0;
output  [11:0] u_address0;
output   u_ce0;
input  [7:0] u_q0;
output  [11:0] u_address1;
output   u_ce1;
input  [7:0] u_q1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[9:0] r_coeffs_address0;
reg r_coeffs_ce0;
reg r_coeffs_we0;
reg[15:0] r_coeffs_d0;
reg[11:0] u_address0;
reg u_ce0;
reg[11:0] u_address1;
reg u_ce1;

(* fsm_encoding = "none" *) reg   [16:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [7:0] reg_374;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state9;
reg   [7:0] reg_378;
wire   [7:0] i_4_fu_392_p2;
reg   [7:0] i_4_reg_809;
wire    ap_CS_fsm_state2;
wire   [12:0] tmp_fu_410_p2;
reg   [12:0] tmp_reg_814;
wire   [0:0] exitcond3_fu_386_p2;
wire   [9:0] tmp_4_fu_477_p3;
reg   [9:0] tmp_4_reg_851;
wire    ap_CS_fsm_state4;
reg   [1:0] tmp_2_reg_858;
reg   [3:0] tmp_9_reg_883;
wire    ap_CS_fsm_state6;
reg   [5:0] tmp_13_reg_908;
wire    ap_CS_fsm_state8;
wire   [6:0] i_5_fu_738_p2;
reg   [6:0] i_5_reg_931;
wire    ap_CS_fsm_state11;
reg   [9:0] s_addr_4_reg_936;
wire   [0:0] exitcond2_fu_732_p2;
reg   [9:0] s_addr_5_reg_944;
wire    ap_CS_fsm_state13;
wire   [0:0] exitcond1_fu_756_p2;
wire   [7:0] i_6_fu_767_p2;
reg   [7:0] i_6_reg_949;
wire   [9:0] i_7_fu_786_p2;
reg   [9:0] i_7_reg_957;
wire    ap_CS_fsm_state16;
wire   [63:0] tmp_22_fu_792_p1;
reg   [63:0] tmp_22_reg_962;
wire   [0:0] exitcond_fu_780_p2;
reg   [9:0] s_address0;
reg    s_ce0;
reg    s_we0;
reg   [31:0] s_d0;
wire   [31:0] s_q0;
reg    s_ce1;
reg    s_we1;
wire   [31:0] s_q1;
wire    grp_crypto_sort_fu_369_ap_start;
wire    grp_crypto_sort_fu_369_ap_done;
wire    grp_crypto_sort_fu_369_ap_idle;
wire    grp_crypto_sort_fu_369_ap_ready;
wire   [9:0] grp_crypto_sort_fu_369_array_r_address0;
wire    grp_crypto_sort_fu_369_array_r_ce0;
wire    grp_crypto_sort_fu_369_array_r_we0;
wire   [31:0] grp_crypto_sort_fu_369_array_r_d0;
wire   [9:0] grp_crypto_sort_fu_369_array_r_address1;
wire    grp_crypto_sort_fu_369_array_r_ce1;
wire    grp_crypto_sort_fu_369_array_r_we1;
wire   [31:0] grp_crypto_sort_fu_369_array_r_d1;
reg   [7:0] i_reg_324;
wire    ap_CS_fsm_state10;
reg   [6:0] i_1_reg_336;
wire    ap_CS_fsm_state12;
reg   [7:0] i_2_reg_347;
wire    ap_CS_fsm_state14;
reg   [9:0] i_3_reg_358;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state17;
reg    grp_crypto_sort_fu_369_ap_start_reg;
wire   [63:0] sum_cast_fu_422_p1;
wire   [63:0] sum2_cast_fu_433_p1;
wire   [63:0] sum6_cast_fu_443_p1;
wire   [63:0] sum8_cast_fu_453_p1;
wire   [63:0] tmp_5_fu_485_p1;
wire   [63:0] sum1_cast_fu_505_p1;
wire   [63:0] sum3_cast_fu_515_p1;
wire   [63:0] sum4_cast_fu_525_p1;
wire   [63:0] sum5_cast_fu_535_p1;
wire   [63:0] tmp_8_fu_565_p1;
wire   [63:0] sum7_cast_fu_585_p1;
wire   [63:0] sum9_cast_fu_595_p1;
wire   [63:0] sum10_cast_fu_605_p1;
wire   [63:0] sum11_cast_fu_615_p1;
wire   [63:0] tmp_12_fu_645_p1;
wire   [63:0] sum12_cast_fu_665_p1;
wire   [63:0] sum13_cast_fu_675_p1;
wire   [63:0] sum14_cast_fu_685_p1;
wire   [63:0] tmp_17_fu_727_p1;
wire   [63:0] tmp_18_fu_744_p1;
wire   [63:0] tmp_20_fu_762_p1;
wire   [31:0] tmp_3_fu_462_p6;
wire   [31:0] tmp_6_fu_544_p7;
wire   [31:0] tmp_s_fu_624_p7;
wire   [31:0] tmp_15_fu_715_p2;
wire   [31:0] tmp_19_fu_749_p2;
wire   [31:0] tmp_21_fu_773_p2;
wire   [15:0] tmp_92_cast_fu_801_p1;
wire   [11:0] p_shl_fu_398_p3;
wire   [12:0] p_shl_cast_fu_406_p1;
wire   [12:0] i_cast1_fu_382_p1;
wire   [12:0] sum_fu_416_p2;
wire   [12:0] sum2_fu_427_p2;
wire   [12:0] sum6_fu_438_p2;
wire   [12:0] sum8_fu_448_p2;
wire   [5:0] tmp_1_fu_458_p1;
wire   [12:0] sum1_fu_500_p2;
wire   [12:0] sum3_fu_510_p2;
wire   [12:0] sum4_fu_520_p2;
wire   [12:0] sum5_fu_530_p2;
wire   [3:0] tmp_10_fu_540_p1;
wire   [9:0] tmp_7_fu_560_p2;
wire   [12:0] sum7_fu_580_p2;
wire   [12:0] sum9_fu_590_p2;
wire   [12:0] sum10_fu_600_p2;
wire   [12:0] sum11_fu_610_p2;
wire   [1:0] tmp_24_fu_620_p1;
wire   [9:0] tmp_11_fu_640_p2;
wire   [12:0] sum12_fu_660_p2;
wire   [12:0] sum13_fu_670_p2;
wire   [12:0] sum14_fu_680_p2;
wire   [15:0] tmp_14_fu_690_p4;
wire   [31:0] tmp9_fu_703_p5;
wire   [31:0] tmp_73_cast_fu_699_p1;
wire   [9:0] tmp_16_fu_722_p2;
wire   [1:0] tmp_25_fu_797_p1;
reg   [16:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 17'd1;
#0 grp_crypto_sort_fu_369_ap_start_reg = 1'b0;
end

sample_fixed_type_s #(
    .DataWidth( 32 ),
    .AddressRange( 676 ),
    .AddressWidth( 10 ))
s_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(s_address0),
    .ce0(s_ce0),
    .we0(s_we0),
    .d0(s_d0),
    .q0(s_q0),
    .address1(grp_crypto_sort_fu_369_array_r_address1),
    .ce1(s_ce1),
    .we1(s_we1),
    .d1(grp_crypto_sort_fu_369_array_r_d1),
    .q1(s_q1)
);

crypto_sort grp_crypto_sort_fu_369(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_crypto_sort_fu_369_ap_start),
    .ap_done(grp_crypto_sort_fu_369_ap_done),
    .ap_idle(grp_crypto_sort_fu_369_ap_idle),
    .ap_ready(grp_crypto_sort_fu_369_ap_ready),
    .array_r_address0(grp_crypto_sort_fu_369_array_r_address0),
    .array_r_ce0(grp_crypto_sort_fu_369_array_r_ce0),
    .array_r_we0(grp_crypto_sort_fu_369_array_r_we0),
    .array_r_d0(grp_crypto_sort_fu_369_array_r_d0),
    .array_r_q0(s_q0),
    .array_r_address1(grp_crypto_sort_fu_369_array_r_address1),
    .array_r_ce1(grp_crypto_sort_fu_369_array_r_ce1),
    .array_r_we1(grp_crypto_sort_fu_369_array_r_we1),
    .array_r_d1(grp_crypto_sort_fu_369_array_r_d1),
    .array_r_q1(s_q1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_crypto_sort_fu_369_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state13) & (exitcond1_fu_756_p2 == 1'd1))) begin
            grp_crypto_sort_fu_369_ap_start_reg <= 1'b1;
        end else if ((grp_crypto_sort_fu_369_ap_ready == 1'b1)) begin
            grp_crypto_sort_fu_369_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond3_fu_386_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        i_1_reg_336 <= 7'd0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        i_1_reg_336 <= i_5_reg_931;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (exitcond2_fu_732_p2 == 1'd1))) begin
        i_2_reg_347 <= 8'd127;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        i_2_reg_347 <= i_6_reg_949;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        i_3_reg_358 <= i_7_reg_957;
    end else if (((grp_crypto_sort_fu_369_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        i_3_reg_358 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        i_reg_324 <= i_4_reg_809;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_reg_324 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        i_4_reg_809 <= i_4_fu_392_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        i_5_reg_931 <= i_5_fu_738_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_fu_756_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state13))) begin
        i_6_reg_949 <= i_6_fu_767_p2;
        s_addr_5_reg_944[7 : 0] <= tmp_20_fu_762_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        i_7_reg_957 <= i_7_fu_786_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state3))) begin
        reg_374 <= u_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state3))) begin
        reg_378 <= u_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond2_fu_732_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        s_addr_4_reg_936[6 : 0] <= tmp_18_fu_744_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        tmp_13_reg_908 <= {{u_q1[7:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_fu_780_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state16))) begin
        tmp_22_reg_962[9 : 0] <= tmp_22_fu_792_p1[9 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_2_reg_858 <= {{u_q1[7:6]}};
        tmp_4_reg_851[9 : 2] <= tmp_4_fu_477_p3[9 : 2];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        tmp_9_reg_883 <= {{u_q1[7:4]}};
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond3_fu_386_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        tmp_reg_814 <= tmp_fu_410_p2;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((1'b1 == ap_CS_fsm_state16) & (exitcond_fu_780_p2 == 1'd1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) & (exitcond_fu_780_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        r_coeffs_address0 = tmp_22_reg_962;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        r_coeffs_address0 = 64'd676;
    end else begin
        r_coeffs_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        r_coeffs_ce0 = 1'b1;
    end else begin
        r_coeffs_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        r_coeffs_d0 = tmp_92_cast_fu_801_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        r_coeffs_d0 = 16'd0;
    end else begin
        r_coeffs_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | ((1'b1 == ap_CS_fsm_state16) & (exitcond_fu_780_p2 == 1'd1)))) begin
        r_coeffs_we0 = 1'b1;
    end else begin
        r_coeffs_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        s_address0 = tmp_22_fu_792_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        s_address0 = s_addr_5_reg_944;
    end else if (((exitcond1_fu_756_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state13))) begin
        s_address0 = tmp_20_fu_762_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        s_address0 = s_addr_4_reg_936;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        s_address0 = tmp_18_fu_744_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        s_address0 = tmp_17_fu_727_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        s_address0 = tmp_12_fu_645_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        s_address0 = tmp_8_fu_565_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        s_address0 = tmp_5_fu_485_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        s_address0 = grp_crypto_sort_fu_369_array_r_address0;
    end else begin
        s_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state4) | ((exitcond1_fu_756_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state13)))) begin
        s_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        s_ce0 = grp_crypto_sort_fu_369_array_r_ce0;
    end else begin
        s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        s_ce1 = grp_crypto_sort_fu_369_array_r_ce1;
    end else begin
        s_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        s_d0 = tmp_21_fu_773_p2;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        s_d0 = tmp_19_fu_749_p2;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        s_d0 = tmp_15_fu_715_p2;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        s_d0 = tmp_s_fu_624_p7;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        s_d0 = tmp_6_fu_544_p7;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        s_d0 = tmp_3_fu_462_p6;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        s_d0 = grp_crypto_sort_fu_369_array_r_d0;
    end else begin
        s_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state4))) begin
        s_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        s_we0 = grp_crypto_sort_fu_369_array_r_we0;
    end else begin
        s_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        s_we1 = grp_crypto_sort_fu_369_array_r_we1;
    end else begin
        s_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        u_address0 = sum14_cast_fu_685_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        u_address0 = sum12_cast_fu_665_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        u_address0 = sum10_cast_fu_605_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        u_address0 = sum7_cast_fu_585_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        u_address0 = sum4_cast_fu_525_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        u_address0 = sum1_cast_fu_505_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        u_address0 = sum6_cast_fu_443_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        u_address0 = sum_cast_fu_422_p1;
    end else begin
        u_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        u_address1 = sum13_cast_fu_675_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        u_address1 = sum11_cast_fu_615_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        u_address1 = sum9_cast_fu_595_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        u_address1 = sum5_cast_fu_535_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        u_address1 = sum3_cast_fu_515_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        u_address1 = sum8_cast_fu_453_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        u_address1 = sum2_cast_fu_433_p1;
    end else begin
        u_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state4))) begin
        u_ce0 = 1'b1;
    end else begin
        u_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state4))) begin
        u_ce1 = 1'b1;
    end else begin
        u_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((exitcond3_fu_386_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == ap_CS_fsm_state11) & (exitcond2_fu_732_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state13 : begin
            if (((1'b1 == ap_CS_fsm_state13) & (exitcond1_fu_756_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state15 : begin
            if (((grp_crypto_sort_fu_369_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state16 : begin
            if (((1'b1 == ap_CS_fsm_state16) & (exitcond_fu_780_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign exitcond1_fu_756_p2 = ((i_2_reg_347 == 8'd254) ? 1'b1 : 1'b0);

assign exitcond2_fu_732_p2 = ((i_1_reg_336 == 7'd127) ? 1'b1 : 1'b0);

assign exitcond3_fu_386_p2 = ((i_reg_324 == 8'd169) ? 1'b1 : 1'b0);

assign exitcond_fu_780_p2 = ((i_3_reg_358 == 10'd676) ? 1'b1 : 1'b0);

assign grp_crypto_sort_fu_369_ap_start = grp_crypto_sort_fu_369_ap_start_reg;

assign i_4_fu_392_p2 = (i_reg_324 + 8'd1);

assign i_5_fu_738_p2 = (i_1_reg_336 + 7'd1);

assign i_6_fu_767_p2 = (i_2_reg_347 + 8'd1);

assign i_7_fu_786_p2 = (i_3_reg_358 + 10'd1);

assign i_cast1_fu_382_p1 = i_reg_324;

assign p_shl_cast_fu_406_p1 = p_shl_fu_398_p3;

assign p_shl_fu_398_p3 = {{i_reg_324}, {4'd0}};

assign sum10_cast_fu_605_p1 = sum10_fu_600_p2;

assign sum10_fu_600_p2 = (13'd686 + tmp_reg_814);

assign sum11_cast_fu_615_p1 = sum11_fu_610_p2;

assign sum11_fu_610_p2 = (13'd687 + tmp_reg_814);

assign sum12_cast_fu_665_p1 = sum12_fu_660_p2;

assign sum12_fu_660_p2 = (13'd688 + tmp_reg_814);

assign sum13_cast_fu_675_p1 = sum13_fu_670_p2;

assign sum13_fu_670_p2 = (13'd689 + tmp_reg_814);

assign sum14_cast_fu_685_p1 = sum14_fu_680_p2;

assign sum14_fu_680_p2 = (13'd690 + tmp_reg_814);

assign sum1_cast_fu_505_p1 = sum1_fu_500_p2;

assign sum1_fu_500_p2 = (13'd680 + tmp_reg_814);

assign sum2_cast_fu_433_p1 = sum2_fu_427_p2;

assign sum2_fu_427_p2 = (13'd677 + tmp_fu_410_p2);

assign sum3_cast_fu_515_p1 = sum3_fu_510_p2;

assign sum3_fu_510_p2 = (13'd681 + tmp_reg_814);

assign sum4_cast_fu_525_p1 = sum4_fu_520_p2;

assign sum4_fu_520_p2 = (13'd682 + tmp_reg_814);

assign sum5_cast_fu_535_p1 = sum5_fu_530_p2;

assign sum5_fu_530_p2 = (13'd683 + tmp_reg_814);

assign sum6_cast_fu_443_p1 = sum6_fu_438_p2;

assign sum6_fu_438_p2 = (13'd678 + tmp_reg_814);

assign sum7_cast_fu_585_p1 = sum7_fu_580_p2;

assign sum7_fu_580_p2 = (13'd684 + tmp_reg_814);

assign sum8_cast_fu_453_p1 = sum8_fu_448_p2;

assign sum8_fu_448_p2 = (13'd679 + tmp_reg_814);

assign sum9_cast_fu_595_p1 = sum9_fu_590_p2;

assign sum9_fu_590_p2 = (13'd685 + tmp_reg_814);

assign sum_cast_fu_422_p1 = sum_fu_416_p2;

assign sum_fu_416_p2 = (13'd676 + tmp_fu_410_p2);

assign tmp9_fu_703_p5 = {{{{u_q0}, {1'd0}}, {u_q1}}, {15'd0}};

assign tmp_10_fu_540_p1 = u_q1[3:0];

assign tmp_11_fu_640_p2 = (tmp_4_reg_851 | 10'd2);

assign tmp_12_fu_645_p1 = tmp_11_fu_640_p2;

assign tmp_14_fu_690_p4 = {{{reg_374}, {tmp_13_reg_908}}, {2'd0}};

assign tmp_15_fu_715_p2 = (tmp9_fu_703_p5 + tmp_73_cast_fu_699_p1);

assign tmp_16_fu_722_p2 = (tmp_4_reg_851 | 10'd3);

assign tmp_17_fu_727_p1 = tmp_16_fu_722_p2;

assign tmp_18_fu_744_p1 = i_1_reg_336;

assign tmp_19_fu_749_p2 = (s_q0 | 32'd1);

assign tmp_1_fu_458_p1 = u_q1[5:0];

assign tmp_20_fu_762_p1 = i_2_reg_347;

assign tmp_21_fu_773_p2 = (s_q0 | 32'd2);

assign tmp_22_fu_792_p1 = i_3_reg_358;

assign tmp_24_fu_620_p1 = u_q1[1:0];

assign tmp_25_fu_797_p1 = s_q0[1:0];

assign tmp_3_fu_462_p6 = {{{{{tmp_1_fu_458_p1}, {u_q0}}, {reg_378}}, {reg_374}}, {2'd0}};

assign tmp_4_fu_477_p3 = {{i_reg_324}, {2'd0}};

assign tmp_5_fu_485_p1 = tmp_4_fu_477_p3;

assign tmp_6_fu_544_p7 = {{{{{{tmp_10_fu_540_p1}, {u_q0}}, {reg_378}}, {reg_374}}, {tmp_2_reg_858}}, {2'd0}};

assign tmp_73_cast_fu_699_p1 = tmp_14_fu_690_p4;

assign tmp_7_fu_560_p2 = (tmp_4_reg_851 | 10'd1);

assign tmp_8_fu_565_p1 = tmp_7_fu_560_p2;

assign tmp_92_cast_fu_801_p1 = tmp_25_fu_797_p1;

assign tmp_fu_410_p2 = (p_shl_cast_fu_406_p1 - i_cast1_fu_382_p1);

assign tmp_s_fu_624_p7 = {{{{{{tmp_24_fu_620_p1}, {u_q0}}, {reg_378}}, {reg_374}}, {tmp_9_reg_883}}, {2'd0}};

always @ (posedge ap_clk) begin
    tmp_4_reg_851[1:0] <= 2'b00;
    s_addr_4_reg_936[9:7] <= 3'b000;
    s_addr_5_reg_944[9:8] <= 2'b00;
    tmp_22_reg_962[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
end

endmodule //sample_fixed_type
