Analysis & Elaboration report for cpu
Mon Dec 04 18:48:45 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration Settings
  5. Port Connectivity Checks: "DataPath:Main_Data|alu:alu_comp|sub_16_bit:sub_instance|full_adder:fadd0"
  6. Port Connectivity Checks: "DataPath:Main_Data|alu:alu_comp|sub_16_bit:sub_instance"
  7. Port Connectivity Checks: "DataPath:Main_Data|alu:alu_comp|adder_16_bit:add_instance|full_adder:fadd0"
  8. Port Connectivity Checks: "DataPath:Main_Data|alu:alu_comp|adder_16_bit:add_instance"
  9. Port Connectivity Checks: "DataPath:Main_Data|alu:alu_comp"
 10. Port Connectivity Checks: "DataPath:Main_Data|T_reg:IR"
 11. Port Connectivity Checks: "DataPath:Main_Data|T_reg:T3"
 12. Port Connectivity Checks: "DataPath:Main_Data"
 13. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                   ;
+------------------------------------+---------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Mon Dec 04 18:48:45 2023       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; cpu                                         ;
; Top-level Entity Name              ; CPU                                         ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
; UFM blocks                         ; N/A until Partition Merge                   ;
; ADC blocks                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                            ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M08DAF484C8G     ;                    ;
; Top-level entity name                                            ; cpu                ; cpu                ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DataPath:Main_Data|alu:alu_comp|sub_16_bit:sub_instance|full_adder:fadd0" ;
+------+-------+----------+----------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at VCC                                                               ;
+------+-------+----------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DataPath:Main_Data|alu:alu_comp|sub_16_bit:sub_instance"                            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DataPath:Main_Data|alu:alu_comp|adder_16_bit:add_instance|full_adder:fadd0" ;
+------+-------+----------+------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                      ;
+------+-------+----------+------------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at GND                                                                 ;
+------+-------+----------+------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DataPath:Main_Data|alu:alu_comp|adder_16_bit:add_instance"                          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DataPath:Main_Data|alu:alu_comp"                                                      ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; z_flag ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "DataPath:Main_Data|T_reg:IR" ;
+----------+-------+----------+---------------------------+
; Port     ; Type  ; Severity ; Details                   ;
+----------+-------+----------+---------------------------+
; w_enable ; Input ; Info     ; Stuck at VCC              ;
+----------+-------+----------+---------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DataPath:Main_Data|T_reg:T3"                                                          ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DataPath:Main_Data"                                                                   ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; alu_co ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon Dec 04 18:48:35 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 14 of the 14 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file rf.vhd
    Info (12022): Found design unit 1: rf-bhv File: C:/Users/medha/Desktop/project/rf.vhd Line: 15
    Info (12023): Found entity 1: rf File: C:/Users/medha/Desktop/project/rf.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file cpu.vhd
    Info (12022): Found design unit 1: CPU-completete File: C:/Users/medha/Desktop/project/cpu.vhd Line: 8
    Info (12023): Found entity 1: CPU File: C:/Users/medha/Desktop/project/cpu.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file sign_extend7.vhd
    Info (12022): Found design unit 1: sign_extend7-bhv File: C:/Users/medha/Desktop/project/sign_extend7.vhd Line: 11
    Info (12023): Found entity 1: sign_extend7 File: C:/Users/medha/Desktop/project/sign_extend7.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file sign_extend10.vhd
    Info (12022): Found design unit 1: sign_extend10-bhv File: C:/Users/medha/Desktop/project/sign_extend10.vhd Line: 11
    Info (12023): Found entity 1: sign_extend10 File: C:/Users/medha/Desktop/project/sign_extend10.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file full_adder.vhd
    Info (12022): Found design unit 1: full_adder-bhv File: C:/Users/medha/Desktop/project/full_adder.vhd Line: 10
    Info (12023): Found entity 1: full_adder File: C:/Users/medha/Desktop/project/full_adder.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file adder_16_bit.vhd
    Info (12022): Found design unit 1: adder_16_bit-struct File: C:/Users/medha/Desktop/project/adder_16_bit.vhd Line: 11
    Info (12023): Found entity 1: adder_16_bit File: C:/Users/medha/Desktop/project/adder_16_bit.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file and-16_bit.vhd
    Info (12022): Found design unit 1: and_16_bit-struct File: C:/Users/medha/Desktop/project/and-16_bit.vhd Line: 10
    Info (12023): Found entity 1: and_16_bit File: C:/Users/medha/Desktop/project/and-16_bit.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file or_16_bit.vhd
    Info (12022): Found design unit 1: or_16_bit-struct File: C:/Users/medha/Desktop/project/or_16_bit.vhd Line: 10
    Info (12023): Found entity 1: or_16_bit File: C:/Users/medha/Desktop/project/or_16_bit.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file imp_16_bit.vhd
    Info (12022): Found design unit 1: imp_16_bit-struct File: C:/Users/medha/Desktop/project/imp_16_bit.vhd Line: 10
    Info (12023): Found entity 1: imp_16_bit File: C:/Users/medha/Desktop/project/imp_16_bit.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mul_16_bit.vhd
    Info (12022): Found design unit 1: mul_16_bit-bhv File: C:/Users/medha/Desktop/project/mul_16_bit.vhd Line: 13
    Info (12023): Found entity 1: mul_16_bit File: C:/Users/medha/Desktop/project/mul_16_bit.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file mux2x1.vhd
    Info (12022): Found design unit 1: Mux_2x1-struct File: C:/Users/medha/Desktop/project/mux2x1.vhd Line: 11
    Info (12023): Found entity 1: Mux_2x1 File: C:/Users/medha/Desktop/project/mux2x1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: ALU-struct File: C:/Users/medha/Desktop/project/ALU.vhd Line: 13
    Info (12023): Found entity 1: alu File: C:/Users/medha/Desktop/project/ALU.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file sub_16_bit.vhd
    Info (12022): Found design unit 1: sub_16_bit-struct File: C:/Users/medha/Desktop/project/sub_16_bit.vhd Line: 11
    Info (12023): Found entity 1: sub_16_bit File: C:/Users/medha/Desktop/project/sub_16_bit.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file memory.vhd
    Info (12022): Found design unit 1: Memory-mem File: C:/Users/medha/Desktop/project/Memory.vhd Line: 11
    Info (12023): Found entity 1: Memory File: C:/Users/medha/Desktop/project/Memory.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file fsm.vhd
    Info (12022): Found design unit 1: FSM-struct File: C:/Users/medha/Desktop/project/fsm.vhd Line: 17
    Info (12023): Found entity 1: FSM File: C:/Users/medha/Desktop/project/fsm.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file datapath.vhd
    Info (12022): Found design unit 1: DataPath-trivial File: C:/Users/medha/Desktop/project/datapath.vhd Line: 13
    Info (12023): Found entity 1: DataPath File: C:/Users/medha/Desktop/project/datapath.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file t_register.vhd
    Info (12022): Found design unit 1: T_reg-bhv File: C:/Users/medha/Desktop/project/T_register.vhd Line: 11
    Info (12023): Found entity 1: T_reg File: C:/Users/medha/Desktop/project/T_register.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file lshifter8.vhd
    Info (12022): Found design unit 1: Lshifter8-struct File: C:/Users/medha/Desktop/project/Lshifter8.vhd Line: 10
    Info (12023): Found entity 1: Lshifter8 File: C:/Users/medha/Desktop/project/Lshifter8.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file testbench.vhd
    Info (12022): Found design unit 1: Testbench-TB_BEHAVIOR File: C:/Users/medha/Desktop/project/Testbench.vhd Line: 6
    Info (12023): Found entity 1: Testbench File: C:/Users/medha/Desktop/project/Testbench.vhd Line: 4
Info (12127): Elaborating entity "cpu" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at cpu.vhd(30): object "alu_Co" assigned a value but never read File: C:/Users/medha/Desktop/project/cpu.vhd Line: 30
Warning (10541): VHDL Signal Declaration warning at cpu.vhd(32): used implicit default value for signal "opcode" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/medha/Desktop/project/cpu.vhd Line: 32
Warning (10541): VHDL Signal Declaration warning at cpu.vhd(33): used implicit default value for signal "z" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/medha/Desktop/project/cpu.vhd Line: 33
Info (12128): Elaborating entity "DataPath" for hierarchy "DataPath:Main_Data" File: C:/Users/medha/Desktop/project/cpu.vhd Line: 36
Warning (10036): Verilog HDL or VHDL warning at datapath.vhd(15): object "t3_out" assigned a value but never read File: C:/Users/medha/Desktop/project/datapath.vhd Line: 15
Warning (10036): Verilog HDL or VHDL warning at datapath.vhd(18): object "z_flag" assigned a value but never read File: C:/Users/medha/Desktop/project/datapath.vhd Line: 18
Warning (10492): VHDL Process Statement warning at datapath.vhd(128): signal "rf_d1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/medha/Desktop/project/datapath.vhd Line: 128
Warning (10492): VHDL Process Statement warning at datapath.vhd(129): signal "m_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/medha/Desktop/project/datapath.vhd Line: 129
Warning (10492): VHDL Process Statement warning at datapath.vhd(145): signal "ir_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/medha/Desktop/project/datapath.vhd Line: 145
Warning (10492): VHDL Process Statement warning at datapath.vhd(146): signal "ir_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/medha/Desktop/project/datapath.vhd Line: 146
Warning (10492): VHDL Process Statement warning at datapath.vhd(147): signal "rf_d1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/medha/Desktop/project/datapath.vhd Line: 147
Warning (10492): VHDL Process Statement warning at datapath.vhd(148): signal "rf_d2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/medha/Desktop/project/datapath.vhd Line: 148
Warning (10492): VHDL Process Statement warning at datapath.vhd(149): signal "ir_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/medha/Desktop/project/datapath.vhd Line: 149
Warning (10492): VHDL Process Statement warning at datapath.vhd(169): signal "ir_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/medha/Desktop/project/datapath.vhd Line: 169
Warning (10492): VHDL Process Statement warning at datapath.vhd(170): signal "t1_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/medha/Desktop/project/datapath.vhd Line: 170
Warning (10492): VHDL Process Statement warning at datapath.vhd(171): signal "t2_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/medha/Desktop/project/datapath.vhd Line: 171
Warning (10492): VHDL Process Statement warning at datapath.vhd(172): signal "alu_c" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/medha/Desktop/project/datapath.vhd Line: 172
Warning (10492): VHDL Process Statement warning at datapath.vhd(187): signal "op_code" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/medha/Desktop/project/datapath.vhd Line: 187
Warning (10492): VHDL Process Statement warning at datapath.vhd(188): signal "op_code" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/medha/Desktop/project/datapath.vhd Line: 188
Warning (10492): VHDL Process Statement warning at datapath.vhd(194): signal "rf_d1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/medha/Desktop/project/datapath.vhd Line: 194
Warning (10492): VHDL Process Statement warning at datapath.vhd(197): signal "alu_c" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/medha/Desktop/project/datapath.vhd Line: 197
Warning (10492): VHDL Process Statement warning at datapath.vhd(211): signal "ir_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/medha/Desktop/project/datapath.vhd Line: 211
Warning (10492): VHDL Process Statement warning at datapath.vhd(212): signal "rf_d1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/medha/Desktop/project/datapath.vhd Line: 212
Warning (10492): VHDL Process Statement warning at datapath.vhd(213): signal "ir_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/medha/Desktop/project/datapath.vhd Line: 213
Warning (10492): VHDL Process Statement warning at datapath.vhd(214): signal "se10_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/medha/Desktop/project/datapath.vhd Line: 214
Warning (10492): VHDL Process Statement warning at datapath.vhd(215): signal "ir_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/medha/Desktop/project/datapath.vhd Line: 215
Warning (10492): VHDL Process Statement warning at datapath.vhd(232): signal "ir_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/medha/Desktop/project/datapath.vhd Line: 232
Warning (10492): VHDL Process Statement warning at datapath.vhd(233): signal "se7_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/medha/Desktop/project/datapath.vhd Line: 233
Warning (10492): VHDL Process Statement warning at datapath.vhd(234): signal "ir_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/medha/Desktop/project/datapath.vhd Line: 234
Warning (10492): VHDL Process Statement warning at datapath.vhd(235): signal "t1_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/medha/Desktop/project/datapath.vhd Line: 235
Warning (10492): VHDL Process Statement warning at datapath.vhd(250): signal "ir_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/medha/Desktop/project/datapath.vhd Line: 250
Warning (10492): VHDL Process Statement warning at datapath.vhd(251): signal "se7_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/medha/Desktop/project/datapath.vhd Line: 251
Warning (10492): VHDL Process Statement warning at datapath.vhd(252): signal "l8_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/medha/Desktop/project/datapath.vhd Line: 252
Warning (10492): VHDL Process Statement warning at datapath.vhd(253): signal "ir_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/medha/Desktop/project/datapath.vhd Line: 253
Warning (10492): VHDL Process Statement warning at datapath.vhd(254): signal "t1_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/medha/Desktop/project/datapath.vhd Line: 254
Warning (10492): VHDL Process Statement warning at datapath.vhd(270): signal "ir_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/medha/Desktop/project/datapath.vhd Line: 270
Warning (10492): VHDL Process Statement warning at datapath.vhd(271): signal "ir_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/medha/Desktop/project/datapath.vhd Line: 271
Warning (10492): VHDL Process Statement warning at datapath.vhd(272): signal "rf_d1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/medha/Desktop/project/datapath.vhd Line: 272
Warning (10492): VHDL Process Statement warning at datapath.vhd(273): signal "rf_d2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/medha/Desktop/project/datapath.vhd Line: 273
Warning (10492): VHDL Process Statement warning at datapath.vhd(290): signal "t1_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/medha/Desktop/project/datapath.vhd Line: 290
Warning (10492): VHDL Process Statement warning at datapath.vhd(291): signal "t2_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/medha/Desktop/project/datapath.vhd Line: 291
Warning (10492): VHDL Process Statement warning at datapath.vhd(292): signal "rf_d1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/medha/Desktop/project/datapath.vhd Line: 292
Warning (10492): VHDL Process Statement warning at datapath.vhd(293): signal "ir_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/medha/Desktop/project/datapath.vhd Line: 293
Warning (10492): VHDL Process Statement warning at datapath.vhd(294): signal "se10_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/medha/Desktop/project/datapath.vhd Line: 294
Warning (10492): VHDL Process Statement warning at datapath.vhd(296): signal "alu_c" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/medha/Desktop/project/datapath.vhd Line: 296
Warning (10492): VHDL Process Statement warning at datapath.vhd(313): signal "t1_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/medha/Desktop/project/datapath.vhd Line: 313
Warning (10492): VHDL Process Statement warning at datapath.vhd(314): signal "t2_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/medha/Desktop/project/datapath.vhd Line: 314
Warning (10492): VHDL Process Statement warning at datapath.vhd(315): signal "rf_d1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/medha/Desktop/project/datapath.vhd Line: 315
Warning (10492): VHDL Process Statement warning at datapath.vhd(318): signal "alu_c" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/medha/Desktop/project/datapath.vhd Line: 318
Warning (10492): VHDL Process Statement warning at datapath.vhd(333): signal "ir_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/medha/Desktop/project/datapath.vhd Line: 333
Warning (10492): VHDL Process Statement warning at datapath.vhd(334): signal "rf_d1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/medha/Desktop/project/datapath.vhd Line: 334
Warning (10492): VHDL Process Statement warning at datapath.vhd(335): signal "rf_d1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/medha/Desktop/project/datapath.vhd Line: 335
Warning (10492): VHDL Process Statement warning at datapath.vhd(336): signal "ir_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/medha/Desktop/project/datapath.vhd Line: 336
Warning (10492): VHDL Process Statement warning at datapath.vhd(337): signal "se10_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/medha/Desktop/project/datapath.vhd Line: 337
Warning (10492): VHDL Process Statement warning at datapath.vhd(351): signal "t1_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/medha/Desktop/project/datapath.vhd Line: 351
Warning (10492): VHDL Process Statement warning at datapath.vhd(352): signal "t2_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/medha/Desktop/project/datapath.vhd Line: 352
Warning (10492): VHDL Process Statement warning at datapath.vhd(354): signal "alu_c" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/medha/Desktop/project/datapath.vhd Line: 354
Warning (10492): VHDL Process Statement warning at datapath.vhd(369): signal "ir_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/medha/Desktop/project/datapath.vhd Line: 369
Warning (10492): VHDL Process Statement warning at datapath.vhd(370): signal "m_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/medha/Desktop/project/datapath.vhd Line: 370
Warning (10492): VHDL Process Statement warning at datapath.vhd(383): signal "ir_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/medha/Desktop/project/datapath.vhd Line: 383
Warning (10492): VHDL Process Statement warning at datapath.vhd(384): signal "rf_d1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/medha/Desktop/project/datapath.vhd Line: 384
Warning (10492): VHDL Process Statement warning at datapath.vhd(385): signal "t1_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/medha/Desktop/project/datapath.vhd Line: 385
Warning (10492): VHDL Process Statement warning at datapath.vhd(400): signal "ir_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/medha/Desktop/project/datapath.vhd Line: 400
Warning (10492): VHDL Process Statement warning at datapath.vhd(401): signal "rf_d2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/medha/Desktop/project/datapath.vhd Line: 401
Warning (10492): VHDL Process Statement warning at datapath.vhd(402): signal "ir_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/medha/Desktop/project/datapath.vhd Line: 402
Warning (10492): VHDL Process Statement warning at datapath.vhd(403): signal "se10_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/medha/Desktop/project/datapath.vhd Line: 403
Warning (10492): VHDL Process Statement warning at datapath.vhd(404): signal "alu_c" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/medha/Desktop/project/datapath.vhd Line: 404
Warning (10492): VHDL Process Statement warning at datapath.vhd(419): signal "ir_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/medha/Desktop/project/datapath.vhd Line: 419
Warning (10492): VHDL Process Statement warning at datapath.vhd(420): signal "rf_d1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/medha/Desktop/project/datapath.vhd Line: 420
Warning (10492): VHDL Process Statement warning at datapath.vhd(434): signal "ir_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/medha/Desktop/project/datapath.vhd Line: 434
Warning (10492): VHDL Process Statement warning at datapath.vhd(436): signal "rf_d1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/medha/Desktop/project/datapath.vhd Line: 436
Warning (10631): VHDL Process Statement warning at datapath.vhd(105): inferring latch(es) for signal or variable "rf_a1", which holds its previous value in one or more paths through the process File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Warning (10631): VHDL Process Statement warning at datapath.vhd(105): inferring latch(es) for signal or variable "m_a", which holds its previous value in one or more paths through the process File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Warning (10631): VHDL Process Statement warning at datapath.vhd(105): inferring latch(es) for signal or variable "ir_in", which holds its previous value in one or more paths through the process File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Warning (10631): VHDL Process Statement warning at datapath.vhd(105): inferring latch(es) for signal or variable "enable_3", which holds its previous value in one or more paths through the process File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Warning (10631): VHDL Process Statement warning at datapath.vhd(105): inferring latch(es) for signal or variable "alu_ctrl", which holds its previous value in one or more paths through the process File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Warning (10631): VHDL Process Statement warning at datapath.vhd(105): inferring latch(es) for signal or variable "rf_a2", which holds its previous value in one or more paths through the process File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Warning (10631): VHDL Process Statement warning at datapath.vhd(105): inferring latch(es) for signal or variable "t1_in", which holds its previous value in one or more paths through the process File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Warning (10631): VHDL Process Statement warning at datapath.vhd(105): inferring latch(es) for signal or variable "t2_in", which holds its previous value in one or more paths through the process File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Warning (10631): VHDL Process Statement warning at datapath.vhd(105): inferring latch(es) for signal or variable "rf_a3", which holds its previous value in one or more paths through the process File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Warning (10631): VHDL Process Statement warning at datapath.vhd(105): inferring latch(es) for signal or variable "op_code", which holds its previous value in one or more paths through the process File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Warning (10631): VHDL Process Statement warning at datapath.vhd(105): inferring latch(es) for signal or variable "alu_a", which holds its previous value in one or more paths through the process File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Warning (10631): VHDL Process Statement warning at datapath.vhd(105): inferring latch(es) for signal or variable "alu_b", which holds its previous value in one or more paths through the process File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Warning (10631): VHDL Process Statement warning at datapath.vhd(105): inferring latch(es) for signal or variable "t3_in", which holds its previous value in one or more paths through the process File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Warning (10631): VHDL Process Statement warning at datapath.vhd(105): inferring latch(es) for signal or variable "rf_d3", which holds its previous value in one or more paths through the process File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Warning (10631): VHDL Process Statement warning at datapath.vhd(105): inferring latch(es) for signal or variable "se10_in", which holds its previous value in one or more paths through the process File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Warning (10631): VHDL Process Statement warning at datapath.vhd(105): inferring latch(es) for signal or variable "se7_in", which holds its previous value in one or more paths through the process File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Warning (10631): VHDL Process Statement warning at datapath.vhd(105): inferring latch(es) for signal or variable "l8_in", which holds its previous value in one or more paths through the process File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Warning (10631): VHDL Process Statement warning at datapath.vhd(105): inferring latch(es) for signal or variable "m_in", which holds its previous value in one or more paths through the process File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "m_in[0]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "m_in[1]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "m_in[2]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "m_in[3]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "m_in[4]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "m_in[5]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "m_in[6]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "m_in[7]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "m_in[8]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "m_in[9]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "m_in[10]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "m_in[11]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "m_in[12]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "m_in[13]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "m_in[14]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "m_in[15]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "l8_in[0]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "l8_in[1]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "l8_in[2]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "l8_in[3]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "l8_in[4]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "l8_in[5]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "l8_in[6]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "l8_in[7]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "l8_in[8]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "l8_in[9]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "l8_in[10]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "l8_in[11]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "l8_in[12]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "l8_in[13]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "l8_in[14]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "l8_in[15]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "se7_in[0]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "se7_in[1]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "se7_in[2]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "se7_in[3]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "se7_in[4]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "se7_in[5]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "se7_in[6]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "se7_in[7]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "se7_in[8]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "se10_in[0]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "se10_in[1]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "se10_in[2]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "se10_in[3]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "se10_in[4]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "se10_in[5]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "rf_d3[0]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "rf_d3[1]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "rf_d3[2]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "rf_d3[3]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "rf_d3[4]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "rf_d3[5]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "rf_d3[6]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "rf_d3[7]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "rf_d3[8]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "rf_d3[9]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "rf_d3[10]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "rf_d3[11]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "rf_d3[12]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "rf_d3[13]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "rf_d3[14]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "rf_d3[15]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "t3_in[0]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "t3_in[1]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "t3_in[2]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "t3_in[3]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "t3_in[4]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "t3_in[5]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "t3_in[6]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "t3_in[7]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "t3_in[8]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "t3_in[9]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "t3_in[10]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "t3_in[11]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "t3_in[12]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "t3_in[13]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "t3_in[14]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "t3_in[15]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "alu_b[0]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "alu_b[1]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "alu_b[2]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "alu_b[3]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "alu_b[4]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "alu_b[5]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "alu_b[6]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "alu_b[7]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "alu_b[8]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "alu_b[9]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "alu_b[10]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "alu_b[11]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "alu_b[12]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "alu_b[13]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "alu_b[14]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "alu_b[15]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "alu_a[0]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "alu_a[1]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "alu_a[2]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "alu_a[3]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "alu_a[4]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "alu_a[5]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "alu_a[6]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "alu_a[7]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "alu_a[8]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "alu_a[9]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "alu_a[10]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "alu_a[11]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "alu_a[12]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "alu_a[13]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "alu_a[14]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "alu_a[15]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "op_code[0]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "op_code[1]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "op_code[2]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "op_code[3]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "rf_a3[0]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "rf_a3[1]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "rf_a3[2]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "t2_in[0]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "t2_in[1]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "t2_in[2]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "t2_in[3]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "t2_in[4]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "t2_in[5]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "t2_in[6]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "t2_in[7]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "t2_in[8]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "t2_in[9]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "t2_in[10]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "t2_in[11]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "t2_in[12]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "t2_in[13]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "t2_in[14]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "t2_in[15]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "t1_in[0]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "t1_in[1]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "t1_in[2]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "t1_in[3]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "t1_in[4]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "t1_in[5]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "t1_in[6]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "t1_in[7]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "t1_in[8]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "t1_in[9]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "t1_in[10]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "t1_in[11]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "t1_in[12]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "t1_in[13]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "t1_in[14]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "t1_in[15]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "rf_a2[0]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "rf_a2[1]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "rf_a2[2]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "alu_ctrl[0]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "alu_ctrl[1]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "alu_ctrl[2]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "alu_ctrl[3]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "enable_3" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "ir_in[0]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "ir_in[1]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "ir_in[2]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "ir_in[3]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "ir_in[4]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "ir_in[5]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "ir_in[6]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "ir_in[7]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "ir_in[8]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "ir_in[9]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "ir_in[10]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "ir_in[11]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "ir_in[12]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "ir_in[13]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "ir_in[14]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "ir_in[15]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "m_a[0]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "m_a[1]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "m_a[2]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "m_a[3]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "m_a[4]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "m_a[5]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "m_a[6]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "m_a[7]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "m_a[8]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "m_a[9]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "m_a[10]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "m_a[11]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "m_a[12]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "m_a[13]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "m_a[14]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "m_a[15]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "rf_a1[0]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "rf_a1[1]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (10041): Inferred latch for "rf_a1[2]" at datapath.vhd(105) File: C:/Users/medha/Desktop/project/datapath.vhd Line: 105
Info (12128): Elaborating entity "T_reg" for hierarchy "DataPath:Main_Data|T_reg:T1" File: C:/Users/medha/Desktop/project/datapath.vhd Line: 93
Warning (10492): VHDL Process Statement warning at T_register.vhd(17): signal "w_enable" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/medha/Desktop/project/T_register.vhd Line: 17
Warning (10492): VHDL Process Statement warning at T_register.vhd(20): signal "storage" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/medha/Desktop/project/T_register.vhd Line: 20
Info (12128): Elaborating entity "rf" for hierarchy "DataPath:Main_Data|rf:reg_file" File: C:/Users/medha/Desktop/project/datapath.vhd Line: 97
Info (12128): Elaborating entity "sign_extend7" for hierarchy "DataPath:Main_Data|sign_extend7:se7" File: C:/Users/medha/Desktop/project/datapath.vhd Line: 98
Info (12128): Elaborating entity "sign_extend10" for hierarchy "DataPath:Main_Data|sign_extend10:se10" File: C:/Users/medha/Desktop/project/datapath.vhd Line: 99
Info (12128): Elaborating entity "Lshifter8" for hierarchy "DataPath:Main_Data|Lshifter8:l8" File: C:/Users/medha/Desktop/project/datapath.vhd Line: 100
Info (12128): Elaborating entity "Memory" for hierarchy "DataPath:Main_Data|Memory:mem" File: C:/Users/medha/Desktop/project/datapath.vhd Line: 101
Warning (10492): VHDL Process Statement warning at Memory.vhd(23): signal "memo" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/medha/Desktop/project/Memory.vhd Line: 23
Warning (10631): VHDL Process Statement warning at Memory.vhd(19): inferring latch(es) for signal or variable "mem_out", which holds its previous value in one or more paths through the process File: C:/Users/medha/Desktop/project/Memory.vhd Line: 19
Info (10041): Inferred latch for "mem_out[0]" at Memory.vhd(19) File: C:/Users/medha/Desktop/project/Memory.vhd Line: 19
Info (10041): Inferred latch for "mem_out[1]" at Memory.vhd(19) File: C:/Users/medha/Desktop/project/Memory.vhd Line: 19
Info (10041): Inferred latch for "mem_out[2]" at Memory.vhd(19) File: C:/Users/medha/Desktop/project/Memory.vhd Line: 19
Info (10041): Inferred latch for "mem_out[3]" at Memory.vhd(19) File: C:/Users/medha/Desktop/project/Memory.vhd Line: 19
Info (10041): Inferred latch for "mem_out[4]" at Memory.vhd(19) File: C:/Users/medha/Desktop/project/Memory.vhd Line: 19
Info (10041): Inferred latch for "mem_out[5]" at Memory.vhd(19) File: C:/Users/medha/Desktop/project/Memory.vhd Line: 19
Info (10041): Inferred latch for "mem_out[6]" at Memory.vhd(19) File: C:/Users/medha/Desktop/project/Memory.vhd Line: 19
Info (10041): Inferred latch for "mem_out[7]" at Memory.vhd(19) File: C:/Users/medha/Desktop/project/Memory.vhd Line: 19
Info (10041): Inferred latch for "mem_out[8]" at Memory.vhd(19) File: C:/Users/medha/Desktop/project/Memory.vhd Line: 19
Info (10041): Inferred latch for "mem_out[9]" at Memory.vhd(19) File: C:/Users/medha/Desktop/project/Memory.vhd Line: 19
Info (10041): Inferred latch for "mem_out[10]" at Memory.vhd(19) File: C:/Users/medha/Desktop/project/Memory.vhd Line: 19
Info (10041): Inferred latch for "mem_out[11]" at Memory.vhd(19) File: C:/Users/medha/Desktop/project/Memory.vhd Line: 19
Info (10041): Inferred latch for "mem_out[12]" at Memory.vhd(19) File: C:/Users/medha/Desktop/project/Memory.vhd Line: 19
Info (10041): Inferred latch for "mem_out[13]" at Memory.vhd(19) File: C:/Users/medha/Desktop/project/Memory.vhd Line: 19
Info (10041): Inferred latch for "mem_out[14]" at Memory.vhd(19) File: C:/Users/medha/Desktop/project/Memory.vhd Line: 19
Info (10041): Inferred latch for "mem_out[15]" at Memory.vhd(19) File: C:/Users/medha/Desktop/project/Memory.vhd Line: 19
Info (12128): Elaborating entity "alu" for hierarchy "DataPath:Main_Data|alu:alu_comp" File: C:/Users/medha/Desktop/project/datapath.vhd Line: 102
Warning (10036): Verilog HDL or VHDL warning at ALU.vhd(59): object "s6" assigned a value but never read File: C:/Users/medha/Desktop/project/ALU.vhd Line: 59
Warning (10036): Verilog HDL or VHDL warning at ALU.vhd(59): object "s7" assigned a value but never read File: C:/Users/medha/Desktop/project/ALU.vhd Line: 59
Warning (10492): VHDL Process Statement warning at ALU.vhd(95): signal "s1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/medha/Desktop/project/ALU.vhd Line: 95
Warning (10492): VHDL Process Statement warning at ALU.vhd(96): signal "s1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/medha/Desktop/project/ALU.vhd Line: 96
Warning (10492): VHDL Process Statement warning at ALU.vhd(101): signal "s8" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/medha/Desktop/project/ALU.vhd Line: 101
Warning (10492): VHDL Process Statement warning at ALU.vhd(102): signal "s8" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/medha/Desktop/project/ALU.vhd Line: 102
Warning (10492): VHDL Process Statement warning at ALU.vhd(107): signal "s2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/medha/Desktop/project/ALU.vhd Line: 107
Warning (10492): VHDL Process Statement warning at ALU.vhd(108): signal "s2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/medha/Desktop/project/ALU.vhd Line: 108
Warning (10492): VHDL Process Statement warning at ALU.vhd(113): signal "s3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/medha/Desktop/project/ALU.vhd Line: 113
Warning (10492): VHDL Process Statement warning at ALU.vhd(114): signal "s3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/medha/Desktop/project/ALU.vhd Line: 114
Warning (10492): VHDL Process Statement warning at ALU.vhd(119): signal "s4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/medha/Desktop/project/ALU.vhd Line: 119
Warning (10492): VHDL Process Statement warning at ALU.vhd(120): signal "s4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/medha/Desktop/project/ALU.vhd Line: 120
Warning (10492): VHDL Process Statement warning at ALU.vhd(125): signal "s5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/medha/Desktop/project/ALU.vhd Line: 125
Warning (10492): VHDL Process Statement warning at ALU.vhd(126): signal "s5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/medha/Desktop/project/ALU.vhd Line: 126
Info (12128): Elaborating entity "adder_16_bit" for hierarchy "DataPath:Main_Data|alu:alu_comp|adder_16_bit:add_instance" File: C:/Users/medha/Desktop/project/ALU.vhd Line: 62
Info (12128): Elaborating entity "full_adder" for hierarchy "DataPath:Main_Data|alu:alu_comp|adder_16_bit:add_instance|full_adder:fadd0" File: C:/Users/medha/Desktop/project/adder_16_bit.vhd Line: 24
Info (12128): Elaborating entity "sub_16_bit" for hierarchy "DataPath:Main_Data|alu:alu_comp|sub_16_bit:sub_instance" File: C:/Users/medha/Desktop/project/ALU.vhd Line: 66
Info (12128): Elaborating entity "and_16_bit" for hierarchy "DataPath:Main_Data|alu:alu_comp|and_16_bit:and_instance" File: C:/Users/medha/Desktop/project/ALU.vhd Line: 70
Info (12128): Elaborating entity "imp_16_bit" for hierarchy "DataPath:Main_Data|alu:alu_comp|imp_16_bit:imp_16_instance" File: C:/Users/medha/Desktop/project/ALU.vhd Line: 74
Info (12128): Elaborating entity "or_16_bit" for hierarchy "DataPath:Main_Data|alu:alu_comp|or_16_bit:or_16_instance" File: C:/Users/medha/Desktop/project/ALU.vhd Line: 79
Info (12128): Elaborating entity "mul_16_bit" for hierarchy "DataPath:Main_Data|alu:alu_comp|mul_16_bit:mul_16_instance" File: C:/Users/medha/Desktop/project/ALU.vhd Line: 84
Info (12128): Elaborating entity "FSM" for hierarchy "FSM:Main_FSM" File: C:/Users/medha/Desktop/project/cpu.vhd Line: 39
Warning (10492): VHDL Process Statement warning at fsm.vhd(121): signal "z" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/medha/Desktop/project/fsm.vhd Line: 121
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 108 warnings
    Info: Peak virtual memory: 4787 megabytes
    Info: Processing ended: Mon Dec 04 18:48:45 2023
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:06


