Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Mon Apr 28 12:54:52 2025
| Host         : n284 running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vga_test_timing_summary_routed.rpt -pb vga_test_timing_summary_routed.pb -rpx vga_test_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_test
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                Violations  
---------  ----------------  -----------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                1000        
TIMING-18  Warning           Missing input or output delay              15          
ULMTCS-2   Warning           Control Sets use limits require reduction  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4840)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (14450)
5. checking no_input_delay (17)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4840)
---------------------------
 There are 4800 register/latch pins with no clock driven by root clock pin: tm_clk (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga_c/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga_c/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (14450)
----------------------------------------------------
 There are 14450 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.784        0.000                      0                    6        0.244        0.000                      0                    6        4.500        0.000                       0                    60  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.784        0.000                      0                    6        0.244        0.000                      0                    6        4.500        0.000                       0                    60  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.784ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.244ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.784ns  (required time - arrival time)
  Source:                 vga_c/h_count_reg_reg[3]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tile_mem/char_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.175ns  (logic 2.507ns (30.667%)  route 5.668ns (69.333%))
  Logic Levels:           9  (LUT6=4 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.729     5.250    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X33Y134        FDCE                                         r  vga_c/h_count_reg_reg[3]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y134        FDCE (Prop_fdce_C_Q)         0.419     5.669 r  vga_c/h_count_reg_reg[3]_rep__2/Q
                         net (fo=120, routed)         2.604     8.273    tile_mem/char_reg[1]_i_934_0
    SLICE_X34Y92         LUT6 (Prop_lut6_I4_O)        0.296     8.569 r  tile_mem/char[1]_i_1961/O
                         net (fo=1, routed)           0.000     8.569    tile_mem/char[1]_i_1961_n_0
    SLICE_X34Y92         MUXF7 (Prop_muxf7_I0_O)      0.209     8.778 r  tile_mem/char_reg[1]_i_956/O
                         net (fo=1, routed)           0.000     8.778    tile_mem/char_reg[1]_i_956_n_0
    SLICE_X34Y92         MUXF8 (Prop_muxf8_I1_O)      0.088     8.866 r  tile_mem/char_reg[1]_i_421/O
                         net (fo=1, routed)           1.621    10.487    tile_mem/char_reg[1]_i_421_n_0
    SLICE_X29Y108        LUT6 (Prop_lut6_I3_O)        0.319    10.806 r  tile_mem/char[1]_i_156/O
                         net (fo=1, routed)           0.000    10.806    tile_mem/char[1]_i_156_n_0
    SLICE_X29Y108        MUXF7 (Prop_muxf7_I1_O)      0.245    11.051 r  tile_mem/char_reg[1]_i_77/O
                         net (fo=1, routed)           0.000    11.051    tile_mem/char_reg[1]_i_77_n_0
    SLICE_X29Y108        MUXF8 (Prop_muxf8_I0_O)      0.104    11.155 r  tile_mem/char_reg[1]_i_40/O
                         net (fo=1, routed)           0.717    11.871    tile_mem/char_reg[1]_i_40_n_0
    SLICE_X27Y120        LUT6 (Prop_lut6_I5_O)        0.316    12.187 r  tile_mem/char[1]_i_13/O
                         net (fo=1, routed)           0.000    12.187    tile_mem/char[1]_i_13_n_0
    SLICE_X27Y120        MUXF7 (Prop_muxf7_I0_O)      0.212    12.399 r  tile_mem/char_reg[1]_i_4/O
                         net (fo=1, routed)           0.727    13.126    tile_mem/char_reg[1]_i_4_n_0
    SLICE_X27Y133        LUT6 (Prop_lut6_I2_O)        0.299    13.425 r  tile_mem/char[1]_i_1/O
                         net (fo=1, routed)           0.000    13.425    tile_mem/char[1]_i_1_n_0
    SLICE_X27Y133        FDCE                                         r  tile_mem/char_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.605    14.946    tile_mem/clk_100MHz_IBUF_BUFG
    SLICE_X27Y133        FDCE                                         r  tile_mem/char_reg[1]/C
                         clock pessimism              0.267    15.213    
                         clock uncertainty           -0.035    15.178    
    SLICE_X27Y133        FDCE (Setup_fdce_C_D)        0.031    15.209    tile_mem/char_reg[1]
  -------------------------------------------------------------------
                         required time                         15.209    
                         arrival time                         -13.425    
  -------------------------------------------------------------------
                         slack                                  1.784    

Slack (MET) :             5.522ns  (required time - arrival time)
  Source:                 vga_c/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.438ns  (logic 1.317ns (29.673%)  route 3.121ns (70.327%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.725     5.246    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X29Y130        FDCE                                         r  vga_c/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y130        FDCE (Prop_fdce_C_Q)         0.419     5.665 f  vga_c/v_count_reg_reg[2]/Q
                         net (fo=18, routed)          1.435     7.100    vga_c/v_count_reg_reg[2]_0[2]
    SLICE_X26Y133        LUT4 (Prop_lut4_I1_O)        0.324     7.424 r  vga_c/g0_b4__1/O
                         net (fo=1, routed)           0.958     8.381    vga_c/g0_b4__1_n_0
    SLICE_X28Y134        LUT5 (Prop_lut5_I0_O)        0.326     8.707 f  vga_c/rgb_reg[11]_i_6/O
                         net (fo=1, routed)           0.280     8.987    vga_c/rgb_reg[11]_i_6_n_0
    SLICE_X28Y134        LUT6 (Prop_lut6_I1_O)        0.124     9.111 f  vga_c/rgb_reg[11]_i_3/O
                         net (fo=1, routed)           0.450     9.561    vga_c/rgb_reg[11]_i_3_n_0
    SLICE_X27Y133        LUT6 (Prop_lut6_I5_O)        0.124     9.685 r  vga_c/rgb_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     9.685    r
    SLICE_X27Y133        FDCE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.605    14.946    clk_100MHz_IBUF_BUFG
    SLICE_X27Y133        FDCE                                         r  rgb_reg_reg[11]/C
                         clock pessimism              0.267    15.213    
                         clock uncertainty           -0.035    15.178    
    SLICE_X27Y133        FDCE (Setup_fdce_C_D)        0.029    15.207    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         15.207    
                         arrival time                          -9.685    
  -------------------------------------------------------------------
                         slack                                  5.522    

Slack (MET) :             6.942ns  (required time - arrival time)
  Source:                 vga_c/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_c/v_sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.018ns  (logic 0.828ns (27.439%)  route 2.190ns (72.561%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.728     5.249    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X28Y132        FDCE                                         r  vga_c/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y132        FDCE (Prop_fdce_C_Q)         0.456     5.705 f  vga_c/v_count_reg_reg[0]/Q
                         net (fo=20, routed)          0.860     6.565    vga_c/v_count_reg_reg[2]_0[0]
    SLICE_X28Y133        LUT2 (Prop_lut2_I0_O)        0.124     6.689 f  vga_c/v_sync_reg_i_3/O
                         net (fo=1, routed)           0.670     7.359    vga_c/v_sync_reg_i_3_n_0
    SLICE_X28Y133        LUT6 (Prop_lut6_I4_O)        0.124     7.483 f  vga_c/v_sync_reg_i_2/O
                         net (fo=1, routed)           0.660     8.143    vga_c/v_sync_reg_i_2_n_0
    SLICE_X27Y133        LUT6 (Prop_lut6_I5_O)        0.124     8.267 r  vga_c/v_sync_reg_i_1/O
                         net (fo=1, routed)           0.000     8.267    vga_c/v_sync_next
    SLICE_X27Y133        FDCE                                         r  vga_c/v_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.605    14.946    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X27Y133        FDCE                                         r  vga_c/v_sync_reg_reg/C
                         clock pessimism              0.267    15.213    
                         clock uncertainty           -0.035    15.178    
    SLICE_X27Y133        FDCE (Setup_fdce_C_D)        0.031    15.209    vga_c/v_sync_reg_reg
  -------------------------------------------------------------------
                         required time                         15.209    
                         arrival time                          -8.267    
  -------------------------------------------------------------------
                         slack                                  6.942    

Slack (MET) :             7.874ns  (required time - arrival time)
  Source:                 vga_c/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_c/h_sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.018ns  (logic 0.580ns (28.747%)  route 1.438ns (71.253%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.718     5.239    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X41Y122        FDCE                                         r  vga_c/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y122        FDCE (Prop_fdce_C_Q)         0.456     5.695 r  vga_c/h_count_reg_reg[4]/Q
                         net (fo=55, routed)          1.438     7.133    vga_c/Q[1]
    SLICE_X29Y130        LUT6 (Prop_lut6_I5_O)        0.124     7.257 r  vga_c/h_sync_reg_i_1/O
                         net (fo=1, routed)           0.000     7.257    vga_c/h_sync_next
    SLICE_X29Y130        FDCE                                         r  vga_c/h_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.600    14.941    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X29Y130        FDCE                                         r  vga_c/h_sync_reg_reg/C
                         clock pessimism              0.196    15.137    
                         clock uncertainty           -0.035    15.102    
    SLICE_X29Y130        FDCE (Setup_fdce_C_D)        0.029    15.131    vga_c/h_sync_reg_reg
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                          -7.257    
  -------------------------------------------------------------------
                         slack                                  7.874    

Slack (MET) :             8.429ns  (required time - arrival time)
  Source:                 vga_c/r_25MHz_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_c/r_25MHz_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.610ns  (logic 0.746ns (46.325%)  route 0.864ns (53.675%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.251ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.730     5.251    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X21Y117        FDCE                                         r  vga_c/r_25MHz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y117        FDCE (Prop_fdce_C_Q)         0.419     5.670 r  vga_c/r_25MHz_reg[1]/Q
                         net (fo=2, routed)           0.864     6.535    vga_c/r_25MHz[1]
    SLICE_X21Y117        LUT2 (Prop_lut2_I1_O)        0.327     6.862 r  vga_c/r_25MHz[1]_i_1/O
                         net (fo=1, routed)           0.000     6.862    vga_c/p_0_in[1]
    SLICE_X21Y117        FDCE                                         r  vga_c/r_25MHz_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.605    14.946    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X21Y117        FDCE                                         r  vga_c/r_25MHz_reg[1]/C
                         clock pessimism              0.305    15.251    
                         clock uncertainty           -0.035    15.216    
    SLICE_X21Y117        FDCE (Setup_fdce_C_D)        0.075    15.291    vga_c/r_25MHz_reg[1]
  -------------------------------------------------------------------
                         required time                         15.291    
                         arrival time                          -6.862    
  -------------------------------------------------------------------
                         slack                                  8.429    

Slack (MET) :             8.908ns  (required time - arrival time)
  Source:                 vga_c/r_25MHz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_c/r_25MHz_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.580ns (53.444%)  route 0.505ns (46.556%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.251ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.730     5.251    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X21Y117        FDCE                                         r  vga_c/r_25MHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y117        FDCE (Prop_fdce_C_Q)         0.456     5.707 f  vga_c/r_25MHz_reg[0]/Q
                         net (fo=3, routed)           0.505     6.213    vga_c/r_25MHz[0]
    SLICE_X21Y117        LUT1 (Prop_lut1_I0_O)        0.124     6.337 r  vga_c/r_25MHz[0]_i_1/O
                         net (fo=1, routed)           0.000     6.337    vga_c/p_0_in[0]
    SLICE_X21Y117        FDCE                                         r  vga_c/r_25MHz_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.605    14.946    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X21Y117        FDCE                                         r  vga_c/r_25MHz_reg[0]/C
                         clock pessimism              0.305    15.251    
                         clock uncertainty           -0.035    15.216    
    SLICE_X21Y117        FDCE (Setup_fdce_C_D)        0.029    15.245    vga_c/r_25MHz_reg[0]
  -------------------------------------------------------------------
                         required time                         15.245    
                         arrival time                          -6.337    
  -------------------------------------------------------------------
                         slack                                  8.908    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 vga_c/r_25MHz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_c/r_25MHz_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.639     1.523    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X21Y117        FDCE                                         r  vga_c/r_25MHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y117        FDCE (Prop_fdce_C_Q)         0.141     1.664 r  vga_c/r_25MHz_reg[0]/Q
                         net (fo=3, routed)           0.168     1.832    vga_c/r_25MHz[0]
    SLICE_X21Y117        LUT2 (Prop_lut2_I0_O)        0.042     1.874 r  vga_c/r_25MHz[1]_i_1/O
                         net (fo=1, routed)           0.000     1.874    vga_c/p_0_in[1]
    SLICE_X21Y117        FDCE                                         r  vga_c/r_25MHz_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.911     2.039    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X21Y117        FDCE                                         r  vga_c/r_25MHz_reg[1]/C
                         clock pessimism             -0.516     1.523    
    SLICE_X21Y117        FDCE (Hold_fdce_C_D)         0.107     1.630    vga_c/r_25MHz_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 vga_c/r_25MHz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_c/r_25MHz_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.639     1.523    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X21Y117        FDCE                                         r  vga_c/r_25MHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y117        FDCE (Prop_fdce_C_Q)         0.141     1.664 f  vga_c/r_25MHz_reg[0]/Q
                         net (fo=3, routed)           0.168     1.832    vga_c/r_25MHz[0]
    SLICE_X21Y117        LUT1 (Prop_lut1_I0_O)        0.045     1.877 r  vga_c/r_25MHz[0]_i_1/O
                         net (fo=1, routed)           0.000     1.877    vga_c/p_0_in[0]
    SLICE_X21Y117        FDCE                                         r  vga_c/r_25MHz_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.911     2.039    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X21Y117        FDCE                                         r  vga_c/r_25MHz_reg[0]/C
                         clock pessimism             -0.516     1.523    
    SLICE_X21Y117        FDCE (Hold_fdce_C_D)         0.091     1.614    vga_c/r_25MHz_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 vga_c/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_c/h_sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.226ns (51.620%)  route 0.212ns (48.380%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.635     1.519    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X33Y130        FDCE                                         r  vga_c/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y130        FDCE (Prop_fdce_C_Q)         0.128     1.647 r  vga_c/h_count_reg_reg[7]/Q
                         net (fo=8, routed)           0.212     1.858    vga_c/t_x[4]
    SLICE_X29Y130        LUT6 (Prop_lut6_I0_O)        0.098     1.956 r  vga_c/h_sync_reg_i_1/O
                         net (fo=1, routed)           0.000     1.956    vga_c/h_sync_next
    SLICE_X29Y130        FDCE                                         r  vga_c/h_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.907     2.035    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X29Y130        FDCE                                         r  vga_c/h_sync_reg_reg/C
                         clock pessimism             -0.482     1.553    
    SLICE_X29Y130        FDCE (Hold_fdce_C_D)         0.091     1.644    vga_c/h_sync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 vga_c/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_c/v_sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.226ns (49.212%)  route 0.233ns (50.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.637     1.521    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X28Y132        FDCE                                         r  vga_c/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y132        FDCE (Prop_fdce_C_Q)         0.128     1.649 r  vga_c/v_count_reg_reg[9]/Q
                         net (fo=7, routed)           0.233     1.882    vga_c/t_y[6]
    SLICE_X27Y133        LUT6 (Prop_lut6_I3_O)        0.098     1.980 r  vga_c/v_sync_reg_i_1/O
                         net (fo=1, routed)           0.000     1.980    vga_c/v_sync_next
    SLICE_X27Y133        FDCE                                         r  vga_c/v_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.911     2.039    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X27Y133        FDCE                                         r  vga_c/v_sync_reg_reg/C
                         clock pessimism             -0.482     1.557    
    SLICE_X27Y133        FDCE (Hold_fdce_C_D)         0.092     1.649    vga_c/v_sync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 vga_c/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.186ns (35.968%)  route 0.331ns (64.032%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.639     1.523    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X33Y134        FDCE                                         r  vga_c/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y134        FDCE (Prop_fdce_C_Q)         0.141     1.664 r  vga_c/h_count_reg_reg[1]/Q
                         net (fo=11, routed)          0.331     1.995    vga_c/x[1]
    SLICE_X27Y133        LUT6 (Prop_lut6_I3_O)        0.045     2.040 r  vga_c/rgb_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     2.040    r
    SLICE_X27Y133        FDCE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.911     2.039    clk_100MHz_IBUF_BUFG
    SLICE_X27Y133        FDCE                                         r  rgb_reg_reg[11]/C
                         clock pessimism             -0.482     1.557    
    SLICE_X27Y133        FDCE (Hold_fdce_C_D)         0.091     1.648    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 vga_c/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tile_mem/char_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.231ns (28.325%)  route 0.585ns (71.675%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.637     1.521    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X28Y132        FDCE                                         r  vga_c/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y132        FDCE (Prop_fdce_C_Q)         0.141     1.662 f  vga_c/v_count_reg_reg[5]/Q
                         net (fo=12, routed)          0.298     1.960    vga_c/t_y[2]
    SLICE_X27Y132        LUT6 (Prop_lut6_I1_O)        0.045     2.005 r  vga_c/char[1]_i_7/O
                         net (fo=1, routed)           0.287     2.291    tile_mem/char_reg[1]_2
    SLICE_X27Y133        LUT6 (Prop_lut6_I5_O)        0.045     2.336 r  tile_mem/char[1]_i_1/O
                         net (fo=1, routed)           0.000     2.336    tile_mem/char[1]_i_1_n_0
    SLICE_X27Y133        FDCE                                         r  tile_mem/char_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.911     2.039    tile_mem/clk_100MHz_IBUF_BUFG
    SLICE_X27Y133        FDCE                                         r  tile_mem/char_reg[1]/C
                         clock pessimism             -0.482     1.557    
    SLICE_X27Y133        FDCE (Hold_fdce_C_D)         0.092     1.649    tile_mem/char_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           2.336    
  -------------------------------------------------------------------
                         slack                                  0.688    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X27Y133  rgb_reg_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X27Y133  tile_mem/char_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X33Y134  vga_c/h_count_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X33Y134  vga_c/h_count_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X33Y134  vga_c/h_count_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X27Y133  vga_c/h_count_reg_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X29Y130  vga_c/h_count_reg_reg[3]_rep/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X29Y130  vga_c/h_count_reg_reg[3]_rep__0/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X33Y134  vga_c/h_count_reg_reg[3]_rep__1/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X27Y133  rgb_reg_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X27Y133  rgb_reg_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X27Y133  tile_mem/char_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X27Y133  tile_mem/char_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y134  vga_c/h_count_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y134  vga_c/h_count_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y134  vga_c/h_count_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y134  vga_c/h_count_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y134  vga_c/h_count_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y134  vga_c/h_count_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X27Y133  rgb_reg_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X27Y133  rgb_reg_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X27Y133  tile_mem/char_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X27Y133  tile_mem/char_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y134  vga_c/h_count_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y134  vga_c/h_count_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y134  vga_c/h_count_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y134  vga_c/h_count_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y134  vga_c/h_count_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y134  vga_c/h_count_reg_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         14420 Endpoints
Min Delay         14420 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tile_mem/tile_data_reg[1245][0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        52.101ns  (logic 1.441ns (2.766%)  route 50.660ns (97.234%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=4879, routed)       50.660    52.101    tile_mem/reset_IBUF
    SLICE_X48Y64         FDCE                                         f  tile_mem/tile_data_reg[1245][0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tile_mem/tile_data_reg[2596][0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        52.097ns  (logic 1.441ns (2.767%)  route 50.655ns (97.233%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=4879, routed)       50.655    52.097    tile_mem/reset_IBUF
    SLICE_X49Y64         FDCE                                         f  tile_mem/tile_data_reg[2596][0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tile_mem/tile_data_reg[2592][0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        51.960ns  (logic 1.441ns (2.774%)  route 50.519ns (97.226%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=4879, routed)       50.519    51.960    tile_mem/reset_IBUF
    SLICE_X48Y65         FDCE                                         f  tile_mem/tile_data_reg[2592][0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tile_mem/tile_data_reg[2594][0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        51.956ns  (logic 1.441ns (2.774%)  route 50.515ns (97.226%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=4879, routed)       50.515    51.956    tile_mem/reset_IBUF
    SLICE_X49Y65         FDCE                                         f  tile_mem/tile_data_reg[2594][0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tile_mem/tile_data_reg[2586][0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        51.809ns  (logic 1.441ns (2.782%)  route 50.368ns (97.218%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=4879, routed)       50.368    51.809    tile_mem/reset_IBUF
    SLICE_X48Y66         FDCE                                         f  tile_mem/tile_data_reg[2586][0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tile_mem/tile_data_reg[2587][0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        51.805ns  (logic 1.441ns (2.782%)  route 50.364ns (97.218%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=4879, routed)       50.364    51.805    tile_mem/reset_IBUF
    SLICE_X49Y66         FDCE                                         f  tile_mem/tile_data_reg[2587][0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tile_mem/tile_data_reg[2580][0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        51.659ns  (logic 1.441ns (2.790%)  route 50.217ns (97.210%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=4879, routed)       50.217    51.659    tile_mem/reset_IBUF
    SLICE_X48Y67         FDCE                                         f  tile_mem/tile_data_reg[2580][0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tile_mem/tile_data_reg[2584][0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        51.654ns  (logic 1.441ns (2.790%)  route 50.213ns (97.210%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=4879, routed)       50.213    51.654    tile_mem/reset_IBUF
    SLICE_X49Y67         FDCE                                         f  tile_mem/tile_data_reg[2584][0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tile_mem/tile_data_reg[4036][0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        51.508ns  (logic 1.441ns (2.798%)  route 50.067ns (97.202%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=4879, routed)       50.067    51.508    tile_mem/reset_IBUF
    SLICE_X48Y68         FDCE                                         f  tile_mem/tile_data_reg[4036][0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tile_mem/tile_data_reg[2675][0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        51.504ns  (logic 1.441ns (2.798%)  route 50.062ns (97.202%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=4879, routed)       50.062    51.504    tile_mem/reset_IBUF
    SLICE_X49Y68         FDCE                                         f  tile_mem/tile_data_reg[2675][0]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tm_wt_x_in[3]
                            (input port)
  Destination:            tile_mem/tile_data_reg[4268][0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.025ns  (logic 0.248ns (24.230%)  route 0.777ns (75.770%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G2                                                0.000     0.000 r  tm_wt_x_in[3] (IN)
                         net (fo=0)                   0.000     0.000    tm_wt_x_in[3]
    G2                   IBUF (Prop_ibuf_I_O)         0.203     0.203 r  tm_wt_x_in_IBUF[3]_inst/O
                         net (fo=3575, routed)        0.607     0.811    tile_mem/tm_wt_x_in_IBUF[3]
    SLICE_X55Y97         LUT6 (Prop_lut6_I0_O)        0.045     0.856 r  tile_mem/tile_data[4268][0]_i_1/O
                         net (fo=1, routed)           0.169     1.025    tile_mem/tile_data8536_out
    SLICE_X55Y97         FDCE                                         r  tile_mem/tile_data_reg[4268][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tm_wt_x_in[3]
                            (input port)
  Destination:            tile_mem/tile_data_reg[4185][0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.039ns  (logic 0.248ns (23.895%)  route 0.791ns (76.105%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G2                                                0.000     0.000 r  tm_wt_x_in[3] (IN)
                         net (fo=0)                   0.000     0.000    tm_wt_x_in[3]
    G2                   IBUF (Prop_ibuf_I_O)         0.203     0.203 r  tm_wt_x_in_IBUF[3]_inst/O
                         net (fo=3575, routed)        0.622     0.825    tile_mem/tm_wt_x_in_IBUF[3]
    SLICE_X57Y97         LUT6 (Prop_lut6_I3_O)        0.045     0.870 r  tile_mem/tile_data[4185][0]_i_1/O
                         net (fo=1, routed)           0.169     1.039    tile_mem/tile_data[4185][0]_i_1_n_0
    SLICE_X57Y97         FDCE                                         r  tile_mem/tile_data_reg[4185][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tm_wt_x_in[3]
                            (input port)
  Destination:            tile_mem/tile_data_reg[4708][0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.042ns  (logic 0.248ns (23.835%)  route 0.794ns (76.165%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G2                                                0.000     0.000 f  tm_wt_x_in[3] (IN)
                         net (fo=0)                   0.000     0.000    tm_wt_x_in[3]
    G2                   IBUF (Prop_ibuf_I_O)         0.203     0.203 f  tm_wt_x_in_IBUF[3]_inst/O
                         net (fo=3575, routed)        0.664     0.867    tile_mem/tm_wt_x_in_IBUF[3]
    SLICE_X56Y98         LUT6 (Prop_lut6_I1_O)        0.045     0.912 r  tile_mem/tile_data[4708][0]_i_1/O
                         net (fo=1, routed)           0.130     1.042    tile_mem/tile_data9416_out
    SLICE_X56Y98         FDCE                                         r  tile_mem/tile_data_reg[4708][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tm_wt_x_in[3]
                            (input port)
  Destination:            tile_mem/tile_data_reg[4186][0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.098ns  (logic 0.248ns (22.623%)  route 0.850ns (77.377%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G2                                                0.000     0.000 r  tm_wt_x_in[3] (IN)
                         net (fo=0)                   0.000     0.000    tm_wt_x_in[3]
    G2                   IBUF (Prop_ibuf_I_O)         0.203     0.203 r  tm_wt_x_in_IBUF[3]_inst/O
                         net (fo=3575, routed)        0.720     0.923    tile_mem/tm_wt_x_in_IBUF[3]
    SLICE_X56Y96         LUT6 (Prop_lut6_I2_O)        0.045     0.968 r  tile_mem/tile_data[4186][0]_i_1/O
                         net (fo=1, routed)           0.130     1.098    tile_mem/tile_data[4186][0]_i_1_n_0
    SLICE_X56Y96         FDCE                                         r  tile_mem/tile_data_reg[4186][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tm_wt_x_in[3]
                            (input port)
  Destination:            tile_mem/tile_data_reg[4187][0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.120ns  (logic 0.248ns (22.183%)  route 0.871ns (77.817%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G2                                                0.000     0.000 r  tm_wt_x_in[3] (IN)
                         net (fo=0)                   0.000     0.000    tm_wt_x_in[3]
    G2                   IBUF (Prop_ibuf_I_O)         0.203     0.203 r  tm_wt_x_in_IBUF[3]_inst/O
                         net (fo=3575, routed)        0.570     0.773    tile_mem/tm_wt_x_in_IBUF[3]
    SLICE_X57Y97         LUT6 (Prop_lut6_I2_O)        0.045     0.818 r  tile_mem/tile_data[4187][0]_i_1/O
                         net (fo=1, routed)           0.302     1.120    tile_mem/tile_data[4187][0]_i_1_n_0
    SLICE_X65Y97         FDCE                                         r  tile_mem/tile_data_reg[4187][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tm_wt_x_in[0]
                            (input port)
  Destination:            tile_mem/tile_data_reg[4671][0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.135ns  (logic 0.261ns (23.022%)  route 0.874ns (76.978%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  tm_wt_x_in[0] (IN)
                         net (fo=0)                   0.000     0.000    tm_wt_x_in[0]
    J1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  tm_wt_x_in_IBUF[0]_inst/O
                         net (fo=597, routed)         0.738     0.957    tile_mem/tm_wt_x_in_IBUF[0]
    SLICE_X52Y93         LUT5 (Prop_lut5_I3_O)        0.043     1.000 r  tile_mem/tile_data[4671][0]_i_1/O
                         net (fo=1, routed)           0.135     1.135    tile_mem/tile_data[4671][0]_i_1_n_0
    SLICE_X54Y93         FDCE                                         r  tile_mem/tile_data_reg[4671][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tm_wt_x_in[0]
                            (input port)
  Destination:            tile_mem/tile_data_reg[2610][0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.150ns  (logic 0.263ns (22.899%)  route 0.887ns (77.101%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 f  tm_wt_x_in[0] (IN)
                         net (fo=0)                   0.000     0.000    tm_wt_x_in[0]
    J1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 f  tm_wt_x_in_IBUF[0]_inst/O
                         net (fo=597, routed)         0.561     0.779    tile_mem/tm_wt_x_in_IBUF[0]
    SLICE_X53Y91         LUT6 (Prop_lut6_I4_O)        0.045     0.824 r  tile_mem/tile_data[2610][0]_i_1/O
                         net (fo=1, routed)           0.326     1.150    tile_mem/tile_data5220_out
    SLICE_X60Y91         FDCE                                         r  tile_mem/tile_data_reg[2610][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tm_wt_x_in[1]
                            (input port)
  Destination:            tile_mem/tile_data_reg[4722][0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.151ns  (logic 0.274ns (23.826%)  route 0.877ns (76.174%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  tm_wt_x_in[1] (IN)
                         net (fo=0)                   0.000     0.000    tm_wt_x_in[1]
    L2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  tm_wt_x_in_IBUF[1]_inst/O
                         net (fo=597, routed)         0.579     0.809    tile_mem/tm_wt_x_in_IBUF[1]
    SLICE_X54Y88         LUT5 (Prop_lut5_I2_O)        0.045     0.854 r  tile_mem/tile_data[4722][0]_i_1/O
                         net (fo=1, routed)           0.297     1.151    tile_mem/tile_data[4722][0]_i_1_n_0
    SLICE_X59Y87         FDCE                                         r  tile_mem/tile_data_reg[4722][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tm_wt_x_in[3]
                            (input port)
  Destination:            tile_mem/tile_data_reg[1559][0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.153ns  (logic 0.248ns (21.549%)  route 0.904ns (78.451%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G2                                                0.000     0.000 f  tm_wt_x_in[3] (IN)
                         net (fo=0)                   0.000     0.000    tm_wt_x_in[3]
    G2                   IBUF (Prop_ibuf_I_O)         0.203     0.203 f  tm_wt_x_in_IBUF[3]_inst/O
                         net (fo=3575, routed)        0.774     0.978    tile_mem/tm_wt_x_in_IBUF[3]
    SLICE_X54Y96         LUT6 (Prop_lut6_I5_O)        0.045     1.023 r  tile_mem/tile_data[1559][0]_i_1/O
                         net (fo=1, routed)           0.130     1.153    tile_mem/tile_data3118_out
    SLICE_X54Y96         FDCE                                         r  tile_mem/tile_data_reg[1559][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tm_wt_x_in[0]
                            (input port)
  Destination:            tile_mem/tile_data_reg[2585][0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.183ns  (logic 0.262ns (22.181%)  route 0.920ns (77.819%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  tm_wt_x_in[0] (IN)
                         net (fo=0)                   0.000     0.000    tm_wt_x_in[0]
    J1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  tm_wt_x_in_IBUF[0]_inst/O
                         net (fo=597, routed)         0.861     1.080    tile_mem/tm_wt_x_in_IBUF[0]
    SLICE_X50Y93         LUT5 (Prop_lut5_I3_O)        0.044     1.124 r  tile_mem/tile_data[2585][0]_i_1/O
                         net (fo=1, routed)           0.059     1.183    tile_mem/tile_data5170_out
    SLICE_X50Y93         FDCE                                         r  tile_mem/tile_data_reg[2585][0]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_c/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.199ns  (logic 4.436ns (33.613%)  route 8.762ns (66.387%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.728     5.249    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X28Y132        FDCE                                         r  vga_c/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y132        FDCE (Prop_fdce_C_Q)         0.456     5.705 f  vga_c/v_count_reg_reg[5]/Q
                         net (fo=12, routed)          1.196     6.901    vga_c/t_y[2]
    SLICE_X29Y133        LUT4 (Prop_lut4_I1_O)        0.152     7.053 r  vga_c/rgb_OBUF[11]_inst_i_2/O
                         net (fo=1, routed)           0.578     7.631    vga_c/rgb_OBUF[11]_inst_i_2_n_0
    SLICE_X28Y131        LUT6 (Prop_lut6_I0_O)        0.326     7.957 r  vga_c/rgb_OBUF[11]_inst_i_1/O
                         net (fo=12, routed)          6.988    14.946    rgb_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         3.502    18.448 r  rgb_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.448    rgb[3]
    N19                                                               r  rgb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_c/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.051ns  (logic 4.429ns (33.939%)  route 8.621ns (66.061%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.728     5.249    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X28Y132        FDCE                                         r  vga_c/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y132        FDCE (Prop_fdce_C_Q)         0.456     5.705 f  vga_c/v_count_reg_reg[5]/Q
                         net (fo=12, routed)          1.196     6.901    vga_c/t_y[2]
    SLICE_X29Y133        LUT4 (Prop_lut4_I1_O)        0.152     7.053 r  vga_c/rgb_OBUF[11]_inst_i_2/O
                         net (fo=1, routed)           0.578     7.631    vga_c/rgb_OBUF[11]_inst_i_2_n_0
    SLICE_X28Y131        LUT6 (Prop_lut6_I0_O)        0.326     7.957 r  vga_c/rgb_OBUF[11]_inst_i_1/O
                         net (fo=12, routed)          6.848    14.805    rgb_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    18.300 r  rgb_OBUF[8]_inst/O
                         net (fo=0)                   0.000    18.300    rgb[8]
    N18                                                               r  rgb[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_c/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.924ns  (logic 4.453ns (34.455%)  route 8.471ns (65.545%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.728     5.249    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X28Y132        FDCE                                         r  vga_c/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y132        FDCE (Prop_fdce_C_Q)         0.456     5.705 f  vga_c/v_count_reg_reg[5]/Q
                         net (fo=12, routed)          1.196     6.901    vga_c/t_y[2]
    SLICE_X29Y133        LUT4 (Prop_lut4_I1_O)        0.152     7.053 r  vga_c/rgb_OBUF[11]_inst_i_2/O
                         net (fo=1, routed)           0.578     7.631    vga_c/rgb_OBUF[11]_inst_i_2_n_0
    SLICE_X28Y131        LUT6 (Prop_lut6_I0_O)        0.326     7.957 r  vga_c/rgb_OBUF[11]_inst_i_1/O
                         net (fo=12, routed)          6.697    14.654    rgb_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.519    18.173 r  rgb_OBUF[10]_inst/O
                         net (fo=0)                   0.000    18.173    rgb[10]
    K18                                                               r  rgb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_c/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.757ns  (logic 4.437ns (34.783%)  route 8.320ns (65.217%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.728     5.249    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X28Y132        FDCE                                         r  vga_c/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y132        FDCE (Prop_fdce_C_Q)         0.456     5.705 f  vga_c/v_count_reg_reg[5]/Q
                         net (fo=12, routed)          1.196     6.901    vga_c/t_y[2]
    SLICE_X29Y133        LUT4 (Prop_lut4_I1_O)        0.152     7.053 r  vga_c/rgb_OBUF[11]_inst_i_2/O
                         net (fo=1, routed)           0.578     7.631    vga_c/rgb_OBUF[11]_inst_i_2_n_0
    SLICE_X28Y131        LUT6 (Prop_lut6_I0_O)        0.326     7.957 r  vga_c/rgb_OBUF[11]_inst_i_1/O
                         net (fo=12, routed)          6.546    14.503    rgb_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.503    18.007 r  rgb_OBUF[9]_inst/O
                         net (fo=0)                   0.000    18.007    rgb[9]
    L18                                                               r  rgb[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_c/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.628ns  (logic 4.459ns (35.308%)  route 8.169ns (64.692%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.728     5.249    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X28Y132        FDCE                                         r  vga_c/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y132        FDCE (Prop_fdce_C_Q)         0.456     5.705 f  vga_c/v_count_reg_reg[5]/Q
                         net (fo=12, routed)          1.196     6.901    vga_c/t_y[2]
    SLICE_X29Y133        LUT4 (Prop_lut4_I1_O)        0.152     7.053 r  vga_c/rgb_OBUF[11]_inst_i_2/O
                         net (fo=1, routed)           0.578     7.631    vga_c/rgb_OBUF[11]_inst_i_2_n_0
    SLICE_X28Y131        LUT6 (Prop_lut6_I0_O)        0.326     7.957 r  vga_c/rgb_OBUF[11]_inst_i_1/O
                         net (fo=12, routed)          6.395    14.353    rgb_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525    17.877 r  rgb_OBUF[11]_inst/O
                         net (fo=0)                   0.000    17.877    rgb[11]
    J18                                                               r  rgb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_c/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.473ns  (logic 4.455ns (35.715%)  route 8.018ns (64.285%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.728     5.249    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X28Y132        FDCE                                         r  vga_c/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y132        FDCE (Prop_fdce_C_Q)         0.456     5.705 f  vga_c/v_count_reg_reg[5]/Q
                         net (fo=12, routed)          1.196     6.901    vga_c/t_y[2]
    SLICE_X29Y133        LUT4 (Prop_lut4_I1_O)        0.152     7.053 r  vga_c/rgb_OBUF[11]_inst_i_2/O
                         net (fo=1, routed)           0.578     7.631    vga_c/rgb_OBUF[11]_inst_i_2_n_0
    SLICE_X28Y131        LUT6 (Prop_lut6_I0_O)        0.326     7.957 r  vga_c/rgb_OBUF[11]_inst_i_1/O
                         net (fo=12, routed)          6.245    14.202    rgb_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    17.723 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000    17.723    rgb[4]
    J17                                                               r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_c/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.326ns  (logic 4.458ns (36.168%)  route 7.868ns (63.832%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.728     5.249    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X28Y132        FDCE                                         r  vga_c/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y132        FDCE (Prop_fdce_C_Q)         0.456     5.705 f  vga_c/v_count_reg_reg[5]/Q
                         net (fo=12, routed)          1.196     6.901    vga_c/t_y[2]
    SLICE_X29Y133        LUT4 (Prop_lut4_I1_O)        0.152     7.053 r  vga_c/rgb_OBUF[11]_inst_i_2/O
                         net (fo=1, routed)           0.578     7.631    vga_c/rgb_OBUF[11]_inst_i_2_n_0
    SLICE_X28Y131        LUT6 (Prop_lut6_I0_O)        0.326     7.957 r  vga_c/rgb_OBUF[11]_inst_i_1/O
                         net (fo=12, routed)          6.094    14.051    rgb_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.524    17.575 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.575    rgb[2]
    J19                                                               r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_c/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.180ns  (logic 4.463ns (36.644%)  route 7.717ns (63.356%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.728     5.249    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X28Y132        FDCE                                         r  vga_c/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y132        FDCE (Prop_fdce_C_Q)         0.456     5.705 f  vga_c/v_count_reg_reg[5]/Q
                         net (fo=12, routed)          1.196     6.901    vga_c/t_y[2]
    SLICE_X29Y133        LUT4 (Prop_lut4_I1_O)        0.152     7.053 r  vga_c/rgb_OBUF[11]_inst_i_2/O
                         net (fo=1, routed)           0.578     7.631    vga_c/rgb_OBUF[11]_inst_i_2_n_0
    SLICE_X28Y131        LUT6 (Prop_lut6_I0_O)        0.326     7.957 r  vga_c/rgb_OBUF[11]_inst_i_1/O
                         net (fo=12, routed)          5.943    13.900    rgb_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529    17.429 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.429    rgb[6]
    G17                                                               r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_c/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.005ns  (logic 4.439ns (36.979%)  route 7.566ns (63.021%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.728     5.249    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X28Y132        FDCE                                         r  vga_c/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y132        FDCE (Prop_fdce_C_Q)         0.456     5.705 f  vga_c/v_count_reg_reg[5]/Q
                         net (fo=12, routed)          1.196     6.901    vga_c/t_y[2]
    SLICE_X29Y133        LUT4 (Prop_lut4_I1_O)        0.152     7.053 r  vga_c/rgb_OBUF[11]_inst_i_2/O
                         net (fo=1, routed)           0.578     7.631    vga_c/rgb_OBUF[11]_inst_i_2_n_0
    SLICE_X28Y131        LUT6 (Prop_lut6_I0_O)        0.326     7.957 r  vga_c/rgb_OBUF[11]_inst_i_1/O
                         net (fo=12, routed)          5.792    13.749    rgb_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.505    17.255 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.255    rgb[5]
    H17                                                               r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_c/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.873ns  (logic 4.458ns (37.546%)  route 7.415ns (62.454%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.728     5.249    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X28Y132        FDCE                                         r  vga_c/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y132        FDCE (Prop_fdce_C_Q)         0.456     5.705 f  vga_c/v_count_reg_reg[5]/Q
                         net (fo=12, routed)          1.196     6.901    vga_c/t_y[2]
    SLICE_X29Y133        LUT4 (Prop_lut4_I1_O)        0.152     7.053 r  vga_c/rgb_OBUF[11]_inst_i_2/O
                         net (fo=1, routed)           0.578     7.631    vga_c/rgb_OBUF[11]_inst_i_2_n_0
    SLICE_X28Y131        LUT6 (Prop_lut6_I0_O)        0.326     7.957 r  vga_c/rgb_OBUF[11]_inst_i_1/O
                         net (fo=12, routed)          5.641    13.598    rgb_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    17.122 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.122    rgb[0]
    G19                                                               r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_c/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_c/v_count_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.186ns (62.690%)  route 0.111ns (37.310%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.637     1.521    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X28Y132        FDCE                                         r  vga_c/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y132        FDCE (Prop_fdce_C_Q)         0.141     1.662 r  vga_c/v_count_reg_reg[1]/Q
                         net (fo=19, routed)          0.111     1.772    vga_c/v_count_reg_reg[2]_0[1]
    SLICE_X29Y132        LUT2 (Prop_lut2_I1_O)        0.045     1.817 r  vga_c/v_count_next[1]_i_1/O
                         net (fo=1, routed)           0.000     1.817    vga_c/v_count_next[1]_i_1_n_0
    SLICE_X29Y132        FDCE                                         r  vga_c/v_count_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_c/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_c/v_count_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.186ns (62.062%)  route 0.114ns (37.938%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.637     1.521    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X28Y132        FDCE                                         r  vga_c/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y132        FDCE (Prop_fdce_C_Q)         0.141     1.662 r  vga_c/v_count_reg_reg[1]/Q
                         net (fo=19, routed)          0.114     1.775    vga_c/v_count_reg_reg[2]_0[1]
    SLICE_X29Y132        LUT6 (Prop_lut6_I3_O)        0.045     1.820 r  vga_c/v_count_next[5]_i_1/O
                         net (fo=1, routed)           0.000     1.820    vga_c/v_count_next[5]_i_1_n_0
    SLICE_X29Y132        FDCE                                         r  vga_c/v_count_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_c/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_c/h_count_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.186ns (53.363%)  route 0.163ns (46.637%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.639     1.523    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X33Y134        FDCE                                         r  vga_c/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y134        FDCE (Prop_fdce_C_Q)         0.141     1.664 f  vga_c/h_count_reg_reg[0]/Q
                         net (fo=13, routed)          0.163     1.826    vga_c/x[0]
    SLICE_X33Y132        LUT1 (Prop_lut1_I0_O)        0.045     1.871 r  vga_c/h_count_next[0]_i_1/O
                         net (fo=1, routed)           0.000     1.871    vga_c/h_count_next_0[0]
    SLICE_X33Y132        FDCE                                         r  vga_c/h_count_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_c/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_c/h_count_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.189ns (53.761%)  route 0.163ns (46.239%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.639     1.523    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X33Y134        FDCE                                         r  vga_c/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y134        FDCE (Prop_fdce_C_Q)         0.141     1.664 r  vga_c/h_count_reg_reg[0]/Q
                         net (fo=13, routed)          0.163     1.826    vga_c/x[0]
    SLICE_X33Y132        LUT2 (Prop_lut2_I1_O)        0.048     1.874 r  vga_c/h_count_next[1]_i_1/O
                         net (fo=1, routed)           0.000     1.874    vga_c/h_count_next_0[1]
    SLICE_X33Y132        FDCE                                         r  vga_c/h_count_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_c/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_c/v_count_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.408ns  (logic 0.226ns (55.354%)  route 0.182ns (44.646%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.637     1.521    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X28Y132        FDCE                                         r  vga_c/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y132        FDCE (Prop_fdce_C_Q)         0.128     1.649 r  vga_c/v_count_reg_reg[7]/Q
                         net (fo=10, routed)          0.182     1.831    vga_c/t_y[4]
    SLICE_X29Y132        LUT6 (Prop_lut6_I4_O)        0.098     1.929 r  vga_c/v_count_next[9]_i_2/O
                         net (fo=1, routed)           0.000     1.929    vga_c/v_count_next[9]_i_2_n_0
    SLICE_X29Y132        FDCE                                         r  vga_c/v_count_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_c/h_count_reg_reg[3]_rep__8/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_c/h_count_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.411ns  (logic 0.183ns (44.529%)  route 0.228ns (55.471%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.635     1.519    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X33Y130        FDCE                                         r  vga_c/h_count_reg_reg[3]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y130        FDCE (Prop_fdce_C_Q)         0.141     1.660 r  vga_c/h_count_reg_reg[3]_rep__8/Q
                         net (fo=5, routed)           0.228     1.888    vga_c/h_count_reg_reg[3]_rep__8_0
    SLICE_X33Y131        LUT4 (Prop_lut4_I0_O)        0.042     1.930 r  vga_c/h_count_next[3]_i_1/O
                         net (fo=1, routed)           0.000     1.930    vga_c/h_count_next_0[3]
    SLICE_X33Y131        FDCE                                         r  vga_c/h_count_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_c/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_c/h_count_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.413ns  (logic 0.226ns (54.764%)  route 0.187ns (45.236%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.635     1.519    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X33Y130        FDCE                                         r  vga_c/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y130        FDCE (Prop_fdce_C_Q)         0.128     1.647 r  vga_c/h_count_reg_reg[7]/Q
                         net (fo=8, routed)           0.187     1.833    vga_c/t_x[4]
    SLICE_X33Y131        LUT5 (Prop_lut5_I0_O)        0.098     1.931 r  vga_c/h_count_next[8]_i_1/O
                         net (fo=1, routed)           0.000     1.931    vga_c/h_count_next_0[8]
    SLICE_X33Y131        FDCE                                         r  vga_c/h_count_next_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_c/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_c/v_count_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.223ns (50.478%)  route 0.219ns (49.522%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.635     1.519    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X29Y130        FDCE                                         r  vga_c/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y130        FDCE (Prop_fdce_C_Q)         0.128     1.647 r  vga_c/v_count_reg_reg[3]/Q
                         net (fo=10, routed)          0.219     1.865    vga_c/t_y[0]
    SLICE_X28Y130        LUT5 (Prop_lut5_I4_O)        0.095     1.960 r  vga_c/v_count_next[3]_i_1/O
                         net (fo=1, routed)           0.000     1.960    vga_c/v_count_next[3]_i_1_n_0
    SLICE_X28Y130        FDCE                                         r  vga_c/v_count_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_c/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_c/v_count_next_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.445ns  (logic 0.185ns (41.530%)  route 0.260ns (58.470%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.637     1.521    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X28Y132        FDCE                                         r  vga_c/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y132        FDCE (Prop_fdce_C_Q)         0.141     1.662 r  vga_c/v_count_reg_reg[5]/Q
                         net (fo=12, routed)          0.260     1.922    vga_c/t_y[2]
    SLICE_X29Y132        LUT4 (Prop_lut4_I1_O)        0.044     1.966 r  vga_c/v_count_next[7]_i_1/O
                         net (fo=1, routed)           0.000     1.966    vga_c/v_count_next[7]_i_1_n_0
    SLICE_X29Y132        FDCE                                         r  vga_c/v_count_next_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_c/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_c/v_count_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.446ns  (logic 0.186ns (41.661%)  route 0.260ns (58.339%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.637     1.521    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X28Y132        FDCE                                         r  vga_c/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y132        FDCE (Prop_fdce_C_Q)         0.141     1.662 r  vga_c/v_count_reg_reg[5]/Q
                         net (fo=12, routed)          0.260     1.922    vga_c/t_y[2]
    SLICE_X29Y132        LUT3 (Prop_lut3_I1_O)        0.045     1.967 r  vga_c/v_count_next[6]_i_1/O
                         net (fo=1, routed)           0.000     1.967    vga_c/v_count_next[6]_i_1_n_0
    SLICE_X29Y132        FDCE                                         r  vga_c/v_count_next_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           113 Endpoints
Min Delay           113 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_c/h_count_reg_reg[4]_rep__1/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        35.837ns  (logic 1.441ns (4.022%)  route 34.396ns (95.978%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=4879, routed)       34.396    35.837    vga_c/reset_IBUF
    SLICE_X41Y112        FDCE                                         f  vga_c/h_count_reg_reg[4]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.605     4.946    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X41Y112        FDCE                                         r  vga_c/h_count_reg_reg[4]_rep__1/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_c/h_count_reg_reg[4]_rep__6/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        35.837ns  (logic 1.441ns (4.022%)  route 34.396ns (95.978%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=4879, routed)       34.396    35.837    vga_c/reset_IBUF
    SLICE_X41Y112        FDCE                                         f  vga_c/h_count_reg_reg[4]_rep__6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.605     4.946    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X41Y112        FDCE                                         r  vga_c/h_count_reg_reg[4]_rep__6/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_c/h_count_reg_reg[3]_rep__7/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        35.230ns  (logic 1.441ns (4.091%)  route 33.788ns (95.909%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=4879, routed)       33.788    35.230    vga_c/reset_IBUF
    SLICE_X41Y122        FDCE                                         f  vga_c/h_count_reg_reg[3]_rep__7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.595     4.936    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X41Y122        FDCE                                         r  vga_c/h_count_reg_reg[3]_rep__7/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_c/h_count_reg_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        35.230ns  (logic 1.441ns (4.091%)  route 33.788ns (95.909%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=4879, routed)       33.788    35.230    vga_c/reset_IBUF
    SLICE_X41Y122        FDCE                                         f  vga_c/h_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.595     4.936    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X41Y122        FDCE                                         r  vga_c/h_count_reg_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_c/h_count_reg_reg[4]_rep/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        35.230ns  (logic 1.441ns (4.091%)  route 33.788ns (95.909%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=4879, routed)       33.788    35.230    vga_c/reset_IBUF
    SLICE_X41Y122        FDCE                                         f  vga_c/h_count_reg_reg[4]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.595     4.936    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X41Y122        FDCE                                         r  vga_c/h_count_reg_reg[4]_rep/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_c/h_count_reg_reg[4]_rep__0/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        35.230ns  (logic 1.441ns (4.091%)  route 33.788ns (95.909%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=4879, routed)       33.788    35.230    vga_c/reset_IBUF
    SLICE_X41Y122        FDCE                                         f  vga_c/h_count_reg_reg[4]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.595     4.936    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X41Y122        FDCE                                         r  vga_c/h_count_reg_reg[4]_rep__0/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_c/h_count_reg_reg[4]_rep__10/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        35.230ns  (logic 1.441ns (4.091%)  route 33.788ns (95.909%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=4879, routed)       33.788    35.230    vga_c/reset_IBUF
    SLICE_X41Y122        FDCE                                         f  vga_c/h_count_reg_reg[4]_rep__10/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.595     4.936    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X41Y122        FDCE                                         r  vga_c/h_count_reg_reg[4]_rep__10/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_c/h_count_reg_reg[4]_rep__12/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        35.230ns  (logic 1.441ns (4.091%)  route 33.788ns (95.909%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=4879, routed)       33.788    35.230    vga_c/reset_IBUF
    SLICE_X41Y122        FDCE                                         f  vga_c/h_count_reg_reg[4]_rep__12/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.595     4.936    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X41Y122        FDCE                                         r  vga_c/h_count_reg_reg[4]_rep__12/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_c/h_count_reg_reg[5]_rep/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        35.230ns  (logic 1.441ns (4.091%)  route 33.788ns (95.909%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=4879, routed)       33.788    35.230    vga_c/reset_IBUF
    SLICE_X41Y122        FDCE                                         f  vga_c/h_count_reg_reg[5]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.595     4.936    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X41Y122        FDCE                                         r  vga_c/h_count_reg_reg[5]_rep/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_c/h_count_reg_reg[5]_rep__0/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        35.230ns  (logic 1.441ns (4.091%)  route 33.788ns (95.909%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=4879, routed)       33.788    35.230    vga_c/reset_IBUF
    SLICE_X41Y122        FDCE                                         f  vga_c/h_count_reg_reg[5]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.595     4.936    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X41Y122        FDCE                                         r  vga_c/h_count_reg_reg[5]_rep__0/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_c/v_count_next_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_c/v_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y130        FDCE                         0.000     0.000 r  vga_c/v_count_next_reg[3]/C
    SLICE_X28Y130        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga_c/v_count_next_reg[3]/Q
                         net (fo=1, routed)           0.059     0.187    vga_c/v_count_next[3]
    SLICE_X29Y130        FDCE                                         r  vga_c/v_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.907     2.035    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X29Y130        FDCE                                         r  vga_c/v_count_reg_reg[3]/C

Slack:                    inf
  Source:                 vga_c/v_count_next_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_c/v_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.198ns  (logic 0.141ns (71.038%)  route 0.057ns (28.962%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y132        FDCE                         0.000     0.000 r  vga_c/v_count_next_reg[1]/C
    SLICE_X29Y132        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_c/v_count_next_reg[1]/Q
                         net (fo=1, routed)           0.057     0.198    vga_c/v_count_next[1]
    SLICE_X28Y132        FDCE                                         r  vga_c/v_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.909     2.037    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X28Y132        FDCE                                         r  vga_c/v_count_reg_reg[1]/C

Slack:                    inf
  Source:                 vga_c/h_count_next_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_c/h_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.883%)  route 0.114ns (47.117%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y132        FDCE                         0.000     0.000 r  vga_c/h_count_next_reg[1]/C
    SLICE_X33Y132        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga_c/h_count_next_reg[1]/Q
                         net (fo=1, routed)           0.114     0.242    vga_c/h_count_next[1]
    SLICE_X33Y134        FDCE                                         r  vga_c/h_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.910     2.038    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X33Y134        FDCE                                         r  vga_c/h_count_reg_reg[1]/C

Slack:                    inf
  Source:                 vga_c/v_count_next_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_c/v_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.250ns  (logic 0.128ns (51.174%)  route 0.122ns (48.826%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y132        FDCE                         0.000     0.000 r  vga_c/v_count_next_reg[0]/C
    SLICE_X29Y132        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga_c/v_count_next_reg[0]/Q
                         net (fo=1, routed)           0.122     0.250    vga_c/v_count_next[0]
    SLICE_X28Y132        FDCE                                         r  vga_c/v_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.909     2.037    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X28Y132        FDCE                                         r  vga_c/v_count_reg_reg[0]/C

Slack:                    inf
  Source:                 vga_c/h_count_next_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_c/h_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y132        FDCE                         0.000     0.000 r  vga_c/h_count_next_reg[0]/C
    SLICE_X33Y132        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_c/h_count_next_reg[0]/Q
                         net (fo=1, routed)           0.116     0.257    vga_c/h_count_next[0]
    SLICE_X33Y134        FDCE                                         r  vga_c/h_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.910     2.038    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X33Y134        FDCE                                         r  vga_c/h_count_reg_reg[0]/C

Slack:                    inf
  Source:                 vga_c/v_count_next_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_c/v_count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.607%)  route 0.122ns (46.393%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y132        FDCE                         0.000     0.000 r  vga_c/v_count_next_reg[6]/C
    SLICE_X29Y132        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_c/v_count_next_reg[6]/Q
                         net (fo=1, routed)           0.122     0.263    vga_c/v_count_next[6]
    SLICE_X28Y132        FDCE                                         r  vga_c/v_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.909     2.037    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X28Y132        FDCE                                         r  vga_c/v_count_reg_reg[6]/C

Slack:                    inf
  Source:                 vga_c/h_count_next_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_c/h_count_reg_reg[4]_rep__11/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.275ns  (logic 0.128ns (46.477%)  route 0.147ns (53.523%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y131        FDCE                         0.000     0.000 r  vga_c/h_count_next_reg[4]/C
    SLICE_X33Y131        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga_c/h_count_next_reg[4]/Q
                         net (fo=19, routed)          0.147     0.275    vga_c/h_count_next[4]
    SLICE_X33Y130        FDCE                                         r  vga_c/h_count_reg_reg[4]_rep__11/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.906     2.034    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X33Y130        FDCE                                         r  vga_c/h_count_reg_reg[4]_rep__11/C

Slack:                    inf
  Source:                 vga_c/h_count_next_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_c/h_count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.300ns  (logic 0.141ns (46.947%)  route 0.159ns (53.053%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y131        FDCE                         0.000     0.000 r  vga_c/h_count_next_reg[6]/C
    SLICE_X33Y131        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_c/h_count_next_reg[6]/Q
                         net (fo=1, routed)           0.159     0.300    vga_c/h_count_next[6]
    SLICE_X29Y130        FDCE                                         r  vga_c/h_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.907     2.035    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X29Y130        FDCE                                         r  vga_c/h_count_reg_reg[6]/C

Slack:                    inf
  Source:                 vga_c/h_count_next_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_c/h_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.381%)  route 0.174ns (57.619%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y131        FDCE                         0.000     0.000 r  vga_c/h_count_next_reg[7]/C
    SLICE_X33Y131        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga_c/h_count_next_reg[7]/Q
                         net (fo=1, routed)           0.174     0.302    vga_c/h_count_next[7]
    SLICE_X33Y130        FDCE                                         r  vga_c/h_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.906     2.034    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X33Y130        FDCE                                         r  vga_c/h_count_reg_reg[7]/C

Slack:                    inf
  Source:                 vga_c/h_count_next_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_c/h_count_reg_reg[3]_rep__8/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.305ns  (logic 0.128ns (42.015%)  route 0.177ns (57.985%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y131        FDCE                         0.000     0.000 r  vga_c/h_count_next_reg[3]/C
    SLICE_X33Y131        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga_c/h_count_next_reg[3]/Q
                         net (fo=11, routed)          0.177     0.305    vga_c/h_count_next[3]
    SLICE_X33Y130        FDCE                                         r  vga_c/h_count_reg_reg[3]_rep__8/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.906     2.034    vga_c/clk_100MHz_IBUF_BUFG
    SLICE_X33Y130        FDCE                                         r  vga_c/h_count_reg_reg[3]_rep__8/C





