RV32 CORE
======================================

This processor was designed in Verilog HDL based on I-M-F extensions of [RISC-V Instruction Set](http://riscv.org/) and can execute `RV32I`, `RV32M` and `RV32F` instructions.

You can find a list of full instructions of RISC-V assembly in the [ISA documents](https://msyksphinz-self.github.io/riscv-isadoc/html/).

This repository contains an open source CPU under the [GNU V3.0 license](https://en.wikipedia.org/wiki/GNU_General_Public_License) and is free to use.

- Designed By : [Arvin Delavari](https://github.com/ArvinDelavari) and [Faraz Ghoreishy](https://github.com/FarazGhoreishy)
- Iran University of Science and Technology - August 2023
