INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/base/DataPath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DataPath'
WARNING: [VRFC 10-3093] actual for formal port 'rst' is neither a static name nor a globally static expression [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/base/DataPath.vhd:514]
WARNING: [VRFC 10-3093] actual for formal port 'rst' is neither a static name nor a globally static expression [C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sources_1/imports/VHD/base/DataPath.vhd:601]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/seppe/Documents/GitHub/Comar_assignment_4/RISCV_SUBLAB3/RISCV_SUBLAB3.srcs/sim_1/imports/testbenches/DataPath_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DataPath_tb'
