/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  reg [4:0] celloutsig_0_14z;
  reg [20:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  reg [7:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_55z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_72z;
  wire celloutsig_0_73z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = !(in_data[73] ? in_data[72] : in_data[81]);
  assign celloutsig_0_27z = !(celloutsig_0_19z ? celloutsig_0_7z : celloutsig_0_12z);
  assign celloutsig_0_30z = !(celloutsig_0_29z ? celloutsig_0_23z : celloutsig_0_13z);
  assign celloutsig_0_36z = !(celloutsig_0_18z ? celloutsig_0_34z : celloutsig_0_14z[2]);
  assign celloutsig_0_72z = !(celloutsig_0_20z ? celloutsig_0_55z : celloutsig_0_14z[0]);
  assign celloutsig_0_73z = !(celloutsig_0_5z ? celloutsig_0_14z[0] : celloutsig_0_8z);
  assign celloutsig_1_0z = !(in_data[141] ? in_data[187] : in_data[182]);
  assign celloutsig_1_8z = !(celloutsig_1_6z ? celloutsig_1_1z : in_data[128]);
  assign celloutsig_1_9z = !(celloutsig_1_1z ? celloutsig_1_3z : celloutsig_1_1z);
  assign celloutsig_1_11z = !(celloutsig_1_5z ? celloutsig_1_3z : in_data[183]);
  assign celloutsig_1_12z = !(celloutsig_1_9z ? celloutsig_1_11z : celloutsig_1_11z);
  assign celloutsig_1_19z = !(celloutsig_1_4z ? celloutsig_1_4z : celloutsig_1_6z);
  assign celloutsig_0_9z = !(celloutsig_0_4z ? celloutsig_0_3z : celloutsig_0_7z);
  assign celloutsig_0_12z = !(celloutsig_0_5z ? in_data[92] : celloutsig_0_8z);
  assign celloutsig_0_13z = !(celloutsig_0_10z ? celloutsig_0_0z : celloutsig_0_2z);
  assign celloutsig_0_19z = !(celloutsig_0_4z ? celloutsig_0_11z : celloutsig_0_4z);
  assign celloutsig_0_22z = !(celloutsig_0_0z ? in_data[15] : celloutsig_0_13z);
  assign celloutsig_0_23z = !(celloutsig_0_6z ? in_data[53] : celloutsig_0_10z);
  assign celloutsig_0_25z = !(celloutsig_0_21z[6] ? celloutsig_0_22z : celloutsig_0_11z);
  assign celloutsig_0_3z = & { celloutsig_0_2z, in_data[25:6], celloutsig_0_0z };
  assign celloutsig_0_34z = & { celloutsig_0_27z, celloutsig_0_25z, celloutsig_0_16z, celloutsig_0_14z[2], celloutsig_0_14z[0], celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_2z, in_data[45:40], in_data[25:6], celloutsig_0_0z };
  assign celloutsig_1_5z = & { celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z, in_data[158] };
  assign celloutsig_1_13z = & { celloutsig_1_12z, celloutsig_1_9z, celloutsig_1_4z, in_data[105] };
  assign celloutsig_0_10z = & in_data[45:40];
  assign celloutsig_0_1z = & in_data[25:17];
  assign celloutsig_0_18z = & { celloutsig_0_15z[9:7], celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_20z = & { celloutsig_0_14z[0], celloutsig_0_11z, celloutsig_0_2z, in_data[45:40] };
  always_latch
    if (clkin_data[0]) celloutsig_0_14z = 5'h00;
    else if (!celloutsig_1_19z) celloutsig_0_14z = { celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_9z };
  always_latch
    if (clkin_data[0]) celloutsig_0_15z = 21'h000000;
    else if (!celloutsig_1_19z) celloutsig_0_15z = { celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_11z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_21z = 8'h00;
    else if (!celloutsig_1_19z) celloutsig_0_21z = { celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_18z, celloutsig_0_18z };
  assign celloutsig_0_29z = ~((celloutsig_0_8z & celloutsig_0_10z) | (celloutsig_0_21z[0] & celloutsig_0_15z[6]));
  assign celloutsig_0_4z = ~((celloutsig_0_2z & celloutsig_0_2z) | (in_data[63] & celloutsig_0_1z));
  assign celloutsig_0_5z = ~((celloutsig_0_2z & celloutsig_0_4z) | (in_data[30] & celloutsig_0_0z));
  assign celloutsig_0_55z = ~((celloutsig_0_36z & celloutsig_0_0z) | (celloutsig_0_30z & celloutsig_0_10z));
  assign celloutsig_0_6z = ~((celloutsig_0_5z & in_data[44]) | (celloutsig_0_0z & celloutsig_0_4z));
  assign celloutsig_1_1z = ~((celloutsig_1_0z & in_data[156]) | (in_data[163] & celloutsig_1_0z));
  assign celloutsig_0_7z = ~((celloutsig_0_5z & celloutsig_0_0z) | (celloutsig_0_0z & in_data[88]));
  assign celloutsig_1_2z = ~((in_data[153] & celloutsig_1_0z) | (celloutsig_1_1z & celloutsig_1_0z));
  assign celloutsig_1_3z = ~((celloutsig_1_0z & celloutsig_1_2z) | (celloutsig_1_1z & celloutsig_1_0z));
  assign celloutsig_1_4z = ~((celloutsig_1_3z & celloutsig_1_1z) | (celloutsig_1_2z & celloutsig_1_2z));
  assign celloutsig_1_6z = ~((celloutsig_1_0z & celloutsig_1_0z) | (celloutsig_1_1z & celloutsig_1_2z));
  assign celloutsig_0_8z = ~((celloutsig_0_1z & celloutsig_0_6z) | (celloutsig_0_2z & celloutsig_0_3z));
  assign celloutsig_1_14z = ~((celloutsig_1_13z & celloutsig_1_6z) | (celloutsig_1_4z & celloutsig_1_4z));
  assign celloutsig_1_16z = ~((celloutsig_1_13z & celloutsig_1_8z) | (celloutsig_1_3z & celloutsig_1_14z));
  assign celloutsig_1_18z = ~((celloutsig_1_16z & celloutsig_1_2z) | (celloutsig_1_6z & celloutsig_1_11z));
  assign celloutsig_0_11z = ~((celloutsig_0_7z & in_data[32]) | (celloutsig_0_4z & celloutsig_0_4z));
  assign celloutsig_0_16z = ~((celloutsig_0_1z & celloutsig_0_4z) | (celloutsig_0_0z & celloutsig_0_11z));
  assign celloutsig_0_2z = ~((celloutsig_0_1z & celloutsig_0_1z) | (celloutsig_0_0z & celloutsig_0_1z));
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_72z, celloutsig_0_73z };
endmodule
