$comment
	File created using the following command:
		vcd file Aula14.msim.vcd -direction
$end
$date
	Tue May 07 17:26:33 2024
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module aula14_vhd_vec_tst $end
$var wire 1 ! BranchAdress [31] $end
$var wire 1 " BranchAdress [30] $end
$var wire 1 # BranchAdress [29] $end
$var wire 1 $ BranchAdress [28] $end
$var wire 1 % BranchAdress [27] $end
$var wire 1 & BranchAdress [26] $end
$var wire 1 ' BranchAdress [25] $end
$var wire 1 ( BranchAdress [24] $end
$var wire 1 ) BranchAdress [23] $end
$var wire 1 * BranchAdress [22] $end
$var wire 1 + BranchAdress [21] $end
$var wire 1 , BranchAdress [20] $end
$var wire 1 - BranchAdress [19] $end
$var wire 1 . BranchAdress [18] $end
$var wire 1 / BranchAdress [17] $end
$var wire 1 0 BranchAdress [16] $end
$var wire 1 1 BranchAdress [15] $end
$var wire 1 2 BranchAdress [14] $end
$var wire 1 3 BranchAdress [13] $end
$var wire 1 4 BranchAdress [12] $end
$var wire 1 5 BranchAdress [11] $end
$var wire 1 6 BranchAdress [10] $end
$var wire 1 7 BranchAdress [9] $end
$var wire 1 8 BranchAdress [8] $end
$var wire 1 9 BranchAdress [7] $end
$var wire 1 : BranchAdress [6] $end
$var wire 1 ; BranchAdress [5] $end
$var wire 1 < BranchAdress [4] $end
$var wire 1 = BranchAdress [3] $end
$var wire 1 > BranchAdress [2] $end
$var wire 1 ? BranchAdress [1] $end
$var wire 1 @ BranchAdress [0] $end
$var wire 1 A CLOCK_50 $end
$var wire 1 B KEY [3] $end
$var wire 1 C KEY [2] $end
$var wire 1 D KEY [1] $end
$var wire 1 E KEY [0] $end
$var wire 1 F PC_OUT [31] $end
$var wire 1 G PC_OUT [30] $end
$var wire 1 H PC_OUT [29] $end
$var wire 1 I PC_OUT [28] $end
$var wire 1 J PC_OUT [27] $end
$var wire 1 K PC_OUT [26] $end
$var wire 1 L PC_OUT [25] $end
$var wire 1 M PC_OUT [24] $end
$var wire 1 N PC_OUT [23] $end
$var wire 1 O PC_OUT [22] $end
$var wire 1 P PC_OUT [21] $end
$var wire 1 Q PC_OUT [20] $end
$var wire 1 R PC_OUT [19] $end
$var wire 1 S PC_OUT [18] $end
$var wire 1 T PC_OUT [17] $end
$var wire 1 U PC_OUT [16] $end
$var wire 1 V PC_OUT [15] $end
$var wire 1 W PC_OUT [14] $end
$var wire 1 X PC_OUT [13] $end
$var wire 1 Y PC_OUT [12] $end
$var wire 1 Z PC_OUT [11] $end
$var wire 1 [ PC_OUT [10] $end
$var wire 1 \ PC_OUT [9] $end
$var wire 1 ] PC_OUT [8] $end
$var wire 1 ^ PC_OUT [7] $end
$var wire 1 _ PC_OUT [6] $end
$var wire 1 ` PC_OUT [5] $end
$var wire 1 a PC_OUT [4] $end
$var wire 1 b PC_OUT [3] $end
$var wire 1 c PC_OUT [2] $end
$var wire 1 d PC_OUT [1] $end
$var wire 1 e PC_OUT [0] $end
$var wire 1 f selMuxBEQ $end

$scope module i1 $end
$var wire 1 g gnd $end
$var wire 1 h vcc $end
$var wire 1 i unknown $end
$var wire 1 j devoe $end
$var wire 1 k devclrn $end
$var wire 1 l devpor $end
$var wire 1 m ww_devoe $end
$var wire 1 n ww_devclrn $end
$var wire 1 o ww_devpor $end
$var wire 1 p ww_CLOCK_50 $end
$var wire 1 q ww_KEY [3] $end
$var wire 1 r ww_KEY [2] $end
$var wire 1 s ww_KEY [1] $end
$var wire 1 t ww_KEY [0] $end
$var wire 1 u ww_PC_OUT [31] $end
$var wire 1 v ww_PC_OUT [30] $end
$var wire 1 w ww_PC_OUT [29] $end
$var wire 1 x ww_PC_OUT [28] $end
$var wire 1 y ww_PC_OUT [27] $end
$var wire 1 z ww_PC_OUT [26] $end
$var wire 1 { ww_PC_OUT [25] $end
$var wire 1 | ww_PC_OUT [24] $end
$var wire 1 } ww_PC_OUT [23] $end
$var wire 1 ~ ww_PC_OUT [22] $end
$var wire 1 !! ww_PC_OUT [21] $end
$var wire 1 "! ww_PC_OUT [20] $end
$var wire 1 #! ww_PC_OUT [19] $end
$var wire 1 $! ww_PC_OUT [18] $end
$var wire 1 %! ww_PC_OUT [17] $end
$var wire 1 &! ww_PC_OUT [16] $end
$var wire 1 '! ww_PC_OUT [15] $end
$var wire 1 (! ww_PC_OUT [14] $end
$var wire 1 )! ww_PC_OUT [13] $end
$var wire 1 *! ww_PC_OUT [12] $end
$var wire 1 +! ww_PC_OUT [11] $end
$var wire 1 ,! ww_PC_OUT [10] $end
$var wire 1 -! ww_PC_OUT [9] $end
$var wire 1 .! ww_PC_OUT [8] $end
$var wire 1 /! ww_PC_OUT [7] $end
$var wire 1 0! ww_PC_OUT [6] $end
$var wire 1 1! ww_PC_OUT [5] $end
$var wire 1 2! ww_PC_OUT [4] $end
$var wire 1 3! ww_PC_OUT [3] $end
$var wire 1 4! ww_PC_OUT [2] $end
$var wire 1 5! ww_PC_OUT [1] $end
$var wire 1 6! ww_PC_OUT [0] $end
$var wire 1 7! ww_BranchAdress [31] $end
$var wire 1 8! ww_BranchAdress [30] $end
$var wire 1 9! ww_BranchAdress [29] $end
$var wire 1 :! ww_BranchAdress [28] $end
$var wire 1 ;! ww_BranchAdress [27] $end
$var wire 1 <! ww_BranchAdress [26] $end
$var wire 1 =! ww_BranchAdress [25] $end
$var wire 1 >! ww_BranchAdress [24] $end
$var wire 1 ?! ww_BranchAdress [23] $end
$var wire 1 @! ww_BranchAdress [22] $end
$var wire 1 A! ww_BranchAdress [21] $end
$var wire 1 B! ww_BranchAdress [20] $end
$var wire 1 C! ww_BranchAdress [19] $end
$var wire 1 D! ww_BranchAdress [18] $end
$var wire 1 E! ww_BranchAdress [17] $end
$var wire 1 F! ww_BranchAdress [16] $end
$var wire 1 G! ww_BranchAdress [15] $end
$var wire 1 H! ww_BranchAdress [14] $end
$var wire 1 I! ww_BranchAdress [13] $end
$var wire 1 J! ww_BranchAdress [12] $end
$var wire 1 K! ww_BranchAdress [11] $end
$var wire 1 L! ww_BranchAdress [10] $end
$var wire 1 M! ww_BranchAdress [9] $end
$var wire 1 N! ww_BranchAdress [8] $end
$var wire 1 O! ww_BranchAdress [7] $end
$var wire 1 P! ww_BranchAdress [6] $end
$var wire 1 Q! ww_BranchAdress [5] $end
$var wire 1 R! ww_BranchAdress [4] $end
$var wire 1 S! ww_BranchAdress [3] $end
$var wire 1 T! ww_BranchAdress [2] $end
$var wire 1 U! ww_BranchAdress [1] $end
$var wire 1 V! ww_BranchAdress [0] $end
$var wire 1 W! ww_selMuxBEQ $end
$var wire 1 X! \CLOCK_50~input_o\ $end
$var wire 1 Y! \KEY[1]~input_o\ $end
$var wire 1 Z! \KEY[2]~input_o\ $end
$var wire 1 [! \KEY[3]~input_o\ $end
$var wire 1 \! \PC_OUT[0]~output_o\ $end
$var wire 1 ]! \PC_OUT[1]~output_o\ $end
$var wire 1 ^! \PC_OUT[2]~output_o\ $end
$var wire 1 _! \PC_OUT[3]~output_o\ $end
$var wire 1 `! \PC_OUT[4]~output_o\ $end
$var wire 1 a! \PC_OUT[5]~output_o\ $end
$var wire 1 b! \PC_OUT[6]~output_o\ $end
$var wire 1 c! \PC_OUT[7]~output_o\ $end
$var wire 1 d! \PC_OUT[8]~output_o\ $end
$var wire 1 e! \PC_OUT[9]~output_o\ $end
$var wire 1 f! \PC_OUT[10]~output_o\ $end
$var wire 1 g! \PC_OUT[11]~output_o\ $end
$var wire 1 h! \PC_OUT[12]~output_o\ $end
$var wire 1 i! \PC_OUT[13]~output_o\ $end
$var wire 1 j! \PC_OUT[14]~output_o\ $end
$var wire 1 k! \PC_OUT[15]~output_o\ $end
$var wire 1 l! \PC_OUT[16]~output_o\ $end
$var wire 1 m! \PC_OUT[17]~output_o\ $end
$var wire 1 n! \PC_OUT[18]~output_o\ $end
$var wire 1 o! \PC_OUT[19]~output_o\ $end
$var wire 1 p! \PC_OUT[20]~output_o\ $end
$var wire 1 q! \PC_OUT[21]~output_o\ $end
$var wire 1 r! \PC_OUT[22]~output_o\ $end
$var wire 1 s! \PC_OUT[23]~output_o\ $end
$var wire 1 t! \PC_OUT[24]~output_o\ $end
$var wire 1 u! \PC_OUT[25]~output_o\ $end
$var wire 1 v! \PC_OUT[26]~output_o\ $end
$var wire 1 w! \PC_OUT[27]~output_o\ $end
$var wire 1 x! \PC_OUT[28]~output_o\ $end
$var wire 1 y! \PC_OUT[29]~output_o\ $end
$var wire 1 z! \PC_OUT[30]~output_o\ $end
$var wire 1 {! \PC_OUT[31]~output_o\ $end
$var wire 1 |! \BranchAdress[0]~output_o\ $end
$var wire 1 }! \BranchAdress[1]~output_o\ $end
$var wire 1 ~! \BranchAdress[2]~output_o\ $end
$var wire 1 !" \BranchAdress[3]~output_o\ $end
$var wire 1 "" \BranchAdress[4]~output_o\ $end
$var wire 1 #" \BranchAdress[5]~output_o\ $end
$var wire 1 $" \BranchAdress[6]~output_o\ $end
$var wire 1 %" \BranchAdress[7]~output_o\ $end
$var wire 1 &" \BranchAdress[8]~output_o\ $end
$var wire 1 '" \BranchAdress[9]~output_o\ $end
$var wire 1 (" \BranchAdress[10]~output_o\ $end
$var wire 1 )" \BranchAdress[11]~output_o\ $end
$var wire 1 *" \BranchAdress[12]~output_o\ $end
$var wire 1 +" \BranchAdress[13]~output_o\ $end
$var wire 1 ," \BranchAdress[14]~output_o\ $end
$var wire 1 -" \BranchAdress[15]~output_o\ $end
$var wire 1 ." \BranchAdress[16]~output_o\ $end
$var wire 1 /" \BranchAdress[17]~output_o\ $end
$var wire 1 0" \BranchAdress[18]~output_o\ $end
$var wire 1 1" \BranchAdress[19]~output_o\ $end
$var wire 1 2" \BranchAdress[20]~output_o\ $end
$var wire 1 3" \BranchAdress[21]~output_o\ $end
$var wire 1 4" \BranchAdress[22]~output_o\ $end
$var wire 1 5" \BranchAdress[23]~output_o\ $end
$var wire 1 6" \BranchAdress[24]~output_o\ $end
$var wire 1 7" \BranchAdress[25]~output_o\ $end
$var wire 1 8" \BranchAdress[26]~output_o\ $end
$var wire 1 9" \BranchAdress[27]~output_o\ $end
$var wire 1 :" \BranchAdress[28]~output_o\ $end
$var wire 1 ;" \BranchAdress[29]~output_o\ $end
$var wire 1 <" \BranchAdress[30]~output_o\ $end
$var wire 1 =" \BranchAdress[31]~output_o\ $end
$var wire 1 >" \selMuxBEQ~output_o\ $end
$var wire 1 ?" \KEY[0]~input_o\ $end
$var wire 1 @" \incrementaPC|Add0~2\ $end
$var wire 1 A" \incrementaPC|Add0~6\ $end
$var wire 1 B" \incrementaPC|Add0~9_sumout\ $end
$var wire 1 C" \incrementaPC|Add0~5_sumout\ $end
$var wire 1 D" \incrementaPC|Add0~1_sumout\ $end
$var wire 1 E" \somadorBrAdd|Add0~2\ $end
$var wire 1 F" \somadorBrAdd|Add0~6\ $end
$var wire 1 G" \somadorBrAdd|Add0~9_sumout\ $end
$var wire 1 H" \incrementaPC|Add0~10\ $end
$var wire 1 I" \incrementaPC|Add0~13_sumout\ $end
$var wire 1 J" \somadorBrAdd|Add0~10\ $end
$var wire 1 K" \somadorBrAdd|Add0~13_sumout\ $end
$var wire 1 L" \incrementaPC|Add0~14\ $end
$var wire 1 M" \incrementaPC|Add0~17_sumout\ $end
$var wire 1 N" \somadorBrAdd|Add0~14\ $end
$var wire 1 O" \somadorBrAdd|Add0~17_sumout\ $end
$var wire 1 P" \incrementaPC|Add0~18\ $end
$var wire 1 Q" \incrementaPC|Add0~21_sumout\ $end
$var wire 1 R" \somadorBrAdd|Add0~18\ $end
$var wire 1 S" \somadorBrAdd|Add0~21_sumout\ $end
$var wire 1 T" \ROM|memROM~0_combout\ $end
$var wire 1 U" \ULA|Add0~22\ $end
$var wire 1 V" \ULA|Add0~1_sumout\ $end
$var wire 1 W" \ULA|Add0~2\ $end
$var wire 1 X" \ULA|Add0~5_sumout\ $end
$var wire 1 Y" \ULA|Add0~6\ $end
$var wire 1 Z" \ULA|Add0~9_sumout\ $end
$var wire 1 [" \ULA|Add0~10\ $end
$var wire 1 \" \ULA|Add0~13_sumout\ $end
$var wire 1 ]" \ULA|Add0~14\ $end
$var wire 1 ^" \ULA|Add0~17_sumout\ $end
$var wire 1 _" \ULA|Add0~21_sumout\ $end
$var wire 1 `" \opANDBEQ|saida~0_combout\ $end
$var wire 1 a" \opANDBEQ|saida~combout\ $end
$var wire 1 b" \ROM|memROM~2_combout\ $end
$var wire 1 c" \somadorBrAdd|Add0~5_sumout\ $end
$var wire 1 d" \ROM|memROM~1_combout\ $end
$var wire 1 e" \somadorBrAdd|Add0~1_sumout\ $end
$var wire 1 f" \incrementaPC|Add0~22\ $end
$var wire 1 g" \incrementaPC|Add0~25_sumout\ $end
$var wire 1 h" \somadorBrAdd|Add0~22\ $end
$var wire 1 i" \somadorBrAdd|Add0~25_sumout\ $end
$var wire 1 j" \incrementaPC|Add0~26\ $end
$var wire 1 k" \incrementaPC|Add0~29_sumout\ $end
$var wire 1 l" \somadorBrAdd|Add0~26\ $end
$var wire 1 m" \somadorBrAdd|Add0~29_sumout\ $end
$var wire 1 n" \incrementaPC|Add0~30\ $end
$var wire 1 o" \incrementaPC|Add0~33_sumout\ $end
$var wire 1 p" \somadorBrAdd|Add0~30\ $end
$var wire 1 q" \somadorBrAdd|Add0~33_sumout\ $end
$var wire 1 r" \incrementaPC|Add0~34\ $end
$var wire 1 s" \incrementaPC|Add0~37_sumout\ $end
$var wire 1 t" \somadorBrAdd|Add0~34\ $end
$var wire 1 u" \somadorBrAdd|Add0~37_sumout\ $end
$var wire 1 v" \incrementaPC|Add0~38\ $end
$var wire 1 w" \incrementaPC|Add0~41_sumout\ $end
$var wire 1 x" \somadorBrAdd|Add0~38\ $end
$var wire 1 y" \somadorBrAdd|Add0~41_sumout\ $end
$var wire 1 z" \incrementaPC|Add0~42\ $end
$var wire 1 {" \incrementaPC|Add0~45_sumout\ $end
$var wire 1 |" \somadorBrAdd|Add0~42\ $end
$var wire 1 }" \somadorBrAdd|Add0~45_sumout\ $end
$var wire 1 ~" \incrementaPC|Add0~46\ $end
$var wire 1 !# \incrementaPC|Add0~49_sumout\ $end
$var wire 1 "# \somadorBrAdd|Add0~46\ $end
$var wire 1 ## \somadorBrAdd|Add0~49_sumout\ $end
$var wire 1 $# \incrementaPC|Add0~50\ $end
$var wire 1 %# \incrementaPC|Add0~53_sumout\ $end
$var wire 1 &# \somadorBrAdd|Add0~50\ $end
$var wire 1 '# \somadorBrAdd|Add0~53_sumout\ $end
$var wire 1 (# \incrementaPC|Add0~54\ $end
$var wire 1 )# \incrementaPC|Add0~57_sumout\ $end
$var wire 1 *# \somadorBrAdd|Add0~54\ $end
$var wire 1 +# \somadorBrAdd|Add0~57_sumout\ $end
$var wire 1 ,# \incrementaPC|Add0~58\ $end
$var wire 1 -# \incrementaPC|Add0~61_sumout\ $end
$var wire 1 .# \somadorBrAdd|Add0~58\ $end
$var wire 1 /# \somadorBrAdd|Add0~61_sumout\ $end
$var wire 1 0# \incrementaPC|Add0~62\ $end
$var wire 1 1# \incrementaPC|Add0~65_sumout\ $end
$var wire 1 2# \somadorBrAdd|Add0~62\ $end
$var wire 1 3# \somadorBrAdd|Add0~65_sumout\ $end
$var wire 1 4# \incrementaPC|Add0~66\ $end
$var wire 1 5# \incrementaPC|Add0~69_sumout\ $end
$var wire 1 6# \somadorBrAdd|Add0~66\ $end
$var wire 1 7# \somadorBrAdd|Add0~69_sumout\ $end
$var wire 1 8# \incrementaPC|Add0~70\ $end
$var wire 1 9# \incrementaPC|Add0~73_sumout\ $end
$var wire 1 :# \somadorBrAdd|Add0~70\ $end
$var wire 1 ;# \somadorBrAdd|Add0~73_sumout\ $end
$var wire 1 <# \incrementaPC|Add0~74\ $end
$var wire 1 =# \incrementaPC|Add0~77_sumout\ $end
$var wire 1 ># \somadorBrAdd|Add0~74\ $end
$var wire 1 ?# \somadorBrAdd|Add0~77_sumout\ $end
$var wire 1 @# \incrementaPC|Add0~78\ $end
$var wire 1 A# \incrementaPC|Add0~81_sumout\ $end
$var wire 1 B# \somadorBrAdd|Add0~78\ $end
$var wire 1 C# \somadorBrAdd|Add0~81_sumout\ $end
$var wire 1 D# \incrementaPC|Add0~82\ $end
$var wire 1 E# \incrementaPC|Add0~85_sumout\ $end
$var wire 1 F# \somadorBrAdd|Add0~82\ $end
$var wire 1 G# \somadorBrAdd|Add0~85_sumout\ $end
$var wire 1 H# \incrementaPC|Add0~86\ $end
$var wire 1 I# \incrementaPC|Add0~89_sumout\ $end
$var wire 1 J# \somadorBrAdd|Add0~86\ $end
$var wire 1 K# \somadorBrAdd|Add0~89_sumout\ $end
$var wire 1 L# \incrementaPC|Add0~90\ $end
$var wire 1 M# \incrementaPC|Add0~93_sumout\ $end
$var wire 1 N# \somadorBrAdd|Add0~90\ $end
$var wire 1 O# \somadorBrAdd|Add0~93_sumout\ $end
$var wire 1 P# \incrementaPC|Add0~94\ $end
$var wire 1 Q# \incrementaPC|Add0~97_sumout\ $end
$var wire 1 R# \somadorBrAdd|Add0~94\ $end
$var wire 1 S# \somadorBrAdd|Add0~97_sumout\ $end
$var wire 1 T# \incrementaPC|Add0~98\ $end
$var wire 1 U# \incrementaPC|Add0~101_sumout\ $end
$var wire 1 V# \somadorBrAdd|Add0~98\ $end
$var wire 1 W# \somadorBrAdd|Add0~101_sumout\ $end
$var wire 1 X# \incrementaPC|Add0~102\ $end
$var wire 1 Y# \incrementaPC|Add0~105_sumout\ $end
$var wire 1 Z# \somadorBrAdd|Add0~102\ $end
$var wire 1 [# \somadorBrAdd|Add0~105_sumout\ $end
$var wire 1 \# \incrementaPC|Add0~106\ $end
$var wire 1 ]# \incrementaPC|Add0~109_sumout\ $end
$var wire 1 ^# \somadorBrAdd|Add0~106\ $end
$var wire 1 _# \somadorBrAdd|Add0~109_sumout\ $end
$var wire 1 `# \incrementaPC|Add0~110\ $end
$var wire 1 a# \incrementaPC|Add0~113_sumout\ $end
$var wire 1 b# \somadorBrAdd|Add0~110\ $end
$var wire 1 c# \somadorBrAdd|Add0~113_sumout\ $end
$var wire 1 d# \incrementaPC|Add0~114\ $end
$var wire 1 e# \incrementaPC|Add0~117_sumout\ $end
$var wire 1 f# \somadorBrAdd|Add0~114\ $end
$var wire 1 g# \somadorBrAdd|Add0~117_sumout\ $end
$var wire 1 h# \PC|DOUT\ [31] $end
$var wire 1 i# \PC|DOUT\ [30] $end
$var wire 1 j# \PC|DOUT\ [29] $end
$var wire 1 k# \PC|DOUT\ [28] $end
$var wire 1 l# \PC|DOUT\ [27] $end
$var wire 1 m# \PC|DOUT\ [26] $end
$var wire 1 n# \PC|DOUT\ [25] $end
$var wire 1 o# \PC|DOUT\ [24] $end
$var wire 1 p# \PC|DOUT\ [23] $end
$var wire 1 q# \PC|DOUT\ [22] $end
$var wire 1 r# \PC|DOUT\ [21] $end
$var wire 1 s# \PC|DOUT\ [20] $end
$var wire 1 t# \PC|DOUT\ [19] $end
$var wire 1 u# \PC|DOUT\ [18] $end
$var wire 1 v# \PC|DOUT\ [17] $end
$var wire 1 w# \PC|DOUT\ [16] $end
$var wire 1 x# \PC|DOUT\ [15] $end
$var wire 1 y# \PC|DOUT\ [14] $end
$var wire 1 z# \PC|DOUT\ [13] $end
$var wire 1 {# \PC|DOUT\ [12] $end
$var wire 1 |# \PC|DOUT\ [11] $end
$var wire 1 }# \PC|DOUT\ [10] $end
$var wire 1 ~# \PC|DOUT\ [9] $end
$var wire 1 !$ \PC|DOUT\ [8] $end
$var wire 1 "$ \PC|DOUT\ [7] $end
$var wire 1 #$ \PC|DOUT\ [6] $end
$var wire 1 $$ \PC|DOUT\ [5] $end
$var wire 1 %$ \PC|DOUT\ [4] $end
$var wire 1 &$ \PC|DOUT\ [3] $end
$var wire 1 '$ \PC|DOUT\ [2] $end
$var wire 1 ($ \PC|DOUT\ [1] $end
$var wire 1 )$ \PC|DOUT\ [0] $end
$var wire 1 *$ \incrementaPC|ALT_INV_Add0~69_sumout\ $end
$var wire 1 +$ \incrementaPC|ALT_INV_Add0~65_sumout\ $end
$var wire 1 ,$ \incrementaPC|ALT_INV_Add0~61_sumout\ $end
$var wire 1 -$ \incrementaPC|ALT_INV_Add0~57_sumout\ $end
$var wire 1 .$ \incrementaPC|ALT_INV_Add0~53_sumout\ $end
$var wire 1 /$ \incrementaPC|ALT_INV_Add0~49_sumout\ $end
$var wire 1 0$ \incrementaPC|ALT_INV_Add0~45_sumout\ $end
$var wire 1 1$ \incrementaPC|ALT_INV_Add0~41_sumout\ $end
$var wire 1 2$ \incrementaPC|ALT_INV_Add0~37_sumout\ $end
$var wire 1 3$ \incrementaPC|ALT_INV_Add0~33_sumout\ $end
$var wire 1 4$ \incrementaPC|ALT_INV_Add0~29_sumout\ $end
$var wire 1 5$ \incrementaPC|ALT_INV_Add0~25_sumout\ $end
$var wire 1 6$ \incrementaPC|ALT_INV_Add0~21_sumout\ $end
$var wire 1 7$ \incrementaPC|ALT_INV_Add0~17_sumout\ $end
$var wire 1 8$ \incrementaPC|ALT_INV_Add0~13_sumout\ $end
$var wire 1 9$ \incrementaPC|ALT_INV_Add0~9_sumout\ $end
$var wire 1 :$ \incrementaPC|ALT_INV_Add0~5_sumout\ $end
$var wire 1 ;$ \incrementaPC|ALT_INV_Add0~1_sumout\ $end
$var wire 1 <$ \ULA|ALT_INV_Add0~21_sumout\ $end
$var wire 1 =$ \ULA|ALT_INV_Add0~17_sumout\ $end
$var wire 1 >$ \ULA|ALT_INV_Add0~13_sumout\ $end
$var wire 1 ?$ \ULA|ALT_INV_Add0~9_sumout\ $end
$var wire 1 @$ \ULA|ALT_INV_Add0~5_sumout\ $end
$var wire 1 A$ \ULA|ALT_INV_Add0~1_sumout\ $end
$var wire 1 B$ \PC|ALT_INV_DOUT\ [31] $end
$var wire 1 C$ \PC|ALT_INV_DOUT\ [30] $end
$var wire 1 D$ \PC|ALT_INV_DOUT\ [29] $end
$var wire 1 E$ \PC|ALT_INV_DOUT\ [28] $end
$var wire 1 F$ \PC|ALT_INV_DOUT\ [27] $end
$var wire 1 G$ \PC|ALT_INV_DOUT\ [26] $end
$var wire 1 H$ \PC|ALT_INV_DOUT\ [25] $end
$var wire 1 I$ \PC|ALT_INV_DOUT\ [24] $end
$var wire 1 J$ \PC|ALT_INV_DOUT\ [23] $end
$var wire 1 K$ \PC|ALT_INV_DOUT\ [22] $end
$var wire 1 L$ \PC|ALT_INV_DOUT\ [21] $end
$var wire 1 M$ \PC|ALT_INV_DOUT\ [20] $end
$var wire 1 N$ \PC|ALT_INV_DOUT\ [19] $end
$var wire 1 O$ \PC|ALT_INV_DOUT\ [18] $end
$var wire 1 P$ \PC|ALT_INV_DOUT\ [17] $end
$var wire 1 Q$ \PC|ALT_INV_DOUT\ [16] $end
$var wire 1 R$ \PC|ALT_INV_DOUT\ [15] $end
$var wire 1 S$ \PC|ALT_INV_DOUT\ [14] $end
$var wire 1 T$ \PC|ALT_INV_DOUT\ [13] $end
$var wire 1 U$ \PC|ALT_INV_DOUT\ [12] $end
$var wire 1 V$ \PC|ALT_INV_DOUT\ [11] $end
$var wire 1 W$ \PC|ALT_INV_DOUT\ [10] $end
$var wire 1 X$ \PC|ALT_INV_DOUT\ [9] $end
$var wire 1 Y$ \PC|ALT_INV_DOUT\ [8] $end
$var wire 1 Z$ \PC|ALT_INV_DOUT\ [7] $end
$var wire 1 [$ \PC|ALT_INV_DOUT\ [6] $end
$var wire 1 \$ \PC|ALT_INV_DOUT\ [5] $end
$var wire 1 ]$ \PC|ALT_INV_DOUT\ [4] $end
$var wire 1 ^$ \PC|ALT_INV_DOUT\ [3] $end
$var wire 1 _$ \PC|ALT_INV_DOUT\ [2] $end
$var wire 1 `$ \ROM|ALT_INV_memROM~2_combout\ $end
$var wire 1 a$ \ROM|ALT_INV_memROM~1_combout\ $end
$var wire 1 b$ \opANDBEQ|ALT_INV_saida~combout\ $end
$var wire 1 c$ \opANDBEQ|ALT_INV_saida~0_combout\ $end
$var wire 1 d$ \ROM|ALT_INV_memROM~0_combout\ $end
$var wire 1 e$ \incrementaPC|ALT_INV_Add0~117_sumout\ $end
$var wire 1 f$ \incrementaPC|ALT_INV_Add0~113_sumout\ $end
$var wire 1 g$ \incrementaPC|ALT_INV_Add0~109_sumout\ $end
$var wire 1 h$ \incrementaPC|ALT_INV_Add0~105_sumout\ $end
$var wire 1 i$ \incrementaPC|ALT_INV_Add0~101_sumout\ $end
$var wire 1 j$ \incrementaPC|ALT_INV_Add0~97_sumout\ $end
$var wire 1 k$ \incrementaPC|ALT_INV_Add0~93_sumout\ $end
$var wire 1 l$ \incrementaPC|ALT_INV_Add0~89_sumout\ $end
$var wire 1 m$ \incrementaPC|ALT_INV_Add0~85_sumout\ $end
$var wire 1 n$ \incrementaPC|ALT_INV_Add0~81_sumout\ $end
$var wire 1 o$ \incrementaPC|ALT_INV_Add0~77_sumout\ $end
$var wire 1 p$ \incrementaPC|ALT_INV_Add0~73_sumout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
xA
1f
0g
1h
xi
1j
1k
1l
1m
1n
1o
xp
1W!
xX!
xY!
xZ!
x[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
1!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
1>"
1?"
0@"
0A"
0B"
0C"
1D"
1E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
1T"
1U"
0V"
1W"
0X"
1Y"
0Z"
1["
0\"
1]"
0^"
0_"
1`"
1a"
0b"
1c"
1d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
0|"
0}"
0~"
0!#
0"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
0/#
00#
01#
02#
03#
04#
05#
06#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
0W#
0X#
0Y#
0Z#
0[#
0\#
0]#
0^#
0_#
0`#
0a#
0b#
0c#
0d#
0e#
0f#
0g#
1*$
1+$
1,$
1-$
1.$
1/$
10$
11$
12$
13$
14$
15$
16$
17$
18$
19$
1:$
0;$
1<$
1=$
1>$
1?$
1@$
1A$
1`$
0a$
0b$
0c$
0d$
1e$
1f$
1g$
1h$
1i$
1j$
1k$
1l$
1m$
1n$
1o$
1p$
xB
xC
xD
1E
xq
xr
xs
1t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
1S!
0T!
0U!
0V!
0h#
0i#
0j#
0k#
0l#
0m#
0n#
0o#
0p#
0q#
0r#
0s#
0t#
0u#
0v#
0w#
0x#
0y#
0z#
0{#
0|#
0}#
0~#
0!$
0"$
0#$
0$$
0%$
0&$
0'$
x($
x)$
1B$
1C$
1D$
1E$
1F$
1G$
1H$
1I$
1J$
1K$
1L$
1M$
1N$
1O$
1P$
1Q$
1R$
1S$
1T$
1U$
1V$
1W$
1X$
1Y$
1Z$
1[$
1\$
1]$
1^$
1_$
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
06
07
08
09
0:
0;
0<
1=
0>
0?
0@
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
$end
#10000
0E
0t
0?"
#20000
1E
1t
1?"
1&$
0^$
1C"
0T"
0d"
1a$
1d$
0:$
1_!
0c"
1F"
0`"
1e"
0E"
13!
1c$
1b
1c"
0F"
1G"
0a"
0G"
1b$
1~!
0!"
1T!
0S!
1""
1!"
1>
0=
0>"
1R!
1S!
0""
0W!
1=
1<
0R!
0f
0<
#30000
0E
0t
0?"
#40000
1E
1t
1?"
1'$
0_$
0D"
1@"
1;$
1^!
0C"
1A"
0e"
1:$
14!
1B"
1c
0c"
09$
1G"
0~!
0T!
0!"
0>
0S!
1""
0=
1R!
1<
#50000
0E
0t
0?"
#60000
1E
1t
1?"
1%$
0&$
0'$
1_$
1^$
0]$
0B"
1H"
1C"
0A"
1D"
0@"
1T"
1b"
0`$
0d$
0;$
0:$
19$
0^!
0_!
1`!
0C"
1B"
0H"
1I"
0G"
1e"
1`"
1F"
1V"
0W"
1Z"
0["
08$
09$
1:$
04!
03!
12!
0I"
0?$
0A$
0c$
0c
0b
1a
1c"
0F"
1K"
1\"
0]"
1X"
0Y"
1J"
18$
0@$
0>$
0Z"
1^"
1G"
0J"
1~!
0""
0=$
1?$
0K"
1T!
0R!
1#"
1!"
1>
0<
1Q!
1S!
1""
1=
1;
1R!
0#"
1<
0Q!
0;
#70000
0E
0t
0?"
#80000
1E
1t
1?"
1'$
0_$
0D"
1@"
0T"
0b"
1`$
1d$
1;$
1^!
1C"
0e"
0`"
0c"
0V"
1W"
1Z"
0:$
14!
0?$
1A$
1c$
1c
1c"
0X"
1Y"
1@$
0Z"
1["
0!"
0~!
1?$
0\"
1]"
0S!
0T!
1!"
1>$
0>
0=
0^"
1S!
1=$
1=
#90000
0E
0t
0?"
#100000
1E
1t
1?"
1&$
0'$
1_$
0^$
0C"
1A"
1D"
0@"
0;$
1:$
0^!
1_!
1C"
0A"
0B"
1H"
0c"
1e"
19$
0:$
04!
13!
1I"
1B"
0H"
0c
1b
1c"
0G"
09$
08$
0I"
1K"
1G"
18$
1~!
0!"
0K"
1T!
0S!
0""
1!"
1>
0=
0R!
1S!
1""
1#"
1=
0<
1R!
1Q!
0#"
1<
1;
0Q!
0;
#110000
0E
0t
0?"
#120000
1E
1t
1?"
1'$
0_$
0D"
1@"
1;$
1^!
0C"
1A"
0e"
1:$
14!
0B"
1H"
1c
0c"
19$
1I"
0G"
08$
0~!
1K"
0T!
0!"
0>
0S!
0""
0=
0R!
1#"
0<
1Q!
1;
#130000
0E
0t
0?"
#140000
1E
1t
1?"
1$$
0%$
0&$
0'$
1_$
1^$
1]$
0\$
0I"
1L"
1B"
0H"
1C"
0A"
1D"
0@"
0;$
0:$
09$
18$
0^!
0_!
0`!
1a!
0C"
0B"
1I"
0L"
1M"
0K"
1G"
1c"
1e"
07$
08$
19$
1:$
04!
03!
02!
11!
0M"
0c
0b
0a
1`
0c"
0G"
1K"
1O"
17$
0O"
1~!
1!"
1""
0#"
1T!
1S!
1R!
0Q!
1$"
1#"
0""
0!"
1>
1=
1<
0;
1P!
1Q!
0R!
0S!
0$"
0=
0<
1;
1:
0P!
0:
#150000
0E
0t
0?"
#160000
