DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
]
libraryRefs [
"ieee"
]
)
version "27.1"
appVersion "2019.2 (Build 5)"
model (Symbol
commonDM (CommonDM
ldm (LogicalDM
suid 43,0
usingSuid 1
emptyRow *1 (LEmptyRow
)
uid 172,0
optionalChildren [
*2 (RefLabelRowHdr
)
*3 (TitleRowHdr
)
*4 (FilterRowHdr
)
*5 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*6 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*7 (GroupColHdr
tm "GroupColHdrMgr"
)
*8 (NameColHdr
tm "NameColHdrMgr"
)
*9 (ModeColHdr
tm "ModeColHdrMgr"
)
*10 (TypeColHdr
tm "TypeColHdrMgr"
)
*11 (BoundsColHdr
tm "BoundsColHdrMgr"
)
*12 (InitColHdr
tm "InitColHdrMgr"
)
*13 (EolColHdr
tm "EolColHdrMgr"
)
*14 (LogPort
port (LogicalPort
decl (Decl
n "VinA_pos"
t "real"
o 7
suid 4,0
)
)
uid 142,0
)
*15 (LogPort
port (LogicalPort
m 1
decl (Decl
n "DOUT_A"
t "std_ulogic_vector"
b "(11 DOWNTO 0)"
o 14
suid 5,0
)
)
uid 144,0
)
*16 (LogPort
port (LogicalPort
decl (Decl
n "PDWN"
t "std_ulogic"
o 3
suid 8,0
)
)
uid 150,0
)
*17 (LogPort
port (LogicalPort
decl (Decl
n "DFS_SCLK"
t "std_ulogic"
o 2
suid 11,0
)
)
uid 156,0
)
*18 (LogPort
port (LogicalPort
decl (Decl
n "nOEB"
t "std_ulogic"
o 11
suid 13,0
)
)
uid 160,0
)
*19 (LogPort
port (LogicalPort
decl (Decl
n "VinB_pos"
t "real"
o 9
suid 28,0
)
)
uid 941,0
)
*20 (LogPort
port (LogicalPort
decl (Decl
n "VinB_neg"
t "real"
o 8
suid 30,0
)
)
uid 1017,0
)
*21 (LogPort
port (LogicalPort
decl (Decl
n "VinA_neg"
t "real"
o 6
suid 31,0
)
)
uid 1019,0
)
*22 (LogPort
port (LogicalPort
m 1
decl (Decl
n "DOUT_B"
t "std_ulogic_vector"
b "(11 DOWNTO 0)"
o 15
suid 32,0
)
)
uid 1021,0
)
*23 (LogPort
port (LogicalPort
m 1
decl (Decl
n "DCOA"
t "std_ulogic"
o 12
suid 34,0
)
)
uid 1040,0
)
*24 (LogPort
port (LogicalPort
m 1
decl (Decl
n "DCOB"
t "std_ulogic"
o 13
suid 35,0
)
)
uid 1042,0
)
*25 (LogPort
port (LogicalPort
m 1
decl (Decl
n "ORA"
t "std_ulogic"
o 16
suid 36,0
)
)
uid 1044,0
)
*26 (LogPort
port (LogicalPort
m 1
decl (Decl
n "ORB"
t "std_ulogic"
o 17
suid 37,0
)
)
uid 1046,0
)
*27 (LogPort
port (LogicalPort
decl (Decl
n "CLK"
t "std_ulogic"
o 1
suid 38,0
)
)
uid 1092,0
)
*28 (LogPort
port (LogicalPort
decl (Decl
n "SYNC"
t "std_ulogic"
o 4
suid 39,0
)
)
uid 1099,0
)
*29 (LogPort
port (LogicalPort
m 2
decl (Decl
n "DCS_SDIO"
t "std_logic"
o 18
suid 40,0
)
)
uid 1106,0
)
*30 (LogPort
port (LogicalPort
decl (Decl
n "nCSB"
t "std_ulogic"
o 10
suid 41,0
)
)
uid 1116,0
)
*31 (LogPort
port (LogicalPort
decl (Decl
n "VREF"
t "real"
o 5
suid 42,0
)
)
uid 1150,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 185,0
optionalChildren [
*32 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *33 (MRCItem
litem &1
pos 18
dimension 20
)
uid 187,0
optionalChildren [
*34 (MRCItem
litem &2
pos 0
dimension 20
uid 188,0
)
*35 (MRCItem
litem &3
pos 1
dimension 23
uid 189,0
)
*36 (MRCItem
litem &4
pos 2
hidden 1
dimension 20
uid 190,0
)
*37 (MRCItem
litem &14
pos 0
dimension 20
uid 143,0
)
*38 (MRCItem
litem &15
pos 2
dimension 20
uid 145,0
)
*39 (MRCItem
litem &16
pos 6
dimension 20
uid 151,0
)
*40 (MRCItem
litem &17
pos 7
dimension 20
uid 157,0
)
*41 (MRCItem
litem &18
pos 8
dimension 20
uid 161,0
)
*42 (MRCItem
litem &19
pos 3
dimension 20
uid 942,0
)
*43 (MRCItem
litem &20
pos 4
dimension 20
uid 1018,0
)
*44 (MRCItem
litem &21
pos 1
dimension 20
uid 1020,0
)
*45 (MRCItem
litem &22
pos 5
dimension 20
uid 1022,0
)
*46 (MRCItem
litem &23
pos 9
dimension 20
uid 1041,0
)
*47 (MRCItem
litem &24
pos 10
dimension 20
uid 1043,0
)
*48 (MRCItem
litem &25
pos 11
dimension 20
uid 1045,0
)
*49 (MRCItem
litem &26
pos 12
dimension 20
uid 1047,0
)
*50 (MRCItem
litem &27
pos 13
dimension 20
uid 1093,0
)
*51 (MRCItem
litem &28
pos 14
dimension 20
uid 1100,0
)
*52 (MRCItem
litem &29
pos 15
dimension 20
uid 1107,0
)
*53 (MRCItem
litem &30
pos 16
dimension 20
uid 1117,0
)
*54 (MRCItem
litem &31
pos 17
dimension 20
uid 1151,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 191,0
optionalChildren [
*55 (MRCItem
litem &5
pos 0
dimension 20
uid 192,0
)
*56 (MRCItem
litem &7
pos 1
dimension 50
uid 193,0
)
*57 (MRCItem
litem &8
pos 2
dimension 100
uid 194,0
)
*58 (MRCItem
litem &9
pos 3
dimension 50
uid 195,0
)
*59 (MRCItem
litem &10
pos 4
dimension 100
uid 196,0
)
*60 (MRCItem
litem &11
pos 5
dimension 100
uid 197,0
)
*61 (MRCItem
litem &12
pos 6
dimension 50
uid 198,0
)
*62 (MRCItem
litem &13
pos 7
dimension 80
uid 199,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 186,0
vaOverrides [
]
)
]
)
uid 171,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *63 (LEmptyRow
)
uid 201,0
optionalChildren [
*64 (RefLabelRowHdr
)
*65 (TitleRowHdr
)
*66 (FilterRowHdr
)
*67 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*68 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*69 (GroupColHdr
tm "GroupColHdrMgr"
)
*70 (NameColHdr
tm "GenericNameColHdrMgr"
)
*71 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*72 (InitColHdr
tm "GenericValueColHdrMgr"
)
*73 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*74 (EolColHdr
tm "GenericEolColHdrMgr"
)
*75 (LogGeneric
generic (GiElement
name "adcBitNb"
type "positive"
value "12"
)
uid 250,0
)
*76 (LogGeneric
generic (GiElement
name "regClkDiv"
type "positive"
value "8"
)
uid 1123,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 213,0
optionalChildren [
*77 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *78 (MRCItem
litem &63
pos 2
dimension 20
)
uid 215,0
optionalChildren [
*79 (MRCItem
litem &64
pos 0
dimension 20
uid 216,0
)
*80 (MRCItem
litem &65
pos 1
dimension 23
uid 217,0
)
*81 (MRCItem
litem &66
pos 2
hidden 1
dimension 20
uid 218,0
)
*82 (MRCItem
litem &75
pos 0
dimension 20
uid 251,0
)
*83 (MRCItem
litem &76
pos 1
dimension 20
uid 1124,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 219,0
optionalChildren [
*84 (MRCItem
litem &67
pos 0
dimension 20
uid 220,0
)
*85 (MRCItem
litem &69
pos 1
dimension 50
uid 221,0
)
*86 (MRCItem
litem &70
pos 2
dimension 100
uid 222,0
)
*87 (MRCItem
litem &71
pos 3
dimension 100
uid 223,0
)
*88 (MRCItem
litem &72
pos 4
dimension 50
uid 224,0
)
*89 (MRCItem
litem &73
pos 5
dimension 50
uid 225,0
)
*90 (MRCItem
litem &74
pos 6
dimension 80
uid 226,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 214,0
vaOverrides [
]
)
]
)
uid 200,0
type 1
)
VExpander (VariableExpander
vvMap [
(vvPair
variable " "
value " "
)
(vvPair
variable "HDLDir"
value "C:\\Users\\fabien.matter\\Documents\\Projects\\radhard\\radhard_git\\nanoxplore\\FPGA-master\\Libs\\AD_DA_test\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\Users\\fabien.matter\\Documents\\Projects\\radhard\\radhard_git\\nanoxplore\\FPGA-master\\Libs\\AD_DA_test\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\Users\\fabien.matter\\Documents\\Projects\\radhard\\radhard_git\\nanoxplore\\FPGA-master\\Libs\\AD_DA_test\\hds\\adc9231\\symbol.sb.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\Users\\fabien.matter\\Documents\\Projects\\radhard\\radhard_git\\nanoxplore\\FPGA-master\\Libs\\AD_DA_test\\hds\\adc9231\\symbol.sb.user"
)
(vvPair
variable "SourceDir"
value "C:\\Users\\fabien.matter\\Documents\\Projects\\radhard\\radhard_git\\nanoxplore\\FPGA-master\\Libs\\AD_DA_test\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "symbol"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\Users\\fabien.matter\\Documents\\Projects\\radhard\\radhard_git\\nanoxplore\\FPGA-master\\Libs\\AD_DA_test\\hds\\adc9231"
)
(vvPair
variable "d_logical"
value "C:\\Users\\fabien.matter\\Documents\\Projects\\radhard\\radhard_git\\nanoxplore\\FPGA-master\\Libs\\AD_DA_test\\hds\\adc9231"
)
(vvPair
variable "date"
value "27.10.2021"
)
(vvPair
variable "day"
value "mer."
)
(vvPair
variable "day_long"
value "mercredi"
)
(vvPair
variable "dd"
value "27"
)
(vvPair
variable "designName"
value "$DESIGN_NAME"
)
(vvPair
variable "entity_name"
value "adc9231"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "symbol.sb"
)
(vvPair
variable "f_logical"
value "symbol.sb"
)
(vvPair
variable "f_noext"
value "symbol"
)
(vvPair
variable "graphical_source_author"
value "fabien.matter"
)
(vvPair
variable "graphical_source_date"
value "27.10.2021"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "WE7551"
)
(vvPair
variable "graphical_source_time"
value "15:54:15"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "WE7551"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "AD_DA_TEST"
)
(vvPair
variable "library_downstream_Concatenation"
value "$HDS_PROJECT_DIR/../BoardTester/concat"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/../BoardTester/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/Libraries/AD_DA_test"
)
(vvPair
variable "mm"
value "10"
)
(vvPair
variable "module_name"
value "adc9231"
)
(vvPair
variable "month"
value "oct."
)
(vvPair
variable "month_long"
value "octobre"
)
(vvPair
variable "p"
value "C:\\Users\\fabien.matter\\Documents\\Projects\\radhard\\radhard_git\\nanoxplore\\FPGA-master\\Libs\\AD_DA_test\\hds\\adc9231\\symbol.sb"
)
(vvPair
variable "p_logical"
value "C:\\Users\\fabien.matter\\Documents\\Projects\\radhard\\radhard_git\\nanoxplore\\FPGA-master\\Libs\\AD_DA_test\\hds\\adc9231\\symbol.sb"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_ADMS"
value "<TBD>"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_HDSPath"
value "$HDS_HOME"
)
(vvPair
variable "task_ISEBinPath"
value "$ISE_HOME"
)
(vvPair
variable "task_ISEPath"
value "$SCRATCH_DIR\\$DESIGN_NAME\\$ISE_WORK_DIR"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "C:\\eda\\MentorGraphics\\ModelSim\\win32"
)
(vvPair
variable "task_NC"
value "<TBD>"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "sb"
)
(vvPair
variable "this_file"
value "symbol"
)
(vvPair
variable "this_file_logical"
value "symbol"
)
(vvPair
variable "time"
value "15:54:15"
)
(vvPair
variable "unit"
value "adc9231"
)
(vvPair
variable "user"
value "fabien.matter"
)
(vvPair
variable "version"
value "2019.2 (Build 5)"
)
(vvPair
variable "view"
value "symbol"
)
(vvPair
variable "year"
value "2021"
)
(vvPair
variable "yy"
value "21"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 170,0
optionalChildren [
*91 (SymbolBody
uid 8,0
optionalChildren [
*92 (CptPort
uid 66,0
ps "OnEdgeStrategy"
shape (Triangle
uid 905,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55000,3625,55750,4375"
)
tg (CPTG
uid 68,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 69,0
va (VaSet
font "Verdana,12,0"
)
xt "47400,3300,54000,4700"
st "VinA_pos"
ju 2
blo "54000,4500"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 70,0
va (VaSet
font "Verdana,8,0"
)
xt "0,19400,11000,20400"
st "VinA_pos : IN     real  ;
"
)
thePort (LogicalPort
decl (Decl
n "VinA_pos"
t "real"
o 7
suid 4,0
)
)
)
*93 (CptPort
uid 71,0
ps "OnEdgeStrategy"
shape (Triangle
uid 968,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36250,6625,37000,7375"
)
tg (CPTG
uid 73,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 74,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,6300,43900,7700"
st "DOUT_A"
blo "38000,7500"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 75,0
va (VaSet
font "Verdana,8,0"
)
xt "0,26400,24400,27400"
st "DOUT_A   : OUT    std_ulogic_vector (11 DOWNTO 0) ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "DOUT_A"
t "std_ulogic_vector"
b "(11 DOWNTO 0)"
o 14
suid 5,0
)
)
)
*94 (CptPort
uid 86,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1091,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36250,24625,37000,25375"
)
tg (CPTG
uid 88,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 89,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,24300,42700,25700"
st "PDWN"
blo "38000,25500"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 90,0
va (VaSet
font "Verdana,8,0"
)
xt "0,15400,13600,16400"
st "PDWN     : IN     std_ulogic  ;
"
)
thePort (LogicalPort
decl (Decl
n "PDWN"
t "std_ulogic"
o 3
suid 8,0
)
)
)
*95 (CptPort
uid 101,0
ps "OnEdgeStrategy"
shape (Triangle
uid 763,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36250,20625,37000,21375"
)
tg (CPTG
uid 103,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 104,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,20300,45200,21700"
st "DFS_SCLK"
blo "38000,21500"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 105,0
va (VaSet
font "Verdana,8,0"
)
xt "0,14400,14100,15400"
st "DFS_SCLK : IN     std_ulogic  ;
"
)
thePort (LogicalPort
decl (Decl
n "DFS_SCLK"
t "std_ulogic"
o 2
suid 11,0
)
)
)
*96 (CptPort
uid 111,0
ps "OnEdgeStrategy"
shape (Triangle
uid 764,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36250,16625,37000,17375"
)
tg (CPTG
uid 113,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 114,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,16300,42200,17700"
st "nOEB"
blo "38000,17500"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 115,0
va (VaSet
font "Verdana,8,0"
)
xt "0,23400,13200,24400"
st "nOEB     : IN     std_ulogic  ;
"
)
thePort (LogicalPort
decl (Decl
n "nOEB"
t "std_ulogic"
o 11
suid 13,0
)
)
)
*97 (CptPort
uid 931,0
ps "OnEdgeStrategy"
shape (Triangle
uid 932,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55000,7625,55750,8375"
)
tg (CPTG
uid 933,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 934,0
va (VaSet
font "Verdana,12,0"
)
xt "47400,7300,54000,8700"
st "VinB_pos"
ju 2
blo "54000,8500"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 935,0
va (VaSet
font "Verdana,8,0"
)
xt "0,21400,11000,22400"
st "VinB_pos : IN     real  ;
"
)
thePort (LogicalPort
decl (Decl
n "VinB_pos"
t "real"
o 9
suid 28,0
)
)
)
*98 (CptPort
uid 1025,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1026,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55000,9625,55750,10375"
)
tg (CPTG
uid 1027,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1028,0
va (VaSet
font "Verdana,12,0"
)
xt "47300,9300,54000,10700"
st "VinB_neg"
ju 2
blo "54000,10500"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1029,0
va (VaSet
font "Verdana,8,0"
)
xt "0,20400,11100,21400"
st "VinB_neg : IN     real  ;
"
)
thePort (LogicalPort
decl (Decl
n "VinB_neg"
t "real"
o 8
suid 30,0
)
)
)
*99 (CptPort
uid 1030,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1031,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55000,5625,55750,6375"
)
tg (CPTG
uid 1032,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1033,0
va (VaSet
font "Verdana,12,0"
)
xt "47300,5300,54000,6700"
st "VinA_neg"
ju 2
blo "54000,6500"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1034,0
va (VaSet
font "Verdana,8,0"
)
xt "0,18400,11100,19400"
st "VinA_neg : IN     real  ;
"
)
thePort (LogicalPort
decl (Decl
n "VinA_neg"
t "real"
o 6
suid 31,0
)
)
)
*100 (CptPort
uid 1035,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1036,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36250,12625,37000,13375"
)
tg (CPTG
uid 1037,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1038,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,12300,43900,13700"
st "DOUT_B"
blo "38000,13500"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1039,0
va (VaSet
font "Verdana,8,0"
)
xt "0,27400,24400,28400"
st "DOUT_B   : OUT    std_ulogic_vector (11 DOWNTO 0) ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "DOUT_B"
t "std_ulogic_vector"
b "(11 DOWNTO 0)"
o 15
suid 32,0
)
)
)
*101 (CptPort
uid 1048,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1049,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36250,4625,37000,5375"
)
tg (CPTG
uid 1050,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1051,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,4300,42400,5700"
st "DCOA"
blo "38000,5500"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1052,0
va (VaSet
font "Verdana,8,0"
)
xt "0,24400,13900,25400"
st "DCOA     : OUT    std_ulogic  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "DCOA"
t "std_ulogic"
o 12
suid 34,0
)
)
)
*102 (CptPort
uid 1053,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1054,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36250,10625,37000,11375"
)
tg (CPTG
uid 1055,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1056,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,10300,42400,11700"
st "DCOB"
blo "38000,11500"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1057,0
va (VaSet
font "Verdana,8,0"
)
xt "0,25400,13900,26400"
st "DCOB     : OUT    std_ulogic  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "DCOB"
t "std_ulogic"
o 13
suid 35,0
)
)
)
*103 (CptPort
uid 1058,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1059,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36250,8625,37000,9375"
)
tg (CPTG
uid 1060,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1061,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,8300,41400,9700"
st "ORA"
blo "38000,9500"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1062,0
va (VaSet
font "Verdana,8,0"
)
xt "0,28400,13600,29400"
st "ORA      : OUT    std_ulogic  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "ORA"
t "std_ulogic"
o 16
suid 36,0
)
)
)
*104 (CptPort
uid 1063,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1064,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36250,14625,37000,15375"
)
tg (CPTG
uid 1065,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1066,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,14300,41400,15700"
st "ORB"
blo "38000,15500"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1067,0
va (VaSet
font "Verdana,8,0"
)
xt "0,29400,13600,30400"
st "ORB      : OUT    std_ulogic  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "ORB"
t "std_ulogic"
o 17
suid 37,0
)
)
)
*105 (CptPort
uid 1094,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1095,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55000,13625,55750,14375"
)
tg (CPTG
uid 1096,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1097,0
va (VaSet
font "Verdana,12,0"
)
xt "50800,13300,54000,14700"
st "CLK"
ju 2
blo "54000,14500"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1098,0
va (VaSet
font "Verdana,8,0"
)
xt "0,13400,13000,14400"
st "CLK      : IN     std_ulogic  ;
"
)
thePort (LogicalPort
decl (Decl
n "CLK"
t "std_ulogic"
o 1
suid 38,0
)
)
)
*106 (CptPort
uid 1101,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1102,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36250,22625,37000,23375"
)
tg (CPTG
uid 1103,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1104,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,22300,42100,23700"
st "SYNC"
blo "38000,23500"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1105,0
va (VaSet
font "Verdana,8,0"
)
xt "0,16400,13300,17400"
st "SYNC     : IN     std_ulogic  ;
"
)
thePort (LogicalPort
decl (Decl
n "SYNC"
t "std_ulogic"
o 4
suid 39,0
)
)
)
*107 (CptPort
uid 1108,0
ps "OnEdgeStrategy"
shape (Diamond
uid 1109,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36250,26625,37000,27375"
)
tg (CPTG
uid 1110,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1111,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,26300,45400,27700"
st "DCS_SDIO"
blo "38000,27500"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1112,0
va (VaSet
font "Verdana,8,0"
)
xt "0,30400,13700,31400"
st "DCS_SDIO : INOUT  std_logic 
"
)
thePort (LogicalPort
m 2
decl (Decl
n "DCS_SDIO"
t "std_logic"
o 18
suid 40,0
)
)
)
*108 (CptPort
uid 1118,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1119,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36250,18625,37000,19375"
)
tg (CPTG
uid 1120,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1121,0
va (VaSet
font "Verdana,12,0"
)
xt "38000,18300,42100,19700"
st "nCSB"
blo "38000,19500"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1122,0
va (VaSet
font "Verdana,8,0"
)
xt "0,22400,13200,23400"
st "nCSB     : IN     std_ulogic  ;
"
)
thePort (LogicalPort
decl (Decl
n "nCSB"
t "std_ulogic"
o 10
suid 41,0
)
)
)
*109 (CptPort
uid 1152,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1153,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55000,11625,55750,12375"
)
tg (CPTG
uid 1154,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1155,0
va (VaSet
font "Verdana,12,0"
)
xt "50100,11300,54000,12700"
st "VREF"
ju 2
blo "54000,12500"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1156,0
va (VaSet
font "Verdana,8,0"
)
xt "0,17400,10700,18400"
st "VREF     : IN     real  ;
"
)
thePort (LogicalPort
decl (Decl
n "VREF"
t "real"
o 5
suid 42,0
)
)
)
]
shape (Rectangle
uid 9,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "37000,3000,55000,31000"
)
oxt "15000,6000,31000,32000"
biTextGroup (BiTextGroup
uid 10,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
uid 11,0
va (VaSet
font "Verdana,12,1"
)
xt "44950,17000,55650,18400"
st "AD_DA_TEST"
blo "44950,18200"
)
second (Text
uid 12,0
va (VaSet
font "Verdana,12,1"
)
xt "44950,18400,51750,19800"
st "adc9231"
blo "44950,19600"
)
)
gi *110 (GenericInterface
uid 13,0
ps "CenterOffsetStrategy"
matrix (Matrix
uid 14,0
text (MLText
uid 15,0
va (VaSet
font "Verdana,8,0"
)
xt "37000,31800,47600,35800"
st "Generic Declarations

adcBitNb  positive 12  
regClkDiv positive 8   "
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
(GiElement
name "adcBitNb"
type "positive"
value "12"
)
(GiElement
name "regClkDiv"
type "positive"
value "8"
)
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
sTC 0
sIVOD 1
)
portVis (PortSigDisplay
sTC 0
sIVOD 1
)
)
*111 (Grouping
uid 16,0
optionalChildren [
*112 (CommentText
uid 18,0
shape (Rectangle
uid 19,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "34000,48000,51000,49000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 20,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "34200,48500,34200,48500"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*113 (CommentText
uid 21,0
shape (Rectangle
uid 22,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "51000,44000,55000,45000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 23,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "51200,44500,51200,44500"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*114 (CommentText
uid 24,0
shape (Rectangle
uid 25,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "34000,46000,51000,47000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 26,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "34200,46500,34200,46500"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*115 (CommentText
uid 27,0
shape (Rectangle
uid 28,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "30000,46000,34000,47000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 29,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "30200,46500,30200,46500"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*116 (CommentText
uid 30,0
shape (Rectangle
uid 31,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "51000,45000,71000,49000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 32,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "51200,45200,65300,46400"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*117 (CommentText
uid 33,0
shape (Rectangle
uid 34,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "55000,44000,71000,45000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 35,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "55200,44500,55200,44500"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*118 (CommentText
uid 36,0
shape (Rectangle
uid 37,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "30000,44000,51000,46000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 38,0
va (VaSet
fg "32768,0,0"
)
xt "35350,44400,45650,45600"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*119 (CommentText
uid 39,0
shape (Rectangle
uid 40,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "30000,47000,34000,48000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 41,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "30200,47500,30200,47500"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*120 (CommentText
uid 42,0
shape (Rectangle
uid 43,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "30000,48000,34000,49000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 44,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "30200,48500,30200,48500"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*121 (CommentText
uid 45,0
shape (Rectangle
uid 46,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "34000,47000,51000,48000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 47,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "34200,47500,34200,47500"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 17,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "30000,44000,71000,49000"
)
oxt "14000,66000,55000,71000"
)
*122 (CommentGraphic
uid 539,0
shape (PolyLine2D
pts [
"37000,30000"
"53000,30000"
]
uid 540,0
layer 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "37000,30000,53000,30000"
)
)
*123 (CommentText
uid 1113,0
shape (Rectangle
uid 1114,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "1000,-15000,75000,-2000"
)
oxt "0,0,15000,5000"
text (MLText
uid 1115,0
va (VaSet
fg "0,0,32768"
)
xt "1200,-14800,59600,-6400"
st "
ORx:         Out of range indicator channel x
DCOx:         Data out clock channel x
nOEB:         Data outputs enabled if low else hiZ
nCSB:         Chip select, alternate SPI pins functions enabled when high
SDIO_DCS:     SPI data IN/OUT or alternate function Duty Cycle Stabilizer.AGND=Disabled, DRVDD=Enabled
SCLK_DFS:    SPI clock or alternate function DFS DFS Data Format Select. 0=offset binary, 1=2compl.
PDWN:        1=power down, 0=normal operation
"
tm "CommentText"
wrapOption 3
visibleHeight 13000
visibleWidth 74000
)
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *124 (PackageList
uid 48,0
stg "VerticalLayoutStrategy"
textVec [
*125 (Text
uid 49,0
va (VaSet
font "Verdana,8,1"
)
xt "-2000,0,4900,1000"
st "Package List"
blo "-2000,800"
)
*126 (MLText
uid 50,0
va (VaSet
)
xt "-2000,1000,15500,4600"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;"
tm "PackageList"
)
]
)
windowSize "82,96,954,1023"
viewArea "23655,-25700,96836,62141"
cachedDiagramExtent "-2000,-15000,75000,49000"
hasePageBreakOrigin 1
pageBreakOrigin "-2000,-51000"
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,3200,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "Verdana,8,0"
)
xt "450,2150,1450,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Verdana,12,1"
)
xt "-350,800,5150,2200"
st "Panel0"
blo "-350,2000"
tm "PanelText"
)
)
)
parentGraphicsRef (HdmGraphicsRef
libraryName ""
entityName ""
viewName ""
)
defaultSymbolBody (SymbolBody
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,6000,33000,26000"
)
biTextGroup (BiTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "Verdana,12,1"
)
xt "22200,15000,29500,16400"
st "<library>"
blo "22200,16200"
)
second (Text
va (VaSet
font "Verdana,12,1"
)
xt "22200,16400,27400,17800"
st "<cell>"
blo "22200,17600"
)
)
gi *127 (GenericInterface
ps "CenterOffsetStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Verdana,8,0"
)
xt "0,12000,9700,13000"
st "Generic Declarations"
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
sIVOD 1
)
portVis (PortSigDisplay
sIVOD 1
)
)
defaultCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "Verdana,8,0"
)
xt "0,750,1500,1650"
st "In0"
blo "0,1450"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
font "Verdana,8,0"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "In0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 0
)
)
)
defaultCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
bg "0,0,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "Verdana,8,0"
)
xt "0,750,3500,1650"
st "Buffer0"
blo "0,1450"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
font "Verdana,8,0"
)
)
thePort (LogicalPort
lang 11
m 3
decl (Decl
n "Buffer0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 0
)
)
)
DeclarativeBlock *128 (SymDeclBlock
uid 1,0
stg "SymDeclLayoutStrategy"
declLabel (Text
uid 2,0
va (VaSet
font "Verdana,8,1"
)
xt "-2000,11400,5000,12400"
st "Declarations"
blo "-2000,12200"
)
portLabel (Text
uid 3,0
va (VaSet
font "Verdana,8,1"
)
xt "-2000,12400,1400,13400"
st "Ports:"
blo "-2000,13200"
)
externalLabel (Text
uid 4,0
va (VaSet
font "Verdana,8,1"
)
xt "-2000,31400,1000,32400"
st "User:"
blo "-2000,32200"
)
internalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "-2000,11400,5600,12400"
st "Internal User:"
blo "-2000,12200"
)
externalText (MLText
uid 5,0
va (VaSet
font "Verdana,8,0"
)
xt "0,32400,0,32400"
tm "SyDeclarativeTextMgr"
)
internalText (MLText
uid 7,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "-2000,11400,-2000,11400"
tm "SyDeclarativeTextMgr"
)
)
lastUid 1232,0
activeModelName "Symbol"
)
