{
    "nl": "/home/npanh/openlane2/test_design/runs/RUN_2025-05-08_00-15-07/51-openroad-fillinsertion/pm32.nl.v",
    "pnl": "/home/npanh/openlane2/test_design/runs/RUN_2025-05-08_00-15-07/51-openroad-fillinsertion/pm32.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/home/npanh/openlane2/test_design/runs/RUN_2025-05-08_00-15-07/52-odb-cellfrequencytables/pm32.def",
    "lef": "/home/npanh/openlane2/test_design/runs/RUN_2025-05-08_00-15-07/58-magic-writelef/pm32.lef",
    "openroad-lef": null,
    "odb": "/home/npanh/openlane2/test_design/runs/RUN_2025-05-08_00-15-07/52-odb-cellfrequencytables/pm32.odb",
    "sdc": "/home/npanh/openlane2/test_design/runs/RUN_2025-05-08_00-15-07/51-openroad-fillinsertion/pm32.sdc",
    "sdf": {
        "nom_tt_025C_1v80": "/home/npanh/openlane2/test_design/runs/RUN_2025-05-08_00-15-07/54-openroad-stapostpnr/nom_tt_025C_1v80/pm32__nom_tt_025C_1v80.sdf",
        "nom_ss_100C_1v60": "/home/npanh/openlane2/test_design/runs/RUN_2025-05-08_00-15-07/54-openroad-stapostpnr/nom_ss_100C_1v60/pm32__nom_ss_100C_1v60.sdf",
        "nom_ff_n40C_1v95": "/home/npanh/openlane2/test_design/runs/RUN_2025-05-08_00-15-07/54-openroad-stapostpnr/nom_ff_n40C_1v95/pm32__nom_ff_n40C_1v95.sdf",
        "min_tt_025C_1v80": "/home/npanh/openlane2/test_design/runs/RUN_2025-05-08_00-15-07/54-openroad-stapostpnr/min_tt_025C_1v80/pm32__min_tt_025C_1v80.sdf",
        "min_ss_100C_1v60": "/home/npanh/openlane2/test_design/runs/RUN_2025-05-08_00-15-07/54-openroad-stapostpnr/min_ss_100C_1v60/pm32__min_ss_100C_1v60.sdf",
        "min_ff_n40C_1v95": "/home/npanh/openlane2/test_design/runs/RUN_2025-05-08_00-15-07/54-openroad-stapostpnr/min_ff_n40C_1v95/pm32__min_ff_n40C_1v95.sdf",
        "max_tt_025C_1v80": "/home/npanh/openlane2/test_design/runs/RUN_2025-05-08_00-15-07/54-openroad-stapostpnr/max_tt_025C_1v80/pm32__max_tt_025C_1v80.sdf",
        "max_ss_100C_1v60": "/home/npanh/openlane2/test_design/runs/RUN_2025-05-08_00-15-07/54-openroad-stapostpnr/max_ss_100C_1v60/pm32__max_ss_100C_1v60.sdf",
        "max_ff_n40C_1v95": "/home/npanh/openlane2/test_design/runs/RUN_2025-05-08_00-15-07/54-openroad-stapostpnr/max_ff_n40C_1v95/pm32__max_ff_n40C_1v95.sdf"
    },
    "spef": {
        "nom_*": "/home/npanh/openlane2/test_design/runs/RUN_2025-05-08_00-15-07/53-openroad-rcx/nom/pm32.nom.spef",
        "min_*": "/home/npanh/openlane2/test_design/runs/RUN_2025-05-08_00-15-07/53-openroad-rcx/min/pm32.min.spef",
        "max_*": "/home/npanh/openlane2/test_design/runs/RUN_2025-05-08_00-15-07/53-openroad-rcx/max/pm32.max.spef"
    },
    "lib": {
        "nom_tt_025C_1v80": "/home/npanh/openlane2/test_design/runs/RUN_2025-05-08_00-15-07/54-openroad-stapostpnr/nom_tt_025C_1v80/pm32__nom_tt_025C_1v80.lib",
        "nom_ss_100C_1v60": "/home/npanh/openlane2/test_design/runs/RUN_2025-05-08_00-15-07/54-openroad-stapostpnr/nom_ss_100C_1v60/pm32__nom_ss_100C_1v60.lib",
        "nom_ff_n40C_1v95": "/home/npanh/openlane2/test_design/runs/RUN_2025-05-08_00-15-07/54-openroad-stapostpnr/nom_ff_n40C_1v95/pm32__nom_ff_n40C_1v95.lib",
        "min_tt_025C_1v80": "/home/npanh/openlane2/test_design/runs/RUN_2025-05-08_00-15-07/54-openroad-stapostpnr/min_tt_025C_1v80/pm32__min_tt_025C_1v80.lib",
        "min_ss_100C_1v60": "/home/npanh/openlane2/test_design/runs/RUN_2025-05-08_00-15-07/54-openroad-stapostpnr/min_ss_100C_1v60/pm32__min_ss_100C_1v60.lib",
        "min_ff_n40C_1v95": "/home/npanh/openlane2/test_design/runs/RUN_2025-05-08_00-15-07/54-openroad-stapostpnr/min_ff_n40C_1v95/pm32__min_ff_n40C_1v95.lib",
        "max_tt_025C_1v80": "/home/npanh/openlane2/test_design/runs/RUN_2025-05-08_00-15-07/54-openroad-stapostpnr/max_tt_025C_1v80/pm32__max_tt_025C_1v80.lib",
        "max_ss_100C_1v60": "/home/npanh/openlane2/test_design/runs/RUN_2025-05-08_00-15-07/54-openroad-stapostpnr/max_ss_100C_1v60/pm32__max_ss_100C_1v60.lib",
        "max_ff_n40C_1v95": "/home/npanh/openlane2/test_design/runs/RUN_2025-05-08_00-15-07/54-openroad-stapostpnr/max_ff_n40C_1v95/pm32__max_ff_n40C_1v95.lib"
    },
    "spice": null,
    "mag": "/home/npanh/openlane2/test_design/runs/RUN_2025-05-08_00-15-07/56-magic-streamout/pm32.mag",
    "gds": "/home/npanh/openlane2/test_design/runs/RUN_2025-05-08_00-15-07/56-magic-streamout/pm32.gds",
    "mag_gds": "/home/npanh/openlane2/test_design/runs/RUN_2025-05-08_00-15-07/56-magic-streamout/pm32.magic.gds",
    "klayout_gds": "/home/npanh/openlane2/test_design/runs/RUN_2025-05-08_00-15-07/57-klayout-streamout/pm32.klayout.gds",
    "json_h": "/home/npanh/openlane2/test_design/runs/RUN_2025-05-08_00-15-07/05-yosys-jsonheader/pm32.h.json",
    "vh": "/home/npanh/openlane2/test_design/runs/RUN_2025-05-08_00-15-07/28-odb-writeverilogheader/pm32.vh",
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 442,
        "design__inferred_latch__count": 0,
        "design__instance__count": 1311,
        "design__instance__area": 10661.5,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 11,
        "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
        "power__internal__total": 0.0006977320299483836,
        "power__switching__total": 0.00032900518272072077,
        "power__leakage__total": 1.3650534036457884e-08,
        "power__total": 0.001026750891469419,
        "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.26308758694017975,
        "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.26316019552804376,
        "timing__hold__ws__corner:nom_tt_025C_1v80": 0.3386271359165041,
        "timing__setup__ws__corner:nom_tt_025C_1v80": 17.894871868601992,
        "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
        "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.338627,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 23.006437,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 11,
        "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.26900984978793074,
        "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.26879707553924365,
        "timing__hold__ws__corner:nom_ss_100C_1v60": 0.9555377870523345,
        "timing__setup__ws__corner:nom_ss_100C_1v60": 16.18882851372552,
        "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__tns__corner:nom_ss_100C_1v60": 0,
        "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__wns__corner:nom_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.955538,
        "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 21.165348,
        "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 11,
        "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.2603014821810865,
        "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.26037592263699294,
        "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.11117213020385139,
        "timing__setup__ws__corner:nom_ff_n40C_1v95": 18.53353079020459,
        "timing__hold__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.111172,
        "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 23.612171,
        "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count": 0,
        "design__max_fanout_violation__count": 11,
        "design__max_cap_violation__count": 0,
        "clock__skew__worst_hold": -0.2592974797159472,
        "clock__skew__worst_setup": 0.2593566268492569,
        "timing__hold__ws": 0.11013706924871983,
        "timing__setup__ws": 16.088219212210145,
        "timing__hold__tns": 0,
        "timing__setup__tns": 0,
        "timing__hold__wns": 0,
        "timing__setup__wns": 0,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": 0.110137,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 0,
        "timing__setup_r2r__ws": 21.153004,
        "timing__setup_r2r_vio__count": 0,
        "design__die__bbox": "0.0 0.0 138.155 148.875",
        "design__core__bbox": "5.52 10.88 132.48 136.0",
        "design__io": 134,
        "design__die__area": 20567.8,
        "design__core__area": 15885.2,
        "design__instance__count__stdcell": 1311,
        "design__instance__area__stdcell": 10661.5,
        "design__instance__count__macros": 0,
        "design__instance__area__macros": 0,
        "design__instance__utilization": 0.671156,
        "design__instance__utilization__stdcell": 0.671156,
        "design__instance__count__class:inverter": 164,
        "design__instance__count__class:sequential_cell": 170,
        "design__instance__count__class:multi_input_combinational_cell": 348,
        "flow__warnings__count": 1,
        "flow__errors__count": 0,
        "design__instance__count__class:fill_cell": 856,
        "design__instance__count__class:tap_cell": 216,
        "design__power_grid_violation__count__net:VGND": 0,
        "design__power_grid_violation__count__net:VPWR": 0,
        "design__power_grid_violation__count": 0,
        "floorplan__design__io": 132,
        "design__io__hpwl": 6984948,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 0,
        "design__instance__displacement__mean": 0,
        "design__instance__displacement__max": 0,
        "route__wirelength__estimated": 20577.1,
        "design__violations": 0,
        "design__instance__count__class:timing_repair_buffer": 381,
        "design__instance__count__class:clock_buffer": 21,
        "design__instance__count__class:clock_inverter": 11,
        "design__instance__count__setup_buffer": 0,
        "design__instance__count__hold_buffer": 194,
        "antenna__violating__nets": 0,
        "antenna__violating__pins": 0,
        "route__antenna_violation__count": 0,
        "antenna_diodes_count": 0,
        "route__net": 1147,
        "route__net__special": 2,
        "route__drc_errors__iter:1": 283,
        "route__wirelength__iter:1": 21632,
        "route__drc_errors__iter:2": 175,
        "route__wirelength__iter:2": 21545,
        "route__drc_errors__iter:3": 134,
        "route__wirelength__iter:3": 21615,
        "route__drc_errors__iter:4": 7,
        "route__wirelength__iter:4": 21551,
        "route__drc_errors__iter:5": 0,
        "route__wirelength__iter:5": 21560,
        "route__drc_errors": 0,
        "route__wirelength": 21560,
        "route__vias": 6401,
        "route__vias__singlecut": 6401,
        "route__vias__multicut": 0,
        "design__disconnected_pin__count": 0,
        "design__critical_disconnected_pin__count": 0,
        "route__wirelength__max": 326.5,
        "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 15,
        "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 15,
        "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 15,
        "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 11,
        "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0,
        "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.2618117741153493,
        "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.26186939469195697,
        "timing__hold__ws__corner:min_tt_025C_1v80": 0.3343417859425555,
        "timing__setup__ws__corner:min_tt_025C_1v80": 17.94853028116732,
        "timing__hold__tns__corner:min_tt_025C_1v80": 0,
        "timing__setup__tns__corner:min_tt_025C_1v80": 0,
        "timing__hold__wns__corner:min_tt_025C_1v80": 0,
        "timing__setup__wns__corner:min_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.334342,
        "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 23.013142,
        "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:min_tt_025C_1v80": 15,
        "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 11,
        "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.2669163576823383,
        "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.26676270281138453,
        "timing__hold__ws__corner:min_ss_100C_1v60": 0.9465157814321633,
        "timing__setup__ws__corner:min_ss_100C_1v60": 16.29105430001047,
        "timing__hold__tns__corner:min_ss_100C_1v60": 0,
        "timing__setup__tns__corner:min_ss_100C_1v60": 0,
        "timing__hold__wns__corner:min_ss_100C_1v60": 0,
        "timing__setup__wns__corner:min_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.946516,
        "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 21.174614,
        "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:min_ss_100C_1v60": 15,
        "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 11,
        "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.2592974797159472,
        "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.2593566268492569,
        "timing__hold__ws__corner:min_ff_n40C_1v95": 0.11013706924871983,
        "timing__setup__ws__corner:min_ff_n40C_1v95": 18.567619078916763,
        "timing__hold__tns__corner:min_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:min_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:min_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:min_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.110137,
        "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 23.617081,
        "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 15,
        "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0,
        "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 11,
        "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0,
        "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.2652053929306991,
        "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.2652965977547515,
        "timing__hold__ws__corner:max_tt_025C_1v80": 0.3429936987070009,
        "timing__setup__ws__corner:max_tt_025C_1v80": 17.840961213358337,
        "timing__hold__tns__corner:max_tt_025C_1v80": 0,
        "timing__setup__tns__corner:max_tt_025C_1v80": 0,
        "timing__hold__wns__corner:max_tt_025C_1v80": 0,
        "timing__setup__wns__corner:max_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.342994,
        "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 23.00001,
        "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:max_tt_025C_1v80": 15,
        "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 11,
        "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.27144406934941706,
        "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.2715326651492878,
        "timing__hold__ws__corner:max_ss_100C_1v60": 0.9641808735434845,
        "timing__setup__ws__corner:max_ss_100C_1v60": 16.088219212210145,
        "timing__hold__tns__corner:max_ss_100C_1v60": 0,
        "timing__setup__tns__corner:max_ss_100C_1v60": 0,
        "timing__hold__wns__corner:max_ss_100C_1v60": 0,
        "timing__setup__wns__corner:max_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.964181,
        "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 21.153004,
        "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:max_ss_100C_1v60": 15,
        "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 11,
        "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.2620551905203826,
        "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.2621484215015123,
        "timing__hold__ws__corner:max_ff_n40C_1v95": 0.11119760982298714,
        "timing__setup__ws__corner:max_ff_n40C_1v95": 18.499435396064857,
        "timing__hold__tns__corner:max_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:max_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:max_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:max_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.111198,
        "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 23.606977,
        "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 15,
        "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net__count": 15,
        "timing__unannotated_net_filtered__count": 0,
        "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79937,
        "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79982,
        "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.000633442,
        "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000770355,
        "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000164754,
        "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000770355,
        "design_powergrid__voltage__worst": 0.000770355,
        "design_powergrid__voltage__worst__net:VPWR": 1.79937,
        "design_powergrid__drop__worst": 0.000770355,
        "design_powergrid__drop__worst__net:VPWR": 0.000633442,
        "design_powergrid__voltage__worst__net:VGND": 0.000770355,
        "design_powergrid__drop__worst__net:VGND": 0.000770355,
        "ir__voltage__worst": 1.8,
        "ir__drop__avg": 0.000183,
        "ir__drop__worst": 0.000633,
        "design__xor_difference__count": 0
    }
}