

================================================================
== Vivado HLS Report for 'aqed_in'
================================================================
* Date:           Fri Apr 10 23:55:26 2020

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        aes_bug2
* Solution:       solution1
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+--------+----------+------------+
    |  Clock | Target | Estimated| Uncertainty|
    +--------+--------+----------+------------+
    |ap_clk  |  100.00|     6.075|       12.50|
    +--------+--------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    2|    2|    2|    2|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.15>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%dup_idx_V_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %dup_idx_V)"   --->   Operation 4 'read' 'dup_idx_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%r_V = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %dup_idx_V_read, i1 false)" [buf4bug2.cpp:347]   --->   Operation 5 'bitconcatenate' 'r_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%op2 = zext i3 %r_V to i64" [buf4bug2.cpp:347]   --->   Operation 6 'zext' 'op2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%bmc_in_addr = getelementptr [16 x i8]* %bmc_in, i64 0, i64 %op2" [buf4bug2.cpp:347]   --->   Operation 7 'getelementptr' 'bmc_in_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [2/2] (2.15ns)   --->   "%bmc_in_load = load i8* %bmc_in_addr, align 1" [buf4bug2.cpp:347]   --->   Operation 8 'load' 'bmc_in_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_0368_sum = or i3 %r_V, 1" [buf4bug2.cpp:347]   --->   Operation 9 'or' 'p_0368_sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_0368_sum_cast = zext i3 %p_0368_sum to i64" [buf4bug2.cpp:347]   --->   Operation 10 'zext' 'p_0368_sum_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%bmc_in_addr_4 = getelementptr [16 x i8]* %bmc_in, i64 0, i64 %p_0368_sum_cast" [buf4bug2.cpp:347]   --->   Operation 11 'getelementptr' 'bmc_in_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [2/2] (2.15ns)   --->   "%bmc_in_load_4 = load i8* %bmc_in_addr_4, align 1" [buf4bug2.cpp:347]   --->   Operation 12 'load' 'bmc_in_load_4' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 2 <SV = 1> <Delay = 2.15>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%orig_idx_V_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %orig_idx_V)"   --->   Operation 13 'read' 'orig_idx_V_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/2] (2.15ns)   --->   "%bmc_in_load = load i8* %bmc_in_addr, align 1" [buf4bug2.cpp:347]   --->   Operation 14 'load' 'bmc_in_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 15 [1/2] (2.15ns)   --->   "%bmc_in_load_4 = load i8* %bmc_in_addr_4, align 1" [buf4bug2.cpp:347]   --->   Operation 15 'load' 'bmc_in_load_4' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%r_V_2 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %orig_idx_V_read, i1 false)" [buf4bug2.cpp:347]   --->   Operation 16 'bitconcatenate' 'r_V_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%op2_2 = zext i3 %r_V_2 to i64" [buf4bug2.cpp:347]   --->   Operation 17 'zext' 'op2_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%bmc_in_addr_5 = getelementptr [16 x i8]* %bmc_in, i64 0, i64 %op2_2" [buf4bug2.cpp:347]   --->   Operation 18 'getelementptr' 'bmc_in_addr_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [2/2] (2.15ns)   --->   "%bmc_in_load_5 = load i8* %bmc_in_addr_5, align 1" [buf4bug2.cpp:347]   --->   Operation 19 'load' 'bmc_in_load_5' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%p_0265_sum = or i3 %r_V_2, 1" [buf4bug2.cpp:347]   --->   Operation 20 'or' 'p_0265_sum' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%p_0265_sum_cast = zext i3 %p_0265_sum to i64" [buf4bug2.cpp:347]   --->   Operation 21 'zext' 'p_0265_sum_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%bmc_in_addr_6 = getelementptr [16 x i8]* %bmc_in, i64 0, i64 %p_0265_sum_cast" [buf4bug2.cpp:347]   --->   Operation 22 'getelementptr' 'bmc_in_addr_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (2.15ns)   --->   "%bmc_in_load_6 = load i8* %bmc_in_addr_6, align 1" [buf4bug2.cpp:347]   --->   Operation 23 'load' 'bmc_in_load_6' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 3 <SV = 2> <Delay = 6.07>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%dup_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %dup_V)"   --->   Operation 24 'read' 'dup_V_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%orig_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %orig_V)"   --->   Operation 25 'read' 'orig_V_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node val_assign_11_demorg)   --->   "%orig_V_not = xor i1 %orig_V_read, true" [buf4bug2.cpp:340]   --->   Operation 26 'xor' 'orig_V_not' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.93ns)   --->   "%tmp_s = icmp eq i2 %orig_idx_V_read, -1" [buf4bug2.cpp:340]   --->   Operation 27 'icmp' 'tmp_s' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%state_orig_issued_V_s = load i1* @state_orig_issued_V, align 2" [buf4bug2.cpp:340]   --->   Operation 28 'load' 'state_orig_issued_V_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node val_assign_11_demorg)   --->   "%tmp = or i1 %tmp_s, %orig_V_not"   --->   Operation 29 'or' 'tmp' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.94ns) (out node of the LUT)   --->   "%val_assign_11_demorg = or i1 %tmp, %state_orig_issued_V_s"   --->   Operation 30 'or' 'val_assign_11_demorg' <Predicate = true> <Delay = 0.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.94ns)   --->   "%issue_orig_V = xor i1 %val_assign_11_demorg, true"   --->   Operation 31 'xor' 'issue_orig_V' <Predicate = true> <Delay = 0.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.93ns)   --->   "%tmp_5 = icmp eq i2 %dup_idx_V_read, -1" [buf4bug2.cpp:347]   --->   Operation 32 'icmp' 'tmp_5' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%state_dup_issued_V_l = load i1* @state_dup_issued_V, align 1" [buf4bug2.cpp:347]   --->   Operation 33 'load' 'state_dup_issued_V_l' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%state_orig_val_V_0_l = load i8* @state_orig_val_V_0, align 2" [buf4bug2.cpp:347]   --->   Operation 34 'load' 'state_orig_val_V_0_l' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.47ns)   --->   "%tmp_6 = icmp eq i8 %bmc_in_load, %state_orig_val_V_0_l" [buf4bug2.cpp:347]   --->   Operation 35 'icmp' 'tmp_6' <Predicate = true> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%state_orig_val_V_1_l = load i8* @state_orig_val_V_1, align 1" [buf4bug2.cpp:347]   --->   Operation 36 'load' 'state_orig_val_V_1_l' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.47ns)   --->   "%tmp_7 = icmp eq i8 %bmc_in_load_4, %state_orig_val_V_1_l" [buf4bug2.cpp:347]   --->   Operation 37 'icmp' 'tmp_7' <Predicate = true> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.94ns)   --->   "%brmerge = or i1 %tmp_7, %val_assign_11_demorg" [buf4bug2.cpp:347]   --->   Operation 38 'or' 'brmerge' <Predicate = true> <Delay = 0.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/2] (2.15ns)   --->   "%bmc_in_load_5 = load i8* %bmc_in_addr_5, align 1" [buf4bug2.cpp:347]   --->   Operation 39 'load' 'bmc_in_load_5' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 40 [1/1] (1.47ns)   --->   "%tmp_8 = icmp eq i8 %bmc_in_load_5, %bmc_in_load" [buf4bug2.cpp:347]   --->   Operation 40 'icmp' 'tmp_8' <Predicate = true> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/2] (2.15ns)   --->   "%bmc_in_load_6 = load i8* %bmc_in_addr_6, align 1" [buf4bug2.cpp:347]   --->   Operation 41 'load' 'bmc_in_load_6' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 42 [1/1] (1.47ns)   --->   "%tmp_9 = icmp eq i8 %bmc_in_load_6, %bmc_in_load_4" [buf4bug2.cpp:347]   --->   Operation 42 'icmp' 'tmp_9' <Predicate = true> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp)   --->   "%tmp1 = or i1 %state_dup_issued_V_l, %tmp_5" [buf4bug2.cpp:347]   --->   Operation 43 'or' 'tmp1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp)   --->   "%tmp39_demorgan = and i1 %state_orig_issued_V_s, %dup_V_read" [buf4bug2.cpp:340]   --->   Operation 44 'and' 'tmp39_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp)   --->   "%tmp2 = xor i1 %tmp39_demorgan, true" [buf4bug2.cpp:340]   --->   Operation 45 'xor' 'tmp2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.94ns) (out node of the LUT)   --->   "%sel_tmp = or i1 %tmp1, %tmp2" [buf4bug2.cpp:347]   --->   Operation 46 'or' 'sel_tmp' <Predicate = true> <Delay = 0.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp8)   --->   "%sel_tmp5 = and i1 %sel_tmp, %issue_orig_V" [buf4bug2.cpp:347]   --->   Operation 47 'and' 'sel_tmp5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp1)   --->   "%tmp_19_not = xor i1 %tmp_5, true" [buf4bug2.cpp:347]   --->   Operation 48 'xor' 'tmp_19_not' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp1)   --->   "%sel_tmp7 = xor i1 %state_dup_issued_V_l, true" [buf4bug2.cpp:347]   --->   Operation 49 'xor' 'sel_tmp7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp1)   --->   "%tmp3 = and i1 %state_orig_issued_V_s, %tmp_19_not" [buf4bug2.cpp:340]   --->   Operation 50 'and' 'tmp3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp1)   --->   "%tmp4 = and i1 %tmp_6, %dup_V_read" [buf4bug2.cpp:347]   --->   Operation 51 'and' 'tmp4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp1)   --->   "%tmp5 = and i1 %tmp4, %sel_tmp7" [buf4bug2.cpp:347]   --->   Operation 52 'and' 'tmp5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.94ns) (out node of the LUT)   --->   "%sel_tmp1 = and i1 %tmp5, %tmp3" [buf4bug2.cpp:347]   --->   Operation 53 'and' 'sel_tmp1' <Predicate = true> <Delay = 0.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp8)   --->   "%sel_tmp2 = xor i1 %brmerge, true" [buf4bug2.cpp:347]   --->   Operation 54 'xor' 'sel_tmp2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp8)   --->   "%sel_tmp3 = and i1 %sel_tmp1, %sel_tmp2" [buf4bug2.cpp:347]   --->   Operation 55 'and' 'sel_tmp3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.94ns)   --->   "%sel_tmp4 = xor i1 %tmp_6, true" [buf4bug2.cpp:347]   --->   Operation 56 'xor' 'sel_tmp4' <Predicate = true> <Delay = 0.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp8)   --->   "%sel_tmp6 = and i1 %sel_tmp4, %issue_orig_V" [buf4bug2.cpp:347]   --->   Operation 57 'and' 'sel_tmp6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp8)   --->   "%tmp6 = or i1 %sel_tmp3, %sel_tmp6" [buf4bug2.cpp:347]   --->   Operation 58 'or' 'tmp6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.94ns) (out node of the LUT)   --->   "%sel_tmp8 = or i1 %tmp6, %sel_tmp5" [buf4bug2.cpp:347]   --->   Operation 59 'or' 'sel_tmp8' <Predicate = true> <Delay = 0.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp11)   --->   "%tmp7 = and i1 %tmp_8, %tmp_9"   --->   Operation 60 'and' 'tmp7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp11)   --->   "%sel_tmp9 = and i1 %tmp7, %sel_tmp8"   --->   Operation 61 'and' 'sel_tmp9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp11)   --->   "%sel_tmp10 = and i1 %sel_tmp1, %brmerge" [buf4bug2.cpp:347]   --->   Operation 62 'and' 'sel_tmp10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (1.37ns) (out node of the LUT)   --->   "%sel_tmp11 = select i1 %sel_tmp10, i1 %tmp_7, i1 %sel_tmp9"   --->   Operation 63 'select' 'sel_tmp11' <Predicate = true> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node not_sel_tmp)   --->   "%sel_tmp12 = or i1 %sel_tmp, %sel_tmp4" [buf4bug2.cpp:347]   --->   Operation 64 'or' 'sel_tmp12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node not_sel_tmp)   --->   "%sel_tmp13 = and i1 %sel_tmp12, %val_assign_11_demorg" [buf4bug2.cpp:347]   --->   Operation 65 'and' 'sel_tmp13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.94ns) (out node of the LUT)   --->   "%not_sel_tmp = xor i1 %sel_tmp13, true"   --->   Operation 66 'xor' 'not_sel_tmp' <Predicate = true> <Delay = 0.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.94ns) (out node of the LUT)   --->   "%issue_dup_V = and i1 %sel_tmp11, %not_sel_tmp"   --->   Operation 67 'and' 'issue_dup_V' <Predicate = true> <Delay = 0.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%state_in_count_V_loa = load i16* @state_in_count_V, align 2" [buf4bug2.cpp:360]   --->   Operation 68 'load' 'state_in_count_V_loa' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "br i1 %val_assign_11_demorg, label %.loopexit, label %.loopexit.loopexit" [buf4bug2.cpp:356]   --->   Operation 69 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "store i1 true, i1* @state_orig_issued_V, align 2" [buf4bug2.cpp:358]   --->   Operation 70 'store' <Predicate = (!val_assign_11_demorg)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "store i8 %bmc_in_load_5, i8* @state_orig_val_V_0, align 2" [buf4bug2.cpp:358]   --->   Operation 71 'store' <Predicate = (!val_assign_11_demorg)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "store i8 %bmc_in_load_6, i8* @state_orig_val_V_1, align 1" [buf4bug2.cpp:359]   --->   Operation 72 'store' <Predicate = (!val_assign_11_demorg)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "store i16 %state_in_count_V_loa, i16* @state_orig_in_V, align 2" [buf4bug2.cpp:360]   --->   Operation 73 'store' <Predicate = (!val_assign_11_demorg)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "store i2 %orig_idx_V_read, i2* @state_orig_idx_V, align 2" [buf4bug2.cpp:360]   --->   Operation 74 'store' <Predicate = (!val_assign_11_demorg)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 75 'br' <Predicate = (!val_assign_11_demorg)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "br i1 %issue_dup_V, label %0, label %.loopexit._crit_edge" [buf4bug2.cpp:367]   --->   Operation 76 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "store i16 %state_in_count_V_loa, i16* @state_dup_in_V, align 2" [buf4bug2.cpp:369]   --->   Operation 77 'store' <Predicate = (issue_dup_V)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "store i2 %dup_idx_V_read, i2* @state_dup_idx_V, align 1" [buf4bug2.cpp:369]   --->   Operation 78 'store' <Predicate = (issue_dup_V)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "store i1 true, i1* @state_dup_issued_V, align 1" [buf4bug2.cpp:370]   --->   Operation 79 'store' <Predicate = (issue_dup_V)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "store i8 %bmc_in_load, i8* @state_dup_val_V_0, align 2" [buf4bug2.cpp:370]   --->   Operation 80 'store' <Predicate = (issue_dup_V)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "store i8 %bmc_in_load_4, i8* @state_dup_val_V_1, align 1" [buf4bug2.cpp:371]   --->   Operation 81 'store' <Predicate = (issue_dup_V)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "br label %.loopexit._crit_edge" [buf4bug2.cpp:372]   --->   Operation 82 'br' <Predicate = (issue_dup_V)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (2.14ns)   --->   "%tmp_1 = add i16 %state_in_count_V_loa, 1" [buf4bug2.cpp:374]   --->   Operation 83 'add' 'tmp_1' <Predicate = true> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "store i16 %tmp_1, i16* @state_in_count_V, align 2" [buf4bug2.cpp:374]   --->   Operation 84 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 85 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ bmc_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ orig_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dup_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ orig_idx_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dup_idx_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ state_orig_issued_V]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_ovld:ce=0
Port [ state_dup_issued_V]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ state_orig_val_V_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ state_orig_val_V_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ state_in_count_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ state_orig_in_V]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_vld:ce=0
Port [ state_orig_idx_V]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_vld:ce=0
Port [ state_dup_in_V]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_vld:ce=0
Port [ state_dup_idx_V]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_vld:ce=0
Port [ state_dup_val_V_0]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_vld:ce=0
Port [ state_dup_val_V_1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
dup_idx_V_read        (read          ) [ 0011]
r_V                   (bitconcatenate) [ 0000]
op2                   (zext          ) [ 0000]
bmc_in_addr           (getelementptr ) [ 0010]
p_0368_sum            (or            ) [ 0000]
p_0368_sum_cast       (zext          ) [ 0000]
bmc_in_addr_4         (getelementptr ) [ 0010]
orig_idx_V_read       (read          ) [ 0001]
bmc_in_load           (load          ) [ 0001]
bmc_in_load_4         (load          ) [ 0001]
r_V_2                 (bitconcatenate) [ 0000]
op2_2                 (zext          ) [ 0000]
bmc_in_addr_5         (getelementptr ) [ 0001]
p_0265_sum            (or            ) [ 0000]
p_0265_sum_cast       (zext          ) [ 0000]
bmc_in_addr_6         (getelementptr ) [ 0001]
dup_V_read            (read          ) [ 0000]
orig_V_read           (read          ) [ 0000]
orig_V_not            (xor           ) [ 0000]
tmp_s                 (icmp          ) [ 0000]
state_orig_issued_V_s (load          ) [ 0000]
tmp                   (or            ) [ 0000]
val_assign_11_demorg  (or            ) [ 0001]
issue_orig_V          (xor           ) [ 0000]
tmp_5                 (icmp          ) [ 0000]
state_dup_issued_V_l  (load          ) [ 0000]
state_orig_val_V_0_l  (load          ) [ 0000]
tmp_6                 (icmp          ) [ 0000]
state_orig_val_V_1_l  (load          ) [ 0000]
tmp_7                 (icmp          ) [ 0000]
brmerge               (or            ) [ 0000]
bmc_in_load_5         (load          ) [ 0000]
tmp_8                 (icmp          ) [ 0000]
bmc_in_load_6         (load          ) [ 0000]
tmp_9                 (icmp          ) [ 0000]
tmp1                  (or            ) [ 0000]
tmp39_demorgan        (and           ) [ 0000]
tmp2                  (xor           ) [ 0000]
sel_tmp               (or            ) [ 0000]
sel_tmp5              (and           ) [ 0000]
tmp_19_not            (xor           ) [ 0000]
sel_tmp7              (xor           ) [ 0000]
tmp3                  (and           ) [ 0000]
tmp4                  (and           ) [ 0000]
tmp5                  (and           ) [ 0000]
sel_tmp1              (and           ) [ 0000]
sel_tmp2              (xor           ) [ 0000]
sel_tmp3              (and           ) [ 0000]
sel_tmp4              (xor           ) [ 0000]
sel_tmp6              (and           ) [ 0000]
tmp6                  (or            ) [ 0000]
sel_tmp8              (or            ) [ 0000]
tmp7                  (and           ) [ 0000]
sel_tmp9              (and           ) [ 0000]
sel_tmp10             (and           ) [ 0000]
sel_tmp11             (select        ) [ 0000]
sel_tmp12             (or            ) [ 0000]
sel_tmp13             (and           ) [ 0000]
not_sel_tmp           (xor           ) [ 0000]
issue_dup_V           (and           ) [ 0001]
state_in_count_V_loa  (load          ) [ 0000]
StgValue_69           (br            ) [ 0000]
StgValue_70           (store         ) [ 0000]
StgValue_71           (store         ) [ 0000]
StgValue_72           (store         ) [ 0000]
StgValue_73           (store         ) [ 0000]
StgValue_74           (store         ) [ 0000]
StgValue_75           (br            ) [ 0000]
StgValue_76           (br            ) [ 0000]
StgValue_77           (store         ) [ 0000]
StgValue_78           (store         ) [ 0000]
StgValue_79           (store         ) [ 0000]
StgValue_80           (store         ) [ 0000]
StgValue_81           (store         ) [ 0000]
StgValue_82           (br            ) [ 0000]
tmp_1                 (add           ) [ 0000]
StgValue_84           (store         ) [ 0000]
StgValue_85           (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bmc_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bmc_in"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="orig_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="orig_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dup_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dup_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="orig_idx_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="orig_idx_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dup_idx_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dup_idx_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="state_orig_issued_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_orig_issued_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="state_dup_issued_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_dup_issued_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="state_orig_val_V_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_orig_val_V_0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="state_orig_val_V_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_orig_val_V_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="state_in_count_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_in_count_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="state_orig_in_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_orig_in_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="state_orig_idx_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_orig_idx_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="state_dup_in_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_dup_in_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="state_dup_idx_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_dup_idx_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="state_dup_val_V_0">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_dup_val_V_0"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="state_dup_val_V_1">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_dup_val_V_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="dup_idx_V_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="2" slack="0"/>
<pin id="52" dir="0" index="1" bw="2" slack="0"/>
<pin id="53" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dup_idx_V_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="orig_idx_V_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="2" slack="0"/>
<pin id="58" dir="0" index="1" bw="2" slack="0"/>
<pin id="59" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="orig_idx_V_read/2 "/>
</bind>
</comp>

<comp id="62" class="1004" name="dup_V_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dup_V_read/3 "/>
</bind>
</comp>

<comp id="68" class="1004" name="orig_V_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="orig_V_read/3 "/>
</bind>
</comp>

<comp id="74" class="1004" name="bmc_in_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="8" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="3" slack="0"/>
<pin id="78" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bmc_in_addr/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_access_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="4" slack="0"/>
<pin id="83" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="84" dir="0" index="2" bw="0" slack="0"/>
<pin id="94" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="95" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="96" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="3" bw="8" slack="0"/>
<pin id="97" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bmc_in_load/1 bmc_in_load_4/1 bmc_in_load_5/2 bmc_in_load_6/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="bmc_in_addr_4_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="8" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="3" slack="0"/>
<pin id="91" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bmc_in_addr_4/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="bmc_in_addr_5_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="8" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="3" slack="0"/>
<pin id="103" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bmc_in_addr_5/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="bmc_in_addr_6_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="8" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="3" slack="0"/>
<pin id="111" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bmc_in_addr_6/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="r_V_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="3" slack="0"/>
<pin id="117" dir="0" index="1" bw="2" slack="0"/>
<pin id="118" dir="0" index="2" bw="1" slack="0"/>
<pin id="119" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="op2_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="3" slack="0"/>
<pin id="125" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="op2/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="p_0368_sum_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="3" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_0368_sum/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="p_0368_sum_cast_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="3" slack="0"/>
<pin id="136" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_0368_sum_cast/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="r_V_2_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="3" slack="0"/>
<pin id="141" dir="0" index="1" bw="2" slack="0"/>
<pin id="142" dir="0" index="2" bw="1" slack="0"/>
<pin id="143" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_2/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="op2_2_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="3" slack="0"/>
<pin id="149" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="op2_2/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="p_0265_sum_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="3" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_0265_sum/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="p_0265_sum_cast_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="3" slack="0"/>
<pin id="160" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_0265_sum_cast/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="orig_V_not_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="orig_V_not/3 "/>
</bind>
</comp>

<comp id="169" class="1004" name="tmp_s_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="2" slack="1"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="state_orig_issued_V_s_load_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_orig_issued_V_s/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="tmp_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="val_assign_11_demorg_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="val_assign_11_demorg/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="issue_orig_V_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="issue_orig_V/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="tmp_5_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="2" slack="2"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="201" class="1004" name="state_dup_issued_V_l_load_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="0"/>
<pin id="203" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_dup_issued_V_l/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="state_orig_val_V_0_l_load_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="8" slack="0"/>
<pin id="207" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_orig_val_V_0_l/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="tmp_6_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="8" slack="1"/>
<pin id="211" dir="0" index="1" bw="8" slack="0"/>
<pin id="212" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="state_orig_val_V_1_l_load_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="8" slack="0"/>
<pin id="216" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_orig_val_V_1_l/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="tmp_7_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="8" slack="1"/>
<pin id="220" dir="0" index="1" bw="8" slack="0"/>
<pin id="221" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="brmerge_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge/3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="tmp_8_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="8" slack="0"/>
<pin id="231" dir="0" index="1" bw="8" slack="1"/>
<pin id="232" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="tmp_9_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="8" slack="0"/>
<pin id="236" dir="0" index="1" bw="8" slack="1"/>
<pin id="237" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="tmp1_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp1/3 "/>
</bind>
</comp>

<comp id="245" class="1004" name="tmp39_demorgan_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp39_demorgan/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="tmp2_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp2/3 "/>
</bind>
</comp>

<comp id="257" class="1004" name="sel_tmp_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp/3 "/>
</bind>
</comp>

<comp id="263" class="1004" name="sel_tmp5_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp5/3 "/>
</bind>
</comp>

<comp id="269" class="1004" name="tmp_19_not_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_19_not/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="sel_tmp7_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp7/3 "/>
</bind>
</comp>

<comp id="281" class="1004" name="tmp3_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp3/3 "/>
</bind>
</comp>

<comp id="287" class="1004" name="tmp4_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp4/3 "/>
</bind>
</comp>

<comp id="293" class="1004" name="tmp5_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp5/3 "/>
</bind>
</comp>

<comp id="299" class="1004" name="sel_tmp1_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp1/3 "/>
</bind>
</comp>

<comp id="305" class="1004" name="sel_tmp2_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp2/3 "/>
</bind>
</comp>

<comp id="311" class="1004" name="sel_tmp3_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp3/3 "/>
</bind>
</comp>

<comp id="317" class="1004" name="sel_tmp4_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="0"/>
<pin id="319" dir="0" index="1" bw="1" slack="0"/>
<pin id="320" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp4/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="sel_tmp6_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp6/3 "/>
</bind>
</comp>

<comp id="329" class="1004" name="tmp6_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="0"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp6/3 "/>
</bind>
</comp>

<comp id="335" class="1004" name="sel_tmp8_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp8/3 "/>
</bind>
</comp>

<comp id="341" class="1004" name="tmp7_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="0"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp7/3 "/>
</bind>
</comp>

<comp id="347" class="1004" name="sel_tmp9_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="0"/>
<pin id="349" dir="0" index="1" bw="1" slack="0"/>
<pin id="350" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp9/3 "/>
</bind>
</comp>

<comp id="353" class="1004" name="sel_tmp10_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="0"/>
<pin id="355" dir="0" index="1" bw="1" slack="0"/>
<pin id="356" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp10/3 "/>
</bind>
</comp>

<comp id="359" class="1004" name="sel_tmp11_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="0"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="0" index="2" bw="1" slack="0"/>
<pin id="363" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp11/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="sel_tmp12_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="0"/>
<pin id="369" dir="0" index="1" bw="1" slack="0"/>
<pin id="370" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp12/3 "/>
</bind>
</comp>

<comp id="373" class="1004" name="sel_tmp13_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="0"/>
<pin id="375" dir="0" index="1" bw="1" slack="0"/>
<pin id="376" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp13/3 "/>
</bind>
</comp>

<comp id="379" class="1004" name="not_sel_tmp_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="0"/>
<pin id="381" dir="0" index="1" bw="1" slack="0"/>
<pin id="382" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_sel_tmp/3 "/>
</bind>
</comp>

<comp id="385" class="1004" name="issue_dup_V_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="issue_dup_V/3 "/>
</bind>
</comp>

<comp id="391" class="1004" name="state_in_count_V_loa_load_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="16" slack="0"/>
<pin id="393" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_in_count_V_loa/3 "/>
</bind>
</comp>

<comp id="395" class="1004" name="StgValue_70_store_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="0"/>
<pin id="397" dir="0" index="1" bw="1" slack="0"/>
<pin id="398" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_70/3 "/>
</bind>
</comp>

<comp id="401" class="1004" name="StgValue_71_store_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="8" slack="0"/>
<pin id="403" dir="0" index="1" bw="8" slack="0"/>
<pin id="404" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_71/3 "/>
</bind>
</comp>

<comp id="407" class="1004" name="StgValue_72_store_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="8" slack="0"/>
<pin id="409" dir="0" index="1" bw="8" slack="0"/>
<pin id="410" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_72/3 "/>
</bind>
</comp>

<comp id="413" class="1004" name="StgValue_73_store_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="16" slack="0"/>
<pin id="415" dir="0" index="1" bw="16" slack="0"/>
<pin id="416" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_73/3 "/>
</bind>
</comp>

<comp id="419" class="1004" name="StgValue_74_store_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="2" slack="1"/>
<pin id="421" dir="0" index="1" bw="2" slack="0"/>
<pin id="422" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_74/3 "/>
</bind>
</comp>

<comp id="424" class="1004" name="StgValue_77_store_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="16" slack="0"/>
<pin id="426" dir="0" index="1" bw="16" slack="0"/>
<pin id="427" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_77/3 "/>
</bind>
</comp>

<comp id="430" class="1004" name="StgValue_78_store_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="2" slack="2"/>
<pin id="432" dir="0" index="1" bw="2" slack="0"/>
<pin id="433" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_78/3 "/>
</bind>
</comp>

<comp id="435" class="1004" name="StgValue_79_store_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="0"/>
<pin id="437" dir="0" index="1" bw="1" slack="0"/>
<pin id="438" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_79/3 "/>
</bind>
</comp>

<comp id="441" class="1004" name="StgValue_80_store_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="8" slack="1"/>
<pin id="443" dir="0" index="1" bw="8" slack="0"/>
<pin id="444" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_80/3 "/>
</bind>
</comp>

<comp id="446" class="1004" name="StgValue_81_store_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="8" slack="1"/>
<pin id="448" dir="0" index="1" bw="8" slack="0"/>
<pin id="449" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_81/3 "/>
</bind>
</comp>

<comp id="451" class="1004" name="tmp_1_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="16" slack="0"/>
<pin id="453" dir="0" index="1" bw="1" slack="0"/>
<pin id="454" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="457" class="1004" name="StgValue_84_store_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="16" slack="0"/>
<pin id="459" dir="0" index="1" bw="16" slack="0"/>
<pin id="460" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_84/3 "/>
</bind>
</comp>

<comp id="463" class="1005" name="dup_idx_V_read_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="2" slack="2"/>
<pin id="465" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="dup_idx_V_read "/>
</bind>
</comp>

<comp id="469" class="1005" name="bmc_in_addr_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="4" slack="1"/>
<pin id="471" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="bmc_in_addr "/>
</bind>
</comp>

<comp id="474" class="1005" name="bmc_in_addr_4_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="4" slack="1"/>
<pin id="476" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="bmc_in_addr_4 "/>
</bind>
</comp>

<comp id="479" class="1005" name="orig_idx_V_read_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="2" slack="1"/>
<pin id="481" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="orig_idx_V_read "/>
</bind>
</comp>

<comp id="485" class="1005" name="bmc_in_load_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="8" slack="1"/>
<pin id="487" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="bmc_in_load "/>
</bind>
</comp>

<comp id="492" class="1005" name="bmc_in_load_4_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="8" slack="1"/>
<pin id="494" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="bmc_in_load_4 "/>
</bind>
</comp>

<comp id="499" class="1005" name="bmc_in_addr_5_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="4" slack="1"/>
<pin id="501" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="bmc_in_addr_5 "/>
</bind>
</comp>

<comp id="504" class="1005" name="bmc_in_addr_6_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="4" slack="1"/>
<pin id="506" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="bmc_in_addr_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="54"><net_src comp="32" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="8" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="32" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="6" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="42" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="42" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="38" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="74" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="92"><net_src comp="0" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="38" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="98"><net_src comp="87" pin="3"/><net_sink comp="81" pin=2"/></net>

<net id="104"><net_src comp="0" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="38" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="106"><net_src comp="99" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="112"><net_src comp="0" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="38" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="114"><net_src comp="107" pin="3"/><net_sink comp="81" pin=2"/></net>

<net id="120"><net_src comp="34" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="50" pin="2"/><net_sink comp="115" pin=1"/></net>

<net id="122"><net_src comp="36" pin="0"/><net_sink comp="115" pin=2"/></net>

<net id="126"><net_src comp="115" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="127"><net_src comp="123" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="132"><net_src comp="115" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="40" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="137"><net_src comp="128" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="138"><net_src comp="134" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="144"><net_src comp="34" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="56" pin="2"/><net_sink comp="139" pin=1"/></net>

<net id="146"><net_src comp="36" pin="0"/><net_sink comp="139" pin=2"/></net>

<net id="150"><net_src comp="139" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="151"><net_src comp="147" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="156"><net_src comp="139" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="40" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="161"><net_src comp="152" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="167"><net_src comp="68" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="44" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="173"><net_src comp="46" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="177"><net_src comp="10" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="182"><net_src comp="169" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="163" pin="2"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="178" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="174" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="184" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="44" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="46" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="204"><net_src comp="12" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="14" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="213"><net_src comp="205" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="217"><net_src comp="16" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="222"><net_src comp="214" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="227"><net_src comp="218" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="184" pin="2"/><net_sink comp="223" pin=1"/></net>

<net id="233"><net_src comp="81" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="238"><net_src comp="81" pin="7"/><net_sink comp="234" pin=0"/></net>

<net id="243"><net_src comp="201" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="196" pin="2"/><net_sink comp="239" pin=1"/></net>

<net id="249"><net_src comp="174" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="62" pin="2"/><net_sink comp="245" pin=1"/></net>

<net id="255"><net_src comp="245" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="44" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="261"><net_src comp="239" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="251" pin="2"/><net_sink comp="257" pin=1"/></net>

<net id="267"><net_src comp="257" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="190" pin="2"/><net_sink comp="263" pin=1"/></net>

<net id="273"><net_src comp="196" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="44" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="279"><net_src comp="201" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="44" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="285"><net_src comp="174" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="269" pin="2"/><net_sink comp="281" pin=1"/></net>

<net id="291"><net_src comp="209" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="62" pin="2"/><net_sink comp="287" pin=1"/></net>

<net id="297"><net_src comp="287" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="275" pin="2"/><net_sink comp="293" pin=1"/></net>

<net id="303"><net_src comp="293" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="281" pin="2"/><net_sink comp="299" pin=1"/></net>

<net id="309"><net_src comp="223" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="44" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="315"><net_src comp="299" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="305" pin="2"/><net_sink comp="311" pin=1"/></net>

<net id="321"><net_src comp="209" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="44" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="327"><net_src comp="317" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="190" pin="2"/><net_sink comp="323" pin=1"/></net>

<net id="333"><net_src comp="311" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="323" pin="2"/><net_sink comp="329" pin=1"/></net>

<net id="339"><net_src comp="329" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="263" pin="2"/><net_sink comp="335" pin=1"/></net>

<net id="345"><net_src comp="229" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="234" pin="2"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="341" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="335" pin="2"/><net_sink comp="347" pin=1"/></net>

<net id="357"><net_src comp="299" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="223" pin="2"/><net_sink comp="353" pin=1"/></net>

<net id="364"><net_src comp="353" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="218" pin="2"/><net_sink comp="359" pin=1"/></net>

<net id="366"><net_src comp="347" pin="2"/><net_sink comp="359" pin=2"/></net>

<net id="371"><net_src comp="257" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="317" pin="2"/><net_sink comp="367" pin=1"/></net>

<net id="377"><net_src comp="367" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="184" pin="2"/><net_sink comp="373" pin=1"/></net>

<net id="383"><net_src comp="373" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="44" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="389"><net_src comp="359" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="379" pin="2"/><net_sink comp="385" pin=1"/></net>

<net id="394"><net_src comp="18" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="399"><net_src comp="44" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="10" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="405"><net_src comp="81" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="14" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="411"><net_src comp="81" pin="7"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="16" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="417"><net_src comp="391" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="20" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="423"><net_src comp="22" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="428"><net_src comp="391" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="24" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="434"><net_src comp="26" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="439"><net_src comp="44" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="12" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="445"><net_src comp="28" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="450"><net_src comp="30" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="455"><net_src comp="391" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="48" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="461"><net_src comp="451" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="18" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="466"><net_src comp="50" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="468"><net_src comp="463" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="472"><net_src comp="74" pin="3"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="477"><net_src comp="87" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="482"><net_src comp="56" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="484"><net_src comp="479" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="488"><net_src comp="81" pin="3"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="490"><net_src comp="485" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="491"><net_src comp="485" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="495"><net_src comp="81" pin="7"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="497"><net_src comp="492" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="498"><net_src comp="492" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="502"><net_src comp="99" pin="3"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="507"><net_src comp="107" pin="3"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="81" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: state_orig_issued_V | {3 }
	Port: state_dup_issued_V | {3 }
	Port: state_orig_val_V_0 | {3 }
	Port: state_orig_val_V_1 | {3 }
	Port: state_in_count_V | {3 }
	Port: state_orig_in_V | {3 }
	Port: state_orig_idx_V | {3 }
	Port: state_dup_in_V | {3 }
	Port: state_dup_idx_V | {3 }
	Port: state_dup_val_V_0 | {3 }
	Port: state_dup_val_V_1 | {3 }
 - Input state : 
	Port: aqed_in : bmc_in | {1 2 3 }
	Port: aqed_in : orig_V | {3 }
	Port: aqed_in : dup_V | {3 }
	Port: aqed_in : orig_idx_V | {2 }
	Port: aqed_in : dup_idx_V | {1 }
	Port: aqed_in : state_orig_issued_V | {3 }
	Port: aqed_in : state_dup_issued_V | {3 }
	Port: aqed_in : state_orig_val_V_0 | {3 }
	Port: aqed_in : state_orig_val_V_1 | {3 }
	Port: aqed_in : state_in_count_V | {3 }
  - Chain level:
	State 1
		op2 : 1
		bmc_in_addr : 2
		bmc_in_load : 3
		p_0368_sum : 1
		p_0368_sum_cast : 1
		bmc_in_addr_4 : 2
		bmc_in_load_4 : 3
	State 2
		op2_2 : 1
		bmc_in_addr_5 : 2
		bmc_in_load_5 : 3
		p_0265_sum : 1
		p_0265_sum_cast : 1
		bmc_in_addr_6 : 2
		bmc_in_load_6 : 3
	State 3
		tmp_6 : 1
		tmp_7 : 1
		tmp_8 : 1
		tmp_9 : 1
		tmp1 : 1
		tmp39_demorgan : 1
		tmp2 : 1
		sel_tmp : 1
		tmp_19_not : 1
		sel_tmp7 : 1
		tmp3 : 1
		tmp4 : 2
		tmp5 : 2
		sel_tmp1 : 2
		sel_tmp4 : 2
		tmp7 : 2
		sel_tmp10 : 2
		sel_tmp12 : 1
		sel_tmp13 : 1
		not_sel_tmp : 1
		issue_dup_V : 1
		StgValue_71 : 1
		StgValue_72 : 1
		StgValue_73 : 1
		StgValue_76 : 1
		StgValue_77 : 1
		tmp_1 : 1
		StgValue_84 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |    tmp39_demorgan_fu_245    |    0    |    8    |
|          |       sel_tmp5_fu_263       |    0    |    8    |
|          |         tmp3_fu_281         |    0    |    8    |
|          |         tmp4_fu_287         |    0    |    8    |
|          |         tmp5_fu_293         |    0    |    8    |
|          |       sel_tmp1_fu_299       |    0    |    8    |
|    and   |       sel_tmp3_fu_311       |    0    |    8    |
|          |       sel_tmp6_fu_323       |    0    |    8    |
|          |         tmp7_fu_341         |    0    |    8    |
|          |       sel_tmp9_fu_347       |    0    |    8    |
|          |       sel_tmp10_fu_353      |    0    |    8    |
|          |       sel_tmp13_fu_373      |    0    |    8    |
|          |      issue_dup_V_fu_385     |    0    |    8    |
|----------|-----------------------------|---------|---------|
|          |      p_0368_sum_fu_128      |    0    |    0    |
|          |      p_0265_sum_fu_152      |    0    |    0    |
|          |          tmp_fu_178         |    0    |    8    |
|          | val_assign_11_demorg_fu_184 |    0    |    8    |
|    or    |        brmerge_fu_223       |    0    |    8    |
|          |         tmp1_fu_239         |    0    |    8    |
|          |        sel_tmp_fu_257       |    0    |    8    |
|          |         tmp6_fu_329         |    0    |    8    |
|          |       sel_tmp8_fu_335       |    0    |    8    |
|          |       sel_tmp12_fu_367      |    0    |    8    |
|----------|-----------------------------|---------|---------|
|          |      orig_V_not_fu_163      |    0    |    8    |
|          |     issue_orig_V_fu_190     |    0    |    8    |
|          |         tmp2_fu_251         |    0    |    8    |
|    xor   |      tmp_19_not_fu_269      |    0    |    8    |
|          |       sel_tmp7_fu_275       |    0    |    8    |
|          |       sel_tmp2_fu_305       |    0    |    8    |
|          |       sel_tmp4_fu_317       |    0    |    8    |
|          |      not_sel_tmp_fu_379     |    0    |    8    |
|----------|-----------------------------|---------|---------|
|          |         tmp_s_fu_169        |    0    |    8    |
|          |         tmp_5_fu_196        |    0    |    8    |
|   icmp   |         tmp_6_fu_209        |    0    |    11   |
|          |         tmp_7_fu_218        |    0    |    11   |
|          |         tmp_8_fu_229        |    0    |    11   |
|          |         tmp_9_fu_234        |    0    |    11   |
|----------|-----------------------------|---------|---------|
|    add   |         tmp_1_fu_451        |    0    |    23   |
|----------|-----------------------------|---------|---------|
|  select  |       sel_tmp11_fu_359      |    0    |    2    |
|----------|-----------------------------|---------|---------|
|          |  dup_idx_V_read_read_fu_50  |    0    |    0    |
|   read   |  orig_idx_V_read_read_fu_56 |    0    |    0    |
|          |    dup_V_read_read_fu_62    |    0    |    0    |
|          |    orig_V_read_read_fu_68   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|bitconcatenate|          r_V_fu_115         |    0    |    0    |
|          |         r_V_2_fu_139        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |          op2_fu_123         |    0    |    0    |
|   zext   |    p_0368_sum_cast_fu_134   |    0    |    0    |
|          |         op2_2_fu_147        |    0    |    0    |
|          |    p_0265_sum_cast_fu_158   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   317   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
| bmc_in_addr_4_reg_474 |    4   |
| bmc_in_addr_5_reg_499 |    4   |
| bmc_in_addr_6_reg_504 |    4   |
|  bmc_in_addr_reg_469  |    4   |
| bmc_in_load_4_reg_492 |    8   |
|  bmc_in_load_reg_485  |    8   |
| dup_idx_V_read_reg_463|    2   |
|orig_idx_V_read_reg_479|    2   |
+-----------------------+--------+
|         Total         |   36   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_81 |  p0  |   4  |   4  |   16   ||    21   |
| grp_access_fu_81 |  p2  |   4  |   0  |    0   ||    21   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   16   ||  3.507  ||    42   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   317  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   42   |
|  Register |    -   |   36   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   36   |   359  |
+-----------+--------+--------+--------+
